<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › mbx › reg_bits.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>reg_bits.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __REG_BITS_2700G_</span>
<span class="cp">#define __REG_BITS_2700G_</span>

<span class="cm">/* use defines from asm-arm/arch-pxa/bitfields.h for bit fields access */</span>
<span class="cp">#define UData(Data)	((unsigned long) (Data))</span>
<span class="cp">#define Fld(Size, Shft)	(((Size) &lt;&lt; 16) + (Shft))</span>
<span class="cp">#define FSize(Field)	((Field) &gt;&gt; 16)</span>
<span class="cp">#define FShft(Field)	((Field) &amp; 0x0000FFFF)</span>
<span class="cp">#define FMsk(Field)	(((UData (1) &lt;&lt; FSize (Field)) - 1) &lt;&lt; FShft (Field))</span>
<span class="cp">#define FAlnMsk(Field)	((UData (1) &lt;&lt; FSize (Field)) - 1)</span>
<span class="cp">#define F1stBit(Field)	(UData (1) &lt;&lt; FShft (Field))</span>

<span class="cp">#define SYSRST_RST	(1 &lt;&lt; 0)</span>

<span class="cm">/* SYSCLKSRC - SYSCLK Source Control Register */</span>
<span class="cp">#define SYSCLKSRC_SEL	Fld(2,0)</span>
<span class="cp">#define SYSCLKSRC_REF	((0x0) &lt;&lt; FShft(SYSCLKSRC_SEL))</span>
<span class="cp">#define SYSCLKSRC_PLL_1	((0x1) &lt;&lt; FShft(SYSCLKSRC_SEL))</span>
<span class="cp">#define SYSCLKSRC_PLL_2	((0x2) &lt;&lt; FShft(SYSCLKSRC_SEL))</span>

<span class="cm">/* PIXCLKSRC - PIXCLK Source Control Register */</span>
<span class="cp">#define PIXCLKSRC_SEL	Fld(2,0)</span>
<span class="cp">#define PIXCLKSRC_REF	((0x0) &lt;&lt; FShft(PIXCLKSRC_SEL))</span>
<span class="cp">#define PIXCLKSRC_PLL_1	((0x1) &lt;&lt; FShft(PIXCLKSRC_SEL))</span>
<span class="cp">#define PIXCLKSRC_PLL_2	((0x2) &lt;&lt; FShft(PIXCLKSRC_SEL))</span>

<span class="cm">/* Clock Disable Register */</span>
<span class="cp">#define CLKSLEEP_SLP	(1 &lt;&lt; 0)</span>

<span class="cm">/* Core PLL Control Register */</span>
<span class="cp">#define CORE_PLL_M	Fld(6,7)</span>
<span class="cp">#define Core_Pll_M(x)	((x) &lt;&lt; FShft(CORE_PLL_M))</span>
<span class="cp">#define CORE_PLL_N	Fld(3,4)</span>
<span class="cp">#define Core_Pll_N(x)	((x) &lt;&lt; FShft(CORE_PLL_N))</span>
<span class="cp">#define CORE_PLL_P	Fld(3,1)</span>
<span class="cp">#define Core_Pll_P(x)	((x) &lt;&lt; FShft(CORE_PLL_P))</span>
<span class="cp">#define CORE_PLL_EN	(1 &lt;&lt; 0)</span>

<span class="cm">/* Display PLL Control Register */</span>
<span class="cp">#define DISP_PLL_M	Fld(6,7)</span>
<span class="cp">#define Disp_Pll_M(x)	((x) &lt;&lt; FShft(DISP_PLL_M))</span>
<span class="cp">#define DISP_PLL_N	Fld(3,4)</span>
<span class="cp">#define Disp_Pll_N(x)	((x) &lt;&lt; FShft(DISP_PLL_N))</span>
<span class="cp">#define DISP_PLL_P	Fld(3,1)</span>
<span class="cp">#define Disp_Pll_P(x)	((x) &lt;&lt; FShft(DISP_PLL_P))</span>
<span class="cp">#define DISP_PLL_EN	(1 &lt;&lt; 0)</span>

<span class="cm">/* PLL status register */</span>
<span class="cp">#define PLLSTAT_CORE_PLL_LOST_L	(1 &lt;&lt; 3)</span>
<span class="cp">#define PLLSTAT_CORE_PLL_LSTS	(1 &lt;&lt; 2)</span>
<span class="cp">#define PLLSTAT_DISP_PLL_LOST_L	(1 &lt;&lt; 1)</span>
<span class="cp">#define PLLSTAT_DISP_PLL_LSTS	(1 &lt;&lt; 0)</span>

<span class="cm">/* Video and scale clock control register */</span>
<span class="cp">#define VOVRCLK_EN	(1 &lt;&lt; 0)</span>

<span class="cm">/* Pixel clock control register */</span>
<span class="cp">#define PIXCLK_EN	(1 &lt;&lt; 0)</span>

<span class="cm">/* Memory clock control register */</span>
<span class="cp">#define MEMCLK_EN	(1 &lt;&lt; 0)</span>

<span class="cm">/* MBX clock control register */</span>
<span class="cp">#define MBXCLK_DIV	Fld(2,2)</span>
<span class="cp">#define MBXCLK_DIV_1	((0x0) &lt;&lt; FShft(MBXCLK_DIV))</span>
<span class="cp">#define MBXCLK_DIV_2	((0x1) &lt;&lt; FShft(MBXCLK_DIV))</span>
<span class="cp">#define MBXCLK_DIV_3	((0x2) &lt;&lt; FShft(MBXCLK_DIV))</span>
<span class="cp">#define MBXCLK_DIV_4	((0x3) &lt;&lt; FShft(MBXCLK_DIV))</span>
<span class="cp">#define MBXCLK_EN	Fld(2,0)</span>
<span class="cp">#define MBXCLK_EN_NONE	((0x0) &lt;&lt; FShft(MBXCLK_EN))</span>
<span class="cp">#define MBXCLK_EN_2D	((0x1) &lt;&lt; FShft(MBXCLK_EN))</span>
<span class="cp">#define MBXCLK_EN_BOTH	((0x2) &lt;&lt; FShft(MBXCLK_EN))</span>

<span class="cm">/* M24 clock control register */</span>
<span class="cp">#define M24CLK_DIV	Fld(2,1)</span>
<span class="cp">#define M24CLK_DIV_1	((0x0) &lt;&lt; FShft(M24CLK_DIV))</span>
<span class="cp">#define M24CLK_DIV_2	((0x1) &lt;&lt; FShft(M24CLK_DIV))</span>
<span class="cp">#define M24CLK_DIV_3	((0x2) &lt;&lt; FShft(M24CLK_DIV))</span>
<span class="cp">#define M24CLK_DIV_4	((0x3) &lt;&lt; FShft(M24CLK_DIV))</span>
<span class="cp">#define M24CLK_EN	(1 &lt;&lt; 0)</span>

<span class="cm">/* SDRAM clock control register */</span>
<span class="cp">#define SDCLK_EN	(1 &lt;&lt; 0)</span>

<span class="cm">/* PixClk Divisor Register */</span>
<span class="cp">#define PIXCLKDIV_PD	Fld(9,0)</span>
<span class="cp">#define Pixclkdiv_Pd(x)	((x) &lt;&lt; FShft(PIXCLKDIV_PD))</span>

<span class="cm">/* LCD Config control register */</span>
<span class="cp">#define LCDCFG_IN_FMT	Fld(3,28)</span>
<span class="cp">#define Lcdcfg_In_Fmt(x)	((x) &lt;&lt; FShft(LCDCFG_IN_FMT))</span>
<span class="cp">#define LCDCFG_LCD1DEN_POL	(1 &lt;&lt; 27)</span>
<span class="cp">#define LCDCFG_LCD1FCLK_POL	(1 &lt;&lt; 26)</span>
<span class="cp">#define LCDCFG_LCD1LCLK_POL	(1 &lt;&lt; 25)</span>
<span class="cp">#define LCDCFG_LCD1D_POL	(1 &lt;&lt; 24)</span>
<span class="cp">#define LCDCFG_LCD2DEN_POL	(1 &lt;&lt; 23)</span>
<span class="cp">#define LCDCFG_LCD2FCLK_POL	(1 &lt;&lt; 22)</span>
<span class="cp">#define LCDCFG_LCD2LCLK_POL	(1 &lt;&lt; 21)</span>
<span class="cp">#define LCDCFG_LCD2D_POL	(1 &lt;&lt; 20)</span>
<span class="cp">#define LCDCFG_LCD1_TS		(1 &lt;&lt; 19)</span>
<span class="cp">#define LCDCFG_LCD1D_DS		(1 &lt;&lt; 18)</span>
<span class="cp">#define LCDCFG_LCD1C_DS		(1 &lt;&lt; 17)</span>
<span class="cp">#define LCDCFG_LCD1_IS_IN	(1 &lt;&lt; 16)</span>
<span class="cp">#define LCDCFG_LCD2_TS		(1 &lt;&lt; 3)</span>
<span class="cp">#define LCDCFG_LCD2D_DS		(1 &lt;&lt; 2)</span>
<span class="cp">#define LCDCFG_LCD2C_DS		(1 &lt;&lt; 1)</span>
<span class="cp">#define LCDCFG_LCD2_IS_IN	(1 &lt;&lt; 0)</span>

<span class="cm">/* On-Die Frame Buffer Power Control Register */</span>
<span class="cp">#define ODFBPWR_SLOW	(1 &lt;&lt; 2)</span>
<span class="cp">#define ODFBPWR_MODE	Fld(2,0)</span>
<span class="cp">#define ODFBPWR_MODE_ACT	((0x0) &lt;&lt; FShft(ODFBPWR_MODE))</span>
<span class="cp">#define ODFBPWR_MODE_ACT_LP	((0x1) &lt;&lt; FShft(ODFBPWR_MODE))</span>
<span class="cp">#define ODFBPWR_MODE_SLEEP	((0x2) &lt;&lt; FShft(ODFBPWR_MODE))</span>
<span class="cp">#define ODFBPWR_MODE_SHUTD	((0x3) &lt;&lt; FShft(ODFBPWR_MODE))</span>

<span class="cm">/* On-Die Frame Buffer Power State Status Register */</span>
<span class="cp">#define ODFBSTAT_ACT	(1 &lt;&lt; 2)</span>
<span class="cp">#define ODFBSTAT_SLP	(1 &lt;&lt; 1)</span>
<span class="cp">#define ODFBSTAT_SDN	(1 &lt;&lt; 0)</span>

<span class="cm">/* LMRST - Local Memory (SDRAM) Reset */</span>
<span class="cp">#define LMRST_MC_RST	(1 &lt;&lt; 0)</span>

<span class="cm">/* LMCFG - Local Memory (SDRAM) Configuration Register */</span>
<span class="cp">#define LMCFG_LMC_DS	(1 &lt;&lt; 5)</span>
<span class="cp">#define LMCFG_LMD_DS	(1 &lt;&lt; 4)</span>
<span class="cp">#define LMCFG_LMA_DS	(1 &lt;&lt; 3)</span>
<span class="cp">#define LMCFG_LMC_TS	(1 &lt;&lt; 2)</span>
<span class="cp">#define LMCFG_LMD_TS	(1 &lt;&lt; 1)</span>
<span class="cp">#define LMCFG_LMA_TS	(1 &lt;&lt; 0)</span>

<span class="cm">/* LMPWR - Local Memory (SDRAM) Power Control Register */</span>
<span class="cp">#define LMPWR_MC_PWR_CNT	Fld(2,0)</span>
<span class="cp">#define LMPWR_MC_PWR_ACT	((0x0) &lt;&lt; FShft(LMPWR_MC_PWR_CNT)) </span><span class="cm">/* Active */</span><span class="cp"></span>
<span class="cp">#define LMPWR_MC_PWR_SRM	((0x1) &lt;&lt; FShft(LMPWR_MC_PWR_CNT)) </span><span class="cm">/* Self-refresh */</span><span class="cp"></span>
<span class="cp">#define LMPWR_MC_PWR_DPD	((0x3) &lt;&lt; FShft(LMPWR_MC_PWR_CNT)) </span><span class="cm">/* deep power down */</span><span class="cp"></span>

<span class="cm">/* LMPWRSTAT - Local Memory (SDRAM) Power Status Register */</span>
<span class="cp">#define LMPWRSTAT_MC_PWR_CNT	Fld(2,0)</span>
<span class="cp">#define LMPWRSTAT_MC_PWR_ACT	((0x0) &lt;&lt; FShft(LMPWRSTAT_MC_PWR_CNT)) </span><span class="cm">/* Active */</span><span class="cp"></span>
<span class="cp">#define LMPWRSTAT_MC_PWR_SRM	((0x1) &lt;&lt; FShft(LMPWRSTAT_MC_PWR_CNT)) </span><span class="cm">/* Self-refresh */</span><span class="cp"></span>
<span class="cp">#define LMPWRSTAT_MC_PWR_DPD	((0x3) &lt;&lt; FShft(LMPWRSTAT_MC_PWR_CNT)) </span><span class="cm">/* deep power down */</span><span class="cp"></span>

<span class="cm">/* LMTYPE - Local Memory (SDRAM) Type Register */</span>
<span class="cp">#define LMTYPE_CASLAT	Fld(3,10)</span>
<span class="cp">#define LMTYPE_CASLAT_1	((0x1) &lt;&lt; FShft(LMTYPE_CASLAT))</span>
<span class="cp">#define LMTYPE_CASLAT_2	((0x2) &lt;&lt; FShft(LMTYPE_CASLAT))</span>
<span class="cp">#define LMTYPE_CASLAT_3	((0x3) &lt;&lt; FShft(LMTYPE_CASLAT))</span>
<span class="cp">#define LMTYPE_BKSZ	Fld(2,8)</span>
<span class="cp">#define LMTYPE_BKSZ_1	((0x1) &lt;&lt; FShft(LMTYPE_BKSZ))</span>
<span class="cp">#define LMTYPE_BKSZ_2	((0x2) &lt;&lt; FShft(LMTYPE_BKSZ))</span>
<span class="cp">#define LMTYPE_ROWSZ	Fld(4,4)</span>
<span class="cp">#define LMTYPE_ROWSZ_11	((0xb) &lt;&lt; FShft(LMTYPE_ROWSZ))</span>
<span class="cp">#define LMTYPE_ROWSZ_12	((0xc) &lt;&lt; FShft(LMTYPE_ROWSZ))</span>
<span class="cp">#define LMTYPE_ROWSZ_13	((0xd) &lt;&lt; FShft(LMTYPE_ROWSZ))</span>
<span class="cp">#define LMTYPE_COLSZ	Fld(4,0)</span>
<span class="cp">#define LMTYPE_COLSZ_7	((0x7) &lt;&lt; FShft(LMTYPE_COLSZ))</span>
<span class="cp">#define LMTYPE_COLSZ_8	((0x8) &lt;&lt; FShft(LMTYPE_COLSZ))</span>
<span class="cp">#define LMTYPE_COLSZ_9	((0x9) &lt;&lt; FShft(LMTYPE_COLSZ))</span>
<span class="cp">#define LMTYPE_COLSZ_10	((0xa) &lt;&lt; FShft(LMTYPE_COLSZ))</span>
<span class="cp">#define LMTYPE_COLSZ_11	((0xb) &lt;&lt; FShft(LMTYPE_COLSZ))</span>
<span class="cp">#define LMTYPE_COLSZ_12	((0xc) &lt;&lt; FShft(LMTYPE_COLSZ))</span>

<span class="cm">/* LMTIM - Local Memory (SDRAM) Timing Register */</span>
<span class="cp">#define LMTIM_TRAS	Fld(4,16)</span>
<span class="cp">#define Lmtim_Tras(x)	((x) &lt;&lt; FShft(LMTIM_TRAS))</span>
<span class="cp">#define LMTIM_TRP	Fld(4,12)</span>
<span class="cp">#define Lmtim_Trp(x)	((x) &lt;&lt; FShft(LMTIM_TRP))</span>
<span class="cp">#define LMTIM_TRCD	Fld(4,8)</span>
<span class="cp">#define Lmtim_Trcd(x)	((x) &lt;&lt; FShft(LMTIM_TRCD))</span>
<span class="cp">#define LMTIM_TRC	Fld(4,4)</span>
<span class="cp">#define Lmtim_Trc(x)	((x) &lt;&lt; FShft(LMTIM_TRC))</span>
<span class="cp">#define LMTIM_TDPL	Fld(4,0)</span>
<span class="cp">#define Lmtim_Tdpl(x)	((x) &lt;&lt; FShft(LMTIM_TDPL))</span>

<span class="cm">/* LMREFRESH - Local Memory (SDRAM) tREF Control Register */</span>
<span class="cp">#define LMREFRESH_TREF	Fld(2,0)</span>
<span class="cp">#define Lmrefresh_Tref(x)	((x) &lt;&lt; FShft(LMREFRESH_TREF))</span>

<span class="cm">/* GSCTRL - Graphics surface control register */</span>
<span class="cp">#define GSCTRL_LUT_EN	(1 &lt;&lt; 31)</span>
<span class="cp">#define GSCTRL_GPIXFMT	Fld(4,27)</span>
<span class="cp">#define GSCTRL_GPIXFMT_INDEXED	((0x0) &lt;&lt; FShft(GSCTRL_GPIXFMT))</span>
<span class="cp">#define GSCTRL_GPIXFMT_ARGB4444	((0x4) &lt;&lt; FShft(GSCTRL_GPIXFMT))</span>
<span class="cp">#define GSCTRL_GPIXFMT_ARGB1555	((0x5) &lt;&lt; FShft(GSCTRL_GPIXFMT))</span>
<span class="cp">#define GSCTRL_GPIXFMT_RGB888	((0x6) &lt;&lt; FShft(GSCTRL_GPIXFMT))</span>
<span class="cp">#define GSCTRL_GPIXFMT_RGB565	((0x7) &lt;&lt; FShft(GSCTRL_GPIXFMT))</span>
<span class="cp">#define GSCTRL_GPIXFMT_ARGB8888	((0x8) &lt;&lt; FShft(GSCTRL_GPIXFMT))</span>
<span class="cp">#define GSCTRL_GAMMA_EN	(1 &lt;&lt; 26)</span>

<span class="cp">#define GSCTRL_GSWIDTH Fld(11,11)</span>
<span class="cp">#define Gsctrl_Width(Pixel)	</span><span class="cm">/* Display Width [1..2048 pix.]  */</span><span class="cp"> \</span>
<span class="cp">                        (((Pixel) - 1) &lt;&lt; FShft(GSCTRL_GSWIDTH))</span>

<span class="cp">#define GSCTRL_GSHEIGHT Fld(11,0)</span>
<span class="cp">#define Gsctrl_Height(Pixel)	</span><span class="cm">/* Display Height [1..2048 pix.]  */</span><span class="cp"> \</span>
<span class="cp">                        (((Pixel) - 1) &lt;&lt; FShft(GSCTRL_GSHEIGHT))</span>

<span class="cm">/* GBBASE fileds */</span>
<span class="cp">#define GBBASE_GLALPHA Fld(8,24)</span>
<span class="cp">#define Gbbase_Glalpha(x)	((x) &lt;&lt; FShft(GBBASE_GLALPHA))</span>

<span class="cp">#define GBBASE_COLKEY Fld(24,0)</span>
<span class="cp">#define Gbbase_Colkey(x)	((x) &lt;&lt; FShft(GBBASE_COLKEY))</span>

<span class="cm">/* GDRCTRL fields */</span>
<span class="cp">#define GDRCTRL_PIXDBL	(1 &lt;&lt; 31)</span>
<span class="cp">#define GDRCTRL_PIXHLV	(1 &lt;&lt; 30)</span>
<span class="cp">#define GDRCTRL_LNDBL	(1 &lt;&lt; 29)</span>
<span class="cp">#define GDRCTRL_LNHLV	(1 &lt;&lt; 28)</span>
<span class="cp">#define GDRCTRL_COLKEYM	Fld(24,0)</span>
<span class="cp">#define Gdrctrl_Colkeym(x)	((x) &lt;&lt; FShft(GDRCTRL_COLKEYM))</span>

<span class="cm">/* GSCADR graphics stream control address register fields */</span>
<span class="cp">#define GSCADR_STR_EN	(1 &lt;&lt; 31)</span>
<span class="cp">#define GSCADR_COLKEY_EN	(1 &lt;&lt; 30)</span>
<span class="cp">#define GSCADR_COLKEYSRC	(1 &lt;&lt; 29)</span>
<span class="cp">#define GSCADR_BLEND_M	Fld(2,27)</span>
<span class="cp">#define GSCADR_BLEND_NONE	((0x0) &lt;&lt; FShft(GSCADR_BLEND_M))</span>
<span class="cp">#define GSCADR_BLEND_INV	((0x1) &lt;&lt; FShft(GSCADR_BLEND_M))</span>
<span class="cp">#define GSCADR_BLEND_GLOB	((0x2) &lt;&lt; FShft(GSCADR_BLEND_M))</span>
<span class="cp">#define GSCADR_BLEND_PIX	((0x3) &lt;&lt; FShft(GSCADR_BLEND_M))</span>
<span class="cp">#define GSCADR_BLEND_POS	Fld(2,24)</span>
<span class="cp">#define GSCADR_BLEND_GFX	((0x0) &lt;&lt; FShft(GSCADR_BLEND_POS))</span>
<span class="cp">#define GSCADR_BLEND_VID	((0x1) &lt;&lt; FShft(GSCADR_BLEND_POS))</span>
<span class="cp">#define GSCADR_BLEND_CUR	((0x2) &lt;&lt; FShft(GSCADR_BLEND_POS))</span>
<span class="cp">#define GSCADR_GBASE_ADR	Fld(23,0)</span>
<span class="cp">#define Gscadr_Gbase_Adr(x)	((x) &lt;&lt; FShft(GSCADR_GBASE_ADR))</span>

<span class="cm">/* GSADR graphics stride address register fields */</span>
<span class="cp">#define GSADR_SRCSTRIDE	Fld(10,22)</span>
<span class="cp">#define Gsadr_Srcstride(x)	((x) &lt;&lt; FShft(GSADR_SRCSTRIDE))</span>
<span class="cp">#define GSADR_XSTART	Fld(11,11)</span>
<span class="cp">#define Gsadr_Xstart(x)		((x) &lt;&lt; FShft(GSADR_XSTART))</span>
<span class="cp">#define GSADR_YSTART	Fld(11,0)</span>
<span class="cp">#define Gsadr_Ystart(y)		((y) &lt;&lt; FShft(GSADR_YSTART))</span>

<span class="cm">/* GPLUT graphics palette register fields */</span>
<span class="cp">#define GPLUT_LUTADR	Fld(8,24)</span>
<span class="cp">#define Gplut_Lutadr(x)	((x) &lt;&lt; FShft(GPLUT_LUTADR))</span>
<span class="cp">#define GPLUT_LUTDATA	Fld(24,0)</span>
<span class="cp">#define Gplut_Lutdata(x)	((x) &lt;&lt; FShft(GPLUT_LUTDATA))</span>

<span class="cm">/* VSCTRL - Video Surface Control Register */</span>
<span class="cp">#define VSCTRL_VPIXFMT		Fld(4,27)</span>
<span class="cp">#define VSCTRL_VPIXFMT_YUV12	((0x9) &lt;&lt; FShft(VSCTRL_VPIXFMT))</span>
<span class="cp">#define VSCTRL_VPIXFMT_UY0VY1	((0xc) &lt;&lt; FShft(VSCTRL_VPIXFMT))</span>
<span class="cp">#define VSCTRL_VPIXFMT_VY0UY1	((0xd) &lt;&lt; FShft(VSCTRL_VPIXFMT))</span>
<span class="cp">#define VSCTRL_VPIXFMT_Y0UY1V	((0xe) &lt;&lt; FShft(VSCTRL_VPIXFMT))</span>
<span class="cp">#define VSCTRL_VPIXFMT_Y0VY1U	((0xf) &lt;&lt; FShft(VSCTRL_VPIXFMT))</span>
<span class="cp">#define VSCTRL_GAMMA_EN		(1 &lt;&lt; 26)</span>
<span class="cp">#define VSCTRL_CSC_EN		(1 &lt;&lt; 25)</span>
<span class="cp">#define VSCTRL_COSITED		(1 &lt;&lt; 22)</span>
<span class="cp">#define VSCTRL_VSWIDTH		Fld(11,11)</span>
<span class="cp">#define Vsctrl_Width(Pixels) </span><span class="cm">/* Video Width [1-2048] */</span><span class="cp"> \</span>
<span class="cp">			(((Pixels) - 1) &lt;&lt; FShft(VSCTRL_VSWIDTH))</span>
<span class="cp">#define VSCTRL_VSHEIGHT		Fld(11,0)</span>
<span class="cp">#define Vsctrl_Height(Pixels) </span><span class="cm">/* Video Height [1-2048] */</span><span class="cp"> \</span>
<span class="cp">			(((Pixels) - 1) &lt;&lt; FShft(VSCTRL_VSHEIGHT))</span>

<span class="cm">/* VBBASE - Video Blending Base Register */</span>
<span class="cp">#define VBBASE_GLALPHA		Fld(8,24)</span>
<span class="cp">#define Vbbase_Glalpha(x)	((x) &lt;&lt; FShft(VBBASE_GLALPHA))</span>

<span class="cp">#define VBBASE_COLKEY		Fld(24,0)</span>
<span class="cp">#define Vbbase_Colkey(x)	((x) &lt;&lt; FShft(VBBASE_COLKEY))</span>

<span class="cm">/* VCMSK - Video Color Key Mask Register */</span>
<span class="cp">#define VCMSK_COLKEY_M		Fld(24,0)</span>
<span class="cp">#define Vcmsk_colkey_m(x)	((x) &lt;&lt; FShft(VCMSK_COLKEY_M))</span>

<span class="cm">/* VSCADR - Video Stream Control Rddress Register */</span>
<span class="cp">#define VSCADR_STR_EN		(1 &lt;&lt; 31)</span>
<span class="cp">#define VSCADR_COLKEY_EN	(1 &lt;&lt; 30)</span>
<span class="cp">#define VSCADR_COLKEYSRC	(1 &lt;&lt; 29)</span>
<span class="cp">#define VSCADR_BLEND_M		Fld(2,27)</span>
<span class="cp">#define VSCADR_BLEND_NONE	((0x0) &lt;&lt; FShft(VSCADR_BLEND_M))</span>
<span class="cp">#define VSCADR_BLEND_INV	((0x1) &lt;&lt; FShft(VSCADR_BLEND_M))</span>
<span class="cp">#define VSCADR_BLEND_GLOB	((0x2) &lt;&lt; FShft(VSCADR_BLEND_M))</span>
<span class="cp">#define VSCADR_BLEND_PIX	((0x3) &lt;&lt; FShft(VSCADR_BLEND_M))</span>
<span class="cp">#define VSCADR_BLEND_POS	Fld(2,24)</span>
<span class="cp">#define VSCADR_BLEND_GFX	((0x0) &lt;&lt; FShft(VSCADR_BLEND_POS))</span>
<span class="cp">#define VSCADR_BLEND_VID	((0x1) &lt;&lt; FShft(VSCADR_BLEND_POS))</span>
<span class="cp">#define VSCADR_BLEND_CUR	((0x2) &lt;&lt; FShft(VSCADR_BLEND_POS))</span>
<span class="cp">#define VSCADR_VBASE_ADR	Fld(23,0)</span>
<span class="cp">#define Vscadr_Vbase_Adr(x)	((x) &lt;&lt; FShft(VSCADR_VBASE_ADR))</span>

<span class="cm">/* VUBASE - Video U Base Register */</span>
<span class="cp">#define VUBASE_UVHALFSTR	(1 &lt;&lt; 31)</span>
<span class="cp">#define VUBASE_UBASE_ADR	Fld(24,0)</span>
<span class="cp">#define Vubase_Ubase_Adr(x)	((x) &lt;&lt; FShft(VUBASE_UBASE_ADR))</span>

<span class="cm">/* VVBASE - Video V Base Register */</span>
<span class="cp">#define VVBASE_VBASE_ADR	Fld(24,0)</span>
<span class="cp">#define Vvbase_Vbase_Adr(x)	((x) &lt;&lt; FShft(VVBASE_VBASE_ADR))</span>

<span class="cm">/* VSADR - Video Stride Address Register */</span>
<span class="cp">#define VSADR_SRCSTRIDE		Fld(10,22)</span>
<span class="cp">#define Vsadr_Srcstride(x)	((x) &lt;&lt; FShft(VSADR_SRCSTRIDE))</span>
<span class="cp">#define VSADR_XSTART		Fld(11,11)</span>
<span class="cp">#define Vsadr_Xstart(x)		((x) &lt;&lt; FShft(VSADR_XSTART))</span>
<span class="cp">#define VSADR_YSTART		Fld(11,0)</span>
<span class="cp">#define Vsadr_Ystart(x)		((x) &lt;&lt; FShft(VSADR_YSTART))</span>

<span class="cm">/* VSCTRL - Video Surface Control Register */</span>
<span class="cp">#define VSCTRL_VPIXFMT		Fld(4,27)</span>
<span class="cp">#define VSCTRL_VPIXFMT_YUV12	((0x9) &lt;&lt; FShft(VSCTRL_VPIXFMT))</span>
<span class="cp">#define VSCTRL_VPIXFMT_UY0VY1	((0xc) &lt;&lt; FShft(VSCTRL_VPIXFMT))</span>
<span class="cp">#define VSCTRL_VPIXFMT_VY0UY1	((0xd) &lt;&lt; FShft(VSCTRL_VPIXFMT))</span>
<span class="cp">#define VSCTRL_VPIXFMT_Y0UY1V	((0xe) &lt;&lt; FShft(VSCTRL_VPIXFMT))</span>
<span class="cp">#define VSCTRL_VPIXFMT_Y0VY1U	((0xf) &lt;&lt; FShft(VSCTRL_VPIXFMT))</span>
<span class="cp">#define VSCTRL_GAMMA_EN		(1 &lt;&lt; 26)</span>
<span class="cp">#define VSCTRL_CSC_EN		(1 &lt;&lt; 25)</span>
<span class="cp">#define VSCTRL_COSITED		(1 &lt;&lt; 22)</span>
<span class="cp">#define VSCTRL_VSWIDTH		Fld(11,11)</span>
<span class="cp">#define Vsctrl_Width(Pixels) </span><span class="cm">/* Video Width [1-2048] */</span><span class="cp"> \</span>
<span class="cp">			(((Pixels) - 1) &lt;&lt; FShft(VSCTRL_VSWIDTH))</span>
<span class="cp">#define VSCTRL_VSHEIGHT		Fld(11,0)</span>
<span class="cp">#define Vsctrl_Height(Pixels) </span><span class="cm">/* Video Height [1-2048] */</span><span class="cp"> \</span>
<span class="cp">			(((Pixels) - 1) &lt;&lt; FShft(VSCTRL_VSHEIGHT))</span>

<span class="cm">/* VBBASE - Video Blending Base Register */</span>
<span class="cp">#define VBBASE_GLALPHA		Fld(8,24)</span>
<span class="cp">#define Vbbase_Glalpha(x)	((x) &lt;&lt; FShft(VBBASE_GLALPHA))</span>

<span class="cp">#define VBBASE_COLKEY		Fld(24,0)</span>
<span class="cp">#define Vbbase_Colkey(x)	((x) &lt;&lt; FShft(VBBASE_COLKEY))</span>

<span class="cm">/* VCMSK - Video Color Key Mask Register */</span>
<span class="cp">#define VCMSK_COLKEY_M		Fld(24,0)</span>
<span class="cp">#define Vcmsk_colkey_m(x)	((x) &lt;&lt; FShft(VCMSK_COLKEY_M))</span>

<span class="cm">/* VSCADR - Video Stream Control Rddress Register */</span>
<span class="cp">#define VSCADR_STR_EN		(1 &lt;&lt; 31)</span>
<span class="cp">#define VSCADR_COLKEY_EN	(1 &lt;&lt; 30)</span>
<span class="cp">#define VSCADR_COLKEYSRC	(1 &lt;&lt; 29)</span>
<span class="cp">#define VSCADR_BLEND_M		Fld(2,27)</span>
<span class="cp">#define VSCADR_BLEND_NONE	((0x0) &lt;&lt; FShft(VSCADR_BLEND_M))</span>
<span class="cp">#define VSCADR_BLEND_INV	((0x1) &lt;&lt; FShft(VSCADR_BLEND_M))</span>
<span class="cp">#define VSCADR_BLEND_GLOB	((0x2) &lt;&lt; FShft(VSCADR_BLEND_M))</span>
<span class="cp">#define VSCADR_BLEND_PIX	((0x3) &lt;&lt; FShft(VSCADR_BLEND_M))</span>
<span class="cp">#define VSCADR_BLEND_POS	Fld(2,24)</span>
<span class="cp">#define VSCADR_BLEND_GFX	((0x0) &lt;&lt; FShft(VSCADR_BLEND_POS))</span>
<span class="cp">#define VSCADR_BLEND_VID	((0x1) &lt;&lt; FShft(VSCADR_BLEND_POS))</span>
<span class="cp">#define VSCADR_BLEND_CUR	((0x2) &lt;&lt; FShft(VSCADR_BLEND_POS))</span>
<span class="cp">#define VSCADR_VBASE_ADR	Fld(23,0)</span>
<span class="cp">#define Vscadr_Vbase_Adr(x)	((x) &lt;&lt; FShft(VSCADR_VBASE_ADR))</span>

<span class="cm">/* VUBASE - Video U Base Register */</span>
<span class="cp">#define VUBASE_UVHALFSTR	(1 &lt;&lt; 31)</span>
<span class="cp">#define VUBASE_UBASE_ADR	Fld(24,0)</span>
<span class="cp">#define Vubase_Ubase_Adr(x)	((x) &lt;&lt; FShft(VUBASE_UBASE_ADR))</span>

<span class="cm">/* VVBASE - Video V Base Register */</span>
<span class="cp">#define VVBASE_VBASE_ADR	Fld(24,0)</span>
<span class="cp">#define Vvbase_Vbase_Adr(x)	((x) &lt;&lt; FShft(VVBASE_VBASE_ADR))</span>

<span class="cm">/* VSADR - Video Stride Address Register */</span>
<span class="cp">#define VSADR_SRCSTRIDE		Fld(10,22)</span>
<span class="cp">#define Vsadr_Srcstride(x)	((x) &lt;&lt; FShft(VSADR_SRCSTRIDE))</span>
<span class="cp">#define VSADR_XSTART		Fld(11,11)</span>
<span class="cp">#define Vsadr_Xstart(x)		((x) &lt;&lt; FShft(VSADR_XSTART))</span>
<span class="cp">#define VSADR_YSTART		Fld(11,0)</span>
<span class="cp">#define Vsadr_Ystart(x)		((x) &lt;&lt; FShft(VSADR_YSTART))</span>

<span class="cm">/* HCCTRL - Hardware Cursor Register fields */</span>
<span class="cp">#define HCCTRL_CUR_EN	(1 &lt;&lt; 31)</span>
<span class="cp">#define HCCTRL_COLKEY_EN	(1 &lt;&lt; 29)</span>
<span class="cp">#define HCCTRL_COLKEYSRC	(1 &lt;&lt; 28)</span>
<span class="cp">#define HCCTRL_BLEND_M	Fld(2,26)</span>
<span class="cp">#define HCCTRL_BLEND_NONE	((0x0) &lt;&lt; FShft(HCCTRL_BLEND_M))</span>
<span class="cp">#define HCCTRL_BLEND_INV	((0x1) &lt;&lt; FShft(HCCTRL_BLEND_M))</span>
<span class="cp">#define HCCTRL_BLEND_GLOB	((0x2) &lt;&lt; FShft(HCCTRL_BLEND_M))</span>
<span class="cp">#define HCCTRL_BLEND_PIX	((0x3) &lt;&lt; FShft(HCCTRL_BLEND_M))</span>
<span class="cp">#define HCCTRL_CPIXFMT	Fld(3,23)</span>
<span class="cp">#define HCCTRL_CPIXFMT_RGB332	((0x3) &lt;&lt; FShft(HCCTRL_CPIXFMT))</span>
<span class="cp">#define HCCTRL_CPIXFMT_ARGB4444	((0x4) &lt;&lt; FShft(HCCTRL_CPIXFMT))</span>
<span class="cp">#define HCCTRL_CPIXFMT_ARGB1555	((0x5) &lt;&lt; FShft(HCCTRL_CPIXFMT))</span>
<span class="cp">#define HCCTRL_CBASE_ADR	Fld(23,0)</span>
<span class="cp">#define Hcctrl_Cbase_Adr(x)	((x) &lt;&lt; FShft(HCCTRL_CBASE_ADR))</span>

<span class="cm">/* HCSIZE Hardware Cursor Size Register fields */</span>
<span class="cp">#define HCSIZE_BLEND_POS	Fld(2,29)</span>
<span class="cp">#define HCSIZE_BLEND_GFX	((0x0) &lt;&lt; FShft(HCSIZE_BLEND_POS))</span>
<span class="cp">#define HCSIZE_BLEND_VID	((0x1) &lt;&lt; FShft(HCSIZE_BLEND_POS))</span>
<span class="cp">#define HCSIZE_BLEND_CUR	((0x2) &lt;&lt; FShft(HCSIZE_BLEND_POS))</span>
<span class="cp">#define HCSIZE_CWIDTH	Fld(3,16)</span>
<span class="cp">#define Hcsize_Cwidth(x)	((x) &lt;&lt; FShft(HCSIZE_CWIDTH))</span>
<span class="cp">#define HCSIZE_CHEIGHT	Fld(3,0)</span>
<span class="cp">#define Hcsize_Cheight(x)	((x) &lt;&lt; FShft(HCSIZE_CHEIGHT))</span>

<span class="cm">/* HCPOS Hardware Cursor Position Register fields */</span>
<span class="cp">#define HCPOS_SWITCHSRC	(1 &lt;&lt; 30)</span>
<span class="cp">#define HCPOS_CURBLINK	Fld(6,24)</span>
<span class="cp">#define Hcpos_Curblink(x)	((x) &lt;&lt; FShft(HCPOS_CURBLINK))</span>
<span class="cp">#define HCPOS_XSTART	Fld(12,12)</span>
<span class="cp">#define Hcpos_Xstart(x)	((x) &lt;&lt; FShft(HCPOS_XSTART))</span>
<span class="cp">#define HCPOS_YSTART	Fld(12,0)</span>
<span class="cp">#define Hcpos_Ystart(y)	((y) &lt;&lt; FShft(HCPOS_YSTART))</span>

<span class="cm">/* HCBADR Hardware Cursor Blend Address Register */</span>
<span class="cp">#define HCBADR_GLALPHA	Fld(8,24)</span>
<span class="cp">#define Hcbadr_Glalpha(x)	((x) &lt;&lt; FShft(HCBADR_GLALPHA))</span>
<span class="cp">#define HCBADR_COLKEY	Fld(24,0)</span>
<span class="cp">#define Hcbadr_Colkey(x)	((x) &lt;&lt; FShft(HCBADR_COLKEY))</span>

<span class="cm">/* HCCKMSK - Hardware Cursor Color Key Mask Register */</span>
<span class="cp">#define HCCKMSK_COLKEY_M	Fld(24,0)</span>
<span class="cp">#define Hcckmsk_Colkey_M(x)	((x) &lt;&lt; FShft(HCCKMSK_COLKEY_M))</span>

<span class="cm">/* DSCTRL - Display sync control register */</span>
<span class="cp">#define DSCTRL_SYNCGEN_EN	(1 &lt;&lt; 31)</span>
<span class="cp">#define DSCTRL_DPL_RST		(1 &lt;&lt; 29)</span>
<span class="cp">#define DSCTRL_PWRDN_M		(1 &lt;&lt; 28)</span>
<span class="cp">#define DSCTRL_UPDSYNCCNT	(1 &lt;&lt; 26)</span>
<span class="cp">#define DSCTRL_UPDINTCNT	(1 &lt;&lt; 25)</span>
<span class="cp">#define DSCTRL_UPDCNT		(1 &lt;&lt; 24)</span>
<span class="cp">#define DSCTRL_UPDWAIT	Fld(4,16)</span>
<span class="cp">#define Dsctrl_Updwait(x)	((x) &lt;&lt; FShft(DSCTRL_UPDWAIT))</span>
<span class="cp">#define DSCTRL_CLKPOL		(1 &lt;&lt; 11)</span>
<span class="cp">#define DSCTRL_CSYNC_EN		(1 &lt;&lt; 10)</span>
<span class="cp">#define DSCTRL_VS_SLAVE		(1 &lt;&lt; 7)</span>
<span class="cp">#define DSCTRL_HS_SLAVE		(1 &lt;&lt; 6)</span>
<span class="cp">#define DSCTRL_BLNK_POL		(1 &lt;&lt; 5)</span>
<span class="cp">#define DSCTRL_BLNK_DIS		(1 &lt;&lt; 4)</span>
<span class="cp">#define DSCTRL_VS_POL		(1 &lt;&lt; 3)</span>
<span class="cp">#define DSCTRL_VS_DIS		(1 &lt;&lt; 2)</span>
<span class="cp">#define DSCTRL_HS_POL		(1 &lt;&lt; 1)</span>
<span class="cp">#define DSCTRL_HS_DIS		(1 &lt;&lt; 0)</span>

<span class="cm">/* DHT01 - Display horizontal timing register 01 */</span>
<span class="cp">#define DHT01_HBPS	Fld(12,16)</span>
<span class="cp">#define Dht01_Hbps(x)	((x) &lt;&lt; FShft(DHT01_HBPS))</span>
<span class="cp">#define DHT01_HT	Fld(12,0)</span>
<span class="cp">#define Dht01_Ht(x)	((x) &lt;&lt; FShft(DHT01_HT))</span>

<span class="cm">/* DHT02 - Display horizontal timing register 02 */</span>
<span class="cp">#define DHT02_HAS	Fld(12,16)</span>
<span class="cp">#define Dht02_Has(x)	((x) &lt;&lt; FShft(DHT02_HAS))</span>
<span class="cp">#define DHT02_HLBS	Fld(12,0)</span>
<span class="cp">#define Dht02_Hlbs(x)	((x) &lt;&lt; FShft(DHT02_HLBS))</span>

<span class="cm">/* DHT03 - Display horizontal timing register 03 */</span>
<span class="cp">#define DHT03_HFPS	Fld(12,16)</span>
<span class="cp">#define Dht03_Hfps(x)	((x) &lt;&lt; FShft(DHT03_HFPS))</span>
<span class="cp">#define DHT03_HRBS	Fld(12,0)</span>
<span class="cp">#define Dht03_Hrbs(x)	((x) &lt;&lt; FShft(DHT03_HRBS))</span>

<span class="cm">/* DVT01 - Display vertical timing register 01 */</span>
<span class="cp">#define DVT01_VBPS	Fld(12,16)</span>
<span class="cp">#define Dvt01_Vbps(x)	((x) &lt;&lt; FShft(DVT01_VBPS))</span>
<span class="cp">#define DVT01_VT	Fld(12,0)</span>
<span class="cp">#define Dvt01_Vt(x)	((x) &lt;&lt; FShft(DVT01_VT))</span>

<span class="cm">/* DVT02 - Display vertical timing register 02 */</span>
<span class="cp">#define DVT02_VAS	Fld(12,16)</span>
<span class="cp">#define Dvt02_Vas(x)	((x) &lt;&lt; FShft(DVT02_VAS))</span>
<span class="cp">#define DVT02_VTBS	Fld(12,0)</span>
<span class="cp">#define Dvt02_Vtbs(x)	((x) &lt;&lt; FShft(DVT02_VTBS))</span>

<span class="cm">/* DVT03 - Display vertical timing register 03 */</span>
<span class="cp">#define DVT03_VFPS	Fld(12,16)</span>
<span class="cp">#define Dvt03_Vfps(x)	((x) &lt;&lt; FShft(DVT03_VFPS))</span>
<span class="cp">#define DVT03_VBBS	Fld(12,0)</span>
<span class="cp">#define Dvt03_Vbbs(x)	((x) &lt;&lt; FShft(DVT03_VBBS))</span>

<span class="cm">/* DVECTRL - display vertical event control register */</span>
<span class="cp">#define DVECTRL_VEVENT	Fld(12,16)</span>
<span class="cp">#define Dvectrl_Vevent(x)	((x) &lt;&lt; FShft(DVECTRL_VEVENT))</span>
<span class="cp">#define DVECTRL_VFETCH	Fld(12,0)</span>
<span class="cp">#define Dvectrl_Vfetch(x)	((x) &lt;&lt; FShft(DVECTRL_VFETCH))</span>

<span class="cm">/* DHDET - display horizontal DE timing register */</span>
<span class="cp">#define DHDET_HDES	Fld(12,16)</span>
<span class="cp">#define Dhdet_Hdes(x)	((x) &lt;&lt; FShft(DHDET_HDES))</span>
<span class="cp">#define DHDET_HDEF	Fld(12,0)</span>
<span class="cp">#define Dhdet_Hdef(x)	((x) &lt;&lt; FShft(DHDET_HDEF))</span>

<span class="cm">/* DVDET - display vertical DE timing register */</span>
<span class="cp">#define DVDET_VDES	Fld(12,16)</span>
<span class="cp">#define Dvdet_Vdes(x)	((x) &lt;&lt; FShft(DVDET_VDES))</span>
<span class="cp">#define DVDET_VDEF	Fld(12,0)</span>
<span class="cp">#define Dvdet_Vdef(x)	((x) &lt;&lt; FShft(DVDET_VDEF))</span>

<span class="cm">/* DODMSK - display output data mask register */</span>
<span class="cp">#define DODMSK_MASK_LVL	(1 &lt;&lt; 31)</span>
<span class="cp">#define DODMSK_BLNK_LVL	(1 &lt;&lt; 30)</span>
<span class="cp">#define DODMSK_MASK_B	Fld(8,16)</span>
<span class="cp">#define Dodmsk_Mask_B(x)	((x) &lt;&lt; FShft(DODMSK_MASK_B))</span>
<span class="cp">#define DODMSK_MASK_G	Fld(8,8)</span>
<span class="cp">#define Dodmsk_Mask_G(x)	((x) &lt;&lt; FShft(DODMSK_MASK_G))</span>
<span class="cp">#define DODMSK_MASK_R	Fld(8,0)</span>
<span class="cp">#define Dodmsk_Mask_R(x)	((x) &lt;&lt; FShft(DODMSK_MASK_R))</span>

<span class="cm">/* DBCOL - display border color control register */</span>
<span class="cp">#define DBCOL_BORDCOL	Fld(24,0)</span>
<span class="cp">#define Dbcol_Bordcol(x)	((x) &lt;&lt; FShft(DBCOL_BORDCOL))</span>

<span class="cm">/* DVLNUM - display vertical line number register */</span>
<span class="cp">#define DVLNUM_VLINE	Fld(12,0)</span>
<span class="cp">#define Dvlnum_Vline(x)	((x) &lt;&lt; FShft(DVLNUM_VLINE))</span>

<span class="cm">/* DMCTRL - Display Memory Control Register */</span>
<span class="cp">#define DMCTRL_MEM_REF	Fld(2,30)</span>
<span class="cp">#define DMCTRL_MEM_REF_ACT	((0x0) &lt;&lt; FShft(DMCTRL_MEM_REF))</span>
<span class="cp">#define DMCTRL_MEM_REF_HB	((0x1) &lt;&lt; FShft(DMCTRL_MEM_REF))</span>
<span class="cp">#define DMCTRL_MEM_REF_VB	((0x2) &lt;&lt; FShft(DMCTRL_MEM_REF))</span>
<span class="cp">#define DMCTRL_MEM_REF_BOTH	((0x3) &lt;&lt; FShft(DMCTRL_MEM_REF))</span>
<span class="cp">#define DMCTRL_UV_THRHLD	Fld(6,24)</span>
<span class="cp">#define Dmctrl_Uv_Thrhld(x)	((x) &lt;&lt; FShft(DMCTRL_UV_THRHLD))</span>
<span class="cp">#define DMCTRL_V_THRHLD		Fld(7,16)</span>
<span class="cp">#define Dmctrl_V_Thrhld(x)	((x) &lt;&lt; FShft(DMCTRL_V_THRHLD))</span>
<span class="cp">#define DMCTRL_D_THRHLD		Fld(7,8)</span>
<span class="cp">#define Dmctrl_D_Thrhld(x)	((x) &lt;&lt; FShft(DMCTRL_D_THRHLD))</span>
<span class="cp">#define DMCTRL_BURSTLEN	Fld(6,0)</span>
<span class="cp">#define Dmctrl_Burstlen(x)	((x) &lt;&lt; FShft(DMCTRL_BURSTLEN))</span>

<span class="cm">/* DINTRS - Display Interrupt Status Register */</span>
<span class="cp">#define DINTRS_CUR_OR_S		(1 &lt;&lt; 18)</span>
<span class="cp">#define DINTRS_STR2_OR_S	(1 &lt;&lt; 17)</span>
<span class="cp">#define DINTRS_STR1_OR_S	(1 &lt;&lt; 16)</span>
<span class="cp">#define DINTRS_CUR_UR_S		(1 &lt;&lt; 6)</span>
<span class="cp">#define DINTRS_STR2_UR_S	(1 &lt;&lt; 5)</span>
<span class="cp">#define DINTRS_STR1_UR_S	(1 &lt;&lt; 4)</span>
<span class="cp">#define DINTRS_VEVENT1_S	(1 &lt;&lt; 3)</span>
<span class="cp">#define DINTRS_VEVENT0_S	(1 &lt;&lt; 2)</span>
<span class="cp">#define DINTRS_HBLNK1_S		(1 &lt;&lt; 1)</span>
<span class="cp">#define DINTRS_HBLNK0_S		(1 &lt;&lt; 0)</span>

<span class="cm">/* DINTRE - Display Interrupt Enable Register */</span>
<span class="cp">#define DINTRE_CUR_OR_EN	(1 &lt;&lt; 18)</span>
<span class="cp">#define DINTRE_STR2_OR_EN	(1 &lt;&lt; 17)</span>
<span class="cp">#define DINTRE_STR1_OR_EN	(1 &lt;&lt; 16)</span>
<span class="cp">#define DINTRE_CUR_UR_EN	(1 &lt;&lt; 6)</span>
<span class="cp">#define DINTRE_STR2_UR_EN	(1 &lt;&lt; 5)</span>
<span class="cp">#define DINTRE_STR1_UR_EN	(1 &lt;&lt; 4)</span>
<span class="cp">#define DINTRE_VEVENT1_EN	(1 &lt;&lt; 3)</span>
<span class="cp">#define DINTRE_VEVENT0_EN	(1 &lt;&lt; 2)</span>
<span class="cp">#define DINTRE_HBLNK1_EN	(1 &lt;&lt; 1)</span>
<span class="cp">#define DINTRE_HBLNK0_EN	(1 &lt;&lt; 0)</span>

<span class="cm">/* DINTRS - Display Interrupt Status Register */</span>
<span class="cp">#define DINTRS_CUR_OR_S		(1 &lt;&lt; 18)</span>
<span class="cp">#define DINTRS_STR2_OR_S	(1 &lt;&lt; 17)</span>
<span class="cp">#define DINTRS_STR1_OR_S	(1 &lt;&lt; 16)</span>
<span class="cp">#define DINTRS_CUR_UR_S		(1 &lt;&lt; 6)</span>
<span class="cp">#define DINTRS_STR2_UR_S	(1 &lt;&lt; 5)</span>
<span class="cp">#define DINTRS_STR1_UR_S	(1 &lt;&lt; 4)</span>
<span class="cp">#define DINTRS_VEVENT1_S	(1 &lt;&lt; 3)</span>
<span class="cp">#define DINTRS_VEVENT0_S	(1 &lt;&lt; 2)</span>
<span class="cp">#define DINTRS_HBLNK1_S		(1 &lt;&lt; 1)</span>
<span class="cp">#define DINTRS_HBLNK0_S		(1 &lt;&lt; 0)</span>

<span class="cm">/* DINTRE - Display Interrupt Enable Register */</span>
<span class="cp">#define DINTRE_CUR_OR_EN	(1 &lt;&lt; 18)</span>
<span class="cp">#define DINTRE_STR2_OR_EN	(1 &lt;&lt; 17)</span>
<span class="cp">#define DINTRE_STR1_OR_EN	(1 &lt;&lt; 16)</span>
<span class="cp">#define DINTRE_CUR_UR_EN	(1 &lt;&lt; 6)</span>
<span class="cp">#define DINTRE_STR2_UR_EN	(1 &lt;&lt; 5)</span>
<span class="cp">#define DINTRE_STR1_UR_EN	(1 &lt;&lt; 4)</span>
<span class="cp">#define DINTRE_VEVENT1_EN	(1 &lt;&lt; 3)</span>
<span class="cp">#define DINTRE_VEVENT0_EN	(1 &lt;&lt; 2)</span>
<span class="cp">#define DINTRE_HBLNK1_EN	(1 &lt;&lt; 1)</span>
<span class="cp">#define DINTRE_HBLNK0_EN	(1 &lt;&lt; 0)</span>


<span class="cm">/* DLSTS - display load status register */</span>
<span class="cp">#define DLSTS_RLD_ADONE	(1 &lt;&lt; 23)</span>
<span class="cm">/* #define DLSTS_RLD_ADOUT	Fld(23,0) */</span>

<span class="cm">/* DLLCTRL - display list load control register */</span>
<span class="cp">#define DLLCTRL_RLD_ADRLN	Fld(8,24)</span>
<span class="cp">#define Dllctrl_Rld_Adrln(x)	((x) &lt;&lt; FShft(DLLCTRL_RLD_ADRLN))</span>

<span class="cm">/* CLIPCTRL - Clipping Control Register */</span>
<span class="cp">#define CLIPCTRL_HSKIP		Fld(11,16)</span>
<span class="cp">#define Clipctrl_Hskip		((x) &lt;&lt; FShft(CLIPCTRL_HSKIP))</span>
<span class="cp">#define CLIPCTRL_VSKIP		Fld(11,0)</span>
<span class="cp">#define Clipctrl_Vskip		((x) &lt;&lt; FShft(CLIPCTRL_VSKIP))</span>

<span class="cm">/* SPOCTRL - Scale Pitch/Order Control Register */</span>
<span class="cp">#define SPOCTRL_H_SC_BP		(1 &lt;&lt; 31)</span>
<span class="cp">#define SPOCTRL_V_SC_BP		(1 &lt;&lt; 30)</span>
<span class="cp">#define SPOCTRL_HV_SC_OR	(1 &lt;&lt; 29)</span>
<span class="cp">#define SPOCTRL_VS_UR_C		(1 &lt;&lt; 27)</span>
<span class="cp">#define SPOCTRL_VORDER		Fld(2,16)</span>
<span class="cp">#define SPOCTRL_VORDER_1TAP	((0x0) &lt;&lt; FShft(SPOCTRL_VORDER))</span>
<span class="cp">#define SPOCTRL_VORDER_2TAP	((0x1) &lt;&lt; FShft(SPOCTRL_VORDER))</span>
<span class="cp">#define SPOCTRL_VORDER_4TAP	((0x3) &lt;&lt; FShft(SPOCTRL_VORDER))</span>
<span class="cp">#define SPOCTRL_VPITCH		Fld(16,0)</span>
<span class="cp">#define Spoctrl_Vpitch(x)	((x) &lt;&lt; FShft(SPOCTRL_VPITCH))</span>

<span class="cm">/* SVCTRL - Scale Vertical Control Register */</span>
<span class="cp">#define SVCTRL_INITIAL1		Fld(16,16)</span>
<span class="cp">#define Svctrl_Initial1(x)	((x) &lt;&lt; FShft(SVCTRL_INITIAL1))</span>
<span class="cp">#define SVCTRL_INITIAL2		Fld(16,0)</span>
<span class="cp">#define Svctrl_Initial2(x)	((x) &lt;&lt; FShft(SVCTRL_INITIAL2))</span>

<span class="cm">/* SHCTRL - Scale Horizontal Control Register */</span>
<span class="cp">#define SHCTRL_HINITIAL		Fld(16,16)</span>
<span class="cp">#define Shctrl_Hinitial(x)	((x) &lt;&lt; FShft(SHCTRL_HINITIAL))</span>
<span class="cp">#define SHCTRL_HDECIM		(1 &lt;&lt; 15)</span>
<span class="cp">#define SHCTRL_HPITCH		Fld(15,0)</span>
<span class="cp">#define Shctrl_Hpitch(x)	((x) &lt;&lt; FShft(SHCTRL_HPITCH))</span>

<span class="cm">/* SSSIZE - Scale Surface Size Register */</span>
<span class="cp">#define SSSIZE_SC_WIDTH		Fld(11,16)</span>
<span class="cp">#define Sssize_Sc_Width(x)	((x) &lt;&lt; FShft(SSSIZE_SC_WIDTH))</span>
<span class="cp">#define SSSIZE_SC_HEIGHT	Fld(11,0)</span>
<span class="cp">#define Sssize_Sc_Height(x)	((x) &lt;&lt; FShft(SSSIZE_SC_HEIGHT))</span>

<span class="cp">#endif </span><span class="cm">/* __REG_BITS_2700G_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
