// Seed: 3097891092
module module_0;
  assign id_1 = id_1;
  id_2(
      1, id_1, 1 ^ 1
  );
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1[1] = id_2;
  module_0 modCall_1 ();
  assign id_1 = !id_2[1 : 1];
endmodule
module module_0 (
    input tri1 id_0,
    output wire id_1,
    input logic id_2,
    input uwire id_3,
    output logic id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri id_7,
    output logic id_8,
    input tri1 id_9,
    output tri id_10,
    input supply1 id_11,
    input logic sample,
    output logic id_13,
    output logic id_14,
    input tri id_15,
    input tri0 id_16
);
  always @(id_9) begin : LABEL_0
    `define pp_18 0
    id_4  <= id_2;
    id_13 <= 1 | 1;
    $display(1);
    id_14 <= 1;
    id_8  <= 1 !== id_12;
    if (id_3) begin : LABEL_0
      id_4 = id_12;
    end
  end
  assign module_2 = 1;
  module_0 modCall_1 ();
  integer id_19;
  assign id_19 = 1 == id_12;
endmodule
