{"files":[{"patch":"@@ -8678,1 +8678,1 @@\n-  ins_pipe(pipe_class_default);\n+  ins_pipe(pipe_class_compare);\n@@ -8699,1 +8699,1 @@\n-  ins_pipe(pipe_class_default);\n+  ins_pipe(pipe_class_compare);\n@@ -8709,0 +8709,1 @@\n+  match(Set dst (MinI zero dst));\n@@ -8724,1 +8725,1 @@\n-  ins_pipe(pipe_class_default);\n+  ins_pipe(pipe_class_compare);\n@@ -8730,41 +8731,0 @@\n-\n-  ins_cost(BRANCH_COST + ALU_COST);\n-  format %{\n-    \"bgez $dst, skip\\t#@maxI_reg_zero\\n\\t\"\n-    \"mv   $dst, zr\\n\\t\"\n-    \"skip:\"\n-  %}\n-\n-  ins_encode %{\n-    Label Lskip;\n-    __ bgez(as_Register($dst$$reg), Lskip);\n-    __ mv(as_Register($dst$$reg), zr);\n-    __ bind(Lskip);\n-  %}\n-\n-  ins_pipe(pipe_class_default);\n-%}\n-\n-instruct minI_zero_reg(iRegINoSp dst, immI0 zero)\n-%{\n-  match(Set dst (MinI zero dst));\n-\n-  ins_cost(BRANCH_COST + ALU_COST);\n-  format %{\n-    \"blez $dst, skip\\t#@minI_zero_reg\\n\\t\"\n-    \"mv   $dst, zr\\n\\t\"\n-    \"skip:\"\n-  %}\n-\n-  ins_encode %{\n-    Label Lskip;\n-    __ blez(as_Register($dst$$reg), Lskip);\n-    __ mv(as_Register($dst$$reg), zr);\n-    __ bind(Lskip);\n-  %}\n-\n-  ins_pipe(pipe_class_default);\n-%}\n-\n-instruct maxI_zero_reg(iRegINoSp dst, immI0 zero)\n-%{\n@@ -8775,1 +8735,1 @@\n-    \"bgez $dst, skip\\t#@maxI_zero_reg\\n\\t\"\n+    \"bgez $dst, skip\\t#@maxI_reg_zero\\n\\t\"\n@@ -8787,1 +8747,1 @@\n-  ins_pipe(pipe_class_default);\n+  ins_pipe(pipe_class_compare);\n@@ -8816,1 +8776,1 @@\n-  ins_pipe(pipe_class_default);\n+  ins_pipe(pipe_class_compare);\n@@ -8846,1 +8806,1 @@\n-  ins_pipe(pipe_class_default);\n+  ins_pipe(pipe_class_compare);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":8,"deletions":48,"binary":false,"changes":56,"status":"modified"}]}