int F_1 ( void )\r\n{\r\nif ( F_2 ( V_1 ) || F_2 ( V_2 ) )\r\nreturn 4 ;\r\nelse\r\nreturn 3 ;\r\n}\r\nint F_3 ( int V_3 )\r\n{\r\nreturn V_4 [ V_3 ] ;\r\n}\r\nT_1 F_4 ( int V_3 )\r\n{\r\nunion V_5 V_6 ;\r\nif ( V_3 == 2 )\r\nreturn V_7 ;\r\nif ( V_3 == 3 ) {\r\nif ( F_2 ( V_1 )\r\n|| F_2 ( V_2 ) )\r\nreturn V_8 ;\r\nelse\r\nreturn V_9 ;\r\n}\r\nif ( V_3 == 0\r\n&& F_5 () -> V_10 == V_11\r\n&& F_5 () -> V_12 == 1 ) {\r\nreturn V_13 ;\r\n}\r\nif ( ( V_3 == 1 )\r\n&& ( F_2 ( V_14 ) || F_2 ( V_15 )\r\n|| F_2 ( V_16 )\r\n|| F_2 ( V_2 ) ) )\r\nreturn V_9 ;\r\nV_6 . V_17 = F_6 ( F_7 ( V_3 ) ) ;\r\nif ( F_2 ( V_1 ) || F_2 ( V_2 ) ) {\r\nswitch ( V_6 . V_18 . V_6 ) {\r\ncase 0 :\r\nreturn V_9 ;\r\ncase 1 :\r\nreturn V_19 ;\r\ncase 2 :\r\nreturn V_20 ;\r\ncase 3 :\r\nreturn V_21 ;\r\ndefault:\r\nreturn V_9 ;\r\n}\r\n} else {\r\nif ( ! V_6 . V_22 . V_23 )\r\nreturn V_9 ;\r\nif ( V_6 . V_22 . type ) {\r\nif ( F_2 ( V_24 )\r\n|| F_2 ( V_25 ) )\r\nreturn V_26 ;\r\nelse\r\nreturn V_13 ;\r\n} else\r\nreturn V_27 ;\r\n}\r\n}\r\nstatic int F_8 ( int V_28 )\r\n{\r\nunion V_29 V_30 ;\r\nunion V_31 V_32 ;\r\nV_30 . V_17 = F_6 ( F_9 ( V_28 ) ) ;\r\nV_32 . V_17 = F_6 ( F_10 ( V_28 ) ) ;\r\nV_30 . V_22 . V_33 = V_28 & 0x7 ;\r\nV_30 . V_22 . V_6 = V_34 ;\r\nV_32 . V_22 . V_35 = V_36 ;\r\nV_32 . V_22 . V_37 = V_38 ;\r\nV_32 . V_22 . V_39 = V_40 ;\r\nV_32 . V_22 . V_41 = V_42 ;\r\nV_32 . V_22 . V_43 = V_44 ;\r\nV_32 . V_22 . V_45 = V_46 ;\r\nV_32 . V_22 . V_47 = V_48 ;\r\nV_32 . V_22 . V_49 = V_50 ;\r\nV_32 . V_22 . V_51 = V_52 ;\r\nV_32 . V_22 . V_53 = V_54 ;\r\nV_32 . V_22 . V_55 = V_56 ;\r\nV_32 . V_22 . V_57 = V_58 ;\r\nV_32 . V_22 . V_59 = V_58 ;\r\nV_32 . V_22 . V_60 = V_58 ;\r\nV_32 . V_22 . V_61 = V_58 ;\r\nV_32 . V_22 . V_62 = V_58 ;\r\nV_32 . V_22 . V_63 = 0 ;\r\nF_11 ( V_28 , V_30 , V_32 ) ;\r\nif ( V_64 )\r\nV_64 ( V_28 ) ;\r\nreturn 0 ;\r\n}\r\nint F_12 ( int V_3 )\r\n{\r\nswitch ( F_4 ( V_3 ) ) {\r\ncase V_9 :\r\ncase V_65 :\r\nV_4 [ V_3 ] = 0 ;\r\nbreak;\r\ncase V_19 :\r\nV_4 [ V_3 ] =\r\nF_13 ( V_3 ) ;\r\nbreak;\r\ncase V_27 :\r\ncase V_13 :\r\nV_4 [ V_3 ] =\r\nF_14 ( V_3 ) ;\r\nbreak;\r\ncase V_26 :\r\nV_4 [ V_3 ] =\r\nF_15 ( V_3 ) ;\r\nbreak;\r\ncase V_20 :\r\ncase V_21 :\r\nV_4 [ V_3 ] =\r\nF_16 ( V_3 ) ;\r\nbreak;\r\ncase V_7 :\r\nV_4 [ V_3 ] =\r\nF_17 ( V_3 ) ;\r\nbreak;\r\ncase V_8 :\r\nV_4 [ V_3 ] =\r\nF_18 ( V_3 ) ;\r\nbreak;\r\n}\r\nV_4 [ V_3 ] =\r\nF_19 ( V_3 ,\r\nV_4\r\n[ V_3 ] ) ;\r\nV_66 ;\r\nreturn 0 ;\r\n}\r\nint F_20 ( int V_3 )\r\n{\r\nF_12 ( V_3 ) ;\r\nswitch ( F_4 ( V_3 ) ) {\r\ncase V_9 :\r\ncase V_65 :\r\nbreak;\r\ncase V_19 :\r\nF_21 ( V_3 ) ;\r\nbreak;\r\ncase V_27 :\r\ncase V_13 :\r\nF_22 ( V_3 ) ;\r\nbreak;\r\ncase V_26 :\r\nF_23 ( V_3 ) ;\r\nbreak;\r\ncase V_20 :\r\ncase V_21 :\r\nF_24 ( V_3 ) ;\r\nbreak;\r\ncase V_7 :\r\nF_25 ( V_3 ) ;\r\nbreak;\r\ncase V_8 :\r\nF_26 ( V_3 ) ;\r\nbreak;\r\n}\r\nV_66 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_27 ( int V_3 )\r\n{\r\nint V_28 = F_28 ( V_3 , 0 ) ;\r\nint V_67 = V_4 [ V_3 ] ;\r\nwhile ( V_67 -- ) {\r\nF_8 ( V_28 ) ;\r\nV_28 ++ ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_29 ( void )\r\n{\r\nF_30 ( V_68 / 8 ,\r\nV_69 / 8 ,\r\nV_70 / 8 ,\r\n( V_69 + 8 ) / 128 ,\r\n( V_70 + 8 ) / 128 ,\r\nV_71 ,\r\nV_72 ,\r\nV_73 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_31 ( int V_3 )\r\n{\r\nT_2 V_74 [ 16 ] =\r\n{ 8 , 7 , 6 , 5 , 4 , 3 , 2 , 1 , 8 , 7 , 6 , 5 , 4 , 3 , 2 , 1 } ;\r\nint V_28 = F_28 ( V_3 , 0 ) ;\r\nint V_67 = V_4 [ V_3 ] ;\r\nwhile ( V_67 -- ) {\r\nif ( V_75 )\r\nV_75 ( V_28 , V_74 ) ;\r\nF_32 ( V_28 ,\r\nF_33 ( V_28 ,\r\n0 ) ,\r\nF_34 ( V_28 ) ,\r\nV_74 ) ;\r\nV_28 ++ ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_35 ( void )\r\n{\r\nunion V_76 V_77 ;\r\nV_77 . V_17 = 0 ;\r\nV_77 . V_22 . V_78 = 0xfff ;\r\nV_77 . V_22 . V_79 = 0 ;\r\nF_36 ( V_80 , V_77 . V_17 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_37 ( void )\r\n{\r\n#if V_81\r\nint V_82 = F_1 () ;\r\nint V_3 ;\r\nfor ( V_3 = 0 ; V_3 < V_82 ; V_3 ++ ) {\r\nswitch ( F_4 ( V_3 ) ) {\r\ncase V_9 :\r\ncase V_65 :\r\ncase V_7 :\r\ncase V_8 :\r\ncase V_19 :\r\nbreak;\r\ncase V_27 :\r\ncase V_13 :\r\ncase V_26 :\r\ncase V_20 :\r\ncase V_21 :\r\nF_38 ( V_3 , 0xf ) ;\r\nbreak;\r\n}\r\n}\r\n#endif\r\nreturn 0 ;\r\n}\r\nstatic int F_39 ( int V_3 )\r\n{\r\nint V_83 = 0 ;\r\nswitch ( F_4 ( V_3 ) ) {\r\ncase V_9 :\r\ncase V_65 :\r\nbreak;\r\ncase V_19 :\r\nV_83 = F_40 ( V_3 ) ;\r\nbreak;\r\ncase V_27 :\r\ncase V_13 :\r\nV_83 = F_41 ( V_3 ) ;\r\nbreak;\r\ncase V_26 :\r\nV_83 = F_42 ( V_3 ) ;\r\nbreak;\r\ncase V_20 :\r\ncase V_21 :\r\nV_83 = F_43 ( V_3 ) ;\r\nbreak;\r\ncase V_7 :\r\nV_83 = F_44 ( V_3 ) ;\r\nbreak;\r\ncase V_8 :\r\nV_83 = F_45 ( V_3 ) ;\r\nbreak;\r\n}\r\nV_83 |= F_46 ( V_3 ) ;\r\nreturn V_83 ;\r\n}\r\nint F_47 ( void )\r\n{\r\n#define F_48 \\r\n(CVMX_FPA_PACKET_POOL_SIZE-8-CVMX_HELPER_FIRST_MBUFF_SKIP)\r\n#define F_49 \\r\n(CVMX_FPA_PACKET_POOL_SIZE-8-CVMX_HELPER_NOT_FIRST_MBUFF_SKIP)\r\n#define F_50 0\r\n#define F_51 ( T_3 ) (port >> 4)\r\n#define F_52 ( T_3 ) (port & 0xf)\r\nT_2 * V_84 ;\r\nT_4 V_85 ;\r\nunion V_86 V_87 , V_88 ;\r\nT_5 * V_89 ;\r\nint V_90 , V_91 = 0 , V_92 , V_93 ;\r\nunion V_94 V_95 ;\r\nint V_96 ;\r\nint V_97 ;\r\nint V_98 ;\r\nT_6 V_99 ;\r\nT_2 V_100 =\r\nF_6 ( F_53\r\n( F_52 ( F_50 ) , F_51 ( F_50 ) ) ) ;\r\nT_2 V_101 =\r\nF_6 ( F_54 ( F_51 ( F_50 ) ) ) ;\r\nT_2 V_102 =\r\nF_6 ( F_55 ( F_51 ( F_50 ) ) ) ;\r\nT_2 V_103 =\r\nF_6 ( F_56\r\n( F_52 ( F_50 ) , F_51 ( F_50 ) ) ) ;\r\nT_2 V_104 =\r\nF_6 ( F_57\r\n( F_52 ( F_50 ) , F_51 ( F_50 ) ) ) ;\r\nF_58 ( F_50 ) ;\r\nF_36 ( F_55 ( F_51 ( F_50 ) ) , 0 ) ;\r\nF_59 ( 100000000ull ) ;\r\nfor ( V_97 = 0 ; V_97 < 10 ; V_97 ++ ) {\r\nV_96 = 100000 ;\r\nV_92 = F_6 ( V_105 ) ;\r\nV_93 = ( V_92 >> 7 ) & 0x7f ;\r\nV_92 &= 0x7f ;\r\nV_91 = ( 2 + V_93 - V_92 ) & 3 ;\r\nif ( V_91 == 0 )\r\ngoto V_106;\r\nV_91 += 1 ;\r\nV_90 =\r\nF_48 +\r\n( ( V_91 - 1 ) * F_49 ) -\r\n( F_49 / 2 ) ;\r\nF_36 ( F_60 ( F_51 ( F_50 ) ) ,\r\n1 << F_52 ( F_50 ) ) ;\r\nV_107 ;\r\nV_87 . V_17 = 0 ;\r\nV_87 . V_22 . V_108 =\r\nF_61 ( F_62 ( V_71 ) ) ;\r\nif ( V_87 . V_22 . V_108 == 0 ) {\r\nF_63 ( L_1\r\nL_2 ) ;\r\ngoto V_106;\r\n}\r\nV_87 . V_22 . V_109 = V_71 ;\r\nV_87 . V_22 . V_90 = V_91 ;\r\nV_88 . V_17 = 0 ;\r\nV_88 . V_22 . V_108 =\r\nF_61 ( F_62 ( V_110 ) ) ;\r\nif ( V_88 . V_22 . V_108 == 0 ) {\r\nF_63 ( L_1\r\nL_2 ) ;\r\ngoto V_106;\r\n}\r\nV_88 . V_22 . V_98 = 1 ;\r\nV_88 . V_22 . V_109 = V_110 ;\r\nV_88 . V_22 . V_90 = F_48 ;\r\nV_84 = ( T_2 * ) F_64 ( V_88 . V_22 . V_108 ) ;\r\nV_84 [ 0 ] = 0xffffffffffff0000ull ;\r\nV_84 [ 1 ] = 0x08004510ull ;\r\nV_84 [ 2 ] = ( ( T_2 ) ( V_90 - 14 ) << 48 ) | 0x5ae740004000ull ;\r\nV_84 [ 3 ] = 0x3a5fc0a81073c0a8ull ;\r\nfor ( V_98 = 0 ; V_98 < V_91 ; V_98 ++ ) {\r\nif ( V_98 > 0 )\r\nV_88 . V_22 . V_90 =\r\nF_49 ;\r\nif ( V_98 == ( V_91 - 1 ) )\r\nV_88 . V_22 . V_98 = 0 ;\r\n* ( T_2 * ) F_64 ( V_87 . V_22 . V_108 +\r\n8 * V_98 ) = V_88 . V_17 ;\r\n}\r\nV_85 . V_17 = 0 ;\r\nV_85 . V_22 . V_111 = V_91 ;\r\nV_85 . V_22 . V_112 = V_90 ;\r\nV_85 . V_22 . V_113 = 0 ;\r\nV_85 . V_22 . V_114 = 1 ;\r\nV_95 . V_17 =\r\nF_6 ( F_53\r\n( F_52 ( F_50 ) ,\r\nF_51 ( F_50 ) ) ) ;\r\nV_95 . V_22 . V_23 = 1 ;\r\nF_36 ( F_53\r\n( F_52 ( F_50 ) ,\r\nF_51 ( F_50 ) ) , V_95 . V_17 ) ;\r\nF_36 ( F_54 ( F_51 ( F_50 ) ) ,\r\n1 << F_52 ( F_50 ) ) ;\r\nF_36 ( F_55 ( F_51 ( F_50 ) ) ,\r\n1 << F_52 ( F_50 ) ) ;\r\nF_36 ( F_56\r\n( F_52 ( F_50 ) ,\r\nF_51 ( F_50 ) ) , 65392 - 14 - 4 ) ;\r\nF_36 ( F_57\r\n( F_52 ( F_50 ) ,\r\nF_51 ( F_50 ) ) , 65392 - 14 - 4 ) ;\r\nF_65 ( F_50 ,\r\nF_66\r\n( F_50 ) ,\r\nV_115 ) ;\r\nF_67 ( F_50 ,\r\nF_66\r\n( F_50 ) , V_85 ,\r\nV_87 , V_115 ) ;\r\nV_107 ;\r\ndo {\r\nV_89 = F_68 ( V_116 ) ;\r\nV_96 -- ;\r\n} while ( ( V_89 == NULL ) && ( V_96 > 0 ) );\r\nif ( ! V_96 )\r\nF_63 ( L_1\r\nL_3 ) ;\r\nif ( V_89 )\r\nF_69 ( V_89 ) ;\r\n}\r\nV_106:\r\nF_36 ( F_53\r\n( F_52 ( F_50 ) , F_51 ( F_50 ) ) ,\r\nV_100 ) ;\r\nF_36 ( F_54 ( F_51 ( F_50 ) ) ,\r\nV_101 ) ;\r\nF_36 ( F_55 ( F_51 ( F_50 ) ) ,\r\nV_102 ) ;\r\nF_36 ( F_56\r\n( F_52 ( F_50 ) , F_51 ( F_50 ) ) ,\r\nV_103 ) ;\r\nF_36 ( F_57\r\n( F_52 ( F_50 ) , F_51 ( F_50 ) ) ,\r\nV_104 ) ;\r\nF_36 ( F_60 ( F_51 ( F_50 ) ) , 0 ) ;\r\nV_99 . V_17 = 0 ;\r\nF_70 ( F_50 , V_99 ) ;\r\nF_71 ( F_50 ) ;\r\nV_107 ;\r\nif ( V_91 )\r\nF_63 ( L_4 ) ;\r\nreturn ! ! V_91 ;\r\n}\r\nint F_72 ( void )\r\n{\r\nint V_82 ;\r\nint V_3 ;\r\nF_73 () ;\r\nV_82 = F_1 () ;\r\nfor ( V_3 = 0 ; V_3 < V_82 ; V_3 ++ ) {\r\nif ( F_3 ( V_3 ) > 0 )\r\nF_39 ( V_3 ) ;\r\n}\r\nF_74 () ;\r\nif ( ( F_2 ( V_117 )\r\n|| F_2 ( V_118 ) )\r\n&& ( F_5 () -> V_10 != V_119 ) )\r\nF_47 () ;\r\nreturn 0 ;\r\n}\r\nint F_75 ( void )\r\n{\r\nint V_83 = 0 ;\r\nint V_3 ;\r\nunion V_120 V_121 ;\r\nunion V_122 V_123 ;\r\nconst int V_82 = F_1 () ;\r\nif ( F_2 ( V_124 ) )\r\nF_76 ( 1 ) ;\r\nV_121 . V_17 = F_6 ( V_125 ) ;\r\nV_121 . V_22 . V_126 = 0 ;\r\nV_121 . V_22 . V_127 = 0 ;\r\nF_36 ( V_125 , V_121 . V_17 ) ;\r\nV_123 . V_17 = F_6 ( F_77 ( 0 ) ) ;\r\nif ( ! V_123 . V_22 . V_23 ) {\r\nV_123 . V_22 . V_23 = 1 ;\r\nF_36 ( F_77 ( 0 ) , V_123 . V_17 ) ;\r\n}\r\nif ( ! F_2 ( V_128 ) &&\r\n! F_2 ( V_25 ) &&\r\n! F_2 ( V_16 ) ) {\r\nV_123 . V_17 = F_6 ( F_77 ( 1 ) ) ;\r\nif ( ! V_123 . V_22 . V_23 ) {\r\nV_123 . V_22 . V_23 = 1 ;\r\nF_36 ( F_77 ( 1 ) , V_123 . V_17 ) ;\r\n}\r\n}\r\nF_78 () ;\r\nfor ( V_3 = 0 ; V_3 < V_82 ; V_3 ++ ) {\r\nV_83 |= F_20 ( V_3 ) ;\r\nif ( F_3 ( V_3 ) > 0 )\r\nF_63 ( L_5 ,\r\nV_3 ,\r\nF_3 ( V_3 ) ,\r\nF_79\r\n( F_4\r\n( V_3 ) ) ) ;\r\nV_83 |= F_27 ( V_3 ) ;\r\nV_83 |= F_31 ( V_3 ) ;\r\n}\r\nV_83 |= F_29 () ;\r\nV_83 |= F_35 () ;\r\nV_83 |= F_37 () ;\r\n#if V_129\r\nV_83 |= F_72 () ;\r\n#endif\r\nreturn V_83 ;\r\n}\r\nint F_80 ( void )\r\n{\r\nreturn F_81 () ;\r\n}\r\nT_6 F_71 ( int V_28 )\r\n{\r\nT_6 V_99 ;\r\nint V_3 = F_82 ( V_28 ) ;\r\nint V_130 = F_83 ( V_28 ) ;\r\nif ( V_130 >= F_3 ( V_3 ) ) {\r\nV_99 . V_17 = 0 ;\r\nreturn V_99 ;\r\n}\r\nV_99 = F_84 ( V_28 ) ;\r\nif ( V_99 . V_17 == V_131 [ V_28 ] . V_17 )\r\nreturn V_99 ;\r\nF_70 ( V_28 , V_99 ) ;\r\nreturn V_131 [ V_28 ] ;\r\n}\r\nT_6 F_84 ( int V_28 )\r\n{\r\nT_6 V_83 ;\r\nint V_3 = F_82 ( V_28 ) ;\r\nint V_130 = F_83 ( V_28 ) ;\r\nV_83 . V_17 = 0 ;\r\nif ( V_130 >= F_3 ( V_3 ) )\r\nreturn V_83 ;\r\nswitch ( F_4 ( V_3 ) ) {\r\ncase V_9 :\r\ncase V_65 :\r\nbreak;\r\ncase V_19 :\r\nV_83 = F_85 ( V_28 ) ;\r\nbreak;\r\ncase V_13 :\r\nif ( V_130 == 0 )\r\nV_83 = F_86 ( V_28 ) ;\r\nelse {\r\nV_83 . V_22 . V_132 = 1 ;\r\nV_83 . V_22 . V_133 = 1 ;\r\nV_83 . V_22 . V_134 = 1000 ;\r\n}\r\nbreak;\r\ncase V_27 :\r\nV_83 = F_86 ( V_28 ) ;\r\nbreak;\r\ncase V_26 :\r\nV_83 = F_87 ( V_28 ) ;\r\nbreak;\r\ncase V_20 :\r\ncase V_21 :\r\nV_83 = F_88 ( V_28 ) ;\r\nbreak;\r\ncase V_7 :\r\ncase V_8 :\r\nbreak;\r\n}\r\nreturn V_83 ;\r\n}\r\nint F_70 ( int V_28 , T_6 V_99 )\r\n{\r\nint V_83 = - 1 ;\r\nint V_3 = F_82 ( V_28 ) ;\r\nint V_130 = F_83 ( V_28 ) ;\r\nif ( V_130 >= F_3 ( V_3 ) )\r\nreturn - 1 ;\r\nswitch ( F_4 ( V_3 ) ) {\r\ncase V_9 :\r\ncase V_65 :\r\nbreak;\r\ncase V_19 :\r\nV_83 = F_89 ( V_28 , V_99 ) ;\r\nbreak;\r\ncase V_27 :\r\ncase V_13 :\r\nV_83 = F_90 ( V_28 , V_99 ) ;\r\nbreak;\r\ncase V_26 :\r\nV_83 = F_91 ( V_28 , V_99 ) ;\r\nbreak;\r\ncase V_20 :\r\ncase V_21 :\r\nV_83 = F_92 ( V_28 , V_99 ) ;\r\nbreak;\r\ncase V_7 :\r\ncase V_8 :\r\nbreak;\r\n}\r\nif ( V_83 == 0 )\r\nV_131 [ V_28 ] . V_17 = V_99 . V_17 ;\r\nreturn V_83 ;\r\n}\r\nint F_93 ( int V_28 , int V_135 ,\r\nint V_136 )\r\n{\r\nint V_83 = - 1 ;\r\nint V_3 = F_82 ( V_28 ) ;\r\nint V_130 = F_83 ( V_28 ) ;\r\nif ( V_130 >= F_3 ( V_3 ) )\r\nreturn - 1 ;\r\nswitch ( F_4 ( V_3 ) ) {\r\ncase V_9 :\r\ncase V_65 :\r\ncase V_26 :\r\ncase V_7 :\r\ncase V_8 :\r\nbreak;\r\ncase V_19 :\r\nV_83 =\r\nF_94 ( V_28 ,\r\nV_135 ,\r\nV_136 ) ;\r\nbreak;\r\ncase V_27 :\r\ncase V_13 :\r\nV_83 =\r\nF_95 ( V_28 ,\r\nV_135 ,\r\nV_136 ) ;\r\nbreak;\r\ncase V_20 :\r\ncase V_21 :\r\nV_83 =\r\nF_96 ( V_28 ,\r\nV_135 ,\r\nV_136 ) ;\r\nbreak;\r\n}\r\nreturn V_83 ;\r\n}
