#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun May 21 16:38:03 2023
# Process ID: 16388
# Current directory: C:/Users/acer/Desktop/AStar-Accelarator/Evaluator/Evaluator.runs/synth_1
# Command line: vivado.exe -log evaluator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source evaluator.tcl
# Log file: C:/Users/acer/Desktop/AStar-Accelarator/Evaluator/Evaluator.runs/synth_1/evaluator.vds
# Journal file: C:/Users/acer/Desktop/AStar-Accelarator/Evaluator/Evaluator.runs/synth_1\vivado.jou
# Running On: DESKTOP-FPJ2UQD, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 8419 MB
#-----------------------------------------------------------
source evaluator.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 393.227 ; gain = 42.672
Command: synth_design -top evaluator -part xc7s100fgga676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6896
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 831.914 ; gain = 413.816
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'evaluator' [C:/Users/acer/Desktop/evaluator/evaluator/evaluator.srcs/sources_1/new/evaluator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'evaluator' (0#1) [C:/Users/acer/Desktop/evaluator/evaluator/evaluator.srcs/sources_1/new/evaluator.v:3]
WARNING: [Synth 8-6014] Unused sequential element G_new_reg was removed.  [C:/Users/acer/Desktop/evaluator/evaluator/evaluator.srcs/sources_1/new/evaluator.v:32]
WARNING: [Synth 8-6014] Unused sequential element dx_reg was removed.  [C:/Users/acer/Desktop/evaluator/evaluator/evaluator.srcs/sources_1/new/evaluator.v:42]
WARNING: [Synth 8-6014] Unused sequential element dy_reg was removed.  [C:/Users/acer/Desktop/evaluator/evaluator/evaluator.srcs/sources_1/new/evaluator.v:44]
WARNING: [Synth 8-6014] Unused sequential element min_reg was removed.  [C:/Users/acer/Desktop/evaluator/evaluator/evaluator.srcs/sources_1/new/evaluator.v:47]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 922.211 ; gain = 504.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 922.211 ; gain = 504.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s100fgga676-2
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s100fgga676-2
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 922.211 ; gain = 504.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 922.211 ; gain = 504.113
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design evaluator has port Hcost[31] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Hcost[30] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Hcost[29] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Hcost[28] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Hcost[27] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Hcost[26] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Hcost[25] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Hcost[24] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Hcost[23] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Hcost[22] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Hcost[21] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Hcost[20] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Hcost[19] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Hcost[18] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Hcost[17] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Hcost[16] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Hcost[15] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Hcost[14] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Hcost[13] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Fcost[31] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Fcost[30] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Fcost[29] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Fcost[28] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Fcost[27] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Fcost[26] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Fcost[25] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Fcost[24] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Fcost[23] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Fcost[22] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Fcost[21] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Fcost[20] driven by constant 0
WARNING: [Synth 8-3917] design evaluator has port Fcost[19] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1109.324 ; gain = 691.227
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1110.289 ; gain = 692.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1110.457 ; gain = 692.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1111.242 ; gain = 693.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1111.242 ; gain = 693.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1111.242 ; gain = 693.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1111.242 ; gain = 693.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1111.242 ; gain = 693.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1111.242 ; gain = 693.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    29|
|3     |LUT1   |     4|
|4     |LUT2   |    46|
|5     |LUT3   |    37|
|6     |LUT4   |    63|
|7     |FDRE   |    51|
|8     |IBUF   |    86|
|9     |OBUF   |    84|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   401|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1111.242 ; gain = 693.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1111.242 ; gain = 693.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1111.242 ; gain = 693.145
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1123.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1219.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b9099574
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1219.359 ; gain = 826.133
INFO: [Common 17-1381] The checkpoint 'C:/Users/acer/Desktop/AStar-Accelarator/Evaluator/Evaluator.runs/synth_1/evaluator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file evaluator_utilization_synth.rpt -pb evaluator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 21 16:38:44 2023...
