# MIPS CPU電路實現
## A. Single cycle implementation
![image](https://user-images.githubusercontent.com/79973620/218689849-c8dd8b60-657f-43e4-9968-21fb026d2b8a.png)
## block diagram
> ### R-type
> ![image](https://user-images.githubusercontent.com/79973620/218689878-07a4ae14-f925-4e9a-8798-595429d4d4b6.png)
> ### lw
> ![image](https://user-images.githubusercontent.com/79973620/218739791-10616a89-c74c-4f4e-998d-68520a28f15c.png)
> ### sw
> ![image](https://user-images.githubusercontent.com/79973620/218740066-7011267f-a724-48de-a54e-48df2da152fb.png)
> ### Add
> ![image](https://user-images.githubusercontent.com/79973620/218740141-032ec592-36db-44f3-b830-656355a4e7de.png)
> ### Branch
> ![image](https://user-images.githubusercontent.com/79973620/218740423-8b9a8374-9696-44dc-af17-7207a840a424.png)
> ### Jump
> ![image](https://user-images.githubusercontent.com/79973620/218740462-ca829d7f-bcba-4928-a24b-1137ba845e08.png)
---
## B. Pipeline implementation
> ![image](https://user-images.githubusercontent.com/79973620/218740865-7328d6af-b5fd-487a-a450-ed45d36cbbb4.png)
> ![image](https://user-images.githubusercontent.com/79973620/218740877-4b29211f-8ea9-449b-ba4c-bb1476a67bf6.png)
> ![image](https://user-images.githubusercontent.com/79973620/218740889-8ad3fe5f-12a4-4e12-8c58-5a7a2cb0dca3.png)
---
## C. Datapath with Hazard Detection
> ![image](https://user-images.githubusercontent.com/79973620/218740971-00b3829b-2c68-41e3-9862-73719cd5f925.png)
