# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab6/XinhaoTong\ Lab6_files {C:/ECE385_Project_Files/Lab6/XinhaoTong Lab6_files/NZP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:07 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab6/XinhaoTong Lab6_files" C:/ECE385_Project_Files/Lab6/XinhaoTong Lab6_files/NZP.sv 
# -- Compiling module NZP
# 
# Top level modules:
# 	NZP
# End time: 21:32:07 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab6/XinhaoTong\ Lab6_files {C:/ECE385_Project_Files/Lab6/XinhaoTong Lab6_files/COMP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:07 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab6/XinhaoTong Lab6_files" C:/ECE385_Project_Files/Lab6/XinhaoTong Lab6_files/COMP.sv 
# -- Compiling module COMP_5
# -- Compiling module COMP_7
# -- Compiling module COMP_10
# -- Compiling module COMP_11
# 
# Top level modules:
# 	COMP_5
# 	COMP_7
# 	COMP_10
# 	COMP_11
# End time: 21:32:07 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab6/XinhaoTong\ Lab6_files {C:/ECE385_Project_Files/Lab6/XinhaoTong Lab6_files/BEN.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:07 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab6/XinhaoTong Lab6_files" C:/ECE385_Project_Files/Lab6/XinhaoTong Lab6_files/BEN.sv 
# -- Compiling module BEN
# 
# Top level modules:
# 	BEN
# End time: 21:32:07 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab6/XinhaoTong\ Lab6_files {C:/ECE385_Project_Files/Lab6/XinhaoTong Lab6_files/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:07 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab6/XinhaoTong Lab6_files" C:/ECE385_Project_Files/Lab6/XinhaoTong Lab6_files/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:32:07 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab6 {C:/ECE385_Project_Files/Lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:07 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab6" C:/ECE385_Project_Files/Lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:32:07 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab6 {C:/ECE385_Project_Files/Lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:07 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab6" C:/ECE385_Project_Files/Lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 21:32:07 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab6 {C:/ECE385_Project_Files/Lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:07 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab6" C:/ECE385_Project_Files/Lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 21:32:07 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab6 {C:/ECE385_Project_Files/Lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:07 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab6" C:/ECE385_Project_Files/Lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 21:32:07 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab6 {C:/ECE385_Project_Files/Lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:07 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab6" C:/ECE385_Project_Files/Lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 21:32:07 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab6 {C:/ECE385_Project_Files/Lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:07 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab6" C:/ECE385_Project_Files/Lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 21:32:07 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab6 {C:/ECE385_Project_Files/Lab6/REG_FILE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:07 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab6" C:/ECE385_Project_Files/Lab6/REG_FILE.sv 
# -- Compiling module Reg_File
# 
# Top level modules:
# 	Reg_File
# End time: 21:32:07 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab6 {C:/ECE385_Project_Files/Lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:07 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab6" C:/ECE385_Project_Files/Lab6/datapath.sv 
# -- Compiling module datapath
# -- Compiling module register
# -- Compiling module bus_mux
# -- Compiling module mux2
# -- Compiling module mux2_3bit
# -- Compiling module mux4
# 
# Top level modules:
# 	datapath
# End time: 21:32:07 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab6 {C:/ECE385_Project_Files/Lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:07 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab6" C:/ECE385_Project_Files/Lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 21:32:08 on Apr 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab6 {C:/ECE385_Project_Files/Lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:08 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab6" C:/ECE385_Project_Files/Lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 21:32:08 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab6 {C:/ECE385_Project_Files/Lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:08 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab6" C:/ECE385_Project_Files/Lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 21:32:08 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/ECE385_Project_Files/Lab6 {C:/ECE385_Project_Files/Lab6/testbench_week2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:08 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE385_Project_Files/Lab6" C:/ECE385_Project_Files/Lab6/testbench_week2.sv 
# -- Compiling module testbench_week2
# 
# Top level modules:
# 	testbench_week2
# End time: 21:32:08 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench_week2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench_week2 
# Start time: 21:32:08 on Apr 09,2020
# Loading sv_std.std
# Loading work.testbench_week2
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.COMP_5
# Loading work.COMP_7
# Loading work.COMP_10
# Loading work.COMP_11
# Loading work.bus_mux
# Loading work.register
# Loading work.mux2
# Loading work.mux4
# Loading work.ALU
# Loading work.mux2_3bit
# Loading work.Reg_File
# Loading work.NZP
# Loading work.BEN
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 30000 ns
# End time: 23:05:07 on Apr 09,2020, Elapsed time: 1:32:59
# Errors: 0, Warnings: 0
