Fitter report for AMC
Thu Jul 20 10:00:46 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu Jul 20 10:00:46 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; AMC                                         ;
; Top-level Entity Name              ; amc1feb22                                   ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M04SAE144I7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 3,393 / 4,032 ( 84 % )                      ;
;     Total combinational functions  ; 3,051 / 4,032 ( 76 % )                      ;
;     Dedicated logic registers      ; 1,950 / 4,032 ( 48 % )                      ;
; Total registers                    ; 1950                                        ;
; Total pins                         ; 43 / 101 ( 43 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,096 / 193,536 ( 2 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 40 ( 0 % )                              ;
; Total PLLs                         ; 1 / 1 ( 100 % )                             ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 1 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M04SAE144I7G                        ;                                       ;
; Maximum processors allowed for parallel compilation                ; 2                                     ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                                   ; 1.0                                   ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVCMOS                          ;                                       ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                       ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Synchronizer Identification                                        ; Auto                                  ; Off                                   ;
; Enable Beneficial Skew Optimization                                ; On                                    ; Off                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                 ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                        ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                          ;
+--------------+----------------+--------------+--------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To   ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+--------------+---------------+----------------+
; I/O Standard ; amc1feb22      ;              ; *Clock160MHz ; 3.3-V LVCMOS  ; QSF Assignment ;
+--------------+----------------+--------------+--------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5159 ) ; 0.00 % ( 0 / 5159 )        ; 0.00 % ( 0 / 5159 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5159 ) ; 0.00 % ( 0 / 5159 )        ; 0.00 % ( 0 / 5159 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4236 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 220 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 699 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 4 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 3,393 / 4,032 ( 84 % )    ;
;     -- Combinational with no register       ; 1443                      ;
;     -- Register only                        ; 342                       ;
;     -- Combinational with a register        ; 1608                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 2081                      ;
;     -- 3 input functions                    ; 469                       ;
;     -- <=2 input functions                  ; 501                       ;
;     -- Register only                        ; 342                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 2816                      ;
;     -- arithmetic mode                      ; 235                       ;
;                                             ;                           ;
; Total registers*                            ; 1,950 / 4,510 ( 43 % )    ;
;     -- Dedicated logic registers            ; 1,950 / 4,032 ( 48 % )    ;
;     -- I/O registers                        ; 0 / 478 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 252 / 252 ( 100 % )       ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 43 / 101 ( 43 % )         ;
;     -- Clock pins                           ; 3 / 4 ( 75 % )            ;
;     -- Dedicated input pins                 ; 0 / 1 ( 0 % )             ;
;                                             ;                           ;
; M9Ks                                        ; 7 / 21 ( 33 % )           ;
; UFM blocks                                  ; 0 / 1 ( 0 % )             ;
; ADC blocks                                  ; 0 / 1 ( 0 % )             ;
; Total block memory bits                     ; 4,096 / 193,536 ( 2 % )   ;
; Total block memory implementation bits      ; 64,512 / 193,536 ( 33 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 40 ( 0 % )            ;
; PLLs                                        ; 1 / 1 ( 100 % )           ;
; Global signals                              ; 7                         ;
;     -- Global clocks                        ; 7 / 10 ( 70 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; Remote update blocks                        ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 7.2% / 7.2% / 7.1%        ;
; Peak interconnect usage (total/H/V)         ; 15.1% / 15.9% / 15.7%     ;
; Maximum fan-out                             ; 1451                      ;
; Highest non-global fan-out                  ; 259                       ;
; Total fan-out                               ; 16574                     ;
; Average fan-out                             ; 3.06                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                               ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub   ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                ; Low                            ; Low                            ;
;                                             ;                      ;                    ;                                ;                                ;
; Total logic elements                        ; 2767 / 4032 ( 69 % ) ; 154 / 4032 ( 4 % ) ; 472 / 4032 ( 12 % )            ; 0 / 4032 ( 0 % )               ;
;     -- Combinational with no register       ; 1284                 ; 63                 ; 96                             ; 0                              ;
;     -- Register only                        ; 168                  ; 25                 ; 149                            ; 0                              ;
;     -- Combinational with a register        ; 1315                 ; 66                 ; 227                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                    ;                                ;                                ;
;     -- 4 input functions                    ; 1905                 ; 53                 ; 123                            ; 0                              ;
;     -- 3 input functions                    ; 327                  ; 38                 ; 104                            ; 0                              ;
;     -- <=2 input functions                  ; 367                  ; 38                 ; 96                             ; 0                              ;
;     -- Register only                        ; 168                  ; 25                 ; 149                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Logic elements by mode                      ;                      ;                    ;                                ;                                ;
;     -- normal mode                          ; 2442                 ; 121                ; 253                            ; 0                              ;
;     -- arithmetic mode                      ; 157                  ; 8                  ; 70                             ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Total registers                             ; 1483                 ; 91                 ; 376                            ; 0                              ;
;     -- Dedicated logic registers            ; 1483 / 4032 ( 37 % ) ; 91 / 4032 ( 2 % )  ; 376 / 4032 ( 9 % )             ; 0 / 4032 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Total LABs:  partially or completely used   ; 199 / 252 ( 79 % )   ; 13 / 252 ( 5 % )   ; 41 / 252 ( 16 % )              ; 0 / 252 ( 0 % )                ;
;                                             ;                      ;                    ;                                ;                                ;
; Virtual pins                                ; 0                    ; 0                  ; 0                              ; 0                              ;
; I/O pins                                    ; 43                   ; 0                  ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 40 ( 0 % )       ; 0 / 40 ( 0 % )     ; 0 / 40 ( 0 % )                 ; 0 / 40 ( 0 % )                 ;
; Total memory bits                           ; 3584                 ; 0                  ; 512                            ; 0                              ;
; Total RAM block bits                        ; 55296                ; 0                  ; 9216                           ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M9K                                         ; 6 / 21 ( 28 % )      ; 0 / 21 ( 0 % )     ; 1 / 21 ( 4 % )                 ; 0 / 21 ( 0 % )                 ;
; Clock control block                         ; 5 / 12 ( 41 % )      ; 0 / 12 ( 0 % )     ; 0 / 12 ( 0 % )                 ; 3 / 12 ( 25 % )                ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
;                                             ;                      ;                    ;                                ;                                ;
; Connections                                 ;                      ;                    ;                                ;                                ;
;     -- Input Connections                    ; 1349                 ; 134                ; 561                            ; 1                              ;
;     -- Registered Input Connections         ; 1323                 ; 101                ; 406                            ; 0                              ;
;     -- Output Connections                   ; 338                  ; 154                ; 34                             ; 1519                           ;
;     -- Registered Output Connections        ; 0                    ; 154                ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Internal Connections                        ;                      ;                    ;                                ;                                ;
;     -- Total Connections                    ; 13795                ; 868                ; 2395                           ; 1524                           ;
;     -- Registered Connections               ; 7087                 ; 613                ; 1214                           ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; External Connections                        ;                      ;                    ;                                ;                                ;
;     -- Top                                  ; 32                   ; 123                ; 199                            ; 1333                           ;
;     -- sld_hub:auto_hub                     ; 123                  ; 20                 ; 145                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 199                  ; 145                ; 64                             ; 187                            ;
;     -- hard_block:auto_generated_inst       ; 1333                 ; 0                  ; 187                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Partition Interface                         ;                      ;                    ;                                ;                                ;
;     -- Input Ports                          ; 21                   ; 45                 ; 72                             ; 1                              ;
;     -- Output Ports                         ; 10                   ; 62                 ; 17                             ; 2                              ;
;     -- Bidir Ports                          ; 16                   ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Registered Ports                            ;                      ;                    ;                                ;                                ;
;     -- Registered Input Ports               ; 0                    ; 4                  ; 7                              ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 29                 ; 3                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Port Connectivity                           ;                      ;                    ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                  ; 14                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 28                 ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                  ; 18                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                  ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 25                 ; 5                              ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                  ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 30                 ; 19                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 29                 ; 5                              ; 0                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; /BLS0      ; 47    ; 3        ; 11           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; /BLS1      ; 50    ; 3        ; 11           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; /CS2       ; 54    ; 3        ; 13           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; /OE        ; 52    ; 3        ; 11           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; /SCC_RST   ; 57    ; 3        ; 17           ; 0            ; 28           ; 169                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; /WE        ; 55    ; 3        ; 15           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; A[1]       ; 38    ; 3        ; 3            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; A[2]       ; 39    ; 3        ; 3            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; A[3]       ; 41    ; 3        ; 6            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; A[4]       ; 43    ; 3        ; 6            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; A[5]       ; 44    ; 3        ; 9            ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; A[6]       ; 45    ; 3        ; 9            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; A[7]       ; 46    ; 3        ; 9            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; CLK0       ; 27    ; 2        ; 0            ; 7            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; CLK1       ; 29    ; 2        ; 0            ; 6            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; CLK2       ; 88    ; 6        ; 31           ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; RXDA       ; 84    ; 5        ; 31           ; 6            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; pin_124_in ; 124   ; 8        ; 11           ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; /EINT2        ; 56    ; 3        ; 15           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; /Ready        ; 120   ; 8        ; 15           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TXDA          ; 87    ; 5        ; 31           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pin_111_out   ; 111   ; 7        ; 29           ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pin_127_out   ; 127   ; 8        ; 11           ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pin_136_out   ; 136   ; 8        ; 3            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pin_138_out   ; 138   ; 8        ; 3            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pin_98_out    ; 98    ; 6        ; 31           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sig_clk160mhz ; 33    ; 2        ; 0            ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                              ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------+
; D[0]  ; 58    ; 3        ; 17           ; 0            ; 21           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU_Interafce:inst2|Data_inout[0]~en (inverted)  ;
; D[10] ; 74    ; 5        ; 31           ; 1            ; 7            ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU_Interafce:inst2|Data_inout[10]~en (inverted) ;
; D[11] ; 77    ; 5        ; 31           ; 1            ; 14           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU_Interafce:inst2|Data_inout[11]~en (inverted) ;
; D[12] ; 76    ; 5        ; 31           ; 1            ; 0            ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU_Interafce:inst2|Data_inout[12]~en (inverted) ;
; D[13] ; 79    ; 5        ; 31           ; 4            ; 21           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU_Interafce:inst2|Data_inout[13]~en (inverted) ;
; D[14] ; 78    ; 5        ; 31           ; 4            ; 7            ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU_Interafce:inst2|Data_inout[14]~en (inverted) ;
; D[15] ; 81    ; 5        ; 31           ; 4            ; 14           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU_Interafce:inst2|Data_inout[15]~en (inverted) ;
; D[1]  ; 59    ; 3        ; 17           ; 0            ; 0            ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU_Interafce:inst2|Data_inout[1]~en (inverted)  ;
; D[2]  ; 60    ; 3        ; 19           ; 0            ; 28           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU_Interafce:inst2|Data_inout[2]~en (inverted)  ;
; D[3]  ; 62    ; 4        ; 22           ; 0            ; 7            ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU_Interafce:inst2|Data_inout[3]~en (inverted)  ;
; D[4]  ; 64    ; 4        ; 27           ; 0            ; 28           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU_Interafce:inst2|Data_inout[4]~en (inverted)  ;
; D[5]  ; 65    ; 4        ; 27           ; 0            ; 21           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU_Interafce:inst2|Data_inout[5]~en (inverted)  ;
; D[6]  ; 66    ; 4        ; 27           ; 0            ; 0            ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU_Interafce:inst2|Data_inout[6]~en (inverted)  ;
; D[7]  ; 69    ; 4        ; 29           ; 0            ; 7            ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU_Interafce:inst2|Data_inout[7]~en (inverted)  ;
; D[8]  ; 70    ; 4        ; 29           ; 0            ; 0            ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU_Interafce:inst2|Data_inout[8]~en (inverted)  ;
; D[9]  ; 75    ; 5        ; 31           ; 1            ; 21           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; CPU_Interafce:inst2|Data_inout[9]~en (inverted)  ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; 16       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; 18       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; 19       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; 20       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; 136      ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Use as regular IO              ; pin_136_out         ; Dual Purpose Pin ;
; 138      ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Use as regular IO              ; pin_138_out         ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 0 / 8 ( 0 % )    ; 3.3V          ; --           ;
; 1B       ; 4 / 10 ( 40 % )  ; 3.3V          ; --           ;
; 2        ; 3 / 7 ( 43 % )   ; 3.3V          ; --           ;
; 3        ; 17 / 18 ( 94 % ) ; 3.3V          ; --           ;
; 4        ; 6 / 7 ( 86 % )   ; 3.3V          ; --           ;
; 5        ; 9 / 12 ( 75 % )  ; 3.3V          ; --           ;
; 6        ; 2 / 15 ( 13 % )  ; 3.3V          ; --           ;
; 7        ; 1 / 7 ( 14 % )   ; 3.3V          ; --           ;
; 8        ; 5 / 17 ( 29 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                         ;
+----------+------------+----------+---------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard          ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; 1        ;            ; --       ; VCC_ONE                         ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 2        ;            ; --       ; VCCA6                           ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 3        ;            ;          ; ANAIN1                          ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; REFGND                          ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; ADC_VREF                        ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 6        ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 7        ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 8        ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 9        ;            ; 1A       ; VCCIO1A                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 10       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 13       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 14       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 15       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 16       ; 20         ; 1B       ; altera_reserved_tms             ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; 17       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 18       ; 22         ; 1B       ; altera_reserved_tck             ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; 19       ; 24         ; 1B       ; altera_reserved_tdi             ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; 20       ; 26         ; 1B       ; altera_reserved_tdo             ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; 21       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 22       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 23       ;            ; 1B       ; VCCIO1B                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 24       ; 32         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 25       ; 34         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 26       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 27       ; 38         ; 2        ; CLK0                            ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 28       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 29       ; 42         ; 2        ; CLK1                            ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 30       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 31       ;            ; 2        ; VCCIO2                          ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 32       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 58         ; 2        ; sig_clk160mhz                   ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; N               ; no       ; Off          ;
; 34       ;            ; --       ; VCCA2                           ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                           ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 36       ;            ; --       ; VCC_ONE                         ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 37       ;            ; --       ; VCC_ONE                         ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 38       ; 60         ; 3        ; A[1]                            ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 62         ; 3        ; A[2]                            ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                          ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 41       ; 64         ; 3        ; A[3]                            ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 42       ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 43       ; 66         ; 3        ; A[4]                            ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 68         ; 3        ; A[5]                            ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 45       ; 70         ; 3        ; A[6]                            ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 46       ; 72         ; 3        ; A[7]                            ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 47       ; 74         ; 3        ; /BLS0                           ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; On           ;
; 48       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 49       ;            ; 3        ; VCCIO3                          ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 50       ; 76         ; 3        ; /BLS1                           ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; On           ;
; 51       ;            ; --       ; VCC_ONE                         ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 52       ; 78         ; 3        ; /OE                             ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; On           ;
; 53       ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 54       ; 80         ; 3        ; /CS2                            ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 84         ; 3        ; /WE                             ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; On           ;
; 56       ; 86         ; 3        ; /EINT2                          ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 57       ; 88         ; 3        ; /SCC_RST                        ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 58       ; 90         ; 3        ; D[0]                            ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 92         ; 3        ; D[1]                            ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 94         ; 3        ; D[2]                            ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 61       ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 62       ; 102        ; 4        ; D[3]                            ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 63       ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 64       ; 108        ; 4        ; D[4]                            ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 110        ; 4        ; D[5]                            ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 112        ; 4        ; D[6]                            ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 67       ;            ; 4        ; VCCIO4                          ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 68       ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 69       ; 116        ; 4        ; D[7]                            ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 118        ; 4        ; D[8]                            ; bidir  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 71       ;            ; --       ; VCCA5                           ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 72       ;            ; --       ; VCC_ONE                         ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 73       ;            ; --       ; VCC_ONE                         ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 74       ; 121        ; 5        ; D[10]                           ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 120        ; 5        ; D[9]                            ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 123        ; 5        ; D[12]                           ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 122        ; 5        ; D[11]                           ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ; 133        ; 5        ; D[14]                           ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 79       ; 132        ; 5        ; D[13]                           ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 80       ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 81       ; 134        ; 5        ; D[15]                           ; bidir  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 82       ;            ; 5        ; VCCIO5                          ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 83       ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 84       ; 141        ; 5        ; RXDA                            ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 142        ; 5        ; TXDA                            ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 148        ; 6        ; CLK2                            ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 150        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 90       ; 152        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 91       ; 154        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 92       ; 156        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 93       ; 158        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 94       ;            ; 6        ; VCCIO6                          ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 96       ; 172        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 97       ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 98       ; 174        ; 6        ; pin_98_out                      ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 176        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 177        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 178        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 102      ; 179        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 103      ;            ; 6        ; VCCIO6                          ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 104      ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 105      ; 188        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 106      ; 190        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA3                           ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 108      ;            ; --       ; VCC_ONE                         ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 109      ;            ; --       ; VCC_ONE                         ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 110      ; 192        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 111      ; 194        ; 7        ; pin_111_out                     ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 113      ; 202        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 114      ; 204        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 115      ;            ; --       ; VCC_ONE                         ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                          ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 118      ; 212        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 119      ; 214        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 120      ; 224        ; 8        ; /Ready                          ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 122      ; 228        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 123      ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 124      ; 233        ; 8        ; pin_124_in                      ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 125      ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 126      ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 127      ; 235        ; 8        ; pin_127_out                     ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 128      ;            ; 8        ; VCCIO8                          ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 129      ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 130      ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 131      ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 132      ; 240        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 133      ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 134      ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 135      ; 243        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 136      ; 244        ; 8        ; pin_136_out                     ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 137      ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 138      ; 246        ; 8        ; pin_138_out                     ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                          ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 140      ; 248        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 141      ; 250        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 142      ;            ;          ; GND                             ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 143      ;            ; --       ; VCCA4                           ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 144      ;            ; --       ; VCC_ONE                         ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1                                                                                                                                                                                                                                ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; inst1|pll1|altpll_component|auto_generated|pll1                                                                                                                                                                                                                                                                        ;
; PLL mode                      ; Source Synchronous                                                                                                                                                                                                                                                                                                     ;
; Compensate clock              ; clock0                                                                                                                                                                                                                                                                                                                 ;
; Compensated input/output pins ; D[15], D[15], D[14], D[14], D[13], D[13], D[12], D[12], D[11], D[11], D[10], D[10], D[9], D[9], D[8], D[8], D[7], D[7], D[6], D[6], D[5], D[5], D[4], D[4], D[3], D[3], D[2], D[2], D[1], D[1], D[0], D[0], RXDA, D[15], D[14], D[13], D[12], D[11], D[10], D[9], D[8], D[7], D[6], D[5], D[4], D[3], D[2], D[1], D[0] ;
; Switchover type               ; --                                                                                                                                                                                                                                                                                                                     ;
; Input frequency 0             ; 33.0 MHz                                                                                                                                                                                                                                                                                                               ;
; Input frequency 1             ; --                                                                                                                                                                                                                                                                                                                     ;
; Nominal PFD frequency         ; 33.0 MHz                                                                                                                                                                                                                                                                                                               ;
; Nominal VCO frequency         ; 528.0 MHz                                                                                                                                                                                                                                                                                                              ;
; VCO post scale K counter      ; 2                                                                                                                                                                                                                                                                                                                      ;
; VCO frequency control         ; Auto                                                                                                                                                                                                                                                                                                                   ;
; VCO phase shift step          ; 236 ps                                                                                                                                                                                                                                                                                                                 ;
; VCO multiply                  ; --                                                                                                                                                                                                                                                                                                                     ;
; VCO divide                    ; --                                                                                                                                                                                                                                                                                                                     ;
; Freq min lock                 ; 18.75 MHz                                                                                                                                                                                                                                                                                                              ;
; Freq max lock                 ; 40.64 MHz                                                                                                                                                                                                                                                                                                              ;
; M VCO Tap                     ; 0                                                                                                                                                                                                                                                                                                                      ;
; M Initial                     ; 1                                                                                                                                                                                                                                                                                                                      ;
; M value                       ; 16                                                                                                                                                                                                                                                                                                                     ;
; N value                       ; 1                                                                                                                                                                                                                                                                                                                      ;
; Charge pump current           ; setting 1                                                                                                                                                                                                                                                                                                              ;
; Loop filter resistance        ; setting 27                                                                                                                                                                                                                                                                                                             ;
; Loop filter capacitance       ; setting 0                                                                                                                                                                                                                                                                                                              ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                                                                                                                                                                                                                                     ;
; Bandwidth type                ; Medium                                                                                                                                                                                                                                                                                                                 ;
; Real time reconfigurable      ; Off                                                                                                                                                                                                                                                                                                                    ;
; Scan chain MIF file           ; --                                                                                                                                                                                                                                                                                                                     ;
; Preserve PLL counter order    ; Off                                                                                                                                                                                                                                                                                                                    ;
; PLL location                  ; PLL_1                                                                                                                                                                                                                                                                                                                  ;
; Inclk0 signal                 ; CLK0                                                                                                                                                                                                                                                                                                                   ;
; Inclk1 signal                 ; --                                                                                                                                                                                                                                                                                                                     ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                                                                                                                                                                                                                          ;
; Inclk1 signal type            ; --                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------+
; Name                                                                                                           ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                           ;
+----------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------+
; Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|wire_pll1_clk[0]            ; clock0       ; 4    ; 1   ; 132.0 MHz        ; 0 (0 ps)    ; 11.25 (236 ps)   ; 50/50      ; C0      ; 4             ; 2/2 Even     ; --            ; 1       ; 0       ; inst1|pll1|altpll_component|auto_generated|pll1|clk[0] ;
; Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|wire_pll1_clk[1]            ; clock1       ; 1    ; 48  ; 0.69 MHz         ; 0 (0 ps)    ; 0.12 (236 ps)    ; 50/50      ; C2      ; 384           ; 192/192 Even ; C1            ; 1       ; 0       ; inst1|pll1|altpll_component|auto_generated|pll1|clk[1] ;
; Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|wire_pll1_clk[1]~cascade_in ; --           ; --   ; --  ; --               ; --          ; --               ; --         ; C1      ; 2             ; 1/1 Even     ; --            ; 1       ; 0       ;                                                        ;
+----------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------+


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+---------------+-----------------------------+
; Pin Name      ; Reason                      ;
+---------------+-----------------------------+
; TXDA          ; Missing drive strength      ;
; sig_clk160mhz ; Missing drive strength      ;
; /EINT2        ; Missing drive strength      ;
; pin_127_out   ; Missing drive strength      ;
; /Ready        ; Missing drive strength      ;
; pin_136_out   ; Missing drive strength      ;
; pin_138_out   ; Missing drive strength      ;
; pin_98_out    ; Missing drive strength      ;
; pin_111_out   ; Missing drive strength      ;
; D[15]         ; Missing drive strength      ;
; D[14]         ; Missing drive strength      ;
; D[13]         ; Missing drive strength      ;
; D[12]         ; Missing drive strength      ;
; D[11]         ; Missing drive strength      ;
; D[10]         ; Missing drive strength      ;
; D[9]          ; Missing drive strength      ;
; D[8]          ; Missing drive strength      ;
; D[7]          ; Missing drive strength      ;
; D[6]          ; Missing drive strength      ;
; D[5]          ; Missing drive strength      ;
; D[4]          ; Missing drive strength      ;
; D[3]          ; Missing drive strength      ;
; D[2]          ; Missing drive strength      ;
; D[1]          ; Missing drive strength      ;
; D[0]          ; Missing drive strength      ;
; sig_clk160mhz ; Missing location assignment ;
+---------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |amc1feb22                                                                                                                              ; 3393 (1)    ; 1950 (0)                  ; 0 (0)         ; 4096        ; 7    ; 1          ; 0            ; 0       ; 0         ; 43   ; 0            ; 1443 (1)     ; 342 (0)           ; 1608 (0)         ; 0          ; |amc1feb22                                                                                                                                                                                                                                                                                                                                            ; amc1feb22                         ; work         ;
;    |CPU_Interafce:inst2|                                                                                                                ; 2766 (2301) ; 1483 (1122)               ; 0 (0)         ; 3584        ; 6    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1283 (1178)  ; 168 (69)          ; 1315 (1062)      ; 0          ; |amc1feb22|CPU_Interafce:inst2                                                                                                                                                                                                                                                                                                                        ; CPU_Interafce                     ; work         ;
;       |Rxa_fifo:rx_afifoh|                                                                                                              ; 43 (0)      ; 25 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 25 (0)           ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh                                                                                                                                                                                                                                                                                                     ; Rxa_fifo                          ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 43 (0)      ; 25 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 25 (0)           ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component                                                                                                                                                                                                                                                                             ; scfifo                            ; work         ;
;             |scfifo_kl21:auto_generated|                                                                                                ; 43 (0)      ; 25 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 25 (0)           ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated                                                                                                                                                                                                                                                  ; scfifo_kl21                       ; work         ;
;                |a_dpfifo_7d21:dpfifo|                                                                                                   ; 43 (26)     ; 25 (11)                   ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (15)      ; 0 (0)             ; 25 (11)          ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo                                                                                                                                                                                                                             ; a_dpfifo_7d21                     ; work         ;
;                   |altsyncram_j1b1:FIFOram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram                                                                                                                                                                                                     ; altsyncram_j1b1                   ; work         ;
;                   |cntr_0l6:usedw_counter|                                                                                              ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_0l6:usedw_counter                                                                                                                                                                                                      ; cntr_0l6                          ; work         ;
;                   |cntr_jka:rd_ptr_msb|                                                                                                 ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_jka:rd_ptr_msb                                                                                                                                                                                                         ; cntr_jka                          ; work         ;
;                   |cntr_kka:wr_ptr|                                                                                                     ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_kka:wr_ptr                                                                                                                                                                                                             ; cntr_kka                          ; work         ;
;       |Rxa_fifo:rx_afifol|                                                                                                              ; 43 (0)      ; 25 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 25 (0)           ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol                                                                                                                                                                                                                                                                                                     ; Rxa_fifo                          ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 43 (0)      ; 25 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 25 (0)           ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component                                                                                                                                                                                                                                                                             ; scfifo                            ; work         ;
;             |scfifo_kl21:auto_generated|                                                                                                ; 43 (0)      ; 25 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 25 (0)           ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated                                                                                                                                                                                                                                                  ; scfifo_kl21                       ; work         ;
;                |a_dpfifo_7d21:dpfifo|                                                                                                   ; 43 (26)     ; 25 (11)                   ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (15)      ; 0 (0)             ; 25 (11)          ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo                                                                                                                                                                                                                             ; a_dpfifo_7d21                     ; work         ;
;                   |altsyncram_j1b1:FIFOram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram                                                                                                                                                                                                     ; altsyncram_j1b1                   ; work         ;
;                   |cntr_0l6:usedw_counter|                                                                                              ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_0l6:usedw_counter                                                                                                                                                                                                      ; cntr_0l6                          ; work         ;
;                   |cntr_jka:rd_ptr_msb|                                                                                                 ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_jka:rd_ptr_msb                                                                                                                                                                                                         ; cntr_jka                          ; work         ;
;                   |cntr_kka:wr_ptr|                                                                                                     ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_kka:wr_ptr                                                                                                                                                                                                             ; cntr_kka                          ; work         ;
;       |SC_HDLC_top:x1|                                                                                                                  ; 164 (0)     ; 146 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 52 (0)            ; 94 (0)           ; 0          ; |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1                                                                                                                                                                                                                                                                                                         ; SC_HDLC_top                       ; work         ;
;          |HDLC_RECEIVE:RX|                                                                                                              ; 86 (86)     ; 79 (79)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 32 (32)           ; 47 (47)          ; 0          ; |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX                                                                                                                                                                                                                                                                                         ; HDLC_RECEIVE                      ; work         ;
;          |HDLC_TRANSMIT:TX|                                                                                                             ; 78 (78)     ; 67 (67)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 20 (20)           ; 47 (47)          ; 0          ; |amc1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX                                                                                                                                                                                                                                                                                        ; HDLC_TRANSMIT                     ; work         ;
;       |altsyncram:txfifo_degubmem_rtl_0|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0                                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;          |altsyncram_08g1:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0|altsyncram_08g1:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_08g1                   ; work         ;
;       |cdr_fifo:dcfifo_component|                                                                                                       ; 157 (0)     ; 130 (0)                   ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 47 (0)            ; 84 (0)           ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component                                                                                                                                                                                                                                                                                              ; cdr_fifo                          ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 157 (0)     ; 130 (0)                   ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 47 (0)            ; 84 (0)           ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                      ; dcfifo                            ; work         ;
;             |dcfifo_o8k1:auto_generated|                                                                                                ; 157 (55)    ; 130 (44)                  ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (4)       ; 47 (30)           ; 84 (12)          ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated                                                                                                                                                                                                                                           ; dcfifo_o8k1                       ; work         ;
;                |a_gray2bin_ssa:rdptr_g_gray2bin|                                                                                        ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_gray2bin_ssa:rdptr_g_gray2bin                                                                                                                                                                                                           ; a_gray2bin_ssa                    ; work         ;
;                |a_gray2bin_ssa:rs_dgwp_gray2bin|                                                                                        ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_gray2bin_ssa:rs_dgwp_gray2bin                                                                                                                                                                                                           ; a_gray2bin_ssa                    ; work         ;
;                |a_graycounter_nvb:wrptr_g1p|                                                                                            ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_nvb:wrptr_g1p                                                                                                                                                                                                               ; a_graycounter_nvb                 ; work         ;
;                |a_graycounter_rh6:rdptr_g1p|                                                                                            ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 17 (17)          ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_rh6:rdptr_g1p                                                                                                                                                                                                               ; a_graycounter_rh6                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 8 (0)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                                ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 8 (8)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                                          ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 15 (0)           ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                                                ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 15 (15)          ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                                          ; dffpipe_qe9                       ; work         ;
;                |altsyncram_pv31:fifo_ram|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|altsyncram_pv31:fifo_ram                                                                                                                                                                                                                  ; altsyncram_pv31                   ; work         ;
;                |cmpr_1h5:rdempty_eq_comp1_lsb|                                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|cmpr_1h5:rdempty_eq_comp1_lsb                                                                                                                                                                                                             ; cmpr_1h5                          ; work         ;
;                |cmpr_1h5:rdempty_eq_comp1_msb|                                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|cmpr_1h5:rdempty_eq_comp1_msb                                                                                                                                                                                                             ; cmpr_1h5                          ; work         ;
;                |cmpr_di5:rdfull_eq_comp|                                                                                                ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|cmpr_di5:rdfull_eq_comp                                                                                                                                                                                                                   ; cmpr_di5                          ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                                        ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                                        ; dffpipe_oe9                       ; work         ;
;                |mux_9d7:rdemp_eq_comp_lsb_mux|                                                                                          ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                             ; mux_9d7                           ; work         ;
;                |mux_9d7:rdemp_eq_comp_msb_mux|                                                                                          ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|mux_9d7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                             ; mux_9d7                           ; work         ;
;                |mux_9d7:wrfull_eq_comp_lsb_mux|                                                                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|mux_9d7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                            ; mux_9d7                           ; work         ;
;                |mux_9d7:wrfull_eq_comp_msb_mux|                                                                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|mux_9d7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                            ; mux_9d7                           ; work         ;
;       |lvds_ip:lvds_ip_inst|                                                                                                            ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|lvds_ip:lvds_ip_inst                                                                                                                                                                                                                                                                                                   ; lvds_ip                           ; lvds_ip      ;
;          |lvds_ip_0002:lvds_ip_inst|                                                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|lvds_ip:lvds_ip_inst|lvds_ip_0002:lvds_ip_inst                                                                                                                                                                                                                                                                         ; lvds_ip_0002                      ; lvds_ip      ;
;       |tx_fifo:tx_afifoh|                                                                                                               ; 30 (0)      ; 17 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 17 (0)           ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh                                                                                                                                                                                                                                                                                                      ; tx_fifo                           ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 30 (0)      ; 17 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 17 (0)           ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component                                                                                                                                                                                                                                                                              ; scfifo                            ; work         ;
;             |scfifo_io21:auto_generated|                                                                                                ; 30 (0)      ; 17 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 17 (0)           ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated                                                                                                                                                                                                                                                   ; scfifo_io21                       ; work         ;
;                |a_dpfifo_5g21:dpfifo|                                                                                                   ; 30 (7)      ; 17 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (7)       ; 0 (0)             ; 17 (0)           ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_5g21                     ; work         ;
;                   |a_fefifo_56f:fifo_state|                                                                                             ; 12 (6)      ; 7 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 0 (0)             ; 7 (2)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|a_fefifo_56f:fifo_state                                                                                                                                                                                                      ; a_fefifo_56f                      ; work         ;
;                      |cntr_237:count_usedw|                                                                                             ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|a_fefifo_56f:fifo_state|cntr_237:count_usedw                                                                                                                                                                                 ; cntr_237                          ; work         ;
;                   |altsyncram_srl1:FIFOram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram                                                                                                                                                                                                      ; altsyncram_srl1                   ; work         ;
;                   |cntr_m2b:rd_ptr_count|                                                                                               ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:rd_ptr_count                                                                                                                                                                                                        ; cntr_m2b                          ; work         ;
;                   |cntr_m2b:wr_ptr|                                                                                                     ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:wr_ptr                                                                                                                                                                                                              ; cntr_m2b                          ; work         ;
;       |tx_fifo:tx_afifol|                                                                                                               ; 29 (0)      ; 17 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 17 (0)           ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol                                                                                                                                                                                                                                                                                                      ; tx_fifo                           ; work         ;
;          |scfifo:scfifo_component|                                                                                                      ; 29 (0)      ; 17 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 17 (0)           ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component                                                                                                                                                                                                                                                                              ; scfifo                            ; work         ;
;             |scfifo_io21:auto_generated|                                                                                                ; 29 (0)      ; 17 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 17 (0)           ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated                                                                                                                                                                                                                                                   ; scfifo_io21                       ; work         ;
;                |a_dpfifo_5g21:dpfifo|                                                                                                   ; 29 (6)      ; 17 (0)                    ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (6)       ; 0 (0)             ; 17 (0)           ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_5g21                     ; work         ;
;                   |a_fefifo_56f:fifo_state|                                                                                             ; 12 (6)      ; 7 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 0 (0)             ; 7 (2)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|a_fefifo_56f:fifo_state                                                                                                                                                                                                      ; a_fefifo_56f                      ; work         ;
;                      |cntr_237:count_usedw|                                                                                             ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|a_fefifo_56f:fifo_state|cntr_237:count_usedw                                                                                                                                                                                 ; cntr_237                          ; work         ;
;                   |altsyncram_srl1:FIFOram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram                                                                                                                                                                                                      ; altsyncram_srl1                   ; work         ;
;                   |cntr_m2b:rd_ptr_count|                                                                                               ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:rd_ptr_count                                                                                                                                                                                                        ; cntr_m2b                          ; work         ;
;                   |cntr_m2b:wr_ptr|                                                                                                     ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 0          ; |amc1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:wr_ptr                                                                                                                                                                                                              ; cntr_m2b                          ; work         ;
;    |Clock:inst1|                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |amc1feb22|Clock:inst1                                                                                                                                                                                                                                                                                                                                ; Clock                             ; work         ;
;       |PLL88a160:pll1|                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |amc1feb22|Clock:inst1|PLL88a160:pll1                                                                                                                                                                                                                                                                                                                 ; PLL88a160                         ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |amc1feb22|Clock:inst1|PLL88a160:pll1|altpll:altpll_component                                                                                                                                                                                                                                                                                         ; altpll                            ; work         ;
;             |PLL88a160_altpll:auto_generated|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |amc1feb22|Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated                                                                                                                                                                                                                                                         ; PLL88a160_altpll                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 154 (1)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (1)       ; 25 (0)            ; 66 (0)           ; 0          ; |amc1feb22|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 153 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 25 (0)            ; 66 (0)           ; 0          ; |amc1feb22|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 153 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 25 (0)            ; 66 (0)           ; 0          ; |amc1feb22|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 153 (6)     ; 91 (5)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (1)       ; 25 (4)            ; 66 (0)           ; 0          ; |amc1feb22|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 21 (0)            ; 66 (0)           ; 0          ; |amc1feb22|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (105)   ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (46)      ; 21 (20)           ; 66 (41)          ; 0          ; |amc1feb22|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; 0          ; |amc1feb22|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 18 (18)          ; 0          ; |amc1feb22|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 472 (4)     ; 376 (2)                   ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (2)       ; 149 (2)           ; 227 (0)          ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 468 (0)     ; 374 (0)                   ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (0)       ; 147 (0)           ; 227 (0)          ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 468 (156)   ; 374 (125)                 ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (33)      ; 147 (62)          ; 227 (58)         ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 60 (58)     ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (39)           ; 21 (0)           ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (0)           ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_m7c:auto_generated|                                                                                              ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (19)          ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_m7c:auto_generated                                                                                                                              ; mux_m7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_cc14:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated                                                                                                                                                 ; altsyncram_cc14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 98 (98)     ; 63 (63)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 24 (24)           ; 49 (49)          ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 31 (2)      ; 28 (1)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 21 (0)            ; 8 (0)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 11 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 7 (0)             ; 3 (0)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 0 (0)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 3 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 1 (0)             ; 1 (0)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:1:trigger_match|                                                                      ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 15 (5)      ; 13 (3)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 5 (5)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 63 (5)      ; 53 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (5)       ; 0 (0)             ; 53 (0)           ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_7hi:auto_generated|                                                                                             ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7hi:auto_generated                                                                                      ; cntr_7hi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_9rh:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_9rh:auto_generated                                                                            ; cntr_9rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 4 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (19)          ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (19)          ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 31 (31)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 8 (8)            ; 0          ; |amc1feb22|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; TXDA          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLK2          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; sig_clk160mhz ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pin_124_in    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; /EINT2        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pin_127_out   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; /Ready        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pin_136_out   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pin_138_out   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pin_98_out    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; pin_111_out   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLK1          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; D[15]         ; Bidir    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; D[14]         ; Bidir    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; D[13]         ; Bidir    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; D[12]         ; Bidir    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; D[11]         ; Bidir    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; D[10]         ; Bidir    ; (6) 815 ps    ; --            ; --                    ; --  ; --   ;
; D[9]          ; Bidir    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; D[8]          ; Bidir    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; D[7]          ; Bidir    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; D[6]          ; Bidir    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; D[5]          ; Bidir    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; D[4]          ; Bidir    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; D[3]          ; Bidir    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; D[2]          ; Bidir    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; D[1]          ; Bidir    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; D[0]          ; Bidir    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; /SCC_RST      ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; CLK0          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; A[5]          ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; A[1]          ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; A[6]          ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; A[7]          ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; A[3]          ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; A[4]          ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; /OE           ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; /CS2          ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; /WE           ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; A[2]          ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; /BLS1         ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; /BLS0         ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; RXDA          ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                      ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLK2                                                                                                                                     ;                   ;         ;
; pin_124_in                                                                                                                               ;                   ;         ;
; CLK1                                                                                                                                     ;                   ;         ;
; D[15]                                                                                                                                    ;                   ;         ;
;      - CPU_Interafce:inst2|sig_debug_4[7]                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_2[7]                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR1~7                                                                                                   ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR0H~4                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CMDRH~7                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_wdata[15]~feeder                                                                                  ; 0                 ; 6       ;
; D[14]                                                                                                                                    ;                   ;         ;
;      - CPU_Interafce:inst2|sig_debug_2[6]                                                                                                ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_wdata[14]                                                                                         ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR1~9                                                                                                   ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR0H~6                                                                                                  ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_4[6]~feeder                                                                                         ; 1                 ; 6       ;
; D[13]                                                                                                                                    ;                   ;         ;
;      - CPU_Interafce:inst2|sig_debug_2[5]                                                                                                ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR1~10                                                                                                  ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR0H~7                                                                                                  ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_4[5]~feeder                                                                                         ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_wdata[13]~feeder                                                                                  ; 1                 ; 6       ;
; D[12]                                                                                                                                    ;                   ;         ;
;      - CPU_Interafce:inst2|sig_debug_4[4]                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_2[4]                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR1~11                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR0H~8                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_wdata[12]~feeder                                                                                  ; 0                 ; 6       ;
; D[11]                                                                                                                                    ;                   ;         ;
;      - CPU_Interafce:inst2|sig_debug_4[3]                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_2[3]                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_wdata[11]                                                                                         ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR2H~9                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR1~12                                                                                                  ; 0                 ; 6       ;
; D[10]                                                                                                                                    ;                   ;         ;
;      - CPU_Interafce:inst2|sig_debug_4[2]                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_2[2]                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR1H~7                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR1~13                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_wdata[10]~feeder                                                                                  ; 0                 ; 6       ;
; D[9]                                                                                                                                     ;                   ;         ;
;      - CPU_Interafce:inst2|sig_debug_2[1]                                                                                                ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_4[1]                                                                                                ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR2H~10                                                                                                 ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR1~14                                                                                                  ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_wdata[9]~feeder                                                                                   ; 1                 ; 6       ;
; D[8]                                                                                                                                     ;                   ;         ;
;      - CPU_Interafce:inst2|regG_MODE~6                                                                                                   ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_2[0]                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_4[0]                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR2H~11                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CMDRH~11                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_wdata[8]~feeder                                                                                   ; 0                 ; 6       ;
; D[7]                                                                                                                                     ;                   ;         ;
;      - CPU_Interafce:inst2|sig_debug_3[7]                                                                                                ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_1[7]                                                                                                ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR0~10                                                                                                  ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CMDRL~8                                                                                                  ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_wdata[7]~feeder                                                                                   ; 1                 ; 6       ;
; D[6]                                                                                                                                     ;                   ;         ;
;      - CPU_Interafce:inst2|sig_debug_3[6]                                                                                                ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_1[6]                                                                                                ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_wdata[6]                                                                                          ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR0~12                                                                                                  ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CMDRL~11                                                                                                 ; 1                 ; 6       ;
; D[5]                                                                                                                                     ;                   ;         ;
;      - CPU_Interafce:inst2|sig_debug_3[5]                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_1[5]                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CMDRL~12                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR0~13                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_wdata[5]~feeder                                                                                   ; 0                 ; 6       ;
; D[4]                                                                                                                                     ;                   ;         ;
;      - CPU_Interafce:inst2|sig_debug_1[4]                                                                                                ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CMDRL~13                                                                                                 ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR0~14                                                                                                  ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_3[4]~feeder                                                                                         ; 1                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_wdata[4]~feeder                                                                                   ; 1                 ; 6       ;
; D[3]                                                                                                                                     ;                   ;         ;
;      - CPU_Interafce:inst2|sig_debug_3[3]                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_1[3]                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_wdata[3]                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR0L~10                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR0~15                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CMDRL~14                                                                                                 ; 0                 ; 6       ;
; D[2]                                                                                                                                     ;                   ;         ;
;      - CPU_Interafce:inst2|sig_debug_3[2]                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_1[2]                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR0~16                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR0L~11                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CMDRL~16                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_wdata[2]~feeder                                                                                   ; 0                 ; 6       ;
; D[1]                                                                                                                                     ;                   ;         ;
;      - CPU_Interafce:inst2|sig_debug_3[1]                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_1[1]                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CMDRL~17                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR2~2                                                                                                   ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_wdata[1]~feeder                                                                                   ; 0                 ; 6       ;
; D[0]                                                                                                                                     ;                   ;         ;
;      - CPU_Interafce:inst2|regG_CMDR~1                                                                                                   ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_3[0]                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_1[0]                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR2~6                                                                                                   ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CMDRL~18                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_wdata[0]                                                                                          ; 0                 ; 6       ;
; /SCC_RST                                                                                                                                 ;                   ;         ;
;      - CPU_Interafce:inst2|Int_n_out~0                                                                                                   ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|rx_acounter~8                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|pin_111_out~0                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regG_MODE~6                                                                                                   ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regG_MODE~8                                                                                                   ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_aRxData8~0                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_aRxData7~0                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_Addr_A7A0~0                                                                                               ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_Addr_A7A0~1                                                                                               ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_Addr_A7A0~2                                                                                               ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_Addr_A7A0~3                                                                                               ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_Addr_A7A0~4                                                                                               ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_Addr_A7A0~5                                                                                               ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_Read_ENn_in~0                                                                                             ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_Cs_n_in~0                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_Write_ENn_in~0                                                                                            ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_Addr_A7A0~6                                                                                               ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_Bhe_n_in~0                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|cdr_fifo_wr~0                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_sfifo_rst~0                                                                                               ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|rx_acounter~25                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_aRxData6~0                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_1[0]~0                                                                                              ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|intstatus_anxt~11                                                                                             ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_Addr_A7A0~7                                                                                               ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_aRxData2~0                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_aRxData1~0                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_10~8                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_9[4]~8                                                                                              ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_12[7]~21                                                                                            ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR1~7                                                                                                   ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR1~8                                                                                                   ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR0H~4                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR2H~8                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata2~0                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR0H~5                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_10~9                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR1~9                                                                                                   ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR0H~6                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR3H~5                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata2~1                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_10~10                                                                                               ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR1~10                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR0H~7                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|tx_allinta_nxt~7                                                                                              ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata2~2                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_10~11                                                                                               ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR1~11                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR0H~8                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata2~3                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_10~12                                                                                               ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR2H~9                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR1~12                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata2~4                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_10~13                                                                                               ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR1H~7                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR1~13                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata2~5                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR2H~10                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_10~14                                                                                               ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_14~0                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR1~14                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata2~6                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR2H~11                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_10~15                                                                                               ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_14~1                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_12[0]~22                                                                                            ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata2~7                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_9~9                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_11[7]~21                                                                                            ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR0~10                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR0~11                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CMDRL~8                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR3L~7                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR2L~11                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata2~8                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR0L~9                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_9~10                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR0~12                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CMDRL~11                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata2~9                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_9~11                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CMDRL~12                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR0~13                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata2~10                                                                                         ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_9~12                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CMDRL~13                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR0~14                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata2~11                                                                                         ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_9~13                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR0L~10                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR0~15                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata2~12                                                                                         ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR0~16                                                                                                  ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CCR0L~11                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_9~14                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata2~13                                                                                         ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_9~15                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CMDRL~17                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR2~2                                                                                                   ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata2~14                                                                                         ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_IMR2~6                                                                                                   ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|regA_CMDRL~18                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_9~16                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata2~15                                                                                         ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_Rx_Reset~0                                                                                                ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_lwenb2~0                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_lwenb1~0                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_RxDataWr3_n~0                                                                                             ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_RxDataWr2_n~0                                                                                             ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_RxStatusWr2_n~0                                                                                           ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_RxStatusWr3_n~0                                                                                           ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata1~0                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata1~1                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata1~2                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata1~3                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata1~4                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata1~5                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|debug_int_flag2~1                                                                                             ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata1~6                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata1~7                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|txfifo_degubmem~23                                                                                            ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_debug_11[7]~23                                                                                            ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata1~8                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata1~9                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata1~10                                                                                         ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata1~11                                                                                         ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_empty_n1~0                                                                                        ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata1~12                                                                                         ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata1~13                                                                                         ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata1~14                                                                                         ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_rdata1~15                                                                                         ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|tx_allinta_nxt~8                                                                                              ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|tx_allinta_nxt~10                                                                                             ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_lwenb3~0                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_renb2~0                                                                                           ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_renb1~0                                                                                           ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_RxDataWr1_n~0                                                                                             ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_RxStatusWr1_n~0                                                                                           ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|debug_regA_RSTA~0                                                                                             ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|debug_nxstate~11                                                                                              ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|_~0                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|_~1                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|_~2                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|_~3                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|_~4                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|_~5                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|_~0                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|_~1                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|_~2                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|_~3                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|_~4                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|_~5                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_TxStart~0                                                                                                 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_renb~0                                                                                            ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:wr_ptr|_~0 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:wr_ptr|_~0 ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_lrenb1~0                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_rxafifo_lrenb2~0                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_hwenb1~0                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|sig_txafifo_hwenb2~0                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|txfifo_debug_cnt1~32                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|txfifo_debug_cnt1~33                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|txfifo_debug_cnt1~34                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|txfifo_debug_cnt1~35                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|txfifo_debug_cnt1~36                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|txfifo_debug_cnt1~37                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|txfifo_debug_cnt1~38                                                                                          ; 0                 ; 6       ;
;      - CPU_Interafce:inst2|txfifo_debug_cnt1~39                                                                                          ; 0                 ; 6       ;
; CLK0                                                                                                                                     ;                   ;         ;
; A[5]                                                                                                                                     ;                   ;         ;
;      - CPU_Interafce:inst2|sig_Addr_A7A0~0                                                                                               ; 0                 ; 6       ;
; A[1]                                                                                                                                     ;                   ;         ;
;      - CPU_Interafce:inst2|sig_Addr_A7A0~1                                                                                               ; 0                 ; 6       ;
; A[6]                                                                                                                                     ;                   ;         ;
;      - CPU_Interafce:inst2|sig_Addr_A7A0~2                                                                                               ; 1                 ; 6       ;
; A[7]                                                                                                                                     ;                   ;         ;
;      - CPU_Interafce:inst2|sig_Addr_A7A0~3                                                                                               ; 0                 ; 6       ;
; A[3]                                                                                                                                     ;                   ;         ;
;      - CPU_Interafce:inst2|sig_Addr_A7A0~4                                                                                               ; 0                 ; 6       ;
; A[4]                                                                                                                                     ;                   ;         ;
;      - CPU_Interafce:inst2|sig_Addr_A7A0~5                                                                                               ; 0                 ; 6       ;
; /OE                                                                                                                                      ;                   ;         ;
;      - CPU_Interafce:inst2|sig_Read_ENn_in~0                                                                                             ; 1                 ; 6       ;
; /CS2                                                                                                                                     ;                   ;         ;
;      - CPU_Interafce:inst2|sig_Cs_n_in~0                                                                                                 ; 1                 ; 6       ;
; /WE                                                                                                                                      ;                   ;         ;
;      - CPU_Interafce:inst2|sig_Write_ENn_in~0                                                                                            ; 0                 ; 6       ;
; A[2]                                                                                                                                     ;                   ;         ;
;      - CPU_Interafce:inst2|sig_Addr_A7A0~6                                                                                               ; 1                 ; 6       ;
; /BLS1                                                                                                                                    ;                   ;         ;
;      - CPU_Interafce:inst2|sig_Bhe_n_in~0                                                                                                ; 1                 ; 6       ;
; /BLS0                                                                                                                                    ;                   ;         ;
;      - CPU_Interafce:inst2|sig_Addr_A7A0~7                                                                                               ; 0                 ; 6       ;
; RXDA                                                                                                                                     ;                   ;         ;
;      - CPU_Interafce:inst2|lvds_ip:lvds_ip_inst|lvds_ip_0002:lvds_ip_inst|ff_dffe[0]                                                     ; 1                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLK0                                                                                                                                                                                                                                                                                                                                                        ; PIN_27             ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Data_inout[0]~en                                                                                                                                                                                                                                                                                                                        ; FF_X23_Y4_N21      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Data_inout[10]~en                                                                                                                                                                                                                                                                                                                       ; FF_X27_Y4_N15      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Data_inout[11]~en                                                                                                                                                                                                                                                                                                                       ; FF_X30_Y4_N7       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Data_inout[12]~en                                                                                                                                                                                                                                                                                                                       ; FF_X30_Y4_N15      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Data_inout[13]~en                                                                                                                                                                                                                                                                                                                       ; FF_X27_Y4_N17      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Data_inout[14]~en                                                                                                                                                                                                                                                                                                                       ; FF_X27_Y4_N9       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Data_inout[15]~en                                                                                                                                                                                                                                                                                                                       ; FF_X27_Y4_N13      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Data_inout[1]~en                                                                                                                                                                                                                                                                                                                        ; FF_X22_Y4_N19      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Data_inout[2]~en                                                                                                                                                                                                                                                                                                                        ; FF_X22_Y4_N25      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Data_inout[3]~en                                                                                                                                                                                                                                                                                                                        ; FF_X23_Y4_N7       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Data_inout[4]~en                                                                                                                                                                                                                                                                                                                        ; FF_X22_Y4_N27      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Data_inout[5]~en                                                                                                                                                                                                                                                                                                                        ; FF_X23_Y4_N13      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Data_inout[6]~en                                                                                                                                                                                                                                                                                                                        ; FF_X22_Y4_N15      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Data_inout[7]~17                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X22_Y4_N30  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Data_inout[7]~en                                                                                                                                                                                                                                                                                                                        ; FF_X22_Y4_N31      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Data_inout[8]~16                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X27_Y4_N12  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Data_inout[8]~en                                                                                                                                                                                                                                                                                                                        ; FF_X30_Y4_N5       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Data_inout[9]~en                                                                                                                                                                                                                                                                                                                        ; FF_X27_Y4_N7       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_0l6:usedw_counter|_~0                                                                                                                                                                                                                   ; LCCOMB_X23_Y8_N4   ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_jka:rd_ptr_msb|_~0                                                                                                                                                                                                                      ; LCCOMB_X25_Y8_N6   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_kka:wr_ptr|_~0                                                                                                                                                                                                                          ; LCCOMB_X24_Y8_N26  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                                                 ; LCCOMB_X24_Y8_N0   ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|valid_wreq                                                                                                                                                                                                                                   ; LCCOMB_X23_Y8_N10  ; 9       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_0l6:usedw_counter|_~0                                                                                                                                                                                                                   ; LCCOMB_X25_Y7_N18  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_jka:rd_ptr_msb|_~0                                                                                                                                                                                                                      ; LCCOMB_X27_Y7_N6   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_kka:wr_ptr|_~0                                                                                                                                                                                                                          ; LCCOMB_X25_Y7_N12  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                                                 ; LCCOMB_X24_Y7_N2   ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|valid_wreq                                                                                                                                                                                                                                   ; LCCOMB_X25_Y7_N14  ; 9       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|BIT_CNT[1]~1                                                                                                                                                                                                                                                                                             ; LCCOMB_X12_Y8_N22  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|EnShift~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X13_Y8_N12  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|OD_CNT[1]~5                                                                                                                                                                                                                                                                                              ; LCCOMB_X11_Y8_N30  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|OD_CNT[3]                                                                                                                                                                                                                                                                                                ; FF_X11_Y8_N23      ; 7       ; Async. clear                                        ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|RstStatus~2                                                                                                                                                                                                                                                                                              ; LCCOMB_X11_Y8_N0   ; 17      ; Async. clear                                        ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|RxOutputData_int[0]~1                                                                                                                                                                                                                                                                                    ; LCCOMB_X15_Y8_N14  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|StatusValid[0]                                                                                                                                                                                                                                                                                           ; FF_X11_Y8_N11      ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|CRC_CNT[1]~1                                                                                                                                                                                                                                                                                            ; LCCOMB_X17_Y6_N24  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FI_State.FI0                                                                                                                                                                                                                                                                                            ; FF_X16_Y6_N31      ; 3       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|Latch                                                                                                                                                                                                                                                                                                   ; FF_X17_Y6_N29      ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|NonFlagFields                                                                                                                                                                                                                                                                                           ; FF_X17_Y6_N11      ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|NonFlagFields~3                                                                                                                                                                                                                                                                                         ; LCCOMB_X17_Y6_N4   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|RstZS                                                                                                                                                                                                                                                                                                   ; FF_X16_Y6_N25      ; 23      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|ZS_State.ZS5                                                                                                                                                                                                                                                                                            ; FF_X16_Y6_N23      ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                              ; LCCOMB_X28_Y10_N24 ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                              ; LCCOMB_X29_Y9_N10  ; 23      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|debug_int_flag2~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X16_Y5_N30  ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|debug_regA_RSTA~3                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X16_Y5_N6   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|regA_BRRH~5                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X19_Y4_N24  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|regA_BRRL~7                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X19_Y4_N8   ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|regA_CCR0H~5                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y6_N16  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|regA_CCR0L~9                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y3_N16  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|regA_CCR1H~6                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y5_N6   ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|regA_CCR1L~8                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y5_N10  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|regA_CCR2H~8                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y5_N12  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|regA_CCR2L~11                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X23_Y3_N28  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|regA_CCR3H~5                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y5_N0   ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|regA_CCR3L~7                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y3_N20  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|regA_CMDRH~8                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y5_N4   ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|regA_CMDRL~10                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X23_Y5_N24  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|regA_CMDRL~15                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X18_Y5_N14  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|regA_IMR0~11                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y2_N18  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|regA_IMR1~8                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X29_Y6_N12  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|regA_IMR2~5                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X24_Y6_N2   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|regA_RBCL[2]~64                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X18_Y6_N8   ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|regA_RSTA[5]~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X18_Y7_N28  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|regG_MODE~8                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X25_Y5_N26  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|rx_acounter~26                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X22_Y8_N4   ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|rx_acounter~8                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X23_Y6_N24  ; 259     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|sig_Cs_n_in                                                                                                                                                                                                                                                                                                                             ; FF_X23_Y6_N9       ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|sig_Rx_Reset                                                                                                                                                                                                                                                                                                                            ; FF_X19_Y7_N21      ; 150     ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|sig_aRxClk                                                                                                                                                                                                                                                                                                                              ; FF_X30_Y8_N25      ; 161     ; Clock                                               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; CPU_Interafce:inst2|sig_debug_11[7]~21                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X17_Y4_N4   ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|sig_debug_12[7]~21                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X19_Y7_N24  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|sig_debug_1[0]~0                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X23_Y6_N20  ; 29      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|sig_debug_1[7]~2                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y4_N20  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|sig_debug_2[7]~0                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X22_Y6_N16  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|sig_debug_3[7]~0                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y4_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|sig_debug_4[7]~0                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X22_Y6_N8   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|sig_debug_5[15]~59                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X19_Y9_N4   ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|sig_debug_9[4]~8                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X15_Y4_N30  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|sig_sfifo_rst                                                                                                                                                                                                                                                                                                                           ; FF_X30_Y10_N3      ; 131     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; CPU_Interafce:inst2|sig_sfifo_rst_cnt[6]~23                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y9_N6   ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|sig_txafifo_wdata[15]~1                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y6_N24  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|_~0                                                                                                                                                                                                                                           ; LCCOMB_X12_Y4_N10  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|a_fefifo_56f:fifo_state|cntr_237:count_usedw|_~0                                                                                                                                                                                              ; LCCOMB_X12_Y4_N12  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:wr_ptr|_~0                                                                                                                                                                                                                           ; LCCOMB_X12_Y4_N16  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|valid_wreq                                                                                                                                                                                                                                    ; LCCOMB_X12_Y4_N4   ; 6       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|_~0                                                                                                                                                                                                                                           ; LCCOMB_X13_Y4_N2   ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|a_fefifo_56f:fifo_state|cntr_237:count_usedw|_~0                                                                                                                                                                                              ; LCCOMB_X14_Y4_N8   ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|a_fefifo_56f:fifo_state|valid_wreq                                                                                                                                                                                                            ; LCCOMB_X14_Y4_N30  ; 6       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:wr_ptr|_~0                                                                                                                                                                                                                           ; LCCOMB_X13_Y4_N28  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CPU_Interafce:inst2|txfifo_degubmem~23                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X13_Y5_N22  ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                         ; PLL_1              ; 1449    ; Clock                                               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                                                                                                         ; PLL_1              ; 67      ; Clock                                               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X10_Y11_N0    ; 282     ; Clock                                               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X10_Y11_N0    ; 23      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X16_Y17_N15     ; 27      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X15_Y19_N18 ; 4       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X15_Y19_N20 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X15_Y19_N8  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X16_Y19_N6  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X17_Y19_N14 ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X17_Y19_N5      ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X16_Y19_N0  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12              ; LCCOMB_X15_Y16_N16 ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13              ; LCCOMB_X15_Y16_N18 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X18_Y17_N26 ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~8       ; LCCOMB_X15_Y16_N0  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~14 ; LCCOMB_X16_Y16_N28 ; 5       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~15 ; LCCOMB_X15_Y16_N6  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X16_Y17_N1      ; 15      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X16_Y17_N21     ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X16_Y17_N27     ; 35      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X15_Y16_N21     ; 30      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X16_Y17_N12 ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X15_Y17_N21     ; 36      ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X16_Y19_N2  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X24_Y22_N4  ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X24_Y22_N12 ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[0]                                                                                                                                                                                                         ; FF_X25_Y17_N1      ; 1       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X23_Y18_N22 ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X19_Y20_N0  ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X19_Y20_N4  ; 32      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X19_Y18_N3      ; 130     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]~14                                                                                                                                                                                              ; LCCOMB_X19_Y20_N24 ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                  ; LCCOMB_X23_Y18_N12 ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X23_Y18_N20 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1                                                                                                                                                       ; LCCOMB_X20_Y17_N20 ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X24_Y17_N18 ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_9rh:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X20_Y17_N0  ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated|counter_reg_bit[0]~1                                                                           ; LCCOMB_X19_Y19_N14 ; 1       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~12                                                                                                                                                                                                             ; LCCOMB_X19_Y17_N4  ; 4       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~13                                                                                                                                                                                                             ; LCCOMB_X19_Y17_N20 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~6                                                                                                                                                                                                         ; LCCOMB_X19_Y17_N12 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X24_Y18_N30 ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]~67                                                                                                                                                                                                                          ; LCCOMB_X19_Y20_N18 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X17_Y17_N0  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X19_Y20_N8  ; 29      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                ; Location         ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|OD_CNT[3]                                        ; FF_X11_Y8_N23    ; 7       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|RstStatus~2                                      ; LCCOMB_X11_Y8_N0 ; 17      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; CPU_Interafce:inst2|sig_aRxClk                                                                      ; FF_X30_Y8_N25    ; 161     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; CPU_Interafce:inst2|sig_sfifo_rst                                                                   ; FF_X30_Y10_N3    ; 131     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1            ; 1449    ; 149                                  ; Global Clock         ; GCLK3            ; --                        ;
; Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1            ; 67      ; 7                                    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                        ; JTAG_X10_Y11_N0  ; 282     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
+-----------------------------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 256  ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None ; M9K_X26_Y8_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 256  ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None ; M9K_X26_Y7_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0|altsyncram_08g1:auto_generated|ALTSYNCRAM                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X8_Y5_N0   ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|altsyncram_pv31:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 1            ; 512          ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 512  ; 512                         ; 1                           ; 512                         ; 1                           ; 512                 ; 1    ; None ; M9K_X26_Y10_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 256  ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None ; M9K_X8_Y6_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 256  ; 32                          ; 8                           ; 32                          ; 8                           ; 256                 ; 1    ; None ; M9K_X8_Y4_N0   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 1            ; 512          ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 512                         ; 1                           ; 512                         ; 1                           ; 512                 ; 1    ; None ; M9K_X26_Y17_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 4,226 / 27,275 ( 15 % ) ;
; C16 interconnects     ; 28 / 1,240 ( 2 % )      ;
; C4 interconnects      ; 1,496 / 20,832 ( 7 % )  ;
; Direct links          ; 975 / 27,275 ( 4 % )    ;
; Global clocks         ; 7 / 10 ( 70 % )         ;
; Local interconnects   ; 2,114 / 8,064 ( 26 % )  ;
; R24 interconnects     ; 45 / 1,320 ( 3 % )      ;
; R4 interconnects      ; 1,987 / 28,560 ( 7 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.46) ; Number of LABs  (Total = 252) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 14                            ;
; 2                                           ; 3                             ;
; 3                                           ; 6                             ;
; 4                                           ; 3                             ;
; 5                                           ; 2                             ;
; 6                                           ; 3                             ;
; 7                                           ; 2                             ;
; 8                                           ; 5                             ;
; 9                                           ; 3                             ;
; 10                                          ; 3                             ;
; 11                                          ; 7                             ;
; 12                                          ; 2                             ;
; 13                                          ; 15                            ;
; 14                                          ; 7                             ;
; 15                                          ; 22                            ;
; 16                                          ; 155                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.75) ; Number of LABs  (Total = 252) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 42                            ;
; 1 Clock                            ; 227                           ;
; 1 Clock enable                     ; 75                            ;
; 1 Sync. clear                      ; 36                            ;
; 1 Sync. load                       ; 17                            ;
; 2 Async. clears                    ; 6                             ;
; 2 Clock enables                    ; 20                            ;
; 2 Clocks                           ; 18                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.94) ; Number of LABs  (Total = 252) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 4                             ;
; 2                                            ; 9                             ;
; 3                                            ; 1                             ;
; 4                                            ; 4                             ;
; 5                                            ; 4                             ;
; 6                                            ; 3                             ;
; 7                                            ; 1                             ;
; 8                                            ; 2                             ;
; 9                                            ; 3                             ;
; 10                                           ; 0                             ;
; 11                                           ; 0                             ;
; 12                                           ; 2                             ;
; 13                                           ; 0                             ;
; 14                                           ; 4                             ;
; 15                                           ; 1                             ;
; 16                                           ; 7                             ;
; 17                                           ; 6                             ;
; 18                                           ; 6                             ;
; 19                                           ; 11                            ;
; 20                                           ; 13                            ;
; 21                                           ; 22                            ;
; 22                                           ; 17                            ;
; 23                                           ; 21                            ;
; 24                                           ; 31                            ;
; 25                                           ; 21                            ;
; 26                                           ; 14                            ;
; 27                                           ; 7                             ;
; 28                                           ; 4                             ;
; 29                                           ; 6                             ;
; 30                                           ; 12                            ;
; 31                                           ; 5                             ;
; 32                                           ; 10                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.26) ; Number of LABs  (Total = 252) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 20                            ;
; 2                                               ; 8                             ;
; 3                                               ; 29                            ;
; 4                                               ; 18                            ;
; 5                                               ; 24                            ;
; 6                                               ; 19                            ;
; 7                                               ; 21                            ;
; 8                                               ; 21                            ;
; 9                                               ; 19                            ;
; 10                                              ; 20                            ;
; 11                                              ; 11                            ;
; 12                                              ; 11                            ;
; 13                                              ; 6                             ;
; 14                                              ; 4                             ;
; 15                                              ; 8                             ;
; 16                                              ; 9                             ;
; 17                                              ; 1                             ;
; 18                                              ; 1                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.33) ; Number of LABs  (Total = 252) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 9                             ;
; 3                                            ; 5                             ;
; 4                                            ; 9                             ;
; 5                                            ; 11                            ;
; 6                                            ; 8                             ;
; 7                                            ; 6                             ;
; 8                                            ; 8                             ;
; 9                                            ; 12                            ;
; 10                                           ; 8                             ;
; 11                                           ; 6                             ;
; 12                                           ; 11                            ;
; 13                                           ; 7                             ;
; 14                                           ; 11                            ;
; 15                                           ; 18                            ;
; 16                                           ; 13                            ;
; 17                                           ; 6                             ;
; 18                                           ; 14                            ;
; 19                                           ; 10                            ;
; 20                                           ; 17                            ;
; 21                                           ; 5                             ;
; 22                                           ; 6                             ;
; 23                                           ; 5                             ;
; 24                                           ; 10                            ;
; 25                                           ; 10                            ;
; 26                                           ; 6                             ;
; 27                                           ; 4                             ;
; 28                                           ; 1                             ;
; 29                                           ; 2                             ;
; 30                                           ; 2                             ;
; 31                                           ; 1                             ;
; 32                                           ; 3                             ;
; 33                                           ; 0                             ;
; 34                                           ; 1                             ;
; 35                                           ; 2                             ;
; 36                                           ; 2                             ;
; 37                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                           ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.             ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 42           ; 0            ; 42           ; 0            ; 0            ; 47        ; 42           ; 0            ; 47        ; 47        ; 15           ; 0            ; 0            ; 4            ; 34           ; 15           ; 0            ; 34           ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 47        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 5            ; 47           ; 5            ; 47           ; 47           ; 0         ; 5            ; 47           ; 0         ; 0         ; 32           ; 47           ; 47           ; 43           ; 13           ; 32           ; 47           ; 13           ; 43           ; 47           ; 47           ; 47           ; 47           ; 47           ; 47           ; 47           ; 47           ; 0         ; 47           ; 47           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; TXDA                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK2                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sig_clk160mhz       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pin_124_in          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; /EINT2              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pin_127_out         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; /Ready              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pin_136_out         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pin_138_out         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pin_98_out          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pin_111_out         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK1                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[15]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[14]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[13]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[12]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[11]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[10]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[9]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[8]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[7]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[6]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[5]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[4]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[3]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[0]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; /SCC_RST            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK0                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[5]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[6]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[7]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[3]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[4]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; /OE                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; /CS2                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; /WE                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; /BLS1               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; /BLS0               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RXDA                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; Off                    ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; Off                    ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; Clk33mhz_in         ; Clk33mhz_in          ; 11.6              ;
; altera_reserved_tck ; altera_reserved_tck  ; 4.4               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                       ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][0]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ram_block1a0~porta_address_reg0 ; 0.427             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][8]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ram_block1a0~porta_address_reg0 ; 0.401             ;
; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:wr_ptr|counter_reg_bit[3]                                                                                                                         ; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram|ram_block1a0~porta_address_reg0                                                      ; 0.398             ;
; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:wr_ptr|counter_reg_bit[2]                                                                                                                         ; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram|ram_block1a0~porta_address_reg0                                                      ; 0.398             ;
; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:wr_ptr|counter_reg_bit[1]                                                                                                                         ; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram|ram_block1a0~porta_address_reg0                                                      ; 0.398             ;
; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:wr_ptr|counter_reg_bit[0]                                                                                                                         ; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram|ram_block1a0~porta_address_reg0                                                      ; 0.398             ;
; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:wr_ptr|counter_reg_bit[4]                                                                                                                         ; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram|ram_block1a0~porta_address_reg0                                                      ; 0.398             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7hi:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ram_block1a0~portb_address_reg0 ; 0.341             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7hi:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ram_block1a0~portb_address_reg0 ; 0.341             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7hi:auto_generated|counter_reg_bit[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ram_block1a0~portb_address_reg0 ; 0.338             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7hi:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ram_block1a0~portb_address_reg0 ; 0.338             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7hi:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ram_block1a0~portb_address_reg0 ; 0.338             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7hi:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ram_block1a0~portb_address_reg0 ; 0.338             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7hi:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ram_block1a0~portb_address_reg0 ; 0.338             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7hi:auto_generated|counter_reg_bit[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ram_block1a0~portb_address_reg0 ; 0.338             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|low_addressa[1]                                                                                                                                           ; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ram_block1a7~portb_address_reg0                                                     ; 0.216             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|low_addressa[2]                                                                                                                                           ; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ram_block1a7~portb_address_reg0                                                     ; 0.216             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|low_addressa[4]                                                                                                                                           ; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ram_block1a7~portb_address_reg0                                                     ; 0.216             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|low_addressa[3]                                                                                                                                           ; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ram_block1a7~portb_address_reg0                                                     ; 0.214             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_jka:rd_ptr_msb|counter_reg_bit[1]                                                                                                                    ; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ram_block1a7~portb_address_reg0                                                     ; 0.201             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_jka:rd_ptr_msb|counter_reg_bit[0]                                                                                                                    ; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ram_block1a7~portb_address_reg0                                                     ; 0.201             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_jka:rd_ptr_msb|counter_reg_bit[3]                                                                                                                    ; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ram_block1a7~portb_address_reg0                                                     ; 0.201             ;
; CPU_Interafce:inst2|debug_regA_RSTA[7]                                                                                                                                                                                                                                   ; CPU_Interafce:inst2|txfifo_degubmem_rtl_0_bypass[24]                                                                                                                                                                       ; 0.182             ;
; CPU_Interafce:inst2|regA_CMDRL[2]                                                                                                                                                                                                                                        ; CPU_Interafce:inst2|tx_allinta_nxt.st_allinta3                                                                                                                                                                             ; 0.182             ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a0                                                                                                                                  ; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a2                                                                                    ; 0.166             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                    ; 0.162             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][1]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ram_block1a0~porta_address_reg0 ; 0.159             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][2]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ram_block1a0~porta_address_reg0 ; 0.159             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][3]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ram_block1a0~porta_address_reg0 ; 0.159             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][4]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ram_block1a0~porta_address_reg0 ; 0.159             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][5]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ram_block1a0~porta_address_reg0 ; 0.159             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][6]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ram_block1a0~porta_address_reg0 ; 0.159             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][7]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ram_block1a0~porta_address_reg0 ; 0.159             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_kka:wr_ptr|counter_reg_bit[1]                                                                                                                        ; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ram_block1a7~porta_address_reg0                                                     ; 0.157             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_kka:wr_ptr|counter_reg_bit[4]                                                                                                                        ; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ram_block1a7~porta_address_reg0                                                     ; 0.155             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                       ; 0.154             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                       ; 0.154             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                       ; 0.154             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                       ; 0.154             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                       ; 0.154             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                       ; 0.154             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                       ; 0.154             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_jka:rd_ptr_msb|counter_reg_bit[2]                                                                                                                    ; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ram_block1a7~portb_address_reg0                                                     ; 0.154             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|empty_dff                                                                                                                                                 ; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ram_block1a7~portb_address_reg0                                                     ; 0.154             ;
; CPU_Interafce:inst2|sig_rxafifo_lrenb3                                                                                                                                                                                                                                   ; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ram_block1a7~portb_address_reg0                                                     ; 0.154             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_kka:wr_ptr|counter_reg_bit[1]                                                                                                                        ; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ram_block1a7~porta_address_reg0                                                     ; 0.150             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_kka:wr_ptr|counter_reg_bit[4]                                                                                                                        ; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ram_block1a7~porta_address_reg0                                                     ; 0.138             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_kka:wr_ptr|counter_reg_bit[0]                                                                                                                        ; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ram_block1a7~porta_address_reg0                                                     ; 0.135             ;
; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:rd_ptr_count|counter_reg_bit[3]                                                                                                                   ; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram|ram_block1a7~portb_address_reg0                                                      ; 0.134             ;
; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:rd_ptr_count|counter_reg_bit[1]                                                                                                                   ; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram|ram_block1a7~portb_address_reg0                                                      ; 0.134             ;
; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:rd_ptr_count|counter_reg_bit[0]                                                                                                                   ; CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram|ram_block1a7~portb_address_reg0                                                      ; 0.134             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_kka:wr_ptr|counter_reg_bit[3]                                                                                                                        ; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ram_block1a7~porta_address_reg0                                                     ; 0.124             ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|wrptr_g[6]                                                                                                                                                              ; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|altsyncram_pv31:fifo_ram|ram_block11a0~porta_address_reg0                                                                 ; 0.124             ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|wrptr_g[7]                                                                                                                                                              ; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|altsyncram_pv31:fifo_ram|ram_block11a0~porta_address_reg0                                                                 ; 0.124             ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|wrptr_g[5]                                                                                                                                                              ; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|altsyncram_pv31:fifo_ram|ram_block11a0~porta_address_reg0                                                                 ; 0.124             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_kka:wr_ptr|counter_reg_bit[0]                                                                                                                        ; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ram_block1a7~porta_address_reg0                                                     ; 0.123             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_kka:wr_ptr|counter_reg_bit[3]                                                                                                                        ; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ram_block1a7~porta_address_reg0                                                     ; 0.123             ;
; CPU_Interafce:inst2|txfifo_debug_cnt[7]                                                                                                                                                                                                                                  ; CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0|altsyncram_08g1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                        ; 0.116             ;
; CPU_Interafce:inst2|txfifo_debug_cnt[6]                                                                                                                                                                                                                                  ; CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0|altsyncram_08g1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                        ; 0.116             ;
; CPU_Interafce:inst2|txfifo_debug_cnt[5]                                                                                                                                                                                                                                  ; CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0|altsyncram_08g1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                        ; 0.116             ;
; CPU_Interafce:inst2|txfifo_debug_cnt[4]                                                                                                                                                                                                                                  ; CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0|altsyncram_08g1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                        ; 0.116             ;
; CPU_Interafce:inst2|txfifo_debug_cnt[3]                                                                                                                                                                                                                                  ; CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0|altsyncram_08g1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                        ; 0.116             ;
; CPU_Interafce:inst2|txfifo_debug_cnt[2]                                                                                                                                                                                                                                  ; CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0|altsyncram_08g1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                        ; 0.116             ;
; CPU_Interafce:inst2|txfifo_debug_cnt[1]                                                                                                                                                                                                                                  ; CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0|altsyncram_08g1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                        ; 0.116             ;
; CPU_Interafce:inst2|txfifo_debug_cnt[0]                                                                                                                                                                                                                                  ; CPU_Interafce:inst2|altsyncram:txfifo_degubmem_rtl_0|altsyncram_08g1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                        ; 0.116             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[0]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ram_block1a0~porta_we_reg       ; 0.115             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_kka:wr_ptr|counter_reg_bit[2]                                                                                                                        ; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ram_block1a7~porta_address_reg0                                                     ; 0.079             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7hi:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cc14:auto_generated|ram_block1a0~portb_address_reg0 ; 0.061             ;
; CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:wr_ptr|counter_reg_bit[4]                                                                                                                         ; CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram|ram_block1a0~porta_address_reg0                                                      ; 0.052             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|rd_ptr_lsb                                                                                                                                                ; CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|low_addressa[0]                                                                                             ; 0.051             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|rd_ptr_lsb                                                                                                                                                ; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|low_addressa[0]                                                                                             ; 0.051             ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|ZS_State.Stuff                                                                                                                                                                                                       ; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|ZS_State.ZS1                                                                                                                                                           ; 0.050             ;
; CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:wr_ptr|counter_reg_bit[3]                                                                                                                         ; CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram|ram_block1a0~porta_address_reg0                                                      ; 0.050             ;
; CPU_Interafce:inst2|sig_TxStart                                                                                                                                                                                                                                          ; CPU_Interafce:inst2|sig_TxStart_d                                                                                                                                                                                          ; 0.048             ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FI_State.FI7                                                                                                                                                                                                         ; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|FI_State.NF                                                                                                                                                            ; 0.048             ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a7                                                                                                                                  ; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a9                                                                                    ; 0.048             ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_nvb:wrptr_g1p|sub_parity10a[1]                                                                                                                            ; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_nvb:wrptr_g1p|parity9                                                                                       ; 0.047             ;
; CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:wr_ptr|counter_reg_bit[2]                                                                                                                         ; CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram|ram_block1a0~porta_address_reg0                                                      ; 0.047             ;
; CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:wr_ptr|counter_reg_bit[1]                                                                                                                         ; CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram|ram_block1a0~porta_address_reg0                                                      ; 0.047             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_kka:wr_ptr|counter_reg_bit[2]                                                                                                                        ; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram|ram_block1a7~porta_address_reg0                                                     ; 0.045             ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|ZS_State.ZS1                                                                                                                                                                                                         ; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|ZS_State.ZS2                                                                                                                                                           ; 0.044             ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|ZS_State.ZS2                                                                                                                                                                                                         ; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|ZS_State.ZS3                                                                                                                                                           ; 0.044             ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|ZS_State.ZS3                                                                                                                                                                                                         ; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|ZS_State.ZS4                                                                                                                                                           ; 0.044             ;
; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_jka:rd_ptr_msb|counter_reg_bit[3]                                                                                                                    ; CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_jka:rd_ptr_msb|counter_reg_bit[3]                                                                      ; 0.043             ;
; CPU_Interafce:inst2|debug_nxstate.debug2                                                                                                                                                                                                                                 ; CPU_Interafce:inst2|debug_nxstate.debug3                                                                                                                                                                                   ; 0.043             ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|ZS_State.ZS4                                                                                                                                                                                                         ; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|ZS_State.ZS5                                                                                                                                                           ; 0.043             ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|T_SHIFT[7]                                                                                                                                                                                                           ; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|T_SHIFT[6]                                                                                                                                                             ; 0.043             ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|T_SHIFT[6]                                                                                                                                                                                                           ; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|T_SHIFT[5]                                                                                                                                                             ; 0.043             ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|T_SHIFT[5]                                                                                                                                                                                                           ; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|T_SHIFT[4]                                                                                                                                                             ; 0.043             ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|T_SHIFT[4]                                                                                                                                                                                                           ; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|T_SHIFT[3]                                                                                                                                                             ; 0.043             ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|T_SHIFT[3]                                                                                                                                                                                                           ; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|T_SHIFT[2]                                                                                                                                                             ; 0.043             ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|T_SHIFT[2]                                                                                                                                                                                                           ; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|T_SHIFT[1]                                                                                                                                                             ; 0.043             ;
; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|T_SHIFT[1]                                                                                                                                                                                                           ; CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX|T_SHIFT[0]                                                                                                                                                             ; 0.043             ;
; CPU_Interafce:inst2|sig_TxStart_d                                                                                                                                                                                                                                        ; CPU_Interafce:inst2|sig_txafifo_sel                                                                                                                                                                                        ; 0.043             ;
; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_nvb:wrptr_g1p|sub_parity10a[2]                                                                                                                            ; CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_nvb:wrptr_g1p|parity9                                                                                       ; 0.043             ;
; CPU_Interafce:inst2|rx_acounter[7]                                                                                                                                                                                                                                       ; CPU_Interafce:inst2|rx_acounter[7]                                                                                                                                                                                         ; 0.043             ;
; CPU_Interafce:inst2|regA_CMDRL[3]                                                                                                                                                                                                                                        ; CPU_Interafce:inst2|tx_allinta_nxt.st_allinta3                                                                                                                                                                             ; 0.042             ;
; CPU_Interafce:inst2|intstatus_anxt.sta_intstatus2                                                                                                                                                                                                                        ; CPU_Interafce:inst2|sig_xpr_int2                                                                                                                                                                                           ; 0.042             ;
; CPU_Interafce:inst2|intstatus_anxt.sta_intstatus3                                                                                                                                                                                                                        ; CPU_Interafce:inst2|sig_rpf_int2                                                                                                                                                                                           ; 0.042             ;
; CPU_Interafce:inst2|intstatus_anxt.sta_intstatus4                                                                                                                                                                                                                        ; CPU_Interafce:inst2|sig_rme_int2                                                                                                                                                                                           ; 0.042             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Critical Warning (136017): Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards
Critical Warning (136017): Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (119006): Selected device 10M04SAE144I7G for design "AMC"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (15575): None of the inputs fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode are set as the compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[15]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[15]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[14]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[14]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[13]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[13]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[12]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[12]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[11]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[11]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[10]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[10]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[9]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[9]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[8]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[8]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[7]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[7]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[6]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[6]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[5]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[5]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[4]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[4]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[3]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[3]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[2]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[2]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[1]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[1]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[0]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[0]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "RXDA" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[15]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[14]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[13]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[12]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[11]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[10]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[9]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[8]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[7]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[6]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[5]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[4]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[3]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[2]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[1]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15574): Input "D[0]" that is fed by the compensated output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
Info (15535): Implemented PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" as MAX 10 PLL type File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|wire_pll1_clk[0] port File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 1, clock division of 48, and phase shift of 0 degrees (0 ps) for Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|wire_pll1_clk[1] port File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (16562): Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SAE144I7G is compatible
    Info (176445): Device 10M08SAE144I7P is compatible
    Info (176445): Device 10M16SAE144I7G is compatible
    Info (176445): Device 10M25SAE144I7G is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 43 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (176584): Output pin "sig_clk160mhz" (external output clock of PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 132 MHz, but target device can support only maximum output clock frequency of 74 MHz for this combination of I/O standard, current strength and load File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 92
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_o8k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'AMC.out.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at AMC.out.sdc(50): *inst1*|Clock160MHz could not be matched with a clock File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 50
Warning (332174): Ignored filter at AMC.out.sdc(51): *inst1*|Clock99MHz could not be matched with a clock File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 51
Warning (332174): Ignored filter at AMC.out.sdc(52): *inst1*|Clock687MHz could not be matched with a clock File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 52
Warning (332174): Ignored filter at AMC.out.sdc(72): clk_132 could not be matched with a clock File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 72
Warning (332049): Ignored set_input_delay at AMC.out.sdc(72): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 72
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {/BLS0}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 72
Warning (332049): Ignored set_input_delay at AMC.out.sdc(73): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 73
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {/BLS1}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 73
Warning (332049): Ignored set_input_delay at AMC.out.sdc(74): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 74
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {/CS2}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 74
Warning (332049): Ignored set_input_delay at AMC.out.sdc(75): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 75
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {/OE}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 75
Warning (332049): Ignored set_input_delay at AMC.out.sdc(76): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 76
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {/SCC_RST}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 76
Warning (332049): Ignored set_input_delay at AMC.out.sdc(77): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 77
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {/WE}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 77
Warning (332049): Ignored set_input_delay at AMC.out.sdc(78): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 78
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {A[1]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 78
Warning (332049): Ignored set_input_delay at AMC.out.sdc(79): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 79
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {A[2]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 79
Warning (332049): Ignored set_input_delay at AMC.out.sdc(80): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 80
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {A[3]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 80
Warning (332049): Ignored set_input_delay at AMC.out.sdc(81): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 81
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {A[4]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 81
Warning (332049): Ignored set_input_delay at AMC.out.sdc(82): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 82
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {A[5]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 82
Warning (332049): Ignored set_input_delay at AMC.out.sdc(83): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 83
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {A[6]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 83
Warning (332049): Ignored set_input_delay at AMC.out.sdc(84): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 84
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {A[7]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 84
Warning (332049): Ignored set_input_delay at AMC.out.sdc(85): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 85
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {CLK0}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 85
Warning (332049): Ignored set_input_delay at AMC.out.sdc(86): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 86
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {CLK1}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 86
Warning (332049): Ignored set_input_delay at AMC.out.sdc(87): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 87
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {CLK2}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 87
Warning (332049): Ignored set_input_delay at AMC.out.sdc(88): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 88
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {D[0]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 88
Warning (332049): Ignored set_input_delay at AMC.out.sdc(89): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 89
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {D[1]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 89
Warning (332049): Ignored set_input_delay at AMC.out.sdc(90): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 90
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {D[2]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 90
Warning (332049): Ignored set_input_delay at AMC.out.sdc(91): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 91
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {D[3]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 91
Warning (332049): Ignored set_input_delay at AMC.out.sdc(92): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 92
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {D[4]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 92
Warning (332049): Ignored set_input_delay at AMC.out.sdc(93): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 93
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {D[5]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 93
Warning (332049): Ignored set_input_delay at AMC.out.sdc(94): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 94
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {D[6]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 94
Warning (332049): Ignored set_input_delay at AMC.out.sdc(95): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 95
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {D[7]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 95
Warning (332049): Ignored set_input_delay at AMC.out.sdc(96): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 96
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {D[8]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 96
Warning (332049): Ignored set_input_delay at AMC.out.sdc(97): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 97
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {D[9]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 97
Warning (332049): Ignored set_input_delay at AMC.out.sdc(98): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 98
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {D[10]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 98
Warning (332049): Ignored set_input_delay at AMC.out.sdc(99): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 99
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {D[11]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 99
Warning (332049): Ignored set_input_delay at AMC.out.sdc(100): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 100
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {D[12]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 100
Warning (332049): Ignored set_input_delay at AMC.out.sdc(101): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 101
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {D[13]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 101
Warning (332049): Ignored set_input_delay at AMC.out.sdc(102): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 102
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {D[14]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 102
Warning (332049): Ignored set_input_delay at AMC.out.sdc(103): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 103
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {D[15]}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 103
Warning (332049): Ignored set_output_delay at AMC.out.sdc(111): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 111
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {pin_136_out}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 111
Warning (332049): Ignored set_output_delay at AMC.out.sdc(112): Argument -clock is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 112
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {clk_132}]  2.000 [get_ports {pin_138_out}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 112
Warning (332054): Assignment set_clock_groups is accepted but has some problems at AMC.out.sdc(124): Argument -group with value [get_clocks {clk_132}] contains zero elements File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 124
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {Clock160MHz}] -group [get_clocks {clk_132}] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 124
Warning (332174): Ignored filter at AMC.out.sdc(131): Clock160MHz could not be matched with a port File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 131
Warning (332049): Ignored set_false_path at AMC.out.sdc(131): Argument <from> is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 131
    Info (332050): set_false_path -from [get_ports Clock160MHz ] -to [get_ports CLK0] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 131
Warning (332049): Ignored set_false_path at AMC.out.sdc(134): Argument <to> is an empty collection File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 134
    Info (332050): set_false_path -to [get_ports Clock160MHz] -from [get_ports CLK0] File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc Line: 134
Warning (332060): Node: CPU_Interafce:inst2|sig_aRxClk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|RxStatusWrite_n is being clocked by CPU_Interafce:inst2|sig_aRxClk
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst1|pll1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 30.303
    Warning (332056): Node: inst1|pll1|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 30.303
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From Clk33mhz_in (Rise) to Clk33mhz_in (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):    3.030  Clk33mhz_in
    Info (332111):    6.250  Clock160MHz
Info (176353): Automatically promoted node Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1) File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPU_Interafce:inst2|sig_aRxClk  File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPU_Interafce:inst2|sig_sfifo_rst  File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd Line: 483
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|RstStatus~2  File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd Line: 112
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|OD_CNT[3]  File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd Line: 111
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|EnShift~0 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd Line: 116
        Info (176357): Destination node CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|OD_CNT~4 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd Line: 111
        Info (176357): Destination node CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|OctetDetectedD File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd Line: 139
        Info (176357): Destination node CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|StatusValid~0 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd Line: 138
        Info (176357): Destination node CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|BIT_CNT[1]~1 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd Line: 394
        Info (176357): Destination node CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|Abort~0 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd Line: 119
        Info (176357): Destination node CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|RstStatus~2 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd Line: 112
        Info (176357): Destination node CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX|FDT~0 File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd Line: 109
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 1 registers into blocks of type Block RAM
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (11888): Total time spent on timing analysis during the Fitter is 1.64 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (15062): PLL "Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated|pll1" in Source Synchronous mode with compensated output clock set to clk[0] is not fully compensated because it does not feed an I/O input register File: D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v Line: 50
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 34 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin CLK2 uses I/O standard 3.3-V LVCMOS at 88
    Info (169178): Pin pin_124_in uses I/O standard 3.3-V LVCMOS at 124
    Info (169178): Pin CLK1 uses I/O standard 3.3-V LVCMOS at 29
    Info (169178): Pin D[15] uses I/O standard 3.3-V LVCMOS at 81
    Info (169178): Pin D[14] uses I/O standard 3.3-V LVCMOS at 78
    Info (169178): Pin D[13] uses I/O standard 3.3-V LVCMOS at 79
    Info (169178): Pin D[12] uses I/O standard 3.3-V LVCMOS at 76
    Info (169178): Pin D[11] uses I/O standard 3.3-V LVCMOS at 77
    Info (169178): Pin D[10] uses I/O standard 3.3-V LVCMOS at 74
    Info (169178): Pin D[9] uses I/O standard 3.3-V LVCMOS at 75
    Info (169178): Pin D[8] uses I/O standard 3.3-V LVCMOS at 70
    Info (169178): Pin D[7] uses I/O standard 3.3-V LVCMOS at 69
    Info (169178): Pin D[6] uses I/O standard 3.3-V LVCMOS at 66
    Info (169178): Pin D[5] uses I/O standard 3.3-V LVCMOS at 65
    Info (169178): Pin D[4] uses I/O standard 3.3-V LVCMOS at 64
    Info (169178): Pin D[3] uses I/O standard 3.3-V LVCMOS at 62
    Info (169178): Pin D[2] uses I/O standard 3.3-V LVCMOS at 60
    Info (169178): Pin D[1] uses I/O standard 3.3-V LVCMOS at 59
    Info (169178): Pin D[0] uses I/O standard 3.3-V LVCMOS at 58
    Info (169178): Pin /SCC_RST uses I/O standard 3.3-V LVCMOS at 57
    Info (169178): Pin CLK0 uses I/O standard 3.3-V LVCMOS at 27
    Info (169178): Pin A[5] uses I/O standard 3.3-V LVCMOS at 44
    Info (169178): Pin A[1] uses I/O standard 3.3-V LVCMOS at 38
    Info (169178): Pin A[6] uses I/O standard 3.3-V LVCMOS at 45
    Info (169178): Pin A[7] uses I/O standard 3.3-V LVCMOS at 46
    Info (169178): Pin A[3] uses I/O standard 3.3-V LVCMOS at 41
    Info (169178): Pin A[4] uses I/O standard 3.3-V LVCMOS at 43
    Info (169178): Pin /OE uses I/O standard 3.3-V LVCMOS at 52
    Info (169178): Pin /CS2 uses I/O standard 3.3-V LVCMOS at 54
    Info (169178): Pin /WE uses I/O standard 3.3-V LVCMOS at 55
    Info (169178): Pin A[2] uses I/O standard 3.3-V LVCMOS at 39
    Info (169178): Pin /BLS1 uses I/O standard 3.3-V LVCMOS at 50
    Info (169178): Pin /BLS0 uses I/O standard 3.3-V LVCMOS at 47
    Info (169178): Pin RXDA uses I/O standard 3.3-V LVCMOS at 84
Info (144001): Generated suppressed messages file D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 5356 megabytes
    Info: Processing ended: Thu Jul 20 10:00:46 2023
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.fit.smsg.


