Timing Report Max Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Tue Aug 10 06:46:49 2021


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

-----------------------------------------------------
SUMMARY

Clock Domain:               DQS[0]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DQS[1]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV
Required Period (ns):       12.500
Required Frequency (MHz):   80.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK
Required Period (ns):       6.250
Required Frequency (MHz):   160.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
Required Period (ns):       100.000
Required Frequency (MHz):   10.000
Worst Slack (ns):           94.540
Operating Conditions:       slow_lv_ht

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
Required Period (ns):       5.000
Required Frequency (MHz):   200.000
Worst Slack (ns):           0.957
Operating Conditions:       slow_lv_ht

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               REF_CLK_0
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           13.265
Operating Conditions:       slow_lv_ht

Clock Domain:               atck
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               REF_CLK_PAD_P
Required Period (ns):       10.000
Required Frequency (MHz):   100.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain DQS[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[0]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[0]

----------------------------------------------------

Clock Domain DQS[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[1]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[1]

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160_INT/U0_RGB1:A

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0

SET Register to Register

Path 1
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[23]:EN
  Delay (ns):              5.218
  Slack (ns):             94.540
  Arrival (ns):           11.034
  Required (ns):         105.574
  Setup (ns):              0.034
  Minimum Period (ns):     5.460
  Operating Conditions: slow_lv_ht

Path 2
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[7]:EN
  Delay (ns):              5.217
  Slack (ns):             94.541
  Arrival (ns):           11.033
  Required (ns):         105.574
  Setup (ns):              0.034
  Minimum Period (ns):     5.459
  Operating Conditions: slow_lv_ht

Path 3
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[3]:EN
  Delay (ns):              5.217
  Slack (ns):             94.541
  Arrival (ns):           11.033
  Required (ns):         105.574
  Setup (ns):              0.034
  Minimum Period (ns):     5.459
  Operating Conditions: slow_lv_ht

Path 4
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[22]:EN
  Delay (ns):              5.217
  Slack (ns):             94.541
  Arrival (ns):           11.033
  Required (ns):         105.574
  Setup (ns):              0.034
  Minimum Period (ns):     5.459
  Operating Conditions: slow_lv_ht

Path 5
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[6]:EN
  Delay (ns):              5.216
  Slack (ns):             94.542
  Arrival (ns):           11.032
  Required (ns):         105.574
  Setup (ns):              0.034
  Minimum Period (ns):     5.458
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To: si5344a_config_0/cfg_mem_rdata_ff[23]:EN
  data required time                                105.574
  data arrival time                          -       11.034
  slack                                              94.540
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.561          Clock generation
  3.561                        
               +     0.281          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  3.842                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  3.992                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.383          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  4.375                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.173          cell: ADLIB:GB
  4.548                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.427          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  4.975                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  5.034                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.782          net: PF_CCC_C0_0_OUT0_FABCLK_0
  5.816                        si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK (r)
               +     2.231          cell: ADLIB:RAM1K20_IP
  8.047                        si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_DOUT[3] (f)
               +     0.487          net: si5344a_config_0/cfg_mem_rdata[3]
  8.534                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2_4:A (f)
               +     0.136          cell: ADLIB:CFG2
  8.670                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2_4:Y (r)
               +     0.163          net: si5344a_config_0/m143_0_a2_4
  8.833                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2_16:D (r)
               +     0.200          cell: ADLIB:CFG4
  9.033                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2_16:Y (r)
               +     0.156          net: si5344a_config_0/m143_0_a2_16
  9.189                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2:A (r)
               +     0.200          cell: ADLIB:CFG4
  9.389                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2:Y (r)
               +     0.351          net: si5344a_config_0/N_264_mux
  9.740                        si5344a_config_0/cfg_state_ns_11_0_.m147_i_m2:C (r)
               +     0.142          cell: ADLIB:CFG3
  9.882                        si5344a_config_0/cfg_state_ns_11_0_.m147_i_m2:Y (f)
               +     0.155          net: si5344a_config_0/N_4019
  10.037                       si5344a_config_0/cfg_state_ns_11_0_.N_1617_i:A (f)
               +     0.151          cell: ADLIB:CFG3
  10.188                       si5344a_config_0/cfg_state_ns_11_0_.N_1617_i:Y (f)
               +     0.846          net: si5344a_config_0/N_1617_i
  11.034                       si5344a_config_0/cfg_mem_rdata_ff[23]:EN (f)
                                    
  11.034                       data arrival time
  ________________________________________________________
  Data required time calculation
  100.000                      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  100.000                      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.234          Clock generation
  103.234                      
               +     0.256          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  103.490                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  103.620                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.348          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  103.968                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.157          cell: ADLIB:GB
  104.125                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.386          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  104.511                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  104.563                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.546          net: PF_CCC_C0_0_OUT0_FABCLK_0
  105.109                      si5344a_config_0/cfg_mem_rdata_ff[23]:CLK (r)
               +     0.499          
  105.608                      clock reconvergence pessimism
               -     0.034          Library setup time: ADLIB:SLE
  105.574                      si5344a_config_0/cfg_mem_rdata_ff[23]:EN
                                    
  105.574                      data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[9]:D
  Delay (ns):              2.503
  Arrival (ns):            2.503
  Setup (ns):              0.000
  External Setup (ns):    -0.761
  Operating Conditions: fast_hv_lt

Path 2
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[16]:D
  Delay (ns):              2.463
  Arrival (ns):            2.463
  Setup (ns):              0.000
  External Setup (ns):    -0.801
  Operating Conditions: fast_hv_lt

Path 3
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[4]:D
  Delay (ns):              2.459
  Arrival (ns):            2.459
  Setup (ns):              0.000
  External Setup (ns):    -0.805
  Operating Conditions: fast_hv_lt

Path 4
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[18]:D
  Delay (ns):              2.458
  Arrival (ns):            2.458
  Setup (ns):              0.000
  External Setup (ns):    -0.806
  Operating Conditions: fast_hv_lt

Path 5
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[20]:D
  Delay (ns):              2.451
  Arrival (ns):            2.451
  Setup (ns):              0.000
  External Setup (ns):    -0.815
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: I2C_SDA
  To: si5344a_config_0/i2c_state[9]:D
  data required time                                    N/C
  data arrival time                          -        2.503
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        I2C_SDA (f)
               +     0.943          cell: ADLIB:IOPAD_BI
  0.943                        BIBUF_0/U_IOPAD:Y (f)
               +     0.000          net: BIBUF_0/YIN
  0.943                        BIBUF_0/U_IOBI:YIN (f)
               +     0.137          cell: ADLIB:IOBI_IB_OB_EB
  1.080                        BIBUF_0/U_IOBI:Y (f)
               +     0.780          net: BIBUF_0_Y
  1.860                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_i_o2_0[23]:B (f)
               +     0.033          cell: ADLIB:CFG2
  1.893                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_i_o2_0[23]:Y (r)
               +     0.235          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_569
  2.128                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_0_a2[4]:D (r)
               +     0.047          cell: ADLIB:CFG4
  2.175                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_0_a2[4]:Y (r)
               +     0.204          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_665
  2.379                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_0[9]:D (r)
               +     0.108          cell: ADLIB:CFG4
  2.487                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_0[9]:Y (r)
               +     0.016          net: si5344a_config_0/i2c_state_nss[15]
  2.503                        si5344a_config_0/i2c_state[9]:D (r)
                                    
  2.503                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     2.057          Clock generation
  N/C                          
               +     0.160          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.087          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.223          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.114          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.257          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.038          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.328          net: PF_CCC_C0_0_OUT0_FABCLK_0
  N/C                          si5344a_config_0/i2c_state[9]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          si5344a_config_0/i2c_state[9]:D


Operating Conditions : fast_hv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: si5344a_config_0/i2c_state[12]:CLK
  To:   I2C_SCL
  Delay (ns):              7.930
  Arrival (ns):           13.541
  Clock to Out (ns):      13.541
  Operating Conditions: slow_lv_ht

Path 2
  From: si5344a_config_0/i2c_state[21]:CLK
  To:   I2C_SCL
  Delay (ns):              7.852
  Arrival (ns):           13.463
  Clock to Out (ns):      13.463
  Operating Conditions: slow_lv_ht

Path 3
  From: si5344a_config_0/i2c_state[5]:CLK
  To:   I2C_SCL
  Delay (ns):              7.582
  Arrival (ns):           13.212
  Clock to Out (ns):      13.212
  Operating Conditions: slow_lv_ht

Path 4
  From: si5344a_config_0/i2c_state[10]:CLK
  To:   I2C_SCL
  Delay (ns):              7.123
  Arrival (ns):           12.753
  Clock to Out (ns):      12.753
  Operating Conditions: slow_lv_ht

Path 5
  From: si5344a_config_0/i2c_state[19]:CLK
  To:   I2C_SCL
  Delay (ns):              7.073
  Arrival (ns):           12.703
  Clock to Out (ns):      12.703
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: si5344a_config_0/i2c_state[12]:CLK
  To: I2C_SCL
  data required time                                    N/C
  data arrival time                          -       13.541
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.561          Clock generation
  3.561                        
               +     0.281          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  3.842                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  3.992                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.383          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  4.375                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.173          cell: ADLIB:GB
  4.548                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.427          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  4.975                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  5.034                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.577          net: PF_CCC_C0_0_OUT0_FABCLK_0
  5.611                        si5344a_config_0/i2c_state[12]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  5.812                        si5344a_config_0/i2c_state[12]:Q (r)
               +     0.354          net: si5344a_config_0/i2c_state_Z[12]
  6.166                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un14_si5344a_sdao_i_o2_RNO:A (r)
               +     0.120          cell: ADLIB:CFG2
  6.286                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un14_si5344a_sdao_i_o2_RNO:Y (r)
               +     0.117          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_1684_i
  6.403                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un14_si5344a_sdao_i_o2:A (r)
               +     0.120          cell: ADLIB:CFG2
  6.523                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un14_si5344a_sdao_i_o2:Y (r)
               +     0.453          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_576
  6.976                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/SI5344A_SDAO_u_i_o2:C (r)
               +     0.156          cell: ADLIB:CFG3
  7.132                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/SI5344A_SDAO_u_i_o2:Y (r)
               +     0.392          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_579_1
  7.524                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/SI5344A_SDAO_u_i_o2_RNI4BQB:B (r)
               +     0.078          cell: ADLIB:CFG3
  7.602                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/SI5344A_SDAO_u_i_o2_RNI4BQB:Y (r)
               +     0.406          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_579
  8.008                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2_3_0:C (r)
               +     0.157          cell: ADLIB:CFG3
  8.165                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2_3_0:Y (f)
               +     0.152          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2_3
  8.317                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0:B (f)
               +     0.236          cell: ADLIB:CFG4
  8.553                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0:Y (f)
               +     0.126          net: si5344a_config_0_SI5344A_SCL
  8.679                        INV_2:A (f)
               +     0.123          cell: ADLIB:CFG1
  8.802                        INV_2:Y (r)
               +     1.290          net: INV_2_Y
  10.092                       BIBUF_1/U_IOBI:E (r)
               +     0.210          cell: ADLIB:IOBI_IB_OB_EB
  10.302                       BIBUF_1/U_IOBI:EOUT (r)
               +     0.000          net: BIBUF_1/EOUT
  10.302                       BIBUF_1/U_IOPAD:E (r)
               +     3.239          cell: ADLIB:IOPAD_BI
  13.541                       BIBUF_1/U_IOPAD:PAD (r)
                                    
  13.541                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.234          Clock generation
  N/C                          
                                    
  N/C                          I2C_SCL (r)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[3]:ALn
  Delay (ns):              1.846
  Slack (ns):             97.795
  Arrival (ns):            7.503
  Required (ns):         105.298
  Recovery (ns):           0.209
  Minimum Period (ns):     2.205
  Skew (ns):               0.150
  Operating Conditions: slow_lv_ht

Path 2
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[1]:ALn
  Delay (ns):              1.846
  Slack (ns):             97.795
  Arrival (ns):            7.503
  Required (ns):         105.298
  Recovery (ns):           0.209
  Minimum Period (ns):     2.205
  Skew (ns):               0.150
  Operating Conditions: slow_lv_ht

Path 3
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[4]:ALn
  Delay (ns):              1.846
  Slack (ns):             97.796
  Arrival (ns):            7.503
  Required (ns):         105.299
  Recovery (ns):           0.209
  Minimum Period (ns):     2.204
  Skew (ns):               0.149
  Operating Conditions: slow_lv_ht

Path 4
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[0]:ALn
  Delay (ns):              1.846
  Slack (ns):             97.796
  Arrival (ns):            7.503
  Required (ns):         105.299
  Recovery (ns):           0.209
  Minimum Period (ns):     2.204
  Skew (ns):               0.149
  Operating Conditions: slow_lv_ht

Path 5
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/genblk3.empty_r:ALn
  Delay (ns):              1.844
  Slack (ns):             97.797
  Arrival (ns):            7.501
  Required (ns):         105.298
  Recovery (ns):           0.209
  Minimum Period (ns):     2.203
  Skew (ns):               0.150
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[3]:ALn
  data required time                                105.298
  data arrival time                          -        7.503
  slack                                              97.795
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.561          Clock generation
  3.561                        
               +     0.281          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  3.842                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  3.992                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.383          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  4.375                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.173          cell: ADLIB:GB
  4.548                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.427          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  4.975                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  5.034                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.623          net: PF_CCC_C0_0_OUT0_FABCLK_0
  5.657                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK (r)
               +     0.201          cell: ADLIB:SLE
  5.858                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:Q (r)
               +     1.645          net: CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff
  7.503                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[3]:ALn (r)
                                    
  7.503                        data arrival time
  ________________________________________________________
  Data required time calculation
  100.000                      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  100.000                      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.234          Clock generation
  103.234                      
               +     0.256          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  103.490                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  103.620                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.348          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  103.968                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.157          cell: ADLIB:GB
  104.125                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.382          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  104.507                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:A (r)
               +     0.052          cell: ADLIB:RGB
  104.559                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:Y (f)
               +     0.519          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1
  105.078                      si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[3]:CLK (r)
               +     0.429          
  105.507                      clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  105.298                      si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[3]:ALn
                                    
  105.298                      data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

SET Register to Register

Path 1
  From: ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[7]:CLK
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[3]:EN
  Delay (ns):              2.695
  Arrival (ns):            4.746
  Setup (ns):              0.128
  Minimum Period (ns):     2.888
  Operating Conditions: slow_lv_ht

Path 2
  From: ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[7]:CLK
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[1]:EN
  Delay (ns):              2.695
  Arrival (ns):            4.746
  Setup (ns):              0.128
  Minimum Period (ns):     2.888
  Operating Conditions: slow_lv_ht

Path 3
  From: ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[7]:CLK
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[2]:EN
  Delay (ns):              2.694
  Arrival (ns):            4.745
  Setup (ns):              0.128
  Minimum Period (ns):     2.887
  Operating Conditions: slow_lv_ht

Path 4
  From: ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[7]:CLK
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[0]:EN
  Delay (ns):              2.694
  Arrival (ns):            4.745
  Setup (ns):              0.128
  Minimum Period (ns):     2.887
  Operating Conditions: slow_lv_ht

Path 5
  From: ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[7]:CLK
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[5]:EN
  Delay (ns):              2.616
  Arrival (ns):            4.667
  Setup (ns):              0.128
  Minimum Period (ns):     2.811
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[7]:CLK
  To: ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[3]:EN
  data required time                                    N/C
  data arrival time                          -        4.746
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     0.267          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  0.267                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  0.417                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.387          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  0.804                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.175          cell: ADLIB:GB
  0.979                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.420          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  1.399                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  1.458                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.593          net: PF_CCC_C0_0_OUT1_FABCLK_0
  2.051                        ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[7]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.252                        ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[7]:Q (r)
               +     0.406          net: ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_Z[7]
  2.658                        ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o2[7]:A (r)
               +     0.156          cell: ADLIB:CFG2
  2.814                        ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o2[7]:Y (r)
               +     0.397          net: ident_coreinst/IICE_INST/b5_nUTGT/N_144
  3.211                        ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_a2:B (r)
               +     0.200          cell: ADLIB:CFG4
  3.411                        ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_a2:Y (r)
               +     0.409          net: ident_coreinst/IICE_INST/N_214
  3.820                        ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0:C (r)
               +     0.200          cell: ADLIB:CFG4
  4.020                        ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0:Y (r)
               +     0.136          net: ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF
  4.156                        ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_RNIMGRV:C (r)
               +     0.156          cell: ADLIB:CFG4
  4.312                        ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_RNIMGRV:Y (r)
               +     0.434          net: ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39se
  4.746                        ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[3]:EN (r)
                                    
  4.746                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     0.243          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.353          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.159          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.380          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.528          net: PF_CCC_C0_0_OUT1_FABCLK_0
  N/C                          ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[3]:CLK (r)
               +     0.141          
  N/C                          clock reconvergence pessimism
               -     0.128          Library setup time: ADLIB:SLE
  N/C                          ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[3]:EN


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: fmc_in[23]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[10]:D
  Delay (ns):              4.539
  Arrival (ns):            4.539
  Setup (ns):              0.000
  External Setup (ns):     2.674
  Operating Conditions: slow_lv_ht

Path 2
  From: fmc_in[22]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[11]:D
  Delay (ns):              4.527
  Arrival (ns):            4.527
  Setup (ns):              0.000
  External Setup (ns):     2.662
  Operating Conditions: slow_lv_ht

Path 3
  From: fmc_in[30]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[3]:D
  Delay (ns):              4.449
  Arrival (ns):            4.449
  Setup (ns):              0.000
  External Setup (ns):     2.589
  Operating Conditions: slow_lv_ht

Path 4
  From: fmc_in[31]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[2]:D
  Delay (ns):              4.266
  Arrival (ns):            4.266
  Setup (ns):              0.000
  External Setup (ns):     2.413
  Operating Conditions: slow_lv_ht

Path 5
  From: fmc_in[0]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[33]:D
  Delay (ns):              4.149
  Arrival (ns):            4.149
  Setup (ns):              0.000
  External Setup (ns):     2.290
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: fmc_in[23]
  To: ident_coreinst/IICE_INST/mdiclink_reg[10]:D
  data required time                                    N/C
  data arrival time                          -        4.539
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        fmc_in[23] (f)
               +     0.000          net: fmc_in[23]
  0.000                        fmc_in_ibuf[23]/U_IOPAD:PAD (f)
               +     1.220          cell: ADLIB:IOPAD_IN
  1.220                        fmc_in_ibuf[23]/U_IOPAD:Y (f)
               +     0.000          net: fmc_in_ibuf[23]/YIN
  1.220                        fmc_in_ibuf[23]/U_IOIN:YIN (f)
               +     0.338          cell: ADLIB:IOIN_IB_E
  1.558                        fmc_in_ibuf[23]/U_IOIN:Y (f)
               +     2.981          net: fmc_in_c[23]
  4.539                        ident_coreinst/IICE_INST/mdiclink_reg[10]:D (f)
                                    
  4.539                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     0.243          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.353          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.159          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.380          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.548          net: PF_CCC_C0_0_OUT1_FABCLK_0
  N/C                          ident_coreinst/IICE_INST/mdiclink_reg[10]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          ident_coreinst/IICE_INST/mdiclink_reg[10]:D


Operating Conditions : slow_lv_ht

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: system_top_0/fmc_out[2]:CLK
  To:   fmc_out[2]
  Delay (ns):              6.765
  Arrival (ns):            8.827
  Clock to Out (ns):       8.827
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/fmc_out[25]:CLK
  To:   fmc_out[25]
  Delay (ns):              6.669
  Arrival (ns):            8.733
  Clock to Out (ns):       8.733
  Operating Conditions: slow_lv_ht

Path 3
  From: system_top_0/fmc_out[3]:CLK
  To:   fmc_out[3]
  Delay (ns):              6.580
  Arrival (ns):            8.642
  Clock to Out (ns):       8.642
  Operating Conditions: slow_lv_ht

Path 4
  From: system_top_0/fmc_out[26]:CLK
  To:   fmc_out[26]
  Delay (ns):              6.539
  Arrival (ns):            8.603
  Clock to Out (ns):       8.603
  Operating Conditions: slow_lv_ht

Path 5
  From: system_top_0/fmc_out[24]:CLK
  To:   fmc_out[24]
  Delay (ns):              6.513
  Arrival (ns):            8.576
  Clock to Out (ns):       8.576
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/fmc_out[2]:CLK
  To: fmc_out[2]
  data required time                                    N/C
  data arrival time                          -        8.827
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     0.267          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  0.267                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  0.417                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.387          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  0.804                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.175          cell: ADLIB:GB
  0.979                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.420          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  1.399                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  1.458                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.604          net: PF_CCC_C0_0_OUT1_FABCLK_0
  2.062                        system_top_0/fmc_out[2]:CLK (r)
               +     0.194          cell: ADLIB:SLE
  2.256                        system_top_0/fmc_out[2]:Q (f)
               +     2.573          net: fmc_out_c[2]
  4.829                        fmc_out_obuf[2]/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  5.747                        fmc_out_obuf[2]/U_IOTRI:DOUT (f)
               +     0.000          net: fmc_out_obuf[2]/DOUT
  5.747                        fmc_out_obuf[2]/U_IOPAD:D (f)
               +     3.080          cell: ADLIB:IOPAD_TRI
  8.827                        fmc_out_obuf[2]/U_IOPAD:PAD (f)
               +     0.000          net: fmc_out[2]
  8.827                        fmc_out[2] (f)
                                    
  8.827                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
                                    
  N/C                          fmc_out[2] (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

No Path 

END SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

----------------------------------------------------

SET atck to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

No Path 

END SET atck to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

No Path 

END SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2

Info: The maximum frequency of this clock domain is limited by the period of pin PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:A

SET Register to Register

Path 1
  From: system_top_0/counter_2[10]:CLK
  To:   system_top_0/led[1]:D
  Delay (ns):              1.841
  Arrival (ns):            4.217
  Setup (ns):              0.000
  Minimum Period (ns):     1.913
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/counter_2[1]:CLK
  To:   system_top_0/led[1]:D
  Delay (ns):              1.839
  Arrival (ns):            4.215
  Setup (ns):              0.000
  Minimum Period (ns):     1.911
  Operating Conditions: slow_lv_ht

Path 3
  From: system_top_0/counter_2[10]:CLK
  To:   system_top_0/led[0]:D
  Delay (ns):              1.838
  Arrival (ns):            4.214
  Setup (ns):              0.000
  Minimum Period (ns):     1.909
  Operating Conditions: slow_lv_ht

Path 4
  From: system_top_0/counter_2[1]:CLK
  To:   system_top_0/led[0]:D
  Delay (ns):              1.836
  Arrival (ns):            4.212
  Setup (ns):              0.000
  Minimum Period (ns):     1.907
  Operating Conditions: slow_lv_ht

Path 5
  From: system_top_0/counter_2[24]:CLK
  To:   system_top_0/led[1]:D
  Delay (ns):              1.819
  Arrival (ns):            4.193
  Setup (ns):              0.000
  Minimum Period (ns):     1.889
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/counter_2[10]:CLK
  To: system_top_0/led[1]:D
  data required time                                    N/C
  data arrival time                          -        4.217
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
               +     0.567          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_8
  0.567                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  0.717                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:Y (r)
               +     0.396          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_NET
  1.113                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:A (r)
               +     0.176          cell: ADLIB:GB
  1.289                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:Y (r)
               +     0.419          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_Y
  1.708                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  1.767                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:Y (f)
               +     0.609          net: PF_CCC_C0_0_OUT2_FABCLK_0
  2.376                        system_top_0/counter_2[10]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.577                        system_top_0/counter_2[10]:Q (r)
               +     0.322          net: system_top_0/counter_2_Z[10]
  2.899                        system_top_0/fmc_in_1_0_I_33:D (r)
               +     0.247          cell: ADLIB:ARI1_CC
  3.146                        system_top_0/fmc_in_1_0_I_33:P (f)
               +     0.015          net: NET_CC_CONFIG434
  3.161                        system_top_0/fmc_in_1_0_I_1_CC_0:P[8] (f)
               +     0.216          cell: ADLIB:CC_CONFIG
  3.377                        system_top_0/fmc_in_1_0_I_1_CC_0:CO (f)
               +     0.000          net: CI_TO_CO413
  3.377                        system_top_0/fmc_in_1_0_I_1_CC_1:CI (f)
               +     0.196          cell: ADLIB:CC_CONFIG
  3.573                        system_top_0/fmc_in_1_0_I_1_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG485
  3.573                        system_top_0/fmc_in_1_0_I_99_FCINST1:CC (r)
               +     0.062          cell: ADLIB:FCEND_BUFF_CC
  3.635                        system_top_0/fmc_in_1_0_I_99_FCINST1:CO (r)
               +     0.465          net: system_top_0/fmc_in_1_0_data_tmp[16]
  4.100                        system_top_0/led_0[1]:A (r)
               +     0.094          cell: ADLIB:CFG2
  4.194                        system_top_0/led_0[1]:Y (f)
               +     0.023          net: system_top_0/led_0_Z[1]
  4.217                        system_top_0/led[1]:D (f)
                                    
  4.217                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
               +     0.516          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_8
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:Y (r)
               +     0.360          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:A (r)
               +     0.160          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:Y (r)
               +     0.378          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:Y (f)
               +     0.537          net: PF_CCC_C0_0_OUT2_FABCLK_0
  N/C                          system_top_0/led[1]:CLK (r)
               +     0.171          
  N/C                          clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          system_top_0/led[1]:D


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: fmc_in[22]
  To:   system_top_0/led[1]:D
  Delay (ns):              5.715
  Arrival (ns):            5.715
  Setup (ns):              0.000
  External Setup (ns):     3.582
  Operating Conditions: slow_lv_ht

Path 2
  From: fmc_in[22]
  To:   system_top_0/led[0]:D
  Delay (ns):              5.712
  Arrival (ns):            5.712
  Setup (ns):              0.000
  External Setup (ns):     3.578
  Operating Conditions: slow_lv_ht

Path 3
  From: fmc_in[0]
  To:   system_top_0/led[1]:D
  Delay (ns):              5.592
  Arrival (ns):            5.592
  Setup (ns):              0.000
  External Setup (ns):     3.459
  Operating Conditions: slow_lv_ht

Path 4
  From: fmc_in[0]
  To:   system_top_0/led[0]:D
  Delay (ns):              5.589
  Arrival (ns):            5.589
  Setup (ns):              0.000
  External Setup (ns):     3.455
  Operating Conditions: slow_lv_ht

Path 5
  From: fmc_in[23]
  To:   system_top_0/led[1]:D
  Delay (ns):              5.578
  Arrival (ns):            5.578
  Setup (ns):              0.000
  External Setup (ns):     3.445
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: fmc_in[22]
  To: system_top_0/led[1]:D
  data required time                                    N/C
  data arrival time                          -        5.715
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        fmc_in[22] (f)
               +     0.000          net: fmc_in[22]
  0.000                        fmc_in_ibuf[22]/U_IOPAD:PAD (f)
               +     1.213          cell: ADLIB:IOPAD_IN
  1.213                        fmc_in_ibuf[22]/U_IOPAD:Y (f)
               +     0.000          net: fmc_in_ibuf[22]/YIN
  1.213                        fmc_in_ibuf[22]/U_IOIN:YIN (f)
               +     0.338          cell: ADLIB:IOIN_IB_E
  1.551                        fmc_in_ibuf[22]/U_IOIN:Y (f)
               +     2.888          net: fmc_in_c[22]
  4.439                        system_top_0/fmc_in_1_0_I_69:B (f)
               +     0.234          cell: ADLIB:ARI1_CC
  4.673                        system_top_0/fmc_in_1_0_I_69:P (r)
               +     0.015          net: NET_CC_CONFIG458
  4.688                        system_top_0/fmc_in_1_0_I_1_CC_1:P[2] (r)
               +     0.383          cell: ADLIB:CC_CONFIG
  5.071                        system_top_0/fmc_in_1_0_I_1_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG485
  5.071                        system_top_0/fmc_in_1_0_I_99_FCINST1:CC (r)
               +     0.062          cell: ADLIB:FCEND_BUFF_CC
  5.133                        system_top_0/fmc_in_1_0_I_99_FCINST1:CO (r)
               +     0.465          net: system_top_0/fmc_in_1_0_data_tmp[16]
  5.598                        system_top_0/led_0[1]:A (r)
               +     0.094          cell: ADLIB:CFG2
  5.692                        system_top_0/led_0[1]:Y (f)
               +     0.023          net: system_top_0/led_0_Z[1]
  5.715                        system_top_0/led[1]:D (f)
                                    
  5.715                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
               +     0.516          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_8
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:Y (r)
               +     0.360          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:A (r)
               +     0.160          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:Y (r)
               +     0.378          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:Y (f)
               +     0.537          net: PF_CCC_C0_0_OUT2_FABCLK_0
  N/C                          system_top_0/led[1]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          system_top_0/led[1]:D


Operating Conditions : slow_lv_ht

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: system_top_0/led[0]:CLK
  To:   led[0]
  Delay (ns):              5.145
  Arrival (ns):            7.520
  Clock to Out (ns):       7.520
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/led[1]:CLK
  To:   led[1]
  Delay (ns):              4.790
  Arrival (ns):            7.164
  Clock to Out (ns):       7.164
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/led[0]:CLK
  To: led[0]
  data required time                                    N/C
  data arrival time                          -        7.520
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
               +     0.567          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_8
  0.567                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  0.717                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:Y (r)
               +     0.396          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_NET
  1.113                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:A (r)
               +     0.176          cell: ADLIB:GB
  1.289                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:Y (r)
               +     0.419          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_Y
  1.708                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  1.767                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:Y (f)
               +     0.608          net: PF_CCC_C0_0_OUT2_FABCLK_0
  2.375                        system_top_0/led[0]:CLK (r)
               +     0.190          cell: ADLIB:SLE
  2.565                        system_top_0/led[0]:Q (f)
               +     0.951          net: led_c[0]
  3.516                        led_obuf[0]/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  4.434                        led_obuf[0]/U_IOTRI:DOUT (f)
               +     0.000          net: led_obuf[0]/DOUT
  4.434                        led_obuf[0]/U_IOPAD:D (f)
               +     3.086          cell: ADLIB:IOPAD_TRI
  7.520                        led_obuf[0]/U_IOPAD:PAD (f)
               +     0.000          net: led[0]
  7.520                        led[0] (f)
                                    
  7.520                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
                                    
  N/C                          led[0] (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2

No Path 

END SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

SET Register to Register

Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.922
  Slack (ns):              0.957
  Arrival (ns):           13.902
  Required (ns):          14.859
  Setup (ns):              0.000
  Minimum Period (ns):     4.043
  Operating Conditions: slow_lv_ht

Path 2
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.896
  Slack (ns):              0.983
  Arrival (ns):           13.876
  Required (ns):          14.859
  Setup (ns):              0.000
  Minimum Period (ns):     4.017
  Operating Conditions: slow_lv_ht

Path 3
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:D
  Delay (ns):              3.861
  Slack (ns):              1.018
  Arrival (ns):           13.841
  Required (ns):          14.859
  Setup (ns):              0.000
  Minimum Period (ns):     3.982
  Operating Conditions: slow_lv_ht

Path 4
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.845
  Slack (ns):              1.034
  Arrival (ns):           13.825
  Required (ns):          14.859
  Setup (ns):              0.000
  Minimum Period (ns):     3.966
  Operating Conditions: slow_lv_ht

Path 5
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:D
  Delay (ns):              3.835
  Slack (ns):              1.044
  Arrival (ns):           13.815
  Required (ns):          14.859
  Setup (ns):              0.000
  Minimum Period (ns):     3.956
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  data required time                                 14.859
  data arrival time                          -       13.902
  slack                                               0.957
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     7.763          Clock generation
  7.763                        
               +     0.186          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  7.949                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  8.090                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.642          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  8.732                        PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.170          cell: ADLIB:GB
  8.902                        PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.425          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  9.327                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB6:A (r)
               +     0.059          cell: ADLIB:RGB
  9.386                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB6:Y (f)
               +     0.594          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB6_rgb_net_1
  9.980                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  10.181                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:Q (r)
               +     0.355          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_Z[5]
  10.536                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIA5N[4]:C (r)
               +     0.053          cell: ADLIB:CFG4
  10.589                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIA5N[4]:Y (r)
               +     0.478          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/r_N_4_mux
  11.067                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_10:D (r)
               +     0.142          cell: ADLIB:ARI1_CC
  11.209                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_10:P (f)
               +     0.016          net: NET_CC_CONFIG15059
  11.225                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_0:P[10] (f)
               +     0.225          cell: ADLIB:CC_CONFIG
  11.450                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_0:CO (f)
               +     0.017          net: CI_TO_CO15017
  11.467                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_1:CI (f)
               +     0.104          cell: ADLIB:CC_CONFIG
  11.571                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_1:CO (f)
               +     0.000          net: CI_TO_CO15018
  11.571                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_2:CI (f)
               +     0.063          cell: ADLIB:CC_CONFIG
  11.634                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_2:CC[0] (f)
               +     0.000          net: NET_CC_CONFIG15118
  11.634                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_FCINST1:CC (f)
               +     0.050          cell: ADLIB:FCEND_BUFF_CC
  11.684                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_FCINST1:CO (f)
               +     0.368          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_Z
  12.052                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl_1_sqmuxa_1:D (f)
               +     0.136          cell: ADLIB:CFG4
  12.188                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl_1_sqmuxa_1:Y (r)
               +     0.068          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl_1_sqmuxa_1_Z
  12.256                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAllOl_0_sqmuxa_1:D (r)
               +     0.053          cell: ADLIB:CFG4
  12.309                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAllOl_0_sqmuxa_1:Y (r)
               +     0.123          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAllOl_0_sqmuxa_1_sn
  12.432                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1[1]:D (r)
               +     0.090          cell: ADLIB:CFG4
  12.522                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1[1]:Y (r)
               +     0.253          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_Z[1]
  12.775                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNI4M9U1[1]:B (r)
               +     0.094          cell: ADLIB:ARI1_CC
  12.869                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNI4M9U1[1]:P (f)
               +     0.016          net: NET_CC_CONFIG6149
  12.885                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNI1Q4V[0]_CC_0:P[1] (f)
               +     0.417          cell: ADLIB:CC_CONFIG
  13.302                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNI1Q4V[0]_CC_0:CC[4] (r)
               +     0.000          net: NET_CC_CONFIG6164
  13.302                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIJTJ54[4]:CC (r)
               +     0.062          cell: ADLIB:ARI1_CC
  13.364                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIJTJ54[4]:S (r)
               +     0.463          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/N_1487
  13.827                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl[4]:A (r)
               +     0.053          cell: ADLIB:CFG2
  13.880                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl[4]:Y (r)
               +     0.022          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl_Z[4]
  13.902                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D (r)
                                    
  13.902                       data arrival time
  ________________________________________________________
  Data required time calculation
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.470          Clock generation
  11.470                       
               +     0.169          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  11.639                       PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  11.761                       PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.584          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  12.345                       PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.155          cell: ADLIB:GB
  12.500                       PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.388          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  12.888                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB8:A (r)
               +     0.052          cell: ADLIB:RGB
  12.940                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB8:Y (f)
               +     0.511          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB8_rgb_net_1
  13.451                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:CLK (r)
               +     1.408          
  14.859                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  14.859                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
                                    
  14.859                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[10]:ALn
  Delay (ns):              2.833
  Slack (ns):              1.886
  Arrival (ns):           12.790
  Required (ns):          14.676
  Recovery (ns):           0.209
  Minimum Period (ns):     3.114
  Skew (ns):               0.072
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[12]:ALn
  Delay (ns):              2.832
  Slack (ns):              1.887
  Arrival (ns):           12.789
  Required (ns):          14.676
  Recovery (ns):           0.209
  Minimum Period (ns):     3.113
  Skew (ns):               0.072
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o[2]:ALn
  Delay (ns):              2.828
  Slack (ns):              1.887
  Arrival (ns):           12.785
  Required (ns):          14.672
  Recovery (ns):           0.209
  Minimum Period (ns):     3.113
  Skew (ns):               0.076
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o[10]:ALn
  Delay (ns):              2.828
  Slack (ns):              1.887
  Arrival (ns):           12.785
  Required (ns):          14.672
  Recovery (ns):           0.209
  Minimum Period (ns):     3.113
  Skew (ns):               0.076
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o[0]:ALn
  Delay (ns):              2.828
  Slack (ns):              1.887
  Arrival (ns):           12.785
  Required (ns):          14.672
  Recovery (ns):           0.209
  Minimum Period (ns):     3.113
  Skew (ns):               0.076
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[10]:ALn
  data required time                                 14.676
  data arrival time                          -       12.790
  slack                                               1.886
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     7.763          Clock generation
  7.763                        
               +     0.186          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  7.949                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  8.090                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.642          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  8.732                        PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.170          cell: ADLIB:GB
  8.902                        PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.412          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  9.314                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB11:A (r)
               +     0.059          cell: ADLIB:RGB
  9.373                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB11:Y (f)
               +     0.584          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB11_rgb_net_1
  9.957                        PF_RESET_0/PF_RESET_0/dff_15_rep:CLK (r)
               +     0.201          cell: ADLIB:SLE
  10.158                       PF_RESET_0/PF_RESET_0/dff_15_rep:Q (r)
               +     1.390          net: PF_RESET_0/PF_RESET_0/dff_15_rep_Z
  11.548                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3:A (r)
               +     0.129          cell: ADLIB:GB
  11.677                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3:Y (r)
               +     0.426          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_Y
  12.103                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB3:A (r)
               +     0.059          cell: ADLIB:RGB
  12.162                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB3:Y (f)
               +     0.628          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB3_rgb_net_1
  12.790                       CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[10]:ALn (r)
                                    
  12.790                       data arrival time
  ________________________________________________________
  Data required time calculation
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.470          Clock generation
  11.470                       
               +     0.169          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  11.639                       PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  11.761                       PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.584          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  12.345                       PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.155          cell: ADLIB:GB
  12.500                       PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.384          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  12.884                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10:A (r)
               +     0.052          cell: ADLIB:RGB
  12.936                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10:Y (f)
               +     0.541          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10_rgb_net_1
  13.477                       CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[10]:CLK (r)
               +     1.408          
  14.885                       clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  14.676                       CoreDMA_IO_CTRL_0/axi_io_ctrl_0/dma0_data_cnt[10]:ALn
                                    
  14.676                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[39]:ALn
  Delay (ns):             13.204
  Arrival (ns):           13.204
  Recovery (ns):           0.209
  External Recovery (ns):   4.948
  Operating Conditions: slow_lv_ht

Path 2
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[38]:ALn
  Delay (ns):             13.204
  Arrival (ns):           13.204
  Recovery (ns):           0.209
  External Recovery (ns):   4.948
  Operating Conditions: slow_lv_ht

Path 3
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[34]:ALn
  Delay (ns):             13.204
  Arrival (ns):           13.204
  Recovery (ns):           0.209
  External Recovery (ns):   4.948
  Operating Conditions: slow_lv_ht

Path 4
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[33]:ALn
  Delay (ns):             13.204
  Arrival (ns):           13.204
  Recovery (ns):           0.209
  External Recovery (ns):   4.948
  Operating Conditions: slow_lv_ht

Path 5
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[20]:ALn
  Delay (ns):             13.204
  Arrival (ns):           13.204
  Recovery (ns):           0.209
  External Recovery (ns):   4.948
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[39]:ALn
  data required time                                    N/C
  data arrival time                          -       13.204
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     6.569          net: USER_RESETN_c
  8.237                        AND3_0:C (r)
               +     0.156          cell: ADLIB:CFG3
  8.393                        AND3_0:Y (r)
               +     4.811          net: AND3_0_Y
  13.204                       PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[39]:ALn (r)
                                    
  13.204                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.470          Clock generation
  N/C                          
               +     0.169          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.584          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.155          cell: ADLIB:GB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.392          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.521          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[39]:CLK (r)
               -     0.209          Library recovery time: ADLIB:SLE
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[39]:ALn


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:HS_IO_CLK[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:RX_DQS_90[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin PF_DDR4_SS_0/CCC_0/pll_inst_0:PHASE_ROTATE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

----------------------------------------------------

Clock Domain REF_CLK_0

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_CLK

SET Register to Register

Path 1
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/SIZEReg[1]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[5]:D
  Delay (ns):              6.666
  Slack (ns):             13.265
  Arrival (ns):            9.754
  Required (ns):          23.019
  Setup (ns):              0.000
  Minimum Period (ns):     6.735
  Operating Conditions: slow_lv_ht

Path 2
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[2]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[5]:D
  Delay (ns):              6.651
  Slack (ns):             13.302
  Arrival (ns):            9.732
  Required (ns):          23.034
  Setup (ns):              0.000
  Minimum Period (ns):     6.698
  Operating Conditions: slow_lv_ht

Path 3
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[3]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[5]:D
  Delay (ns):              6.624
  Slack (ns):             13.328
  Arrival (ns):            9.706
  Required (ns):          23.034
  Setup (ns):              0.000
  Minimum Period (ns):     6.672
  Operating Conditions: slow_lv_ht

Path 4
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/SIZEReg[1]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[6]:D
  Delay (ns):              6.588
  Slack (ns):             13.343
  Arrival (ns):            9.676
  Required (ns):          23.019
  Setup (ns):              0.000
  Minimum Period (ns):     6.657
  Operating Conditions: slow_lv_ht

Path 5
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/SIZEReg[1]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[7]:D
  Delay (ns):              6.576
  Slack (ns):             13.357
  Arrival (ns):            9.664
  Required (ns):          23.021
  Setup (ns):              0.000
  Minimum Period (ns):     6.643
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/SIZEReg[1]:CLK
  To: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[5]:D
  data required time                                 23.019
  data arrival time                          -        9.754
  slack                                              13.265
  ________________________________________________________
  Data arrival time calculation
  0.000                        REF_CLK_0
               +     0.000          Clock source
  0.000                        REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  0.000                        REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.609          cell: ADLIB:IOPAD_IN
  0.609                        REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.399          net: REF_CLK_0_ibuf/YIN
  1.008                        CLKINT_0/U0_IOBA:A (r)
               +     0.145          cell: ADLIB:ICB_CLKINT
  1.153                        CLKINT_0/U0_IOBA:Y (r)
               +     0.639          net: CLKINT_0/U0_IOBA_net
  1.792                        CLKINT_0:A (r)
               +     0.179          cell: ADLIB:GB
  1.971                        CLKINT_0:Y (r)
               +     0.435          net: CLKINT_0/U0_Y
  2.406                        CLKINT_0/U0_RGB1_RGB0:A (r)
               +     0.059          cell: ADLIB:RGB
  2.465                        CLKINT_0/U0_RGB1_RGB0:Y (f)
               +     0.623          net: CLKINT_0/U0_RGB1_RGB0_rgb_net_1
  3.088                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/SIZEReg[1]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  3.289                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/SIZEReg[1]:Q (r)
               +     0.952          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/AXISize[1]
  4.241                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d84_1:B (r)
               +     0.051          cell: ADLIB:CFG2
  4.292                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d84_1:Y (f)
               +     0.416          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d84_i_1
  4.708                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d84:A (f)
               +     0.052          cell: ADLIB:CFG2
  4.760                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d84:Y (f)
               +     0.469          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d84_Z
  5.229                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d84_RNI9S0P:A (f)
               +     0.151          cell: ADLIB:CFG2
  5.380                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d84_RNI9S0P:Y (f)
               +     0.337          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_146_i
  5.717                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HSIZEInt_d38_0_o3_i_o2:A (f)
               +     0.085          cell: ADLIB:CFG2
  5.802                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HSIZEInt_d38_0_o3_i_o2:Y (f)
               +     0.210          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_63
  6.012                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_1_0_a3_0:B (f)
               +     0.091          cell: ADLIB:CFG2
  6.103                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_1_0_a3_0:Y (r)
               +     0.159          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_210
  6.262                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_1_0_0:B (r)
               +     0.200          cell: ADLIB:CFG4
  6.462                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_1_0_0:Y (r)
               +     0.422          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d_3_sqmuxa_1_i
  6.884                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d_0_sqmuxa_15:A (r)
               +     0.156          cell: ADLIB:CFG2
  7.040                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d_0_sqmuxa_15:Y (r)
               +     0.315          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d_0_sqmuxa_15_Z
  7.355                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f1_2[1]:C (r)
               +     0.053          cell: ADLIB:CFG4
  7.408                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f1_2[1]:Y (r)
               +     0.397          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f1_2_Z[1]
  7.805                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f0[1]:C (r)
               +     0.238          cell: ADLIB:CFG4
  8.043                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f0[1]:Y (r)
               +     0.515          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f0_Z[1]
  8.558                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f0_RNIG6S56[1]:B (r)
               +     0.094          cell: ADLIB:ARI1_CC
  8.652                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f0_RNIG6S56[1]:P (f)
               +     0.016          net: NET_CC_CONFIG15597
  8.668                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_RNI01KD2[0]_CC_0:P[1] (f)
               +     0.445          cell: ADLIB:CC_CONFIG
  9.113                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_RNI01KD2[0]_CC_0:CC[5] (r)
               +     0.000          net: NET_CC_CONFIG15616
  9.113                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_RNIMKPLK4[5]:CC (r)
               +     0.062          cell: ADLIB:ARI1_CC
  9.175                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_RNIMKPLK4[5]:S (r)
               +     0.378          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_1798
  9.553                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d[5]:A (r)
               +     0.171          cell: ADLIB:CFG3
  9.724                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d[5]:Y (r)
               +     0.030          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d_Z[5]
  9.754                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[5]:D (r)
                                    
  9.754                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       REF_CLK_0
               +     0.000          Clock source
  20.000                       REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  20.000                       REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.528          cell: ADLIB:IOPAD_IN
  20.528                       REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.363          net: REF_CLK_0_ibuf/YIN
  20.891                       CLKINT_0/U0_IOBA:A (r)
               +     0.126          cell: ADLIB:ICB_CLKINT
  21.017                       CLKINT_0/U0_IOBA:Y (r)
               +     0.583          net: CLKINT_0/U0_IOBA_net
  21.600                       CLKINT_0:A (r)
               +     0.163          cell: ADLIB:GB
  21.763                       CLKINT_0:Y (r)
               +     0.392          net: CLKINT_0/U0_Y
  22.155                       CLKINT_0/U0_RGB1_RGB0:A (r)
               +     0.052          cell: ADLIB:RGB
  22.207                       CLKINT_0/U0_RGB1_RGB0:Y (f)
               +     0.554          net: CLKINT_0/U0_RGB1_RGB0_rgb_net_1
  22.761                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[5]:CLK (r)
               +     0.258          
  23.019                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  23.019                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[5]:D
                                    
  23.019                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoWrite_f1:ALn
  Delay (ns):              3.026
  Slack (ns):             16.660
  Arrival (ns):            6.102
  Required (ns):          22.762
  Recovery (ns):           0.209
  Minimum Period (ns):     3.340
  Skew (ns):               0.105
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoSpace[2]:ALn
  Delay (ns):              3.026
  Slack (ns):             16.660
  Arrival (ns):            6.102
  Required (ns):          22.762
  Recovery (ns):           0.209
  Minimum Period (ns):     3.340
  Skew (ns):               0.105
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoSpace[0]:ALn
  Delay (ns):              3.026
  Slack (ns):             16.660
  Arrival (ns):            6.102
  Required (ns):          22.762
  Recovery (ns):           0.209
  Minimum Period (ns):     3.340
  Skew (ns):               0.105
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoEmpty:ALn
  Delay (ns):              3.026
  Slack (ns):             16.660
  Arrival (ns):            6.102
  Required (ns):          22.762
  Recovery (ns):           0.209
  Minimum Period (ns):     3.340
  Skew (ns):               0.105
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoFull:ALn
  Delay (ns):              3.025
  Slack (ns):             16.661
  Arrival (ns):            6.101
  Required (ns):          22.762
  Recovery (ns):           0.209
  Minimum Period (ns):     3.339
  Skew (ns):               0.105
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoWrite_f1:ALn
  data required time                                 22.762
  data arrival time                          -        6.102
  slack                                              16.660
  ________________________________________________________
  Data arrival time calculation
  0.000                        REF_CLK_0
               +     0.000          Clock source
  0.000                        REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  0.000                        REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.609          cell: ADLIB:IOPAD_IN
  0.609                        REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.399          net: REF_CLK_0_ibuf/YIN
  1.008                        CLKINT_0/U0_IOBA:A (r)
               +     0.145          cell: ADLIB:ICB_CLKINT
  1.153                        CLKINT_0/U0_IOBA:Y (r)
               +     0.639          net: CLKINT_0/U0_IOBA_net
  1.792                        CLKINT_0:A (r)
               +     0.179          cell: ADLIB:GB
  1.971                        CLKINT_0:Y (r)
               +     0.435          net: CLKINT_0/U0_Y
  2.406                        CLKINT_0/U0_RGB1_RGB0:A (r)
               +     0.059          cell: ADLIB:RGB
  2.465                        CLKINT_0/U0_RGB1_RGB0:Y (f)
               +     0.611          net: CLKINT_0/U0_RGB1_RGB0_rgb_net_1
  3.076                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK (r)
               +     0.201          cell: ADLIB:SLE
  3.277                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:Q (r)
               +     2.825          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset
  6.102                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoWrite_f1:ALn (r)
                                    
  6.102                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       REF_CLK_0
               +     0.000          Clock source
  20.000                       REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  20.000                       REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.528          cell: ADLIB:IOPAD_IN
  20.528                       REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.363          net: REF_CLK_0_ibuf/YIN
  20.891                       CLKINT_0/U0_IOBA:A (r)
               +     0.126          cell: ADLIB:ICB_CLKINT
  21.017                       CLKINT_0/U0_IOBA:Y (r)
               +     0.583          net: CLKINT_0/U0_IOBA_net
  21.600                       CLKINT_0:A (r)
               +     0.163          cell: ADLIB:GB
  21.763                       CLKINT_0:Y (r)
               +     0.389          net: CLKINT_0/U0_Y
  22.152                       CLKINT_0/U0_RGB1_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  22.204                       CLKINT_0/U0_RGB1_RGB1:Y (f)
               +     0.552          net: CLKINT_0/U0_RGB1_RGB1_rgb_net_1
  22.756                       AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoWrite_f1:CLK (r)
               +     0.215          
  22.971                       clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  22.762                       AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoWrite_f1:ALn
                                    
  22.762                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to REF_CLK_0

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to REF_CLK_0

----------------------------------------------------

Clock Domain atck

SET Register to Register

Path 1
  From: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):             10.980
  Arrival (ns):           10.980
  Setup (ns):              2.405
  Minimum Period (ns):    13.385
  Operating Conditions: slow_lv_lt

Path 2
  From: ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):              3.713
  Arrival (ns):            8.533
  Setup (ns):              2.405
  Minimum Period (ns):    21.876
  Operating Conditions: slow_lv_lt

Path 3
  From: ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):              3.513
  Arrival (ns):            8.355
  Setup (ns):              2.405
  Minimum Period (ns):    21.520
  Operating Conditions: slow_lv_lt

Path 4
  From: ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):              3.497
  Arrival (ns):            8.321
  Setup (ns):              2.405
  Minimum Period (ns):    21.452
  Operating Conditions: slow_lv_lt

Path 5
  From: ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):              3.358
  Arrival (ns):            8.194
  Setup (ns):              2.405
  Minimum Period (ns):    21.198
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK
  To: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  data required time                                    N/C
  data arrival time                          -       10.980
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atck
               +     0.000          Clock source
  0.000                        atck (f)
               +     0.000          net: atck
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK (f)
               +     3.276          cell: ADLIB:UJTAG_SEC
  3.276                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UIREG[1] (f)
               +     1.628          net: ident_coreinst/b6_uS_MrX[0]_UIREG_1
  4.904                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_1:A (f)
               +     0.245          cell: ADLIB:CFG1D
  5.149                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_1:Y (f)
               +     0.139          net: ident_coreinst/b6_uS_MrX[0]_UIREG_1_2
  5.288                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_1:A (f)
               +     0.245          cell: ADLIB:CFG1D
  5.533                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_1:Y (f)
               +     0.435          net: ident_coreinst/b6_uS_MrX[0]_UIREG_1_3
  5.968                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_1:A (f)
               +     0.192          cell: ADLIB:CFG1D
  6.160                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_1:Y (f)
               +     0.524          net: ident_coreinst/b6_uS_MrX[0]
  6.684                        ident_coreinst/comm_block_INST/jtagi/b9_96_cLqgOF3:A (f)
               +     0.192          cell: ADLIB:CFG4
  6.876                        ident_coreinst/comm_block_INST/jtagi/b9_96_cLqgOF3:Y (f)
               +     0.169          net: ident_coreinst/b9_96_cLqgOF3
  7.045                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PbTt39_ab_0_a2_1:B (f)
               +     0.145          cell: ADLIB:CFG4
  7.190                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PbTt39_ab_0_a2_1:Y (f)
               +     0.383          net: ident_coreinst/IICE_INST/N_49
  7.573                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PKFoLX_ab_0_a2:B (f)
               +     0.047          cell: ADLIB:CFG4
  7.620                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PKFoLX_ab_0_a2:Y (f)
               +     0.823          net: ident_coreinst/IICE_INST/b9_PKFoLX_ab
  8.443                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_4:C (f)
               +     0.145          cell: ADLIB:CFG4
  8.588                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_4:Y (f)
               +     0.309          net: ident_coreinst/b3_PLF_0_4
  8.897                        ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1:C (f)
               +     0.130          cell: ADLIB:CFG4
  9.027                        ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1:Y (r)
               +     0.245          net: ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_0
  9.272                        ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:B (r)
               +     0.046          cell: ADLIB:CFG3
  9.318                        ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:Y (f)
               +     0.065          net: ident_coreinst/comm_block_INST/b6_PLF_Bq
  9.383                        ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:C (f)
               +     0.077          cell: ADLIB:CFG4
  9.460                        ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:Y (f)
               +     1.520          net: ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_Z
  10.980                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO (f)
                                    
  10.980                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (f)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK (f)
               +     0.000          
  N/C                          clock reconvergence pessimism
               -     2.405          Library setup time: ADLIB:UJTAG_SEC
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO


Operating Conditions : slow_lv_lt

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 to atck

No Path 

END SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 to atck

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain REF_CLK_PAD_P

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

