Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Mon Nov 27 22:51:16 2017
| Host             : Berna running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.752 |
| Dynamic (W)              | 1.619 |
| Device Static (W)        | 0.133 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 64.8  |
| Junction Temperature (C) | 45.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.039 |        4 |       --- |             --- |
| Slice Logic              |     0.014 |    21355 |       --- |             --- |
|   LUT as Logic           |     0.012 |     6656 |     17600 |           37.82 |
|   Register               |     0.001 |     9721 |     35200 |           27.62 |
|   LUT as Distributed RAM |    <0.001 |      636 |      6000 |           10.60 |
|   LUT as Shift Register  |    <0.001 |      626 |      6000 |           10.43 |
|   CARRY4                 |    <0.001 |      214 |      4400 |            4.86 |
|   F7/F8 Muxes            |    <0.001 |       99 |     17600 |            0.56 |
|   Others                 |     0.000 |     1298 |       --- |             --- |
| Signals                  |     0.019 |    15145 |       --- |             --- |
| Block RAM                |     0.026 |     21.5 |        60 |           35.83 |
| I/O                      |    <0.001 |        9 |       100 |            9.00 |
| PS7                      |     1.519 |        1 |       --- |             --- |
| Static Power             |     0.133 |          |           |                 |
| Total                    |     1.752 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.105 |       0.097 |      0.008 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.743 |       0.713 |      0.031 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]            |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------+-----------+
| Name                                                                                    | Power (W) |
+-----------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                          |     1.619 |
|   btn_tri_iobuf_0                                                                       |    <0.001 |
|   dbg_hub                                                                               |     0.003 |
|     inst                                                                                |     0.003 |
|       BSCANID.u_xsdbm_id                                                                |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                            |     0.002 |
|           U_ICON_INTERFACE                                                              |     0.001 |
|             U_CMD1                                                                      |    <0.001 |
|             U_CMD2                                                                      |    <0.001 |
|             U_CMD3                                                                      |    <0.001 |
|             U_CMD4                                                                      |    <0.001 |
|             U_CMD5                                                                      |    <0.001 |
|             U_CMD6_RD                                                                   |    <0.001 |
|               U_RD_FIFO                                                                 |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                   |    <0.001 |
|                   inst_fifo_gen                                                         |    <0.001 |
|                     gconvfifo.rf                                                        |    <0.001 |
|                       grf.rf                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                           gr1.gr1_int.rfwft                                             |    <0.001 |
|                           gras.rsts                                                     |    <0.001 |
|                           rpntr                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                           gwas.wsts                                                     |    <0.001 |
|                           wpntr                                                         |    <0.001 |
|                         gntv_or_sync_fifo.mem                                           |    <0.001 |
|                           gdm.dm_gen.dm                                                 |    <0.001 |
|                             RAM_reg_0_15_0_5                                            |    <0.001 |
|                             RAM_reg_0_15_12_15                                          |    <0.001 |
|                             RAM_reg_0_15_6_11                                           |    <0.001 |
|                         rstblk                                                          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |    <0.001 |
|             U_CMD6_WR                                                                   |    <0.001 |
|               U_WR_FIFO                                                                 |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                   |    <0.001 |
|                   inst_fifo_gen                                                         |    <0.001 |
|                     gconvfifo.rf                                                        |    <0.001 |
|                       grf.rf                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                           gras.rsts                                                     |    <0.001 |
|                           rpntr                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                           gwas.wsts                                                     |    <0.001 |
|                           wpntr                                                         |    <0.001 |
|                         gntv_or_sync_fifo.mem                                           |    <0.001 |
|                           gdm.dm_gen.dm                                                 |    <0.001 |
|                             RAM_reg_0_15_0_5                                            |    <0.001 |
|                             RAM_reg_0_15_12_15                                          |    <0.001 |
|                             RAM_reg_0_15_6_11                                           |    <0.001 |
|                         rstblk                                                          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |    <0.001 |
|             U_CMD7_CTL                                                                  |    <0.001 |
|             U_CMD7_STAT                                                                 |    <0.001 |
|             U_STATIC_STATUS                                                             |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                     |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                         |    <0.001 |
|             U_RD_ABORT_FLAG                                                             |    <0.001 |
|             U_RD_REQ_FLAG                                                               |    <0.001 |
|             U_TIMER                                                                     |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                 |    <0.001 |
|         CORE_XSDB.U_ICON                                                                |    <0.001 |
|           U_CMD                                                                         |    <0.001 |
|           U_STAT                                                                        |    <0.001 |
|           U_SYNC                                                                        |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                 |    <0.001 |
|   system_i                                                                              |     1.593 |
|     axi_bram_ctrl_0                                                                     |     0.003 |
|       U0                                                                                |     0.003 |
|         gext_inst.abcv4_0_ext_inst                                                      |     0.003 |
|           GEN_AXI4.I_FULL_AXI                                                           |     0.003 |
|             GEN_ARB.I_SNG_PORT                                                          |    <0.001 |
|             I_RD_CHNL                                                                   |     0.001 |
|               I_WRAP_BRST                                                               |    <0.001 |
|             I_WR_CHNL                                                                   |    <0.001 |
|               BID_FIFO                                                                  |    <0.001 |
|               I_WRAP_BRST                                                               |    <0.001 |
|     axi_bram_ctrl_0_bram                                                                |     0.023 |
|       U0                                                                                |     0.023 |
|         inst_blk_mem_gen                                                                |     0.023 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                         |     0.023 |
|             valid.cstr                                                                  |     0.023 |
|               ramloop[0].ram.r                                                          |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[10].ram.r                                                         |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[11].ram.r                                                         |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[12].ram.r                                                         |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[13].ram.r                                                         |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[14].ram.r                                                         |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[15].ram.r                                                         |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[1].ram.r                                                          |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[2].ram.r                                                          |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[3].ram.r                                                          |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[4].ram.r                                                          |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[5].ram.r                                                          |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[6].ram.r                                                          |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[7].ram.r                                                          |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[8].ram.r                                                          |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|               ramloop[9].ram.r                                                          |     0.001 |
|                 prim_noinit.ram                                                         |     0.001 |
|     axi_cdma_0                                                                          |     0.007 |
|       U0                                                                                |     0.007 |
|         GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP                                              |     0.007 |
|           GEN_DM_FULL.I_DATAMOVER_FULL                                                  |     0.006 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                           |     0.002 |
|               I_ADDR_CNTL                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|               I_CMD_STATUS                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                      |    <0.001 |
|                 I_CMD_FIFO                                                              |    <0.001 |
|               I_MSTR_PCC                                                                |     0.001 |
|               I_RD_DATA_CNTL                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|               I_RD_STATUS_CNTLR                                                         |    <0.001 |
|               I_RESET                                                                   |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                           |     0.003 |
|               GEN_INCLUDE_PCC.I_MSTR_PCC                                                |     0.002 |
|               I_ADDR_CNTL                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|               I_CMD_STATUS                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                      |    <0.001 |
|                 I_CMD_FIFO                                                              |    <0.001 |
|               I_RESET                                                                   |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                      |    <0.001 |
|               I_WR_DATA_CNTL                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                         |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|           I_SIMPLE_DMA_CNTLR                                                            |    <0.001 |
|           I_SIMPLE_REG_MODULE                                                           |    <0.001 |
|             I_AXI_LITE                                                                  |    <0.001 |
|             I_REGISTER_BLOCK                                                            |    <0.001 |
|           I_SIMPLE_RST_MODULE                                                           |    <0.001 |
|             I_SOFT_RST_CLR_PULSE                                                        |    <0.001 |
|             I_SOFT_RST_POS_EDGE_DTCT                                                    |    <0.001 |
|             I_SOFT_RST_PULSEGEN                                                         |    <0.001 |
|     axi_gpio_0                                                                          |    <0.001 |
|       U0                                                                                |    <0.001 |
|         AXI_LITE_IPIF_I                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                            |    <0.001 |
|             I_DECODER                                                                   |    <0.001 |
|         gpio_core_1                                                                     |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                   |    <0.001 |
|     axi_gpio_1                                                                          |    <0.001 |
|       U0                                                                                |    <0.001 |
|         AXI_LITE_IPIF_I                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                            |    <0.001 |
|             I_DECODER                                                                   |    <0.001 |
|         gpio_core_1                                                                     |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                   |    <0.001 |
|     axi_smc                                                                             |     0.031 |
|       inst                                                                              |     0.031 |
|         clk_map                                                                         |    <0.001 |
|           psr_aclk                                                                      |    <0.001 |
|             U0                                                                          |    <0.001 |
|               EXT_LPF                                                                   |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                               |    <0.001 |
|               SEQ                                                                       |    <0.001 |
|                 SEQ_COUNTER                                                             |    <0.001 |
|         m00_exit_pipeline                                                               |     0.005 |
|           m00_exit                                                                      |     0.005 |
|             inst                                                                        |     0.005 |
|               ar_reg                                                                    |    <0.001 |
|               aw_reg                                                                    |    <0.001 |
|               b_reg                                                                     |    <0.001 |
|               exit_inst                                                                 |    <0.001 |
|                 b_cmd_split                                                             |    <0.001 |
|                 r_cmd_fifo                                                              |    <0.001 |
|                   gen_srls[10].srl_nx1                                                  |    <0.001 |
|                   gen_srls[11].srl_nx1                                                  |    <0.001 |
|                   gen_srls[12].srl_nx1                                                  |    <0.001 |
|                   gen_srls[13].srl_nx1                                                  |    <0.001 |
|                   gen_srls[14].srl_nx1                                                  |    <0.001 |
|                   gen_srls[15].srl_nx1                                                  |    <0.001 |
|                   gen_srls[1].srl_nx1                                                   |    <0.001 |
|                   gen_srls[2].srl_nx1                                                   |    <0.001 |
|                   gen_srls[3].srl_nx1                                                   |    <0.001 |
|                   gen_srls[4].srl_nx1                                                   |    <0.001 |
|                   gen_srls[5].srl_nx1                                                   |    <0.001 |
|                   gen_srls[6].srl_nx1                                                   |    <0.001 |
|                   gen_srls[7].srl_nx1                                                   |    <0.001 |
|                   gen_srls[8].srl_nx1                                                   |    <0.001 |
|                   gen_srls[9].srl_nx1                                                   |    <0.001 |
|                 r_cmd_split                                                             |    <0.001 |
|                 w_cmd_fifo                                                              |    <0.001 |
|                   gen_srls[1].srl_nx1                                                   |    <0.001 |
|               r_reg                                                                     |     0.001 |
|               splitter_inst                                                             |     0.002 |
|                 gen_axi3.axi3_conv_inst                                                 |     0.002 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                   |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                             |    <0.001 |
|                       gen_srls[0].srl_nx1                                               |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                 |    <0.001 |
|                   USE_WRITE.write_addr_inst                                             |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                |    <0.001 |
|                       gen_srls[0].srl_nx1                                               |    <0.001 |
|                       gen_srls[1].srl_nx1                                               |    <0.001 |
|                       gen_srls[2].srl_nx1                                               |    <0.001 |
|                       gen_srls[3].srl_nx1                                               |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                           |    <0.001 |
|                       gen_srls[0].srl_nx1                                               |    <0.001 |
|                       gen_srls[1].srl_nx1                                               |    <0.001 |
|                       gen_srls[2].srl_nx1                                               |    <0.001 |
|                       gen_srls[3].srl_nx1                                               |    <0.001 |
|                       gen_srls[4].srl_nx1                                               |    <0.001 |
|                   USE_WRITE.write_data_inst                                             |    <0.001 |
|               w_reg                                                                     |     0.001 |
|         m00_nodes                                                                       |     0.005 |
|           m00_ar_node                                                                   |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m00_aw_node                                                                   |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m00_b_node                                                                    |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m00_r_node                                                                    |     0.001 |
|             inst                                                                        |     0.001 |
|               inst_mi_handler                                                           |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_82                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m00_w_node                                                                    |     0.001 |
|             inst                                                                        |     0.001 |
|               inst_mi_handler                                                           |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|         m01_exit_pipeline                                                               |     0.002 |
|           m01_exit                                                                      |     0.002 |
|             inst                                                                        |     0.002 |
|               ar_reg                                                                    |    <0.001 |
|               aw_reg                                                                    |    <0.001 |
|               b_reg                                                                     |    <0.001 |
|               exit_inst                                                                 |    <0.001 |
|                 b_cmd_split                                                             |    <0.001 |
|                 r_cmd_fifo                                                              |    <0.001 |
|                   gen_srls[10].srl_nx1                                                  |    <0.001 |
|                   gen_srls[11].srl_nx1                                                  |    <0.001 |
|                   gen_srls[12].srl_nx1                                                  |    <0.001 |
|                   gen_srls[13].srl_nx1                                                  |    <0.001 |
|                   gen_srls[14].srl_nx1                                                  |    <0.001 |
|                   gen_srls[15].srl_nx1                                                  |    <0.001 |
|                   gen_srls[1].srl_nx1                                                   |    <0.001 |
|                   gen_srls[2].srl_nx1                                                   |    <0.001 |
|                   gen_srls[3].srl_nx1                                                   |    <0.001 |
|                   gen_srls[4].srl_nx1                                                   |    <0.001 |
|                   gen_srls[5].srl_nx1                                                   |    <0.001 |
|                   gen_srls[6].srl_nx1                                                   |    <0.001 |
|                   gen_srls[7].srl_nx1                                                   |    <0.001 |
|                   gen_srls[8].srl_nx1                                                   |    <0.001 |
|                   gen_srls[9].srl_nx1                                                   |    <0.001 |
|                 r_cmd_split                                                             |    <0.001 |
|                 w_cmd_fifo                                                              |    <0.001 |
|                   gen_srls[1].srl_nx1                                                   |    <0.001 |
|               r_reg                                                                     |    <0.001 |
|               w_reg                                                                     |    <0.001 |
|         m01_nodes                                                                       |     0.004 |
|           m01_ar_node                                                                   |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m01_aw_node                                                                   |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m01_b_node                                                                    |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m01_r_node                                                                    |     0.001 |
|             inst                                                                        |     0.001 |
|               inst_mi_handler                                                           |     0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                      |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_82                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m01_w_node                                                                    |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                            |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|         s00_entry_pipeline                                                              |     0.005 |
|           s00_mmu                                                                       |     0.004 |
|             inst                                                                        |     0.004 |
|               ar_reg_stall                                                              |    <0.001 |
|               ar_sreg                                                                   |    <0.001 |
|               aw_reg_stall                                                              |    <0.001 |
|               aw_sreg                                                                   |    <0.001 |
|               b_sreg                                                                    |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                            |    <0.001 |
|               gen_wroute_fifo.wroute_fifo                                               |    <0.001 |
|                 gen_srls[0].srl_nx1                                                     |    <0.001 |
|                 gen_srls[1].srl_nx1                                                     |    <0.001 |
|               gen_wroute_fifo.wroute_split                                              |    <0.001 |
|               r_sreg                                                                    |    <0.001 |
|               w_sreg                                                                    |    <0.001 |
|           s00_si_converter                                                              |    <0.001 |
|             inst                                                                        |    <0.001 |
|               splitter_inst                                                             |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo               |    <0.001 |
|                   gen_srls[0].srl_nx1                                                   |    <0.001 |
|                   gen_srls[10].srl_nx1                                                  |    <0.001 |
|                   gen_srls[11].srl_nx1                                                  |    <0.001 |
|                   gen_srls[12].srl_nx1                                                  |    <0.001 |
|                   gen_srls[13].srl_nx1                                                  |    <0.001 |
|                   gen_srls[1].srl_nx1                                                   |    <0.001 |
|                   gen_srls[2].srl_nx1                                                   |    <0.001 |
|                   gen_srls[3].srl_nx1                                                   |    <0.001 |
|                   gen_srls[4].srl_nx1                                                   |    <0.001 |
|                   gen_srls[5].srl_nx1                                                   |    <0.001 |
|                   gen_srls[6].srl_nx1                                                   |    <0.001 |
|                   gen_srls[7].srl_nx1                                                   |    <0.001 |
|                   gen_srls[8].srl_nx1                                                   |    <0.001 |
|                   gen_srls[9].srl_nx1                                                   |    <0.001 |
|           s00_transaction_regulator                                                     |     0.001 |
|             inst                                                                        |     0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                              |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                     |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                              |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                     |    <0.001 |
|         s00_nodes                                                                       |     0.007 |
|           s00_ar_node                                                                   |     0.001 |
|             inst                                                                        |     0.001 |
|               inst_mi_handler                                                           |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_138                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           s00_aw_node                                                                   |     0.001 |
|             inst                                                                        |     0.001 |
|               inst_mi_handler                                                           |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_138                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           s00_b_node                                                                    |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                  |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter |    <0.001 |
|           s00_r_node                                                                    |     0.002 |
|             inst                                                                        |     0.002 |
|               inst_mi_handler                                                           |     0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                            |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_recv                                                    |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                  |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter |    <0.001 |
|           s00_w_node                                                                    |     0.002 |
|             inst                                                                        |     0.002 |
|               inst_mi_handler                                                           |     0.002 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                      |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                |    <0.001 |
|                   inst_upsizer_target_pipeline                                          |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_88                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|         switchboards                                                                    |     0.002 |
|           ar_switchboard                                                                |    <0.001 |
|             inst                                                                        |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                |    <0.001 |
|           aw_switchboard                                                                |    <0.001 |
|             inst                                                                        |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                |    <0.001 |
|           b_switchboard                                                                 |    <0.001 |
|             inst                                                                        |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                |    <0.001 |
|           r_switchboard                                                                 |    <0.001 |
|             inst                                                                        |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                |    <0.001 |
|           w_switchboard                                                                 |    <0.001 |
|             inst                                                                        |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                |    <0.001 |
|     pBlaze_0                                                                            |     0.003 |
|       U0                                                                                |     0.003 |
|         picoBlaze_v1_0_S_AXI_inst                                                       |     0.003 |
|           Proccesor_v1                                                                  |     0.003 |
|             kcpsm6_v1                                                                   |     0.002 |
|               active_interrupt_lut                                                      |    <0.001 |
|               address_loop[0].output_data.pc_vector_mux_lut                             |     0.000 |
|               address_loop[10].output_data.pc_vector_mux_lut                            |     0.000 |
|               address_loop[2].output_data.pc_vector_mux_lut                             |     0.000 |
|               address_loop[4].output_data.pc_vector_mux_lut                             |     0.000 |
|               address_loop[6].output_data.pc_vector_mux_lut                             |     0.000 |
|               address_loop[8].output_data.pc_vector_mux_lut                             |     0.000 |
|               alu_decode0_lut                                                           |     0.000 |
|               alu_decode1_lut                                                           |     0.000 |
|               alu_decode2_lut                                                           |     0.000 |
|               carry_flag_lut                                                            |    <0.001 |
|               data_path_loop[0].arith_logical_lut                                       |    <0.001 |
|               data_path_loop[0].lsb_shift_rotate.shift_rotate_lut                       |    <0.001 |
|               data_path_loop[0].output_data.sy_kk_mux_lut                               |    <0.001 |
|               data_path_loop[0].second_operand.out_port_lut                             |    <0.001 |
|               data_path_loop[0].small_spm.small_spm_ram.spm_ram                         |    <0.001 |
|               data_path_loop[1].arith_logical_lut                                       |    <0.001 |
|               data_path_loop[2].arith_logical_lut                                       |    <0.001 |
|               data_path_loop[2].mid_shift_rotate.shift_rotate_lut                       |    <0.001 |
|               data_path_loop[2].output_data.sy_kk_mux_lut                               |    <0.001 |
|               data_path_loop[2].second_operand.out_port_lut                             |    <0.001 |
|               data_path_loop[3].arith_logical_lut                                       |    <0.001 |
|               data_path_loop[4].arith_logical_lut                                       |    <0.001 |
|               data_path_loop[4].mid_shift_rotate.shift_rotate_lut                       |    <0.001 |
|               data_path_loop[4].output_data.sy_kk_mux_lut                               |    <0.001 |
|               data_path_loop[4].second_operand.out_port_lut                             |    <0.001 |
|               data_path_loop[4].small_spm.small_spm_ram.spm_ram                         |    <0.001 |
|               data_path_loop[5].arith_logical_lut                                       |    <0.001 |
|               data_path_loop[6].arith_logical_lut                                       |    <0.001 |
|               data_path_loop[6].msb_shift_rotate.shift_rotate_lut                       |    <0.001 |
|               data_path_loop[6].output_data.sy_kk_mux_lut                               |    <0.001 |
|               data_path_loop[6].second_operand.out_port_lut                             |    <0.001 |
|               data_path_loop[7].arith_logical_lut                                       |    <0.001 |
|               int_enable_type_lut                                                       |     0.000 |
|               lower_reg_banks                                                           |    <0.001 |
|               move_type_lut                                                             |     0.000 |
|               pc_mode1_lut                                                              |     0.000 |
|               push_pop_lut                                                              |     0.000 |
|               register_enable_lut                                                       |     0.000 |
|               register_enable_type_lut                                                  |     0.000 |
|               reset_lut                                                                 |    <0.001 |
|               spm_enable_lut                                                            |     0.000 |
|               stack_ram_high                                                            |    <0.001 |
|               stack_ram_low                                                             |    <0.001 |
|               t_state_lut                                                               |    <0.001 |
|               upper_reg_banks                                                           |    <0.001 |
|               use_zero_flag_lut                                                         |     0.000 |
|     pb_rdy_0                                                                            |    <0.001 |
|       U0                                                                                |    <0.001 |
|     processing_system7_0                                                                |     1.520 |
|       inst                                                                              |     1.520 |
|     ps7_0_axi_periph                                                                    |     0.006 |
|       s00_couplers                                                                      |     0.005 |
|         auto_pc                                                                         |     0.005 |
|           inst                                                                          |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                        |     0.005 |
|               RD.ar_channel_0                                                           |    <0.001 |
|                 ar_cmd_fsm_0                                                            |    <0.001 |
|                 cmd_translator_0                                                        |    <0.001 |
|                   incr_cmd_0                                                            |    <0.001 |
|                   wrap_cmd_0                                                            |    <0.001 |
|               RD.r_channel_0                                                            |    <0.001 |
|                 rd_data_fifo_0                                                          |    <0.001 |
|                 transaction_fifo_0                                                      |    <0.001 |
|               SI_REG                                                                    |     0.002 |
|                 ar_pipe                                                                 |    <0.001 |
|                 aw_pipe                                                                 |    <0.001 |
|                 b_pipe                                                                  |    <0.001 |
|                 r_pipe                                                                  |    <0.001 |
|               WR.aw_channel_0                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                            |    <0.001 |
|                 cmd_translator_0                                                        |    <0.001 |
|                   incr_cmd_0                                                            |    <0.001 |
|                   wrap_cmd_0                                                            |    <0.001 |
|               WR.b_channel_0                                                            |    <0.001 |
|                 bid_fifo_0                                                              |    <0.001 |
|                 bresp_fifo_0                                                            |    <0.001 |
|       xbar                                                                              |     0.001 |
|         inst                                                                            |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                      |     0.001 |
|             addr_arbiter_inst                                                           |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                |    <0.001 |
|             reg_slice_r                                                                 |    <0.001 |
|             splitter_ar                                                                 |    <0.001 |
|             splitter_aw                                                                 |    <0.001 |
|     rst_ps7_0_100M                                                                      |    <0.001 |
|       U0                                                                                |    <0.001 |
|         EXT_LPF                                                                         |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                     |    <0.001 |
|         SEQ                                                                             |    <0.001 |
|           SEQ_COUNTER                                                                   |    <0.001 |
|     xlconcat_0                                                                          |     0.000 |
|   u_ila_0                                                                               |     0.022 |
|     inst                                                                                |     0.022 |
|       ila_core_inst                                                                     |     0.022 |
|         ila_trace_memory_inst                                                           |     0.004 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                      |     0.004 |
|             inst_blk_mem_gen                                                            |     0.004 |
|               gnbram.gnativebmg.native_blk_mem_gen                                      |     0.004 |
|                 valid.cstr                                                              |     0.004 |
|                   ramloop[0].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                     |    <0.001 |
|                   ramloop[1].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                     |    <0.001 |
|                   ramloop[2].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                     |    <0.001 |
|                   ramloop[3].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                     |    <0.001 |
|                   ramloop[4].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                     |    <0.001 |
|                   ramloop[5].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                     |    <0.001 |
|         u_ila_cap_ctrl                                                                  |    <0.001 |
|           U_CDONE                                                                       |    <0.001 |
|           U_NS0                                                                         |    <0.001 |
|           U_NS1                                                                         |    <0.001 |
|           u_cap_addrgen                                                                 |    <0.001 |
|             U_CMPRESET                                                                  |    <0.001 |
|             u_cap_sample_counter                                                        |    <0.001 |
|               U_SCE                                                                     |    <0.001 |
|               U_SCMPCE                                                                  |    <0.001 |
|               U_SCRST                                                                   |    <0.001 |
|               u_scnt_cmp                                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                   DUT                                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                       u_srlA                                                            |    <0.001 |
|                       u_srlB                                                            |    <0.001 |
|                       u_srlC                                                            |    <0.001 |
|                       u_srlD                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                       u_srlA                                                            |    <0.001 |
|                       u_srlB                                                            |    <0.001 |
|                       u_srlC                                                            |    <0.001 |
|                       u_srlD                                                            |    <0.001 |
|             u_cap_window_counter                                                        |    <0.001 |
|               U_WCE                                                                     |    <0.001 |
|               U_WHCMPCE                                                                 |    <0.001 |
|               U_WLCMPCE                                                                 |    <0.001 |
|               u_wcnt_hcmp                                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                   DUT                                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                       u_srlA                                                            |    <0.001 |
|                       u_srlB                                                            |    <0.001 |
|                       u_srlC                                                            |    <0.001 |
|                       u_srlD                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                       u_srlA                                                            |    <0.001 |
|                       u_srlB                                                            |    <0.001 |
|                       u_srlC                                                            |    <0.001 |
|                       u_srlD                                                            |    <0.001 |
|               u_wcnt_lcmp                                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                   DUT                                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                       u_srlA                                                            |    <0.001 |
|                       u_srlB                                                            |    <0.001 |
|                       u_srlC                                                            |    <0.001 |
|                       u_srlD                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                        |    <0.001 |
|                       u_srlA                                                            |    <0.001 |
|                       u_srlB                                                            |    <0.001 |
|                       u_srlC                                                            |    <0.001 |
|                       u_srlD                                                            |    <0.001 |
|         u_ila_regs                                                                      |     0.009 |
|           MU_SRL[0].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[24].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[25].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[26].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[27].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[28].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[29].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[30].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[31].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[32].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[33].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[34].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[35].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[36].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[37].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[38].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[39].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[40].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[41].mu_srl_reg                                                         |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                          |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                          |    <0.001 |
|           U_XSDB_SLAVE                                                                  |    <0.001 |
|           reg_15                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_16                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_17                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_18                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_19                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_1a                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_6                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_7                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_8                                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           reg_80                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_81                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_82                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_83                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_84                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_85                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_887                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           reg_88d                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           reg_890                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           reg_9                                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|           reg_srl_fff                                                                   |    <0.001 |
|           reg_stream_ffd                                                                |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                          |    <0.001 |
|           reg_stream_ffe                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                        |    <0.001 |
|         u_ila_reset_ctrl                                                                |    <0.001 |
|           arm_detection_inst                                                            |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                    |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                   |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                   |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                  |    <0.001 |
|           halt_detection_inst                                                           |    <0.001 |
|         u_trig                                                                          |     0.004 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|               DUT                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                |    <0.001 |
|                   u_srlB                                                                |    <0.001 |
|                   u_srlC                                                                |    <0.001 |
|                   u_srlD                                                                |    <0.001 |
|           U_TM                                                                          |     0.004 |
|             N_DDR_MODE.G_NMU[0].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[20].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[21].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[22].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[23].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[24].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[25].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[26].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[27].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[28].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[29].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[30].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[31].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[32].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[33].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[34].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[35].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[36].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[37].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[38].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[39].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[40].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[41].U_M                                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                   |    <0.001 |
|                 DUT                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                              |    <0.001 |
|                     u_srlB                                                              |    <0.001 |
|                     u_srlC                                                              |    <0.001 |
|                     u_srlD                                                              |    <0.001 |
|         xsdb_memory_read_inst                                                           |     0.001 |
+-----------------------------------------------------------------------------------------+-----------+


