Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec 23 19:14:39 2022
| Host         : DESKTOP-42NSTD8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file final_control_sets_placed.rpt
| Design       : final
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------+---------------------------------+------------------+----------------+--------------+
|         Clock Signal        |        Enable Signal       |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+----------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_divider0/clk_out_reg_0 |                            |                                 |                1 |              1 |         1.00 |
|  clk_divider0/clk_out_reg_0 |                            | vs0/h_sync_reg_i_1_n_0          |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG              |                            |                                 |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG              |                            | clk_divider0/counter[7]_i_1_n_0 |                3 |              8 |         2.67 |
|  clk_divider0/clk_out_reg_0 | vs0/v_count_reg[9]_i_2_n_0 | vs0/v_count_reg[9]_i_1_n_0      |                2 |             10 |         5.00 |
|  clk_divider0/clk_out_reg_0 | vs0/pixel_tick             | vs0/h_count_reg[9]_i_1_n_0      |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG              | vs0/pixel_tick             | vs0/SR[0]                       |                2 |             11 |         5.50 |
+-----------------------------+----------------------------+---------------------------------+------------------+----------------+--------------+


