#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Aug  4 10:25:52 2021
# Process ID: 43420
# Current directory: D:/University/CPU/pipeline_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11544 D:\University\CPU\pipeline_CPU\pipeline_CPU.xpr
# Log file: D:/University/CPU/pipeline_CPU/vivado.log
# Journal file: D:/University/CPU/pipeline_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/University/CPU/pipeline_CPU/pipeline_CPU.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -url 114.242.206.174:4010 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.83:2542]
set_property PARAM.FREQUENCY 10000000 [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.83:2542]
open_hw_target
set_property PROGRAM.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a200t_0]
set_property PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes cpu/DataRoad/mem/uart_ready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h275A_202C [get_hw_probes cpu/DataRoad/Inst -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_25/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {cpu/DataRoad/regs/reg_s0[0]} {cpu/DataRoad/regs/reg_s0[1]} {cpu/DataRoad/regs/reg_s0[2]} {cpu/DataRoad/regs/reg_s0[3]} {cpu/DataRoad/regs/reg_s0[4]} {cpu/DataRoad/regs/reg_s0[5]} {cpu/DataRoad/regs/reg_s0[6]} {cpu/DataRoad/regs/reg_s0[7]} {cpu/DataRoad/regs/reg_s0[8]} {cpu/DataRoad/regs/reg_s0[9]} {cpu/DataRoad/regs/reg_s0[10]} {cpu/DataRoad/regs/reg_s0[11]} {cpu/DataRoad/regs/reg_s0[12]} {cpu/DataRoad/regs/reg_s0[13]} {cpu/DataRoad/regs/reg_s0[14]} {cpu/DataRoad/regs/reg_s0[15]} {cpu/DataRoad/regs/reg_s0[16]} {cpu/DataRoad/regs/reg_s0[17]} {cpu/DataRoad/regs/reg_s0[18]} {cpu/DataRoad/regs/reg_s0[19]} {cpu/DataRoad/regs/reg_s0[20]} {cpu/DataRoad/regs/reg_s0[21]} {cpu/DataRoad/regs/reg_s0[22]} {cpu/DataRoad/regs/reg_s0[23]} {cpu/DataRoad/regs/reg_s0[24]} {cpu/DataRoad/regs/reg_s0[25]} {cpu/DataRoad/regs/reg_s0[26]} {cpu/DataRoad/regs/reg_s0[27]} {cpu/DataRoad/regs/reg_s0[28]} {cpu/DataRoad/regs/reg_s0[29]} {cpu/DataRoad/regs/reg_s0[30]} {cpu/DataRoad/regs/reg_s0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {cpu/DataRoad/regs/reg_a0[0]} {cpu/DataRoad/regs/reg_a0[1]} {cpu/DataRoad/regs/reg_a0[2]} {cpu/DataRoad/regs/reg_a0[3]} {cpu/DataRoad/regs/reg_a0[4]} {cpu/DataRoad/regs/reg_a0[5]} {cpu/DataRoad/regs/reg_a0[6]} {cpu/DataRoad/regs/reg_a0[7]} {cpu/DataRoad/regs/reg_a0[8]} {cpu/DataRoad/regs/reg_a0[9]} {cpu/DataRoad/regs/reg_a0[10]} {cpu/DataRoad/regs/reg_a0[11]} {cpu/DataRoad/regs/reg_a0[12]} {cpu/DataRoad/regs/reg_a0[13]} {cpu/DataRoad/regs/reg_a0[14]} {cpu/DataRoad/regs/reg_a0[15]} {cpu/DataRoad/regs/reg_a0[16]} {cpu/DataRoad/regs/reg_a0[17]} {cpu/DataRoad/regs/reg_a0[18]} {cpu/DataRoad/regs/reg_a0[19]} {cpu/DataRoad/regs/reg_a0[20]} {cpu/DataRoad/regs/reg_a0[21]} {cpu/DataRoad/regs/reg_a0[22]} {cpu/DataRoad/regs/reg_a0[23]} {cpu/DataRoad/regs/reg_a0[24]} {cpu/DataRoad/regs/reg_a0[25]} {cpu/DataRoad/regs/reg_a0[26]} {cpu/DataRoad/regs/reg_a0[27]} {cpu/DataRoad/regs/reg_a0[28]} {cpu/DataRoad/regs/reg_a0[29]} {cpu/DataRoad/regs/reg_a0[30]} {cpu/DataRoad/regs/reg_a0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {cpu/DataRoad/pc/pc[0]} {cpu/DataRoad/pc/pc[1]} {cpu/DataRoad/pc/pc[2]} {cpu/DataRoad/pc/pc[3]} {cpu/DataRoad/pc/pc[4]} {cpu/DataRoad/pc/pc[5]} {cpu/DataRoad/pc/pc[6]} {cpu/DataRoad/pc/pc[7]} {cpu/DataRoad/pc/pc[8]} {cpu/DataRoad/pc/pc[9]} {cpu/DataRoad/pc/pc[10]} {cpu/DataRoad/pc/pc[11]} {cpu/DataRoad/pc/pc[12]} {cpu/DataRoad/pc/pc[13]} {cpu/DataRoad/pc/pc[14]} {cpu/DataRoad/pc/pc[15]} {cpu/DataRoad/pc/pc[16]} {cpu/DataRoad/pc/pc[17]} {cpu/DataRoad/pc/pc[18]} {cpu/DataRoad/pc/pc[19]} {cpu/DataRoad/pc/pc[20]} {cpu/DataRoad/pc/pc[21]} {cpu/DataRoad/pc/pc[22]} {cpu/DataRoad/pc/pc[23]} {cpu/DataRoad/pc/pc[24]} {cpu/DataRoad/pc/pc[25]} {cpu/DataRoad/pc/pc[26]} {cpu/DataRoad/pc/pc[27]} {cpu/DataRoad/pc/pc[28]} {cpu/DataRoad/pc/pc[29]} {cpu/DataRoad/pc/pc[30]} {cpu/DataRoad/pc/pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {cpu/DataRoad/regs/reg1[0]} {cpu/DataRoad/regs/reg1[1]} {cpu/DataRoad/regs/reg1[2]} {cpu/DataRoad/regs/reg1[3]} {cpu/DataRoad/regs/reg1[4]} {cpu/DataRoad/regs/reg1[5]} {cpu/DataRoad/regs/reg1[6]} {cpu/DataRoad/regs/reg1[7]} {cpu/DataRoad/regs/reg1[8]} {cpu/DataRoad/regs/reg1[9]} {cpu/DataRoad/regs/reg1[10]} {cpu/DataRoad/regs/reg1[11]} {cpu/DataRoad/regs/reg1[12]} {cpu/DataRoad/regs/reg1[13]} {cpu/DataRoad/regs/reg1[14]} {cpu/DataRoad/regs/reg1[15]} {cpu/DataRoad/regs/reg1[16]} {cpu/DataRoad/regs/reg1[17]} {cpu/DataRoad/regs/reg1[18]} {cpu/DataRoad/regs/reg1[19]} {cpu/DataRoad/regs/reg1[20]} {cpu/DataRoad/regs/reg1[21]} {cpu/DataRoad/regs/reg1[22]} {cpu/DataRoad/regs/reg1[23]} {cpu/DataRoad/regs/reg1[24]} {cpu/DataRoad/regs/reg1[25]} {cpu/DataRoad/regs/reg1[26]} {cpu/DataRoad/regs/reg1[27]} {cpu/DataRoad/regs/reg1[28]} {cpu/DataRoad/regs/reg1[29]} {cpu/DataRoad/regs/reg1[30]} {cpu/DataRoad/regs/reg1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {cpu/DataRoad/regs/reg_k0[0]} {cpu/DataRoad/regs/reg_k0[1]} {cpu/DataRoad/regs/reg_k0[2]} {cpu/DataRoad/regs/reg_k0[3]} {cpu/DataRoad/regs/reg_k0[4]} {cpu/DataRoad/regs/reg_k0[5]} {cpu/DataRoad/regs/reg_k0[6]} {cpu/DataRoad/regs/reg_k0[7]} {cpu/DataRoad/regs/reg_k0[8]} {cpu/DataRoad/regs/reg_k0[9]} {cpu/DataRoad/regs/reg_k0[10]} {cpu/DataRoad/regs/reg_k0[11]} {cpu/DataRoad/regs/reg_k0[12]} {cpu/DataRoad/regs/reg_k0[13]} {cpu/DataRoad/regs/reg_k0[14]} {cpu/DataRoad/regs/reg_k0[15]} {cpu/DataRoad/regs/reg_k0[16]} {cpu/DataRoad/regs/reg_k0[17]} {cpu/DataRoad/regs/reg_k0[18]} {cpu/DataRoad/regs/reg_k0[19]} {cpu/DataRoad/regs/reg_k0[20]} {cpu/DataRoad/regs/reg_k0[21]} {cpu/DataRoad/regs/reg_k0[22]} {cpu/DataRoad/regs/reg_k0[23]} {cpu/DataRoad/regs/reg_k0[24]} {cpu/DataRoad/regs/reg_k0[25]} {cpu/DataRoad/regs/reg_k0[26]} {cpu/DataRoad/regs/reg_k0[27]} {cpu/DataRoad/regs/reg_k0[28]} {cpu/DataRoad/regs/reg_k0[29]} {cpu/DataRoad/regs/reg_k0[30]} {cpu/DataRoad/regs/reg_k0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {cpu/DataRoad/regs/reg_k1[0]} {cpu/DataRoad/regs/reg_k1[1]} {cpu/DataRoad/regs/reg_k1[2]} {cpu/DataRoad/regs/reg_k1[3]} {cpu/DataRoad/regs/reg_k1[4]} {cpu/DataRoad/regs/reg_k1[5]} {cpu/DataRoad/regs/reg_k1[6]} {cpu/DataRoad/regs/reg_k1[7]} {cpu/DataRoad/regs/reg_k1[8]} {cpu/DataRoad/regs/reg_k1[9]} {cpu/DataRoad/regs/reg_k1[10]} {cpu/DataRoad/regs/reg_k1[11]} {cpu/DataRoad/regs/reg_k1[12]} {cpu/DataRoad/regs/reg_k1[13]} {cpu/DataRoad/regs/reg_k1[14]} {cpu/DataRoad/regs/reg_k1[15]} {cpu/DataRoad/regs/reg_k1[16]} {cpu/DataRoad/regs/reg_k1[17]} {cpu/DataRoad/regs/reg_k1[18]} {cpu/DataRoad/regs/reg_k1[19]} {cpu/DataRoad/regs/reg_k1[20]} {cpu/DataRoad/regs/reg_k1[21]} {cpu/DataRoad/regs/reg_k1[22]} {cpu/DataRoad/regs/reg_k1[23]} {cpu/DataRoad/regs/reg_k1[24]} {cpu/DataRoad/regs/reg_k1[25]} {cpu/DataRoad/regs/reg_k1[26]} {cpu/DataRoad/regs/reg_k1[27]} {cpu/DataRoad/regs/reg_k1[28]} {cpu/DataRoad/regs/reg_k1[29]} {cpu/DataRoad/regs/reg_k1[30]} {cpu/DataRoad/regs/reg_k1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {cpu/DataRoad/regs/reg_s1[0]} {cpu/DataRoad/regs/reg_s1[1]} {cpu/DataRoad/regs/reg_s1[2]} {cpu/DataRoad/regs/reg_s1[3]} {cpu/DataRoad/regs/reg_s1[4]} {cpu/DataRoad/regs/reg_s1[5]} {cpu/DataRoad/regs/reg_s1[6]} {cpu/DataRoad/regs/reg_s1[7]} {cpu/DataRoad/regs/reg_s1[8]} {cpu/DataRoad/regs/reg_s1[9]} {cpu/DataRoad/regs/reg_s1[10]} {cpu/DataRoad/regs/reg_s1[11]} {cpu/DataRoad/regs/reg_s1[12]} {cpu/DataRoad/regs/reg_s1[13]} {cpu/DataRoad/regs/reg_s1[14]} {cpu/DataRoad/regs/reg_s1[15]} {cpu/DataRoad/regs/reg_s1[16]} {cpu/DataRoad/regs/reg_s1[17]} {cpu/DataRoad/regs/reg_s1[18]} {cpu/DataRoad/regs/reg_s1[19]} {cpu/DataRoad/regs/reg_s1[20]} {cpu/DataRoad/regs/reg_s1[21]} {cpu/DataRoad/regs/reg_s1[22]} {cpu/DataRoad/regs/reg_s1[23]} {cpu/DataRoad/regs/reg_s1[24]} {cpu/DataRoad/regs/reg_s1[25]} {cpu/DataRoad/regs/reg_s1[26]} {cpu/DataRoad/regs/reg_s1[27]} {cpu/DataRoad/regs/reg_s1[28]} {cpu/DataRoad/regs/reg_s1[29]} {cpu/DataRoad/regs/reg_s1[30]} {cpu/DataRoad/regs/reg_s1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {cpu/DataRoad/base_DataOut[0]} {cpu/DataRoad/base_DataOut[1]} {cpu/DataRoad/base_DataOut[2]} {cpu/DataRoad/base_DataOut[3]} {cpu/DataRoad/base_DataOut[4]} {cpu/DataRoad/base_DataOut[5]} {cpu/DataRoad/base_DataOut[6]} {cpu/DataRoad/base_DataOut[7]} {cpu/DataRoad/base_DataOut[8]} {cpu/DataRoad/base_DataOut[9]} {cpu/DataRoad/base_DataOut[10]} {cpu/DataRoad/base_DataOut[11]} {cpu/DataRoad/base_DataOut[12]} {cpu/DataRoad/base_DataOut[13]} {cpu/DataRoad/base_DataOut[14]} {cpu/DataRoad/base_DataOut[15]} {cpu/DataRoad/base_DataOut[16]} {cpu/DataRoad/base_DataOut[17]} {cpu/DataRoad/base_DataOut[18]} {cpu/DataRoad/base_DataOut[19]} {cpu/DataRoad/base_DataOut[20]} {cpu/DataRoad/base_DataOut[21]} {cpu/DataRoad/base_DataOut[22]} {cpu/DataRoad/base_DataOut[23]} {cpu/DataRoad/base_DataOut[24]} {cpu/DataRoad/base_DataOut[25]} {cpu/DataRoad/base_DataOut[26]} {cpu/DataRoad/base_DataOut[27]} {cpu/DataRoad/base_DataOut[28]} {cpu/DataRoad/base_DataOut[29]} {cpu/DataRoad/base_DataOut[30]} {cpu/DataRoad/base_DataOut[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 20 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {cpu/DataRoad/real_base_addr[0]} {cpu/DataRoad/real_base_addr[1]} {cpu/DataRoad/real_base_addr[2]} {cpu/DataRoad/real_base_addr[3]} {cpu/DataRoad/real_base_addr[4]} {cpu/DataRoad/real_base_addr[5]} {cpu/DataRoad/real_base_addr[6]} {cpu/DataRoad/real_base_addr[7]} {cpu/DataRoad/real_base_addr[8]} {cpu/DataRoad/real_base_addr[9]} {cpu/DataRoad/real_base_addr[10]} {cpu/DataRoad/real_base_addr[11]} {cpu/DataRoad/real_base_addr[12]} {cpu/DataRoad/real_base_addr[13]} {cpu/DataRoad/real_base_addr[14]} {cpu/DataRoad/real_base_addr[15]} {cpu/DataRoad/real_base_addr[16]} {cpu/DataRoad/real_base_addr[17]} {cpu/DataRoad/real_base_addr[18]} {cpu/DataRoad/real_base_addr[19]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {cpu/DataRoad/Inst[0]} {cpu/DataRoad/Inst[1]} {cpu/DataRoad/Inst[2]} {cpu/DataRoad/Inst[3]} {cpu/DataRoad/Inst[4]} {cpu/DataRoad/Inst[5]} {cpu/DataRoad/Inst[6]} {cpu/DataRoad/Inst[7]} {cpu/DataRoad/Inst[8]} {cpu/DataRoad/Inst[9]} {cpu/DataRoad/Inst[10]} {cpu/DataRoad/Inst[11]} {cpu/DataRoad/Inst[12]} {cpu/DataRoad/Inst[13]} {cpu/DataRoad/Inst[14]} {cpu/DataRoad/Inst[15]} {cpu/DataRoad/Inst[16]} {cpu/DataRoad/Inst[17]} {cpu/DataRoad/Inst[18]} {cpu/DataRoad/Inst[19]} {cpu/DataRoad/Inst[20]} {cpu/DataRoad/Inst[21]} {cpu/DataRoad/Inst[22]} {cpu/DataRoad/Inst[23]} {cpu/DataRoad/Inst[24]} {cpu/DataRoad/Inst[25]} {cpu/DataRoad/Inst[26]} {cpu/DataRoad/Inst[27]} {cpu/DataRoad/Inst[28]} {cpu/DataRoad/Inst[29]} {cpu/DataRoad/Inst[30]} {cpu/DataRoad/Inst[31]} ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_25/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {cpu/DataRoad/regs/reg1[0]} {cpu/DataRoad/regs/reg1[1]} {cpu/DataRoad/regs/reg1[2]} {cpu/DataRoad/regs/reg1[3]} {cpu/DataRoad/regs/reg1[4]} {cpu/DataRoad/regs/reg1[5]} {cpu/DataRoad/regs/reg1[6]} {cpu/DataRoad/regs/reg1[7]} {cpu/DataRoad/regs/reg1[8]} {cpu/DataRoad/regs/reg1[9]} {cpu/DataRoad/regs/reg1[10]} {cpu/DataRoad/regs/reg1[11]} {cpu/DataRoad/regs/reg1[12]} {cpu/DataRoad/regs/reg1[13]} {cpu/DataRoad/regs/reg1[14]} {cpu/DataRoad/regs/reg1[15]} {cpu/DataRoad/regs/reg1[16]} {cpu/DataRoad/regs/reg1[17]} {cpu/DataRoad/regs/reg1[18]} {cpu/DataRoad/regs/reg1[19]} {cpu/DataRoad/regs/reg1[20]} {cpu/DataRoad/regs/reg1[21]} {cpu/DataRoad/regs/reg1[22]} {cpu/DataRoad/regs/reg1[23]} {cpu/DataRoad/regs/reg1[24]} {cpu/DataRoad/regs/reg1[25]} {cpu/DataRoad/regs/reg1[26]} {cpu/DataRoad/regs/reg1[27]} {cpu/DataRoad/regs/reg1[28]} {cpu/DataRoad/regs/reg1[29]} {cpu/DataRoad/regs/reg1[30]} {cpu/DataRoad/regs/reg1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {cpu/DataRoad/mem/DataOut[0]} {cpu/DataRoad/mem/DataOut[1]} {cpu/DataRoad/mem/DataOut[2]} {cpu/DataRoad/mem/DataOut[3]} {cpu/DataRoad/mem/DataOut[4]} {cpu/DataRoad/mem/DataOut[5]} {cpu/DataRoad/mem/DataOut[6]} {cpu/DataRoad/mem/DataOut[7]} {cpu/DataRoad/mem/DataOut[8]} {cpu/DataRoad/mem/DataOut[9]} {cpu/DataRoad/mem/DataOut[10]} {cpu/DataRoad/mem/DataOut[11]} {cpu/DataRoad/mem/DataOut[12]} {cpu/DataRoad/mem/DataOut[13]} {cpu/DataRoad/mem/DataOut[14]} {cpu/DataRoad/mem/DataOut[15]} {cpu/DataRoad/mem/DataOut[16]} {cpu/DataRoad/mem/DataOut[17]} {cpu/DataRoad/mem/DataOut[18]} {cpu/DataRoad/mem/DataOut[19]} {cpu/DataRoad/mem/DataOut[20]} {cpu/DataRoad/mem/DataOut[21]} {cpu/DataRoad/mem/DataOut[22]} {cpu/DataRoad/mem/DataOut[23]} {cpu/DataRoad/mem/DataOut[24]} {cpu/DataRoad/mem/DataOut[25]} {cpu/DataRoad/mem/DataOut[26]} {cpu/DataRoad/mem/DataOut[27]} {cpu/DataRoad/mem/DataOut[28]} {cpu/DataRoad/mem/DataOut[29]} {cpu/DataRoad/mem/DataOut[30]} {cpu/DataRoad/mem/DataOut[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {cpu/DataRoad/pc/pc[0]} {cpu/DataRoad/pc/pc[1]} {cpu/DataRoad/pc/pc[2]} {cpu/DataRoad/pc/pc[3]} {cpu/DataRoad/pc/pc[4]} {cpu/DataRoad/pc/pc[5]} {cpu/DataRoad/pc/pc[6]} {cpu/DataRoad/pc/pc[7]} {cpu/DataRoad/pc/pc[8]} {cpu/DataRoad/pc/pc[9]} {cpu/DataRoad/pc/pc[10]} {cpu/DataRoad/pc/pc[11]} {cpu/DataRoad/pc/pc[12]} {cpu/DataRoad/pc/pc[13]} {cpu/DataRoad/pc/pc[14]} {cpu/DataRoad/pc/pc[15]} {cpu/DataRoad/pc/pc[16]} {cpu/DataRoad/pc/pc[17]} {cpu/DataRoad/pc/pc[18]} {cpu/DataRoad/pc/pc[19]} {cpu/DataRoad/pc/pc[20]} {cpu/DataRoad/pc/pc[21]} {cpu/DataRoad/pc/pc[22]} {cpu/DataRoad/pc/pc[23]} {cpu/DataRoad/pc/pc[24]} {cpu/DataRoad/pc/pc[25]} {cpu/DataRoad/pc/pc[26]} {cpu/DataRoad/pc/pc[27]} {cpu/DataRoad/pc/pc[28]} {cpu/DataRoad/pc/pc[29]} {cpu/DataRoad/pc/pc[30]} {cpu/DataRoad/pc/pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {cpu/DataRoad/regs/reg_a0[0]} {cpu/DataRoad/regs/reg_a0[1]} {cpu/DataRoad/regs/reg_a0[2]} {cpu/DataRoad/regs/reg_a0[3]} {cpu/DataRoad/regs/reg_a0[4]} {cpu/DataRoad/regs/reg_a0[5]} {cpu/DataRoad/regs/reg_a0[6]} {cpu/DataRoad/regs/reg_a0[7]} {cpu/DataRoad/regs/reg_a0[8]} {cpu/DataRoad/regs/reg_a0[9]} {cpu/DataRoad/regs/reg_a0[10]} {cpu/DataRoad/regs/reg_a0[11]} {cpu/DataRoad/regs/reg_a0[12]} {cpu/DataRoad/regs/reg_a0[13]} {cpu/DataRoad/regs/reg_a0[14]} {cpu/DataRoad/regs/reg_a0[15]} {cpu/DataRoad/regs/reg_a0[16]} {cpu/DataRoad/regs/reg_a0[17]} {cpu/DataRoad/regs/reg_a0[18]} {cpu/DataRoad/regs/reg_a0[19]} {cpu/DataRoad/regs/reg_a0[20]} {cpu/DataRoad/regs/reg_a0[21]} {cpu/DataRoad/regs/reg_a0[22]} {cpu/DataRoad/regs/reg_a0[23]} {cpu/DataRoad/regs/reg_a0[24]} {cpu/DataRoad/regs/reg_a0[25]} {cpu/DataRoad/regs/reg_a0[26]} {cpu/DataRoad/regs/reg_a0[27]} {cpu/DataRoad/regs/reg_a0[28]} {cpu/DataRoad/regs/reg_a0[29]} {cpu/DataRoad/regs/reg_a0[30]} {cpu/DataRoad/regs/reg_a0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {cpu/DataRoad/Inst[0]} {cpu/DataRoad/Inst[1]} {cpu/DataRoad/Inst[2]} {cpu/DataRoad/Inst[3]} {cpu/DataRoad/Inst[4]} {cpu/DataRoad/Inst[5]} {cpu/DataRoad/Inst[6]} {cpu/DataRoad/Inst[7]} {cpu/DataRoad/Inst[8]} {cpu/DataRoad/Inst[9]} {cpu/DataRoad/Inst[10]} {cpu/DataRoad/Inst[11]} {cpu/DataRoad/Inst[12]} {cpu/DataRoad/Inst[13]} {cpu/DataRoad/Inst[14]} {cpu/DataRoad/Inst[15]} {cpu/DataRoad/Inst[16]} {cpu/DataRoad/Inst[17]} {cpu/DataRoad/Inst[18]} {cpu/DataRoad/Inst[19]} {cpu/DataRoad/Inst[20]} {cpu/DataRoad/Inst[21]} {cpu/DataRoad/Inst[22]} {cpu/DataRoad/Inst[23]} {cpu/DataRoad/Inst[24]} {cpu/DataRoad/Inst[25]} {cpu/DataRoad/Inst[26]} {cpu/DataRoad/Inst[27]} {cpu/DataRoad/Inst[28]} {cpu/DataRoad/Inst[29]} {cpu/DataRoad/Inst[30]} {cpu/DataRoad/Inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {cpu/DataRoad/regs/reg_s1[0]} {cpu/DataRoad/regs/reg_s1[1]} {cpu/DataRoad/regs/reg_s1[2]} {cpu/DataRoad/regs/reg_s1[3]} {cpu/DataRoad/regs/reg_s1[4]} {cpu/DataRoad/regs/reg_s1[5]} {cpu/DataRoad/regs/reg_s1[6]} {cpu/DataRoad/regs/reg_s1[7]} {cpu/DataRoad/regs/reg_s1[8]} {cpu/DataRoad/regs/reg_s1[9]} {cpu/DataRoad/regs/reg_s1[10]} {cpu/DataRoad/regs/reg_s1[11]} {cpu/DataRoad/regs/reg_s1[12]} {cpu/DataRoad/regs/reg_s1[13]} {cpu/DataRoad/regs/reg_s1[14]} {cpu/DataRoad/regs/reg_s1[15]} {cpu/DataRoad/regs/reg_s1[16]} {cpu/DataRoad/regs/reg_s1[17]} {cpu/DataRoad/regs/reg_s1[18]} {cpu/DataRoad/regs/reg_s1[19]} {cpu/DataRoad/regs/reg_s1[20]} {cpu/DataRoad/regs/reg_s1[21]} {cpu/DataRoad/regs/reg_s1[22]} {cpu/DataRoad/regs/reg_s1[23]} {cpu/DataRoad/regs/reg_s1[24]} {cpu/DataRoad/regs/reg_s1[25]} {cpu/DataRoad/regs/reg_s1[26]} {cpu/DataRoad/regs/reg_s1[27]} {cpu/DataRoad/regs/reg_s1[28]} {cpu/DataRoad/regs/reg_s1[29]} {cpu/DataRoad/regs/reg_s1[30]} {cpu/DataRoad/regs/reg_s1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {cpu/DataRoad/regs/reg_s0[0]} {cpu/DataRoad/regs/reg_s0[1]} {cpu/DataRoad/regs/reg_s0[2]} {cpu/DataRoad/regs/reg_s0[3]} {cpu/DataRoad/regs/reg_s0[4]} {cpu/DataRoad/regs/reg_s0[5]} {cpu/DataRoad/regs/reg_s0[6]} {cpu/DataRoad/regs/reg_s0[7]} {cpu/DataRoad/regs/reg_s0[8]} {cpu/DataRoad/regs/reg_s0[9]} {cpu/DataRoad/regs/reg_s0[10]} {cpu/DataRoad/regs/reg_s0[11]} {cpu/DataRoad/regs/reg_s0[12]} {cpu/DataRoad/regs/reg_s0[13]} {cpu/DataRoad/regs/reg_s0[14]} {cpu/DataRoad/regs/reg_s0[15]} {cpu/DataRoad/regs/reg_s0[16]} {cpu/DataRoad/regs/reg_s0[17]} {cpu/DataRoad/regs/reg_s0[18]} {cpu/DataRoad/regs/reg_s0[19]} {cpu/DataRoad/regs/reg_s0[20]} {cpu/DataRoad/regs/reg_s0[21]} {cpu/DataRoad/regs/reg_s0[22]} {cpu/DataRoad/regs/reg_s0[23]} {cpu/DataRoad/regs/reg_s0[24]} {cpu/DataRoad/regs/reg_s0[25]} {cpu/DataRoad/regs/reg_s0[26]} {cpu/DataRoad/regs/reg_s0[27]} {cpu/DataRoad/regs/reg_s0[28]} {cpu/DataRoad/regs/reg_s0[29]} {cpu/DataRoad/regs/reg_s0[30]} {cpu/DataRoad/regs/reg_s0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {cpu/DataRoad/regs/reg_k0[0]} {cpu/DataRoad/regs/reg_k0[1]} {cpu/DataRoad/regs/reg_k0[2]} {cpu/DataRoad/regs/reg_k0[3]} {cpu/DataRoad/regs/reg_k0[4]} {cpu/DataRoad/regs/reg_k0[5]} {cpu/DataRoad/regs/reg_k0[6]} {cpu/DataRoad/regs/reg_k0[7]} {cpu/DataRoad/regs/reg_k0[8]} {cpu/DataRoad/regs/reg_k0[9]} {cpu/DataRoad/regs/reg_k0[10]} {cpu/DataRoad/regs/reg_k0[11]} {cpu/DataRoad/regs/reg_k0[12]} {cpu/DataRoad/regs/reg_k0[13]} {cpu/DataRoad/regs/reg_k0[14]} {cpu/DataRoad/regs/reg_k0[15]} {cpu/DataRoad/regs/reg_k0[16]} {cpu/DataRoad/regs/reg_k0[17]} {cpu/DataRoad/regs/reg_k0[18]} {cpu/DataRoad/regs/reg_k0[19]} {cpu/DataRoad/regs/reg_k0[20]} {cpu/DataRoad/regs/reg_k0[21]} {cpu/DataRoad/regs/reg_k0[22]} {cpu/DataRoad/regs/reg_k0[23]} {cpu/DataRoad/regs/reg_k0[24]} {cpu/DataRoad/regs/reg_k0[25]} {cpu/DataRoad/regs/reg_k0[26]} {cpu/DataRoad/regs/reg_k0[27]} {cpu/DataRoad/regs/reg_k0[28]} {cpu/DataRoad/regs/reg_k0[29]} {cpu/DataRoad/regs/reg_k0[30]} {cpu/DataRoad/regs/reg_k0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {cpu/DataRoad/regs/reg_k1[0]} {cpu/DataRoad/regs/reg_k1[1]} {cpu/DataRoad/regs/reg_k1[2]} {cpu/DataRoad/regs/reg_k1[3]} {cpu/DataRoad/regs/reg_k1[4]} {cpu/DataRoad/regs/reg_k1[5]} {cpu/DataRoad/regs/reg_k1[6]} {cpu/DataRoad/regs/reg_k1[7]} {cpu/DataRoad/regs/reg_k1[8]} {cpu/DataRoad/regs/reg_k1[9]} {cpu/DataRoad/regs/reg_k1[10]} {cpu/DataRoad/regs/reg_k1[11]} {cpu/DataRoad/regs/reg_k1[12]} {cpu/DataRoad/regs/reg_k1[13]} {cpu/DataRoad/regs/reg_k1[14]} {cpu/DataRoad/regs/reg_k1[15]} {cpu/DataRoad/regs/reg_k1[16]} {cpu/DataRoad/regs/reg_k1[17]} {cpu/DataRoad/regs/reg_k1[18]} {cpu/DataRoad/regs/reg_k1[19]} {cpu/DataRoad/regs/reg_k1[20]} {cpu/DataRoad/regs/reg_k1[21]} {cpu/DataRoad/regs/reg_k1[22]} {cpu/DataRoad/regs/reg_k1[23]} {cpu/DataRoad/regs/reg_k1[24]} {cpu/DataRoad/regs/reg_k1[25]} {cpu/DataRoad/regs/reg_k1[26]} {cpu/DataRoad/regs/reg_k1[27]} {cpu/DataRoad/regs/reg_k1[28]} {cpu/DataRoad/regs/reg_k1[29]} {cpu/DataRoad/regs/reg_k1[30]} {cpu/DataRoad/regs/reg_k1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {cpu/DataRoad/base_DataOut[0]} {cpu/DataRoad/base_DataOut[1]} {cpu/DataRoad/base_DataOut[2]} {cpu/DataRoad/base_DataOut[3]} {cpu/DataRoad/base_DataOut[4]} {cpu/DataRoad/base_DataOut[5]} {cpu/DataRoad/base_DataOut[6]} {cpu/DataRoad/base_DataOut[7]} {cpu/DataRoad/base_DataOut[8]} {cpu/DataRoad/base_DataOut[9]} {cpu/DataRoad/base_DataOut[10]} {cpu/DataRoad/base_DataOut[11]} {cpu/DataRoad/base_DataOut[12]} {cpu/DataRoad/base_DataOut[13]} {cpu/DataRoad/base_DataOut[14]} {cpu/DataRoad/base_DataOut[15]} {cpu/DataRoad/base_DataOut[16]} {cpu/DataRoad/base_DataOut[17]} {cpu/DataRoad/base_DataOut[18]} {cpu/DataRoad/base_DataOut[19]} {cpu/DataRoad/base_DataOut[20]} {cpu/DataRoad/base_DataOut[21]} {cpu/DataRoad/base_DataOut[22]} {cpu/DataRoad/base_DataOut[23]} {cpu/DataRoad/base_DataOut[24]} {cpu/DataRoad/base_DataOut[25]} {cpu/DataRoad/base_DataOut[26]} {cpu/DataRoad/base_DataOut[27]} {cpu/DataRoad/base_DataOut[28]} {cpu/DataRoad/base_DataOut[29]} {cpu/DataRoad/base_DataOut[30]} {cpu/DataRoad/base_DataOut[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 20 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {cpu/DataRoad/real_base_addr[0]} {cpu/DataRoad/real_base_addr[1]} {cpu/DataRoad/real_base_addr[2]} {cpu/DataRoad/real_base_addr[3]} {cpu/DataRoad/real_base_addr[4]} {cpu/DataRoad/real_base_addr[5]} {cpu/DataRoad/real_base_addr[6]} {cpu/DataRoad/real_base_addr[7]} {cpu/DataRoad/real_base_addr[8]} {cpu/DataRoad/real_base_addr[9]} {cpu/DataRoad/real_base_addr[10]} {cpu/DataRoad/real_base_addr[11]} {cpu/DataRoad/real_base_addr[12]} {cpu/DataRoad/real_base_addr[13]} {cpu/DataRoad/real_base_addr[14]} {cpu/DataRoad/real_base_addr[15]} {cpu/DataRoad/real_base_addr[16]} {cpu/DataRoad/real_base_addr[17]} {cpu/DataRoad/real_base_addr[18]} {cpu/DataRoad/real_base_addr[19]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list cpu/DataRoad/uart ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list cpu/DataRoad/uart_busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list cpu/DataRoad/uart_check_out ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list cpu/DataRoad/uart_check_WR ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list cpu/DataRoad/mem/uart_ready ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server -url 114.242.206.174:4037 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.89:2542]
set_property PARAM.FREQUENCY 10000000 [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.89:2542]
open_hw_target
set_property PROGRAM.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a200t_0]
set_property PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
set_property PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {cpu/DataRoad/regs/reg_k0} {cpu/DataRoad/regs/reg_k1} }
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes cpu/DataRoad/mem/uart_ready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes cpu/DataRoad/Inst -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_0004 [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
close_hw_manager
open_hw_manager
connect_hw_server -url 114.242.206.174:4011 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.85:2542]
set_property PARAM.FREQUENCY 10000000 [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.85:2542]
open_hw_target
set_property PROGRAM.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a200t_0]
set_property PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes cpu/DataRoad/mem/uart_ready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h275A_202C [get_hw_probes cpu/DataRoad/Inst -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes cpu/DataRoad/Inst -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_0030 [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -url 122.96.148.122:8029 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.4:2542]
set_property PARAM.FREQUENCY 10000000 [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.4:2542]
open_hw_target
set_property PROGRAM.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a200t_0]
set_property PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes cpu/DataRoad/mem/uart_ready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_0004 [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {cpu/DataRoad/regs/reg_k0} {cpu/DataRoad/regs/reg_k1} }
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_2078 [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
close_hw_manager
open_hw_manager
connect_hw_server -url 122.96.148.122:8022 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.4:2542]
set_property PARAM.FREQUENCY 10000000 [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.4:2542]
open_hw_target
set_property PROGRAM.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a200t_0]
set_property PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes cpu/DataRoad/mem/uart_ready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_2078 [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_2114 [get_hw_probes cpu/DataRoad/pc/pc -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_25/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {cpu/DataRoad/mem/DataOut[0]} {cpu/DataRoad/mem/DataOut[1]} {cpu/DataRoad/mem/DataOut[2]} {cpu/DataRoad/mem/DataOut[3]} {cpu/DataRoad/mem/DataOut[4]} {cpu/DataRoad/mem/DataOut[5]} {cpu/DataRoad/mem/DataOut[6]} {cpu/DataRoad/mem/DataOut[7]} {cpu/DataRoad/mem/DataOut[8]} {cpu/DataRoad/mem/DataOut[9]} {cpu/DataRoad/mem/DataOut[10]} {cpu/DataRoad/mem/DataOut[11]} {cpu/DataRoad/mem/DataOut[12]} {cpu/DataRoad/mem/DataOut[13]} {cpu/DataRoad/mem/DataOut[14]} {cpu/DataRoad/mem/DataOut[15]} {cpu/DataRoad/mem/DataOut[16]} {cpu/DataRoad/mem/DataOut[17]} {cpu/DataRoad/mem/DataOut[18]} {cpu/DataRoad/mem/DataOut[19]} {cpu/DataRoad/mem/DataOut[20]} {cpu/DataRoad/mem/DataOut[21]} {cpu/DataRoad/mem/DataOut[22]} {cpu/DataRoad/mem/DataOut[23]} {cpu/DataRoad/mem/DataOut[24]} {cpu/DataRoad/mem/DataOut[25]} {cpu/DataRoad/mem/DataOut[26]} {cpu/DataRoad/mem/DataOut[27]} {cpu/DataRoad/mem/DataOut[28]} {cpu/DataRoad/mem/DataOut[29]} {cpu/DataRoad/mem/DataOut[30]} {cpu/DataRoad/mem/DataOut[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {cpu/DataRoad/regs/reg1[0]} {cpu/DataRoad/regs/reg1[1]} {cpu/DataRoad/regs/reg1[2]} {cpu/DataRoad/regs/reg1[3]} {cpu/DataRoad/regs/reg1[4]} {cpu/DataRoad/regs/reg1[5]} {cpu/DataRoad/regs/reg1[6]} {cpu/DataRoad/regs/reg1[7]} {cpu/DataRoad/regs/reg1[8]} {cpu/DataRoad/regs/reg1[9]} {cpu/DataRoad/regs/reg1[10]} {cpu/DataRoad/regs/reg1[11]} {cpu/DataRoad/regs/reg1[12]} {cpu/DataRoad/regs/reg1[13]} {cpu/DataRoad/regs/reg1[14]} {cpu/DataRoad/regs/reg1[15]} {cpu/DataRoad/regs/reg1[16]} {cpu/DataRoad/regs/reg1[17]} {cpu/DataRoad/regs/reg1[18]} {cpu/DataRoad/regs/reg1[19]} {cpu/DataRoad/regs/reg1[20]} {cpu/DataRoad/regs/reg1[21]} {cpu/DataRoad/regs/reg1[22]} {cpu/DataRoad/regs/reg1[23]} {cpu/DataRoad/regs/reg1[24]} {cpu/DataRoad/regs/reg1[25]} {cpu/DataRoad/regs/reg1[26]} {cpu/DataRoad/regs/reg1[27]} {cpu/DataRoad/regs/reg1[28]} {cpu/DataRoad/regs/reg1[29]} {cpu/DataRoad/regs/reg1[30]} {cpu/DataRoad/regs/reg1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {cpu/DataRoad/regs/reg_k1[0]} {cpu/DataRoad/regs/reg_k1[1]} {cpu/DataRoad/regs/reg_k1[2]} {cpu/DataRoad/regs/reg_k1[3]} {cpu/DataRoad/regs/reg_k1[4]} {cpu/DataRoad/regs/reg_k1[5]} {cpu/DataRoad/regs/reg_k1[6]} {cpu/DataRoad/regs/reg_k1[7]} {cpu/DataRoad/regs/reg_k1[8]} {cpu/DataRoad/regs/reg_k1[9]} {cpu/DataRoad/regs/reg_k1[10]} {cpu/DataRoad/regs/reg_k1[11]} {cpu/DataRoad/regs/reg_k1[12]} {cpu/DataRoad/regs/reg_k1[13]} {cpu/DataRoad/regs/reg_k1[14]} {cpu/DataRoad/regs/reg_k1[15]} {cpu/DataRoad/regs/reg_k1[16]} {cpu/DataRoad/regs/reg_k1[17]} {cpu/DataRoad/regs/reg_k1[18]} {cpu/DataRoad/regs/reg_k1[19]} {cpu/DataRoad/regs/reg_k1[20]} {cpu/DataRoad/regs/reg_k1[21]} {cpu/DataRoad/regs/reg_k1[22]} {cpu/DataRoad/regs/reg_k1[23]} {cpu/DataRoad/regs/reg_k1[24]} {cpu/DataRoad/regs/reg_k1[25]} {cpu/DataRoad/regs/reg_k1[26]} {cpu/DataRoad/regs/reg_k1[27]} {cpu/DataRoad/regs/reg_k1[28]} {cpu/DataRoad/regs/reg_k1[29]} {cpu/DataRoad/regs/reg_k1[30]} {cpu/DataRoad/regs/reg_k1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {cpu/DataRoad/regs/reg_s1[0]} {cpu/DataRoad/regs/reg_s1[1]} {cpu/DataRoad/regs/reg_s1[2]} {cpu/DataRoad/regs/reg_s1[3]} {cpu/DataRoad/regs/reg_s1[4]} {cpu/DataRoad/regs/reg_s1[5]} {cpu/DataRoad/regs/reg_s1[6]} {cpu/DataRoad/regs/reg_s1[7]} {cpu/DataRoad/regs/reg_s1[8]} {cpu/DataRoad/regs/reg_s1[9]} {cpu/DataRoad/regs/reg_s1[10]} {cpu/DataRoad/regs/reg_s1[11]} {cpu/DataRoad/regs/reg_s1[12]} {cpu/DataRoad/regs/reg_s1[13]} {cpu/DataRoad/regs/reg_s1[14]} {cpu/DataRoad/regs/reg_s1[15]} {cpu/DataRoad/regs/reg_s1[16]} {cpu/DataRoad/regs/reg_s1[17]} {cpu/DataRoad/regs/reg_s1[18]} {cpu/DataRoad/regs/reg_s1[19]} {cpu/DataRoad/regs/reg_s1[20]} {cpu/DataRoad/regs/reg_s1[21]} {cpu/DataRoad/regs/reg_s1[22]} {cpu/DataRoad/regs/reg_s1[23]} {cpu/DataRoad/regs/reg_s1[24]} {cpu/DataRoad/regs/reg_s1[25]} {cpu/DataRoad/regs/reg_s1[26]} {cpu/DataRoad/regs/reg_s1[27]} {cpu/DataRoad/regs/reg_s1[28]} {cpu/DataRoad/regs/reg_s1[29]} {cpu/DataRoad/regs/reg_s1[30]} {cpu/DataRoad/regs/reg_s1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {cpu/DataRoad/regs/reg_a0[0]} {cpu/DataRoad/regs/reg_a0[1]} {cpu/DataRoad/regs/reg_a0[2]} {cpu/DataRoad/regs/reg_a0[3]} {cpu/DataRoad/regs/reg_a0[4]} {cpu/DataRoad/regs/reg_a0[5]} {cpu/DataRoad/regs/reg_a0[6]} {cpu/DataRoad/regs/reg_a0[7]} {cpu/DataRoad/regs/reg_a0[8]} {cpu/DataRoad/regs/reg_a0[9]} {cpu/DataRoad/regs/reg_a0[10]} {cpu/DataRoad/regs/reg_a0[11]} {cpu/DataRoad/regs/reg_a0[12]} {cpu/DataRoad/regs/reg_a0[13]} {cpu/DataRoad/regs/reg_a0[14]} {cpu/DataRoad/regs/reg_a0[15]} {cpu/DataRoad/regs/reg_a0[16]} {cpu/DataRoad/regs/reg_a0[17]} {cpu/DataRoad/regs/reg_a0[18]} {cpu/DataRoad/regs/reg_a0[19]} {cpu/DataRoad/regs/reg_a0[20]} {cpu/DataRoad/regs/reg_a0[21]} {cpu/DataRoad/regs/reg_a0[22]} {cpu/DataRoad/regs/reg_a0[23]} {cpu/DataRoad/regs/reg_a0[24]} {cpu/DataRoad/regs/reg_a0[25]} {cpu/DataRoad/regs/reg_a0[26]} {cpu/DataRoad/regs/reg_a0[27]} {cpu/DataRoad/regs/reg_a0[28]} {cpu/DataRoad/regs/reg_a0[29]} {cpu/DataRoad/regs/reg_a0[30]} {cpu/DataRoad/regs/reg_a0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {cpu/DataRoad/regs/reg_k0[0]} {cpu/DataRoad/regs/reg_k0[1]} {cpu/DataRoad/regs/reg_k0[2]} {cpu/DataRoad/regs/reg_k0[3]} {cpu/DataRoad/regs/reg_k0[4]} {cpu/DataRoad/regs/reg_k0[5]} {cpu/DataRoad/regs/reg_k0[6]} {cpu/DataRoad/regs/reg_k0[7]} {cpu/DataRoad/regs/reg_k0[8]} {cpu/DataRoad/regs/reg_k0[9]} {cpu/DataRoad/regs/reg_k0[10]} {cpu/DataRoad/regs/reg_k0[11]} {cpu/DataRoad/regs/reg_k0[12]} {cpu/DataRoad/regs/reg_k0[13]} {cpu/DataRoad/regs/reg_k0[14]} {cpu/DataRoad/regs/reg_k0[15]} {cpu/DataRoad/regs/reg_k0[16]} {cpu/DataRoad/regs/reg_k0[17]} {cpu/DataRoad/regs/reg_k0[18]} {cpu/DataRoad/regs/reg_k0[19]} {cpu/DataRoad/regs/reg_k0[20]} {cpu/DataRoad/regs/reg_k0[21]} {cpu/DataRoad/regs/reg_k0[22]} {cpu/DataRoad/regs/reg_k0[23]} {cpu/DataRoad/regs/reg_k0[24]} {cpu/DataRoad/regs/reg_k0[25]} {cpu/DataRoad/regs/reg_k0[26]} {cpu/DataRoad/regs/reg_k0[27]} {cpu/DataRoad/regs/reg_k0[28]} {cpu/DataRoad/regs/reg_k0[29]} {cpu/DataRoad/regs/reg_k0[30]} {cpu/DataRoad/regs/reg_k0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {cpu/DataRoad/regs/reg_s0[0]} {cpu/DataRoad/regs/reg_s0[1]} {cpu/DataRoad/regs/reg_s0[2]} {cpu/DataRoad/regs/reg_s0[3]} {cpu/DataRoad/regs/reg_s0[4]} {cpu/DataRoad/regs/reg_s0[5]} {cpu/DataRoad/regs/reg_s0[6]} {cpu/DataRoad/regs/reg_s0[7]} {cpu/DataRoad/regs/reg_s0[8]} {cpu/DataRoad/regs/reg_s0[9]} {cpu/DataRoad/regs/reg_s0[10]} {cpu/DataRoad/regs/reg_s0[11]} {cpu/DataRoad/regs/reg_s0[12]} {cpu/DataRoad/regs/reg_s0[13]} {cpu/DataRoad/regs/reg_s0[14]} {cpu/DataRoad/regs/reg_s0[15]} {cpu/DataRoad/regs/reg_s0[16]} {cpu/DataRoad/regs/reg_s0[17]} {cpu/DataRoad/regs/reg_s0[18]} {cpu/DataRoad/regs/reg_s0[19]} {cpu/DataRoad/regs/reg_s0[20]} {cpu/DataRoad/regs/reg_s0[21]} {cpu/DataRoad/regs/reg_s0[22]} {cpu/DataRoad/regs/reg_s0[23]} {cpu/DataRoad/regs/reg_s0[24]} {cpu/DataRoad/regs/reg_s0[25]} {cpu/DataRoad/regs/reg_s0[26]} {cpu/DataRoad/regs/reg_s0[27]} {cpu/DataRoad/regs/reg_s0[28]} {cpu/DataRoad/regs/reg_s0[29]} {cpu/DataRoad/regs/reg_s0[30]} {cpu/DataRoad/regs/reg_s0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {cpu/DataRoad/pc/pc[0]} {cpu/DataRoad/pc/pc[1]} {cpu/DataRoad/pc/pc[2]} {cpu/DataRoad/pc/pc[3]} {cpu/DataRoad/pc/pc[4]} {cpu/DataRoad/pc/pc[5]} {cpu/DataRoad/pc/pc[6]} {cpu/DataRoad/pc/pc[7]} {cpu/DataRoad/pc/pc[8]} {cpu/DataRoad/pc/pc[9]} {cpu/DataRoad/pc/pc[10]} {cpu/DataRoad/pc/pc[11]} {cpu/DataRoad/pc/pc[12]} {cpu/DataRoad/pc/pc[13]} {cpu/DataRoad/pc/pc[14]} {cpu/DataRoad/pc/pc[15]} {cpu/DataRoad/pc/pc[16]} {cpu/DataRoad/pc/pc[17]} {cpu/DataRoad/pc/pc[18]} {cpu/DataRoad/pc/pc[19]} {cpu/DataRoad/pc/pc[20]} {cpu/DataRoad/pc/pc[21]} {cpu/DataRoad/pc/pc[22]} {cpu/DataRoad/pc/pc[23]} {cpu/DataRoad/pc/pc[24]} {cpu/DataRoad/pc/pc[25]} {cpu/DataRoad/pc/pc[26]} {cpu/DataRoad/pc/pc[27]} {cpu/DataRoad/pc/pc[28]} {cpu/DataRoad/pc/pc[29]} {cpu/DataRoad/pc/pc[30]} {cpu/DataRoad/pc/pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {cpu/DataRoad/alu_result[0]} {cpu/DataRoad/alu_result[1]} {cpu/DataRoad/alu_result[2]} {cpu/DataRoad/alu_result[3]} {cpu/DataRoad/alu_result[4]} {cpu/DataRoad/alu_result[5]} {cpu/DataRoad/alu_result[6]} {cpu/DataRoad/alu_result[7]} {cpu/DataRoad/alu_result[8]} {cpu/DataRoad/alu_result[9]} {cpu/DataRoad/alu_result[10]} {cpu/DataRoad/alu_result[11]} {cpu/DataRoad/alu_result[12]} {cpu/DataRoad/alu_result[13]} {cpu/DataRoad/alu_result[14]} {cpu/DataRoad/alu_result[15]} {cpu/DataRoad/alu_result[16]} {cpu/DataRoad/alu_result[17]} {cpu/DataRoad/alu_result[18]} {cpu/DataRoad/alu_result[19]} {cpu/DataRoad/alu_result[20]} {cpu/DataRoad/alu_result[21]} {cpu/DataRoad/alu_result[22]} {cpu/DataRoad/alu_result[23]} {cpu/DataRoad/alu_result[24]} {cpu/DataRoad/alu_result[25]} {cpu/DataRoad/alu_result[26]} {cpu/DataRoad/alu_result[27]} {cpu/DataRoad/alu_result[28]} {cpu/DataRoad/alu_result[29]} {cpu/DataRoad/alu_result[30]} {cpu/DataRoad/alu_result[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {cpu/DataRoad/Inst[0]} {cpu/DataRoad/Inst[1]} {cpu/DataRoad/Inst[2]} {cpu/DataRoad/Inst[3]} {cpu/DataRoad/Inst[4]} {cpu/DataRoad/Inst[5]} {cpu/DataRoad/Inst[6]} {cpu/DataRoad/Inst[7]} {cpu/DataRoad/Inst[8]} {cpu/DataRoad/Inst[9]} {cpu/DataRoad/Inst[10]} {cpu/DataRoad/Inst[11]} {cpu/DataRoad/Inst[12]} {cpu/DataRoad/Inst[13]} {cpu/DataRoad/Inst[14]} {cpu/DataRoad/Inst[15]} {cpu/DataRoad/Inst[16]} {cpu/DataRoad/Inst[17]} {cpu/DataRoad/Inst[18]} {cpu/DataRoad/Inst[19]} {cpu/DataRoad/Inst[20]} {cpu/DataRoad/Inst[21]} {cpu/DataRoad/Inst[22]} {cpu/DataRoad/Inst[23]} {cpu/DataRoad/Inst[24]} {cpu/DataRoad/Inst[25]} {cpu/DataRoad/Inst[26]} {cpu/DataRoad/Inst[27]} {cpu/DataRoad/Inst[28]} {cpu/DataRoad/Inst[29]} {cpu/DataRoad/Inst[30]} {cpu/DataRoad/Inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {cpu/DataRoad/real_busA[0]} {cpu/DataRoad/real_busA[1]} {cpu/DataRoad/real_busA[2]} {cpu/DataRoad/real_busA[3]} {cpu/DataRoad/real_busA[4]} {cpu/DataRoad/real_busA[5]} {cpu/DataRoad/real_busA[6]} {cpu/DataRoad/real_busA[7]} {cpu/DataRoad/real_busA[8]} {cpu/DataRoad/real_busA[9]} {cpu/DataRoad/real_busA[10]} {cpu/DataRoad/real_busA[11]} {cpu/DataRoad/real_busA[12]} {cpu/DataRoad/real_busA[13]} {cpu/DataRoad/real_busA[14]} {cpu/DataRoad/real_busA[15]} {cpu/DataRoad/real_busA[16]} {cpu/DataRoad/real_busA[17]} {cpu/DataRoad/real_busA[18]} {cpu/DataRoad/real_busA[19]} {cpu/DataRoad/real_busA[20]} {cpu/DataRoad/real_busA[21]} {cpu/DataRoad/real_busA[22]} {cpu/DataRoad/real_busA[23]} {cpu/DataRoad/real_busA[24]} {cpu/DataRoad/real_busA[25]} {cpu/DataRoad/real_busA[26]} {cpu/DataRoad/real_busA[27]} {cpu/DataRoad/real_busA[28]} {cpu/DataRoad/real_busA[29]} {cpu/DataRoad/real_busA[30]} {cpu/DataRoad/real_busA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {cpu/DataRoad/real_busB[0]} {cpu/DataRoad/real_busB[1]} {cpu/DataRoad/real_busB[2]} {cpu/DataRoad/real_busB[3]} {cpu/DataRoad/real_busB[4]} {cpu/DataRoad/real_busB[5]} {cpu/DataRoad/real_busB[6]} {cpu/DataRoad/real_busB[7]} {cpu/DataRoad/real_busB[8]} {cpu/DataRoad/real_busB[9]} {cpu/DataRoad/real_busB[10]} {cpu/DataRoad/real_busB[11]} {cpu/DataRoad/real_busB[12]} {cpu/DataRoad/real_busB[13]} {cpu/DataRoad/real_busB[14]} {cpu/DataRoad/real_busB[15]} {cpu/DataRoad/real_busB[16]} {cpu/DataRoad/real_busB[17]} {cpu/DataRoad/real_busB[18]} {cpu/DataRoad/real_busB[19]} {cpu/DataRoad/real_busB[20]} {cpu/DataRoad/real_busB[21]} {cpu/DataRoad/real_busB[22]} {cpu/DataRoad/real_busB[23]} {cpu/DataRoad/real_busB[24]} {cpu/DataRoad/real_busB[25]} {cpu/DataRoad/real_busB[26]} {cpu/DataRoad/real_busB[27]} {cpu/DataRoad/real_busB[28]} {cpu/DataRoad/real_busB[29]} {cpu/DataRoad/real_busB[30]} {cpu/DataRoad/real_busB[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {cpu/DataRoad/base_DataOut[0]} {cpu/DataRoad/base_DataOut[1]} {cpu/DataRoad/base_DataOut[2]} {cpu/DataRoad/base_DataOut[3]} {cpu/DataRoad/base_DataOut[4]} {cpu/DataRoad/base_DataOut[5]} {cpu/DataRoad/base_DataOut[6]} {cpu/DataRoad/base_DataOut[7]} {cpu/DataRoad/base_DataOut[8]} {cpu/DataRoad/base_DataOut[9]} {cpu/DataRoad/base_DataOut[10]} {cpu/DataRoad/base_DataOut[11]} {cpu/DataRoad/base_DataOut[12]} {cpu/DataRoad/base_DataOut[13]} {cpu/DataRoad/base_DataOut[14]} {cpu/DataRoad/base_DataOut[15]} {cpu/DataRoad/base_DataOut[16]} {cpu/DataRoad/base_DataOut[17]} {cpu/DataRoad/base_DataOut[18]} {cpu/DataRoad/base_DataOut[19]} {cpu/DataRoad/base_DataOut[20]} {cpu/DataRoad/base_DataOut[21]} {cpu/DataRoad/base_DataOut[22]} {cpu/DataRoad/base_DataOut[23]} {cpu/DataRoad/base_DataOut[24]} {cpu/DataRoad/base_DataOut[25]} {cpu/DataRoad/base_DataOut[26]} {cpu/DataRoad/base_DataOut[27]} {cpu/DataRoad/base_DataOut[28]} {cpu/DataRoad/base_DataOut[29]} {cpu/DataRoad/base_DataOut[30]} {cpu/DataRoad/base_DataOut[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 20 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {cpu/DataRoad/real_base_addr[0]} {cpu/DataRoad/real_base_addr[1]} {cpu/DataRoad/real_base_addr[2]} {cpu/DataRoad/real_base_addr[3]} {cpu/DataRoad/real_base_addr[4]} {cpu/DataRoad/real_base_addr[5]} {cpu/DataRoad/real_base_addr[6]} {cpu/DataRoad/real_base_addr[7]} {cpu/DataRoad/real_base_addr[8]} {cpu/DataRoad/real_base_addr[9]} {cpu/DataRoad/real_base_addr[10]} {cpu/DataRoad/real_base_addr[11]} {cpu/DataRoad/real_base_addr[12]} {cpu/DataRoad/real_base_addr[13]} {cpu/DataRoad/real_base_addr[14]} {cpu/DataRoad/real_base_addr[15]} {cpu/DataRoad/real_base_addr[16]} {cpu/DataRoad/real_base_addr[17]} {cpu/DataRoad/real_base_addr[18]} {cpu/DataRoad/real_base_addr[19]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list cpu/DataRoad/read_base ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list cpu/DataRoad/mem/uart_ready ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
save_wave_config {D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -url 122.96.148.122:8022 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.4:2542]
set_property PARAM.FREQUENCY 10000000 [get_hw_targets */xilinx_tcf/Xilinx/10.2.254.4:2542]
open_hw_target
set_property PROGRAM.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a200t_0]
set_property PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes cpu/DataRoad/mem/uart_ready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {cpu/DataRoad/real_busA} {cpu/DataRoad/real_busB} {cpu/DataRoad/alu_result} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {cpu/DataRoad/read_base} }
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_25/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {cpu/DataRoad/mem/DataOut[0]} {cpu/DataRoad/mem/DataOut[1]} {cpu/DataRoad/mem/DataOut[2]} {cpu/DataRoad/mem/DataOut[3]} {cpu/DataRoad/mem/DataOut[4]} {cpu/DataRoad/mem/DataOut[5]} {cpu/DataRoad/mem/DataOut[6]} {cpu/DataRoad/mem/DataOut[7]} {cpu/DataRoad/mem/DataOut[8]} {cpu/DataRoad/mem/DataOut[9]} {cpu/DataRoad/mem/DataOut[10]} {cpu/DataRoad/mem/DataOut[11]} {cpu/DataRoad/mem/DataOut[12]} {cpu/DataRoad/mem/DataOut[13]} {cpu/DataRoad/mem/DataOut[14]} {cpu/DataRoad/mem/DataOut[15]} {cpu/DataRoad/mem/DataOut[16]} {cpu/DataRoad/mem/DataOut[17]} {cpu/DataRoad/mem/DataOut[18]} {cpu/DataRoad/mem/DataOut[19]} {cpu/DataRoad/mem/DataOut[20]} {cpu/DataRoad/mem/DataOut[21]} {cpu/DataRoad/mem/DataOut[22]} {cpu/DataRoad/mem/DataOut[23]} {cpu/DataRoad/mem/DataOut[24]} {cpu/DataRoad/mem/DataOut[25]} {cpu/DataRoad/mem/DataOut[26]} {cpu/DataRoad/mem/DataOut[27]} {cpu/DataRoad/mem/DataOut[28]} {cpu/DataRoad/mem/DataOut[29]} {cpu/DataRoad/mem/DataOut[30]} {cpu/DataRoad/mem/DataOut[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {cpu/DataRoad/pc/pc[0]} {cpu/DataRoad/pc/pc[1]} {cpu/DataRoad/pc/pc[2]} {cpu/DataRoad/pc/pc[3]} {cpu/DataRoad/pc/pc[4]} {cpu/DataRoad/pc/pc[5]} {cpu/DataRoad/pc/pc[6]} {cpu/DataRoad/pc/pc[7]} {cpu/DataRoad/pc/pc[8]} {cpu/DataRoad/pc/pc[9]} {cpu/DataRoad/pc/pc[10]} {cpu/DataRoad/pc/pc[11]} {cpu/DataRoad/pc/pc[12]} {cpu/DataRoad/pc/pc[13]} {cpu/DataRoad/pc/pc[14]} {cpu/DataRoad/pc/pc[15]} {cpu/DataRoad/pc/pc[16]} {cpu/DataRoad/pc/pc[17]} {cpu/DataRoad/pc/pc[18]} {cpu/DataRoad/pc/pc[19]} {cpu/DataRoad/pc/pc[20]} {cpu/DataRoad/pc/pc[21]} {cpu/DataRoad/pc/pc[22]} {cpu/DataRoad/pc/pc[23]} {cpu/DataRoad/pc/pc[24]} {cpu/DataRoad/pc/pc[25]} {cpu/DataRoad/pc/pc[26]} {cpu/DataRoad/pc/pc[27]} {cpu/DataRoad/pc/pc[28]} {cpu/DataRoad/pc/pc[29]} {cpu/DataRoad/pc/pc[30]} {cpu/DataRoad/pc/pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {cpu/DataRoad/regs/reg_s1[0]} {cpu/DataRoad/regs/reg_s1[1]} {cpu/DataRoad/regs/reg_s1[2]} {cpu/DataRoad/regs/reg_s1[3]} {cpu/DataRoad/regs/reg_s1[4]} {cpu/DataRoad/regs/reg_s1[5]} {cpu/DataRoad/regs/reg_s1[6]} {cpu/DataRoad/regs/reg_s1[7]} {cpu/DataRoad/regs/reg_s1[8]} {cpu/DataRoad/regs/reg_s1[9]} {cpu/DataRoad/regs/reg_s1[10]} {cpu/DataRoad/regs/reg_s1[11]} {cpu/DataRoad/regs/reg_s1[12]} {cpu/DataRoad/regs/reg_s1[13]} {cpu/DataRoad/regs/reg_s1[14]} {cpu/DataRoad/regs/reg_s1[15]} {cpu/DataRoad/regs/reg_s1[16]} {cpu/DataRoad/regs/reg_s1[17]} {cpu/DataRoad/regs/reg_s1[18]} {cpu/DataRoad/regs/reg_s1[19]} {cpu/DataRoad/regs/reg_s1[20]} {cpu/DataRoad/regs/reg_s1[21]} {cpu/DataRoad/regs/reg_s1[22]} {cpu/DataRoad/regs/reg_s1[23]} {cpu/DataRoad/regs/reg_s1[24]} {cpu/DataRoad/regs/reg_s1[25]} {cpu/DataRoad/regs/reg_s1[26]} {cpu/DataRoad/regs/reg_s1[27]} {cpu/DataRoad/regs/reg_s1[28]} {cpu/DataRoad/regs/reg_s1[29]} {cpu/DataRoad/regs/reg_s1[30]} {cpu/DataRoad/regs/reg_s1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {cpu/DataRoad/regs/reg_a0[0]} {cpu/DataRoad/regs/reg_a0[1]} {cpu/DataRoad/regs/reg_a0[2]} {cpu/DataRoad/regs/reg_a0[3]} {cpu/DataRoad/regs/reg_a0[4]} {cpu/DataRoad/regs/reg_a0[5]} {cpu/DataRoad/regs/reg_a0[6]} {cpu/DataRoad/regs/reg_a0[7]} {cpu/DataRoad/regs/reg_a0[8]} {cpu/DataRoad/regs/reg_a0[9]} {cpu/DataRoad/regs/reg_a0[10]} {cpu/DataRoad/regs/reg_a0[11]} {cpu/DataRoad/regs/reg_a0[12]} {cpu/DataRoad/regs/reg_a0[13]} {cpu/DataRoad/regs/reg_a0[14]} {cpu/DataRoad/regs/reg_a0[15]} {cpu/DataRoad/regs/reg_a0[16]} {cpu/DataRoad/regs/reg_a0[17]} {cpu/DataRoad/regs/reg_a0[18]} {cpu/DataRoad/regs/reg_a0[19]} {cpu/DataRoad/regs/reg_a0[20]} {cpu/DataRoad/regs/reg_a0[21]} {cpu/DataRoad/regs/reg_a0[22]} {cpu/DataRoad/regs/reg_a0[23]} {cpu/DataRoad/regs/reg_a0[24]} {cpu/DataRoad/regs/reg_a0[25]} {cpu/DataRoad/regs/reg_a0[26]} {cpu/DataRoad/regs/reg_a0[27]} {cpu/DataRoad/regs/reg_a0[28]} {cpu/DataRoad/regs/reg_a0[29]} {cpu/DataRoad/regs/reg_a0[30]} {cpu/DataRoad/regs/reg_a0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {cpu/DataRoad/regs/reg1[0]} {cpu/DataRoad/regs/reg1[1]} {cpu/DataRoad/regs/reg1[2]} {cpu/DataRoad/regs/reg1[3]} {cpu/DataRoad/regs/reg1[4]} {cpu/DataRoad/regs/reg1[5]} {cpu/DataRoad/regs/reg1[6]} {cpu/DataRoad/regs/reg1[7]} {cpu/DataRoad/regs/reg1[8]} {cpu/DataRoad/regs/reg1[9]} {cpu/DataRoad/regs/reg1[10]} {cpu/DataRoad/regs/reg1[11]} {cpu/DataRoad/regs/reg1[12]} {cpu/DataRoad/regs/reg1[13]} {cpu/DataRoad/regs/reg1[14]} {cpu/DataRoad/regs/reg1[15]} {cpu/DataRoad/regs/reg1[16]} {cpu/DataRoad/regs/reg1[17]} {cpu/DataRoad/regs/reg1[18]} {cpu/DataRoad/regs/reg1[19]} {cpu/DataRoad/regs/reg1[20]} {cpu/DataRoad/regs/reg1[21]} {cpu/DataRoad/regs/reg1[22]} {cpu/DataRoad/regs/reg1[23]} {cpu/DataRoad/regs/reg1[24]} {cpu/DataRoad/regs/reg1[25]} {cpu/DataRoad/regs/reg1[26]} {cpu/DataRoad/regs/reg1[27]} {cpu/DataRoad/regs/reg1[28]} {cpu/DataRoad/regs/reg1[29]} {cpu/DataRoad/regs/reg1[30]} {cpu/DataRoad/regs/reg1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {cpu/DataRoad/regs/reg_k1[0]} {cpu/DataRoad/regs/reg_k1[1]} {cpu/DataRoad/regs/reg_k1[2]} {cpu/DataRoad/regs/reg_k1[3]} {cpu/DataRoad/regs/reg_k1[4]} {cpu/DataRoad/regs/reg_k1[5]} {cpu/DataRoad/regs/reg_k1[6]} {cpu/DataRoad/regs/reg_k1[7]} {cpu/DataRoad/regs/reg_k1[8]} {cpu/DataRoad/regs/reg_k1[9]} {cpu/DataRoad/regs/reg_k1[10]} {cpu/DataRoad/regs/reg_k1[11]} {cpu/DataRoad/regs/reg_k1[12]} {cpu/DataRoad/regs/reg_k1[13]} {cpu/DataRoad/regs/reg_k1[14]} {cpu/DataRoad/regs/reg_k1[15]} {cpu/DataRoad/regs/reg_k1[16]} {cpu/DataRoad/regs/reg_k1[17]} {cpu/DataRoad/regs/reg_k1[18]} {cpu/DataRoad/regs/reg_k1[19]} {cpu/DataRoad/regs/reg_k1[20]} {cpu/DataRoad/regs/reg_k1[21]} {cpu/DataRoad/regs/reg_k1[22]} {cpu/DataRoad/regs/reg_k1[23]} {cpu/DataRoad/regs/reg_k1[24]} {cpu/DataRoad/regs/reg_k1[25]} {cpu/DataRoad/regs/reg_k1[26]} {cpu/DataRoad/regs/reg_k1[27]} {cpu/DataRoad/regs/reg_k1[28]} {cpu/DataRoad/regs/reg_k1[29]} {cpu/DataRoad/regs/reg_k1[30]} {cpu/DataRoad/regs/reg_k1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {cpu/DataRoad/regs/reg_k0[0]} {cpu/DataRoad/regs/reg_k0[1]} {cpu/DataRoad/regs/reg_k0[2]} {cpu/DataRoad/regs/reg_k0[3]} {cpu/DataRoad/regs/reg_k0[4]} {cpu/DataRoad/regs/reg_k0[5]} {cpu/DataRoad/regs/reg_k0[6]} {cpu/DataRoad/regs/reg_k0[7]} {cpu/DataRoad/regs/reg_k0[8]} {cpu/DataRoad/regs/reg_k0[9]} {cpu/DataRoad/regs/reg_k0[10]} {cpu/DataRoad/regs/reg_k0[11]} {cpu/DataRoad/regs/reg_k0[12]} {cpu/DataRoad/regs/reg_k0[13]} {cpu/DataRoad/regs/reg_k0[14]} {cpu/DataRoad/regs/reg_k0[15]} {cpu/DataRoad/regs/reg_k0[16]} {cpu/DataRoad/regs/reg_k0[17]} {cpu/DataRoad/regs/reg_k0[18]} {cpu/DataRoad/regs/reg_k0[19]} {cpu/DataRoad/regs/reg_k0[20]} {cpu/DataRoad/regs/reg_k0[21]} {cpu/DataRoad/regs/reg_k0[22]} {cpu/DataRoad/regs/reg_k0[23]} {cpu/DataRoad/regs/reg_k0[24]} {cpu/DataRoad/regs/reg_k0[25]} {cpu/DataRoad/regs/reg_k0[26]} {cpu/DataRoad/regs/reg_k0[27]} {cpu/DataRoad/regs/reg_k0[28]} {cpu/DataRoad/regs/reg_k0[29]} {cpu/DataRoad/regs/reg_k0[30]} {cpu/DataRoad/regs/reg_k0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {cpu/DataRoad/regs/reg_s0[0]} {cpu/DataRoad/regs/reg_s0[1]} {cpu/DataRoad/regs/reg_s0[2]} {cpu/DataRoad/regs/reg_s0[3]} {cpu/DataRoad/regs/reg_s0[4]} {cpu/DataRoad/regs/reg_s0[5]} {cpu/DataRoad/regs/reg_s0[6]} {cpu/DataRoad/regs/reg_s0[7]} {cpu/DataRoad/regs/reg_s0[8]} {cpu/DataRoad/regs/reg_s0[9]} {cpu/DataRoad/regs/reg_s0[10]} {cpu/DataRoad/regs/reg_s0[11]} {cpu/DataRoad/regs/reg_s0[12]} {cpu/DataRoad/regs/reg_s0[13]} {cpu/DataRoad/regs/reg_s0[14]} {cpu/DataRoad/regs/reg_s0[15]} {cpu/DataRoad/regs/reg_s0[16]} {cpu/DataRoad/regs/reg_s0[17]} {cpu/DataRoad/regs/reg_s0[18]} {cpu/DataRoad/regs/reg_s0[19]} {cpu/DataRoad/regs/reg_s0[20]} {cpu/DataRoad/regs/reg_s0[21]} {cpu/DataRoad/regs/reg_s0[22]} {cpu/DataRoad/regs/reg_s0[23]} {cpu/DataRoad/regs/reg_s0[24]} {cpu/DataRoad/regs/reg_s0[25]} {cpu/DataRoad/regs/reg_s0[26]} {cpu/DataRoad/regs/reg_s0[27]} {cpu/DataRoad/regs/reg_s0[28]} {cpu/DataRoad/regs/reg_s0[29]} {cpu/DataRoad/regs/reg_s0[30]} {cpu/DataRoad/regs/reg_s0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 20 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {cpu/DataRoad/real_base_addr[0]} {cpu/DataRoad/real_base_addr[1]} {cpu/DataRoad/real_base_addr[2]} {cpu/DataRoad/real_base_addr[3]} {cpu/DataRoad/real_base_addr[4]} {cpu/DataRoad/real_base_addr[5]} {cpu/DataRoad/real_base_addr[6]} {cpu/DataRoad/real_base_addr[7]} {cpu/DataRoad/real_base_addr[8]} {cpu/DataRoad/real_base_addr[9]} {cpu/DataRoad/real_base_addr[10]} {cpu/DataRoad/real_base_addr[11]} {cpu/DataRoad/real_base_addr[12]} {cpu/DataRoad/real_base_addr[13]} {cpu/DataRoad/real_base_addr[14]} {cpu/DataRoad/real_base_addr[15]} {cpu/DataRoad/real_base_addr[16]} {cpu/DataRoad/real_base_addr[17]} {cpu/DataRoad/real_base_addr[18]} {cpu/DataRoad/real_base_addr[19]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {cpu/DataRoad/base_DataOut[0]} {cpu/DataRoad/base_DataOut[1]} {cpu/DataRoad/base_DataOut[2]} {cpu/DataRoad/base_DataOut[3]} {cpu/DataRoad/base_DataOut[4]} {cpu/DataRoad/base_DataOut[5]} {cpu/DataRoad/base_DataOut[6]} {cpu/DataRoad/base_DataOut[7]} {cpu/DataRoad/base_DataOut[8]} {cpu/DataRoad/base_DataOut[9]} {cpu/DataRoad/base_DataOut[10]} {cpu/DataRoad/base_DataOut[11]} {cpu/DataRoad/base_DataOut[12]} {cpu/DataRoad/base_DataOut[13]} {cpu/DataRoad/base_DataOut[14]} {cpu/DataRoad/base_DataOut[15]} {cpu/DataRoad/base_DataOut[16]} {cpu/DataRoad/base_DataOut[17]} {cpu/DataRoad/base_DataOut[18]} {cpu/DataRoad/base_DataOut[19]} {cpu/DataRoad/base_DataOut[20]} {cpu/DataRoad/base_DataOut[21]} {cpu/DataRoad/base_DataOut[22]} {cpu/DataRoad/base_DataOut[23]} {cpu/DataRoad/base_DataOut[24]} {cpu/DataRoad/base_DataOut[25]} {cpu/DataRoad/base_DataOut[26]} {cpu/DataRoad/base_DataOut[27]} {cpu/DataRoad/base_DataOut[28]} {cpu/DataRoad/base_DataOut[29]} {cpu/DataRoad/base_DataOut[30]} {cpu/DataRoad/base_DataOut[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {cpu/DataRoad/Inst[0]} {cpu/DataRoad/Inst[1]} {cpu/DataRoad/Inst[2]} {cpu/DataRoad/Inst[3]} {cpu/DataRoad/Inst[4]} {cpu/DataRoad/Inst[5]} {cpu/DataRoad/Inst[6]} {cpu/DataRoad/Inst[7]} {cpu/DataRoad/Inst[8]} {cpu/DataRoad/Inst[9]} {cpu/DataRoad/Inst[10]} {cpu/DataRoad/Inst[11]} {cpu/DataRoad/Inst[12]} {cpu/DataRoad/Inst[13]} {cpu/DataRoad/Inst[14]} {cpu/DataRoad/Inst[15]} {cpu/DataRoad/Inst[16]} {cpu/DataRoad/Inst[17]} {cpu/DataRoad/Inst[18]} {cpu/DataRoad/Inst[19]} {cpu/DataRoad/Inst[20]} {cpu/DataRoad/Inst[21]} {cpu/DataRoad/Inst[22]} {cpu/DataRoad/Inst[23]} {cpu/DataRoad/Inst[24]} {cpu/DataRoad/Inst[25]} {cpu/DataRoad/Inst[26]} {cpu/DataRoad/Inst[27]} {cpu/DataRoad/Inst[28]} {cpu/DataRoad/Inst[29]} {cpu/DataRoad/Inst[30]} {cpu/DataRoad/Inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list cpu/DataRoad/mem/uart_ready ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_25/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {cpu/DataRoad/mem/DataOut[0]} {cpu/DataRoad/mem/DataOut[1]} {cpu/DataRoad/mem/DataOut[2]} {cpu/DataRoad/mem/DataOut[3]} {cpu/DataRoad/mem/DataOut[4]} {cpu/DataRoad/mem/DataOut[5]} {cpu/DataRoad/mem/DataOut[6]} {cpu/DataRoad/mem/DataOut[7]} {cpu/DataRoad/mem/DataOut[8]} {cpu/DataRoad/mem/DataOut[9]} {cpu/DataRoad/mem/DataOut[10]} {cpu/DataRoad/mem/DataOut[11]} {cpu/DataRoad/mem/DataOut[12]} {cpu/DataRoad/mem/DataOut[13]} {cpu/DataRoad/mem/DataOut[14]} {cpu/DataRoad/mem/DataOut[15]} {cpu/DataRoad/mem/DataOut[16]} {cpu/DataRoad/mem/DataOut[17]} {cpu/DataRoad/mem/DataOut[18]} {cpu/DataRoad/mem/DataOut[19]} {cpu/DataRoad/mem/DataOut[20]} {cpu/DataRoad/mem/DataOut[21]} {cpu/DataRoad/mem/DataOut[22]} {cpu/DataRoad/mem/DataOut[23]} {cpu/DataRoad/mem/DataOut[24]} {cpu/DataRoad/mem/DataOut[25]} {cpu/DataRoad/mem/DataOut[26]} {cpu/DataRoad/mem/DataOut[27]} {cpu/DataRoad/mem/DataOut[28]} {cpu/DataRoad/mem/DataOut[29]} {cpu/DataRoad/mem/DataOut[30]} {cpu/DataRoad/mem/DataOut[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {cpu/DataRoad/pc/pc[0]} {cpu/DataRoad/pc/pc[1]} {cpu/DataRoad/pc/pc[2]} {cpu/DataRoad/pc/pc[3]} {cpu/DataRoad/pc/pc[4]} {cpu/DataRoad/pc/pc[5]} {cpu/DataRoad/pc/pc[6]} {cpu/DataRoad/pc/pc[7]} {cpu/DataRoad/pc/pc[8]} {cpu/DataRoad/pc/pc[9]} {cpu/DataRoad/pc/pc[10]} {cpu/DataRoad/pc/pc[11]} {cpu/DataRoad/pc/pc[12]} {cpu/DataRoad/pc/pc[13]} {cpu/DataRoad/pc/pc[14]} {cpu/DataRoad/pc/pc[15]} {cpu/DataRoad/pc/pc[16]} {cpu/DataRoad/pc/pc[17]} {cpu/DataRoad/pc/pc[18]} {cpu/DataRoad/pc/pc[19]} {cpu/DataRoad/pc/pc[20]} {cpu/DataRoad/pc/pc[21]} {cpu/DataRoad/pc/pc[22]} {cpu/DataRoad/pc/pc[23]} {cpu/DataRoad/pc/pc[24]} {cpu/DataRoad/pc/pc[25]} {cpu/DataRoad/pc/pc[26]} {cpu/DataRoad/pc/pc[27]} {cpu/DataRoad/pc/pc[28]} {cpu/DataRoad/pc/pc[29]} {cpu/DataRoad/pc/pc[30]} {cpu/DataRoad/pc/pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {cpu/DataRoad/regs/reg_s1[0]} {cpu/DataRoad/regs/reg_s1[1]} {cpu/DataRoad/regs/reg_s1[2]} {cpu/DataRoad/regs/reg_s1[3]} {cpu/DataRoad/regs/reg_s1[4]} {cpu/DataRoad/regs/reg_s1[5]} {cpu/DataRoad/regs/reg_s1[6]} {cpu/DataRoad/regs/reg_s1[7]} {cpu/DataRoad/regs/reg_s1[8]} {cpu/DataRoad/regs/reg_s1[9]} {cpu/DataRoad/regs/reg_s1[10]} {cpu/DataRoad/regs/reg_s1[11]} {cpu/DataRoad/regs/reg_s1[12]} {cpu/DataRoad/regs/reg_s1[13]} {cpu/DataRoad/regs/reg_s1[14]} {cpu/DataRoad/regs/reg_s1[15]} {cpu/DataRoad/regs/reg_s1[16]} {cpu/DataRoad/regs/reg_s1[17]} {cpu/DataRoad/regs/reg_s1[18]} {cpu/DataRoad/regs/reg_s1[19]} {cpu/DataRoad/regs/reg_s1[20]} {cpu/DataRoad/regs/reg_s1[21]} {cpu/DataRoad/regs/reg_s1[22]} {cpu/DataRoad/regs/reg_s1[23]} {cpu/DataRoad/regs/reg_s1[24]} {cpu/DataRoad/regs/reg_s1[25]} {cpu/DataRoad/regs/reg_s1[26]} {cpu/DataRoad/regs/reg_s1[27]} {cpu/DataRoad/regs/reg_s1[28]} {cpu/DataRoad/regs/reg_s1[29]} {cpu/DataRoad/regs/reg_s1[30]} {cpu/DataRoad/regs/reg_s1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {cpu/DataRoad/regs/reg_a0[0]} {cpu/DataRoad/regs/reg_a0[1]} {cpu/DataRoad/regs/reg_a0[2]} {cpu/DataRoad/regs/reg_a0[3]} {cpu/DataRoad/regs/reg_a0[4]} {cpu/DataRoad/regs/reg_a0[5]} {cpu/DataRoad/regs/reg_a0[6]} {cpu/DataRoad/regs/reg_a0[7]} {cpu/DataRoad/regs/reg_a0[8]} {cpu/DataRoad/regs/reg_a0[9]} {cpu/DataRoad/regs/reg_a0[10]} {cpu/DataRoad/regs/reg_a0[11]} {cpu/DataRoad/regs/reg_a0[12]} {cpu/DataRoad/regs/reg_a0[13]} {cpu/DataRoad/regs/reg_a0[14]} {cpu/DataRoad/regs/reg_a0[15]} {cpu/DataRoad/regs/reg_a0[16]} {cpu/DataRoad/regs/reg_a0[17]} {cpu/DataRoad/regs/reg_a0[18]} {cpu/DataRoad/regs/reg_a0[19]} {cpu/DataRoad/regs/reg_a0[20]} {cpu/DataRoad/regs/reg_a0[21]} {cpu/DataRoad/regs/reg_a0[22]} {cpu/DataRoad/regs/reg_a0[23]} {cpu/DataRoad/regs/reg_a0[24]} {cpu/DataRoad/regs/reg_a0[25]} {cpu/DataRoad/regs/reg_a0[26]} {cpu/DataRoad/regs/reg_a0[27]} {cpu/DataRoad/regs/reg_a0[28]} {cpu/DataRoad/regs/reg_a0[29]} {cpu/DataRoad/regs/reg_a0[30]} {cpu/DataRoad/regs/reg_a0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {cpu/DataRoad/regs/reg1[0]} {cpu/DataRoad/regs/reg1[1]} {cpu/DataRoad/regs/reg1[2]} {cpu/DataRoad/regs/reg1[3]} {cpu/DataRoad/regs/reg1[4]} {cpu/DataRoad/regs/reg1[5]} {cpu/DataRoad/regs/reg1[6]} {cpu/DataRoad/regs/reg1[7]} {cpu/DataRoad/regs/reg1[8]} {cpu/DataRoad/regs/reg1[9]} {cpu/DataRoad/regs/reg1[10]} {cpu/DataRoad/regs/reg1[11]} {cpu/DataRoad/regs/reg1[12]} {cpu/DataRoad/regs/reg1[13]} {cpu/DataRoad/regs/reg1[14]} {cpu/DataRoad/regs/reg1[15]} {cpu/DataRoad/regs/reg1[16]} {cpu/DataRoad/regs/reg1[17]} {cpu/DataRoad/regs/reg1[18]} {cpu/DataRoad/regs/reg1[19]} {cpu/DataRoad/regs/reg1[20]} {cpu/DataRoad/regs/reg1[21]} {cpu/DataRoad/regs/reg1[22]} {cpu/DataRoad/regs/reg1[23]} {cpu/DataRoad/regs/reg1[24]} {cpu/DataRoad/regs/reg1[25]} {cpu/DataRoad/regs/reg1[26]} {cpu/DataRoad/regs/reg1[27]} {cpu/DataRoad/regs/reg1[28]} {cpu/DataRoad/regs/reg1[29]} {cpu/DataRoad/regs/reg1[30]} {cpu/DataRoad/regs/reg1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {cpu/DataRoad/regs/reg_k1[0]} {cpu/DataRoad/regs/reg_k1[1]} {cpu/DataRoad/regs/reg_k1[2]} {cpu/DataRoad/regs/reg_k1[3]} {cpu/DataRoad/regs/reg_k1[4]} {cpu/DataRoad/regs/reg_k1[5]} {cpu/DataRoad/regs/reg_k1[6]} {cpu/DataRoad/regs/reg_k1[7]} {cpu/DataRoad/regs/reg_k1[8]} {cpu/DataRoad/regs/reg_k1[9]} {cpu/DataRoad/regs/reg_k1[10]} {cpu/DataRoad/regs/reg_k1[11]} {cpu/DataRoad/regs/reg_k1[12]} {cpu/DataRoad/regs/reg_k1[13]} {cpu/DataRoad/regs/reg_k1[14]} {cpu/DataRoad/regs/reg_k1[15]} {cpu/DataRoad/regs/reg_k1[16]} {cpu/DataRoad/regs/reg_k1[17]} {cpu/DataRoad/regs/reg_k1[18]} {cpu/DataRoad/regs/reg_k1[19]} {cpu/DataRoad/regs/reg_k1[20]} {cpu/DataRoad/regs/reg_k1[21]} {cpu/DataRoad/regs/reg_k1[22]} {cpu/DataRoad/regs/reg_k1[23]} {cpu/DataRoad/regs/reg_k1[24]} {cpu/DataRoad/regs/reg_k1[25]} {cpu/DataRoad/regs/reg_k1[26]} {cpu/DataRoad/regs/reg_k1[27]} {cpu/DataRoad/regs/reg_k1[28]} {cpu/DataRoad/regs/reg_k1[29]} {cpu/DataRoad/regs/reg_k1[30]} {cpu/DataRoad/regs/reg_k1[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {cpu/DataRoad/regs/reg_k0[0]} {cpu/DataRoad/regs/reg_k0[1]} {cpu/DataRoad/regs/reg_k0[2]} {cpu/DataRoad/regs/reg_k0[3]} {cpu/DataRoad/regs/reg_k0[4]} {cpu/DataRoad/regs/reg_k0[5]} {cpu/DataRoad/regs/reg_k0[6]} {cpu/DataRoad/regs/reg_k0[7]} {cpu/DataRoad/regs/reg_k0[8]} {cpu/DataRoad/regs/reg_k0[9]} {cpu/DataRoad/regs/reg_k0[10]} {cpu/DataRoad/regs/reg_k0[11]} {cpu/DataRoad/regs/reg_k0[12]} {cpu/DataRoad/regs/reg_k0[13]} {cpu/DataRoad/regs/reg_k0[14]} {cpu/DataRoad/regs/reg_k0[15]} {cpu/DataRoad/regs/reg_k0[16]} {cpu/DataRoad/regs/reg_k0[17]} {cpu/DataRoad/regs/reg_k0[18]} {cpu/DataRoad/regs/reg_k0[19]} {cpu/DataRoad/regs/reg_k0[20]} {cpu/DataRoad/regs/reg_k0[21]} {cpu/DataRoad/regs/reg_k0[22]} {cpu/DataRoad/regs/reg_k0[23]} {cpu/DataRoad/regs/reg_k0[24]} {cpu/DataRoad/regs/reg_k0[25]} {cpu/DataRoad/regs/reg_k0[26]} {cpu/DataRoad/regs/reg_k0[27]} {cpu/DataRoad/regs/reg_k0[28]} {cpu/DataRoad/regs/reg_k0[29]} {cpu/DataRoad/regs/reg_k0[30]} {cpu/DataRoad/regs/reg_k0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {cpu/DataRoad/regs/reg_s0[0]} {cpu/DataRoad/regs/reg_s0[1]} {cpu/DataRoad/regs/reg_s0[2]} {cpu/DataRoad/regs/reg_s0[3]} {cpu/DataRoad/regs/reg_s0[4]} {cpu/DataRoad/regs/reg_s0[5]} {cpu/DataRoad/regs/reg_s0[6]} {cpu/DataRoad/regs/reg_s0[7]} {cpu/DataRoad/regs/reg_s0[8]} {cpu/DataRoad/regs/reg_s0[9]} {cpu/DataRoad/regs/reg_s0[10]} {cpu/DataRoad/regs/reg_s0[11]} {cpu/DataRoad/regs/reg_s0[12]} {cpu/DataRoad/regs/reg_s0[13]} {cpu/DataRoad/regs/reg_s0[14]} {cpu/DataRoad/regs/reg_s0[15]} {cpu/DataRoad/regs/reg_s0[16]} {cpu/DataRoad/regs/reg_s0[17]} {cpu/DataRoad/regs/reg_s0[18]} {cpu/DataRoad/regs/reg_s0[19]} {cpu/DataRoad/regs/reg_s0[20]} {cpu/DataRoad/regs/reg_s0[21]} {cpu/DataRoad/regs/reg_s0[22]} {cpu/DataRoad/regs/reg_s0[23]} {cpu/DataRoad/regs/reg_s0[24]} {cpu/DataRoad/regs/reg_s0[25]} {cpu/DataRoad/regs/reg_s0[26]} {cpu/DataRoad/regs/reg_s0[27]} {cpu/DataRoad/regs/reg_s0[28]} {cpu/DataRoad/regs/reg_s0[29]} {cpu/DataRoad/regs/reg_s0[30]} {cpu/DataRoad/regs/reg_s0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 20 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {cpu/DataRoad/real_base_addr[0]} {cpu/DataRoad/real_base_addr[1]} {cpu/DataRoad/real_base_addr[2]} {cpu/DataRoad/real_base_addr[3]} {cpu/DataRoad/real_base_addr[4]} {cpu/DataRoad/real_base_addr[5]} {cpu/DataRoad/real_base_addr[6]} {cpu/DataRoad/real_base_addr[7]} {cpu/DataRoad/real_base_addr[8]} {cpu/DataRoad/real_base_addr[9]} {cpu/DataRoad/real_base_addr[10]} {cpu/DataRoad/real_base_addr[11]} {cpu/DataRoad/real_base_addr[12]} {cpu/DataRoad/real_base_addr[13]} {cpu/DataRoad/real_base_addr[14]} {cpu/DataRoad/real_base_addr[15]} {cpu/DataRoad/real_base_addr[16]} {cpu/DataRoad/real_base_addr[17]} {cpu/DataRoad/real_base_addr[18]} {cpu/DataRoad/real_base_addr[19]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {cpu/DataRoad/base_DataOut[0]} {cpu/DataRoad/base_DataOut[1]} {cpu/DataRoad/base_DataOut[2]} {cpu/DataRoad/base_DataOut[3]} {cpu/DataRoad/base_DataOut[4]} {cpu/DataRoad/base_DataOut[5]} {cpu/DataRoad/base_DataOut[6]} {cpu/DataRoad/base_DataOut[7]} {cpu/DataRoad/base_DataOut[8]} {cpu/DataRoad/base_DataOut[9]} {cpu/DataRoad/base_DataOut[10]} {cpu/DataRoad/base_DataOut[11]} {cpu/DataRoad/base_DataOut[12]} {cpu/DataRoad/base_DataOut[13]} {cpu/DataRoad/base_DataOut[14]} {cpu/DataRoad/base_DataOut[15]} {cpu/DataRoad/base_DataOut[16]} {cpu/DataRoad/base_DataOut[17]} {cpu/DataRoad/base_DataOut[18]} {cpu/DataRoad/base_DataOut[19]} {cpu/DataRoad/base_DataOut[20]} {cpu/DataRoad/base_DataOut[21]} {cpu/DataRoad/base_DataOut[22]} {cpu/DataRoad/base_DataOut[23]} {cpu/DataRoad/base_DataOut[24]} {cpu/DataRoad/base_DataOut[25]} {cpu/DataRoad/base_DataOut[26]} {cpu/DataRoad/base_DataOut[27]} {cpu/DataRoad/base_DataOut[28]} {cpu/DataRoad/base_DataOut[29]} {cpu/DataRoad/base_DataOut[30]} {cpu/DataRoad/base_DataOut[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {cpu/DataRoad/Inst[0]} {cpu/DataRoad/Inst[1]} {cpu/DataRoad/Inst[2]} {cpu/DataRoad/Inst[3]} {cpu/DataRoad/Inst[4]} {cpu/DataRoad/Inst[5]} {cpu/DataRoad/Inst[6]} {cpu/DataRoad/Inst[7]} {cpu/DataRoad/Inst[8]} {cpu/DataRoad/Inst[9]} {cpu/DataRoad/Inst[10]} {cpu/DataRoad/Inst[11]} {cpu/DataRoad/Inst[12]} {cpu/DataRoad/Inst[13]} {cpu/DataRoad/Inst[14]} {cpu/DataRoad/Inst[15]} {cpu/DataRoad/Inst[16]} {cpu/DataRoad/Inst[17]} {cpu/DataRoad/Inst[18]} {cpu/DataRoad/Inst[19]} {cpu/DataRoad/Inst[20]} {cpu/DataRoad/Inst[21]} {cpu/DataRoad/Inst[22]} {cpu/DataRoad/Inst[23]} {cpu/DataRoad/Inst[24]} {cpu/DataRoad/Inst[25]} {cpu/DataRoad/Inst[26]} {cpu/DataRoad/Inst[27]} {cpu/DataRoad/Inst[28]} {cpu/DataRoad/Inst[29]} {cpu/DataRoad/Inst[30]} {cpu/DataRoad/Inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list cpu/DataRoad/mem/uart_ready ]]
save_constraints
save_wave_config {D:/University/CPU/pipeline_CPU/pipeline_CPU.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
