library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity Semaforos_Demo is
	port(SW   : in std_logic_vector(2 downto 0);
		  LEDR : out std_logic_vector(17 downto 0);
		  LEDG : out std_logic_vector(7 downto 0)
		  CLOCK_50 : in std_logic);
end Semaforos_Demo;		 

architecture RTL of Semaforos_Demo 
constant CounterBusSize : integer := 6;
signal s_clk : std_logic;
signal s_count : std_logic_vector(5 downto 0);
begin
	
		freq_Devider : entity work.Freq_Devider(Behavioral)
			generic map(k => 50000000)
			port map(clkIn => CLOCK_50,
						clkOut => s_clk);
			
		Counter_Up : entity work.counterUp(Behavioral)
			generic map (CountSize => CounterBusSize)
			port map (clk => s_clk,
						reset => '0',
						count => s_count);