Homework - Your First PR
=========

此資料夾為讓各位測試 pull request 使用，verilog 作業請傳到 `Lab00/verilog_hw` 底下。

1. Fork this repository (FPGA_Design) to your GitHub.

1. Create a new folder, named by your ID, in this directory.

1. Add a README file (.md or .txt) in the new folder, and write down your steps and problems with this homework in that README file.

1. Pull Request !
