{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1646151667878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1646151667878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 01 11:21:07 2022 " "Processing started: Tue Mar 01 11:21:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1646151667878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1646151667878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM_test -c RAM_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM_test -c RAM_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1646151667878 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1646151669126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dcast/documents/github/digitales_ii/memoria/seven_segments/seven_segments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dcast/documents/github/digitales_ii/memoria/seven_segments/seven_segments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevensegment-a " "Found design unit 1: sevensegment-a" {  } { { "../seven_segments/seven_segments.vhd" "" { Text "C:/Users/dcast/Documents/GitHub/Digitales_II/Memoria/seven_segments/seven_segments.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646151671418 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "../seven_segments/seven_segments.vhd" "" { Text "C:/Users/dcast/Documents/GitHub/Digitales_II/Memoria/seven_segments/seven_segments.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646151671418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1646151671418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dcast/documents/github/digitales_ii/memoria/rw_96x8_sync/rw_96x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dcast/documents/github/digitales_ii/memoria/rw_96x8_sync/rw_96x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-rw_96x8_sync_arch " "Found design unit 1: rw_96x8_sync-rw_96x8_sync_arch" {  } { { "../rw_96x8_sync/rw_96x8_sync.vhd" "" { Text "C:/Users/dcast/Documents/GitHub/Digitales_II/Memoria/rw_96x8_sync/rw_96x8_sync.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646151671437 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "../rw_96x8_sync/rw_96x8_sync.vhd" "" { Text "C:/Users/dcast/Documents/GitHub/Digitales_II/Memoria/rw_96x8_sync/rw_96x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646151671437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1646151671437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_test-RAM_test_arch " "Found design unit 1: RAM_test-RAM_test_arch" {  } { { "RAM_test.vhd" "" { Text "C:/Users/dcast/Documents/GitHub/Digitales_II/Memoria/RAM_test/RAM_test.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646151671440 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_test " "Found entity 1: RAM_test" {  } { { "RAM_test.vhd" "" { Text "C:/Users/dcast/Documents/GitHub/Digitales_II/Memoria/RAM_test/RAM_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1646151671440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1646151671440 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM_test " "Elaborating entity \"RAM_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1646151671675 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_out1 RAM_test.vhd(28) " "VHDL Signal Declaration warning at RAM_test.vhd(28): used explicit default value for signal \"data_out1\" because signal was never assigned a value" {  } { { "RAM_test.vhd" "" { Text "C:/Users/dcast/Documents/GitHub/Digitales_II/Memoria/RAM_test/RAM_test.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1646151671727 "|RAM_test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pb1 RAM_test.vhd(29) " "VHDL Signal Declaration warning at RAM_test.vhd(29): used explicit default value for signal \"pb1\" because signal was never assigned a value" {  } { { "RAM_test.vhd" "" { Text "C:/Users/dcast/Documents/GitHub/Digitales_II/Memoria/RAM_test/RAM_test.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1646151671727 "|RAM_test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_out2 RAM_test.vhd(30) " "VHDL Signal Declaration warning at RAM_test.vhd(30): used explicit default value for signal \"data_out2\" because signal was never assigned a value" {  } { { "RAM_test.vhd" "" { Text "C:/Users/dcast/Documents/GitHub/Digitales_II/Memoria/RAM_test/RAM_test.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1646151671727 "|RAM_test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pb2 RAM_test.vhd(31) " "VHDL Signal Declaration warning at RAM_test.vhd(31): used explicit default value for signal \"pb2\" because signal was never assigned a value" {  } { { "RAM_test.vhd" "" { Text "C:/Users/dcast/Documents/GitHub/Digitales_II/Memoria/RAM_test/RAM_test.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1646151671727 "|RAM_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync rw_96x8_sync:ram " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"rw_96x8_sync:ram\"" {  } { { "RAM_test.vhd" "ram" { Text "C:/Users/dcast/Documents/GitHub/Digitales_II/Memoria/RAM_test/RAM_test.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1646151671729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment sevensegment:S0 " "Elaborating entity \"sevensegment\" for hierarchy \"sevensegment:S0\"" {  } { { "RAM_test.vhd" "S0" { Text "C:/Users/dcast/Documents/GitHub/Digitales_II/Memoria/RAM_test/RAM_test.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1646151671987 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "rw_96x8_sync:ram\|RW " "RAM logic \"rw_96x8_sync:ram\|RW\" is uninferred due to asynchronous read logic" {  } { { "../rw_96x8_sync/rw_96x8_sync.vhd" "RW" { Text "C:/Users/dcast/Documents/GitHub/Digitales_II/Memoria/rw_96x8_sync/rw_96x8_sync.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1646151672851 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1646151672851 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[7\] VCC " "Pin \"hex0\[7\]\" is stuck at VCC" {  } { { "RAM_test.vhd" "" { Text "C:/Users/dcast/Documents/GitHub/Digitales_II/Memoria/RAM_test/RAM_test.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1646151674424 "|RAM_test|hex0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[7\] VCC " "Pin \"hex1\[7\]\" is stuck at VCC" {  } { { "RAM_test.vhd" "" { Text "C:/Users/dcast/Documents/GitHub/Digitales_II/Memoria/RAM_test/RAM_test.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1646151674424 "|RAM_test|hex1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1646151674424 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1646151674754 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1646151679684 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1646151679684 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3746 " "Implemented 3746 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1646151680780 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1646151680780 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3712 " "Implemented 3712 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1646151680780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1646151680780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1646151680805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 01 11:21:20 2022 " "Processing ended: Tue Mar 01 11:21:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1646151680805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1646151680805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1646151680805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1646151680805 ""}
