
CanSatFlight.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c18  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  08004de8  08004de8  00005de8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f30  08004f30  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004f30  08004f30  00005f30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004f38  08004f38  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f38  08004f38  00005f38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004f3c  08004f3c  00005f3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08004f40  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000284  20000060  08004fa0  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002e4  08004fa0  000062e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c1d5  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e66  00000000  00000000  00012265  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af0  00000000  00000000  000140d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000884  00000000  00000000  00014bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002082f  00000000  00000000  00015444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f215  00000000  00000000  00035c73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c5403  00000000  00000000  00044e88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010a28b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003270  00000000  00000000  0010a2d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  0010d540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000060 	.word	0x20000060
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004dd0 	.word	0x08004dd0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000064 	.word	0x20000064
 800020c:	08004dd0 	.word	0x08004dd0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_uldivmod>:
 8000628:	b953      	cbnz	r3, 8000640 <__aeabi_uldivmod+0x18>
 800062a:	b94a      	cbnz	r2, 8000640 <__aeabi_uldivmod+0x18>
 800062c:	2900      	cmp	r1, #0
 800062e:	bf08      	it	eq
 8000630:	2800      	cmpeq	r0, #0
 8000632:	bf1c      	itt	ne
 8000634:	f04f 31ff 	movne.w	r1, #4294967295
 8000638:	f04f 30ff 	movne.w	r0, #4294967295
 800063c:	f000 b988 	b.w	8000950 <__aeabi_idiv0>
 8000640:	f1ad 0c08 	sub.w	ip, sp, #8
 8000644:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000648:	f000 f806 	bl	8000658 <__udivmoddi4>
 800064c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000650:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000654:	b004      	add	sp, #16
 8000656:	4770      	bx	lr

08000658 <__udivmoddi4>:
 8000658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800065c:	9d08      	ldr	r5, [sp, #32]
 800065e:	468e      	mov	lr, r1
 8000660:	4604      	mov	r4, r0
 8000662:	4688      	mov	r8, r1
 8000664:	2b00      	cmp	r3, #0
 8000666:	d14a      	bne.n	80006fe <__udivmoddi4+0xa6>
 8000668:	428a      	cmp	r2, r1
 800066a:	4617      	mov	r7, r2
 800066c:	d962      	bls.n	8000734 <__udivmoddi4+0xdc>
 800066e:	fab2 f682 	clz	r6, r2
 8000672:	b14e      	cbz	r6, 8000688 <__udivmoddi4+0x30>
 8000674:	f1c6 0320 	rsb	r3, r6, #32
 8000678:	fa01 f806 	lsl.w	r8, r1, r6
 800067c:	fa20 f303 	lsr.w	r3, r0, r3
 8000680:	40b7      	lsls	r7, r6
 8000682:	ea43 0808 	orr.w	r8, r3, r8
 8000686:	40b4      	lsls	r4, r6
 8000688:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800068c:	fa1f fc87 	uxth.w	ip, r7
 8000690:	fbb8 f1fe 	udiv	r1, r8, lr
 8000694:	0c23      	lsrs	r3, r4, #16
 8000696:	fb0e 8811 	mls	r8, lr, r1, r8
 800069a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800069e:	fb01 f20c 	mul.w	r2, r1, ip
 80006a2:	429a      	cmp	r2, r3
 80006a4:	d909      	bls.n	80006ba <__udivmoddi4+0x62>
 80006a6:	18fb      	adds	r3, r7, r3
 80006a8:	f101 30ff 	add.w	r0, r1, #4294967295
 80006ac:	f080 80ea 	bcs.w	8000884 <__udivmoddi4+0x22c>
 80006b0:	429a      	cmp	r2, r3
 80006b2:	f240 80e7 	bls.w	8000884 <__udivmoddi4+0x22c>
 80006b6:	3902      	subs	r1, #2
 80006b8:	443b      	add	r3, r7
 80006ba:	1a9a      	subs	r2, r3, r2
 80006bc:	b2a3      	uxth	r3, r4
 80006be:	fbb2 f0fe 	udiv	r0, r2, lr
 80006c2:	fb0e 2210 	mls	r2, lr, r0, r2
 80006c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80006ca:	fb00 fc0c 	mul.w	ip, r0, ip
 80006ce:	459c      	cmp	ip, r3
 80006d0:	d909      	bls.n	80006e6 <__udivmoddi4+0x8e>
 80006d2:	18fb      	adds	r3, r7, r3
 80006d4:	f100 32ff 	add.w	r2, r0, #4294967295
 80006d8:	f080 80d6 	bcs.w	8000888 <__udivmoddi4+0x230>
 80006dc:	459c      	cmp	ip, r3
 80006de:	f240 80d3 	bls.w	8000888 <__udivmoddi4+0x230>
 80006e2:	443b      	add	r3, r7
 80006e4:	3802      	subs	r0, #2
 80006e6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80006ea:	eba3 030c 	sub.w	r3, r3, ip
 80006ee:	2100      	movs	r1, #0
 80006f0:	b11d      	cbz	r5, 80006fa <__udivmoddi4+0xa2>
 80006f2:	40f3      	lsrs	r3, r6
 80006f4:	2200      	movs	r2, #0
 80006f6:	e9c5 3200 	strd	r3, r2, [r5]
 80006fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006fe:	428b      	cmp	r3, r1
 8000700:	d905      	bls.n	800070e <__udivmoddi4+0xb6>
 8000702:	b10d      	cbz	r5, 8000708 <__udivmoddi4+0xb0>
 8000704:	e9c5 0100 	strd	r0, r1, [r5]
 8000708:	2100      	movs	r1, #0
 800070a:	4608      	mov	r0, r1
 800070c:	e7f5      	b.n	80006fa <__udivmoddi4+0xa2>
 800070e:	fab3 f183 	clz	r1, r3
 8000712:	2900      	cmp	r1, #0
 8000714:	d146      	bne.n	80007a4 <__udivmoddi4+0x14c>
 8000716:	4573      	cmp	r3, lr
 8000718:	d302      	bcc.n	8000720 <__udivmoddi4+0xc8>
 800071a:	4282      	cmp	r2, r0
 800071c:	f200 8105 	bhi.w	800092a <__udivmoddi4+0x2d2>
 8000720:	1a84      	subs	r4, r0, r2
 8000722:	eb6e 0203 	sbc.w	r2, lr, r3
 8000726:	2001      	movs	r0, #1
 8000728:	4690      	mov	r8, r2
 800072a:	2d00      	cmp	r5, #0
 800072c:	d0e5      	beq.n	80006fa <__udivmoddi4+0xa2>
 800072e:	e9c5 4800 	strd	r4, r8, [r5]
 8000732:	e7e2      	b.n	80006fa <__udivmoddi4+0xa2>
 8000734:	2a00      	cmp	r2, #0
 8000736:	f000 8090 	beq.w	800085a <__udivmoddi4+0x202>
 800073a:	fab2 f682 	clz	r6, r2
 800073e:	2e00      	cmp	r6, #0
 8000740:	f040 80a4 	bne.w	800088c <__udivmoddi4+0x234>
 8000744:	1a8a      	subs	r2, r1, r2
 8000746:	0c03      	lsrs	r3, r0, #16
 8000748:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800074c:	b280      	uxth	r0, r0
 800074e:	b2bc      	uxth	r4, r7
 8000750:	2101      	movs	r1, #1
 8000752:	fbb2 fcfe 	udiv	ip, r2, lr
 8000756:	fb0e 221c 	mls	r2, lr, ip, r2
 800075a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800075e:	fb04 f20c 	mul.w	r2, r4, ip
 8000762:	429a      	cmp	r2, r3
 8000764:	d907      	bls.n	8000776 <__udivmoddi4+0x11e>
 8000766:	18fb      	adds	r3, r7, r3
 8000768:	f10c 38ff 	add.w	r8, ip, #4294967295
 800076c:	d202      	bcs.n	8000774 <__udivmoddi4+0x11c>
 800076e:	429a      	cmp	r2, r3
 8000770:	f200 80e0 	bhi.w	8000934 <__udivmoddi4+0x2dc>
 8000774:	46c4      	mov	ip, r8
 8000776:	1a9b      	subs	r3, r3, r2
 8000778:	fbb3 f2fe 	udiv	r2, r3, lr
 800077c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000780:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000784:	fb02 f404 	mul.w	r4, r2, r4
 8000788:	429c      	cmp	r4, r3
 800078a:	d907      	bls.n	800079c <__udivmoddi4+0x144>
 800078c:	18fb      	adds	r3, r7, r3
 800078e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000792:	d202      	bcs.n	800079a <__udivmoddi4+0x142>
 8000794:	429c      	cmp	r4, r3
 8000796:	f200 80ca 	bhi.w	800092e <__udivmoddi4+0x2d6>
 800079a:	4602      	mov	r2, r0
 800079c:	1b1b      	subs	r3, r3, r4
 800079e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80007a2:	e7a5      	b.n	80006f0 <__udivmoddi4+0x98>
 80007a4:	f1c1 0620 	rsb	r6, r1, #32
 80007a8:	408b      	lsls	r3, r1
 80007aa:	fa22 f706 	lsr.w	r7, r2, r6
 80007ae:	431f      	orrs	r7, r3
 80007b0:	fa0e f401 	lsl.w	r4, lr, r1
 80007b4:	fa20 f306 	lsr.w	r3, r0, r6
 80007b8:	fa2e fe06 	lsr.w	lr, lr, r6
 80007bc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80007c0:	4323      	orrs	r3, r4
 80007c2:	fa00 f801 	lsl.w	r8, r0, r1
 80007c6:	fa1f fc87 	uxth.w	ip, r7
 80007ca:	fbbe f0f9 	udiv	r0, lr, r9
 80007ce:	0c1c      	lsrs	r4, r3, #16
 80007d0:	fb09 ee10 	mls	lr, r9, r0, lr
 80007d4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80007d8:	fb00 fe0c 	mul.w	lr, r0, ip
 80007dc:	45a6      	cmp	lr, r4
 80007de:	fa02 f201 	lsl.w	r2, r2, r1
 80007e2:	d909      	bls.n	80007f8 <__udivmoddi4+0x1a0>
 80007e4:	193c      	adds	r4, r7, r4
 80007e6:	f100 3aff 	add.w	sl, r0, #4294967295
 80007ea:	f080 809c 	bcs.w	8000926 <__udivmoddi4+0x2ce>
 80007ee:	45a6      	cmp	lr, r4
 80007f0:	f240 8099 	bls.w	8000926 <__udivmoddi4+0x2ce>
 80007f4:	3802      	subs	r0, #2
 80007f6:	443c      	add	r4, r7
 80007f8:	eba4 040e 	sub.w	r4, r4, lr
 80007fc:	fa1f fe83 	uxth.w	lr, r3
 8000800:	fbb4 f3f9 	udiv	r3, r4, r9
 8000804:	fb09 4413 	mls	r4, r9, r3, r4
 8000808:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800080c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000810:	45a4      	cmp	ip, r4
 8000812:	d908      	bls.n	8000826 <__udivmoddi4+0x1ce>
 8000814:	193c      	adds	r4, r7, r4
 8000816:	f103 3eff 	add.w	lr, r3, #4294967295
 800081a:	f080 8082 	bcs.w	8000922 <__udivmoddi4+0x2ca>
 800081e:	45a4      	cmp	ip, r4
 8000820:	d97f      	bls.n	8000922 <__udivmoddi4+0x2ca>
 8000822:	3b02      	subs	r3, #2
 8000824:	443c      	add	r4, r7
 8000826:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800082a:	eba4 040c 	sub.w	r4, r4, ip
 800082e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000832:	4564      	cmp	r4, ip
 8000834:	4673      	mov	r3, lr
 8000836:	46e1      	mov	r9, ip
 8000838:	d362      	bcc.n	8000900 <__udivmoddi4+0x2a8>
 800083a:	d05f      	beq.n	80008fc <__udivmoddi4+0x2a4>
 800083c:	b15d      	cbz	r5, 8000856 <__udivmoddi4+0x1fe>
 800083e:	ebb8 0203 	subs.w	r2, r8, r3
 8000842:	eb64 0409 	sbc.w	r4, r4, r9
 8000846:	fa04 f606 	lsl.w	r6, r4, r6
 800084a:	fa22 f301 	lsr.w	r3, r2, r1
 800084e:	431e      	orrs	r6, r3
 8000850:	40cc      	lsrs	r4, r1
 8000852:	e9c5 6400 	strd	r6, r4, [r5]
 8000856:	2100      	movs	r1, #0
 8000858:	e74f      	b.n	80006fa <__udivmoddi4+0xa2>
 800085a:	fbb1 fcf2 	udiv	ip, r1, r2
 800085e:	0c01      	lsrs	r1, r0, #16
 8000860:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000864:	b280      	uxth	r0, r0
 8000866:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800086a:	463b      	mov	r3, r7
 800086c:	4638      	mov	r0, r7
 800086e:	463c      	mov	r4, r7
 8000870:	46b8      	mov	r8, r7
 8000872:	46be      	mov	lr, r7
 8000874:	2620      	movs	r6, #32
 8000876:	fbb1 f1f7 	udiv	r1, r1, r7
 800087a:	eba2 0208 	sub.w	r2, r2, r8
 800087e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000882:	e766      	b.n	8000752 <__udivmoddi4+0xfa>
 8000884:	4601      	mov	r1, r0
 8000886:	e718      	b.n	80006ba <__udivmoddi4+0x62>
 8000888:	4610      	mov	r0, r2
 800088a:	e72c      	b.n	80006e6 <__udivmoddi4+0x8e>
 800088c:	f1c6 0220 	rsb	r2, r6, #32
 8000890:	fa2e f302 	lsr.w	r3, lr, r2
 8000894:	40b7      	lsls	r7, r6
 8000896:	40b1      	lsls	r1, r6
 8000898:	fa20 f202 	lsr.w	r2, r0, r2
 800089c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008a0:	430a      	orrs	r2, r1
 80008a2:	fbb3 f8fe 	udiv	r8, r3, lr
 80008a6:	b2bc      	uxth	r4, r7
 80008a8:	fb0e 3318 	mls	r3, lr, r8, r3
 80008ac:	0c11      	lsrs	r1, r2, #16
 80008ae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008b2:	fb08 f904 	mul.w	r9, r8, r4
 80008b6:	40b0      	lsls	r0, r6
 80008b8:	4589      	cmp	r9, r1
 80008ba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80008be:	b280      	uxth	r0, r0
 80008c0:	d93e      	bls.n	8000940 <__udivmoddi4+0x2e8>
 80008c2:	1879      	adds	r1, r7, r1
 80008c4:	f108 3cff 	add.w	ip, r8, #4294967295
 80008c8:	d201      	bcs.n	80008ce <__udivmoddi4+0x276>
 80008ca:	4589      	cmp	r9, r1
 80008cc:	d81f      	bhi.n	800090e <__udivmoddi4+0x2b6>
 80008ce:	eba1 0109 	sub.w	r1, r1, r9
 80008d2:	fbb1 f9fe 	udiv	r9, r1, lr
 80008d6:	fb09 f804 	mul.w	r8, r9, r4
 80008da:	fb0e 1119 	mls	r1, lr, r9, r1
 80008de:	b292      	uxth	r2, r2
 80008e0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80008e4:	4542      	cmp	r2, r8
 80008e6:	d229      	bcs.n	800093c <__udivmoddi4+0x2e4>
 80008e8:	18ba      	adds	r2, r7, r2
 80008ea:	f109 31ff 	add.w	r1, r9, #4294967295
 80008ee:	d2c4      	bcs.n	800087a <__udivmoddi4+0x222>
 80008f0:	4542      	cmp	r2, r8
 80008f2:	d2c2      	bcs.n	800087a <__udivmoddi4+0x222>
 80008f4:	f1a9 0102 	sub.w	r1, r9, #2
 80008f8:	443a      	add	r2, r7
 80008fa:	e7be      	b.n	800087a <__udivmoddi4+0x222>
 80008fc:	45f0      	cmp	r8, lr
 80008fe:	d29d      	bcs.n	800083c <__udivmoddi4+0x1e4>
 8000900:	ebbe 0302 	subs.w	r3, lr, r2
 8000904:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000908:	3801      	subs	r0, #1
 800090a:	46e1      	mov	r9, ip
 800090c:	e796      	b.n	800083c <__udivmoddi4+0x1e4>
 800090e:	eba7 0909 	sub.w	r9, r7, r9
 8000912:	4449      	add	r1, r9
 8000914:	f1a8 0c02 	sub.w	ip, r8, #2
 8000918:	fbb1 f9fe 	udiv	r9, r1, lr
 800091c:	fb09 f804 	mul.w	r8, r9, r4
 8000920:	e7db      	b.n	80008da <__udivmoddi4+0x282>
 8000922:	4673      	mov	r3, lr
 8000924:	e77f      	b.n	8000826 <__udivmoddi4+0x1ce>
 8000926:	4650      	mov	r0, sl
 8000928:	e766      	b.n	80007f8 <__udivmoddi4+0x1a0>
 800092a:	4608      	mov	r0, r1
 800092c:	e6fd      	b.n	800072a <__udivmoddi4+0xd2>
 800092e:	443b      	add	r3, r7
 8000930:	3a02      	subs	r2, #2
 8000932:	e733      	b.n	800079c <__udivmoddi4+0x144>
 8000934:	f1ac 0c02 	sub.w	ip, ip, #2
 8000938:	443b      	add	r3, r7
 800093a:	e71c      	b.n	8000776 <__udivmoddi4+0x11e>
 800093c:	4649      	mov	r1, r9
 800093e:	e79c      	b.n	800087a <__udivmoddi4+0x222>
 8000940:	eba1 0109 	sub.w	r1, r1, r9
 8000944:	46c4      	mov	ip, r8
 8000946:	fbb1 f9fe 	udiv	r9, r1, lr
 800094a:	fb09 f804 	mul.w	r8, r9, r4
 800094e:	e7c4      	b.n	80008da <__udivmoddi4+0x282>

08000950 <__aeabi_idiv0>:
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop

08000954 <servo_payload_open>:
   Replace bodies with real drivers: servo_open(), pyro_fire(), paraglider_on(), etc. */

extern void uart2_printf(const char *fmt, ...);

/* Stubs you likely already have somewhere */
static void servo_payload_open(void)   { /* open latch */ }
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
 8000958:	bf00      	nop
 800095a:	46bd      	mov	sp, r7
 800095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000960:	4770      	bx	lr

08000962 <servo_payload_close>:
static void servo_payload_close(void)  { /* close latch */ }
 8000962:	b480      	push	{r7}
 8000964:	af00      	add	r7, sp, #0
 8000966:	bf00      	nop
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr

08000970 <paraglider_arm>:
static void paraglider_arm(void)       { /* power/arm */ }
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
 8000974:	bf00      	nop
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr

0800097e <paraglider_deploy>:
static void paraglider_deploy(void)    { /* release */  }
 800097e:	b480      	push	{r7}
 8000980:	af00      	add	r7, sp, #0
 8000982:	bf00      	nop
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr

0800098c <egg_release>:
static void egg_release(void)          { /* if separate */ }
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
 8000990:	bf00      	nop
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
	...

0800099c <act_on_enter_launch_pad>:

void act_on_enter_launch_pad(void) {
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
  servo_payload_close();
 80009a0:	f7ff ffdf 	bl	8000962 <servo_payload_close>
  uart2_printf("[FSM] LAUNCH_PAD\n");
 80009a4:	4802      	ldr	r0, [pc, #8]	@ (80009b0 <act_on_enter_launch_pad+0x14>)
 80009a6:	f000 fa61 	bl	8000e6c <uart2_printf>
}
 80009aa:	bf00      	nop
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	08004de8 	.word	0x08004de8

080009b4 <act_on_enter_ascent>:

void act_on_enter_ascent(void) {
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  uart2_printf("[FSM] ASCENT\n");
 80009b8:	4802      	ldr	r0, [pc, #8]	@ (80009c4 <act_on_enter_ascent+0x10>)
 80009ba:	f000 fa57 	bl	8000e6c <uart2_printf>
}
 80009be:	bf00      	nop
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	08004dfc 	.word	0x08004dfc

080009c8 <act_on_enter_apogee>:

void act_on_enter_apogee(void) {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  uart2_printf("[FSM] APOGEE\n");
 80009cc:	4802      	ldr	r0, [pc, #8]	@ (80009d8 <act_on_enter_apogee+0x10>)
 80009ce:	f000 fa4d 	bl	8000e6c <uart2_printf>
}
 80009d2:	bf00      	nop
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	08004e0c 	.word	0x08004e0c

080009dc <act_on_enter_descent>:

void act_on_enter_descent(void) {
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  uart2_printf("[FSM] DESCENT\n");
 80009e0:	4803      	ldr	r0, [pc, #12]	@ (80009f0 <act_on_enter_descent+0x14>)
 80009e2:	f000 fa43 	bl	8000e6c <uart2_printf>
  paraglider_arm();               // spin up/enable if required
 80009e6:	f7ff ffc3 	bl	8000970 <paraglider_arm>
}
 80009ea:	bf00      	nop
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	08004e1c 	.word	0x08004e1c

080009f4 <act_on_enter_probe_release>:

void act_on_enter_probe_release(void) {
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  uart2_printf("[FSM] PROBE_RELEASE\n");
 80009f8:	4805      	ldr	r0, [pc, #20]	@ (8000a10 <act_on_enter_probe_release+0x1c>)
 80009fa:	f000 fa37 	bl	8000e6c <uart2_printf>
  paraglider_deploy();            // chute/paraglider release
 80009fe:	f7ff ffbe 	bl	800097e <paraglider_deploy>
  servo_payload_open();           // open door/latch
 8000a02:	f7ff ffa7 	bl	8000954 <servo_payload_open>
  egg_release();                  // optional separate actuator
 8000a06:	f7ff ffc1 	bl	800098c <egg_release>
}
 8000a0a:	bf00      	nop
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	08004e2c 	.word	0x08004e2c

08000a14 <act_on_enter_landed>:

void act_on_enter_landed(void) {
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  uart2_printf("[FSM] LANDED\n");
 8000a18:	4802      	ldr	r0, [pc, #8]	@ (8000a24 <act_on_enter_landed+0x10>)
 8000a1a:	f000 fa27 	bl	8000e6c <uart2_printf>
  /* e.g., stop telemetry burst, enable beacon-only, etc. */
}
 8000a1e:	bf00      	nop
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	08004e44 	.word	0x08004e44

08000a28 <clampf>:
static float         ring_alt[10];   // up to 10-second window
static uint8_t       ring_n = 0, ring_i = 0;
static uint8_t       neg_vz_count = 0;

/* clamp helper */
static float clampf(float v, float lo, float hi) {
 8000a28:	b480      	push	{r7}
 8000a2a:	b085      	sub	sp, #20
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	ed87 0a03 	vstr	s0, [r7, #12]
 8000a32:	edc7 0a02 	vstr	s1, [r7, #8]
 8000a36:	ed87 1a01 	vstr	s2, [r7, #4]
  if (v < lo) return lo;
 8000a3a:	ed97 7a03 	vldr	s14, [r7, #12]
 8000a3e:	edd7 7a02 	vldr	s15, [r7, #8]
 8000a42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a4a:	d501      	bpl.n	8000a50 <clampf+0x28>
 8000a4c:	68bb      	ldr	r3, [r7, #8]
 8000a4e:	e00b      	b.n	8000a68 <clampf+0x40>
  if (v > hi) return hi;
 8000a50:	ed97 7a03 	vldr	s14, [r7, #12]
 8000a54:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a60:	dd01      	ble.n	8000a66 <clampf+0x3e>
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	e000      	b.n	8000a68 <clampf+0x40>
  return v;
 8000a66:	68fb      	ldr	r3, [r7, #12]
}
 8000a68:	ee07 3a90 	vmov	s15, r3
 8000a6c:	eeb0 0a67 	vmov.f32	s0, s15
 8000a70:	3714      	adds	r7, #20
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
	...

08000a7c <fsm_init>:

void fsm_init(const fsm_cfg_t *cfg) {
 8000a7c:	b5b0      	push	{r4, r5, r7, lr}
 8000a7e:	b08a      	sub	sp, #40	@ 0x28
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  C = (fsm_cfg_t){
 8000a84:	4a1c      	ldr	r2, [pc, #112]	@ (8000af8 <fsm_init+0x7c>)
 8000a86:	4b1d      	ldr	r3, [pc, #116]	@ (8000afc <fsm_init+0x80>)
 8000a88:	4614      	mov	r4, r2
 8000a8a:	461d      	mov	r5, r3
 8000a8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a90:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a94:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    .release_frac_of_apogee = 0.75f,
    .deriv_window           = 3,
    .min_valid_alt          = -200.0f,
    .max_valid_alt          = 40000.0f
  };
  if (cfg) C = *cfg;
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d009      	beq.n	8000ab2 <fsm_init+0x36>
 8000a9e:	4a16      	ldr	r2, [pc, #88]	@ (8000af8 <fsm_init+0x7c>)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	4614      	mov	r4, r2
 8000aa4:	461d      	mov	r5, r3
 8000aa6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000aa8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000aaa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000aae:	e884 0007 	stmia.w	r4, {r0, r1, r2}

  memset(&S, 0, sizeof(S));
 8000ab2:	2210      	movs	r2, #16
 8000ab4:	2100      	movs	r1, #0
 8000ab6:	4812      	ldr	r0, [pc, #72]	@ (8000b00 <fsm_init+0x84>)
 8000ab8:	f003 fd0c 	bl	80044d4 <memset>
  S.state     = FSM_LAUNCH_PAD;
 8000abc:	4b10      	ldr	r3, [pc, #64]	@ (8000b00 <fsm_init+0x84>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	701a      	strb	r2, [r3, #0]
  S.apogee_m  = 0.0f;
 8000ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8000b00 <fsm_init+0x84>)
 8000ac4:	f04f 0200 	mov.w	r2, #0
 8000ac8:	605a      	str	r2, [r3, #4]
  S.last_alt_m= 0.0f;
 8000aca:	4b0d      	ldr	r3, [pc, #52]	@ (8000b00 <fsm_init+0x84>)
 8000acc:	f04f 0200 	mov.w	r2, #0
 8000ad0:	609a      	str	r2, [r3, #8]
  S.vz_mps    = 0.0f;
 8000ad2:	4b0b      	ldr	r3, [pc, #44]	@ (8000b00 <fsm_init+0x84>)
 8000ad4:	f04f 0200 	mov.w	r2, #0
 8000ad8:	60da      	str	r2, [r3, #12]
  ring_n = ring_i = neg_vz_count = 0;
 8000ada:	4b0a      	ldr	r3, [pc, #40]	@ (8000b04 <fsm_init+0x88>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	701a      	strb	r2, [r3, #0]
 8000ae0:	4b08      	ldr	r3, [pc, #32]	@ (8000b04 <fsm_init+0x88>)
 8000ae2:	781a      	ldrb	r2, [r3, #0]
 8000ae4:	4b08      	ldr	r3, [pc, #32]	@ (8000b08 <fsm_init+0x8c>)
 8000ae6:	701a      	strb	r2, [r3, #0]
 8000ae8:	4b07      	ldr	r3, [pc, #28]	@ (8000b08 <fsm_init+0x8c>)
 8000aea:	781a      	ldrb	r2, [r3, #0]
 8000aec:	4b07      	ldr	r3, [pc, #28]	@ (8000b0c <fsm_init+0x90>)
 8000aee:	701a      	strb	r2, [r3, #0]
}
 8000af0:	bf00      	nop
 8000af2:	3728      	adds	r7, #40	@ 0x28
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bdb0      	pop	{r4, r5, r7, pc}
 8000af8:	2000007c 	.word	0x2000007c
 8000afc:	08004e54 	.word	0x08004e54
 8000b00:	20000098 	.word	0x20000098
 8000b04:	200000d2 	.word	0x200000d2
 8000b08:	200000d1 	.word	0x200000d1
 8000b0c:	200000d0 	.word	0x200000d0

08000b10 <call_enter_action>:

static void call_enter_action(fsm_state_t st) {
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4603      	mov	r3, r0
 8000b18:	71fb      	strb	r3, [r7, #7]
  switch (st) {
 8000b1a:	79fb      	ldrb	r3, [r7, #7]
 8000b1c:	2b05      	cmp	r3, #5
 8000b1e:	d821      	bhi.n	8000b64 <call_enter_action+0x54>
 8000b20:	a201      	add	r2, pc, #4	@ (adr r2, 8000b28 <call_enter_action+0x18>)
 8000b22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b26:	bf00      	nop
 8000b28:	08000b41 	.word	0x08000b41
 8000b2c:	08000b47 	.word	0x08000b47
 8000b30:	08000b4d 	.word	0x08000b4d
 8000b34:	08000b53 	.word	0x08000b53
 8000b38:	08000b59 	.word	0x08000b59
 8000b3c:	08000b5f 	.word	0x08000b5f
    case FSM_LAUNCH_PAD:     act_on_enter_launch_pad();     break;
 8000b40:	f7ff ff2c 	bl	800099c <act_on_enter_launch_pad>
 8000b44:	e00e      	b.n	8000b64 <call_enter_action+0x54>
    case FSM_ASCENT:         act_on_enter_ascent();         break;
 8000b46:	f7ff ff35 	bl	80009b4 <act_on_enter_ascent>
 8000b4a:	e00b      	b.n	8000b64 <call_enter_action+0x54>
    case FSM_APOGEE:         act_on_enter_apogee();         break;
 8000b4c:	f7ff ff3c 	bl	80009c8 <act_on_enter_apogee>
 8000b50:	e008      	b.n	8000b64 <call_enter_action+0x54>
    case FSM_DESCENT:        act_on_enter_descent();        break;
 8000b52:	f7ff ff43 	bl	80009dc <act_on_enter_descent>
 8000b56:	e005      	b.n	8000b64 <call_enter_action+0x54>
    case FSM_PROBE_RELEASE:  act_on_enter_probe_release();  break;
 8000b58:	f7ff ff4c 	bl	80009f4 <act_on_enter_probe_release>
 8000b5c:	e002      	b.n	8000b64 <call_enter_action+0x54>
    case FSM_LANDED:         act_on_enter_landed();         break;
 8000b5e:	f7ff ff59 	bl	8000a14 <act_on_enter_landed>
 8000b62:	bf00      	nop
  }
}
 8000b64:	bf00      	nop
 8000b66:	3708      	adds	r7, #8
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}

08000b6c <fsm_update>:

fsm_event_t fsm_update(float alt_m_raw) {
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b08a      	sub	sp, #40	@ 0x28
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	ed87 0a01 	vstr	s0, [r7, #4]
  fsm_event_t ev = {0};
 8000b76:	f107 030c 	add.w	r3, r7, #12
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	460a      	mov	r2, r1
 8000b7e:	801a      	strh	r2, [r3, #0]
 8000b80:	460a      	mov	r2, r1
 8000b82:	709a      	strb	r2, [r3, #2]
  /* sanitize input */
  float a = clampf(alt_m_raw, C.min_valid_alt, C.max_valid_alt);
 8000b84:	4bad      	ldr	r3, [pc, #692]	@ (8000e3c <fsm_update+0x2d0>)
 8000b86:	edd3 7a05 	vldr	s15, [r3, #20]
 8000b8a:	4bac      	ldr	r3, [pc, #688]	@ (8000e3c <fsm_update+0x2d0>)
 8000b8c:	ed93 7a06 	vldr	s14, [r3, #24]
 8000b90:	eeb0 1a47 	vmov.f32	s2, s14
 8000b94:	eef0 0a67 	vmov.f32	s1, s15
 8000b98:	ed97 0a01 	vldr	s0, [r7, #4]
 8000b9c:	f7ff ff44 	bl	8000a28 <clampf>
 8000ba0:	ed87 0a07 	vstr	s0, [r7, #28]

  /* rolling average altitude over deriv_window secs (1 Hz) */
  if (C.deriv_window > 10) C.deriv_window = 10;
 8000ba4:	4ba5      	ldr	r3, [pc, #660]	@ (8000e3c <fsm_update+0x2d0>)
 8000ba6:	7c1b      	ldrb	r3, [r3, #16]
 8000ba8:	2b0a      	cmp	r3, #10
 8000baa:	d902      	bls.n	8000bb2 <fsm_update+0x46>
 8000bac:	4ba3      	ldr	r3, [pc, #652]	@ (8000e3c <fsm_update+0x2d0>)
 8000bae:	220a      	movs	r2, #10
 8000bb0:	741a      	strb	r2, [r3, #16]
  if (ring_n < C.deriv_window) ring_n++;
 8000bb2:	4ba2      	ldr	r3, [pc, #648]	@ (8000e3c <fsm_update+0x2d0>)
 8000bb4:	7c1a      	ldrb	r2, [r3, #16]
 8000bb6:	4ba2      	ldr	r3, [pc, #648]	@ (8000e40 <fsm_update+0x2d4>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	429a      	cmp	r2, r3
 8000bbc:	d905      	bls.n	8000bca <fsm_update+0x5e>
 8000bbe:	4ba0      	ldr	r3, [pc, #640]	@ (8000e40 <fsm_update+0x2d4>)
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	3301      	adds	r3, #1
 8000bc4:	b2da      	uxtb	r2, r3
 8000bc6:	4b9e      	ldr	r3, [pc, #632]	@ (8000e40 <fsm_update+0x2d4>)
 8000bc8:	701a      	strb	r2, [r3, #0]
  ring_alt[ring_i] = a;
 8000bca:	4b9e      	ldr	r3, [pc, #632]	@ (8000e44 <fsm_update+0x2d8>)
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	4a9e      	ldr	r2, [pc, #632]	@ (8000e48 <fsm_update+0x2dc>)
 8000bd0:	009b      	lsls	r3, r3, #2
 8000bd2:	4413      	add	r3, r2
 8000bd4:	69fa      	ldr	r2, [r7, #28]
 8000bd6:	601a      	str	r2, [r3, #0]
  ring_i = (ring_i + 1) % C.deriv_window;
 8000bd8:	4b9a      	ldr	r3, [pc, #616]	@ (8000e44 <fsm_update+0x2d8>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	3301      	adds	r3, #1
 8000bde:	4a97      	ldr	r2, [pc, #604]	@ (8000e3c <fsm_update+0x2d0>)
 8000be0:	7c12      	ldrb	r2, [r2, #16]
 8000be2:	fb93 f1f2 	sdiv	r1, r3, r2
 8000be6:	fb01 f202 	mul.w	r2, r1, r2
 8000bea:	1a9b      	subs	r3, r3, r2
 8000bec:	b2da      	uxtb	r2, r3
 8000bee:	4b95      	ldr	r3, [pc, #596]	@ (8000e44 <fsm_update+0x2d8>)
 8000bf0:	701a      	strb	r2, [r3, #0]

  float sum = 0.f;
 8000bf2:	f04f 0300 	mov.w	r3, #0
 8000bf6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (uint8_t k=0;k<ring_n;k++) sum += ring_alt[k];
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000bfe:	e011      	b.n	8000c24 <fsm_update+0xb8>
 8000c00:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000c04:	4a90      	ldr	r2, [pc, #576]	@ (8000e48 <fsm_update+0x2dc>)
 8000c06:	009b      	lsls	r3, r3, #2
 8000c08:	4413      	add	r3, r2
 8000c0a:	edd3 7a00 	vldr	s15, [r3]
 8000c0e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8000c12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c16:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 8000c1a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000c1e:	3301      	adds	r3, #1
 8000c20:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000c24:	4b86      	ldr	r3, [pc, #536]	@ (8000e40 <fsm_update+0x2d4>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8000c2c:	429a      	cmp	r2, r3
 8000c2e:	d3e7      	bcc.n	8000c00 <fsm_update+0x94>
  float a_filt = sum / (ring_n ? ring_n : 1);
 8000c30:	4b83      	ldr	r3, [pc, #524]	@ (8000e40 <fsm_update+0x2d4>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d006      	beq.n	8000c46 <fsm_update+0xda>
 8000c38:	4b81      	ldr	r3, [pc, #516]	@ (8000e40 <fsm_update+0x2d4>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	ee07 3a90 	vmov	s15, r3
 8000c40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c44:	e001      	b.n	8000c4a <fsm_update+0xde>
 8000c46:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8000c4a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8000c4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000c52:	ed87 7a06 	vstr	s14, [r7, #24]

  /* vertical speed ~ (filtered alt - last alt) / 1 s */
  float vz = a_filt - S.last_alt_m;
 8000c56:	4b7d      	ldr	r3, [pc, #500]	@ (8000e4c <fsm_update+0x2e0>)
 8000c58:	edd3 7a02 	vldr	s15, [r3, #8]
 8000c5c:	ed97 7a06 	vldr	s14, [r7, #24]
 8000c60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c64:	edc7 7a05 	vstr	s15, [r7, #20]
  S.vz_mps = vz;
 8000c68:	4a78      	ldr	r2, [pc, #480]	@ (8000e4c <fsm_update+0x2e0>)
 8000c6a:	697b      	ldr	r3, [r7, #20]
 8000c6c:	60d3      	str	r3, [r2, #12]
  S.last_alt_m = a_filt;
 8000c6e:	4a77      	ldr	r2, [pc, #476]	@ (8000e4c <fsm_update+0x2e0>)
 8000c70:	69bb      	ldr	r3, [r7, #24]
 8000c72:	6093      	str	r3, [r2, #8]

  /* track apogee during flight */
  if (a_filt > S.apogee_m && a_filt < C.max_valid_alt) S.apogee_m = a_filt;
 8000c74:	4b75      	ldr	r3, [pc, #468]	@ (8000e4c <fsm_update+0x2e0>)
 8000c76:	edd3 7a01 	vldr	s15, [r3, #4]
 8000c7a:	ed97 7a06 	vldr	s14, [r7, #24]
 8000c7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c86:	dd0c      	ble.n	8000ca2 <fsm_update+0x136>
 8000c88:	4b6c      	ldr	r3, [pc, #432]	@ (8000e3c <fsm_update+0x2d0>)
 8000c8a:	edd3 7a06 	vldr	s15, [r3, #24]
 8000c8e:	ed97 7a06 	vldr	s14, [r7, #24]
 8000c92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c9a:	d502      	bpl.n	8000ca2 <fsm_update+0x136>
 8000c9c:	4a6b      	ldr	r2, [pc, #428]	@ (8000e4c <fsm_update+0x2e0>)
 8000c9e:	69bb      	ldr	r3, [r7, #24]
 8000ca0:	6053      	str	r3, [r2, #4]

  /* state logic with hysteresis */
  fsm_state_t st = S.state;
 8000ca2:	4b6a      	ldr	r3, [pc, #424]	@ (8000e4c <fsm_update+0x2e0>)
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	74fb      	strb	r3, [r7, #19]
  fsm_state_t nxt = st;
 8000ca8:	7cfb      	ldrb	r3, [r7, #19]
 8000caa:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  switch (st) {
 8000cae:	7cfb      	ldrb	r3, [r7, #19]
 8000cb0:	2b05      	cmp	r3, #5
 8000cb2:	f200 8096 	bhi.w	8000de2 <fsm_update+0x276>
 8000cb6:	a201      	add	r2, pc, #4	@ (adr r2, 8000cbc <fsm_update+0x150>)
 8000cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cbc:	08000cd5 	.word	0x08000cd5
 8000cc0:	08000cf3 	.word	0x08000cf3
 8000cc4:	08000d57 	.word	0x08000d57
 8000cc8:	08000d5f 	.word	0x08000d5f
 8000ccc:	08000dd5 	.word	0x08000dd5
 8000cd0:	08000de3 	.word	0x08000de3
    case FSM_LAUNCH_PAD:
      if (vz > C.noise_thresh_mps) {
 8000cd4:	4b59      	ldr	r3, [pc, #356]	@ (8000e3c <fsm_update+0x2d0>)
 8000cd6:	edd3 7a00 	vldr	s15, [r3]
 8000cda:	ed97 7a05 	vldr	s14, [r7, #20]
 8000cde:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ce6:	dc00      	bgt.n	8000cea <fsm_update+0x17e>
        nxt = FSM_ASCENT;
      }
      break;
 8000ce8:	e07b      	b.n	8000de2 <fsm_update+0x276>
        nxt = FSM_ASCENT;
 8000cea:	2301      	movs	r3, #1
 8000cec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      break;
 8000cf0:	e077      	b.n	8000de2 <fsm_update+0x276>

    case FSM_ASCENT:
      /* need several consecutive seconds of negative climb before apogee */
      if (vz < -C.noise_thresh_mps) {
 8000cf2:	4b52      	ldr	r3, [pc, #328]	@ (8000e3c <fsm_update+0x2d0>)
 8000cf4:	edd3 7a00 	vldr	s15, [r3]
 8000cf8:	eef1 7a67 	vneg.f32	s15, s15
 8000cfc:	ed97 7a05 	vldr	s14, [r7, #20]
 8000d00:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d08:	d519      	bpl.n	8000d3e <fsm_update+0x1d2>
        if (++neg_vz_count >= (uint8_t)C.apogee_confirm_secs) {
 8000d0a:	4b51      	ldr	r3, [pc, #324]	@ (8000e50 <fsm_update+0x2e4>)
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	3301      	adds	r3, #1
 8000d10:	b2da      	uxtb	r2, r3
 8000d12:	4b4f      	ldr	r3, [pc, #316]	@ (8000e50 <fsm_update+0x2e4>)
 8000d14:	701a      	strb	r2, [r3, #0]
 8000d16:	4b4e      	ldr	r3, [pc, #312]	@ (8000e50 <fsm_update+0x2e4>)
 8000d18:	781a      	ldrb	r2, [r3, #0]
 8000d1a:	4b48      	ldr	r3, [pc, #288]	@ (8000e3c <fsm_update+0x2d0>)
 8000d1c:	edd3 7a02 	vldr	s15, [r3, #8]
 8000d20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d24:	edc7 7a00 	vstr	s15, [r7]
 8000d28:	783b      	ldrb	r3, [r7, #0]
 8000d2a:	b2db      	uxtb	r3, r3
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d355      	bcc.n	8000ddc <fsm_update+0x270>
          nxt = FSM_APOGEE;
 8000d30:	2302      	movs	r3, #2
 8000d32:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
          neg_vz_count = 0;
 8000d36:	4b46      	ldr	r3, [pc, #280]	@ (8000e50 <fsm_update+0x2e4>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	701a      	strb	r2, [r3, #0]
        }
      } else {
        if (vz > 0) neg_vz_count = 0;
      }
      break;
 8000d3c:	e04e      	b.n	8000ddc <fsm_update+0x270>
        if (vz > 0) neg_vz_count = 0;
 8000d3e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d42:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d4a:	dc00      	bgt.n	8000d4e <fsm_update+0x1e2>
      break;
 8000d4c:	e046      	b.n	8000ddc <fsm_update+0x270>
        if (vz > 0) neg_vz_count = 0;
 8000d4e:	4b40      	ldr	r3, [pc, #256]	@ (8000e50 <fsm_update+0x2e4>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	701a      	strb	r2, [r3, #0]
      break;
 8000d54:	e042      	b.n	8000ddc <fsm_update+0x270>

    case FSM_APOGEE:
      nxt = FSM_DESCENT;    /* single-step */
 8000d56:	2303      	movs	r3, #3
 8000d58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      break;
 8000d5c:	e041      	b.n	8000de2 <fsm_update+0x276>

    case FSM_DESCENT:
      /* deployment once below fraction of apogee (only once) */
      if (S.apogee_m > 10.0f && a_filt <= (C.release_frac_of_apogee * S.apogee_m)) {
 8000d5e:	4b3b      	ldr	r3, [pc, #236]	@ (8000e4c <fsm_update+0x2e0>)
 8000d60:	edd3 7a01 	vldr	s15, [r3, #4]
 8000d64:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000d68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d70:	dd12      	ble.n	8000d98 <fsm_update+0x22c>
 8000d72:	4b32      	ldr	r3, [pc, #200]	@ (8000e3c <fsm_update+0x2d0>)
 8000d74:	ed93 7a03 	vldr	s14, [r3, #12]
 8000d78:	4b34      	ldr	r3, [pc, #208]	@ (8000e4c <fsm_update+0x2e0>)
 8000d7a:	edd3 7a01 	vldr	s15, [r3, #4]
 8000d7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d82:	ed97 7a06 	vldr	s14, [r7, #24]
 8000d86:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d8e:	d803      	bhi.n	8000d98 <fsm_update+0x22c>
        nxt = FSM_PROBE_RELEASE;
 8000d90:	2304      	movs	r3, #4
 8000d92:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8000d96:	e024      	b.n	8000de2 <fsm_update+0x276>
      }
      /* or directly to landed if near-zero vertical speed for long enough */
      if (fabsf(vz) < C.landing_thresh_mps) {
 8000d98:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d9c:	eeb0 7ae7 	vabs.f32	s14, s15
 8000da0:	4b26      	ldr	r3, [pc, #152]	@ (8000e3c <fsm_update+0x2d0>)
 8000da2:	edd3 7a01 	vldr	s15, [r3, #4]
 8000da6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000daa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dae:	d400      	bmi.n	8000db2 <fsm_update+0x246>
        if (++calm >= 5) { nxt = FSM_LANDED; calm = 0; }
      } else {
        /* moving again, reset calm counter */
        static uint8_t calm_dummy = 0; (void)calm_dummy;
      }
      break;
 8000db0:	e016      	b.n	8000de0 <fsm_update+0x274>
        if (++calm >= 5) { nxt = FSM_LANDED; calm = 0; }
 8000db2:	4b28      	ldr	r3, [pc, #160]	@ (8000e54 <fsm_update+0x2e8>)
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	3301      	adds	r3, #1
 8000db8:	b2da      	uxtb	r2, r3
 8000dba:	4b26      	ldr	r3, [pc, #152]	@ (8000e54 <fsm_update+0x2e8>)
 8000dbc:	701a      	strb	r2, [r3, #0]
 8000dbe:	4b25      	ldr	r3, [pc, #148]	@ (8000e54 <fsm_update+0x2e8>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	2b04      	cmp	r3, #4
 8000dc4:	d90c      	bls.n	8000de0 <fsm_update+0x274>
 8000dc6:	2305      	movs	r3, #5
 8000dc8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8000dcc:	4b21      	ldr	r3, [pc, #132]	@ (8000e54 <fsm_update+0x2e8>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	701a      	strb	r2, [r3, #0]
      break;
 8000dd2:	e005      	b.n	8000de0 <fsm_update+0x274>

    case FSM_PROBE_RELEASE:
      /* after releasing, resume descent */
      nxt = FSM_DESCENT;
 8000dd4:	2303      	movs	r3, #3
 8000dd6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      break;
 8000dda:	e002      	b.n	8000de2 <fsm_update+0x276>
      break;
 8000ddc:	bf00      	nop
 8000dde:	e000      	b.n	8000de2 <fsm_update+0x276>
      break;
 8000de0:	bf00      	nop
    case FSM_LANDED:
      /* terminal state */
      break;
  }

  if (nxt != st) {
 8000de2:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8000de6:	7cfb      	ldrb	r3, [r7, #19]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d00f      	beq.n	8000e0c <fsm_update+0x2a0>
    ev.changed = true; ev.from = st; ev.to = nxt;
 8000dec:	2301      	movs	r3, #1
 8000dee:	733b      	strb	r3, [r7, #12]
 8000df0:	7cfb      	ldrb	r3, [r7, #19]
 8000df2:	737b      	strb	r3, [r7, #13]
 8000df4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000df8:	73bb      	strb	r3, [r7, #14]
    S.state = nxt;
 8000dfa:	4a14      	ldr	r2, [pc, #80]	@ (8000e4c <fsm_update+0x2e0>)
 8000dfc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000e00:	7013      	strb	r3, [r2, #0]
    call_enter_action(nxt);
 8000e02:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000e06:	4618      	mov	r0, r3
 8000e08:	f7ff fe82 	bl	8000b10 <call_enter_action>
  }

  return ev;
 8000e0c:	f107 0310 	add.w	r3, r7, #16
 8000e10:	f107 020c 	add.w	r2, r7, #12
 8000e14:	6812      	ldr	r2, [r2, #0]
 8000e16:	4611      	mov	r1, r2
 8000e18:	8019      	strh	r1, [r3, #0]
 8000e1a:	3302      	adds	r3, #2
 8000e1c:	0c12      	lsrs	r2, r2, #16
 8000e1e:	701a      	strb	r2, [r3, #0]
 8000e20:	2300      	movs	r3, #0
 8000e22:	7c3a      	ldrb	r2, [r7, #16]
 8000e24:	f362 0307 	bfi	r3, r2, #0, #8
 8000e28:	7c7a      	ldrb	r2, [r7, #17]
 8000e2a:	f362 230f 	bfi	r3, r2, #8, #8
 8000e2e:	7cba      	ldrb	r2, [r7, #18]
 8000e30:	f362 4317 	bfi	r3, r2, #16, #8
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	3728      	adds	r7, #40	@ 0x28
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	2000007c 	.word	0x2000007c
 8000e40:	200000d0 	.word	0x200000d0
 8000e44:	200000d1 	.word	0x200000d1
 8000e48:	200000a8 	.word	0x200000a8
 8000e4c:	20000098 	.word	0x20000098
 8000e50:	200000d2 	.word	0x200000d2
 8000e54:	200000d3 	.word	0x200000d3

08000e58 <fsm_status>:

const fsm_status_t* fsm_status(void) { return &S; }
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	4b02      	ldr	r3, [pc, #8]	@ (8000e68 <fsm_status+0x10>)
 8000e5e:	4618      	mov	r0, r3
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr
 8000e68:	20000098 	.word	0x20000098

08000e6c <uart2_printf>:
UART_HandleTypeDef huart2;

/* USER CODE BEGIN PV */
/* These are what youll watch in Live Expressions. */
void uart2_printf(const char *fmt, ...)
{
 8000e6c:	b40f      	push	{r0, r1, r2, r3}
 8000e6e:	b580      	push	{r7, lr}
 8000e70:	b0a2      	sub	sp, #136	@ 0x88
 8000e72:	af00      	add	r7, sp, #0
  char buf[128];
  va_list ap;
  va_start(ap, fmt);
 8000e74:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000e78:	603b      	str	r3, [r7, #0]
  int n = vsnprintf(buf, sizeof(buf), fmt, ap);
 8000e7a:	1d38      	adds	r0, r7, #4
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000e82:	2180      	movs	r1, #128	@ 0x80
 8000e84:	f003 fb18 	bl	80044b8 <vsniprintf>
 8000e88:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  va_end(ap);

  if (n <= 0) return;
 8000e8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	dd0f      	ble.n	8000eb4 <uart2_printf+0x48>
  if (n > (int)sizeof(buf)) n = sizeof(buf);
 8000e94:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000e98:	2b80      	cmp	r3, #128	@ 0x80
 8000e9a:	dd02      	ble.n	8000ea2 <uart2_printf+0x36>
 8000e9c:	2380      	movs	r3, #128	@ 0x80
 8000e9e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

  HAL_UART_Transmit(&huart2, (uint8_t*)buf, (uint16_t)n, 100);
 8000ea2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000ea6:	b29a      	uxth	r2, r3
 8000ea8:	1d39      	adds	r1, r7, #4
 8000eaa:	2364      	movs	r3, #100	@ 0x64
 8000eac:	4805      	ldr	r0, [pc, #20]	@ (8000ec4 <uart2_printf+0x58>)
 8000eae:	f002 fb0d 	bl	80034cc <HAL_UART_Transmit>
 8000eb2:	e000      	b.n	8000eb6 <uart2_printf+0x4a>
  if (n <= 0) return;
 8000eb4:	bf00      	nop
}
 8000eb6:	3788      	adds	r7, #136	@ 0x88
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ebe:	b004      	add	sp, #16
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	20000128 	.word	0x20000128

08000ec8 <BNO055_TestOnce>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void BNO055_TestOnce(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b086      	sub	sp, #24
 8000ecc:	af04      	add	r7, sp, #16
  uint8_t id = 0;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	71fb      	strb	r3, [r7, #7]

  g_bno055_status = HAL_I2C_Mem_Read(&hi2c1,
 8000ed2:	2364      	movs	r3, #100	@ 0x64
 8000ed4:	9302      	str	r3, [sp, #8]
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	9301      	str	r3, [sp, #4]
 8000eda:	1dfb      	adds	r3, r7, #7
 8000edc:	9300      	str	r3, [sp, #0]
 8000ede:	2301      	movs	r3, #1
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	2150      	movs	r1, #80	@ 0x50
 8000ee4:	4806      	ldr	r0, [pc, #24]	@ (8000f00 <BNO055_TestOnce+0x38>)
 8000ee6:	f001 f935 	bl	8002154 <HAL_I2C_Mem_Read>
 8000eea:	4603      	mov	r3, r0
 8000eec:	461a      	mov	r2, r3
 8000eee:	4b05      	ldr	r3, [pc, #20]	@ (8000f04 <BNO055_TestOnce+0x3c>)
 8000ef0:	701a      	strb	r2, [r3, #0]
                                     I2C_MEMADD_SIZE_8BIT,
                                     &id,
                                     1,
                                     100);

  g_bno055_chip_id = id;
 8000ef2:	79fa      	ldrb	r2, [r7, #7]
 8000ef4:	4b04      	ldr	r3, [pc, #16]	@ (8000f08 <BNO055_TestOnce+0x40>)
 8000ef6:	701a      	strb	r2, [r3, #0]
}
 8000ef8:	bf00      	nop
 8000efa:	3708      	adds	r7, #8
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	200000d4 	.word	0x200000d4
 8000f04:	20000000 	.word	0x20000000
 8000f08:	20000170 	.word	0x20000170

08000f0c <BMP280_TestOnce>:

static void BMP280_TestOnce(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b088      	sub	sp, #32
 8000f10:	af04      	add	r7, sp, #16
  uint8_t  id  = 0;
 8000f12:	2300      	movs	r3, #0
 8000f14:	723b      	strb	r3, [r7, #8]
  uint8_t  buf[3];
  uint16_t addr_list[2] = { BMP280_I2C_ADDR1, BMP280_I2C_ADDR2 };
 8000f16:	4b32      	ldr	r3, [pc, #200]	@ (8000fe0 <BMP280_TestOnce+0xd4>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	603b      	str	r3, [r7, #0]

  g_bmp280_status      = HAL_ERROR;
 8000f1c:	4b31      	ldr	r3, [pc, #196]	@ (8000fe4 <BMP280_TestOnce+0xd8>)
 8000f1e:	2201      	movs	r2, #1
 8000f20:	701a      	strb	r2, [r3, #0]
  g_bmp280_chip_id     = 0;
 8000f22:	4b31      	ldr	r3, [pc, #196]	@ (8000fe8 <BMP280_TestOnce+0xdc>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	701a      	strb	r2, [r3, #0]
  g_bmp280_temp_raw    = 0;
 8000f28:	4b30      	ldr	r3, [pc, #192]	@ (8000fec <BMP280_TestOnce+0xe0>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
  g_bmp280_addr_in_use = 0;
 8000f2e:	4b30      	ldr	r3, [pc, #192]	@ (8000ff0 <BMP280_TestOnce+0xe4>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	701a      	strb	r2, [r3, #0]

  /* Try both possible addresses (0x76, 0x77) */
  for (int i = 0; i < 2; ++i)
 8000f34:	2300      	movs	r3, #0
 8000f36:	60fb      	str	r3, [r7, #12]
 8000f38:	e049      	b.n	8000fce <BMP280_TestOnce+0xc2>
  {
    uint16_t addr = addr_list[i];
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	005b      	lsls	r3, r3, #1
 8000f3e:	3310      	adds	r3, #16
 8000f40:	443b      	add	r3, r7
 8000f42:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8000f46:	817b      	strh	r3, [r7, #10]

    /* Read chip ID */
    HAL_StatusTypeDef st = HAL_I2C_Mem_Read(&hi2c1,
 8000f48:	8979      	ldrh	r1, [r7, #10]
 8000f4a:	2364      	movs	r3, #100	@ 0x64
 8000f4c:	9302      	str	r3, [sp, #8]
 8000f4e:	2301      	movs	r3, #1
 8000f50:	9301      	str	r3, [sp, #4]
 8000f52:	f107 0308 	add.w	r3, r7, #8
 8000f56:	9300      	str	r3, [sp, #0]
 8000f58:	2301      	movs	r3, #1
 8000f5a:	22d0      	movs	r2, #208	@ 0xd0
 8000f5c:	4825      	ldr	r0, [pc, #148]	@ (8000ff4 <BMP280_TestOnce+0xe8>)
 8000f5e:	f001 f8f9 	bl	8002154 <HAL_I2C_Mem_Read>
 8000f62:	4603      	mov	r3, r0
 8000f64:	727b      	strb	r3, [r7, #9]
                                            I2C_MEMADD_SIZE_8BIT,
                                            &id,
                                            1,
                                            100);

    if (st != HAL_OK)
 8000f66:	7a7b      	ldrb	r3, [r7, #9]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d12c      	bne.n	8000fc6 <BMP280_TestOnce+0xba>
    {
      continue;   /* try other address */
    }

    /* We got *some* response; record it */
    g_bmp280_status      = HAL_OK;
 8000f6c:	4b1d      	ldr	r3, [pc, #116]	@ (8000fe4 <BMP280_TestOnce+0xd8>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	701a      	strb	r2, [r3, #0]
    g_bmp280_chip_id     = id;
 8000f72:	7a3a      	ldrb	r2, [r7, #8]
 8000f74:	4b1c      	ldr	r3, [pc, #112]	@ (8000fe8 <BMP280_TestOnce+0xdc>)
 8000f76:	701a      	strb	r2, [r3, #0]
    g_bmp280_addr_in_use = (uint8_t)(addr >> 1);   /* store 7-bit addr: 0x76/0x77 */
 8000f78:	897b      	ldrh	r3, [r7, #10]
 8000f7a:	085b      	lsrs	r3, r3, #1
 8000f7c:	b29b      	uxth	r3, r3
 8000f7e:	b2da      	uxtb	r2, r3
 8000f80:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff0 <BMP280_TestOnce+0xe4>)
 8000f82:	701a      	strb	r2, [r3, #0]

    /* Read raw temperature (3 bytes, 20-bit value) */
    st = HAL_I2C_Mem_Read(&hi2c1,
 8000f84:	8979      	ldrh	r1, [r7, #10]
 8000f86:	2364      	movs	r3, #100	@ 0x64
 8000f88:	9302      	str	r3, [sp, #8]
 8000f8a:	2303      	movs	r3, #3
 8000f8c:	9301      	str	r3, [sp, #4]
 8000f8e:	1d3b      	adds	r3, r7, #4
 8000f90:	9300      	str	r3, [sp, #0]
 8000f92:	2301      	movs	r3, #1
 8000f94:	22fa      	movs	r2, #250	@ 0xfa
 8000f96:	4817      	ldr	r0, [pc, #92]	@ (8000ff4 <BMP280_TestOnce+0xe8>)
 8000f98:	f001 f8dc 	bl	8002154 <HAL_I2C_Mem_Read>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	727b      	strb	r3, [r7, #9]
                          I2C_MEMADD_SIZE_8BIT,
                          buf,
                          3,
                          100);

    if (st == HAL_OK)
 8000fa0:	7a7b      	ldrb	r3, [r7, #9]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d10b      	bne.n	8000fbe <BMP280_TestOnce+0xb2>
    {
      g_bmp280_temp_raw =
          ((int32_t)buf[0] << 12) |
 8000fa6:	793b      	ldrb	r3, [r7, #4]
 8000fa8:	031a      	lsls	r2, r3, #12
          ((int32_t)buf[1] << 4)  |
 8000faa:	797b      	ldrb	r3, [r7, #5]
 8000fac:	011b      	lsls	r3, r3, #4
          ((int32_t)buf[0] << 12) |
 8000fae:	4313      	orrs	r3, r2
          ((int32_t)buf[2] >> 4);
 8000fb0:	79ba      	ldrb	r2, [r7, #6]
 8000fb2:	0912      	lsrs	r2, r2, #4
 8000fb4:	b2d2      	uxtb	r2, r2
          ((int32_t)buf[1] << 4)  |
 8000fb6:	4313      	orrs	r3, r2
      g_bmp280_temp_raw =
 8000fb8:	4a0c      	ldr	r2, [pc, #48]	@ (8000fec <BMP280_TestOnce+0xe0>)
 8000fba:	6013      	str	r3, [r2, #0]
    else
    {
      g_bmp280_status = st;
    }

    break;  /* stop after the first address that replies */
 8000fbc:	e00b      	b.n	8000fd6 <BMP280_TestOnce+0xca>
      g_bmp280_status = st;
 8000fbe:	4a09      	ldr	r2, [pc, #36]	@ (8000fe4 <BMP280_TestOnce+0xd8>)
 8000fc0:	7a7b      	ldrb	r3, [r7, #9]
 8000fc2:	7013      	strb	r3, [r2, #0]
    break;  /* stop after the first address that replies */
 8000fc4:	e007      	b.n	8000fd6 <BMP280_TestOnce+0xca>
      continue;   /* try other address */
 8000fc6:	bf00      	nop
  for (int i = 0; i < 2; ++i)
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	3301      	adds	r3, #1
 8000fcc:	60fb      	str	r3, [r7, #12]
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	2b01      	cmp	r3, #1
 8000fd2:	ddb2      	ble.n	8000f3a <BMP280_TestOnce+0x2e>
  }
}
 8000fd4:	bf00      	nop
 8000fd6:	bf00      	nop
 8000fd8:	3710      	adds	r7, #16
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	08004e70 	.word	0x08004e70
 8000fe4:	20000001 	.word	0x20000001
 8000fe8:	20000171 	.word	0x20000171
 8000fec:	20000174 	.word	0x20000174
 8000ff0:	20000172 	.word	0x20000172
 8000ff4:	200000d4 	.word	0x200000d4

08000ff8 <flight_init>:


/* FSM config + init */
static void flight_init(void)
{
 8000ff8:	b5b0      	push	{r4, r5, r7, lr}
 8000ffa:	b088      	sub	sp, #32
 8000ffc:	af00      	add	r7, sp, #0
  fsm_cfg_t cfg = {
 8000ffe:	4b08      	ldr	r3, [pc, #32]	@ (8001020 <flight_init+0x28>)
 8001000:	1d3c      	adds	r4, r7, #4
 8001002:	461d      	mov	r5, r3
 8001004:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001006:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001008:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800100c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    .release_frac_of_apogee = 0.75f,
    .deriv_window           = 3,
    .min_valid_alt          = -200.0f,
    .max_valid_alt          = 40000.0f
  };
  fsm_init(&cfg);
 8001010:	1d3b      	adds	r3, r7, #4
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff fd32 	bl	8000a7c <fsm_init>
}
 8001018:	bf00      	nop
 800101a:	3720      	adds	r7, #32
 800101c:	46bd      	mov	sp, r7
 800101e:	bdb0      	pop	{r4, r5, r7, pc}
 8001020:	08004e74 	.word	0x08004e74

08001024 <simulate_altitude_profile>:

/* For now we simulate a simple flight profile in altitude (meters)
 * so you can see the FSM transitions without real baro altitude yet. */
static float simulate_altitude_profile(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  static float alt = 0.0f;
  static int   phase = 0;
  static uint32_t hold_counter = 0;

  switch (phase)
 8001028:	4b3c      	ldr	r3, [pc, #240]	@ (800111c <simulate_altitude_profile+0xf8>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2b03      	cmp	r3, #3
 800102e:	d862      	bhi.n	80010f6 <simulate_altitude_profile+0xd2>
 8001030:	a201      	add	r2, pc, #4	@ (adr r2, 8001038 <simulate_altitude_profile+0x14>)
 8001032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001036:	bf00      	nop
 8001038:	08001049 	.word	0x08001049
 800103c:	08001069 	.word	0x08001069
 8001040:	080010a1 	.word	0x080010a1
 8001044:	080010c1 	.word	0x080010c1
  {
    case 0: /* launch pad: stay for 5 s */
      if (++hold_counter >= 5) {
 8001048:	4b35      	ldr	r3, [pc, #212]	@ (8001120 <simulate_altitude_profile+0xfc>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	3301      	adds	r3, #1
 800104e:	4a34      	ldr	r2, [pc, #208]	@ (8001120 <simulate_altitude_profile+0xfc>)
 8001050:	6013      	str	r3, [r2, #0]
 8001052:	4b33      	ldr	r3, [pc, #204]	@ (8001120 <simulate_altitude_profile+0xfc>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	2b04      	cmp	r3, #4
 8001058:	d952      	bls.n	8001100 <simulate_altitude_profile+0xdc>
        hold_counter = 0;
 800105a:	4b31      	ldr	r3, [pc, #196]	@ (8001120 <simulate_altitude_profile+0xfc>)
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
        phase = 1;
 8001060:	4b2e      	ldr	r3, [pc, #184]	@ (800111c <simulate_altitude_profile+0xf8>)
 8001062:	2201      	movs	r2, #1
 8001064:	601a      	str	r2, [r3, #0]
      }
      break;
 8001066:	e04b      	b.n	8001100 <simulate_altitude_profile+0xdc>

    case 1: /* ascent up to ~300 m */
      alt += 20.0f;
 8001068:	4b2e      	ldr	r3, [pc, #184]	@ (8001124 <simulate_altitude_profile+0x100>)
 800106a:	edd3 7a00 	vldr	s15, [r3]
 800106e:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001072:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001076:	4b2b      	ldr	r3, [pc, #172]	@ (8001124 <simulate_altitude_profile+0x100>)
 8001078:	edc3 7a00 	vstr	s15, [r3]
      if (alt >= 300.0f) {
 800107c:	4b29      	ldr	r3, [pc, #164]	@ (8001124 <simulate_altitude_profile+0x100>)
 800107e:	edd3 7a00 	vldr	s15, [r3]
 8001082:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001128 <simulate_altitude_profile+0x104>
 8001086:	eef4 7ac7 	vcmpe.f32	s15, s14
 800108a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800108e:	da00      	bge.n	8001092 <simulate_altitude_profile+0x6e>
        alt = 300.0f;
        phase = 2;
      }
      break;
 8001090:	e039      	b.n	8001106 <simulate_altitude_profile+0xe2>
        alt = 300.0f;
 8001092:	4b24      	ldr	r3, [pc, #144]	@ (8001124 <simulate_altitude_profile+0x100>)
 8001094:	4a25      	ldr	r2, [pc, #148]	@ (800112c <simulate_altitude_profile+0x108>)
 8001096:	601a      	str	r2, [r3, #0]
        phase = 2;
 8001098:	4b20      	ldr	r3, [pc, #128]	@ (800111c <simulate_altitude_profile+0xf8>)
 800109a:	2202      	movs	r2, #2
 800109c:	601a      	str	r2, [r3, #0]
      break;
 800109e:	e032      	b.n	8001106 <simulate_altitude_profile+0xe2>

    case 2: /* small coast at apogee for 3 s */
      if (++hold_counter >= 3) {
 80010a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001120 <simulate_altitude_profile+0xfc>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	3301      	adds	r3, #1
 80010a6:	4a1e      	ldr	r2, [pc, #120]	@ (8001120 <simulate_altitude_profile+0xfc>)
 80010a8:	6013      	str	r3, [r2, #0]
 80010aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001120 <simulate_altitude_profile+0xfc>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	d928      	bls.n	8001104 <simulate_altitude_profile+0xe0>
        hold_counter = 0;
 80010b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001120 <simulate_altitude_profile+0xfc>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
        phase = 3;
 80010b8:	4b18      	ldr	r3, [pc, #96]	@ (800111c <simulate_altitude_profile+0xf8>)
 80010ba:	2203      	movs	r2, #3
 80010bc:	601a      	str	r2, [r3, #0]
      }
      break;
 80010be:	e021      	b.n	8001104 <simulate_altitude_profile+0xe0>

    case 3: /* descent back to 0 */
      alt -= 20.0f;
 80010c0:	4b18      	ldr	r3, [pc, #96]	@ (8001124 <simulate_altitude_profile+0x100>)
 80010c2:	edd3 7a00 	vldr	s15, [r3]
 80010c6:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80010ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80010ce:	4b15      	ldr	r3, [pc, #84]	@ (8001124 <simulate_altitude_profile+0x100>)
 80010d0:	edc3 7a00 	vstr	s15, [r3]
      if (alt <= 0.0f) {
 80010d4:	4b13      	ldr	r3, [pc, #76]	@ (8001124 <simulate_altitude_profile+0x100>)
 80010d6:	edd3 7a00 	vldr	s15, [r3]
 80010da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e2:	d900      	bls.n	80010e6 <simulate_altitude_profile+0xc2>
        alt = 0.0f;
        phase = 4;
      }
      break;
 80010e4:	e00f      	b.n	8001106 <simulate_altitude_profile+0xe2>
        alt = 0.0f;
 80010e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001124 <simulate_altitude_profile+0x100>)
 80010e8:	f04f 0200 	mov.w	r2, #0
 80010ec:	601a      	str	r2, [r3, #0]
        phase = 4;
 80010ee:	4b0b      	ldr	r3, [pc, #44]	@ (800111c <simulate_altitude_profile+0xf8>)
 80010f0:	2204      	movs	r2, #4
 80010f2:	601a      	str	r2, [r3, #0]
      break;
 80010f4:	e007      	b.n	8001106 <simulate_altitude_profile+0xe2>

    case 4: /* landed  stay at 0 */
    default:
      alt = 0.0f;
 80010f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001124 <simulate_altitude_profile+0x100>)
 80010f8:	f04f 0200 	mov.w	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]
      break;
 80010fe:	e002      	b.n	8001106 <simulate_altitude_profile+0xe2>
      break;
 8001100:	bf00      	nop
 8001102:	e000      	b.n	8001106 <simulate_altitude_profile+0xe2>
      break;
 8001104:	bf00      	nop
  }

  return alt;
 8001106:	4b07      	ldr	r3, [pc, #28]	@ (8001124 <simulate_altitude_profile+0x100>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	ee07 3a90 	vmov	s15, r3
}
 800110e:	eeb0 0a67 	vmov.f32	s0, s15
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	20000188 	.word	0x20000188
 8001120:	2000018c 	.word	0x2000018c
 8001124:	20000190 	.word	0x20000190
 8001128:	43960000 	.word	0x43960000
 800112c:	43960000 	.word	0x43960000

08001130 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001130:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001134:	b08c      	sub	sp, #48	@ 0x30
 8001136:	af06      	add	r7, sp, #24
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001138:	f000 faf2 	bl	8001720 <HAL_Init>

  /* Configure the system clock (HSI 16 MHz, no PLL) */
  SystemClock_Config();
 800113c:	f000 f884 	bl	8001248 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001140:	f000 f938 	bl	80013b4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001144:	f000 f8de 	bl	8001304 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001148:	f000 f90a 	bl	8001360 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */
  flight_init();
 800114c:	f7ff ff54 	bl	8000ff8 <flight_init>
  uart2_printf("BOOT: BNO055/BMP280 + FSM demo\r\n");
 8001150:	4834      	ldr	r0, [pc, #208]	@ (8001224 <main+0xf4>)
 8001152:	f7ff fe8b 	bl	8000e6c <uart2_printf>
  /* USER CODE END 2 */

  uint32_t last_fsm = HAL_GetTick();
 8001156:	f000 fb49 	bl	80017ec <HAL_GetTick>
 800115a:	6178      	str	r0, [r7, #20]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* 1) keep your sensor tests running for Live Expressions */
    BNO055_TestOnce();
 800115c:	f7ff feb4 	bl	8000ec8 <BNO055_TestOnce>
    BMP280_TestOnce();
 8001160:	f7ff fed4 	bl	8000f0c <BMP280_TestOnce>

    /* 2) once per second, update the flight FSM with altitude (simulated for now) */
    uint32_t now = HAL_GetTick();
 8001164:	f000 fb42 	bl	80017ec <HAL_GetTick>
 8001168:	6138      	str	r0, [r7, #16]
    if (now - last_fsm >= 1000U) {
 800116a:	693a      	ldr	r2, [r7, #16]
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	1ad3      	subs	r3, r2, r3
 8001170:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001174:	d352      	bcc.n	800121c <main+0xec>
      last_fsm += 1000U;
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800117c:	617b      	str	r3, [r7, #20]

      float alt_m = simulate_altitude_profile();
 800117e:	f7ff ff51 	bl	8001024 <simulate_altitude_profile>
 8001182:	ed87 0a03 	vstr	s0, [r7, #12]
      g_fsm_altitude_m = alt_m;
 8001186:	4a28      	ldr	r2, [pc, #160]	@ (8001228 <main+0xf8>)
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	6013      	str	r3, [r2, #0]

      fsm_event_t ev = fsm_update(alt_m);
 800118c:	ed97 0a03 	vldr	s0, [r7, #12]
 8001190:	f7ff fcec 	bl	8000b6c <fsm_update>
 8001194:	4603      	mov	r3, r0
 8001196:	461a      	mov	r2, r3
 8001198:	713a      	strb	r2, [r7, #4]
 800119a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800119e:	717a      	strb	r2, [r7, #5]
 80011a0:	f3c3 4307 	ubfx	r3, r3, #16, #8
 80011a4:	71bb      	strb	r3, [r7, #6]
      const fsm_status_t *st = fsm_status();
 80011a6:	f7ff fe57 	bl	8000e58 <fsm_status>
 80011aa:	60b8      	str	r0, [r7, #8]

      g_fsm_state    = (int32_t)st->state;
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	461a      	mov	r2, r3
 80011b2:	4b1e      	ldr	r3, [pc, #120]	@ (800122c <main+0xfc>)
 80011b4:	601a      	str	r2, [r3, #0]
      g_fsm_apogee_m = st->apogee_m;
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	4a1d      	ldr	r2, [pc, #116]	@ (8001230 <main+0x100>)
 80011bc:	6013      	str	r3, [r2, #0]
      g_fsm_vz_mps   = st->vz_mps;
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	68db      	ldr	r3, [r3, #12]
 80011c2:	4a1c      	ldr	r2, [pc, #112]	@ (8001234 <main+0x104>)
 80011c4:	6013      	str	r3, [r2, #0]

      /* heartbeat + debug print */
      HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80011c6:	2120      	movs	r1, #32
 80011c8:	481b      	ldr	r0, [pc, #108]	@ (8001238 <main+0x108>)
 80011ca:	f000 fe64 	bl	8001e96 <HAL_GPIO_TogglePin>
      uart2_printf("ALT=%.1f Vz=%.2f APO=%.1f ST=%ld%s\r\n",
 80011ce:	68f8      	ldr	r0, [r7, #12]
 80011d0:	f7ff f9d2 	bl	8000578 <__aeabi_f2d>
 80011d4:	4680      	mov	r8, r0
 80011d6:	4689      	mov	r9, r1
                   alt_m, st->vz_mps, st->apogee_m,
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	68db      	ldr	r3, [r3, #12]
      uart2_printf("ALT=%.1f Vz=%.2f APO=%.1f ST=%ld%s\r\n",
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff f9cb 	bl	8000578 <__aeabi_f2d>
 80011e2:	4604      	mov	r4, r0
 80011e4:	460d      	mov	r5, r1
                   alt_m, st->vz_mps, st->apogee_m,
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	685b      	ldr	r3, [r3, #4]
      uart2_printf("ALT=%.1f Vz=%.2f APO=%.1f ST=%ld%s\r\n",
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff f9c4 	bl	8000578 <__aeabi_f2d>
 80011f0:	4602      	mov	r2, r0
 80011f2:	460b      	mov	r3, r1
                   (long)st->state,
 80011f4:	68b9      	ldr	r1, [r7, #8]
 80011f6:	7809      	ldrb	r1, [r1, #0]
      uart2_printf("ALT=%.1f Vz=%.2f APO=%.1f ST=%ld%s\r\n",
 80011f8:	4608      	mov	r0, r1
                   ev.changed ? " *" : "");
 80011fa:	7939      	ldrb	r1, [r7, #4]
      uart2_printf("ALT=%.1f Vz=%.2f APO=%.1f ST=%ld%s\r\n",
 80011fc:	2900      	cmp	r1, #0
 80011fe:	d001      	beq.n	8001204 <main+0xd4>
 8001200:	490e      	ldr	r1, [pc, #56]	@ (800123c <main+0x10c>)
 8001202:	e000      	b.n	8001206 <main+0xd6>
 8001204:	490e      	ldr	r1, [pc, #56]	@ (8001240 <main+0x110>)
 8001206:	9105      	str	r1, [sp, #20]
 8001208:	9004      	str	r0, [sp, #16]
 800120a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800120e:	e9cd 4500 	strd	r4, r5, [sp]
 8001212:	4642      	mov	r2, r8
 8001214:	464b      	mov	r3, r9
 8001216:	480b      	ldr	r0, [pc, #44]	@ (8001244 <main+0x114>)
 8001218:	f7ff fe28 	bl	8000e6c <uart2_printf>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    /* small delay so we aren't hammering I2C too hard */
    HAL_Delay(10);
 800121c:	200a      	movs	r0, #10
 800121e:	f000 faf1 	bl	8001804 <HAL_Delay>
  {
 8001222:	e79b      	b.n	800115c <main+0x2c>
 8001224:	08004e90 	.word	0x08004e90
 8001228:	20000178 	.word	0x20000178
 800122c:	2000017c 	.word	0x2000017c
 8001230:	20000180 	.word	0x20000180
 8001234:	20000184 	.word	0x20000184
 8001238:	40020000 	.word	0x40020000
 800123c:	08004eb4 	.word	0x08004eb4
 8001240:	08004eb8 	.word	0x08004eb8
 8001244:	08004ebc 	.word	0x08004ebc

08001248 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b094      	sub	sp, #80	@ 0x50
 800124c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800124e:	f107 031c 	add.w	r3, r7, #28
 8001252:	2234      	movs	r2, #52	@ 0x34
 8001254:	2100      	movs	r1, #0
 8001256:	4618      	mov	r0, r3
 8001258:	f003 f93c 	bl	80044d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800125c:	f107 0308 	add.w	r3, r7, #8
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]
 8001264:	605a      	str	r2, [r3, #4]
 8001266:	609a      	str	r2, [r3, #8]
 8001268:	60da      	str	r2, [r3, #12]
 800126a:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 800126c:	2300      	movs	r3, #0
 800126e:	607b      	str	r3, [r7, #4]
 8001270:	4b22      	ldr	r3, [pc, #136]	@ (80012fc <SystemClock_Config+0xb4>)
 8001272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001274:	4a21      	ldr	r2, [pc, #132]	@ (80012fc <SystemClock_Config+0xb4>)
 8001276:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800127a:	6413      	str	r3, [r2, #64]	@ 0x40
 800127c:	4b1f      	ldr	r3, [pc, #124]	@ (80012fc <SystemClock_Config+0xb4>)
 800127e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001280:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001284:	607b      	str	r3, [r7, #4]
 8001286:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001288:	2300      	movs	r3, #0
 800128a:	603b      	str	r3, [r7, #0]
 800128c:	4b1c      	ldr	r3, [pc, #112]	@ (8001300 <SystemClock_Config+0xb8>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a1b      	ldr	r2, [pc, #108]	@ (8001300 <SystemClock_Config+0xb8>)
 8001292:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001296:	6013      	str	r3, [r2, #0]
 8001298:	4b19      	ldr	r3, [pc, #100]	@ (8001300 <SystemClock_Config+0xb8>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80012a0:	603b      	str	r3, [r7, #0]
 80012a2:	683b      	ldr	r3, [r7, #0]

  RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_HSI;
 80012a4:	2302      	movs	r3, #2
 80012a6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState            = RCC_HSI_ON;
 80012a8:	2301      	movs	r3, #1
 80012aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012ac:	2310      	movs	r3, #16
 80012ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_NONE;
 80012b0:	2300      	movs	r3, #0
 80012b2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012b4:	f107 031c 	add.w	r3, r7, #28
 80012b8:	4618      	mov	r0, r3
 80012ba:	f001 fe33 	bl	8002f24 <HAL_RCC_OscConfig>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80012c4:	f000 f8b8 	bl	8001438 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType      = RCC_CLOCKTYPE_HCLK |
 80012c8:	230f      	movs	r3, #15
 80012ca:	60bb      	str	r3, [r7, #8]
                                     RCC_CLOCKTYPE_SYSCLK |
                                     RCC_CLOCKTYPE_PCLK1 |
                                     RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSI;
 80012cc:	2300      	movs	r3, #0
 80012ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 80012d0:	2300      	movs	r3, #0
 80012d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012d4:	2300      	movs	r3, #0
 80012d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012d8:	2300      	movs	r3, #0
 80012da:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012dc:	f107 0308 	add.w	r3, r7, #8
 80012e0:	2100      	movs	r1, #0
 80012e2:	4618      	mov	r0, r3
 80012e4:	f001 fc3e 	bl	8002b64 <HAL_RCC_ClockConfig>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80012ee:	f000 f8a3 	bl	8001438 <Error_Handler>
  }
}
 80012f2:	bf00      	nop
 80012f4:	3750      	adds	r7, #80	@ 0x50
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	40023800 	.word	0x40023800
 8001300:	40007000 	.word	0x40007000

08001304 <MX_I2C1_Init>:
  * @retval None
  *
  * Uses PB8 (SCL) / PB9 (SDA)  matches your stm32f4xx_hal_msp.c
  */
static void MX_I2C1_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  hi2c1.Instance             = I2C1;
 8001308:	4b12      	ldr	r3, [pc, #72]	@ (8001354 <MX_I2C1_Init+0x50>)
 800130a:	4a13      	ldr	r2, [pc, #76]	@ (8001358 <MX_I2C1_Init+0x54>)
 800130c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed      = 100000;
 800130e:	4b11      	ldr	r3, [pc, #68]	@ (8001354 <MX_I2C1_Init+0x50>)
 8001310:	4a12      	ldr	r2, [pc, #72]	@ (800135c <MX_I2C1_Init+0x58>)
 8001312:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle       = I2C_DUTYCYCLE_2;
 8001314:	4b0f      	ldr	r3, [pc, #60]	@ (8001354 <MX_I2C1_Init+0x50>)
 8001316:	2200      	movs	r2, #0
 8001318:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1     = 0;
 800131a:	4b0e      	ldr	r3, [pc, #56]	@ (8001354 <MX_I2C1_Init+0x50>)
 800131c:	2200      	movs	r2, #0
 800131e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
 8001320:	4b0c      	ldr	r3, [pc, #48]	@ (8001354 <MX_I2C1_Init+0x50>)
 8001322:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001326:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001328:	4b0a      	ldr	r3, [pc, #40]	@ (8001354 <MX_I2C1_Init+0x50>)
 800132a:	2200      	movs	r2, #0
 800132c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2     = 0;
 800132e:	4b09      	ldr	r3, [pc, #36]	@ (8001354 <MX_I2C1_Init+0x50>)
 8001330:	2200      	movs	r2, #0
 8001332:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001334:	4b07      	ldr	r3, [pc, #28]	@ (8001354 <MX_I2C1_Init+0x50>)
 8001336:	2200      	movs	r2, #0
 8001338:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
 800133a:	4b06      	ldr	r3, [pc, #24]	@ (8001354 <MX_I2C1_Init+0x50>)
 800133c:	2200      	movs	r2, #0
 800133e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001340:	4804      	ldr	r0, [pc, #16]	@ (8001354 <MX_I2C1_Init+0x50>)
 8001342:	f000 fdc3 	bl	8001ecc <HAL_I2C_Init>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800134c:	f000 f874 	bl	8001438 <Error_Handler>
  }
}
 8001350:	bf00      	nop
 8001352:	bd80      	pop	{r7, pc}
 8001354:	200000d4 	.word	0x200000d4
 8001358:	40005400 	.word	0x40005400
 800135c:	000186a0 	.word	0x000186a0

08001360 <MX_USART2_UART_Init>:
  * @retval None
  *
  * PA2 (TX) / PA3 (RX), 115200 8N1
  */
static void MX_USART2_UART_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
  huart2.Instance          = USART2;
 8001364:	4b11      	ldr	r3, [pc, #68]	@ (80013ac <MX_USART2_UART_Init+0x4c>)
 8001366:	4a12      	ldr	r2, [pc, #72]	@ (80013b0 <MX_USART2_UART_Init+0x50>)
 8001368:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate     = 115200;
 800136a:	4b10      	ldr	r3, [pc, #64]	@ (80013ac <MX_USART2_UART_Init+0x4c>)
 800136c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001370:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength   = UART_WORDLENGTH_8B;
 8001372:	4b0e      	ldr	r3, [pc, #56]	@ (80013ac <MX_USART2_UART_Init+0x4c>)
 8001374:	2200      	movs	r2, #0
 8001376:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits     = UART_STOPBITS_1;
 8001378:	4b0c      	ldr	r3, [pc, #48]	@ (80013ac <MX_USART2_UART_Init+0x4c>)
 800137a:	2200      	movs	r2, #0
 800137c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity       = UART_PARITY_NONE;
 800137e:	4b0b      	ldr	r3, [pc, #44]	@ (80013ac <MX_USART2_UART_Init+0x4c>)
 8001380:	2200      	movs	r2, #0
 8001382:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode         = UART_MODE_TX_RX;
 8001384:	4b09      	ldr	r3, [pc, #36]	@ (80013ac <MX_USART2_UART_Init+0x4c>)
 8001386:	220c      	movs	r2, #12
 8001388:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 800138a:	4b08      	ldr	r3, [pc, #32]	@ (80013ac <MX_USART2_UART_Init+0x4c>)
 800138c:	2200      	movs	r2, #0
 800138e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001390:	4b06      	ldr	r3, [pc, #24]	@ (80013ac <MX_USART2_UART_Init+0x4c>)
 8001392:	2200      	movs	r2, #0
 8001394:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001396:	4805      	ldr	r0, [pc, #20]	@ (80013ac <MX_USART2_UART_Init+0x4c>)
 8001398:	f002 f848 	bl	800342c <HAL_UART_Init>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013a2:	f000 f849 	bl	8001438 <Error_Handler>
  }
}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	20000128 	.word	0x20000128
 80013b0:	40004400 	.word	0x40004400

080013b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b088      	sub	sp, #32
 80013b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ba:	f107 030c 	add.w	r3, r7, #12
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	605a      	str	r2, [r3, #4]
 80013c4:	609a      	str	r2, [r3, #8]
 80013c6:	60da      	str	r2, [r3, #12]
 80013c8:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ca:	2300      	movs	r3, #0
 80013cc:	60bb      	str	r3, [r7, #8]
 80013ce:	4b18      	ldr	r3, [pc, #96]	@ (8001430 <MX_GPIO_Init+0x7c>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d2:	4a17      	ldr	r2, [pc, #92]	@ (8001430 <MX_GPIO_Init+0x7c>)
 80013d4:	f043 0301 	orr.w	r3, r3, #1
 80013d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013da:	4b15      	ldr	r3, [pc, #84]	@ (8001430 <MX_GPIO_Init+0x7c>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013de:	f003 0301 	and.w	r3, r3, #1
 80013e2:	60bb      	str	r3, [r7, #8]
 80013e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e6:	2300      	movs	r3, #0
 80013e8:	607b      	str	r3, [r7, #4]
 80013ea:	4b11      	ldr	r3, [pc, #68]	@ (8001430 <MX_GPIO_Init+0x7c>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ee:	4a10      	ldr	r2, [pc, #64]	@ (8001430 <MX_GPIO_Init+0x7c>)
 80013f0:	f043 0302 	orr.w	r3, r3, #2
 80013f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001430 <MX_GPIO_Init+0x7c>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fa:	f003 0302 	and.w	r3, r3, #2
 80013fe:	607b      	str	r3, [r7, #4]
 8001400:	687b      	ldr	r3, [r7, #4]

  /* PA5 as user LED (heartbeat) */
  GPIO_InitStruct.Pin   = GPIO_PIN_5;
 8001402:	2320      	movs	r3, #32
 8001404:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8001406:	2301      	movs	r3, #1
 8001408:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140e:	2300      	movs	r3, #0
 8001410:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001412:	f107 030c 	add.w	r3, r7, #12
 8001416:	4619      	mov	r1, r3
 8001418:	4806      	ldr	r0, [pc, #24]	@ (8001434 <MX_GPIO_Init+0x80>)
 800141a:	f000 fb8f 	bl	8001b3c <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800141e:	2200      	movs	r2, #0
 8001420:	2120      	movs	r1, #32
 8001422:	4804      	ldr	r0, [pc, #16]	@ (8001434 <MX_GPIO_Init+0x80>)
 8001424:	f000 fd1e 	bl	8001e64 <HAL_GPIO_WritePin>
}
 8001428:	bf00      	nop
 800142a:	3720      	adds	r7, #32
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	40023800 	.word	0x40023800
 8001434:	40020000 	.word	0x40020000

08001438 <Error_Handler>:
/**
  * @brief  Error Handler
  * @retval None
  */
void Error_Handler(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800143c:	b672      	cpsid	i
}
 800143e:	bf00      	nop
  __disable_irq();
  while (1)
  {
    /* optional: fast blink LED to indicate fault */
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001440:	2120      	movs	r1, #32
 8001442:	4804      	ldr	r0, [pc, #16]	@ (8001454 <Error_Handler+0x1c>)
 8001444:	f000 fd27 	bl	8001e96 <HAL_GPIO_TogglePin>
    HAL_Delay(100);
 8001448:	2064      	movs	r0, #100	@ 0x64
 800144a:	f000 f9db 	bl	8001804 <HAL_Delay>
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800144e:	bf00      	nop
 8001450:	e7f6      	b.n	8001440 <Error_Handler+0x8>
 8001452:	bf00      	nop
 8001454:	40020000 	.word	0x40020000

08001458 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	607b      	str	r3, [r7, #4]
 8001462:	4b10      	ldr	r3, [pc, #64]	@ (80014a4 <HAL_MspInit+0x4c>)
 8001464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001466:	4a0f      	ldr	r2, [pc, #60]	@ (80014a4 <HAL_MspInit+0x4c>)
 8001468:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800146c:	6453      	str	r3, [r2, #68]	@ 0x44
 800146e:	4b0d      	ldr	r3, [pc, #52]	@ (80014a4 <HAL_MspInit+0x4c>)
 8001470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001472:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001476:	607b      	str	r3, [r7, #4]
 8001478:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	603b      	str	r3, [r7, #0]
 800147e:	4b09      	ldr	r3, [pc, #36]	@ (80014a4 <HAL_MspInit+0x4c>)
 8001480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001482:	4a08      	ldr	r2, [pc, #32]	@ (80014a4 <HAL_MspInit+0x4c>)
 8001484:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001488:	6413      	str	r3, [r2, #64]	@ 0x40
 800148a:	4b06      	ldr	r3, [pc, #24]	@ (80014a4 <HAL_MspInit+0x4c>)
 800148c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800148e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001492:	603b      	str	r3, [r7, #0]
 8001494:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init */
  /* USER CODE BEGIN MspInit 1 */
  /* USER CODE END MspInit 1 */
}
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	40023800 	.word	0x40023800

080014a8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08a      	sub	sp, #40	@ 0x28
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b0:	f107 0314 	add.w	r3, r7, #20
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	605a      	str	r2, [r3, #4]
 80014ba:	609a      	str	r2, [r3, #8]
 80014bc:	60da      	str	r2, [r3, #12]
 80014be:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a19      	ldr	r2, [pc, #100]	@ (800152c <HAL_I2C_MspInit+0x84>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d12c      	bne.n	8001524 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */
    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ca:	2300      	movs	r3, #0
 80014cc:	613b      	str	r3, [r7, #16]
 80014ce:	4b18      	ldr	r3, [pc, #96]	@ (8001530 <HAL_I2C_MspInit+0x88>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d2:	4a17      	ldr	r2, [pc, #92]	@ (8001530 <HAL_I2C_MspInit+0x88>)
 80014d4:	f043 0302 	orr.w	r3, r3, #2
 80014d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014da:	4b15      	ldr	r3, [pc, #84]	@ (8001530 <HAL_I2C_MspInit+0x88>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014de:	f003 0302 	and.w	r3, r3, #2
 80014e2:	613b      	str	r3, [r7, #16]
 80014e4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80014e6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80014ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014ec:	2312      	movs	r3, #18
 80014ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f0:	2300      	movs	r3, #0
 80014f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f4:	2303      	movs	r3, #3
 80014f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014f8:	2304      	movs	r3, #4
 80014fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014fc:	f107 0314 	add.w	r3, r7, #20
 8001500:	4619      	mov	r1, r3
 8001502:	480c      	ldr	r0, [pc, #48]	@ (8001534 <HAL_I2C_MspInit+0x8c>)
 8001504:	f000 fb1a 	bl	8001b3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001508:	2300      	movs	r3, #0
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	4b08      	ldr	r3, [pc, #32]	@ (8001530 <HAL_I2C_MspInit+0x88>)
 800150e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001510:	4a07      	ldr	r2, [pc, #28]	@ (8001530 <HAL_I2C_MspInit+0x88>)
 8001512:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001516:	6413      	str	r3, [r2, #64]	@ 0x40
 8001518:	4b05      	ldr	r3, [pc, #20]	@ (8001530 <HAL_I2C_MspInit+0x88>)
 800151a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800151c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001520:	60fb      	str	r3, [r7, #12]
 8001522:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN I2C1_MspInit 1 */
    /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001524:	bf00      	nop
 8001526:	3728      	adds	r7, #40	@ 0x28
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	40005400 	.word	0x40005400
 8001530:	40023800 	.word	0x40023800
 8001534:	40020400 	.word	0x40020400

08001538 <HAL_UART_MspInit>:
  *        USART3 on PD8 (TX) / PD9 (RX) for ST-LINK VCP (COM5)
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b08a      	sub	sp, #40	@ 0x28
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001540:	f107 0314 	add.w	r3, r7, #20
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	605a      	str	r2, [r3, #4]
 800154a:	609a      	str	r2, [r3, #8]
 800154c:	60da      	str	r2, [r3, #12]
 800154e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a19      	ldr	r2, [pc, #100]	@ (80015bc <HAL_UART_MspInit+0x84>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d12c      	bne.n	80015b4 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */
    /* USER CODE END USART3_MspInit 0 */

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	613b      	str	r3, [r7, #16]
 800155e:	4b18      	ldr	r3, [pc, #96]	@ (80015c0 <HAL_UART_MspInit+0x88>)
 8001560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001562:	4a17      	ldr	r2, [pc, #92]	@ (80015c0 <HAL_UART_MspInit+0x88>)
 8001564:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001568:	6413      	str	r3, [r2, #64]	@ 0x40
 800156a:	4b15      	ldr	r3, [pc, #84]	@ (80015c0 <HAL_UART_MspInit+0x88>)
 800156c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800156e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001572:	613b      	str	r3, [r7, #16]
 8001574:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	60fb      	str	r3, [r7, #12]
 800157a:	4b11      	ldr	r3, [pc, #68]	@ (80015c0 <HAL_UART_MspInit+0x88>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157e:	4a10      	ldr	r2, [pc, #64]	@ (80015c0 <HAL_UART_MspInit+0x88>)
 8001580:	f043 0308 	orr.w	r3, r3, #8
 8001584:	6313      	str	r3, [r2, #48]	@ 0x30
 8001586:	4b0e      	ldr	r3, [pc, #56]	@ (80015c0 <HAL_UART_MspInit+0x88>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158a:	f003 0308 	and.w	r3, r3, #8
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	68fb      	ldr	r3, [r7, #12]

    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001592:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001596:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001598:	2302      	movs	r3, #2
 800159a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159c:	2300      	movs	r3, #0
 800159e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015a0:	2303      	movs	r3, #3
 80015a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80015a4:	2307      	movs	r3, #7
 80015a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015a8:	f107 0314 	add.w	r3, r7, #20
 80015ac:	4619      	mov	r1, r3
 80015ae:	4805      	ldr	r0, [pc, #20]	@ (80015c4 <HAL_UART_MspInit+0x8c>)
 80015b0:	f000 fac4 	bl	8001b3c <HAL_GPIO_Init>

    /* USER CODE BEGIN USART3_MspInit 1 */
    /* USER CODE END USART3_MspInit 1 */
  }
}
 80015b4:	bf00      	nop
 80015b6:	3728      	adds	r7, #40	@ 0x28
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	40004800 	.word	0x40004800
 80015c0:	40023800 	.word	0x40023800
 80015c4:	40020c00 	.word	0x40020c00

080015c8 <USART2_IRQHandler>:
/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN TD */
extern UART_HandleTypeDef huart2;

void USART2_IRQHandler(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart2);
 80015cc:	4802      	ldr	r0, [pc, #8]	@ (80015d8 <USART2_IRQHandler+0x10>)
 80015ce:	f002 f809 	bl	80035e4 <HAL_UART_IRQHandler>
}
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20000128 	.word	0x20000128

080015dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015e0:	bf00      	nop
 80015e2:	e7fd      	b.n	80015e0 <NMI_Handler+0x4>

080015e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015e8:	bf00      	nop
 80015ea:	e7fd      	b.n	80015e8 <HardFault_Handler+0x4>

080015ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015f0:	bf00      	nop
 80015f2:	e7fd      	b.n	80015f0 <MemManage_Handler+0x4>

080015f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015f8:	bf00      	nop
 80015fa:	e7fd      	b.n	80015f8 <BusFault_Handler+0x4>

080015fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001600:	bf00      	nop
 8001602:	e7fd      	b.n	8001600 <UsageFault_Handler+0x4>

08001604 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr

08001612 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001612:	b480      	push	{r7}
 8001614:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001616:	bf00      	nop
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr

08001620 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001624:	bf00      	nop
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr

0800162e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800162e:	b580      	push	{r7, lr}
 8001630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001632:	f000 f8c7 	bl	80017c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
	...

0800163c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001644:	4a14      	ldr	r2, [pc, #80]	@ (8001698 <_sbrk+0x5c>)
 8001646:	4b15      	ldr	r3, [pc, #84]	@ (800169c <_sbrk+0x60>)
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001650:	4b13      	ldr	r3, [pc, #76]	@ (80016a0 <_sbrk+0x64>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d102      	bne.n	800165e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001658:	4b11      	ldr	r3, [pc, #68]	@ (80016a0 <_sbrk+0x64>)
 800165a:	4a12      	ldr	r2, [pc, #72]	@ (80016a4 <_sbrk+0x68>)
 800165c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800165e:	4b10      	ldr	r3, [pc, #64]	@ (80016a0 <_sbrk+0x64>)
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4413      	add	r3, r2
 8001666:	693a      	ldr	r2, [r7, #16]
 8001668:	429a      	cmp	r2, r3
 800166a:	d207      	bcs.n	800167c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800166c:	f002 ff3a 	bl	80044e4 <__errno>
 8001670:	4603      	mov	r3, r0
 8001672:	220c      	movs	r2, #12
 8001674:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001676:	f04f 33ff 	mov.w	r3, #4294967295
 800167a:	e009      	b.n	8001690 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800167c:	4b08      	ldr	r3, [pc, #32]	@ (80016a0 <_sbrk+0x64>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001682:	4b07      	ldr	r3, [pc, #28]	@ (80016a0 <_sbrk+0x64>)
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4413      	add	r3, r2
 800168a:	4a05      	ldr	r2, [pc, #20]	@ (80016a0 <_sbrk+0x64>)
 800168c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800168e:	68fb      	ldr	r3, [r7, #12]
}
 8001690:	4618      	mov	r0, r3
 8001692:	3718      	adds	r7, #24
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20040000 	.word	0x20040000
 800169c:	00000400 	.word	0x00000400
 80016a0:	20000194 	.word	0x20000194
 80016a4:	200002e8 	.word	0x200002e8

080016a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016ac:	4b06      	ldr	r3, [pc, #24]	@ (80016c8 <SystemInit+0x20>)
 80016ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016b2:	4a05      	ldr	r2, [pc, #20]	@ (80016c8 <SystemInit+0x20>)
 80016b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016bc:	bf00      	nop
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	e000ed00 	.word	0xe000ed00

080016cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 80016cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001704 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80016d0:	f7ff ffea 	bl	80016a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016d4:	480c      	ldr	r0, [pc, #48]	@ (8001708 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016d6:	490d      	ldr	r1, [pc, #52]	@ (800170c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001710 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016dc:	e002      	b.n	80016e4 <LoopCopyDataInit>

080016de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016e2:	3304      	adds	r3, #4

080016e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016e8:	d3f9      	bcc.n	80016de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001714 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001718 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016f0:	e001      	b.n	80016f6 <LoopFillZerobss>

080016f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016f4:	3204      	adds	r2, #4

080016f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016f8:	d3fb      	bcc.n	80016f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016fa:	f002 fef9 	bl	80044f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016fe:	f7ff fd17 	bl	8001130 <main>
  bx  lr    
 8001702:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001704:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8001708:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800170c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001710:	08004f40 	.word	0x08004f40
  ldr r2, =_sbss
 8001714:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001718:	200002e4 	.word	0x200002e4

0800171c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800171c:	e7fe      	b.n	800171c <ADC_IRQHandler>
	...

08001720 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001724:	4b0e      	ldr	r3, [pc, #56]	@ (8001760 <HAL_Init+0x40>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a0d      	ldr	r2, [pc, #52]	@ (8001760 <HAL_Init+0x40>)
 800172a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800172e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001730:	4b0b      	ldr	r3, [pc, #44]	@ (8001760 <HAL_Init+0x40>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a0a      	ldr	r2, [pc, #40]	@ (8001760 <HAL_Init+0x40>)
 8001736:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800173a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800173c:	4b08      	ldr	r3, [pc, #32]	@ (8001760 <HAL_Init+0x40>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a07      	ldr	r2, [pc, #28]	@ (8001760 <HAL_Init+0x40>)
 8001742:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001746:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001748:	2003      	movs	r0, #3
 800174a:	f000 f931 	bl	80019b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800174e:	200f      	movs	r0, #15
 8001750:	f000 f808 	bl	8001764 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001754:	f7ff fe80 	bl	8001458 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001758:	2300      	movs	r3, #0
}
 800175a:	4618      	mov	r0, r3
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	40023c00 	.word	0x40023c00

08001764 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800176c:	4b12      	ldr	r3, [pc, #72]	@ (80017b8 <HAL_InitTick+0x54>)
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	4b12      	ldr	r3, [pc, #72]	@ (80017bc <HAL_InitTick+0x58>)
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	4619      	mov	r1, r3
 8001776:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800177a:	fbb3 f3f1 	udiv	r3, r3, r1
 800177e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001782:	4618      	mov	r0, r3
 8001784:	f000 f93b 	bl	80019fe <HAL_SYSTICK_Config>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e00e      	b.n	80017b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2b0f      	cmp	r3, #15
 8001796:	d80a      	bhi.n	80017ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001798:	2200      	movs	r2, #0
 800179a:	6879      	ldr	r1, [r7, #4]
 800179c:	f04f 30ff 	mov.w	r0, #4294967295
 80017a0:	f000 f911 	bl	80019c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017a4:	4a06      	ldr	r2, [pc, #24]	@ (80017c0 <HAL_InitTick+0x5c>)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017aa:	2300      	movs	r3, #0
 80017ac:	e000      	b.n	80017b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	3708      	adds	r7, #8
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	20000004 	.word	0x20000004
 80017bc:	2000000c 	.word	0x2000000c
 80017c0:	20000008 	.word	0x20000008

080017c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017c8:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <HAL_IncTick+0x20>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	461a      	mov	r2, r3
 80017ce:	4b06      	ldr	r3, [pc, #24]	@ (80017e8 <HAL_IncTick+0x24>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4413      	add	r3, r2
 80017d4:	4a04      	ldr	r2, [pc, #16]	@ (80017e8 <HAL_IncTick+0x24>)
 80017d6:	6013      	str	r3, [r2, #0]
}
 80017d8:	bf00      	nop
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	2000000c 	.word	0x2000000c
 80017e8:	20000198 	.word	0x20000198

080017ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  return uwTick;
 80017f0:	4b03      	ldr	r3, [pc, #12]	@ (8001800 <HAL_GetTick+0x14>)
 80017f2:	681b      	ldr	r3, [r3, #0]
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	20000198 	.word	0x20000198

08001804 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800180c:	f7ff ffee 	bl	80017ec <HAL_GetTick>
 8001810:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800181c:	d005      	beq.n	800182a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800181e:	4b0a      	ldr	r3, [pc, #40]	@ (8001848 <HAL_Delay+0x44>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	461a      	mov	r2, r3
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	4413      	add	r3, r2
 8001828:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800182a:	bf00      	nop
 800182c:	f7ff ffde 	bl	80017ec <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	68bb      	ldr	r3, [r7, #8]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	68fa      	ldr	r2, [r7, #12]
 8001838:	429a      	cmp	r2, r3
 800183a:	d8f7      	bhi.n	800182c <HAL_Delay+0x28>
  {
  }
}
 800183c:	bf00      	nop
 800183e:	bf00      	nop
 8001840:	3710      	adds	r7, #16
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	2000000c 	.word	0x2000000c

0800184c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800184c:	b480      	push	{r7}
 800184e:	b085      	sub	sp, #20
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	f003 0307 	and.w	r3, r3, #7
 800185a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800185c:	4b0c      	ldr	r3, [pc, #48]	@ (8001890 <__NVIC_SetPriorityGrouping+0x44>)
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001862:	68ba      	ldr	r2, [r7, #8]
 8001864:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001868:	4013      	ands	r3, r2
 800186a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001874:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001878:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800187c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800187e:	4a04      	ldr	r2, [pc, #16]	@ (8001890 <__NVIC_SetPriorityGrouping+0x44>)
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	60d3      	str	r3, [r2, #12]
}
 8001884:	bf00      	nop
 8001886:	3714      	adds	r7, #20
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr
 8001890:	e000ed00 	.word	0xe000ed00

08001894 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001898:	4b04      	ldr	r3, [pc, #16]	@ (80018ac <__NVIC_GetPriorityGrouping+0x18>)
 800189a:	68db      	ldr	r3, [r3, #12]
 800189c:	0a1b      	lsrs	r3, r3, #8
 800189e:	f003 0307 	and.w	r3, r3, #7
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	e000ed00 	.word	0xe000ed00

080018b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	4603      	mov	r3, r0
 80018b8:	6039      	str	r1, [r7, #0]
 80018ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	db0a      	blt.n	80018da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	b2da      	uxtb	r2, r3
 80018c8:	490c      	ldr	r1, [pc, #48]	@ (80018fc <__NVIC_SetPriority+0x4c>)
 80018ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ce:	0112      	lsls	r2, r2, #4
 80018d0:	b2d2      	uxtb	r2, r2
 80018d2:	440b      	add	r3, r1
 80018d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018d8:	e00a      	b.n	80018f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	b2da      	uxtb	r2, r3
 80018de:	4908      	ldr	r1, [pc, #32]	@ (8001900 <__NVIC_SetPriority+0x50>)
 80018e0:	79fb      	ldrb	r3, [r7, #7]
 80018e2:	f003 030f 	and.w	r3, r3, #15
 80018e6:	3b04      	subs	r3, #4
 80018e8:	0112      	lsls	r2, r2, #4
 80018ea:	b2d2      	uxtb	r2, r2
 80018ec:	440b      	add	r3, r1
 80018ee:	761a      	strb	r2, [r3, #24]
}
 80018f0:	bf00      	nop
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr
 80018fc:	e000e100 	.word	0xe000e100
 8001900:	e000ed00 	.word	0xe000ed00

08001904 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001904:	b480      	push	{r7}
 8001906:	b089      	sub	sp, #36	@ 0x24
 8001908:	af00      	add	r7, sp, #0
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	f003 0307 	and.w	r3, r3, #7
 8001916:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	f1c3 0307 	rsb	r3, r3, #7
 800191e:	2b04      	cmp	r3, #4
 8001920:	bf28      	it	cs
 8001922:	2304      	movcs	r3, #4
 8001924:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	3304      	adds	r3, #4
 800192a:	2b06      	cmp	r3, #6
 800192c:	d902      	bls.n	8001934 <NVIC_EncodePriority+0x30>
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	3b03      	subs	r3, #3
 8001932:	e000      	b.n	8001936 <NVIC_EncodePriority+0x32>
 8001934:	2300      	movs	r3, #0
 8001936:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001938:	f04f 32ff 	mov.w	r2, #4294967295
 800193c:	69bb      	ldr	r3, [r7, #24]
 800193e:	fa02 f303 	lsl.w	r3, r2, r3
 8001942:	43da      	mvns	r2, r3
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	401a      	ands	r2, r3
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800194c:	f04f 31ff 	mov.w	r1, #4294967295
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	fa01 f303 	lsl.w	r3, r1, r3
 8001956:	43d9      	mvns	r1, r3
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800195c:	4313      	orrs	r3, r2
         );
}
 800195e:	4618      	mov	r0, r3
 8001960:	3724      	adds	r7, #36	@ 0x24
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
	...

0800196c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	3b01      	subs	r3, #1
 8001978:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800197c:	d301      	bcc.n	8001982 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800197e:	2301      	movs	r3, #1
 8001980:	e00f      	b.n	80019a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001982:	4a0a      	ldr	r2, [pc, #40]	@ (80019ac <SysTick_Config+0x40>)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	3b01      	subs	r3, #1
 8001988:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800198a:	210f      	movs	r1, #15
 800198c:	f04f 30ff 	mov.w	r0, #4294967295
 8001990:	f7ff ff8e 	bl	80018b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001994:	4b05      	ldr	r3, [pc, #20]	@ (80019ac <SysTick_Config+0x40>)
 8001996:	2200      	movs	r2, #0
 8001998:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800199a:	4b04      	ldr	r3, [pc, #16]	@ (80019ac <SysTick_Config+0x40>)
 800199c:	2207      	movs	r2, #7
 800199e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	e000e010 	.word	0xe000e010

080019b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f7ff ff47 	bl	800184c <__NVIC_SetPriorityGrouping>
}
 80019be:	bf00      	nop
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019c6:	b580      	push	{r7, lr}
 80019c8:	b086      	sub	sp, #24
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	4603      	mov	r3, r0
 80019ce:	60b9      	str	r1, [r7, #8]
 80019d0:	607a      	str	r2, [r7, #4]
 80019d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019d4:	2300      	movs	r3, #0
 80019d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019d8:	f7ff ff5c 	bl	8001894 <__NVIC_GetPriorityGrouping>
 80019dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019de:	687a      	ldr	r2, [r7, #4]
 80019e0:	68b9      	ldr	r1, [r7, #8]
 80019e2:	6978      	ldr	r0, [r7, #20]
 80019e4:	f7ff ff8e 	bl	8001904 <NVIC_EncodePriority>
 80019e8:	4602      	mov	r2, r0
 80019ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ee:	4611      	mov	r1, r2
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7ff ff5d 	bl	80018b0 <__NVIC_SetPriority>
}
 80019f6:	bf00      	nop
 80019f8:	3718      	adds	r7, #24
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}

080019fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b082      	sub	sp, #8
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	f7ff ffb0 	bl	800196c <SysTick_Config>
 8001a0c:	4603      	mov	r3, r0
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3708      	adds	r7, #8
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}

08001a16 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a16:	b580      	push	{r7, lr}
 8001a18:	b084      	sub	sp, #16
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a22:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001a24:	f7ff fee2 	bl	80017ec <HAL_GetTick>
 8001a28:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d008      	beq.n	8001a48 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2280      	movs	r2, #128	@ 0x80
 8001a3a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e052      	b.n	8001aee <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f022 0216 	bic.w	r2, r2, #22
 8001a56:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	695a      	ldr	r2, [r3, #20]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001a66:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d103      	bne.n	8001a78 <HAL_DMA_Abort+0x62>
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d007      	beq.n	8001a88 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f022 0208 	bic.w	r2, r2, #8
 8001a86:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f022 0201 	bic.w	r2, r2, #1
 8001a96:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a98:	e013      	b.n	8001ac2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a9a:	f7ff fea7 	bl	80017ec <HAL_GetTick>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	2b05      	cmp	r3, #5
 8001aa6:	d90c      	bls.n	8001ac2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2220      	movs	r2, #32
 8001aac:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2203      	movs	r2, #3
 8001ab2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2200      	movs	r2, #0
 8001aba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e015      	b.n	8001aee <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 0301 	and.w	r3, r3, #1
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d1e4      	bne.n	8001a9a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ad4:	223f      	movs	r2, #63	@ 0x3f
 8001ad6:	409a      	lsls	r2, r3
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2201      	movs	r2, #1
 8001ae0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001aec:	2300      	movs	r3, #0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3710      	adds	r7, #16
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001af6:	b480      	push	{r7}
 8001af8:	b083      	sub	sp, #12
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d004      	beq.n	8001b14 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2280      	movs	r2, #128	@ 0x80
 8001b0e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e00c      	b.n	8001b2e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2205      	movs	r2, #5
 8001b18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f022 0201 	bic.w	r2, r2, #1
 8001b2a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	370c      	adds	r7, #12
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
	...

08001b3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b089      	sub	sp, #36	@ 0x24
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b46:	2300      	movs	r3, #0
 8001b48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b52:	2300      	movs	r3, #0
 8001b54:	61fb      	str	r3, [r7, #28]
 8001b56:	e165      	b.n	8001e24 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b58:	2201      	movs	r2, #1
 8001b5a:	69fb      	ldr	r3, [r7, #28]
 8001b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b60:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	697a      	ldr	r2, [r7, #20]
 8001b68:	4013      	ands	r3, r2
 8001b6a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b6c:	693a      	ldr	r2, [r7, #16]
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	f040 8154 	bne.w	8001e1e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	f003 0303 	and.w	r3, r3, #3
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d005      	beq.n	8001b8e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d130      	bne.n	8001bf0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b94:	69fb      	ldr	r3, [r7, #28]
 8001b96:	005b      	lsls	r3, r3, #1
 8001b98:	2203      	movs	r2, #3
 8001b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9e:	43db      	mvns	r3, r3
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	68da      	ldr	r2, [r3, #12]
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb2:	69ba      	ldr	r2, [r7, #24]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	69ba      	ldr	r2, [r7, #24]
 8001bbc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bcc:	43db      	mvns	r3, r3
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	091b      	lsrs	r3, r3, #4
 8001bda:	f003 0201 	and.w	r2, r3, #1
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	fa02 f303 	lsl.w	r3, r2, r3
 8001be4:	69ba      	ldr	r2, [r7, #24]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	69ba      	ldr	r2, [r7, #24]
 8001bee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f003 0303 	and.w	r3, r3, #3
 8001bf8:	2b03      	cmp	r3, #3
 8001bfa:	d017      	beq.n	8001c2c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	005b      	lsls	r3, r3, #1
 8001c06:	2203      	movs	r2, #3
 8001c08:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0c:	43db      	mvns	r3, r3
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	4013      	ands	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	689a      	ldr	r2, [r3, #8]
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	69ba      	ldr	r2, [r7, #24]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	69ba      	ldr	r2, [r7, #24]
 8001c2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	f003 0303 	and.w	r3, r3, #3
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d123      	bne.n	8001c80 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	08da      	lsrs	r2, r3, #3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	3208      	adds	r2, #8
 8001c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c44:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	f003 0307 	and.w	r3, r3, #7
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	220f      	movs	r2, #15
 8001c50:	fa02 f303 	lsl.w	r3, r2, r3
 8001c54:	43db      	mvns	r3, r3
 8001c56:	69ba      	ldr	r2, [r7, #24]
 8001c58:	4013      	ands	r3, r2
 8001c5a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	691a      	ldr	r2, [r3, #16]
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	f003 0307 	and.w	r3, r3, #7
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6c:	69ba      	ldr	r2, [r7, #24]
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c72:	69fb      	ldr	r3, [r7, #28]
 8001c74:	08da      	lsrs	r2, r3, #3
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	3208      	adds	r2, #8
 8001c7a:	69b9      	ldr	r1, [r7, #24]
 8001c7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	2203      	movs	r2, #3
 8001c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c90:	43db      	mvns	r3, r3
 8001c92:	69ba      	ldr	r2, [r7, #24]
 8001c94:	4013      	ands	r3, r2
 8001c96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f003 0203 	and.w	r2, r3, #3
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	005b      	lsls	r3, r3, #1
 8001ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca8:	69ba      	ldr	r2, [r7, #24]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	69ba      	ldr	r2, [r7, #24]
 8001cb2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	f000 80ae 	beq.w	8001e1e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	60fb      	str	r3, [r7, #12]
 8001cc6:	4b5d      	ldr	r3, [pc, #372]	@ (8001e3c <HAL_GPIO_Init+0x300>)
 8001cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cca:	4a5c      	ldr	r2, [pc, #368]	@ (8001e3c <HAL_GPIO_Init+0x300>)
 8001ccc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cd2:	4b5a      	ldr	r3, [pc, #360]	@ (8001e3c <HAL_GPIO_Init+0x300>)
 8001cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cde:	4a58      	ldr	r2, [pc, #352]	@ (8001e40 <HAL_GPIO_Init+0x304>)
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	089b      	lsrs	r3, r3, #2
 8001ce4:	3302      	adds	r3, #2
 8001ce6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	f003 0303 	and.w	r3, r3, #3
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	220f      	movs	r2, #15
 8001cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfa:	43db      	mvns	r3, r3
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a4f      	ldr	r2, [pc, #316]	@ (8001e44 <HAL_GPIO_Init+0x308>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d025      	beq.n	8001d56 <HAL_GPIO_Init+0x21a>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a4e      	ldr	r2, [pc, #312]	@ (8001e48 <HAL_GPIO_Init+0x30c>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d01f      	beq.n	8001d52 <HAL_GPIO_Init+0x216>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a4d      	ldr	r2, [pc, #308]	@ (8001e4c <HAL_GPIO_Init+0x310>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d019      	beq.n	8001d4e <HAL_GPIO_Init+0x212>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a4c      	ldr	r2, [pc, #304]	@ (8001e50 <HAL_GPIO_Init+0x314>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d013      	beq.n	8001d4a <HAL_GPIO_Init+0x20e>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4a4b      	ldr	r2, [pc, #300]	@ (8001e54 <HAL_GPIO_Init+0x318>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d00d      	beq.n	8001d46 <HAL_GPIO_Init+0x20a>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4a4a      	ldr	r2, [pc, #296]	@ (8001e58 <HAL_GPIO_Init+0x31c>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d007      	beq.n	8001d42 <HAL_GPIO_Init+0x206>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4a49      	ldr	r2, [pc, #292]	@ (8001e5c <HAL_GPIO_Init+0x320>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d101      	bne.n	8001d3e <HAL_GPIO_Init+0x202>
 8001d3a:	2306      	movs	r3, #6
 8001d3c:	e00c      	b.n	8001d58 <HAL_GPIO_Init+0x21c>
 8001d3e:	2307      	movs	r3, #7
 8001d40:	e00a      	b.n	8001d58 <HAL_GPIO_Init+0x21c>
 8001d42:	2305      	movs	r3, #5
 8001d44:	e008      	b.n	8001d58 <HAL_GPIO_Init+0x21c>
 8001d46:	2304      	movs	r3, #4
 8001d48:	e006      	b.n	8001d58 <HAL_GPIO_Init+0x21c>
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e004      	b.n	8001d58 <HAL_GPIO_Init+0x21c>
 8001d4e:	2302      	movs	r3, #2
 8001d50:	e002      	b.n	8001d58 <HAL_GPIO_Init+0x21c>
 8001d52:	2301      	movs	r3, #1
 8001d54:	e000      	b.n	8001d58 <HAL_GPIO_Init+0x21c>
 8001d56:	2300      	movs	r3, #0
 8001d58:	69fa      	ldr	r2, [r7, #28]
 8001d5a:	f002 0203 	and.w	r2, r2, #3
 8001d5e:	0092      	lsls	r2, r2, #2
 8001d60:	4093      	lsls	r3, r2
 8001d62:	69ba      	ldr	r2, [r7, #24]
 8001d64:	4313      	orrs	r3, r2
 8001d66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d68:	4935      	ldr	r1, [pc, #212]	@ (8001e40 <HAL_GPIO_Init+0x304>)
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	089b      	lsrs	r3, r3, #2
 8001d6e:	3302      	adds	r3, #2
 8001d70:	69ba      	ldr	r2, [r7, #24]
 8001d72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d76:	4b3a      	ldr	r3, [pc, #232]	@ (8001e60 <HAL_GPIO_Init+0x324>)
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	43db      	mvns	r3, r3
 8001d80:	69ba      	ldr	r2, [r7, #24]
 8001d82:	4013      	ands	r3, r2
 8001d84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d003      	beq.n	8001d9a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d9a:	4a31      	ldr	r2, [pc, #196]	@ (8001e60 <HAL_GPIO_Init+0x324>)
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001da0:	4b2f      	ldr	r3, [pc, #188]	@ (8001e60 <HAL_GPIO_Init+0x324>)
 8001da2:	68db      	ldr	r3, [r3, #12]
 8001da4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	43db      	mvns	r3, r3
 8001daa:	69ba      	ldr	r2, [r7, #24]
 8001dac:	4013      	ands	r3, r2
 8001dae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d003      	beq.n	8001dc4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001dbc:	69ba      	ldr	r2, [r7, #24]
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001dc4:	4a26      	ldr	r2, [pc, #152]	@ (8001e60 <HAL_GPIO_Init+0x324>)
 8001dc6:	69bb      	ldr	r3, [r7, #24]
 8001dc8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001dca:	4b25      	ldr	r3, [pc, #148]	@ (8001e60 <HAL_GPIO_Init+0x324>)
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	43db      	mvns	r3, r3
 8001dd4:	69ba      	ldr	r2, [r7, #24]
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d003      	beq.n	8001dee <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001de6:	69ba      	ldr	r2, [r7, #24]
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	4313      	orrs	r3, r2
 8001dec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001dee:	4a1c      	ldr	r2, [pc, #112]	@ (8001e60 <HAL_GPIO_Init+0x324>)
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001df4:	4b1a      	ldr	r3, [pc, #104]	@ (8001e60 <HAL_GPIO_Init+0x324>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	43db      	mvns	r3, r3
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	4013      	ands	r3, r2
 8001e02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d003      	beq.n	8001e18 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e18:	4a11      	ldr	r2, [pc, #68]	@ (8001e60 <HAL_GPIO_Init+0x324>)
 8001e1a:	69bb      	ldr	r3, [r7, #24]
 8001e1c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	3301      	adds	r3, #1
 8001e22:	61fb      	str	r3, [r7, #28]
 8001e24:	69fb      	ldr	r3, [r7, #28]
 8001e26:	2b0f      	cmp	r3, #15
 8001e28:	f67f ae96 	bls.w	8001b58 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e2c:	bf00      	nop
 8001e2e:	bf00      	nop
 8001e30:	3724      	adds	r7, #36	@ 0x24
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	40023800 	.word	0x40023800
 8001e40:	40013800 	.word	0x40013800
 8001e44:	40020000 	.word	0x40020000
 8001e48:	40020400 	.word	0x40020400
 8001e4c:	40020800 	.word	0x40020800
 8001e50:	40020c00 	.word	0x40020c00
 8001e54:	40021000 	.word	0x40021000
 8001e58:	40021400 	.word	0x40021400
 8001e5c:	40021800 	.word	0x40021800
 8001e60:	40013c00 	.word	0x40013c00

08001e64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	460b      	mov	r3, r1
 8001e6e:	807b      	strh	r3, [r7, #2]
 8001e70:	4613      	mov	r3, r2
 8001e72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e74:	787b      	ldrb	r3, [r7, #1]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d003      	beq.n	8001e82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e7a:	887a      	ldrh	r2, [r7, #2]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e80:	e003      	b.n	8001e8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e82:	887b      	ldrh	r3, [r7, #2]
 8001e84:	041a      	lsls	r2, r3, #16
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	619a      	str	r2, [r3, #24]
}
 8001e8a:	bf00      	nop
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr

08001e96 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e96:	b480      	push	{r7}
 8001e98:	b085      	sub	sp, #20
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	695b      	ldr	r3, [r3, #20]
 8001ea6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ea8:	887a      	ldrh	r2, [r7, #2]
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	4013      	ands	r3, r2
 8001eae:	041a      	lsls	r2, r3, #16
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	43d9      	mvns	r1, r3
 8001eb4:	887b      	ldrh	r3, [r7, #2]
 8001eb6:	400b      	ands	r3, r1
 8001eb8:	431a      	orrs	r2, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	619a      	str	r2, [r3, #24]
}
 8001ebe:	bf00      	nop
 8001ec0:	3714      	adds	r7, #20
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
	...

08001ecc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d101      	bne.n	8001ede <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e12b      	b.n	8002136 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d106      	bne.n	8001ef8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2200      	movs	r2, #0
 8001eee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f7ff fad8 	bl	80014a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2224      	movs	r2, #36	@ 0x24
 8001efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f022 0201 	bic.w	r2, r2, #1
 8001f0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f30:	f000 ffd0 	bl	8002ed4 <HAL_RCC_GetPCLK1Freq>
 8001f34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	4a81      	ldr	r2, [pc, #516]	@ (8002140 <HAL_I2C_Init+0x274>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d807      	bhi.n	8001f50 <HAL_I2C_Init+0x84>
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	4a80      	ldr	r2, [pc, #512]	@ (8002144 <HAL_I2C_Init+0x278>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	bf94      	ite	ls
 8001f48:	2301      	movls	r3, #1
 8001f4a:	2300      	movhi	r3, #0
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	e006      	b.n	8001f5e <HAL_I2C_Init+0x92>
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	4a7d      	ldr	r2, [pc, #500]	@ (8002148 <HAL_I2C_Init+0x27c>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	bf94      	ite	ls
 8001f58:	2301      	movls	r3, #1
 8001f5a:	2300      	movhi	r3, #0
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e0e7      	b.n	8002136 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	4a78      	ldr	r2, [pc, #480]	@ (800214c <HAL_I2C_Init+0x280>)
 8001f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f6e:	0c9b      	lsrs	r3, r3, #18
 8001f70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	68ba      	ldr	r2, [r7, #8]
 8001f82:	430a      	orrs	r2, r1
 8001f84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	6a1b      	ldr	r3, [r3, #32]
 8001f8c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	4a6a      	ldr	r2, [pc, #424]	@ (8002140 <HAL_I2C_Init+0x274>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d802      	bhi.n	8001fa0 <HAL_I2C_Init+0xd4>
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	e009      	b.n	8001fb4 <HAL_I2C_Init+0xe8>
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001fa6:	fb02 f303 	mul.w	r3, r2, r3
 8001faa:	4a69      	ldr	r2, [pc, #420]	@ (8002150 <HAL_I2C_Init+0x284>)
 8001fac:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb0:	099b      	lsrs	r3, r3, #6
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	6812      	ldr	r2, [r2, #0]
 8001fb8:	430b      	orrs	r3, r1
 8001fba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	69db      	ldr	r3, [r3, #28]
 8001fc2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001fc6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	495c      	ldr	r1, [pc, #368]	@ (8002140 <HAL_I2C_Init+0x274>)
 8001fd0:	428b      	cmp	r3, r1
 8001fd2:	d819      	bhi.n	8002008 <HAL_I2C_Init+0x13c>
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	1e59      	subs	r1, r3, #1
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	005b      	lsls	r3, r3, #1
 8001fde:	fbb1 f3f3 	udiv	r3, r1, r3
 8001fe2:	1c59      	adds	r1, r3, #1
 8001fe4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001fe8:	400b      	ands	r3, r1
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d00a      	beq.n	8002004 <HAL_I2C_Init+0x138>
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	1e59      	subs	r1, r3, #1
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	005b      	lsls	r3, r3, #1
 8001ff8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002002:	e051      	b.n	80020a8 <HAL_I2C_Init+0x1dc>
 8002004:	2304      	movs	r3, #4
 8002006:	e04f      	b.n	80020a8 <HAL_I2C_Init+0x1dc>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d111      	bne.n	8002034 <HAL_I2C_Init+0x168>
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	1e58      	subs	r0, r3, #1
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6859      	ldr	r1, [r3, #4]
 8002018:	460b      	mov	r3, r1
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	440b      	add	r3, r1
 800201e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002022:	3301      	adds	r3, #1
 8002024:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002028:	2b00      	cmp	r3, #0
 800202a:	bf0c      	ite	eq
 800202c:	2301      	moveq	r3, #1
 800202e:	2300      	movne	r3, #0
 8002030:	b2db      	uxtb	r3, r3
 8002032:	e012      	b.n	800205a <HAL_I2C_Init+0x18e>
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	1e58      	subs	r0, r3, #1
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6859      	ldr	r1, [r3, #4]
 800203c:	460b      	mov	r3, r1
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	440b      	add	r3, r1
 8002042:	0099      	lsls	r1, r3, #2
 8002044:	440b      	add	r3, r1
 8002046:	fbb0 f3f3 	udiv	r3, r0, r3
 800204a:	3301      	adds	r3, #1
 800204c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002050:	2b00      	cmp	r3, #0
 8002052:	bf0c      	ite	eq
 8002054:	2301      	moveq	r3, #1
 8002056:	2300      	movne	r3, #0
 8002058:	b2db      	uxtb	r3, r3
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <HAL_I2C_Init+0x196>
 800205e:	2301      	movs	r3, #1
 8002060:	e022      	b.n	80020a8 <HAL_I2C_Init+0x1dc>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d10e      	bne.n	8002088 <HAL_I2C_Init+0x1bc>
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	1e58      	subs	r0, r3, #1
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6859      	ldr	r1, [r3, #4]
 8002072:	460b      	mov	r3, r1
 8002074:	005b      	lsls	r3, r3, #1
 8002076:	440b      	add	r3, r1
 8002078:	fbb0 f3f3 	udiv	r3, r0, r3
 800207c:	3301      	adds	r3, #1
 800207e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002082:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002086:	e00f      	b.n	80020a8 <HAL_I2C_Init+0x1dc>
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	1e58      	subs	r0, r3, #1
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6859      	ldr	r1, [r3, #4]
 8002090:	460b      	mov	r3, r1
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	440b      	add	r3, r1
 8002096:	0099      	lsls	r1, r3, #2
 8002098:	440b      	add	r3, r1
 800209a:	fbb0 f3f3 	udiv	r3, r0, r3
 800209e:	3301      	adds	r3, #1
 80020a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020a4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80020a8:	6879      	ldr	r1, [r7, #4]
 80020aa:	6809      	ldr	r1, [r1, #0]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	69da      	ldr	r2, [r3, #28]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6a1b      	ldr	r3, [r3, #32]
 80020c2:	431a      	orrs	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	430a      	orrs	r2, r1
 80020ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80020d6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	6911      	ldr	r1, [r2, #16]
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	68d2      	ldr	r2, [r2, #12]
 80020e2:	4311      	orrs	r1, r2
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	6812      	ldr	r2, [r2, #0]
 80020e8:	430b      	orrs	r3, r1
 80020ea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	68db      	ldr	r3, [r3, #12]
 80020f2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	695a      	ldr	r2, [r3, #20]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	699b      	ldr	r3, [r3, #24]
 80020fe:	431a      	orrs	r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	430a      	orrs	r2, r1
 8002106:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f042 0201 	orr.w	r2, r2, #1
 8002116:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2220      	movs	r2, #32
 8002122:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002134:	2300      	movs	r3, #0
}
 8002136:	4618      	mov	r0, r3
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	000186a0 	.word	0x000186a0
 8002144:	001e847f 	.word	0x001e847f
 8002148:	003d08ff 	.word	0x003d08ff
 800214c:	431bde83 	.word	0x431bde83
 8002150:	10624dd3 	.word	0x10624dd3

08002154 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b08c      	sub	sp, #48	@ 0x30
 8002158:	af02      	add	r7, sp, #8
 800215a:	60f8      	str	r0, [r7, #12]
 800215c:	4608      	mov	r0, r1
 800215e:	4611      	mov	r1, r2
 8002160:	461a      	mov	r2, r3
 8002162:	4603      	mov	r3, r0
 8002164:	817b      	strh	r3, [r7, #10]
 8002166:	460b      	mov	r3, r1
 8002168:	813b      	strh	r3, [r7, #8]
 800216a:	4613      	mov	r3, r2
 800216c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800216e:	f7ff fb3d 	bl	80017ec <HAL_GetTick>
 8002172:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800217a:	b2db      	uxtb	r3, r3
 800217c:	2b20      	cmp	r3, #32
 800217e:	f040 8214 	bne.w	80025aa <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002184:	9300      	str	r3, [sp, #0]
 8002186:	2319      	movs	r3, #25
 8002188:	2201      	movs	r2, #1
 800218a:	497b      	ldr	r1, [pc, #492]	@ (8002378 <HAL_I2C_Mem_Read+0x224>)
 800218c:	68f8      	ldr	r0, [r7, #12]
 800218e:	f000 fafb 	bl	8002788 <I2C_WaitOnFlagUntilTimeout>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002198:	2302      	movs	r3, #2
 800219a:	e207      	b.n	80025ac <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d101      	bne.n	80021aa <HAL_I2C_Mem_Read+0x56>
 80021a6:	2302      	movs	r3, #2
 80021a8:	e200      	b.n	80025ac <HAL_I2C_Mem_Read+0x458>
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2201      	movs	r2, #1
 80021ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 0301 	and.w	r3, r3, #1
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d007      	beq.n	80021d0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f042 0201 	orr.w	r2, r2, #1
 80021ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2222      	movs	r2, #34	@ 0x22
 80021e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2240      	movs	r2, #64	@ 0x40
 80021ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2200      	movs	r2, #0
 80021f4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80021fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002200:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002206:	b29a      	uxth	r2, r3
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	4a5b      	ldr	r2, [pc, #364]	@ (800237c <HAL_I2C_Mem_Read+0x228>)
 8002210:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002212:	88f8      	ldrh	r0, [r7, #6]
 8002214:	893a      	ldrh	r2, [r7, #8]
 8002216:	8979      	ldrh	r1, [r7, #10]
 8002218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800221a:	9301      	str	r3, [sp, #4]
 800221c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800221e:	9300      	str	r3, [sp, #0]
 8002220:	4603      	mov	r3, r0
 8002222:	68f8      	ldr	r0, [r7, #12]
 8002224:	f000 f9c8 	bl	80025b8 <I2C_RequestMemoryRead>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e1bc      	b.n	80025ac <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002236:	2b00      	cmp	r3, #0
 8002238:	d113      	bne.n	8002262 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800223a:	2300      	movs	r3, #0
 800223c:	623b      	str	r3, [r7, #32]
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	695b      	ldr	r3, [r3, #20]
 8002244:	623b      	str	r3, [r7, #32]
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	623b      	str	r3, [r7, #32]
 800224e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800225e:	601a      	str	r2, [r3, #0]
 8002260:	e190      	b.n	8002584 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002266:	2b01      	cmp	r3, #1
 8002268:	d11b      	bne.n	80022a2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002278:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800227a:	2300      	movs	r3, #0
 800227c:	61fb      	str	r3, [r7, #28]
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	695b      	ldr	r3, [r3, #20]
 8002284:	61fb      	str	r3, [r7, #28]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	699b      	ldr	r3, [r3, #24]
 800228c:	61fb      	str	r3, [r7, #28]
 800228e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800229e:	601a      	str	r2, [r3, #0]
 80022a0:	e170      	b.n	8002584 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022a6:	2b02      	cmp	r3, #2
 80022a8:	d11b      	bne.n	80022e2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80022b8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80022c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022ca:	2300      	movs	r3, #0
 80022cc:	61bb      	str	r3, [r7, #24]
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	695b      	ldr	r3, [r3, #20]
 80022d4:	61bb      	str	r3, [r7, #24]
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	699b      	ldr	r3, [r3, #24]
 80022dc:	61bb      	str	r3, [r7, #24]
 80022de:	69bb      	ldr	r3, [r7, #24]
 80022e0:	e150      	b.n	8002584 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022e2:	2300      	movs	r3, #0
 80022e4:	617b      	str	r3, [r7, #20]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	695b      	ldr	r3, [r3, #20]
 80022ec:	617b      	str	r3, [r7, #20]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	699b      	ldr	r3, [r3, #24]
 80022f4:	617b      	str	r3, [r7, #20]
 80022f6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80022f8:	e144      	b.n	8002584 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022fe:	2b03      	cmp	r3, #3
 8002300:	f200 80f1 	bhi.w	80024e6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002308:	2b01      	cmp	r3, #1
 800230a:	d123      	bne.n	8002354 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800230c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800230e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002310:	68f8      	ldr	r0, [r7, #12]
 8002312:	f000 fb9b 	bl	8002a4c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d001      	beq.n	8002320 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	e145      	b.n	80025ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	691a      	ldr	r2, [r3, #16]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800232a:	b2d2      	uxtb	r2, r2
 800232c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002332:	1c5a      	adds	r2, r3, #1
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800233c:	3b01      	subs	r3, #1
 800233e:	b29a      	uxth	r2, r3
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002348:	b29b      	uxth	r3, r3
 800234a:	3b01      	subs	r3, #1
 800234c:	b29a      	uxth	r2, r3
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002352:	e117      	b.n	8002584 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002358:	2b02      	cmp	r3, #2
 800235a:	d14e      	bne.n	80023fa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800235c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800235e:	9300      	str	r3, [sp, #0]
 8002360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002362:	2200      	movs	r2, #0
 8002364:	4906      	ldr	r1, [pc, #24]	@ (8002380 <HAL_I2C_Mem_Read+0x22c>)
 8002366:	68f8      	ldr	r0, [r7, #12]
 8002368:	f000 fa0e 	bl	8002788 <I2C_WaitOnFlagUntilTimeout>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d008      	beq.n	8002384 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e11a      	b.n	80025ac <HAL_I2C_Mem_Read+0x458>
 8002376:	bf00      	nop
 8002378:	00100002 	.word	0x00100002
 800237c:	ffff0000 	.word	0xffff0000
 8002380:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002392:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	691a      	ldr	r2, [r3, #16]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800239e:	b2d2      	uxtb	r2, r2
 80023a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a6:	1c5a      	adds	r2, r3, #1
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023b0:	3b01      	subs	r3, #1
 80023b2:	b29a      	uxth	r2, r3
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023bc:	b29b      	uxth	r3, r3
 80023be:	3b01      	subs	r3, #1
 80023c0:	b29a      	uxth	r2, r3
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	691a      	ldr	r2, [r3, #16]
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d0:	b2d2      	uxtb	r2, r2
 80023d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d8:	1c5a      	adds	r2, r3, #1
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023e2:	3b01      	subs	r3, #1
 80023e4:	b29a      	uxth	r2, r3
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	3b01      	subs	r3, #1
 80023f2:	b29a      	uxth	r2, r3
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80023f8:	e0c4      	b.n	8002584 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80023fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023fc:	9300      	str	r3, [sp, #0]
 80023fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002400:	2200      	movs	r2, #0
 8002402:	496c      	ldr	r1, [pc, #432]	@ (80025b4 <HAL_I2C_Mem_Read+0x460>)
 8002404:	68f8      	ldr	r0, [r7, #12]
 8002406:	f000 f9bf 	bl	8002788 <I2C_WaitOnFlagUntilTimeout>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	d001      	beq.n	8002414 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e0cb      	b.n	80025ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002422:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	691a      	ldr	r2, [r3, #16]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800242e:	b2d2      	uxtb	r2, r2
 8002430:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002436:	1c5a      	adds	r2, r3, #1
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002440:	3b01      	subs	r3, #1
 8002442:	b29a      	uxth	r2, r3
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800244c:	b29b      	uxth	r3, r3
 800244e:	3b01      	subs	r3, #1
 8002450:	b29a      	uxth	r2, r3
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002458:	9300      	str	r3, [sp, #0]
 800245a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800245c:	2200      	movs	r2, #0
 800245e:	4955      	ldr	r1, [pc, #340]	@ (80025b4 <HAL_I2C_Mem_Read+0x460>)
 8002460:	68f8      	ldr	r0, [r7, #12]
 8002462:	f000 f991 	bl	8002788 <I2C_WaitOnFlagUntilTimeout>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e09d      	b.n	80025ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800247e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	691a      	ldr	r2, [r3, #16]
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800248a:	b2d2      	uxtb	r2, r2
 800248c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002492:	1c5a      	adds	r2, r3, #1
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800249c:	3b01      	subs	r3, #1
 800249e:	b29a      	uxth	r2, r3
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	3b01      	subs	r3, #1
 80024ac:	b29a      	uxth	r2, r3
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	691a      	ldr	r2, [r3, #16]
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024bc:	b2d2      	uxtb	r2, r2
 80024be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c4:	1c5a      	adds	r2, r3, #1
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024ce:	3b01      	subs	r3, #1
 80024d0:	b29a      	uxth	r2, r3
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024da:	b29b      	uxth	r3, r3
 80024dc:	3b01      	subs	r3, #1
 80024de:	b29a      	uxth	r2, r3
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80024e4:	e04e      	b.n	8002584 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024e8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80024ea:	68f8      	ldr	r0, [r7, #12]
 80024ec:	f000 faae 	bl	8002a4c <I2C_WaitOnRXNEFlagUntilTimeout>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d001      	beq.n	80024fa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e058      	b.n	80025ac <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	691a      	ldr	r2, [r3, #16]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002504:	b2d2      	uxtb	r2, r2
 8002506:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250c:	1c5a      	adds	r2, r3, #1
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002516:	3b01      	subs	r3, #1
 8002518:	b29a      	uxth	r2, r3
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002522:	b29b      	uxth	r3, r3
 8002524:	3b01      	subs	r3, #1
 8002526:	b29a      	uxth	r2, r3
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	695b      	ldr	r3, [r3, #20]
 8002532:	f003 0304 	and.w	r3, r3, #4
 8002536:	2b04      	cmp	r3, #4
 8002538:	d124      	bne.n	8002584 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800253e:	2b03      	cmp	r3, #3
 8002540:	d107      	bne.n	8002552 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002550:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	691a      	ldr	r2, [r3, #16]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800255c:	b2d2      	uxtb	r2, r2
 800255e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002564:	1c5a      	adds	r2, r3, #1
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800256e:	3b01      	subs	r3, #1
 8002570:	b29a      	uxth	r2, r3
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800257a:	b29b      	uxth	r3, r3
 800257c:	3b01      	subs	r3, #1
 800257e:	b29a      	uxth	r2, r3
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002588:	2b00      	cmp	r3, #0
 800258a:	f47f aeb6 	bne.w	80022fa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2220      	movs	r2, #32
 8002592:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2200      	movs	r2, #0
 800259a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2200      	movs	r2, #0
 80025a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80025a6:	2300      	movs	r3, #0
 80025a8:	e000      	b.n	80025ac <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80025aa:	2302      	movs	r3, #2
  }
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3728      	adds	r7, #40	@ 0x28
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	00010004 	.word	0x00010004

080025b8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b088      	sub	sp, #32
 80025bc:	af02      	add	r7, sp, #8
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	4608      	mov	r0, r1
 80025c2:	4611      	mov	r1, r2
 80025c4:	461a      	mov	r2, r3
 80025c6:	4603      	mov	r3, r0
 80025c8:	817b      	strh	r3, [r7, #10]
 80025ca:	460b      	mov	r3, r1
 80025cc:	813b      	strh	r3, [r7, #8]
 80025ce:	4613      	mov	r3, r2
 80025d0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80025e0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80025f0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80025f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f4:	9300      	str	r3, [sp, #0]
 80025f6:	6a3b      	ldr	r3, [r7, #32]
 80025f8:	2200      	movs	r2, #0
 80025fa:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80025fe:	68f8      	ldr	r0, [r7, #12]
 8002600:	f000 f8c2 	bl	8002788 <I2C_WaitOnFlagUntilTimeout>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d00d      	beq.n	8002626 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002614:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002618:	d103      	bne.n	8002622 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002620:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e0aa      	b.n	800277c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002626:	897b      	ldrh	r3, [r7, #10]
 8002628:	b2db      	uxtb	r3, r3
 800262a:	461a      	mov	r2, r3
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002634:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002638:	6a3a      	ldr	r2, [r7, #32]
 800263a:	4952      	ldr	r1, [pc, #328]	@ (8002784 <I2C_RequestMemoryRead+0x1cc>)
 800263c:	68f8      	ldr	r0, [r7, #12]
 800263e:	f000 f91d 	bl	800287c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e097      	b.n	800277c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800264c:	2300      	movs	r3, #0
 800264e:	617b      	str	r3, [r7, #20]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	695b      	ldr	r3, [r3, #20]
 8002656:	617b      	str	r3, [r7, #20]
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	699b      	ldr	r3, [r3, #24]
 800265e:	617b      	str	r3, [r7, #20]
 8002660:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002662:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002664:	6a39      	ldr	r1, [r7, #32]
 8002666:	68f8      	ldr	r0, [r7, #12]
 8002668:	f000 f9a8 	bl	80029bc <I2C_WaitOnTXEFlagUntilTimeout>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d00d      	beq.n	800268e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002676:	2b04      	cmp	r3, #4
 8002678:	d107      	bne.n	800268a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002688:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e076      	b.n	800277c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800268e:	88fb      	ldrh	r3, [r7, #6]
 8002690:	2b01      	cmp	r3, #1
 8002692:	d105      	bne.n	80026a0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002694:	893b      	ldrh	r3, [r7, #8]
 8002696:	b2da      	uxtb	r2, r3
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	611a      	str	r2, [r3, #16]
 800269e:	e021      	b.n	80026e4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80026a0:	893b      	ldrh	r3, [r7, #8]
 80026a2:	0a1b      	lsrs	r3, r3, #8
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	b2da      	uxtb	r2, r3
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026b0:	6a39      	ldr	r1, [r7, #32]
 80026b2:	68f8      	ldr	r0, [r7, #12]
 80026b4:	f000 f982 	bl	80029bc <I2C_WaitOnTXEFlagUntilTimeout>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d00d      	beq.n	80026da <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c2:	2b04      	cmp	r3, #4
 80026c4:	d107      	bne.n	80026d6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026d4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e050      	b.n	800277c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80026da:	893b      	ldrh	r3, [r7, #8]
 80026dc:	b2da      	uxtb	r2, r3
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026e6:	6a39      	ldr	r1, [r7, #32]
 80026e8:	68f8      	ldr	r0, [r7, #12]
 80026ea:	f000 f967 	bl	80029bc <I2C_WaitOnTXEFlagUntilTimeout>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d00d      	beq.n	8002710 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f8:	2b04      	cmp	r3, #4
 80026fa:	d107      	bne.n	800270c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800270a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e035      	b.n	800277c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800271e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002722:	9300      	str	r3, [sp, #0]
 8002724:	6a3b      	ldr	r3, [r7, #32]
 8002726:	2200      	movs	r2, #0
 8002728:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800272c:	68f8      	ldr	r0, [r7, #12]
 800272e:	f000 f82b 	bl	8002788 <I2C_WaitOnFlagUntilTimeout>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d00d      	beq.n	8002754 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002742:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002746:	d103      	bne.n	8002750 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800274e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e013      	b.n	800277c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002754:	897b      	ldrh	r3, [r7, #10]
 8002756:	b2db      	uxtb	r3, r3
 8002758:	f043 0301 	orr.w	r3, r3, #1
 800275c:	b2da      	uxtb	r2, r3
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002766:	6a3a      	ldr	r2, [r7, #32]
 8002768:	4906      	ldr	r1, [pc, #24]	@ (8002784 <I2C_RequestMemoryRead+0x1cc>)
 800276a:	68f8      	ldr	r0, [r7, #12]
 800276c:	f000 f886 	bl	800287c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e000      	b.n	800277c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800277a:	2300      	movs	r3, #0
}
 800277c:	4618      	mov	r0, r3
 800277e:	3718      	adds	r7, #24
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	00010002 	.word	0x00010002

08002788 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	60f8      	str	r0, [r7, #12]
 8002790:	60b9      	str	r1, [r7, #8]
 8002792:	603b      	str	r3, [r7, #0]
 8002794:	4613      	mov	r3, r2
 8002796:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002798:	e048      	b.n	800282c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a0:	d044      	beq.n	800282c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027a2:	f7ff f823 	bl	80017ec <HAL_GetTick>
 80027a6:	4602      	mov	r2, r0
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	1ad3      	subs	r3, r2, r3
 80027ac:	683a      	ldr	r2, [r7, #0]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d302      	bcc.n	80027b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d139      	bne.n	800282c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	0c1b      	lsrs	r3, r3, #16
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d10d      	bne.n	80027de <I2C_WaitOnFlagUntilTimeout+0x56>
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	695b      	ldr	r3, [r3, #20]
 80027c8:	43da      	mvns	r2, r3
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	4013      	ands	r3, r2
 80027ce:	b29b      	uxth	r3, r3
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	bf0c      	ite	eq
 80027d4:	2301      	moveq	r3, #1
 80027d6:	2300      	movne	r3, #0
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	461a      	mov	r2, r3
 80027dc:	e00c      	b.n	80027f8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	43da      	mvns	r2, r3
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	4013      	ands	r3, r2
 80027ea:	b29b      	uxth	r3, r3
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	bf0c      	ite	eq
 80027f0:	2301      	moveq	r3, #1
 80027f2:	2300      	movne	r3, #0
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	461a      	mov	r2, r3
 80027f8:	79fb      	ldrb	r3, [r7, #7]
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d116      	bne.n	800282c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2200      	movs	r2, #0
 8002802:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2220      	movs	r2, #32
 8002808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2200      	movs	r2, #0
 8002810:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002818:	f043 0220 	orr.w	r2, r3, #32
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2200      	movs	r2, #0
 8002824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	e023      	b.n	8002874 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	0c1b      	lsrs	r3, r3, #16
 8002830:	b2db      	uxtb	r3, r3
 8002832:	2b01      	cmp	r3, #1
 8002834:	d10d      	bne.n	8002852 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	695b      	ldr	r3, [r3, #20]
 800283c:	43da      	mvns	r2, r3
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	4013      	ands	r3, r2
 8002842:	b29b      	uxth	r3, r3
 8002844:	2b00      	cmp	r3, #0
 8002846:	bf0c      	ite	eq
 8002848:	2301      	moveq	r3, #1
 800284a:	2300      	movne	r3, #0
 800284c:	b2db      	uxtb	r3, r3
 800284e:	461a      	mov	r2, r3
 8002850:	e00c      	b.n	800286c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	699b      	ldr	r3, [r3, #24]
 8002858:	43da      	mvns	r2, r3
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	4013      	ands	r3, r2
 800285e:	b29b      	uxth	r3, r3
 8002860:	2b00      	cmp	r3, #0
 8002862:	bf0c      	ite	eq
 8002864:	2301      	moveq	r3, #1
 8002866:	2300      	movne	r3, #0
 8002868:	b2db      	uxtb	r3, r3
 800286a:	461a      	mov	r2, r3
 800286c:	79fb      	ldrb	r3, [r7, #7]
 800286e:	429a      	cmp	r2, r3
 8002870:	d093      	beq.n	800279a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002872:	2300      	movs	r3, #0
}
 8002874:	4618      	mov	r0, r3
 8002876:	3710      	adds	r7, #16
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}

0800287c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	607a      	str	r2, [r7, #4]
 8002888:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800288a:	e071      	b.n	8002970 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002896:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800289a:	d123      	bne.n	80028e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028aa:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80028b4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2200      	movs	r2, #0
 80028ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2220      	movs	r2, #32
 80028c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d0:	f043 0204 	orr.w	r2, r3, #4
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2200      	movs	r2, #0
 80028dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e067      	b.n	80029b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028ea:	d041      	beq.n	8002970 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028ec:	f7fe ff7e 	bl	80017ec <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	687a      	ldr	r2, [r7, #4]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d302      	bcc.n	8002902 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d136      	bne.n	8002970 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	0c1b      	lsrs	r3, r3, #16
 8002906:	b2db      	uxtb	r3, r3
 8002908:	2b01      	cmp	r3, #1
 800290a:	d10c      	bne.n	8002926 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	695b      	ldr	r3, [r3, #20]
 8002912:	43da      	mvns	r2, r3
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	4013      	ands	r3, r2
 8002918:	b29b      	uxth	r3, r3
 800291a:	2b00      	cmp	r3, #0
 800291c:	bf14      	ite	ne
 800291e:	2301      	movne	r3, #1
 8002920:	2300      	moveq	r3, #0
 8002922:	b2db      	uxtb	r3, r3
 8002924:	e00b      	b.n	800293e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	699b      	ldr	r3, [r3, #24]
 800292c:	43da      	mvns	r2, r3
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	4013      	ands	r3, r2
 8002932:	b29b      	uxth	r3, r3
 8002934:	2b00      	cmp	r3, #0
 8002936:	bf14      	ite	ne
 8002938:	2301      	movne	r3, #1
 800293a:	2300      	moveq	r3, #0
 800293c:	b2db      	uxtb	r3, r3
 800293e:	2b00      	cmp	r3, #0
 8002940:	d016      	beq.n	8002970 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2200      	movs	r2, #0
 8002946:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2220      	movs	r2, #32
 800294c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2200      	movs	r2, #0
 8002954:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295c:	f043 0220 	orr.w	r2, r3, #32
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2200      	movs	r2, #0
 8002968:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e021      	b.n	80029b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	0c1b      	lsrs	r3, r3, #16
 8002974:	b2db      	uxtb	r3, r3
 8002976:	2b01      	cmp	r3, #1
 8002978:	d10c      	bne.n	8002994 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	695b      	ldr	r3, [r3, #20]
 8002980:	43da      	mvns	r2, r3
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	4013      	ands	r3, r2
 8002986:	b29b      	uxth	r3, r3
 8002988:	2b00      	cmp	r3, #0
 800298a:	bf14      	ite	ne
 800298c:	2301      	movne	r3, #1
 800298e:	2300      	moveq	r3, #0
 8002990:	b2db      	uxtb	r3, r3
 8002992:	e00b      	b.n	80029ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	43da      	mvns	r2, r3
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	4013      	ands	r3, r2
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	bf14      	ite	ne
 80029a6:	2301      	movne	r3, #1
 80029a8:	2300      	moveq	r3, #0
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	f47f af6d 	bne.w	800288c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80029b2:	2300      	movs	r3, #0
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3710      	adds	r7, #16
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}

080029bc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	60f8      	str	r0, [r7, #12]
 80029c4:	60b9      	str	r1, [r7, #8]
 80029c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80029c8:	e034      	b.n	8002a34 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80029ca:	68f8      	ldr	r0, [r7, #12]
 80029cc:	f000 f89b 	bl	8002b06 <I2C_IsAcknowledgeFailed>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e034      	b.n	8002a44 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029e0:	d028      	beq.n	8002a34 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029e2:	f7fe ff03 	bl	80017ec <HAL_GetTick>
 80029e6:	4602      	mov	r2, r0
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	68ba      	ldr	r2, [r7, #8]
 80029ee:	429a      	cmp	r2, r3
 80029f0:	d302      	bcc.n	80029f8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d11d      	bne.n	8002a34 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	695b      	ldr	r3, [r3, #20]
 80029fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a02:	2b80      	cmp	r3, #128	@ 0x80
 8002a04:	d016      	beq.n	8002a34 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2220      	movs	r2, #32
 8002a10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a20:	f043 0220 	orr.w	r2, r3, #32
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e007      	b.n	8002a44 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	695b      	ldr	r3, [r3, #20]
 8002a3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a3e:	2b80      	cmp	r3, #128	@ 0x80
 8002a40:	d1c3      	bne.n	80029ca <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a42:	2300      	movs	r3, #0
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3710      	adds	r7, #16
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}

08002a4c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	60b9      	str	r1, [r7, #8]
 8002a56:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002a58:	e049      	b.n	8002aee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	695b      	ldr	r3, [r3, #20]
 8002a60:	f003 0310 	and.w	r3, r3, #16
 8002a64:	2b10      	cmp	r3, #16
 8002a66:	d119      	bne.n	8002a9c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f06f 0210 	mvn.w	r2, #16
 8002a70:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2200      	movs	r2, #0
 8002a76:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2220      	movs	r2, #32
 8002a7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2200      	movs	r2, #0
 8002a84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e030      	b.n	8002afe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a9c:	f7fe fea6 	bl	80017ec <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	68ba      	ldr	r2, [r7, #8]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d302      	bcc.n	8002ab2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d11d      	bne.n	8002aee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	695b      	ldr	r3, [r3, #20]
 8002ab8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002abc:	2b40      	cmp	r3, #64	@ 0x40
 8002abe:	d016      	beq.n	8002aee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2220      	movs	r2, #32
 8002aca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ada:	f043 0220 	orr.w	r2, r3, #32
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e007      	b.n	8002afe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	695b      	ldr	r3, [r3, #20]
 8002af4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002af8:	2b40      	cmp	r3, #64	@ 0x40
 8002afa:	d1ae      	bne.n	8002a5a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3710      	adds	r7, #16
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}

08002b06 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002b06:	b480      	push	{r7}
 8002b08:	b083      	sub	sp, #12
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	695b      	ldr	r3, [r3, #20]
 8002b14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b1c:	d11b      	bne.n	8002b56 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002b26:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2220      	movs	r2, #32
 8002b32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b42:	f043 0204 	orr.w	r2, r3, #4
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e000      	b.n	8002b58 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d101      	bne.n	8002b78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e0cc      	b.n	8002d12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b78:	4b68      	ldr	r3, [pc, #416]	@ (8002d1c <HAL_RCC_ClockConfig+0x1b8>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 0307 	and.w	r3, r3, #7
 8002b80:	683a      	ldr	r2, [r7, #0]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d90c      	bls.n	8002ba0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b86:	4b65      	ldr	r3, [pc, #404]	@ (8002d1c <HAL_RCC_ClockConfig+0x1b8>)
 8002b88:	683a      	ldr	r2, [r7, #0]
 8002b8a:	b2d2      	uxtb	r2, r2
 8002b8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b8e:	4b63      	ldr	r3, [pc, #396]	@ (8002d1c <HAL_RCC_ClockConfig+0x1b8>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0307 	and.w	r3, r3, #7
 8002b96:	683a      	ldr	r2, [r7, #0]
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d001      	beq.n	8002ba0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e0b8      	b.n	8002d12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0302 	and.w	r3, r3, #2
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d020      	beq.n	8002bee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f003 0304 	and.w	r3, r3, #4
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d005      	beq.n	8002bc4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bb8:	4b59      	ldr	r3, [pc, #356]	@ (8002d20 <HAL_RCC_ClockConfig+0x1bc>)
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	4a58      	ldr	r2, [pc, #352]	@ (8002d20 <HAL_RCC_ClockConfig+0x1bc>)
 8002bbe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002bc2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0308 	and.w	r3, r3, #8
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d005      	beq.n	8002bdc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002bd0:	4b53      	ldr	r3, [pc, #332]	@ (8002d20 <HAL_RCC_ClockConfig+0x1bc>)
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	4a52      	ldr	r2, [pc, #328]	@ (8002d20 <HAL_RCC_ClockConfig+0x1bc>)
 8002bd6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002bda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bdc:	4b50      	ldr	r3, [pc, #320]	@ (8002d20 <HAL_RCC_ClockConfig+0x1bc>)
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	494d      	ldr	r1, [pc, #308]	@ (8002d20 <HAL_RCC_ClockConfig+0x1bc>)
 8002bea:	4313      	orrs	r3, r2
 8002bec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0301 	and.w	r3, r3, #1
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d044      	beq.n	8002c84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d107      	bne.n	8002c12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c02:	4b47      	ldr	r3, [pc, #284]	@ (8002d20 <HAL_RCC_ClockConfig+0x1bc>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d119      	bne.n	8002c42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e07f      	b.n	8002d12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d003      	beq.n	8002c22 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c1e:	2b03      	cmp	r3, #3
 8002c20:	d107      	bne.n	8002c32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c22:	4b3f      	ldr	r3, [pc, #252]	@ (8002d20 <HAL_RCC_ClockConfig+0x1bc>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d109      	bne.n	8002c42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e06f      	b.n	8002d12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c32:	4b3b      	ldr	r3, [pc, #236]	@ (8002d20 <HAL_RCC_ClockConfig+0x1bc>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0302 	and.w	r3, r3, #2
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d101      	bne.n	8002c42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e067      	b.n	8002d12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c42:	4b37      	ldr	r3, [pc, #220]	@ (8002d20 <HAL_RCC_ClockConfig+0x1bc>)
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f023 0203 	bic.w	r2, r3, #3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	4934      	ldr	r1, [pc, #208]	@ (8002d20 <HAL_RCC_ClockConfig+0x1bc>)
 8002c50:	4313      	orrs	r3, r2
 8002c52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c54:	f7fe fdca 	bl	80017ec <HAL_GetTick>
 8002c58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c5a:	e00a      	b.n	8002c72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c5c:	f7fe fdc6 	bl	80017ec <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e04f      	b.n	8002d12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c72:	4b2b      	ldr	r3, [pc, #172]	@ (8002d20 <HAL_RCC_ClockConfig+0x1bc>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	f003 020c 	and.w	r2, r3, #12
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d1eb      	bne.n	8002c5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c84:	4b25      	ldr	r3, [pc, #148]	@ (8002d1c <HAL_RCC_ClockConfig+0x1b8>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0307 	and.w	r3, r3, #7
 8002c8c:	683a      	ldr	r2, [r7, #0]
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d20c      	bcs.n	8002cac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c92:	4b22      	ldr	r3, [pc, #136]	@ (8002d1c <HAL_RCC_ClockConfig+0x1b8>)
 8002c94:	683a      	ldr	r2, [r7, #0]
 8002c96:	b2d2      	uxtb	r2, r2
 8002c98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c9a:	4b20      	ldr	r3, [pc, #128]	@ (8002d1c <HAL_RCC_ClockConfig+0x1b8>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0307 	and.w	r3, r3, #7
 8002ca2:	683a      	ldr	r2, [r7, #0]
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d001      	beq.n	8002cac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e032      	b.n	8002d12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 0304 	and.w	r3, r3, #4
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d008      	beq.n	8002cca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cb8:	4b19      	ldr	r3, [pc, #100]	@ (8002d20 <HAL_RCC_ClockConfig+0x1bc>)
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	4916      	ldr	r1, [pc, #88]	@ (8002d20 <HAL_RCC_ClockConfig+0x1bc>)
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0308 	and.w	r3, r3, #8
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d009      	beq.n	8002cea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002cd6:	4b12      	ldr	r3, [pc, #72]	@ (8002d20 <HAL_RCC_ClockConfig+0x1bc>)
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	691b      	ldr	r3, [r3, #16]
 8002ce2:	00db      	lsls	r3, r3, #3
 8002ce4:	490e      	ldr	r1, [pc, #56]	@ (8002d20 <HAL_RCC_ClockConfig+0x1bc>)
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002cea:	f000 f821 	bl	8002d30 <HAL_RCC_GetSysClockFreq>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8002d20 <HAL_RCC_ClockConfig+0x1bc>)
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	091b      	lsrs	r3, r3, #4
 8002cf6:	f003 030f 	and.w	r3, r3, #15
 8002cfa:	490a      	ldr	r1, [pc, #40]	@ (8002d24 <HAL_RCC_ClockConfig+0x1c0>)
 8002cfc:	5ccb      	ldrb	r3, [r1, r3]
 8002cfe:	fa22 f303 	lsr.w	r3, r2, r3
 8002d02:	4a09      	ldr	r2, [pc, #36]	@ (8002d28 <HAL_RCC_ClockConfig+0x1c4>)
 8002d04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002d06:	4b09      	ldr	r3, [pc, #36]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c8>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7fe fd2a 	bl	8001764 <HAL_InitTick>

  return HAL_OK;
 8002d10:	2300      	movs	r3, #0
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	3710      	adds	r7, #16
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	40023c00 	.word	0x40023c00
 8002d20:	40023800 	.word	0x40023800
 8002d24:	08004ee4 	.word	0x08004ee4
 8002d28:	20000004 	.word	0x20000004
 8002d2c:	20000008 	.word	0x20000008

08002d30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d34:	b090      	sub	sp, #64	@ 0x40
 8002d36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002d40:	2300      	movs	r3, #0
 8002d42:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002d44:	2300      	movs	r3, #0
 8002d46:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d48:	4b59      	ldr	r3, [pc, #356]	@ (8002eb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	f003 030c 	and.w	r3, r3, #12
 8002d50:	2b08      	cmp	r3, #8
 8002d52:	d00d      	beq.n	8002d70 <HAL_RCC_GetSysClockFreq+0x40>
 8002d54:	2b08      	cmp	r3, #8
 8002d56:	f200 80a1 	bhi.w	8002e9c <HAL_RCC_GetSysClockFreq+0x16c>
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d002      	beq.n	8002d64 <HAL_RCC_GetSysClockFreq+0x34>
 8002d5e:	2b04      	cmp	r3, #4
 8002d60:	d003      	beq.n	8002d6a <HAL_RCC_GetSysClockFreq+0x3a>
 8002d62:	e09b      	b.n	8002e9c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d64:	4b53      	ldr	r3, [pc, #332]	@ (8002eb4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002d66:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002d68:	e09b      	b.n	8002ea2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d6a:	4b53      	ldr	r3, [pc, #332]	@ (8002eb8 <HAL_RCC_GetSysClockFreq+0x188>)
 8002d6c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002d6e:	e098      	b.n	8002ea2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d70:	4b4f      	ldr	r3, [pc, #316]	@ (8002eb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d78:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d7a:	4b4d      	ldr	r3, [pc, #308]	@ (8002eb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d028      	beq.n	8002dd8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d86:	4b4a      	ldr	r3, [pc, #296]	@ (8002eb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	099b      	lsrs	r3, r3, #6
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	623b      	str	r3, [r7, #32]
 8002d90:	627a      	str	r2, [r7, #36]	@ 0x24
 8002d92:	6a3b      	ldr	r3, [r7, #32]
 8002d94:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002d98:	2100      	movs	r1, #0
 8002d9a:	4b47      	ldr	r3, [pc, #284]	@ (8002eb8 <HAL_RCC_GetSysClockFreq+0x188>)
 8002d9c:	fb03 f201 	mul.w	r2, r3, r1
 8002da0:	2300      	movs	r3, #0
 8002da2:	fb00 f303 	mul.w	r3, r0, r3
 8002da6:	4413      	add	r3, r2
 8002da8:	4a43      	ldr	r2, [pc, #268]	@ (8002eb8 <HAL_RCC_GetSysClockFreq+0x188>)
 8002daa:	fba0 1202 	umull	r1, r2, r0, r2
 8002dae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002db0:	460a      	mov	r2, r1
 8002db2:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002db4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002db6:	4413      	add	r3, r2
 8002db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002dba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	61bb      	str	r3, [r7, #24]
 8002dc0:	61fa      	str	r2, [r7, #28]
 8002dc2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dc6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002dca:	f7fd fc2d 	bl	8000628 <__aeabi_uldivmod>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002dd6:	e053      	b.n	8002e80 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dd8:	4b35      	ldr	r3, [pc, #212]	@ (8002eb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	099b      	lsrs	r3, r3, #6
 8002dde:	2200      	movs	r2, #0
 8002de0:	613b      	str	r3, [r7, #16]
 8002de2:	617a      	str	r2, [r7, #20]
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002dea:	f04f 0b00 	mov.w	fp, #0
 8002dee:	4652      	mov	r2, sl
 8002df0:	465b      	mov	r3, fp
 8002df2:	f04f 0000 	mov.w	r0, #0
 8002df6:	f04f 0100 	mov.w	r1, #0
 8002dfa:	0159      	lsls	r1, r3, #5
 8002dfc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e00:	0150      	lsls	r0, r2, #5
 8002e02:	4602      	mov	r2, r0
 8002e04:	460b      	mov	r3, r1
 8002e06:	ebb2 080a 	subs.w	r8, r2, sl
 8002e0a:	eb63 090b 	sbc.w	r9, r3, fp
 8002e0e:	f04f 0200 	mov.w	r2, #0
 8002e12:	f04f 0300 	mov.w	r3, #0
 8002e16:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002e1a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002e1e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002e22:	ebb2 0408 	subs.w	r4, r2, r8
 8002e26:	eb63 0509 	sbc.w	r5, r3, r9
 8002e2a:	f04f 0200 	mov.w	r2, #0
 8002e2e:	f04f 0300 	mov.w	r3, #0
 8002e32:	00eb      	lsls	r3, r5, #3
 8002e34:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e38:	00e2      	lsls	r2, r4, #3
 8002e3a:	4614      	mov	r4, r2
 8002e3c:	461d      	mov	r5, r3
 8002e3e:	eb14 030a 	adds.w	r3, r4, sl
 8002e42:	603b      	str	r3, [r7, #0]
 8002e44:	eb45 030b 	adc.w	r3, r5, fp
 8002e48:	607b      	str	r3, [r7, #4]
 8002e4a:	f04f 0200 	mov.w	r2, #0
 8002e4e:	f04f 0300 	mov.w	r3, #0
 8002e52:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e56:	4629      	mov	r1, r5
 8002e58:	028b      	lsls	r3, r1, #10
 8002e5a:	4621      	mov	r1, r4
 8002e5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e60:	4621      	mov	r1, r4
 8002e62:	028a      	lsls	r2, r1, #10
 8002e64:	4610      	mov	r0, r2
 8002e66:	4619      	mov	r1, r3
 8002e68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	60bb      	str	r3, [r7, #8]
 8002e6e:	60fa      	str	r2, [r7, #12]
 8002e70:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e74:	f7fd fbd8 	bl	8000628 <__aeabi_uldivmod>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	460b      	mov	r3, r1
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002e80:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb0 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	0c1b      	lsrs	r3, r3, #16
 8002e86:	f003 0303 	and.w	r3, r3, #3
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002e90:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e98:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002e9a:	e002      	b.n	8002ea2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e9c:	4b05      	ldr	r3, [pc, #20]	@ (8002eb4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002e9e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002ea0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3740      	adds	r7, #64	@ 0x40
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002eae:	bf00      	nop
 8002eb0:	40023800 	.word	0x40023800
 8002eb4:	00f42400 	.word	0x00f42400
 8002eb8:	017d7840 	.word	0x017d7840

08002ebc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ec0:	4b03      	ldr	r3, [pc, #12]	@ (8002ed0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	20000004 	.word	0x20000004

08002ed4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ed8:	f7ff fff0 	bl	8002ebc <HAL_RCC_GetHCLKFreq>
 8002edc:	4602      	mov	r2, r0
 8002ede:	4b05      	ldr	r3, [pc, #20]	@ (8002ef4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	0a9b      	lsrs	r3, r3, #10
 8002ee4:	f003 0307 	and.w	r3, r3, #7
 8002ee8:	4903      	ldr	r1, [pc, #12]	@ (8002ef8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002eea:	5ccb      	ldrb	r3, [r1, r3]
 8002eec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	40023800 	.word	0x40023800
 8002ef8:	08004ef4 	.word	0x08004ef4

08002efc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f00:	f7ff ffdc 	bl	8002ebc <HAL_RCC_GetHCLKFreq>
 8002f04:	4602      	mov	r2, r0
 8002f06:	4b05      	ldr	r3, [pc, #20]	@ (8002f1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	0b5b      	lsrs	r3, r3, #13
 8002f0c:	f003 0307 	and.w	r3, r3, #7
 8002f10:	4903      	ldr	r1, [pc, #12]	@ (8002f20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f12:	5ccb      	ldrb	r3, [r1, r3]
 8002f14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	40023800 	.word	0x40023800
 8002f20:	08004ef4 	.word	0x08004ef4

08002f24 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b086      	sub	sp, #24
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d101      	bne.n	8002f36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e273      	b.n	800341e <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0301 	and.w	r3, r3, #1
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d075      	beq.n	800302e <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002f42:	4b88      	ldr	r3, [pc, #544]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	f003 030c 	and.w	r3, r3, #12
 8002f4a:	2b04      	cmp	r3, #4
 8002f4c:	d00c      	beq.n	8002f68 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f4e:	4b85      	ldr	r3, [pc, #532]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	f003 030c 	and.w	r3, r3, #12
        || \
 8002f56:	2b08      	cmp	r3, #8
 8002f58:	d112      	bne.n	8002f80 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f5a:	4b82      	ldr	r3, [pc, #520]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f66:	d10b      	bne.n	8002f80 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f68:	4b7e      	ldr	r3, [pc, #504]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d05b      	beq.n	800302c <HAL_RCC_OscConfig+0x108>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d157      	bne.n	800302c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e24e      	b.n	800341e <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f88:	d106      	bne.n	8002f98 <HAL_RCC_OscConfig+0x74>
 8002f8a:	4b76      	ldr	r3, [pc, #472]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a75      	ldr	r2, [pc, #468]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8002f90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f94:	6013      	str	r3, [r2, #0]
 8002f96:	e01d      	b.n	8002fd4 <HAL_RCC_OscConfig+0xb0>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fa0:	d10c      	bne.n	8002fbc <HAL_RCC_OscConfig+0x98>
 8002fa2:	4b70      	ldr	r3, [pc, #448]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a6f      	ldr	r2, [pc, #444]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8002fa8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fac:	6013      	str	r3, [r2, #0]
 8002fae:	4b6d      	ldr	r3, [pc, #436]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a6c      	ldr	r2, [pc, #432]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8002fb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fb8:	6013      	str	r3, [r2, #0]
 8002fba:	e00b      	b.n	8002fd4 <HAL_RCC_OscConfig+0xb0>
 8002fbc:	4b69      	ldr	r3, [pc, #420]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a68      	ldr	r2, [pc, #416]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8002fc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fc6:	6013      	str	r3, [r2, #0]
 8002fc8:	4b66      	ldr	r3, [pc, #408]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a65      	ldr	r2, [pc, #404]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8002fce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d013      	beq.n	8003004 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fdc:	f7fe fc06 	bl	80017ec <HAL_GetTick>
 8002fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fe2:	e008      	b.n	8002ff6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fe4:	f7fe fc02 	bl	80017ec <HAL_GetTick>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	2b64      	cmp	r3, #100	@ 0x64
 8002ff0:	d901      	bls.n	8002ff6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e213      	b.n	800341e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ff6:	4b5b      	ldr	r3, [pc, #364]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d0f0      	beq.n	8002fe4 <HAL_RCC_OscConfig+0xc0>
 8003002:	e014      	b.n	800302e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003004:	f7fe fbf2 	bl	80017ec <HAL_GetTick>
 8003008:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800300a:	e008      	b.n	800301e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800300c:	f7fe fbee 	bl	80017ec <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	2b64      	cmp	r3, #100	@ 0x64
 8003018:	d901      	bls.n	800301e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e1ff      	b.n	800341e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800301e:	4b51      	ldr	r3, [pc, #324]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1f0      	bne.n	800300c <HAL_RCC_OscConfig+0xe8>
 800302a:	e000      	b.n	800302e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800302c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0302 	and.w	r3, r3, #2
 8003036:	2b00      	cmp	r3, #0
 8003038:	d063      	beq.n	8003102 <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800303a:	4b4a      	ldr	r3, [pc, #296]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f003 030c 	and.w	r3, r3, #12
 8003042:	2b00      	cmp	r3, #0
 8003044:	d00b      	beq.n	800305e <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003046:	4b47      	ldr	r3, [pc, #284]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f003 030c 	and.w	r3, r3, #12
        || \
 800304e:	2b08      	cmp	r3, #8
 8003050:	d11c      	bne.n	800308c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003052:	4b44      	ldr	r3, [pc, #272]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d116      	bne.n	800308c <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800305e:	4b41      	ldr	r3, [pc, #260]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d005      	beq.n	8003076 <HAL_RCC_OscConfig+0x152>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	68db      	ldr	r3, [r3, #12]
 800306e:	2b01      	cmp	r3, #1
 8003070:	d001      	beq.n	8003076 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e1d3      	b.n	800341e <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003076:	4b3b      	ldr	r3, [pc, #236]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	691b      	ldr	r3, [r3, #16]
 8003082:	00db      	lsls	r3, r3, #3
 8003084:	4937      	ldr	r1, [pc, #220]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8003086:	4313      	orrs	r3, r2
 8003088:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800308a:	e03a      	b.n	8003102 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d020      	beq.n	80030d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003094:	4b34      	ldr	r3, [pc, #208]	@ (8003168 <HAL_RCC_OscConfig+0x244>)
 8003096:	2201      	movs	r2, #1
 8003098:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800309a:	f7fe fba7 	bl	80017ec <HAL_GetTick>
 800309e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030a0:	e008      	b.n	80030b4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030a2:	f7fe fba3 	bl	80017ec <HAL_GetTick>
 80030a6:	4602      	mov	r2, r0
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	1ad3      	subs	r3, r2, r3
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	d901      	bls.n	80030b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80030b0:	2303      	movs	r3, #3
 80030b2:	e1b4      	b.n	800341e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030b4:	4b2b      	ldr	r3, [pc, #172]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0302 	and.w	r3, r3, #2
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d0f0      	beq.n	80030a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030c0:	4b28      	ldr	r3, [pc, #160]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	691b      	ldr	r3, [r3, #16]
 80030cc:	00db      	lsls	r3, r3, #3
 80030ce:	4925      	ldr	r1, [pc, #148]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 80030d0:	4313      	orrs	r3, r2
 80030d2:	600b      	str	r3, [r1, #0]
 80030d4:	e015      	b.n	8003102 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030d6:	4b24      	ldr	r3, [pc, #144]	@ (8003168 <HAL_RCC_OscConfig+0x244>)
 80030d8:	2200      	movs	r2, #0
 80030da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030dc:	f7fe fb86 	bl	80017ec <HAL_GetTick>
 80030e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030e2:	e008      	b.n	80030f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030e4:	f7fe fb82 	bl	80017ec <HAL_GetTick>
 80030e8:	4602      	mov	r2, r0
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d901      	bls.n	80030f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e193      	b.n	800341e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030f6:	4b1b      	ldr	r3, [pc, #108]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0302 	and.w	r3, r3, #2
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d1f0      	bne.n	80030e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0308 	and.w	r3, r3, #8
 800310a:	2b00      	cmp	r3, #0
 800310c:	d036      	beq.n	800317c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	695b      	ldr	r3, [r3, #20]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d016      	beq.n	8003144 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003116:	4b15      	ldr	r3, [pc, #84]	@ (800316c <HAL_RCC_OscConfig+0x248>)
 8003118:	2201      	movs	r2, #1
 800311a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800311c:	f7fe fb66 	bl	80017ec <HAL_GetTick>
 8003120:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003122:	e008      	b.n	8003136 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003124:	f7fe fb62 	bl	80017ec <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b02      	cmp	r3, #2
 8003130:	d901      	bls.n	8003136 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e173      	b.n	800341e <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003136:	4b0b      	ldr	r3, [pc, #44]	@ (8003164 <HAL_RCC_OscConfig+0x240>)
 8003138:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800313a:	f003 0302 	and.w	r3, r3, #2
 800313e:	2b00      	cmp	r3, #0
 8003140:	d0f0      	beq.n	8003124 <HAL_RCC_OscConfig+0x200>
 8003142:	e01b      	b.n	800317c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003144:	4b09      	ldr	r3, [pc, #36]	@ (800316c <HAL_RCC_OscConfig+0x248>)
 8003146:	2200      	movs	r2, #0
 8003148:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800314a:	f7fe fb4f 	bl	80017ec <HAL_GetTick>
 800314e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003150:	e00e      	b.n	8003170 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003152:	f7fe fb4b 	bl	80017ec <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	2b02      	cmp	r3, #2
 800315e:	d907      	bls.n	8003170 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003160:	2303      	movs	r3, #3
 8003162:	e15c      	b.n	800341e <HAL_RCC_OscConfig+0x4fa>
 8003164:	40023800 	.word	0x40023800
 8003168:	42470000 	.word	0x42470000
 800316c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003170:	4b8a      	ldr	r3, [pc, #552]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 8003172:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003174:	f003 0302 	and.w	r3, r3, #2
 8003178:	2b00      	cmp	r3, #0
 800317a:	d1ea      	bne.n	8003152 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0304 	and.w	r3, r3, #4
 8003184:	2b00      	cmp	r3, #0
 8003186:	f000 8097 	beq.w	80032b8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800318a:	2300      	movs	r3, #0
 800318c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800318e:	4b83      	ldr	r3, [pc, #524]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 8003190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003192:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d10f      	bne.n	80031ba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800319a:	2300      	movs	r3, #0
 800319c:	60bb      	str	r3, [r7, #8]
 800319e:	4b7f      	ldr	r3, [pc, #508]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 80031a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a2:	4a7e      	ldr	r2, [pc, #504]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 80031a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80031aa:	4b7c      	ldr	r3, [pc, #496]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 80031ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031b2:	60bb      	str	r3, [r7, #8]
 80031b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031b6:	2301      	movs	r3, #1
 80031b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031ba:	4b79      	ldr	r3, [pc, #484]	@ (80033a0 <HAL_RCC_OscConfig+0x47c>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d118      	bne.n	80031f8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031c6:	4b76      	ldr	r3, [pc, #472]	@ (80033a0 <HAL_RCC_OscConfig+0x47c>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a75      	ldr	r2, [pc, #468]	@ (80033a0 <HAL_RCC_OscConfig+0x47c>)
 80031cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031d2:	f7fe fb0b 	bl	80017ec <HAL_GetTick>
 80031d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031d8:	e008      	b.n	80031ec <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031da:	f7fe fb07 	bl	80017ec <HAL_GetTick>
 80031de:	4602      	mov	r2, r0
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d901      	bls.n	80031ec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80031e8:	2303      	movs	r3, #3
 80031ea:	e118      	b.n	800341e <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031ec:	4b6c      	ldr	r3, [pc, #432]	@ (80033a0 <HAL_RCC_OscConfig+0x47c>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d0f0      	beq.n	80031da <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d106      	bne.n	800320e <HAL_RCC_OscConfig+0x2ea>
 8003200:	4b66      	ldr	r3, [pc, #408]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 8003202:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003204:	4a65      	ldr	r2, [pc, #404]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 8003206:	f043 0301 	orr.w	r3, r3, #1
 800320a:	6713      	str	r3, [r2, #112]	@ 0x70
 800320c:	e01c      	b.n	8003248 <HAL_RCC_OscConfig+0x324>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	2b05      	cmp	r3, #5
 8003214:	d10c      	bne.n	8003230 <HAL_RCC_OscConfig+0x30c>
 8003216:	4b61      	ldr	r3, [pc, #388]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 8003218:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800321a:	4a60      	ldr	r2, [pc, #384]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 800321c:	f043 0304 	orr.w	r3, r3, #4
 8003220:	6713      	str	r3, [r2, #112]	@ 0x70
 8003222:	4b5e      	ldr	r3, [pc, #376]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 8003224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003226:	4a5d      	ldr	r2, [pc, #372]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 8003228:	f043 0301 	orr.w	r3, r3, #1
 800322c:	6713      	str	r3, [r2, #112]	@ 0x70
 800322e:	e00b      	b.n	8003248 <HAL_RCC_OscConfig+0x324>
 8003230:	4b5a      	ldr	r3, [pc, #360]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 8003232:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003234:	4a59      	ldr	r2, [pc, #356]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 8003236:	f023 0301 	bic.w	r3, r3, #1
 800323a:	6713      	str	r3, [r2, #112]	@ 0x70
 800323c:	4b57      	ldr	r3, [pc, #348]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 800323e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003240:	4a56      	ldr	r2, [pc, #344]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 8003242:	f023 0304 	bic.w	r3, r3, #4
 8003246:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d015      	beq.n	800327c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003250:	f7fe facc 	bl	80017ec <HAL_GetTick>
 8003254:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003256:	e00a      	b.n	800326e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003258:	f7fe fac8 	bl	80017ec <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003266:	4293      	cmp	r3, r2
 8003268:	d901      	bls.n	800326e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e0d7      	b.n	800341e <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800326e:	4b4b      	ldr	r3, [pc, #300]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 8003270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003272:	f003 0302 	and.w	r3, r3, #2
 8003276:	2b00      	cmp	r3, #0
 8003278:	d0ee      	beq.n	8003258 <HAL_RCC_OscConfig+0x334>
 800327a:	e014      	b.n	80032a6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800327c:	f7fe fab6 	bl	80017ec <HAL_GetTick>
 8003280:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003282:	e00a      	b.n	800329a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003284:	f7fe fab2 	bl	80017ec <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003292:	4293      	cmp	r3, r2
 8003294:	d901      	bls.n	800329a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003296:	2303      	movs	r3, #3
 8003298:	e0c1      	b.n	800341e <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800329a:	4b40      	ldr	r3, [pc, #256]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 800329c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800329e:	f003 0302 	and.w	r3, r3, #2
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d1ee      	bne.n	8003284 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80032a6:	7dfb      	ldrb	r3, [r7, #23]
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d105      	bne.n	80032b8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032ac:	4b3b      	ldr	r3, [pc, #236]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 80032ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b0:	4a3a      	ldr	r2, [pc, #232]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 80032b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032b6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	699b      	ldr	r3, [r3, #24]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	f000 80ad 	beq.w	800341c <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032c2:	4b36      	ldr	r3, [pc, #216]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	f003 030c 	and.w	r3, r3, #12
 80032ca:	2b08      	cmp	r3, #8
 80032cc:	d060      	beq.n	8003390 <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	d145      	bne.n	8003362 <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032d6:	4b33      	ldr	r3, [pc, #204]	@ (80033a4 <HAL_RCC_OscConfig+0x480>)
 80032d8:	2200      	movs	r2, #0
 80032da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032dc:	f7fe fa86 	bl	80017ec <HAL_GetTick>
 80032e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032e2:	e008      	b.n	80032f6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032e4:	f7fe fa82 	bl	80017ec <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e093      	b.n	800341e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032f6:	4b29      	ldr	r3, [pc, #164]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d1f0      	bne.n	80032e4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	69da      	ldr	r2, [r3, #28]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6a1b      	ldr	r3, [r3, #32]
 800330a:	431a      	orrs	r2, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003310:	019b      	lsls	r3, r3, #6
 8003312:	431a      	orrs	r2, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003318:	085b      	lsrs	r3, r3, #1
 800331a:	3b01      	subs	r3, #1
 800331c:	041b      	lsls	r3, r3, #16
 800331e:	431a      	orrs	r2, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003324:	061b      	lsls	r3, r3, #24
 8003326:	431a      	orrs	r2, r3
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332c:	071b      	lsls	r3, r3, #28
 800332e:	491b      	ldr	r1, [pc, #108]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 8003330:	4313      	orrs	r3, r2
 8003332:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003334:	4b1b      	ldr	r3, [pc, #108]	@ (80033a4 <HAL_RCC_OscConfig+0x480>)
 8003336:	2201      	movs	r2, #1
 8003338:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800333a:	f7fe fa57 	bl	80017ec <HAL_GetTick>
 800333e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003340:	e008      	b.n	8003354 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003342:	f7fe fa53 	bl	80017ec <HAL_GetTick>
 8003346:	4602      	mov	r2, r0
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	2b02      	cmp	r3, #2
 800334e:	d901      	bls.n	8003354 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e064      	b.n	800341e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003354:	4b11      	ldr	r3, [pc, #68]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800335c:	2b00      	cmp	r3, #0
 800335e:	d0f0      	beq.n	8003342 <HAL_RCC_OscConfig+0x41e>
 8003360:	e05c      	b.n	800341c <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003362:	4b10      	ldr	r3, [pc, #64]	@ (80033a4 <HAL_RCC_OscConfig+0x480>)
 8003364:	2200      	movs	r2, #0
 8003366:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003368:	f7fe fa40 	bl	80017ec <HAL_GetTick>
 800336c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800336e:	e008      	b.n	8003382 <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003370:	f7fe fa3c 	bl	80017ec <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	2b02      	cmp	r3, #2
 800337c:	d901      	bls.n	8003382 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e04d      	b.n	800341e <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003382:	4b06      	ldr	r3, [pc, #24]	@ (800339c <HAL_RCC_OscConfig+0x478>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d1f0      	bne.n	8003370 <HAL_RCC_OscConfig+0x44c>
 800338e:	e045      	b.n	800341c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	699b      	ldr	r3, [r3, #24]
 8003394:	2b01      	cmp	r3, #1
 8003396:	d107      	bne.n	80033a8 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	e040      	b.n	800341e <HAL_RCC_OscConfig+0x4fa>
 800339c:	40023800 	.word	0x40023800
 80033a0:	40007000 	.word	0x40007000
 80033a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80033a8:	4b1f      	ldr	r3, [pc, #124]	@ (8003428 <HAL_RCC_OscConfig+0x504>)
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	699b      	ldr	r3, [r3, #24]
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d030      	beq.n	8003418 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d129      	bne.n	8003418 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ce:	429a      	cmp	r2, r3
 80033d0:	d122      	bne.n	8003418 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033d2:	68fa      	ldr	r2, [r7, #12]
 80033d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80033d8:	4013      	ands	r3, r2
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80033de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d119      	bne.n	8003418 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ee:	085b      	lsrs	r3, r3, #1
 80033f0:	3b01      	subs	r3, #1
 80033f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d10f      	bne.n	8003418 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003402:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003404:	429a      	cmp	r2, r3
 8003406:	d107      	bne.n	8003418 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003412:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003414:	429a      	cmp	r2, r3
 8003416:	d001      	beq.n	800341c <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e000      	b.n	800341e <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3718      	adds	r7, #24
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	40023800 	.word	0x40023800

0800342c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d101      	bne.n	800343e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e042      	b.n	80034c4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2b00      	cmp	r3, #0
 8003448:	d106      	bne.n	8003458 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f7fe f870 	bl	8001538 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2224      	movs	r2, #36	@ 0x24
 800345c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	68da      	ldr	r2, [r3, #12]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800346e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	f000 fd7f 	bl	8003f74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	691a      	ldr	r2, [r3, #16]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003484:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	695a      	ldr	r2, [r3, #20]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003494:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	68da      	ldr	r2, [r3, #12]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80034a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2220      	movs	r2, #32
 80034b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2220      	movs	r2, #32
 80034b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2200      	movs	r2, #0
 80034c0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3708      	adds	r7, #8
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}

080034cc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b08a      	sub	sp, #40	@ 0x28
 80034d0:	af02      	add	r7, sp, #8
 80034d2:	60f8      	str	r0, [r7, #12]
 80034d4:	60b9      	str	r1, [r7, #8]
 80034d6:	603b      	str	r3, [r7, #0]
 80034d8:	4613      	mov	r3, r2
 80034da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80034dc:	2300      	movs	r3, #0
 80034de:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	2b20      	cmp	r3, #32
 80034ea:	d175      	bne.n	80035d8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d002      	beq.n	80034f8 <HAL_UART_Transmit+0x2c>
 80034f2:	88fb      	ldrh	r3, [r7, #6]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d101      	bne.n	80034fc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e06e      	b.n	80035da <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2200      	movs	r2, #0
 8003500:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2221      	movs	r2, #33	@ 0x21
 8003506:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800350a:	f7fe f96f 	bl	80017ec <HAL_GetTick>
 800350e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	88fa      	ldrh	r2, [r7, #6]
 8003514:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	88fa      	ldrh	r2, [r7, #6]
 800351a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003524:	d108      	bne.n	8003538 <HAL_UART_Transmit+0x6c>
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	691b      	ldr	r3, [r3, #16]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d104      	bne.n	8003538 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800352e:	2300      	movs	r3, #0
 8003530:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	61bb      	str	r3, [r7, #24]
 8003536:	e003      	b.n	8003540 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800353c:	2300      	movs	r3, #0
 800353e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003540:	e02e      	b.n	80035a0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	9300      	str	r3, [sp, #0]
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	2200      	movs	r2, #0
 800354a:	2180      	movs	r1, #128	@ 0x80
 800354c:	68f8      	ldr	r0, [r7, #12]
 800354e:	f000 fb1d 	bl	8003b8c <UART_WaitOnFlagUntilTimeout>
 8003552:	4603      	mov	r3, r0
 8003554:	2b00      	cmp	r3, #0
 8003556:	d005      	beq.n	8003564 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2220      	movs	r2, #32
 800355c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	e03a      	b.n	80035da <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d10b      	bne.n	8003582 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	881b      	ldrh	r3, [r3, #0]
 800356e:	461a      	mov	r2, r3
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003578:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800357a:	69bb      	ldr	r3, [r7, #24]
 800357c:	3302      	adds	r3, #2
 800357e:	61bb      	str	r3, [r7, #24]
 8003580:	e007      	b.n	8003592 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	781a      	ldrb	r2, [r3, #0]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	3301      	adds	r3, #1
 8003590:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003596:	b29b      	uxth	r3, r3
 8003598:	3b01      	subs	r3, #1
 800359a:	b29a      	uxth	r2, r3
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d1cb      	bne.n	8003542 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	9300      	str	r3, [sp, #0]
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	2200      	movs	r2, #0
 80035b2:	2140      	movs	r1, #64	@ 0x40
 80035b4:	68f8      	ldr	r0, [r7, #12]
 80035b6:	f000 fae9 	bl	8003b8c <UART_WaitOnFlagUntilTimeout>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d005      	beq.n	80035cc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2220      	movs	r2, #32
 80035c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	e006      	b.n	80035da <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2220      	movs	r2, #32
 80035d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80035d4:	2300      	movs	r3, #0
 80035d6:	e000      	b.n	80035da <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80035d8:	2302      	movs	r3, #2
  }
}
 80035da:	4618      	mov	r0, r3
 80035dc:	3720      	adds	r7, #32
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
	...

080035e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b0ba      	sub	sp, #232	@ 0xe8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	695b      	ldr	r3, [r3, #20]
 8003606:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800360a:	2300      	movs	r3, #0
 800360c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003610:	2300      	movs	r3, #0
 8003612:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003616:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800361a:	f003 030f 	and.w	r3, r3, #15
 800361e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003622:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003626:	2b00      	cmp	r3, #0
 8003628:	d10f      	bne.n	800364a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800362a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800362e:	f003 0320 	and.w	r3, r3, #32
 8003632:	2b00      	cmp	r3, #0
 8003634:	d009      	beq.n	800364a <HAL_UART_IRQHandler+0x66>
 8003636:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800363a:	f003 0320 	and.w	r3, r3, #32
 800363e:	2b00      	cmp	r3, #0
 8003640:	d003      	beq.n	800364a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f000 fbd7 	bl	8003df6 <UART_Receive_IT>
      return;
 8003648:	e273      	b.n	8003b32 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800364a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800364e:	2b00      	cmp	r3, #0
 8003650:	f000 80de 	beq.w	8003810 <HAL_UART_IRQHandler+0x22c>
 8003654:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003658:	f003 0301 	and.w	r3, r3, #1
 800365c:	2b00      	cmp	r3, #0
 800365e:	d106      	bne.n	800366e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003660:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003664:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003668:	2b00      	cmp	r3, #0
 800366a:	f000 80d1 	beq.w	8003810 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800366e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003672:	f003 0301 	and.w	r3, r3, #1
 8003676:	2b00      	cmp	r3, #0
 8003678:	d00b      	beq.n	8003692 <HAL_UART_IRQHandler+0xae>
 800367a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800367e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003682:	2b00      	cmp	r3, #0
 8003684:	d005      	beq.n	8003692 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800368a:	f043 0201 	orr.w	r2, r3, #1
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003692:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003696:	f003 0304 	and.w	r3, r3, #4
 800369a:	2b00      	cmp	r3, #0
 800369c:	d00b      	beq.n	80036b6 <HAL_UART_IRQHandler+0xd2>
 800369e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80036a2:	f003 0301 	and.w	r3, r3, #1
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d005      	beq.n	80036b6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ae:	f043 0202 	orr.w	r2, r3, #2
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80036b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036ba:	f003 0302 	and.w	r3, r3, #2
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d00b      	beq.n	80036da <HAL_UART_IRQHandler+0xf6>
 80036c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80036c6:	f003 0301 	and.w	r3, r3, #1
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d005      	beq.n	80036da <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036d2:	f043 0204 	orr.w	r2, r3, #4
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80036da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036de:	f003 0308 	and.w	r3, r3, #8
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d011      	beq.n	800370a <HAL_UART_IRQHandler+0x126>
 80036e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036ea:	f003 0320 	and.w	r3, r3, #32
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d105      	bne.n	80036fe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80036f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80036f6:	f003 0301 	and.w	r3, r3, #1
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d005      	beq.n	800370a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003702:	f043 0208 	orr.w	r2, r3, #8
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800370e:	2b00      	cmp	r3, #0
 8003710:	f000 820a 	beq.w	8003b28 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003714:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003718:	f003 0320 	and.w	r3, r3, #32
 800371c:	2b00      	cmp	r3, #0
 800371e:	d008      	beq.n	8003732 <HAL_UART_IRQHandler+0x14e>
 8003720:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003724:	f003 0320 	and.w	r3, r3, #32
 8003728:	2b00      	cmp	r3, #0
 800372a:	d002      	beq.n	8003732 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800372c:	6878      	ldr	r0, [r7, #4]
 800372e:	f000 fb62 	bl	8003df6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	695b      	ldr	r3, [r3, #20]
 8003738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800373c:	2b40      	cmp	r3, #64	@ 0x40
 800373e:	bf0c      	ite	eq
 8003740:	2301      	moveq	r3, #1
 8003742:	2300      	movne	r3, #0
 8003744:	b2db      	uxtb	r3, r3
 8003746:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800374e:	f003 0308 	and.w	r3, r3, #8
 8003752:	2b00      	cmp	r3, #0
 8003754:	d103      	bne.n	800375e <HAL_UART_IRQHandler+0x17a>
 8003756:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800375a:	2b00      	cmp	r3, #0
 800375c:	d04f      	beq.n	80037fe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f000 fa6d 	bl	8003c3e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	695b      	ldr	r3, [r3, #20]
 800376a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800376e:	2b40      	cmp	r3, #64	@ 0x40
 8003770:	d141      	bne.n	80037f6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	3314      	adds	r3, #20
 8003778:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800377c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003780:	e853 3f00 	ldrex	r3, [r3]
 8003784:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003788:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800378c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003790:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	3314      	adds	r3, #20
 800379a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800379e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80037a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037a6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80037aa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80037ae:	e841 2300 	strex	r3, r2, [r1]
 80037b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80037b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d1d9      	bne.n	8003772 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d013      	beq.n	80037ee <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037ca:	4a8a      	ldr	r2, [pc, #552]	@ (80039f4 <HAL_UART_IRQHandler+0x410>)
 80037cc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037d2:	4618      	mov	r0, r3
 80037d4:	f7fe f98f 	bl	8001af6 <HAL_DMA_Abort_IT>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d016      	beq.n	800380c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037e4:	687a      	ldr	r2, [r7, #4]
 80037e6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80037e8:	4610      	mov	r0, r2
 80037ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037ec:	e00e      	b.n	800380c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f000 f9b6 	bl	8003b60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037f4:	e00a      	b.n	800380c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f000 f9b2 	bl	8003b60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037fc:	e006      	b.n	800380c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 f9ae 	bl	8003b60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800380a:	e18d      	b.n	8003b28 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800380c:	bf00      	nop
    return;
 800380e:	e18b      	b.n	8003b28 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003814:	2b01      	cmp	r3, #1
 8003816:	f040 8167 	bne.w	8003ae8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800381a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800381e:	f003 0310 	and.w	r3, r3, #16
 8003822:	2b00      	cmp	r3, #0
 8003824:	f000 8160 	beq.w	8003ae8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003828:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800382c:	f003 0310 	and.w	r3, r3, #16
 8003830:	2b00      	cmp	r3, #0
 8003832:	f000 8159 	beq.w	8003ae8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003836:	2300      	movs	r3, #0
 8003838:	60bb      	str	r3, [r7, #8]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	60bb      	str	r3, [r7, #8]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	60bb      	str	r3, [r7, #8]
 800384a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003856:	2b40      	cmp	r3, #64	@ 0x40
 8003858:	f040 80ce 	bne.w	80039f8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003868:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800386c:	2b00      	cmp	r3, #0
 800386e:	f000 80a9 	beq.w	80039c4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003876:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800387a:	429a      	cmp	r2, r3
 800387c:	f080 80a2 	bcs.w	80039c4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003886:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800388c:	69db      	ldr	r3, [r3, #28]
 800388e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003892:	f000 8088 	beq.w	80039a6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	330c      	adds	r3, #12
 800389c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80038a4:	e853 3f00 	ldrex	r3, [r3]
 80038a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80038ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80038b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	330c      	adds	r3, #12
 80038be:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80038c2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80038c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ca:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80038ce:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80038d2:	e841 2300 	strex	r3, r2, [r1]
 80038d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80038da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d1d9      	bne.n	8003896 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	3314      	adds	r3, #20
 80038e8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038ec:	e853 3f00 	ldrex	r3, [r3]
 80038f0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80038f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80038f4:	f023 0301 	bic.w	r3, r3, #1
 80038f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	3314      	adds	r3, #20
 8003902:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003906:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800390a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800390c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800390e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003912:	e841 2300 	strex	r3, r2, [r1]
 8003916:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003918:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800391a:	2b00      	cmp	r3, #0
 800391c:	d1e1      	bne.n	80038e2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	3314      	adds	r3, #20
 8003924:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003926:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003928:	e853 3f00 	ldrex	r3, [r3]
 800392c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800392e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003930:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003934:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	3314      	adds	r3, #20
 800393e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003942:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003944:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003946:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003948:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800394a:	e841 2300 	strex	r3, r2, [r1]
 800394e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003950:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1e3      	bne.n	800391e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2220      	movs	r2, #32
 800395a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	330c      	adds	r3, #12
 800396a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800396c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800396e:	e853 3f00 	ldrex	r3, [r3]
 8003972:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003974:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003976:	f023 0310 	bic.w	r3, r3, #16
 800397a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	330c      	adds	r3, #12
 8003984:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003988:	65ba      	str	r2, [r7, #88]	@ 0x58
 800398a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800398c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800398e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003990:	e841 2300 	strex	r3, r2, [r1]
 8003994:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003996:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003998:	2b00      	cmp	r3, #0
 800399a:	d1e3      	bne.n	8003964 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039a0:	4618      	mov	r0, r3
 80039a2:	f7fe f838 	bl	8001a16 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2202      	movs	r2, #2
 80039aa:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	4619      	mov	r1, r3
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	f000 f8d9 	bl	8003b74 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80039c2:	e0b3      	b.n	8003b2c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80039c8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80039cc:	429a      	cmp	r2, r3
 80039ce:	f040 80ad 	bne.w	8003b2c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039d6:	69db      	ldr	r3, [r3, #28]
 80039d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039dc:	f040 80a6 	bne.w	8003b2c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2202      	movs	r2, #2
 80039e4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80039ea:	4619      	mov	r1, r3
 80039ec:	6878      	ldr	r0, [r7, #4]
 80039ee:	f000 f8c1 	bl	8003b74 <HAL_UARTEx_RxEventCallback>
      return;
 80039f2:	e09b      	b.n	8003b2c <HAL_UART_IRQHandler+0x548>
 80039f4:	08003d05 	.word	0x08003d05
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a00:	b29b      	uxth	r3, r3
 8003a02:	1ad3      	subs	r3, r2, r3
 8003a04:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a0c:	b29b      	uxth	r3, r3
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	f000 808e 	beq.w	8003b30 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003a14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	f000 8089 	beq.w	8003b30 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	330c      	adds	r3, #12
 8003a24:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a28:	e853 3f00 	ldrex	r3, [r3]
 8003a2c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003a2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a34:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	330c      	adds	r3, #12
 8003a3e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003a42:	647a      	str	r2, [r7, #68]	@ 0x44
 8003a44:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a46:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003a48:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003a4a:	e841 2300 	strex	r3, r2, [r1]
 8003a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003a50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d1e3      	bne.n	8003a1e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	3314      	adds	r3, #20
 8003a5c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a60:	e853 3f00 	ldrex	r3, [r3]
 8003a64:	623b      	str	r3, [r7, #32]
   return(result);
 8003a66:	6a3b      	ldr	r3, [r7, #32]
 8003a68:	f023 0301 	bic.w	r3, r3, #1
 8003a6c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	3314      	adds	r3, #20
 8003a76:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003a7a:	633a      	str	r2, [r7, #48]	@ 0x30
 8003a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003a80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a82:	e841 2300 	strex	r3, r2, [r1]
 8003a86:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1e3      	bne.n	8003a56 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2220      	movs	r2, #32
 8003a92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	330c      	adds	r3, #12
 8003aa2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	e853 3f00 	ldrex	r3, [r3]
 8003aaa:	60fb      	str	r3, [r7, #12]
   return(result);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f023 0310 	bic.w	r3, r3, #16
 8003ab2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	330c      	adds	r3, #12
 8003abc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003ac0:	61fa      	str	r2, [r7, #28]
 8003ac2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ac4:	69b9      	ldr	r1, [r7, #24]
 8003ac6:	69fa      	ldr	r2, [r7, #28]
 8003ac8:	e841 2300 	strex	r3, r2, [r1]
 8003acc:	617b      	str	r3, [r7, #20]
   return(result);
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d1e3      	bne.n	8003a9c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2202      	movs	r2, #2
 8003ad8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003ada:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003ade:	4619      	mov	r1, r3
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	f000 f847 	bl	8003b74 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003ae6:	e023      	b.n	8003b30 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003ae8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003aec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d009      	beq.n	8003b08 <HAL_UART_IRQHandler+0x524>
 8003af4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003af8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d003      	beq.n	8003b08 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f000 f910 	bl	8003d26 <UART_Transmit_IT>
    return;
 8003b06:	e014      	b.n	8003b32 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003b08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d00e      	beq.n	8003b32 <HAL_UART_IRQHandler+0x54e>
 8003b14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d008      	beq.n	8003b32 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003b20:	6878      	ldr	r0, [r7, #4]
 8003b22:	f000 f950 	bl	8003dc6 <UART_EndTransmit_IT>
    return;
 8003b26:	e004      	b.n	8003b32 <HAL_UART_IRQHandler+0x54e>
    return;
 8003b28:	bf00      	nop
 8003b2a:	e002      	b.n	8003b32 <HAL_UART_IRQHandler+0x54e>
      return;
 8003b2c:	bf00      	nop
 8003b2e:	e000      	b.n	8003b32 <HAL_UART_IRQHandler+0x54e>
      return;
 8003b30:	bf00      	nop
  }
}
 8003b32:	37e8      	adds	r7, #232	@ 0xe8
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}

08003b38 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003b40:	bf00      	nop
 8003b42:	370c      	adds	r7, #12
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr

08003b4c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003b54:	bf00      	nop
 8003b56:	370c      	adds	r7, #12
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr

08003b60 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b083      	sub	sp, #12
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003b68:	bf00      	nop
 8003b6a:	370c      	adds	r7, #12
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr

08003b74 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b083      	sub	sp, #12
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
 8003b7c:	460b      	mov	r3, r1
 8003b7e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003b80:	bf00      	nop
 8003b82:	370c      	adds	r7, #12
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr

08003b8c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b086      	sub	sp, #24
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	60f8      	str	r0, [r7, #12]
 8003b94:	60b9      	str	r1, [r7, #8]
 8003b96:	603b      	str	r3, [r7, #0]
 8003b98:	4613      	mov	r3, r2
 8003b9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b9c:	e03b      	b.n	8003c16 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b9e:	6a3b      	ldr	r3, [r7, #32]
 8003ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ba4:	d037      	beq.n	8003c16 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ba6:	f7fd fe21 	bl	80017ec <HAL_GetTick>
 8003baa:	4602      	mov	r2, r0
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	6a3a      	ldr	r2, [r7, #32]
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d302      	bcc.n	8003bbc <UART_WaitOnFlagUntilTimeout+0x30>
 8003bb6:	6a3b      	ldr	r3, [r7, #32]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d101      	bne.n	8003bc0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e03a      	b.n	8003c36 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	68db      	ldr	r3, [r3, #12]
 8003bc6:	f003 0304 	and.w	r3, r3, #4
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d023      	beq.n	8003c16 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	2b80      	cmp	r3, #128	@ 0x80
 8003bd2:	d020      	beq.n	8003c16 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	2b40      	cmp	r3, #64	@ 0x40
 8003bd8:	d01d      	beq.n	8003c16 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0308 	and.w	r3, r3, #8
 8003be4:	2b08      	cmp	r3, #8
 8003be6:	d116      	bne.n	8003c16 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003be8:	2300      	movs	r3, #0
 8003bea:	617b      	str	r3, [r7, #20]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	617b      	str	r3, [r7, #20]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	617b      	str	r3, [r7, #20]
 8003bfc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f000 f81d 	bl	8003c3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2208      	movs	r2, #8
 8003c08:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e00f      	b.n	8003c36 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	4013      	ands	r3, r2
 8003c20:	68ba      	ldr	r2, [r7, #8]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	bf0c      	ite	eq
 8003c26:	2301      	moveq	r3, #1
 8003c28:	2300      	movne	r3, #0
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	461a      	mov	r2, r3
 8003c2e:	79fb      	ldrb	r3, [r7, #7]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d0b4      	beq.n	8003b9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c34:	2300      	movs	r3, #0
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	3718      	adds	r7, #24
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}

08003c3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c3e:	b480      	push	{r7}
 8003c40:	b095      	sub	sp, #84	@ 0x54
 8003c42:	af00      	add	r7, sp, #0
 8003c44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	330c      	adds	r3, #12
 8003c4c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c50:	e853 3f00 	ldrex	r3, [r3]
 8003c54:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	330c      	adds	r3, #12
 8003c64:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003c66:	643a      	str	r2, [r7, #64]	@ 0x40
 8003c68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c6a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c6c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003c6e:	e841 2300 	strex	r3, r2, [r1]
 8003c72:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d1e5      	bne.n	8003c46 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	3314      	adds	r3, #20
 8003c80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c82:	6a3b      	ldr	r3, [r7, #32]
 8003c84:	e853 3f00 	ldrex	r3, [r3]
 8003c88:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c8a:	69fb      	ldr	r3, [r7, #28]
 8003c8c:	f023 0301 	bic.w	r3, r3, #1
 8003c90:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	3314      	adds	r3, #20
 8003c98:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c9e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ca0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ca2:	e841 2300 	strex	r3, r2, [r1]
 8003ca6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d1e5      	bne.n	8003c7a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d119      	bne.n	8003cea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	330c      	adds	r3, #12
 8003cbc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	e853 3f00 	ldrex	r3, [r3]
 8003cc4:	60bb      	str	r3, [r7, #8]
   return(result);
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	f023 0310 	bic.w	r3, r3, #16
 8003ccc:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	330c      	adds	r3, #12
 8003cd4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003cd6:	61ba      	str	r2, [r7, #24]
 8003cd8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cda:	6979      	ldr	r1, [r7, #20]
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	e841 2300 	strex	r3, r2, [r1]
 8003ce2:	613b      	str	r3, [r7, #16]
   return(result);
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d1e5      	bne.n	8003cb6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2220      	movs	r2, #32
 8003cee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003cf8:	bf00      	nop
 8003cfa:	3754      	adds	r7, #84	@ 0x54
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr

08003d04 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d10:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2200      	movs	r2, #0
 8003d16:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003d18:	68f8      	ldr	r0, [r7, #12]
 8003d1a:	f7ff ff21 	bl	8003b60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d1e:	bf00      	nop
 8003d20:	3710      	adds	r7, #16
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}

08003d26 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003d26:	b480      	push	{r7}
 8003d28:	b085      	sub	sp, #20
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b21      	cmp	r3, #33	@ 0x21
 8003d38:	d13e      	bne.n	8003db8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d42:	d114      	bne.n	8003d6e <UART_Transmit_IT+0x48>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	691b      	ldr	r3, [r3, #16]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d110      	bne.n	8003d6e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a1b      	ldr	r3, [r3, #32]
 8003d50:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	881b      	ldrh	r3, [r3, #0]
 8003d56:	461a      	mov	r2, r3
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d60:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6a1b      	ldr	r3, [r3, #32]
 8003d66:	1c9a      	adds	r2, r3, #2
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	621a      	str	r2, [r3, #32]
 8003d6c:	e008      	b.n	8003d80 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a1b      	ldr	r3, [r3, #32]
 8003d72:	1c59      	adds	r1, r3, #1
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	6211      	str	r1, [r2, #32]
 8003d78:	781a      	ldrb	r2, [r3, #0]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	3b01      	subs	r3, #1
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	4619      	mov	r1, r3
 8003d8e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d10f      	bne.n	8003db4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	68da      	ldr	r2, [r3, #12]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003da2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	68da      	ldr	r2, [r3, #12]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003db2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003db4:	2300      	movs	r3, #0
 8003db6:	e000      	b.n	8003dba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003db8:	2302      	movs	r3, #2
  }
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3714      	adds	r7, #20
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr

08003dc6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003dc6:	b580      	push	{r7, lr}
 8003dc8:	b082      	sub	sp, #8
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	68da      	ldr	r2, [r3, #12]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ddc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2220      	movs	r2, #32
 8003de2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f7ff fea6 	bl	8003b38 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003dec:	2300      	movs	r3, #0
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3708      	adds	r7, #8
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}

08003df6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003df6:	b580      	push	{r7, lr}
 8003df8:	b08c      	sub	sp, #48	@ 0x30
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8003e02:	2300      	movs	r3, #0
 8003e04:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	2b22      	cmp	r3, #34	@ 0x22
 8003e10:	f040 80aa 	bne.w	8003f68 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e1c:	d115      	bne.n	8003e4a <UART_Receive_IT+0x54>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	691b      	ldr	r3, [r3, #16]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d111      	bne.n	8003e4a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e2a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e38:	b29a      	uxth	r2, r3
 8003e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e3c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e42:	1c9a      	adds	r2, r3, #2
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	629a      	str	r2, [r3, #40]	@ 0x28
 8003e48:	e024      	b.n	8003e94 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e58:	d007      	beq.n	8003e6a <UART_Receive_IT+0x74>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d10a      	bne.n	8003e78 <UART_Receive_IT+0x82>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	691b      	ldr	r3, [r3, #16]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d106      	bne.n	8003e78 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	b2da      	uxtb	r2, r3
 8003e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e74:	701a      	strb	r2, [r3, #0]
 8003e76:	e008      	b.n	8003e8a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e84:	b2da      	uxtb	r2, r3
 8003e86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e88:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e8e:	1c5a      	adds	r2, r3, #1
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	3b01      	subs	r3, #1
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	687a      	ldr	r2, [r7, #4]
 8003ea0:	4619      	mov	r1, r3
 8003ea2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d15d      	bne.n	8003f64 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	68da      	ldr	r2, [r3, #12]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f022 0220 	bic.w	r2, r2, #32
 8003eb6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	68da      	ldr	r2, [r3, #12]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ec6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	695a      	ldr	r2, [r3, #20]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f022 0201 	bic.w	r2, r2, #1
 8003ed6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2220      	movs	r2, #32
 8003edc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d135      	bne.n	8003f5a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	330c      	adds	r3, #12
 8003efa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	e853 3f00 	ldrex	r3, [r3]
 8003f02:	613b      	str	r3, [r7, #16]
   return(result);
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	f023 0310 	bic.w	r3, r3, #16
 8003f0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	330c      	adds	r3, #12
 8003f12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f14:	623a      	str	r2, [r7, #32]
 8003f16:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f18:	69f9      	ldr	r1, [r7, #28]
 8003f1a:	6a3a      	ldr	r2, [r7, #32]
 8003f1c:	e841 2300 	strex	r3, r2, [r1]
 8003f20:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f22:	69bb      	ldr	r3, [r7, #24]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d1e5      	bne.n	8003ef4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0310 	and.w	r3, r3, #16
 8003f32:	2b10      	cmp	r3, #16
 8003f34:	d10a      	bne.n	8003f4c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003f36:	2300      	movs	r3, #0
 8003f38:	60fb      	str	r3, [r7, #12]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	60fb      	str	r3, [r7, #12]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	60fb      	str	r3, [r7, #12]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003f50:	4619      	mov	r1, r3
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f7ff fe0e 	bl	8003b74 <HAL_UARTEx_RxEventCallback>
 8003f58:	e002      	b.n	8003f60 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f7ff fdf6 	bl	8003b4c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003f60:	2300      	movs	r3, #0
 8003f62:	e002      	b.n	8003f6a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003f64:	2300      	movs	r3, #0
 8003f66:	e000      	b.n	8003f6a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003f68:	2302      	movs	r3, #2
  }
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3730      	adds	r7, #48	@ 0x30
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
	...

08003f74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f78:	b0c0      	sub	sp, #256	@ 0x100
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	691b      	ldr	r3, [r3, #16]
 8003f88:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f90:	68d9      	ldr	r1, [r3, #12]
 8003f92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	ea40 0301 	orr.w	r3, r0, r1
 8003f9c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003f9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fa2:	689a      	ldr	r2, [r3, #8]
 8003fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fa8:	691b      	ldr	r3, [r3, #16]
 8003faa:	431a      	orrs	r2, r3
 8003fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fb0:	695b      	ldr	r3, [r3, #20]
 8003fb2:	431a      	orrs	r2, r3
 8003fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003fcc:	f021 010c 	bic.w	r1, r1, #12
 8003fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003fda:	430b      	orrs	r3, r1
 8003fdc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003fde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	695b      	ldr	r3, [r3, #20]
 8003fe6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003fea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fee:	6999      	ldr	r1, [r3, #24]
 8003ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	ea40 0301 	orr.w	r3, r0, r1
 8003ffa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	4b8f      	ldr	r3, [pc, #572]	@ (8004240 <UART_SetConfig+0x2cc>)
 8004004:	429a      	cmp	r2, r3
 8004006:	d005      	beq.n	8004014 <UART_SetConfig+0xa0>
 8004008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	4b8d      	ldr	r3, [pc, #564]	@ (8004244 <UART_SetConfig+0x2d0>)
 8004010:	429a      	cmp	r2, r3
 8004012:	d104      	bne.n	800401e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004014:	f7fe ff72 	bl	8002efc <HAL_RCC_GetPCLK2Freq>
 8004018:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800401c:	e003      	b.n	8004026 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800401e:	f7fe ff59 	bl	8002ed4 <HAL_RCC_GetPCLK1Freq>
 8004022:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004026:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800402a:	69db      	ldr	r3, [r3, #28]
 800402c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004030:	f040 810c 	bne.w	800424c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004034:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004038:	2200      	movs	r2, #0
 800403a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800403e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004042:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004046:	4622      	mov	r2, r4
 8004048:	462b      	mov	r3, r5
 800404a:	1891      	adds	r1, r2, r2
 800404c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800404e:	415b      	adcs	r3, r3
 8004050:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004052:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004056:	4621      	mov	r1, r4
 8004058:	eb12 0801 	adds.w	r8, r2, r1
 800405c:	4629      	mov	r1, r5
 800405e:	eb43 0901 	adc.w	r9, r3, r1
 8004062:	f04f 0200 	mov.w	r2, #0
 8004066:	f04f 0300 	mov.w	r3, #0
 800406a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800406e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004072:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004076:	4690      	mov	r8, r2
 8004078:	4699      	mov	r9, r3
 800407a:	4623      	mov	r3, r4
 800407c:	eb18 0303 	adds.w	r3, r8, r3
 8004080:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004084:	462b      	mov	r3, r5
 8004086:	eb49 0303 	adc.w	r3, r9, r3
 800408a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800408e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	2200      	movs	r2, #0
 8004096:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800409a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800409e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80040a2:	460b      	mov	r3, r1
 80040a4:	18db      	adds	r3, r3, r3
 80040a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80040a8:	4613      	mov	r3, r2
 80040aa:	eb42 0303 	adc.w	r3, r2, r3
 80040ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80040b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80040b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80040b8:	f7fc fab6 	bl	8000628 <__aeabi_uldivmod>
 80040bc:	4602      	mov	r2, r0
 80040be:	460b      	mov	r3, r1
 80040c0:	4b61      	ldr	r3, [pc, #388]	@ (8004248 <UART_SetConfig+0x2d4>)
 80040c2:	fba3 2302 	umull	r2, r3, r3, r2
 80040c6:	095b      	lsrs	r3, r3, #5
 80040c8:	011c      	lsls	r4, r3, #4
 80040ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040ce:	2200      	movs	r2, #0
 80040d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80040d4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80040d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80040dc:	4642      	mov	r2, r8
 80040de:	464b      	mov	r3, r9
 80040e0:	1891      	adds	r1, r2, r2
 80040e2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80040e4:	415b      	adcs	r3, r3
 80040e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80040ec:	4641      	mov	r1, r8
 80040ee:	eb12 0a01 	adds.w	sl, r2, r1
 80040f2:	4649      	mov	r1, r9
 80040f4:	eb43 0b01 	adc.w	fp, r3, r1
 80040f8:	f04f 0200 	mov.w	r2, #0
 80040fc:	f04f 0300 	mov.w	r3, #0
 8004100:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004104:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004108:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800410c:	4692      	mov	sl, r2
 800410e:	469b      	mov	fp, r3
 8004110:	4643      	mov	r3, r8
 8004112:	eb1a 0303 	adds.w	r3, sl, r3
 8004116:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800411a:	464b      	mov	r3, r9
 800411c:	eb4b 0303 	adc.w	r3, fp, r3
 8004120:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004130:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004134:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004138:	460b      	mov	r3, r1
 800413a:	18db      	adds	r3, r3, r3
 800413c:	643b      	str	r3, [r7, #64]	@ 0x40
 800413e:	4613      	mov	r3, r2
 8004140:	eb42 0303 	adc.w	r3, r2, r3
 8004144:	647b      	str	r3, [r7, #68]	@ 0x44
 8004146:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800414a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800414e:	f7fc fa6b 	bl	8000628 <__aeabi_uldivmod>
 8004152:	4602      	mov	r2, r0
 8004154:	460b      	mov	r3, r1
 8004156:	4611      	mov	r1, r2
 8004158:	4b3b      	ldr	r3, [pc, #236]	@ (8004248 <UART_SetConfig+0x2d4>)
 800415a:	fba3 2301 	umull	r2, r3, r3, r1
 800415e:	095b      	lsrs	r3, r3, #5
 8004160:	2264      	movs	r2, #100	@ 0x64
 8004162:	fb02 f303 	mul.w	r3, r2, r3
 8004166:	1acb      	subs	r3, r1, r3
 8004168:	00db      	lsls	r3, r3, #3
 800416a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800416e:	4b36      	ldr	r3, [pc, #216]	@ (8004248 <UART_SetConfig+0x2d4>)
 8004170:	fba3 2302 	umull	r2, r3, r3, r2
 8004174:	095b      	lsrs	r3, r3, #5
 8004176:	005b      	lsls	r3, r3, #1
 8004178:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800417c:	441c      	add	r4, r3
 800417e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004182:	2200      	movs	r2, #0
 8004184:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004188:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800418c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004190:	4642      	mov	r2, r8
 8004192:	464b      	mov	r3, r9
 8004194:	1891      	adds	r1, r2, r2
 8004196:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004198:	415b      	adcs	r3, r3
 800419a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800419c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80041a0:	4641      	mov	r1, r8
 80041a2:	1851      	adds	r1, r2, r1
 80041a4:	6339      	str	r1, [r7, #48]	@ 0x30
 80041a6:	4649      	mov	r1, r9
 80041a8:	414b      	adcs	r3, r1
 80041aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80041ac:	f04f 0200 	mov.w	r2, #0
 80041b0:	f04f 0300 	mov.w	r3, #0
 80041b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80041b8:	4659      	mov	r1, fp
 80041ba:	00cb      	lsls	r3, r1, #3
 80041bc:	4651      	mov	r1, sl
 80041be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041c2:	4651      	mov	r1, sl
 80041c4:	00ca      	lsls	r2, r1, #3
 80041c6:	4610      	mov	r0, r2
 80041c8:	4619      	mov	r1, r3
 80041ca:	4603      	mov	r3, r0
 80041cc:	4642      	mov	r2, r8
 80041ce:	189b      	adds	r3, r3, r2
 80041d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80041d4:	464b      	mov	r3, r9
 80041d6:	460a      	mov	r2, r1
 80041d8:	eb42 0303 	adc.w	r3, r2, r3
 80041dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80041e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80041ec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80041f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80041f4:	460b      	mov	r3, r1
 80041f6:	18db      	adds	r3, r3, r3
 80041f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041fa:	4613      	mov	r3, r2
 80041fc:	eb42 0303 	adc.w	r3, r2, r3
 8004200:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004202:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004206:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800420a:	f7fc fa0d 	bl	8000628 <__aeabi_uldivmod>
 800420e:	4602      	mov	r2, r0
 8004210:	460b      	mov	r3, r1
 8004212:	4b0d      	ldr	r3, [pc, #52]	@ (8004248 <UART_SetConfig+0x2d4>)
 8004214:	fba3 1302 	umull	r1, r3, r3, r2
 8004218:	095b      	lsrs	r3, r3, #5
 800421a:	2164      	movs	r1, #100	@ 0x64
 800421c:	fb01 f303 	mul.w	r3, r1, r3
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	00db      	lsls	r3, r3, #3
 8004224:	3332      	adds	r3, #50	@ 0x32
 8004226:	4a08      	ldr	r2, [pc, #32]	@ (8004248 <UART_SetConfig+0x2d4>)
 8004228:	fba2 2303 	umull	r2, r3, r2, r3
 800422c:	095b      	lsrs	r3, r3, #5
 800422e:	f003 0207 	and.w	r2, r3, #7
 8004232:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4422      	add	r2, r4
 800423a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800423c:	e106      	b.n	800444c <UART_SetConfig+0x4d8>
 800423e:	bf00      	nop
 8004240:	40011000 	.word	0x40011000
 8004244:	40011400 	.word	0x40011400
 8004248:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800424c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004250:	2200      	movs	r2, #0
 8004252:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004256:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800425a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800425e:	4642      	mov	r2, r8
 8004260:	464b      	mov	r3, r9
 8004262:	1891      	adds	r1, r2, r2
 8004264:	6239      	str	r1, [r7, #32]
 8004266:	415b      	adcs	r3, r3
 8004268:	627b      	str	r3, [r7, #36]	@ 0x24
 800426a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800426e:	4641      	mov	r1, r8
 8004270:	1854      	adds	r4, r2, r1
 8004272:	4649      	mov	r1, r9
 8004274:	eb43 0501 	adc.w	r5, r3, r1
 8004278:	f04f 0200 	mov.w	r2, #0
 800427c:	f04f 0300 	mov.w	r3, #0
 8004280:	00eb      	lsls	r3, r5, #3
 8004282:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004286:	00e2      	lsls	r2, r4, #3
 8004288:	4614      	mov	r4, r2
 800428a:	461d      	mov	r5, r3
 800428c:	4643      	mov	r3, r8
 800428e:	18e3      	adds	r3, r4, r3
 8004290:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004294:	464b      	mov	r3, r9
 8004296:	eb45 0303 	adc.w	r3, r5, r3
 800429a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800429e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80042aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80042ae:	f04f 0200 	mov.w	r2, #0
 80042b2:	f04f 0300 	mov.w	r3, #0
 80042b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80042ba:	4629      	mov	r1, r5
 80042bc:	008b      	lsls	r3, r1, #2
 80042be:	4621      	mov	r1, r4
 80042c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042c4:	4621      	mov	r1, r4
 80042c6:	008a      	lsls	r2, r1, #2
 80042c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80042cc:	f7fc f9ac 	bl	8000628 <__aeabi_uldivmod>
 80042d0:	4602      	mov	r2, r0
 80042d2:	460b      	mov	r3, r1
 80042d4:	4b60      	ldr	r3, [pc, #384]	@ (8004458 <UART_SetConfig+0x4e4>)
 80042d6:	fba3 2302 	umull	r2, r3, r3, r2
 80042da:	095b      	lsrs	r3, r3, #5
 80042dc:	011c      	lsls	r4, r3, #4
 80042de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80042e2:	2200      	movs	r2, #0
 80042e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80042e8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80042ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80042f0:	4642      	mov	r2, r8
 80042f2:	464b      	mov	r3, r9
 80042f4:	1891      	adds	r1, r2, r2
 80042f6:	61b9      	str	r1, [r7, #24]
 80042f8:	415b      	adcs	r3, r3
 80042fa:	61fb      	str	r3, [r7, #28]
 80042fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004300:	4641      	mov	r1, r8
 8004302:	1851      	adds	r1, r2, r1
 8004304:	6139      	str	r1, [r7, #16]
 8004306:	4649      	mov	r1, r9
 8004308:	414b      	adcs	r3, r1
 800430a:	617b      	str	r3, [r7, #20]
 800430c:	f04f 0200 	mov.w	r2, #0
 8004310:	f04f 0300 	mov.w	r3, #0
 8004314:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004318:	4659      	mov	r1, fp
 800431a:	00cb      	lsls	r3, r1, #3
 800431c:	4651      	mov	r1, sl
 800431e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004322:	4651      	mov	r1, sl
 8004324:	00ca      	lsls	r2, r1, #3
 8004326:	4610      	mov	r0, r2
 8004328:	4619      	mov	r1, r3
 800432a:	4603      	mov	r3, r0
 800432c:	4642      	mov	r2, r8
 800432e:	189b      	adds	r3, r3, r2
 8004330:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004334:	464b      	mov	r3, r9
 8004336:	460a      	mov	r2, r1
 8004338:	eb42 0303 	adc.w	r3, r2, r3
 800433c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	67bb      	str	r3, [r7, #120]	@ 0x78
 800434a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800434c:	f04f 0200 	mov.w	r2, #0
 8004350:	f04f 0300 	mov.w	r3, #0
 8004354:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004358:	4649      	mov	r1, r9
 800435a:	008b      	lsls	r3, r1, #2
 800435c:	4641      	mov	r1, r8
 800435e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004362:	4641      	mov	r1, r8
 8004364:	008a      	lsls	r2, r1, #2
 8004366:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800436a:	f7fc f95d 	bl	8000628 <__aeabi_uldivmod>
 800436e:	4602      	mov	r2, r0
 8004370:	460b      	mov	r3, r1
 8004372:	4611      	mov	r1, r2
 8004374:	4b38      	ldr	r3, [pc, #224]	@ (8004458 <UART_SetConfig+0x4e4>)
 8004376:	fba3 2301 	umull	r2, r3, r3, r1
 800437a:	095b      	lsrs	r3, r3, #5
 800437c:	2264      	movs	r2, #100	@ 0x64
 800437e:	fb02 f303 	mul.w	r3, r2, r3
 8004382:	1acb      	subs	r3, r1, r3
 8004384:	011b      	lsls	r3, r3, #4
 8004386:	3332      	adds	r3, #50	@ 0x32
 8004388:	4a33      	ldr	r2, [pc, #204]	@ (8004458 <UART_SetConfig+0x4e4>)
 800438a:	fba2 2303 	umull	r2, r3, r2, r3
 800438e:	095b      	lsrs	r3, r3, #5
 8004390:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004394:	441c      	add	r4, r3
 8004396:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800439a:	2200      	movs	r2, #0
 800439c:	673b      	str	r3, [r7, #112]	@ 0x70
 800439e:	677a      	str	r2, [r7, #116]	@ 0x74
 80043a0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80043a4:	4642      	mov	r2, r8
 80043a6:	464b      	mov	r3, r9
 80043a8:	1891      	adds	r1, r2, r2
 80043aa:	60b9      	str	r1, [r7, #8]
 80043ac:	415b      	adcs	r3, r3
 80043ae:	60fb      	str	r3, [r7, #12]
 80043b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80043b4:	4641      	mov	r1, r8
 80043b6:	1851      	adds	r1, r2, r1
 80043b8:	6039      	str	r1, [r7, #0]
 80043ba:	4649      	mov	r1, r9
 80043bc:	414b      	adcs	r3, r1
 80043be:	607b      	str	r3, [r7, #4]
 80043c0:	f04f 0200 	mov.w	r2, #0
 80043c4:	f04f 0300 	mov.w	r3, #0
 80043c8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80043cc:	4659      	mov	r1, fp
 80043ce:	00cb      	lsls	r3, r1, #3
 80043d0:	4651      	mov	r1, sl
 80043d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043d6:	4651      	mov	r1, sl
 80043d8:	00ca      	lsls	r2, r1, #3
 80043da:	4610      	mov	r0, r2
 80043dc:	4619      	mov	r1, r3
 80043de:	4603      	mov	r3, r0
 80043e0:	4642      	mov	r2, r8
 80043e2:	189b      	adds	r3, r3, r2
 80043e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043e6:	464b      	mov	r3, r9
 80043e8:	460a      	mov	r2, r1
 80043ea:	eb42 0303 	adc.w	r3, r2, r3
 80043ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80043f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80043fa:	667a      	str	r2, [r7, #100]	@ 0x64
 80043fc:	f04f 0200 	mov.w	r2, #0
 8004400:	f04f 0300 	mov.w	r3, #0
 8004404:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004408:	4649      	mov	r1, r9
 800440a:	008b      	lsls	r3, r1, #2
 800440c:	4641      	mov	r1, r8
 800440e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004412:	4641      	mov	r1, r8
 8004414:	008a      	lsls	r2, r1, #2
 8004416:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800441a:	f7fc f905 	bl	8000628 <__aeabi_uldivmod>
 800441e:	4602      	mov	r2, r0
 8004420:	460b      	mov	r3, r1
 8004422:	4b0d      	ldr	r3, [pc, #52]	@ (8004458 <UART_SetConfig+0x4e4>)
 8004424:	fba3 1302 	umull	r1, r3, r3, r2
 8004428:	095b      	lsrs	r3, r3, #5
 800442a:	2164      	movs	r1, #100	@ 0x64
 800442c:	fb01 f303 	mul.w	r3, r1, r3
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	011b      	lsls	r3, r3, #4
 8004434:	3332      	adds	r3, #50	@ 0x32
 8004436:	4a08      	ldr	r2, [pc, #32]	@ (8004458 <UART_SetConfig+0x4e4>)
 8004438:	fba2 2303 	umull	r2, r3, r2, r3
 800443c:	095b      	lsrs	r3, r3, #5
 800443e:	f003 020f 	and.w	r2, r3, #15
 8004442:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4422      	add	r2, r4
 800444a:	609a      	str	r2, [r3, #8]
}
 800444c:	bf00      	nop
 800444e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004452:	46bd      	mov	sp, r7
 8004454:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004458:	51eb851f 	.word	0x51eb851f

0800445c <_vsniprintf_r>:
 800445c:	b530      	push	{r4, r5, lr}
 800445e:	4614      	mov	r4, r2
 8004460:	2c00      	cmp	r4, #0
 8004462:	b09b      	sub	sp, #108	@ 0x6c
 8004464:	4605      	mov	r5, r0
 8004466:	461a      	mov	r2, r3
 8004468:	da05      	bge.n	8004476 <_vsniprintf_r+0x1a>
 800446a:	238b      	movs	r3, #139	@ 0x8b
 800446c:	6003      	str	r3, [r0, #0]
 800446e:	f04f 30ff 	mov.w	r0, #4294967295
 8004472:	b01b      	add	sp, #108	@ 0x6c
 8004474:	bd30      	pop	{r4, r5, pc}
 8004476:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800447a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800447e:	f04f 0300 	mov.w	r3, #0
 8004482:	9319      	str	r3, [sp, #100]	@ 0x64
 8004484:	bf14      	ite	ne
 8004486:	f104 33ff 	addne.w	r3, r4, #4294967295
 800448a:	4623      	moveq	r3, r4
 800448c:	9302      	str	r3, [sp, #8]
 800448e:	9305      	str	r3, [sp, #20]
 8004490:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004494:	9100      	str	r1, [sp, #0]
 8004496:	9104      	str	r1, [sp, #16]
 8004498:	f8ad 300e 	strh.w	r3, [sp, #14]
 800449c:	4669      	mov	r1, sp
 800449e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80044a0:	f000 f9ae 	bl	8004800 <_svfiprintf_r>
 80044a4:	1c43      	adds	r3, r0, #1
 80044a6:	bfbc      	itt	lt
 80044a8:	238b      	movlt	r3, #139	@ 0x8b
 80044aa:	602b      	strlt	r3, [r5, #0]
 80044ac:	2c00      	cmp	r4, #0
 80044ae:	d0e0      	beq.n	8004472 <_vsniprintf_r+0x16>
 80044b0:	9b00      	ldr	r3, [sp, #0]
 80044b2:	2200      	movs	r2, #0
 80044b4:	701a      	strb	r2, [r3, #0]
 80044b6:	e7dc      	b.n	8004472 <_vsniprintf_r+0x16>

080044b8 <vsniprintf>:
 80044b8:	b507      	push	{r0, r1, r2, lr}
 80044ba:	9300      	str	r3, [sp, #0]
 80044bc:	4613      	mov	r3, r2
 80044be:	460a      	mov	r2, r1
 80044c0:	4601      	mov	r1, r0
 80044c2:	4803      	ldr	r0, [pc, #12]	@ (80044d0 <vsniprintf+0x18>)
 80044c4:	6800      	ldr	r0, [r0, #0]
 80044c6:	f7ff ffc9 	bl	800445c <_vsniprintf_r>
 80044ca:	b003      	add	sp, #12
 80044cc:	f85d fb04 	ldr.w	pc, [sp], #4
 80044d0:	20000010 	.word	0x20000010

080044d4 <memset>:
 80044d4:	4402      	add	r2, r0
 80044d6:	4603      	mov	r3, r0
 80044d8:	4293      	cmp	r3, r2
 80044da:	d100      	bne.n	80044de <memset+0xa>
 80044dc:	4770      	bx	lr
 80044de:	f803 1b01 	strb.w	r1, [r3], #1
 80044e2:	e7f9      	b.n	80044d8 <memset+0x4>

080044e4 <__errno>:
 80044e4:	4b01      	ldr	r3, [pc, #4]	@ (80044ec <__errno+0x8>)
 80044e6:	6818      	ldr	r0, [r3, #0]
 80044e8:	4770      	bx	lr
 80044ea:	bf00      	nop
 80044ec:	20000010 	.word	0x20000010

080044f0 <__libc_init_array>:
 80044f0:	b570      	push	{r4, r5, r6, lr}
 80044f2:	4d0d      	ldr	r5, [pc, #52]	@ (8004528 <__libc_init_array+0x38>)
 80044f4:	4c0d      	ldr	r4, [pc, #52]	@ (800452c <__libc_init_array+0x3c>)
 80044f6:	1b64      	subs	r4, r4, r5
 80044f8:	10a4      	asrs	r4, r4, #2
 80044fa:	2600      	movs	r6, #0
 80044fc:	42a6      	cmp	r6, r4
 80044fe:	d109      	bne.n	8004514 <__libc_init_array+0x24>
 8004500:	4d0b      	ldr	r5, [pc, #44]	@ (8004530 <__libc_init_array+0x40>)
 8004502:	4c0c      	ldr	r4, [pc, #48]	@ (8004534 <__libc_init_array+0x44>)
 8004504:	f000 fc64 	bl	8004dd0 <_init>
 8004508:	1b64      	subs	r4, r4, r5
 800450a:	10a4      	asrs	r4, r4, #2
 800450c:	2600      	movs	r6, #0
 800450e:	42a6      	cmp	r6, r4
 8004510:	d105      	bne.n	800451e <__libc_init_array+0x2e>
 8004512:	bd70      	pop	{r4, r5, r6, pc}
 8004514:	f855 3b04 	ldr.w	r3, [r5], #4
 8004518:	4798      	blx	r3
 800451a:	3601      	adds	r6, #1
 800451c:	e7ee      	b.n	80044fc <__libc_init_array+0xc>
 800451e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004522:	4798      	blx	r3
 8004524:	3601      	adds	r6, #1
 8004526:	e7f2      	b.n	800450e <__libc_init_array+0x1e>
 8004528:	08004f38 	.word	0x08004f38
 800452c:	08004f38 	.word	0x08004f38
 8004530:	08004f38 	.word	0x08004f38
 8004534:	08004f3c 	.word	0x08004f3c

08004538 <__retarget_lock_acquire_recursive>:
 8004538:	4770      	bx	lr

0800453a <__retarget_lock_release_recursive>:
 800453a:	4770      	bx	lr

0800453c <memcpy>:
 800453c:	440a      	add	r2, r1
 800453e:	4291      	cmp	r1, r2
 8004540:	f100 33ff 	add.w	r3, r0, #4294967295
 8004544:	d100      	bne.n	8004548 <memcpy+0xc>
 8004546:	4770      	bx	lr
 8004548:	b510      	push	{r4, lr}
 800454a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800454e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004552:	4291      	cmp	r1, r2
 8004554:	d1f9      	bne.n	800454a <memcpy+0xe>
 8004556:	bd10      	pop	{r4, pc}

08004558 <_free_r>:
 8004558:	b538      	push	{r3, r4, r5, lr}
 800455a:	4605      	mov	r5, r0
 800455c:	2900      	cmp	r1, #0
 800455e:	d041      	beq.n	80045e4 <_free_r+0x8c>
 8004560:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004564:	1f0c      	subs	r4, r1, #4
 8004566:	2b00      	cmp	r3, #0
 8004568:	bfb8      	it	lt
 800456a:	18e4      	addlt	r4, r4, r3
 800456c:	f000 f8e0 	bl	8004730 <__malloc_lock>
 8004570:	4a1d      	ldr	r2, [pc, #116]	@ (80045e8 <_free_r+0x90>)
 8004572:	6813      	ldr	r3, [r2, #0]
 8004574:	b933      	cbnz	r3, 8004584 <_free_r+0x2c>
 8004576:	6063      	str	r3, [r4, #4]
 8004578:	6014      	str	r4, [r2, #0]
 800457a:	4628      	mov	r0, r5
 800457c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004580:	f000 b8dc 	b.w	800473c <__malloc_unlock>
 8004584:	42a3      	cmp	r3, r4
 8004586:	d908      	bls.n	800459a <_free_r+0x42>
 8004588:	6820      	ldr	r0, [r4, #0]
 800458a:	1821      	adds	r1, r4, r0
 800458c:	428b      	cmp	r3, r1
 800458e:	bf01      	itttt	eq
 8004590:	6819      	ldreq	r1, [r3, #0]
 8004592:	685b      	ldreq	r3, [r3, #4]
 8004594:	1809      	addeq	r1, r1, r0
 8004596:	6021      	streq	r1, [r4, #0]
 8004598:	e7ed      	b.n	8004576 <_free_r+0x1e>
 800459a:	461a      	mov	r2, r3
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	b10b      	cbz	r3, 80045a4 <_free_r+0x4c>
 80045a0:	42a3      	cmp	r3, r4
 80045a2:	d9fa      	bls.n	800459a <_free_r+0x42>
 80045a4:	6811      	ldr	r1, [r2, #0]
 80045a6:	1850      	adds	r0, r2, r1
 80045a8:	42a0      	cmp	r0, r4
 80045aa:	d10b      	bne.n	80045c4 <_free_r+0x6c>
 80045ac:	6820      	ldr	r0, [r4, #0]
 80045ae:	4401      	add	r1, r0
 80045b0:	1850      	adds	r0, r2, r1
 80045b2:	4283      	cmp	r3, r0
 80045b4:	6011      	str	r1, [r2, #0]
 80045b6:	d1e0      	bne.n	800457a <_free_r+0x22>
 80045b8:	6818      	ldr	r0, [r3, #0]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	6053      	str	r3, [r2, #4]
 80045be:	4408      	add	r0, r1
 80045c0:	6010      	str	r0, [r2, #0]
 80045c2:	e7da      	b.n	800457a <_free_r+0x22>
 80045c4:	d902      	bls.n	80045cc <_free_r+0x74>
 80045c6:	230c      	movs	r3, #12
 80045c8:	602b      	str	r3, [r5, #0]
 80045ca:	e7d6      	b.n	800457a <_free_r+0x22>
 80045cc:	6820      	ldr	r0, [r4, #0]
 80045ce:	1821      	adds	r1, r4, r0
 80045d0:	428b      	cmp	r3, r1
 80045d2:	bf04      	itt	eq
 80045d4:	6819      	ldreq	r1, [r3, #0]
 80045d6:	685b      	ldreq	r3, [r3, #4]
 80045d8:	6063      	str	r3, [r4, #4]
 80045da:	bf04      	itt	eq
 80045dc:	1809      	addeq	r1, r1, r0
 80045de:	6021      	streq	r1, [r4, #0]
 80045e0:	6054      	str	r4, [r2, #4]
 80045e2:	e7ca      	b.n	800457a <_free_r+0x22>
 80045e4:	bd38      	pop	{r3, r4, r5, pc}
 80045e6:	bf00      	nop
 80045e8:	200002e0 	.word	0x200002e0

080045ec <sbrk_aligned>:
 80045ec:	b570      	push	{r4, r5, r6, lr}
 80045ee:	4e0f      	ldr	r6, [pc, #60]	@ (800462c <sbrk_aligned+0x40>)
 80045f0:	460c      	mov	r4, r1
 80045f2:	6831      	ldr	r1, [r6, #0]
 80045f4:	4605      	mov	r5, r0
 80045f6:	b911      	cbnz	r1, 80045fe <sbrk_aligned+0x12>
 80045f8:	f000 fba4 	bl	8004d44 <_sbrk_r>
 80045fc:	6030      	str	r0, [r6, #0]
 80045fe:	4621      	mov	r1, r4
 8004600:	4628      	mov	r0, r5
 8004602:	f000 fb9f 	bl	8004d44 <_sbrk_r>
 8004606:	1c43      	adds	r3, r0, #1
 8004608:	d103      	bne.n	8004612 <sbrk_aligned+0x26>
 800460a:	f04f 34ff 	mov.w	r4, #4294967295
 800460e:	4620      	mov	r0, r4
 8004610:	bd70      	pop	{r4, r5, r6, pc}
 8004612:	1cc4      	adds	r4, r0, #3
 8004614:	f024 0403 	bic.w	r4, r4, #3
 8004618:	42a0      	cmp	r0, r4
 800461a:	d0f8      	beq.n	800460e <sbrk_aligned+0x22>
 800461c:	1a21      	subs	r1, r4, r0
 800461e:	4628      	mov	r0, r5
 8004620:	f000 fb90 	bl	8004d44 <_sbrk_r>
 8004624:	3001      	adds	r0, #1
 8004626:	d1f2      	bne.n	800460e <sbrk_aligned+0x22>
 8004628:	e7ef      	b.n	800460a <sbrk_aligned+0x1e>
 800462a:	bf00      	nop
 800462c:	200002dc 	.word	0x200002dc

08004630 <_malloc_r>:
 8004630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004634:	1ccd      	adds	r5, r1, #3
 8004636:	f025 0503 	bic.w	r5, r5, #3
 800463a:	3508      	adds	r5, #8
 800463c:	2d0c      	cmp	r5, #12
 800463e:	bf38      	it	cc
 8004640:	250c      	movcc	r5, #12
 8004642:	2d00      	cmp	r5, #0
 8004644:	4606      	mov	r6, r0
 8004646:	db01      	blt.n	800464c <_malloc_r+0x1c>
 8004648:	42a9      	cmp	r1, r5
 800464a:	d904      	bls.n	8004656 <_malloc_r+0x26>
 800464c:	230c      	movs	r3, #12
 800464e:	6033      	str	r3, [r6, #0]
 8004650:	2000      	movs	r0, #0
 8004652:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004656:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800472c <_malloc_r+0xfc>
 800465a:	f000 f869 	bl	8004730 <__malloc_lock>
 800465e:	f8d8 3000 	ldr.w	r3, [r8]
 8004662:	461c      	mov	r4, r3
 8004664:	bb44      	cbnz	r4, 80046b8 <_malloc_r+0x88>
 8004666:	4629      	mov	r1, r5
 8004668:	4630      	mov	r0, r6
 800466a:	f7ff ffbf 	bl	80045ec <sbrk_aligned>
 800466e:	1c43      	adds	r3, r0, #1
 8004670:	4604      	mov	r4, r0
 8004672:	d158      	bne.n	8004726 <_malloc_r+0xf6>
 8004674:	f8d8 4000 	ldr.w	r4, [r8]
 8004678:	4627      	mov	r7, r4
 800467a:	2f00      	cmp	r7, #0
 800467c:	d143      	bne.n	8004706 <_malloc_r+0xd6>
 800467e:	2c00      	cmp	r4, #0
 8004680:	d04b      	beq.n	800471a <_malloc_r+0xea>
 8004682:	6823      	ldr	r3, [r4, #0]
 8004684:	4639      	mov	r1, r7
 8004686:	4630      	mov	r0, r6
 8004688:	eb04 0903 	add.w	r9, r4, r3
 800468c:	f000 fb5a 	bl	8004d44 <_sbrk_r>
 8004690:	4581      	cmp	r9, r0
 8004692:	d142      	bne.n	800471a <_malloc_r+0xea>
 8004694:	6821      	ldr	r1, [r4, #0]
 8004696:	1a6d      	subs	r5, r5, r1
 8004698:	4629      	mov	r1, r5
 800469a:	4630      	mov	r0, r6
 800469c:	f7ff ffa6 	bl	80045ec <sbrk_aligned>
 80046a0:	3001      	adds	r0, #1
 80046a2:	d03a      	beq.n	800471a <_malloc_r+0xea>
 80046a4:	6823      	ldr	r3, [r4, #0]
 80046a6:	442b      	add	r3, r5
 80046a8:	6023      	str	r3, [r4, #0]
 80046aa:	f8d8 3000 	ldr.w	r3, [r8]
 80046ae:	685a      	ldr	r2, [r3, #4]
 80046b0:	bb62      	cbnz	r2, 800470c <_malloc_r+0xdc>
 80046b2:	f8c8 7000 	str.w	r7, [r8]
 80046b6:	e00f      	b.n	80046d8 <_malloc_r+0xa8>
 80046b8:	6822      	ldr	r2, [r4, #0]
 80046ba:	1b52      	subs	r2, r2, r5
 80046bc:	d420      	bmi.n	8004700 <_malloc_r+0xd0>
 80046be:	2a0b      	cmp	r2, #11
 80046c0:	d917      	bls.n	80046f2 <_malloc_r+0xc2>
 80046c2:	1961      	adds	r1, r4, r5
 80046c4:	42a3      	cmp	r3, r4
 80046c6:	6025      	str	r5, [r4, #0]
 80046c8:	bf18      	it	ne
 80046ca:	6059      	strne	r1, [r3, #4]
 80046cc:	6863      	ldr	r3, [r4, #4]
 80046ce:	bf08      	it	eq
 80046d0:	f8c8 1000 	streq.w	r1, [r8]
 80046d4:	5162      	str	r2, [r4, r5]
 80046d6:	604b      	str	r3, [r1, #4]
 80046d8:	4630      	mov	r0, r6
 80046da:	f000 f82f 	bl	800473c <__malloc_unlock>
 80046de:	f104 000b 	add.w	r0, r4, #11
 80046e2:	1d23      	adds	r3, r4, #4
 80046e4:	f020 0007 	bic.w	r0, r0, #7
 80046e8:	1ac2      	subs	r2, r0, r3
 80046ea:	bf1c      	itt	ne
 80046ec:	1a1b      	subne	r3, r3, r0
 80046ee:	50a3      	strne	r3, [r4, r2]
 80046f0:	e7af      	b.n	8004652 <_malloc_r+0x22>
 80046f2:	6862      	ldr	r2, [r4, #4]
 80046f4:	42a3      	cmp	r3, r4
 80046f6:	bf0c      	ite	eq
 80046f8:	f8c8 2000 	streq.w	r2, [r8]
 80046fc:	605a      	strne	r2, [r3, #4]
 80046fe:	e7eb      	b.n	80046d8 <_malloc_r+0xa8>
 8004700:	4623      	mov	r3, r4
 8004702:	6864      	ldr	r4, [r4, #4]
 8004704:	e7ae      	b.n	8004664 <_malloc_r+0x34>
 8004706:	463c      	mov	r4, r7
 8004708:	687f      	ldr	r7, [r7, #4]
 800470a:	e7b6      	b.n	800467a <_malloc_r+0x4a>
 800470c:	461a      	mov	r2, r3
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	42a3      	cmp	r3, r4
 8004712:	d1fb      	bne.n	800470c <_malloc_r+0xdc>
 8004714:	2300      	movs	r3, #0
 8004716:	6053      	str	r3, [r2, #4]
 8004718:	e7de      	b.n	80046d8 <_malloc_r+0xa8>
 800471a:	230c      	movs	r3, #12
 800471c:	6033      	str	r3, [r6, #0]
 800471e:	4630      	mov	r0, r6
 8004720:	f000 f80c 	bl	800473c <__malloc_unlock>
 8004724:	e794      	b.n	8004650 <_malloc_r+0x20>
 8004726:	6005      	str	r5, [r0, #0]
 8004728:	e7d6      	b.n	80046d8 <_malloc_r+0xa8>
 800472a:	bf00      	nop
 800472c:	200002e0 	.word	0x200002e0

08004730 <__malloc_lock>:
 8004730:	4801      	ldr	r0, [pc, #4]	@ (8004738 <__malloc_lock+0x8>)
 8004732:	f7ff bf01 	b.w	8004538 <__retarget_lock_acquire_recursive>
 8004736:	bf00      	nop
 8004738:	200002d8 	.word	0x200002d8

0800473c <__malloc_unlock>:
 800473c:	4801      	ldr	r0, [pc, #4]	@ (8004744 <__malloc_unlock+0x8>)
 800473e:	f7ff befc 	b.w	800453a <__retarget_lock_release_recursive>
 8004742:	bf00      	nop
 8004744:	200002d8 	.word	0x200002d8

08004748 <__ssputs_r>:
 8004748:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800474c:	688e      	ldr	r6, [r1, #8]
 800474e:	461f      	mov	r7, r3
 8004750:	42be      	cmp	r6, r7
 8004752:	680b      	ldr	r3, [r1, #0]
 8004754:	4682      	mov	sl, r0
 8004756:	460c      	mov	r4, r1
 8004758:	4690      	mov	r8, r2
 800475a:	d82d      	bhi.n	80047b8 <__ssputs_r+0x70>
 800475c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004760:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004764:	d026      	beq.n	80047b4 <__ssputs_r+0x6c>
 8004766:	6965      	ldr	r5, [r4, #20]
 8004768:	6909      	ldr	r1, [r1, #16]
 800476a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800476e:	eba3 0901 	sub.w	r9, r3, r1
 8004772:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004776:	1c7b      	adds	r3, r7, #1
 8004778:	444b      	add	r3, r9
 800477a:	106d      	asrs	r5, r5, #1
 800477c:	429d      	cmp	r5, r3
 800477e:	bf38      	it	cc
 8004780:	461d      	movcc	r5, r3
 8004782:	0553      	lsls	r3, r2, #21
 8004784:	d527      	bpl.n	80047d6 <__ssputs_r+0x8e>
 8004786:	4629      	mov	r1, r5
 8004788:	f7ff ff52 	bl	8004630 <_malloc_r>
 800478c:	4606      	mov	r6, r0
 800478e:	b360      	cbz	r0, 80047ea <__ssputs_r+0xa2>
 8004790:	6921      	ldr	r1, [r4, #16]
 8004792:	464a      	mov	r2, r9
 8004794:	f7ff fed2 	bl	800453c <memcpy>
 8004798:	89a3      	ldrh	r3, [r4, #12]
 800479a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800479e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047a2:	81a3      	strh	r3, [r4, #12]
 80047a4:	6126      	str	r6, [r4, #16]
 80047a6:	6165      	str	r5, [r4, #20]
 80047a8:	444e      	add	r6, r9
 80047aa:	eba5 0509 	sub.w	r5, r5, r9
 80047ae:	6026      	str	r6, [r4, #0]
 80047b0:	60a5      	str	r5, [r4, #8]
 80047b2:	463e      	mov	r6, r7
 80047b4:	42be      	cmp	r6, r7
 80047b6:	d900      	bls.n	80047ba <__ssputs_r+0x72>
 80047b8:	463e      	mov	r6, r7
 80047ba:	6820      	ldr	r0, [r4, #0]
 80047bc:	4632      	mov	r2, r6
 80047be:	4641      	mov	r1, r8
 80047c0:	f000 faa6 	bl	8004d10 <memmove>
 80047c4:	68a3      	ldr	r3, [r4, #8]
 80047c6:	1b9b      	subs	r3, r3, r6
 80047c8:	60a3      	str	r3, [r4, #8]
 80047ca:	6823      	ldr	r3, [r4, #0]
 80047cc:	4433      	add	r3, r6
 80047ce:	6023      	str	r3, [r4, #0]
 80047d0:	2000      	movs	r0, #0
 80047d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047d6:	462a      	mov	r2, r5
 80047d8:	f000 fac4 	bl	8004d64 <_realloc_r>
 80047dc:	4606      	mov	r6, r0
 80047de:	2800      	cmp	r0, #0
 80047e0:	d1e0      	bne.n	80047a4 <__ssputs_r+0x5c>
 80047e2:	6921      	ldr	r1, [r4, #16]
 80047e4:	4650      	mov	r0, sl
 80047e6:	f7ff feb7 	bl	8004558 <_free_r>
 80047ea:	230c      	movs	r3, #12
 80047ec:	f8ca 3000 	str.w	r3, [sl]
 80047f0:	89a3      	ldrh	r3, [r4, #12]
 80047f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047f6:	81a3      	strh	r3, [r4, #12]
 80047f8:	f04f 30ff 	mov.w	r0, #4294967295
 80047fc:	e7e9      	b.n	80047d2 <__ssputs_r+0x8a>
	...

08004800 <_svfiprintf_r>:
 8004800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004804:	4698      	mov	r8, r3
 8004806:	898b      	ldrh	r3, [r1, #12]
 8004808:	061b      	lsls	r3, r3, #24
 800480a:	b09d      	sub	sp, #116	@ 0x74
 800480c:	4607      	mov	r7, r0
 800480e:	460d      	mov	r5, r1
 8004810:	4614      	mov	r4, r2
 8004812:	d510      	bpl.n	8004836 <_svfiprintf_r+0x36>
 8004814:	690b      	ldr	r3, [r1, #16]
 8004816:	b973      	cbnz	r3, 8004836 <_svfiprintf_r+0x36>
 8004818:	2140      	movs	r1, #64	@ 0x40
 800481a:	f7ff ff09 	bl	8004630 <_malloc_r>
 800481e:	6028      	str	r0, [r5, #0]
 8004820:	6128      	str	r0, [r5, #16]
 8004822:	b930      	cbnz	r0, 8004832 <_svfiprintf_r+0x32>
 8004824:	230c      	movs	r3, #12
 8004826:	603b      	str	r3, [r7, #0]
 8004828:	f04f 30ff 	mov.w	r0, #4294967295
 800482c:	b01d      	add	sp, #116	@ 0x74
 800482e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004832:	2340      	movs	r3, #64	@ 0x40
 8004834:	616b      	str	r3, [r5, #20]
 8004836:	2300      	movs	r3, #0
 8004838:	9309      	str	r3, [sp, #36]	@ 0x24
 800483a:	2320      	movs	r3, #32
 800483c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004840:	f8cd 800c 	str.w	r8, [sp, #12]
 8004844:	2330      	movs	r3, #48	@ 0x30
 8004846:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80049e4 <_svfiprintf_r+0x1e4>
 800484a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800484e:	f04f 0901 	mov.w	r9, #1
 8004852:	4623      	mov	r3, r4
 8004854:	469a      	mov	sl, r3
 8004856:	f813 2b01 	ldrb.w	r2, [r3], #1
 800485a:	b10a      	cbz	r2, 8004860 <_svfiprintf_r+0x60>
 800485c:	2a25      	cmp	r2, #37	@ 0x25
 800485e:	d1f9      	bne.n	8004854 <_svfiprintf_r+0x54>
 8004860:	ebba 0b04 	subs.w	fp, sl, r4
 8004864:	d00b      	beq.n	800487e <_svfiprintf_r+0x7e>
 8004866:	465b      	mov	r3, fp
 8004868:	4622      	mov	r2, r4
 800486a:	4629      	mov	r1, r5
 800486c:	4638      	mov	r0, r7
 800486e:	f7ff ff6b 	bl	8004748 <__ssputs_r>
 8004872:	3001      	adds	r0, #1
 8004874:	f000 80a7 	beq.w	80049c6 <_svfiprintf_r+0x1c6>
 8004878:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800487a:	445a      	add	r2, fp
 800487c:	9209      	str	r2, [sp, #36]	@ 0x24
 800487e:	f89a 3000 	ldrb.w	r3, [sl]
 8004882:	2b00      	cmp	r3, #0
 8004884:	f000 809f 	beq.w	80049c6 <_svfiprintf_r+0x1c6>
 8004888:	2300      	movs	r3, #0
 800488a:	f04f 32ff 	mov.w	r2, #4294967295
 800488e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004892:	f10a 0a01 	add.w	sl, sl, #1
 8004896:	9304      	str	r3, [sp, #16]
 8004898:	9307      	str	r3, [sp, #28]
 800489a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800489e:	931a      	str	r3, [sp, #104]	@ 0x68
 80048a0:	4654      	mov	r4, sl
 80048a2:	2205      	movs	r2, #5
 80048a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048a8:	484e      	ldr	r0, [pc, #312]	@ (80049e4 <_svfiprintf_r+0x1e4>)
 80048aa:	f7fb fcb1 	bl	8000210 <memchr>
 80048ae:	9a04      	ldr	r2, [sp, #16]
 80048b0:	b9d8      	cbnz	r0, 80048ea <_svfiprintf_r+0xea>
 80048b2:	06d0      	lsls	r0, r2, #27
 80048b4:	bf44      	itt	mi
 80048b6:	2320      	movmi	r3, #32
 80048b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80048bc:	0711      	lsls	r1, r2, #28
 80048be:	bf44      	itt	mi
 80048c0:	232b      	movmi	r3, #43	@ 0x2b
 80048c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80048c6:	f89a 3000 	ldrb.w	r3, [sl]
 80048ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80048cc:	d015      	beq.n	80048fa <_svfiprintf_r+0xfa>
 80048ce:	9a07      	ldr	r2, [sp, #28]
 80048d0:	4654      	mov	r4, sl
 80048d2:	2000      	movs	r0, #0
 80048d4:	f04f 0c0a 	mov.w	ip, #10
 80048d8:	4621      	mov	r1, r4
 80048da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80048de:	3b30      	subs	r3, #48	@ 0x30
 80048e0:	2b09      	cmp	r3, #9
 80048e2:	d94b      	bls.n	800497c <_svfiprintf_r+0x17c>
 80048e4:	b1b0      	cbz	r0, 8004914 <_svfiprintf_r+0x114>
 80048e6:	9207      	str	r2, [sp, #28]
 80048e8:	e014      	b.n	8004914 <_svfiprintf_r+0x114>
 80048ea:	eba0 0308 	sub.w	r3, r0, r8
 80048ee:	fa09 f303 	lsl.w	r3, r9, r3
 80048f2:	4313      	orrs	r3, r2
 80048f4:	9304      	str	r3, [sp, #16]
 80048f6:	46a2      	mov	sl, r4
 80048f8:	e7d2      	b.n	80048a0 <_svfiprintf_r+0xa0>
 80048fa:	9b03      	ldr	r3, [sp, #12]
 80048fc:	1d19      	adds	r1, r3, #4
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	9103      	str	r1, [sp, #12]
 8004902:	2b00      	cmp	r3, #0
 8004904:	bfbb      	ittet	lt
 8004906:	425b      	neglt	r3, r3
 8004908:	f042 0202 	orrlt.w	r2, r2, #2
 800490c:	9307      	strge	r3, [sp, #28]
 800490e:	9307      	strlt	r3, [sp, #28]
 8004910:	bfb8      	it	lt
 8004912:	9204      	strlt	r2, [sp, #16]
 8004914:	7823      	ldrb	r3, [r4, #0]
 8004916:	2b2e      	cmp	r3, #46	@ 0x2e
 8004918:	d10a      	bne.n	8004930 <_svfiprintf_r+0x130>
 800491a:	7863      	ldrb	r3, [r4, #1]
 800491c:	2b2a      	cmp	r3, #42	@ 0x2a
 800491e:	d132      	bne.n	8004986 <_svfiprintf_r+0x186>
 8004920:	9b03      	ldr	r3, [sp, #12]
 8004922:	1d1a      	adds	r2, r3, #4
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	9203      	str	r2, [sp, #12]
 8004928:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800492c:	3402      	adds	r4, #2
 800492e:	9305      	str	r3, [sp, #20]
 8004930:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80049f4 <_svfiprintf_r+0x1f4>
 8004934:	7821      	ldrb	r1, [r4, #0]
 8004936:	2203      	movs	r2, #3
 8004938:	4650      	mov	r0, sl
 800493a:	f7fb fc69 	bl	8000210 <memchr>
 800493e:	b138      	cbz	r0, 8004950 <_svfiprintf_r+0x150>
 8004940:	9b04      	ldr	r3, [sp, #16]
 8004942:	eba0 000a 	sub.w	r0, r0, sl
 8004946:	2240      	movs	r2, #64	@ 0x40
 8004948:	4082      	lsls	r2, r0
 800494a:	4313      	orrs	r3, r2
 800494c:	3401      	adds	r4, #1
 800494e:	9304      	str	r3, [sp, #16]
 8004950:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004954:	4824      	ldr	r0, [pc, #144]	@ (80049e8 <_svfiprintf_r+0x1e8>)
 8004956:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800495a:	2206      	movs	r2, #6
 800495c:	f7fb fc58 	bl	8000210 <memchr>
 8004960:	2800      	cmp	r0, #0
 8004962:	d036      	beq.n	80049d2 <_svfiprintf_r+0x1d2>
 8004964:	4b21      	ldr	r3, [pc, #132]	@ (80049ec <_svfiprintf_r+0x1ec>)
 8004966:	bb1b      	cbnz	r3, 80049b0 <_svfiprintf_r+0x1b0>
 8004968:	9b03      	ldr	r3, [sp, #12]
 800496a:	3307      	adds	r3, #7
 800496c:	f023 0307 	bic.w	r3, r3, #7
 8004970:	3308      	adds	r3, #8
 8004972:	9303      	str	r3, [sp, #12]
 8004974:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004976:	4433      	add	r3, r6
 8004978:	9309      	str	r3, [sp, #36]	@ 0x24
 800497a:	e76a      	b.n	8004852 <_svfiprintf_r+0x52>
 800497c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004980:	460c      	mov	r4, r1
 8004982:	2001      	movs	r0, #1
 8004984:	e7a8      	b.n	80048d8 <_svfiprintf_r+0xd8>
 8004986:	2300      	movs	r3, #0
 8004988:	3401      	adds	r4, #1
 800498a:	9305      	str	r3, [sp, #20]
 800498c:	4619      	mov	r1, r3
 800498e:	f04f 0c0a 	mov.w	ip, #10
 8004992:	4620      	mov	r0, r4
 8004994:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004998:	3a30      	subs	r2, #48	@ 0x30
 800499a:	2a09      	cmp	r2, #9
 800499c:	d903      	bls.n	80049a6 <_svfiprintf_r+0x1a6>
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d0c6      	beq.n	8004930 <_svfiprintf_r+0x130>
 80049a2:	9105      	str	r1, [sp, #20]
 80049a4:	e7c4      	b.n	8004930 <_svfiprintf_r+0x130>
 80049a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80049aa:	4604      	mov	r4, r0
 80049ac:	2301      	movs	r3, #1
 80049ae:	e7f0      	b.n	8004992 <_svfiprintf_r+0x192>
 80049b0:	ab03      	add	r3, sp, #12
 80049b2:	9300      	str	r3, [sp, #0]
 80049b4:	462a      	mov	r2, r5
 80049b6:	4b0e      	ldr	r3, [pc, #56]	@ (80049f0 <_svfiprintf_r+0x1f0>)
 80049b8:	a904      	add	r1, sp, #16
 80049ba:	4638      	mov	r0, r7
 80049bc:	f3af 8000 	nop.w
 80049c0:	1c42      	adds	r2, r0, #1
 80049c2:	4606      	mov	r6, r0
 80049c4:	d1d6      	bne.n	8004974 <_svfiprintf_r+0x174>
 80049c6:	89ab      	ldrh	r3, [r5, #12]
 80049c8:	065b      	lsls	r3, r3, #25
 80049ca:	f53f af2d 	bmi.w	8004828 <_svfiprintf_r+0x28>
 80049ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80049d0:	e72c      	b.n	800482c <_svfiprintf_r+0x2c>
 80049d2:	ab03      	add	r3, sp, #12
 80049d4:	9300      	str	r3, [sp, #0]
 80049d6:	462a      	mov	r2, r5
 80049d8:	4b05      	ldr	r3, [pc, #20]	@ (80049f0 <_svfiprintf_r+0x1f0>)
 80049da:	a904      	add	r1, sp, #16
 80049dc:	4638      	mov	r0, r7
 80049de:	f000 f879 	bl	8004ad4 <_printf_i>
 80049e2:	e7ed      	b.n	80049c0 <_svfiprintf_r+0x1c0>
 80049e4:	08004efc 	.word	0x08004efc
 80049e8:	08004f06 	.word	0x08004f06
 80049ec:	00000000 	.word	0x00000000
 80049f0:	08004749 	.word	0x08004749
 80049f4:	08004f02 	.word	0x08004f02

080049f8 <_printf_common>:
 80049f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049fc:	4616      	mov	r6, r2
 80049fe:	4698      	mov	r8, r3
 8004a00:	688a      	ldr	r2, [r1, #8]
 8004a02:	690b      	ldr	r3, [r1, #16]
 8004a04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	bfb8      	it	lt
 8004a0c:	4613      	movlt	r3, r2
 8004a0e:	6033      	str	r3, [r6, #0]
 8004a10:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004a14:	4607      	mov	r7, r0
 8004a16:	460c      	mov	r4, r1
 8004a18:	b10a      	cbz	r2, 8004a1e <_printf_common+0x26>
 8004a1a:	3301      	adds	r3, #1
 8004a1c:	6033      	str	r3, [r6, #0]
 8004a1e:	6823      	ldr	r3, [r4, #0]
 8004a20:	0699      	lsls	r1, r3, #26
 8004a22:	bf42      	ittt	mi
 8004a24:	6833      	ldrmi	r3, [r6, #0]
 8004a26:	3302      	addmi	r3, #2
 8004a28:	6033      	strmi	r3, [r6, #0]
 8004a2a:	6825      	ldr	r5, [r4, #0]
 8004a2c:	f015 0506 	ands.w	r5, r5, #6
 8004a30:	d106      	bne.n	8004a40 <_printf_common+0x48>
 8004a32:	f104 0a19 	add.w	sl, r4, #25
 8004a36:	68e3      	ldr	r3, [r4, #12]
 8004a38:	6832      	ldr	r2, [r6, #0]
 8004a3a:	1a9b      	subs	r3, r3, r2
 8004a3c:	42ab      	cmp	r3, r5
 8004a3e:	dc26      	bgt.n	8004a8e <_printf_common+0x96>
 8004a40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004a44:	6822      	ldr	r2, [r4, #0]
 8004a46:	3b00      	subs	r3, #0
 8004a48:	bf18      	it	ne
 8004a4a:	2301      	movne	r3, #1
 8004a4c:	0692      	lsls	r2, r2, #26
 8004a4e:	d42b      	bmi.n	8004aa8 <_printf_common+0xb0>
 8004a50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004a54:	4641      	mov	r1, r8
 8004a56:	4638      	mov	r0, r7
 8004a58:	47c8      	blx	r9
 8004a5a:	3001      	adds	r0, #1
 8004a5c:	d01e      	beq.n	8004a9c <_printf_common+0xa4>
 8004a5e:	6823      	ldr	r3, [r4, #0]
 8004a60:	6922      	ldr	r2, [r4, #16]
 8004a62:	f003 0306 	and.w	r3, r3, #6
 8004a66:	2b04      	cmp	r3, #4
 8004a68:	bf02      	ittt	eq
 8004a6a:	68e5      	ldreq	r5, [r4, #12]
 8004a6c:	6833      	ldreq	r3, [r6, #0]
 8004a6e:	1aed      	subeq	r5, r5, r3
 8004a70:	68a3      	ldr	r3, [r4, #8]
 8004a72:	bf0c      	ite	eq
 8004a74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a78:	2500      	movne	r5, #0
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	bfc4      	itt	gt
 8004a7e:	1a9b      	subgt	r3, r3, r2
 8004a80:	18ed      	addgt	r5, r5, r3
 8004a82:	2600      	movs	r6, #0
 8004a84:	341a      	adds	r4, #26
 8004a86:	42b5      	cmp	r5, r6
 8004a88:	d11a      	bne.n	8004ac0 <_printf_common+0xc8>
 8004a8a:	2000      	movs	r0, #0
 8004a8c:	e008      	b.n	8004aa0 <_printf_common+0xa8>
 8004a8e:	2301      	movs	r3, #1
 8004a90:	4652      	mov	r2, sl
 8004a92:	4641      	mov	r1, r8
 8004a94:	4638      	mov	r0, r7
 8004a96:	47c8      	blx	r9
 8004a98:	3001      	adds	r0, #1
 8004a9a:	d103      	bne.n	8004aa4 <_printf_common+0xac>
 8004a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8004aa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004aa4:	3501      	adds	r5, #1
 8004aa6:	e7c6      	b.n	8004a36 <_printf_common+0x3e>
 8004aa8:	18e1      	adds	r1, r4, r3
 8004aaa:	1c5a      	adds	r2, r3, #1
 8004aac:	2030      	movs	r0, #48	@ 0x30
 8004aae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004ab2:	4422      	add	r2, r4
 8004ab4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004ab8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004abc:	3302      	adds	r3, #2
 8004abe:	e7c7      	b.n	8004a50 <_printf_common+0x58>
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	4622      	mov	r2, r4
 8004ac4:	4641      	mov	r1, r8
 8004ac6:	4638      	mov	r0, r7
 8004ac8:	47c8      	blx	r9
 8004aca:	3001      	adds	r0, #1
 8004acc:	d0e6      	beq.n	8004a9c <_printf_common+0xa4>
 8004ace:	3601      	adds	r6, #1
 8004ad0:	e7d9      	b.n	8004a86 <_printf_common+0x8e>
	...

08004ad4 <_printf_i>:
 8004ad4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ad8:	7e0f      	ldrb	r7, [r1, #24]
 8004ada:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004adc:	2f78      	cmp	r7, #120	@ 0x78
 8004ade:	4691      	mov	r9, r2
 8004ae0:	4680      	mov	r8, r0
 8004ae2:	460c      	mov	r4, r1
 8004ae4:	469a      	mov	sl, r3
 8004ae6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004aea:	d807      	bhi.n	8004afc <_printf_i+0x28>
 8004aec:	2f62      	cmp	r7, #98	@ 0x62
 8004aee:	d80a      	bhi.n	8004b06 <_printf_i+0x32>
 8004af0:	2f00      	cmp	r7, #0
 8004af2:	f000 80d1 	beq.w	8004c98 <_printf_i+0x1c4>
 8004af6:	2f58      	cmp	r7, #88	@ 0x58
 8004af8:	f000 80b8 	beq.w	8004c6c <_printf_i+0x198>
 8004afc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004b00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004b04:	e03a      	b.n	8004b7c <_printf_i+0xa8>
 8004b06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004b0a:	2b15      	cmp	r3, #21
 8004b0c:	d8f6      	bhi.n	8004afc <_printf_i+0x28>
 8004b0e:	a101      	add	r1, pc, #4	@ (adr r1, 8004b14 <_printf_i+0x40>)
 8004b10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004b14:	08004b6d 	.word	0x08004b6d
 8004b18:	08004b81 	.word	0x08004b81
 8004b1c:	08004afd 	.word	0x08004afd
 8004b20:	08004afd 	.word	0x08004afd
 8004b24:	08004afd 	.word	0x08004afd
 8004b28:	08004afd 	.word	0x08004afd
 8004b2c:	08004b81 	.word	0x08004b81
 8004b30:	08004afd 	.word	0x08004afd
 8004b34:	08004afd 	.word	0x08004afd
 8004b38:	08004afd 	.word	0x08004afd
 8004b3c:	08004afd 	.word	0x08004afd
 8004b40:	08004c7f 	.word	0x08004c7f
 8004b44:	08004bab 	.word	0x08004bab
 8004b48:	08004c39 	.word	0x08004c39
 8004b4c:	08004afd 	.word	0x08004afd
 8004b50:	08004afd 	.word	0x08004afd
 8004b54:	08004ca1 	.word	0x08004ca1
 8004b58:	08004afd 	.word	0x08004afd
 8004b5c:	08004bab 	.word	0x08004bab
 8004b60:	08004afd 	.word	0x08004afd
 8004b64:	08004afd 	.word	0x08004afd
 8004b68:	08004c41 	.word	0x08004c41
 8004b6c:	6833      	ldr	r3, [r6, #0]
 8004b6e:	1d1a      	adds	r2, r3, #4
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	6032      	str	r2, [r6, #0]
 8004b74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004b78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e09c      	b.n	8004cba <_printf_i+0x1e6>
 8004b80:	6833      	ldr	r3, [r6, #0]
 8004b82:	6820      	ldr	r0, [r4, #0]
 8004b84:	1d19      	adds	r1, r3, #4
 8004b86:	6031      	str	r1, [r6, #0]
 8004b88:	0606      	lsls	r6, r0, #24
 8004b8a:	d501      	bpl.n	8004b90 <_printf_i+0xbc>
 8004b8c:	681d      	ldr	r5, [r3, #0]
 8004b8e:	e003      	b.n	8004b98 <_printf_i+0xc4>
 8004b90:	0645      	lsls	r5, r0, #25
 8004b92:	d5fb      	bpl.n	8004b8c <_printf_i+0xb8>
 8004b94:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004b98:	2d00      	cmp	r5, #0
 8004b9a:	da03      	bge.n	8004ba4 <_printf_i+0xd0>
 8004b9c:	232d      	movs	r3, #45	@ 0x2d
 8004b9e:	426d      	negs	r5, r5
 8004ba0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ba4:	4858      	ldr	r0, [pc, #352]	@ (8004d08 <_printf_i+0x234>)
 8004ba6:	230a      	movs	r3, #10
 8004ba8:	e011      	b.n	8004bce <_printf_i+0xfa>
 8004baa:	6821      	ldr	r1, [r4, #0]
 8004bac:	6833      	ldr	r3, [r6, #0]
 8004bae:	0608      	lsls	r0, r1, #24
 8004bb0:	f853 5b04 	ldr.w	r5, [r3], #4
 8004bb4:	d402      	bmi.n	8004bbc <_printf_i+0xe8>
 8004bb6:	0649      	lsls	r1, r1, #25
 8004bb8:	bf48      	it	mi
 8004bba:	b2ad      	uxthmi	r5, r5
 8004bbc:	2f6f      	cmp	r7, #111	@ 0x6f
 8004bbe:	4852      	ldr	r0, [pc, #328]	@ (8004d08 <_printf_i+0x234>)
 8004bc0:	6033      	str	r3, [r6, #0]
 8004bc2:	bf14      	ite	ne
 8004bc4:	230a      	movne	r3, #10
 8004bc6:	2308      	moveq	r3, #8
 8004bc8:	2100      	movs	r1, #0
 8004bca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004bce:	6866      	ldr	r6, [r4, #4]
 8004bd0:	60a6      	str	r6, [r4, #8]
 8004bd2:	2e00      	cmp	r6, #0
 8004bd4:	db05      	blt.n	8004be2 <_printf_i+0x10e>
 8004bd6:	6821      	ldr	r1, [r4, #0]
 8004bd8:	432e      	orrs	r6, r5
 8004bda:	f021 0104 	bic.w	r1, r1, #4
 8004bde:	6021      	str	r1, [r4, #0]
 8004be0:	d04b      	beq.n	8004c7a <_printf_i+0x1a6>
 8004be2:	4616      	mov	r6, r2
 8004be4:	fbb5 f1f3 	udiv	r1, r5, r3
 8004be8:	fb03 5711 	mls	r7, r3, r1, r5
 8004bec:	5dc7      	ldrb	r7, [r0, r7]
 8004bee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004bf2:	462f      	mov	r7, r5
 8004bf4:	42bb      	cmp	r3, r7
 8004bf6:	460d      	mov	r5, r1
 8004bf8:	d9f4      	bls.n	8004be4 <_printf_i+0x110>
 8004bfa:	2b08      	cmp	r3, #8
 8004bfc:	d10b      	bne.n	8004c16 <_printf_i+0x142>
 8004bfe:	6823      	ldr	r3, [r4, #0]
 8004c00:	07df      	lsls	r7, r3, #31
 8004c02:	d508      	bpl.n	8004c16 <_printf_i+0x142>
 8004c04:	6923      	ldr	r3, [r4, #16]
 8004c06:	6861      	ldr	r1, [r4, #4]
 8004c08:	4299      	cmp	r1, r3
 8004c0a:	bfde      	ittt	le
 8004c0c:	2330      	movle	r3, #48	@ 0x30
 8004c0e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004c12:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004c16:	1b92      	subs	r2, r2, r6
 8004c18:	6122      	str	r2, [r4, #16]
 8004c1a:	f8cd a000 	str.w	sl, [sp]
 8004c1e:	464b      	mov	r3, r9
 8004c20:	aa03      	add	r2, sp, #12
 8004c22:	4621      	mov	r1, r4
 8004c24:	4640      	mov	r0, r8
 8004c26:	f7ff fee7 	bl	80049f8 <_printf_common>
 8004c2a:	3001      	adds	r0, #1
 8004c2c:	d14a      	bne.n	8004cc4 <_printf_i+0x1f0>
 8004c2e:	f04f 30ff 	mov.w	r0, #4294967295
 8004c32:	b004      	add	sp, #16
 8004c34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c38:	6823      	ldr	r3, [r4, #0]
 8004c3a:	f043 0320 	orr.w	r3, r3, #32
 8004c3e:	6023      	str	r3, [r4, #0]
 8004c40:	4832      	ldr	r0, [pc, #200]	@ (8004d0c <_printf_i+0x238>)
 8004c42:	2778      	movs	r7, #120	@ 0x78
 8004c44:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004c48:	6823      	ldr	r3, [r4, #0]
 8004c4a:	6831      	ldr	r1, [r6, #0]
 8004c4c:	061f      	lsls	r7, r3, #24
 8004c4e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004c52:	d402      	bmi.n	8004c5a <_printf_i+0x186>
 8004c54:	065f      	lsls	r7, r3, #25
 8004c56:	bf48      	it	mi
 8004c58:	b2ad      	uxthmi	r5, r5
 8004c5a:	6031      	str	r1, [r6, #0]
 8004c5c:	07d9      	lsls	r1, r3, #31
 8004c5e:	bf44      	itt	mi
 8004c60:	f043 0320 	orrmi.w	r3, r3, #32
 8004c64:	6023      	strmi	r3, [r4, #0]
 8004c66:	b11d      	cbz	r5, 8004c70 <_printf_i+0x19c>
 8004c68:	2310      	movs	r3, #16
 8004c6a:	e7ad      	b.n	8004bc8 <_printf_i+0xf4>
 8004c6c:	4826      	ldr	r0, [pc, #152]	@ (8004d08 <_printf_i+0x234>)
 8004c6e:	e7e9      	b.n	8004c44 <_printf_i+0x170>
 8004c70:	6823      	ldr	r3, [r4, #0]
 8004c72:	f023 0320 	bic.w	r3, r3, #32
 8004c76:	6023      	str	r3, [r4, #0]
 8004c78:	e7f6      	b.n	8004c68 <_printf_i+0x194>
 8004c7a:	4616      	mov	r6, r2
 8004c7c:	e7bd      	b.n	8004bfa <_printf_i+0x126>
 8004c7e:	6833      	ldr	r3, [r6, #0]
 8004c80:	6825      	ldr	r5, [r4, #0]
 8004c82:	6961      	ldr	r1, [r4, #20]
 8004c84:	1d18      	adds	r0, r3, #4
 8004c86:	6030      	str	r0, [r6, #0]
 8004c88:	062e      	lsls	r6, r5, #24
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	d501      	bpl.n	8004c92 <_printf_i+0x1be>
 8004c8e:	6019      	str	r1, [r3, #0]
 8004c90:	e002      	b.n	8004c98 <_printf_i+0x1c4>
 8004c92:	0668      	lsls	r0, r5, #25
 8004c94:	d5fb      	bpl.n	8004c8e <_printf_i+0x1ba>
 8004c96:	8019      	strh	r1, [r3, #0]
 8004c98:	2300      	movs	r3, #0
 8004c9a:	6123      	str	r3, [r4, #16]
 8004c9c:	4616      	mov	r6, r2
 8004c9e:	e7bc      	b.n	8004c1a <_printf_i+0x146>
 8004ca0:	6833      	ldr	r3, [r6, #0]
 8004ca2:	1d1a      	adds	r2, r3, #4
 8004ca4:	6032      	str	r2, [r6, #0]
 8004ca6:	681e      	ldr	r6, [r3, #0]
 8004ca8:	6862      	ldr	r2, [r4, #4]
 8004caa:	2100      	movs	r1, #0
 8004cac:	4630      	mov	r0, r6
 8004cae:	f7fb faaf 	bl	8000210 <memchr>
 8004cb2:	b108      	cbz	r0, 8004cb8 <_printf_i+0x1e4>
 8004cb4:	1b80      	subs	r0, r0, r6
 8004cb6:	6060      	str	r0, [r4, #4]
 8004cb8:	6863      	ldr	r3, [r4, #4]
 8004cba:	6123      	str	r3, [r4, #16]
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004cc2:	e7aa      	b.n	8004c1a <_printf_i+0x146>
 8004cc4:	6923      	ldr	r3, [r4, #16]
 8004cc6:	4632      	mov	r2, r6
 8004cc8:	4649      	mov	r1, r9
 8004cca:	4640      	mov	r0, r8
 8004ccc:	47d0      	blx	sl
 8004cce:	3001      	adds	r0, #1
 8004cd0:	d0ad      	beq.n	8004c2e <_printf_i+0x15a>
 8004cd2:	6823      	ldr	r3, [r4, #0]
 8004cd4:	079b      	lsls	r3, r3, #30
 8004cd6:	d413      	bmi.n	8004d00 <_printf_i+0x22c>
 8004cd8:	68e0      	ldr	r0, [r4, #12]
 8004cda:	9b03      	ldr	r3, [sp, #12]
 8004cdc:	4298      	cmp	r0, r3
 8004cde:	bfb8      	it	lt
 8004ce0:	4618      	movlt	r0, r3
 8004ce2:	e7a6      	b.n	8004c32 <_printf_i+0x15e>
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	4632      	mov	r2, r6
 8004ce8:	4649      	mov	r1, r9
 8004cea:	4640      	mov	r0, r8
 8004cec:	47d0      	blx	sl
 8004cee:	3001      	adds	r0, #1
 8004cf0:	d09d      	beq.n	8004c2e <_printf_i+0x15a>
 8004cf2:	3501      	adds	r5, #1
 8004cf4:	68e3      	ldr	r3, [r4, #12]
 8004cf6:	9903      	ldr	r1, [sp, #12]
 8004cf8:	1a5b      	subs	r3, r3, r1
 8004cfa:	42ab      	cmp	r3, r5
 8004cfc:	dcf2      	bgt.n	8004ce4 <_printf_i+0x210>
 8004cfe:	e7eb      	b.n	8004cd8 <_printf_i+0x204>
 8004d00:	2500      	movs	r5, #0
 8004d02:	f104 0619 	add.w	r6, r4, #25
 8004d06:	e7f5      	b.n	8004cf4 <_printf_i+0x220>
 8004d08:	08004f0d 	.word	0x08004f0d
 8004d0c:	08004f1e 	.word	0x08004f1e

08004d10 <memmove>:
 8004d10:	4288      	cmp	r0, r1
 8004d12:	b510      	push	{r4, lr}
 8004d14:	eb01 0402 	add.w	r4, r1, r2
 8004d18:	d902      	bls.n	8004d20 <memmove+0x10>
 8004d1a:	4284      	cmp	r4, r0
 8004d1c:	4623      	mov	r3, r4
 8004d1e:	d807      	bhi.n	8004d30 <memmove+0x20>
 8004d20:	1e43      	subs	r3, r0, #1
 8004d22:	42a1      	cmp	r1, r4
 8004d24:	d008      	beq.n	8004d38 <memmove+0x28>
 8004d26:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004d2e:	e7f8      	b.n	8004d22 <memmove+0x12>
 8004d30:	4402      	add	r2, r0
 8004d32:	4601      	mov	r1, r0
 8004d34:	428a      	cmp	r2, r1
 8004d36:	d100      	bne.n	8004d3a <memmove+0x2a>
 8004d38:	bd10      	pop	{r4, pc}
 8004d3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004d3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004d42:	e7f7      	b.n	8004d34 <memmove+0x24>

08004d44 <_sbrk_r>:
 8004d44:	b538      	push	{r3, r4, r5, lr}
 8004d46:	4d06      	ldr	r5, [pc, #24]	@ (8004d60 <_sbrk_r+0x1c>)
 8004d48:	2300      	movs	r3, #0
 8004d4a:	4604      	mov	r4, r0
 8004d4c:	4608      	mov	r0, r1
 8004d4e:	602b      	str	r3, [r5, #0]
 8004d50:	f7fc fc74 	bl	800163c <_sbrk>
 8004d54:	1c43      	adds	r3, r0, #1
 8004d56:	d102      	bne.n	8004d5e <_sbrk_r+0x1a>
 8004d58:	682b      	ldr	r3, [r5, #0]
 8004d5a:	b103      	cbz	r3, 8004d5e <_sbrk_r+0x1a>
 8004d5c:	6023      	str	r3, [r4, #0]
 8004d5e:	bd38      	pop	{r3, r4, r5, pc}
 8004d60:	200002d4 	.word	0x200002d4

08004d64 <_realloc_r>:
 8004d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d68:	4607      	mov	r7, r0
 8004d6a:	4614      	mov	r4, r2
 8004d6c:	460d      	mov	r5, r1
 8004d6e:	b921      	cbnz	r1, 8004d7a <_realloc_r+0x16>
 8004d70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d74:	4611      	mov	r1, r2
 8004d76:	f7ff bc5b 	b.w	8004630 <_malloc_r>
 8004d7a:	b92a      	cbnz	r2, 8004d88 <_realloc_r+0x24>
 8004d7c:	f7ff fbec 	bl	8004558 <_free_r>
 8004d80:	4625      	mov	r5, r4
 8004d82:	4628      	mov	r0, r5
 8004d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d88:	f000 f81a 	bl	8004dc0 <_malloc_usable_size_r>
 8004d8c:	4284      	cmp	r4, r0
 8004d8e:	4606      	mov	r6, r0
 8004d90:	d802      	bhi.n	8004d98 <_realloc_r+0x34>
 8004d92:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004d96:	d8f4      	bhi.n	8004d82 <_realloc_r+0x1e>
 8004d98:	4621      	mov	r1, r4
 8004d9a:	4638      	mov	r0, r7
 8004d9c:	f7ff fc48 	bl	8004630 <_malloc_r>
 8004da0:	4680      	mov	r8, r0
 8004da2:	b908      	cbnz	r0, 8004da8 <_realloc_r+0x44>
 8004da4:	4645      	mov	r5, r8
 8004da6:	e7ec      	b.n	8004d82 <_realloc_r+0x1e>
 8004da8:	42b4      	cmp	r4, r6
 8004daa:	4622      	mov	r2, r4
 8004dac:	4629      	mov	r1, r5
 8004dae:	bf28      	it	cs
 8004db0:	4632      	movcs	r2, r6
 8004db2:	f7ff fbc3 	bl	800453c <memcpy>
 8004db6:	4629      	mov	r1, r5
 8004db8:	4638      	mov	r0, r7
 8004dba:	f7ff fbcd 	bl	8004558 <_free_r>
 8004dbe:	e7f1      	b.n	8004da4 <_realloc_r+0x40>

08004dc0 <_malloc_usable_size_r>:
 8004dc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004dc4:	1f18      	subs	r0, r3, #4
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	bfbc      	itt	lt
 8004dca:	580b      	ldrlt	r3, [r1, r0]
 8004dcc:	18c0      	addlt	r0, r0, r3
 8004dce:	4770      	bx	lr

08004dd0 <_init>:
 8004dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dd2:	bf00      	nop
 8004dd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dd6:	bc08      	pop	{r3}
 8004dd8:	469e      	mov	lr, r3
 8004dda:	4770      	bx	lr

08004ddc <_fini>:
 8004ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dde:	bf00      	nop
 8004de0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004de2:	bc08      	pop	{r3}
 8004de4:	469e      	mov	lr, r3
 8004de6:	4770      	bx	lr
