Classic Timing Analyzer report for SRAM_TEST
Tue Apr 02 20:36:02 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
  7. Clock Setup: 'CLOCK_50'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
 10. Clock Hold: 'CLOCK_50'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Ignored Timing Assignments
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Type                                                        ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                         ; To                                                                                                           ; From Clock                                   ; To Clock                                     ; Failed Paths ;
+-------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Worst-case tsu                                              ; N/A       ; None                              ; 7.434 ns                         ; ENET_DATA[9]                                                                                                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[9]                                        ; --                                           ; CLOCK_50                                     ; 0            ;
; Worst-case tco                                              ; N/A       ; None                              ; 7.131 ns                         ; system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out             ; ENET_RST_N                                                                                                   ; CLOCK_50                                     ; --                                           ; 0            ;
; Worst-case tpd                                              ; N/A       ; None                              ; 2.612 ns                         ; altera_internal_jtag~TDO                                                                                     ; altera_reserved_tdo                                                                                          ; --                                           ; --                                           ; 0            ;
; Worst-case th                                               ; N/A       ; None                              ; 1.633 ns                         ; altera_internal_jtag~TMSUTAP                                                                                 ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                    ; --                                           ; altera_internal_jtag~TCKUTAP                 ; 0            ;
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1' ; -3.022 ns ; 100.00 MHz ( period = 10.000 ns ) ; 62.33 MHz ( period = 16.044 ns ) ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12]                ; system0:u0|cpu:the_cpu|A_slow_inst_result[12]                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 64           ;
; Clock Setup: 'CLOCK_50'                                     ; 1.146 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request        ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50                                     ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                 ; N/A       ; None                              ; 115.82 MHz ( period = 8.634 ns ) ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                             ; sld_hub:sld_hub_inst|tdo                                                                                     ; altera_internal_jtag~TCKUTAP                 ; altera_internal_jtag~TCKUTAP                 ; 0            ;
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'  ; 0.391 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0            ;
; Clock Hold: 'CLOCK_50'                                      ; 0.391 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                          ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                          ; CLOCK_50                                     ; CLOCK_50                                     ; 0            ;
; Total number of failed paths                                ;           ;                                   ;                                  ;                                                                                                              ;                                                                                                              ;                                              ;                                              ; 64           ;
+-------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                      ;
+---------------------------------------------------------------------+--------------------+------------------------+-------------------------+-----------------+
; Option                                                              ; Setting            ; From                   ; To                      ; Entity Name     ;
+---------------------------------------------------------------------+--------------------+------------------------+-------------------------+-----------------+
; Device Name                                                         ; EP2C35F672C6       ;                        ;                         ;                 ;
; Timing Models                                                       ; Final              ;                        ;                         ;                 ;
; Default hold multicycle                                             ; Same as Multicycle ;                        ;                         ;                 ;
; Cut paths between unrelated clock domains                           ; On                 ;                        ;                         ;                 ;
; Cut off read during write signal paths                              ; On                 ;                        ;                         ;                 ;
; Cut off feedback from I/O pins                                      ; On                 ;                        ;                         ;                 ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                        ;                         ;                 ;
; Ignore Clock Settings                                               ; Off                ;                        ;                         ;                 ;
; Analyze latches as synchronous elements                             ; On                 ;                        ;                         ;                 ;
; Enable Recovery/Removal analysis                                    ; Off                ;                        ;                         ;                 ;
; Enable Clock Latency                                                ; Off                ;                        ;                         ;                 ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                        ;                         ;                 ;
; Minimum Core Junction Temperature                                   ; 0                  ;                        ;                         ;                 ;
; Maximum Core Junction Temperature                                   ; 85                 ;                        ;                         ;                 ;
; Number of source nodes to report per destination node               ; 10                 ;                        ;                         ;                 ;
; Number of destination nodes to report                               ; 10                 ;                        ;                         ;                 ;
; Number of paths to report                                           ; 200                ;                        ;                         ;                 ;
; Report Minimum Timing Checks                                        ; Off                ;                        ;                         ;                 ;
; Use Fast Timing Models                                              ; Off                ;                        ;                         ;                 ;
; Report IO Paths Separately                                          ; Off                ;                        ;                         ;                 ;
; Perform Multicorner Analysis                                        ; On                 ;                        ;                         ;                 ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                        ;                         ;                 ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                        ;                         ;                 ;
; Output I/O Timing Endpoint                                          ; Near End           ;                        ;                         ;                 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[0]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[0]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[10]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[10]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[11]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[11]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[12]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[12]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[13]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[13]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[14]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[14]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[15]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[15]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[1]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[1]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[2]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[2]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[3]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[3]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[4]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[4]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[5]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[5]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[6]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[6]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[7]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[7]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[8]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[8]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[9]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[9]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[10]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[11]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[12]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[13]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[14]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[15]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[16]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[17]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[18]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[19]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[1]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[20]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[21]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[22]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[2]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[3]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[4]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[5]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[6]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[7]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[8]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[9]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_byteenable_d1[0] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_byteenable_d1[1] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[0]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[10] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[11] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[12] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[13] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[14] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[15] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[1]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[2]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[3]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[4]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[5]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[6]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[7]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[8]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[9]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[0]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[0]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[10]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[10]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[11]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[11]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[12]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[12]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[13]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[13]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[14]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[14]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[15]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[15]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[1]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[1]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[2]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[2]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[3]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[3]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[4]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[4]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[5]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[5]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[6]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[6]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[7]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[7]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[8]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[8]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[9]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[9]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[10]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[11]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[12]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[13]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[14]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[15]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[16]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[17]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[18]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[19]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[1]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[20]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[21]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[22]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[2]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[3]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[4]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[5]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[6]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[7]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[8]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[9]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_byteenable_d1[0] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_byteenable_d1[1] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[0]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[10] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[11] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[12] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[13] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[14] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[15] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[1]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[2]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[3]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[4]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[5]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[6]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[7]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[8]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[9]  ; *                       ; system0_clock_1 ;
+---------------------------------------------------------------------+--------------------+------------------------+-------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                               ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 1                     ; 1                   ; -5.358 ns ;              ;
; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 2                     ; 1                   ; -2.358 ns ;              ;
; CLOCK_50                                     ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~TCKUTAP                 ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                          ; To                                            ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -3.022 ns                               ; 62.33 MHz ( period = 16.044 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] ; system0:u0|cpu:the_cpu|A_slow_inst_result[12] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.624 ns                 ; 2.398 ns                ;
; -2.834 ns                               ; 63.82 MHz ( period = 15.668 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[0]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[0]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.642 ns                 ; 2.192 ns                ;
; -2.823 ns                               ; 63.91 MHz ( period = 15.646 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[15] ; system0:u0|cpu:the_cpu|A_slow_inst_result[15] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.610 ns                 ; 2.213 ns                ;
; -2.801 ns                               ; 64.09 MHz ( period = 15.602 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[10] ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.604 ns                 ; 2.197 ns                ;
; -2.741 ns                               ; 64.59 MHz ( period = 15.482 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[23] ; system0:u0|cpu:the_cpu|A_slow_inst_result[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.627 ns                 ; 2.114 ns                ;
; -2.625 ns                               ; 65.57 MHz ( period = 15.250 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[26] ; system0:u0|cpu:the_cpu|A_slow_inst_result[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.628 ns                 ; 1.997 ns                ;
; -2.620 ns                               ; 65.62 MHz ( period = 15.240 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[27] ; system0:u0|cpu:the_cpu|A_slow_inst_result[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.618 ns                 ; 2.002 ns                ;
; -2.569 ns                               ; 66.06 MHz ( period = 15.138 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[2]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.640 ns                 ; 1.929 ns                ;
; -2.492 ns                               ; 66.74 MHz ( period = 14.984 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] ; system0:u0|cpu:the_cpu|d_readdata_d1[12]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.624 ns                 ; 1.868 ns                ;
; -2.463 ns                               ; 67.00 MHz ( period = 14.926 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[4]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[4]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.625 ns                 ; 1.838 ns                ;
; -2.440 ns                               ; 67.20 MHz ( period = 14.880 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[0]  ; system0:u0|cpu:the_cpu|d_readdata_d1[0]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.642 ns                 ; 1.798 ns                ;
; -2.429 ns                               ; 67.30 MHz ( period = 14.858 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[28] ; system0:u0|cpu:the_cpu|A_slow_inst_result[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.609 ns                 ; 1.820 ns                ;
; -2.427 ns                               ; 67.32 MHz ( period = 14.854 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] ; system0:u0|cpu:the_cpu|A_slow_inst_result[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.608 ns                 ; 1.819 ns                ;
; -2.425 ns                               ; 67.34 MHz ( period = 14.850 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] ; system0:u0|cpu:the_cpu|A_slow_inst_result[13] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.597 ns                 ; 1.828 ns                ;
; -2.423 ns                               ; 67.36 MHz ( period = 14.846 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[24] ; system0:u0|cpu:the_cpu|A_slow_inst_result[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.614 ns                 ; 1.809 ns                ;
; -2.407 ns                               ; 67.50 MHz ( period = 14.814 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] ; system0:u0|cpu:the_cpu|A_slow_inst_result[14] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.603 ns                 ; 1.804 ns                ;
; -2.406 ns                               ; 67.51 MHz ( period = 14.812 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[11] ; system0:u0|cpu:the_cpu|A_slow_inst_result[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.610 ns                 ; 1.796 ns                ;
; -2.405 ns                               ; 67.52 MHz ( period = 14.810 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[9]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.604 ns                 ; 1.801 ns                ;
; -2.398 ns                               ; 67.59 MHz ( period = 14.796 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[8]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[8]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.603 ns                 ; 1.795 ns                ;
; -2.386 ns                               ; 67.70 MHz ( period = 14.772 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[17] ; system0:u0|cpu:the_cpu|A_slow_inst_result[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.626 ns                 ; 1.760 ns                ;
; -2.302 ns                               ; 68.47 MHz ( period = 14.604 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[7]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[7]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.623 ns                 ; 1.679 ns                ;
; -2.300 ns                               ; 68.49 MHz ( period = 14.600 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[3]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[3]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.624 ns                 ; 1.676 ns                ;
; -2.298 ns                               ; 68.51 MHz ( period = 14.596 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[5]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[5]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.620 ns                 ; 1.678 ns                ;
; -2.297 ns                               ; 68.52 MHz ( period = 14.594 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[6]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[6]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.617 ns                 ; 1.680 ns                ;
; -2.294 ns                               ; 68.55 MHz ( period = 14.588 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[15] ; system0:u0|cpu:the_cpu|d_readdata_d1[15]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.610 ns                 ; 1.684 ns                ;
; -2.288 ns                               ; 68.61 MHz ( period = 14.576 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[1]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.618 ns                 ; 1.670 ns                ;
; -2.267 ns                               ; 68.80 MHz ( period = 14.534 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[10] ; system0:u0|cpu:the_cpu|d_readdata_d1[10]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.604 ns                 ; 1.663 ns                ;
; -2.186 ns                               ; 69.58 MHz ( period = 14.372 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[25] ; system0:u0|cpu:the_cpu|A_slow_inst_result[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.627 ns                 ; 1.559 ns                ;
; -2.179 ns                               ; 69.65 MHz ( period = 14.358 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[22] ; system0:u0|cpu:the_cpu|A_slow_inst_result[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.628 ns                 ; 1.551 ns                ;
; -2.087 ns                               ; 70.55 MHz ( period = 14.174 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[27] ; system0:u0|cpu:the_cpu|d_readdata_d1[27]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.618 ns                 ; 1.469 ns                ;
; -2.087 ns                               ; 70.55 MHz ( period = 14.174 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[26] ; system0:u0|cpu:the_cpu|d_readdata_d1[26]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.628 ns                 ; 1.459 ns                ;
; -2.062 ns                               ; 70.80 MHz ( period = 14.124 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[4]  ; system0:u0|cpu:the_cpu|d_readdata_d1[4]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.625 ns                 ; 1.437 ns                ;
; -2.054 ns                               ; 70.88 MHz ( period = 14.108 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[23] ; system0:u0|cpu:the_cpu|d_readdata_d1[23]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.627 ns                 ; 1.427 ns                ;
; -2.053 ns                               ; 70.89 MHz ( period = 14.106 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[19] ; system0:u0|cpu:the_cpu|A_slow_inst_result[19] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.629 ns                 ; 1.424 ns                ;
; -2.051 ns                               ; 70.91 MHz ( period = 14.102 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] ; system0:u0|cpu:the_cpu|A_slow_inst_result[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.627 ns                 ; 1.424 ns                ;
; -2.048 ns                               ; 70.94 MHz ( period = 14.096 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[29] ; system0:u0|cpu:the_cpu|A_slow_inst_result[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.628 ns                 ; 1.420 ns                ;
; -2.044 ns                               ; 70.98 MHz ( period = 14.088 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[2]  ; system0:u0|cpu:the_cpu|d_readdata_d1[2]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.640 ns                 ; 1.404 ns                ;
; -2.040 ns                               ; 71.02 MHz ( period = 14.080 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[20] ; system0:u0|cpu:the_cpu|A_slow_inst_result[20] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.613 ns                 ; 1.427 ns                ;
; -2.039 ns                               ; 71.03 MHz ( period = 14.078 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[31] ; system0:u0|cpu:the_cpu|A_slow_inst_result[31] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.613 ns                 ; 1.426 ns                ;
; -2.035 ns                               ; 71.07 MHz ( period = 14.070 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[21] ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.619 ns                 ; 1.416 ns                ;
; -2.034 ns                               ; 71.08 MHz ( period = 14.068 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[18] ; system0:u0|cpu:the_cpu|A_slow_inst_result[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.615 ns                 ; 1.419 ns                ;
; -1.905 ns                               ; 72.41 MHz ( period = 13.810 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[3]  ; system0:u0|cpu:the_cpu|d_readdata_d1[3]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.624 ns                 ; 1.281 ns                ;
; -1.903 ns                               ; 72.43 MHz ( period = 13.806 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[6]  ; system0:u0|cpu:the_cpu|d_readdata_d1[6]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.617 ns                 ; 1.286 ns                ;
; -1.902 ns                               ; 72.44 MHz ( period = 13.804 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[7]  ; system0:u0|cpu:the_cpu|d_readdata_d1[7]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.623 ns                 ; 1.279 ns                ;
; -1.898 ns                               ; 72.48 MHz ( period = 13.796 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[1]  ; system0:u0|cpu:the_cpu|d_readdata_d1[1]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.618 ns                 ; 1.280 ns                ;
; -1.897 ns                               ; 72.50 MHz ( period = 13.794 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[5]  ; system0:u0|cpu:the_cpu|d_readdata_d1[5]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.620 ns                 ; 1.277 ns                ;
; -1.895 ns                               ; 72.52 MHz ( period = 13.790 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[28] ; system0:u0|cpu:the_cpu|d_readdata_d1[28]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.609 ns                 ; 1.286 ns                ;
; -1.890 ns                               ; 72.57 MHz ( period = 13.780 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] ; system0:u0|cpu:the_cpu|d_readdata_d1[13]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.597 ns                 ; 1.293 ns                ;
; -1.890 ns                               ; 72.57 MHz ( period = 13.780 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[24] ; system0:u0|cpu:the_cpu|d_readdata_d1[24]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.614 ns                 ; 1.276 ns                ;
; -1.889 ns                               ; 72.58 MHz ( period = 13.778 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] ; system0:u0|cpu:the_cpu|d_readdata_d1[30]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.608 ns                 ; 1.281 ns                ;
; -1.877 ns                               ; 72.71 MHz ( period = 13.754 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[11] ; system0:u0|cpu:the_cpu|d_readdata_d1[11]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.610 ns                 ; 1.267 ns                ;
; -1.874 ns                               ; 72.74 MHz ( period = 13.748 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[9]  ; system0:u0|cpu:the_cpu|d_readdata_d1[9]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.604 ns                 ; 1.270 ns                ;
; -1.872 ns                               ; 72.76 MHz ( period = 13.744 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] ; system0:u0|cpu:the_cpu|d_readdata_d1[14]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.603 ns                 ; 1.269 ns                ;
; -1.864 ns                               ; 72.84 MHz ( period = 13.728 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[8]  ; system0:u0|cpu:the_cpu|d_readdata_d1[8]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.603 ns                 ; 1.261 ns                ;
; -1.651 ns                               ; 75.18 MHz ( period = 13.302 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[25] ; system0:u0|cpu:the_cpu|d_readdata_d1[25]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.627 ns                 ; 1.024 ns                ;
; -1.645 ns                               ; 75.24 MHz ( period = 13.290 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[17] ; system0:u0|cpu:the_cpu|d_readdata_d1[17]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.626 ns                 ; 1.019 ns                ;
; -1.644 ns                               ; 75.26 MHz ( period = 13.288 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[22] ; system0:u0|cpu:the_cpu|d_readdata_d1[22]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.628 ns                 ; 1.016 ns                ;
; -1.520 ns                               ; 76.69 MHz ( period = 13.040 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[19] ; system0:u0|cpu:the_cpu|d_readdata_d1[19]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.629 ns                 ; 0.891 ns                ;
; -1.505 ns                               ; 76.86 MHz ( period = 13.010 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[31] ; system0:u0|cpu:the_cpu|d_readdata_d1[31]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.613 ns                 ; 0.892 ns                ;
; -1.505 ns                               ; 76.86 MHz ( period = 13.010 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[29] ; system0:u0|cpu:the_cpu|d_readdata_d1[29]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.628 ns                 ; 0.877 ns                ;
; -1.505 ns                               ; 76.86 MHz ( period = 13.010 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] ; system0:u0|cpu:the_cpu|d_readdata_d1[16]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.627 ns                 ; 0.878 ns                ;
; -1.505 ns                               ; 76.86 MHz ( period = 13.010 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[21] ; system0:u0|cpu:the_cpu|d_readdata_d1[21]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.619 ns                 ; 0.886 ns                ;
; -1.498 ns                               ; 76.95 MHz ( period = 12.996 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[18] ; system0:u0|cpu:the_cpu|d_readdata_d1[18]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.615 ns                 ; 0.883 ns                ;
; -1.497 ns                               ; 76.96 MHz ( period = 12.994 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[20] ; system0:u0|cpu:the_cpu|d_readdata_d1[20]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -0.613 ns                 ; 0.884 ns                ;
; 0.335 ns                                ; 103.47 MHz ( period = 9.665 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[3]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 9.432 ns                ;
; 0.339 ns                                ; 103.51 MHz ( period = 9.661 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[12]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.763 ns                  ; 9.424 ns                ;
; 0.481 ns                                ; 105.05 MHz ( period = 9.519 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[2]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.770 ns                  ; 9.289 ns                ;
; 0.511 ns                                ; 105.39 MHz ( period = 9.489 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[5]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 9.256 ns                ;
; 0.550 ns                                ; 105.82 MHz ( period = 9.450 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.208 ns                ;
; 0.571 ns                                ; 106.06 MHz ( period = 9.429 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[6]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 9.196 ns                ;
; 0.590 ns                                ; 106.27 MHz ( period = 9.410 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.168 ns                ;
; 0.593 ns                                ; 106.30 MHz ( period = 9.407 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[1]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.770 ns                  ; 9.177 ns                ;
; 0.608 ns                                ; 106.47 MHz ( period = 9.392 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[3]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.796 ns                  ; 9.188 ns                ;
; 0.612 ns                                ; 106.52 MHz ( period = 9.388 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[12]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 9.180 ns                ;
; 0.616 ns                                ; 106.56 MHz ( period = 9.384 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[4]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 9.151 ns                ;
; 0.646 ns                                ; 106.91 MHz ( period = 9.354 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[8]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 9.121 ns                ;
; 0.666 ns                                ; 107.14 MHz ( period = 9.334 ns )                    ; system0:u0|cpu:the_cpu|i_read                                                                 ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.761 ns                  ; 9.095 ns                ;
; 0.674 ns                                ; 107.23 MHz ( period = 9.326 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[10]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 9.093 ns                ;
; 0.681 ns                                ; 107.31 MHz ( period = 9.319 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[3]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 9.120 ns                ;
; 0.685 ns                                ; 107.35 MHz ( period = 9.315 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[12]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.797 ns                  ; 9.112 ns                ;
; 0.754 ns                                ; 108.15 MHz ( period = 9.246 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[2]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.799 ns                  ; 9.045 ns                ;
; 0.784 ns                                ; 108.51 MHz ( period = 9.216 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[5]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.796 ns                  ; 9.012 ns                ;
; 0.804 ns                                ; 108.74 MHz ( period = 9.196 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[3]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.799 ns                  ; 8.995 ns                ;
; 0.808 ns                                ; 108.79 MHz ( period = 9.192 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[12]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 8.987 ns                ;
; 0.817 ns                                ; 108.90 MHz ( period = 9.183 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.941 ns                ;
; 0.820 ns                                ; 108.93 MHz ( period = 9.180 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[3]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 8.972 ns                ;
; 0.823 ns                                ; 108.97 MHz ( period = 9.177 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.964 ns                ;
; 0.824 ns                                ; 108.98 MHz ( period = 9.176 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[12]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.788 ns                  ; 8.964 ns                ;
; 0.827 ns                                ; 109.02 MHz ( period = 9.173 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[2]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.804 ns                  ; 8.977 ns                ;
; 0.830 ns                                ; 109.05 MHz ( period = 9.170 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[21]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.928 ns                ;
; 0.831 ns                                ; 109.06 MHz ( period = 9.169 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[7]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 8.936 ns                ;
; 0.844 ns                                ; 109.22 MHz ( period = 9.156 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[6]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.796 ns                  ; 8.952 ns                ;
; 0.851 ns                                ; 109.30 MHz ( period = 9.149 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.907 ns                ;
; 0.857 ns                                ; 109.37 MHz ( period = 9.143 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[5]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 8.944 ns                ;
; 0.860 ns                                ; 109.41 MHz ( period = 9.140 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[3]                                                         ; system0:u0|cpu:the_cpu|d_readdata_d1[2]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 8.907 ns                ;
; 0.863 ns                                ; 109.45 MHz ( period = 9.137 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.924 ns                ;
; 0.864 ns                                ; 109.46 MHz ( period = 9.136 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[12]                                                        ; system0:u0|cpu:the_cpu|d_readdata_d1[2]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.763 ns                  ; 8.899 ns                ;
; 0.866 ns                                ; 109.48 MHz ( period = 9.134 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[1]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.799 ns                  ; 8.933 ns                ;
; 0.874 ns                                ; 109.58 MHz ( period = 9.126 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.884 ns                ;
; 0.889 ns                                ; 109.76 MHz ( period = 9.111 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[4]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.796 ns                  ; 8.907 ns                ;
; 0.889 ns                                ; 109.76 MHz ( period = 9.111 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_line[6]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.768 ns                  ; 8.879 ns                ;
; 0.896 ns                                ; 109.84 MHz ( period = 9.104 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 8.896 ns                ;
; 0.897 ns                                ; 109.85 MHz ( period = 9.103 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[3]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.799 ns                  ; 8.902 ns                ;
; 0.897 ns                                ; 109.85 MHz ( period = 9.103 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[0]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.763 ns                  ; 8.866 ns                ;
; 0.901 ns                                ; 109.90 MHz ( period = 9.099 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[12]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 8.894 ns                ;
; 0.908 ns                                ; 109.99 MHz ( period = 9.092 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[9]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 8.859 ns                ;
; 0.916 ns                                ; 110.08 MHz ( period = 9.084 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[3]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.791 ns                  ; 8.875 ns                ;
; 0.917 ns                                ; 110.10 MHz ( period = 9.083 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[6]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 8.884 ns                ;
; 0.919 ns                                ; 110.12 MHz ( period = 9.081 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[8]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.796 ns                  ; 8.877 ns                ;
; 0.920 ns                                ; 110.13 MHz ( period = 9.080 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[12]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.867 ns                ;
; 0.936 ns                                ; 110.33 MHz ( period = 9.064 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 8.856 ns                ;
; 0.939 ns                                ; 110.36 MHz ( period = 9.061 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[1]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.804 ns                  ; 8.865 ns                ;
; 0.939 ns                                ; 110.36 MHz ( period = 9.061 ns )                    ; system0:u0|cpu:the_cpu|i_read                                                                 ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.790 ns                  ; 8.851 ns                ;
; 0.947 ns                                ; 110.46 MHz ( period = 9.053 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[10]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.796 ns                  ; 8.849 ns                ;
; 0.950 ns                                ; 110.50 MHz ( period = 9.050 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[2]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.802 ns                  ; 8.852 ns                ;
; 0.957 ns                                ; 110.58 MHz ( period = 9.043 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[3]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 8.835 ns                ;
; 0.960 ns                                ; 110.62 MHz ( period = 9.040 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.798 ns                ;
; 0.961 ns                                ; 110.63 MHz ( period = 9.039 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[12]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.788 ns                  ; 8.827 ns                ;
; 0.962 ns                                ; 110.64 MHz ( period = 9.038 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[4]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 8.839 ns                ;
; 0.966 ns                                ; 110.69 MHz ( period = 9.034 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[2]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 8.829 ns                ;
; 0.974 ns                                ; 110.79 MHz ( period = 9.026 ns )                    ; system0:u0|cpu:the_cpu|E_src2[0]                                                              ; system0:u0|cpu:the_cpu|E_src2[0]              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 8.812 ns                ;
; 0.980 ns                                ; 110.86 MHz ( period = 9.020 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[5]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.799 ns                  ; 8.819 ns                ;
; 0.992 ns                                ; 111.01 MHz ( period = 9.008 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[8]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 8.809 ns                ;
; 0.992 ns                                ; 111.01 MHz ( period = 9.008 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.766 ns                ;
; 0.996 ns                                ; 111.06 MHz ( period = 9.004 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[5]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 8.796 ns                ;
; 1.006 ns                                ; 111.19 MHz ( period = 8.994 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[2]                                                         ; system0:u0|cpu:the_cpu|d_readdata_d1[2]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.770 ns                  ; 8.764 ns                ;
; 1.008 ns                                ; 111.21 MHz ( period = 8.992 ns )                    ; system0:u0|cpu:the_cpu|E_src1[2]                                                              ; system0:u0|cpu:the_cpu|E_src2[0]              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 8.778 ns                ;
; 1.012 ns                                ; 111.26 MHz ( period = 8.988 ns )                    ; system0:u0|cpu:the_cpu|i_read                                                                 ; system0:u0|cpu:the_cpu|A_slow_inst_result[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 8.783 ns                ;
; 1.019 ns                                ; 111.35 MHz ( period = 8.981 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.790 ns                  ; 8.771 ns                ;
; 1.020 ns                                ; 111.36 MHz ( period = 8.980 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[10]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 8.781 ns                ;
; 1.023 ns                                ; 111.40 MHz ( period = 8.977 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[3]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[13] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 8.769 ns                ;
; 1.027 ns                                ; 111.45 MHz ( period = 8.973 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[12]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[13] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.788 ns                  ; 8.761 ns                ;
; 1.027 ns                                ; 111.45 MHz ( period = 8.973 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 8.756 ns                ;
; 1.035 ns                                ; 111.54 MHz ( period = 8.965 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 8.748 ns                ;
; 1.036 ns                                ; 111.56 MHz ( period = 8.964 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[5]                                                         ; system0:u0|cpu:the_cpu|d_readdata_d1[2]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 8.731 ns                ;
; 1.040 ns                                ; 111.61 MHz ( period = 8.960 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[6]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.799 ns                  ; 8.759 ns                ;
; 1.041 ns                                ; 111.62 MHz ( period = 8.959 ns )                    ; system0:u0|cpu:the_cpu|E_src1[1]                                                              ; system0:u0|cpu:the_cpu|E_src2[0]              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 8.754 ns                ;
; 1.043 ns                                ; 111.64 MHz ( period = 8.957 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[2]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.802 ns                  ; 8.759 ns                ;
; 1.047 ns                                ; 111.69 MHz ( period = 8.953 ns )                    ; system0:u0|cpu:the_cpu|E_src2[1]                                                              ; system0:u0|cpu:the_cpu|E_src2[0]              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 8.739 ns                ;
; 1.056 ns                                ; 111.81 MHz ( period = 8.944 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[6]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 8.736 ns                ;
; 1.059 ns                                ; 111.84 MHz ( period = 8.941 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.790 ns                  ; 8.731 ns                ;
; 1.062 ns                                ; 111.88 MHz ( period = 8.938 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[2]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.794 ns                  ; 8.732 ns                ;
; 1.062 ns                                ; 111.88 MHz ( period = 8.938 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[1]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.802 ns                  ; 8.740 ns                ;
; 1.063 ns                                ; 111.89 MHz ( period = 8.937 ns )                    ; system0:u0|cpu:the_cpu|E_src2[2]                                                              ; system0:u0|cpu:the_cpu|E_src2[0]              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 8.723 ns                ;
; 1.067 ns                                ; 111.94 MHz ( period = 8.933 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 8.716 ns                ;
; 1.073 ns                                ; 112.02 MHz ( period = 8.927 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[5]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.799 ns                  ; 8.726 ns                ;
; 1.075 ns                                ; 112.04 MHz ( period = 8.925 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|d_readdata_d1[2]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.683 ns                ;
; 1.075 ns                                ; 112.04 MHz ( period = 8.925 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 8.708 ns                ;
; 1.078 ns                                ; 112.08 MHz ( period = 8.922 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[1]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 8.717 ns                ;
; 1.085 ns                                ; 112.17 MHz ( period = 8.915 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[4]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.799 ns                  ; 8.714 ns                ;
; 1.090 ns                                ; 112.23 MHz ( period = 8.910 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.697 ns                ;
; 1.092 ns                                ; 112.26 MHz ( period = 8.908 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[5]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.791 ns                  ; 8.699 ns                ;
; 1.094 ns                                ; 112.28 MHz ( period = 8.906 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[3]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[12] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 8.701 ns                ;
; 1.096 ns                                ; 112.31 MHz ( period = 8.904 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[6]                                                         ; system0:u0|cpu:the_cpu|d_readdata_d1[2]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 8.671 ns                ;
; 1.097 ns                                ; 112.32 MHz ( period = 8.903 ns )                    ; system0:u0|cpu:the_cpu|E_src1[3]                                                              ; system0:u0|cpu:the_cpu|E_src2[0]              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.798 ns                  ; 8.701 ns                ;
; 1.098 ns                                ; 112.33 MHz ( period = 8.902 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[12]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[12] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.791 ns                  ; 8.693 ns                ;
; 1.099 ns                                ; 112.35 MHz ( period = 8.901 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[20]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.659 ns                ;
; 1.101 ns                                ; 112.37 MHz ( period = 8.899 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[4]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 8.691 ns                ;
; 1.103 ns                                ; 112.40 MHz ( period = 8.897 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[21]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.684 ns                ;
; 1.103 ns                                ; 112.40 MHz ( period = 8.897 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[2]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 8.692 ns                ;
; 1.104 ns                                ; 112.41 MHz ( period = 8.896 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[7]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.796 ns                  ; 8.692 ns                ;
; 1.112 ns                                ; 112.51 MHz ( period = 8.888 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.790 ns                  ; 8.678 ns                ;
; 1.113 ns                                ; 112.52 MHz ( period = 8.887 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|i_readdata_d1[3]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 8.673 ns                ;
; 1.115 ns                                ; 112.55 MHz ( period = 8.885 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|d_readdata_d1[2]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 8.643 ns                ;
; 1.115 ns                                ; 112.55 MHz ( period = 8.885 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[8]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.799 ns                  ; 8.684 ns                ;
; 1.118 ns                                ; 112.59 MHz ( period = 8.882 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[1]                                                         ; system0:u0|cpu:the_cpu|d_readdata_d1[2]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.770 ns                  ; 8.652 ns                ;
; 1.124 ns                                ; 112.66 MHz ( period = 8.876 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.663 ns                ;
; 1.131 ns                                ; 112.75 MHz ( period = 8.869 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.782 ns                  ; 8.651 ns                ;
; 1.131 ns                                ; 112.75 MHz ( period = 8.869 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[8]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 8.661 ns                ;
; 1.133 ns                                ; 112.78 MHz ( period = 8.867 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[6]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.799 ns                  ; 8.666 ns                ;
; 1.133 ns                                ; 112.78 MHz ( period = 8.867 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[5]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 8.659 ns                ;
; 1.135 ns                                ; 112.80 MHz ( period = 8.865 ns )                    ; system0:u0|cpu:the_cpu|i_read                                                                 ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.793 ns                  ; 8.658 ns                ;
; 1.138 ns                                ; 112.84 MHz ( period = 8.862 ns )                    ; system0:u0|cpu:the_cpu|E_src1[0]                                                              ; system0:u0|cpu:the_cpu|E_src2[0]              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 8.657 ns                ;
; 1.141 ns                                ; 112.88 MHz ( period = 8.859 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[4]                                                         ; system0:u0|cpu:the_cpu|d_readdata_d1[2]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 8.626 ns                ;
; 1.141 ns                                ; 112.88 MHz ( period = 8.859 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[3]                                                         ; system0:u0|cpu:the_cpu|i_readdata_d1[12]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.800 ns                  ; 8.659 ns                ;
; 1.142 ns                                ; 112.89 MHz ( period = 8.858 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[3]                                                         ; system0:u0|cpu:the_cpu|d_readdata_d1[10]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.796 ns                  ; 8.654 ns                ;
; 1.143 ns                                ; 112.91 MHz ( period = 8.857 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[10]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.799 ns                  ; 8.656 ns                ;
; 1.144 ns                                ; 112.92 MHz ( period = 8.856 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[3]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[14] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.801 ns                  ; 8.657 ns                ;
; 1.145 ns                                ; 112.93 MHz ( period = 8.855 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[12]                                                        ; system0:u0|cpu:the_cpu|i_readdata_d1[12]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.796 ns                  ; 8.651 ns                ;
; 1.146 ns                                ; 112.94 MHz ( period = 8.854 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[12]                                                        ; system0:u0|cpu:the_cpu|d_readdata_d1[10]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 8.646 ns                ;
; 1.147 ns                                ; 112.96 MHz ( period = 8.853 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 8.640 ns                ;
; 1.148 ns                                ; 112.97 MHz ( period = 8.852 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[12]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[14] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.797 ns                  ; 8.649 ns                ;
; 1.151 ns                                ; 113.01 MHz ( period = 8.849 ns )                    ; system0:u0|cpu:the_cpu|i_read                                                                 ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 8.635 ns                ;
; 1.152 ns                                ; 113.02 MHz ( period = 8.848 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[6]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.791 ns                  ; 8.639 ns                ;
; 1.152 ns                                ; 113.02 MHz ( period = 8.848 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.790 ns                  ; 8.638 ns                ;
; 1.153 ns                                ; 113.03 MHz ( period = 8.847 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|i_readdata_d1[3]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 8.633 ns                ;
; 1.155 ns                                ; 113.06 MHz ( period = 8.845 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[1]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.802 ns                  ; 8.647 ns                ;
; 1.159 ns                                ; 113.11 MHz ( period = 8.841 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[10]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 8.633 ns                ;
; 1.160 ns                                ; 113.12 MHz ( period = 8.840 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[3]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.796 ns                  ; 8.636 ns                ;
; 1.162 ns                                ; 113.15 MHz ( period = 8.838 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_line[6]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.797 ns                  ; 8.635 ns                ;
; 1.163 ns                                ; 113.16 MHz ( period = 8.837 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[3]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[31] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.796 ns                  ; 8.633 ns                ;
; 1.163 ns                                ; 113.16 MHz ( period = 8.837 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 8.629 ns                ;
; 1.164 ns                                ; 113.17 MHz ( period = 8.836 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[12]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 8.628 ns                ;
; 1.167 ns                                ; 113.21 MHz ( period = 8.833 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[12]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[31] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 8.625 ns                ;
; 1.169 ns                                ; 113.24 MHz ( period = 8.831 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[2]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[13] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 8.626 ns                ;
; 1.170 ns                                ; 113.25 MHz ( period = 8.830 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[0]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 8.622 ns                ;
; 1.171 ns                                ; 113.26 MHz ( period = 8.829 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[8]                                                         ; system0:u0|cpu:the_cpu|d_readdata_d1[2]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 8.596 ns                ;
; 1.171 ns                                ; 113.26 MHz ( period = 8.829 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.782 ns                  ; 8.611 ns                ;
; 1.174 ns                                ; 113.30 MHz ( period = 8.826 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[1]                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.794 ns                  ; 8.620 ns                ;
; 1.176 ns                                ; 113.33 MHz ( period = 8.824 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[21]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 8.616 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                               ;                                               ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                   ; To                                                                                                         ; From Clock                                   ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; 1.146 ns                                ; None                                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request  ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.164 ns                  ; 1.018 ns                ;
; 1.443 ns                                ; None                                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_read_request  ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.170 ns                  ; 0.727 ns                ;
; 1.490 ns                                ; None                                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.169 ns                  ; 0.679 ns                ;
; 11.105 ns                               ; 112.42 MHz ( period = 8.895 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.520 ns                 ; 8.415 ns                ;
; 11.148 ns                               ; 112.97 MHz ( period = 8.852 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.531 ns                 ; 8.383 ns                ;
; 11.154 ns                               ; 113.05 MHz ( period = 8.846 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.530 ns                 ; 8.376 ns                ;
; 11.384 ns                               ; 116.06 MHz ( period = 8.616 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.520 ns                 ; 8.136 ns                ;
; 11.434 ns                               ; 116.74 MHz ( period = 8.566 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.530 ns                 ; 8.096 ns                ;
; 11.579 ns                               ; 118.75 MHz ( period = 8.421 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.530 ns                 ; 7.951 ns                ;
; 11.850 ns                               ; 122.70 MHz ( period = 8.150 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.511 ns                 ; 7.661 ns                ;
; 11.893 ns                               ; 123.35 MHz ( period = 8.107 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.522 ns                 ; 7.629 ns                ;
; 11.899 ns                               ; 123.44 MHz ( period = 8.101 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.521 ns                 ; 7.622 ns                ;
; 11.976 ns                               ; 124.63 MHz ( period = 8.024 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.511 ns                 ; 7.535 ns                ;
; 12.019 ns                               ; 125.30 MHz ( period = 7.981 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.522 ns                 ; 7.503 ns                ;
; 12.025 ns                               ; 125.39 MHz ( period = 7.975 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.521 ns                 ; 7.496 ns                ;
; 12.041 ns                               ; 125.64 MHz ( period = 7.959 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 7.464 ns                ;
; 12.084 ns                               ; 126.33 MHz ( period = 7.916 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.432 ns                ;
; 12.090 ns                               ; 126.42 MHz ( period = 7.910 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.425 ns                ;
; 12.100 ns                               ; 126.58 MHz ( period = 7.900 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 7.405 ns                ;
; 12.129 ns                               ; 127.05 MHz ( period = 7.871 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.511 ns                 ; 7.382 ns                ;
; 12.143 ns                               ; 127.28 MHz ( period = 7.857 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.373 ns                ;
; 12.149 ns                               ; 127.37 MHz ( period = 7.851 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.366 ns                ;
; 12.179 ns                               ; 127.86 MHz ( period = 7.821 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.521 ns                 ; 7.342 ns                ;
; 12.202 ns                               ; 128.24 MHz ( period = 7.798 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[12]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.560 ns                 ; 7.358 ns                ;
; 12.213 ns                               ; 128.42 MHz ( period = 7.787 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[7]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.804 ns                 ; 7.591 ns                ;
; 12.213 ns                               ; 128.42 MHz ( period = 7.787 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[1]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.804 ns                 ; 7.591 ns                ;
; 12.213 ns                               ; 128.42 MHz ( period = 7.787 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[15]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.804 ns                 ; 7.591 ns                ;
; 12.213 ns                               ; 128.42 MHz ( period = 7.787 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[16]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.804 ns                 ; 7.591 ns                ;
; 12.213 ns                               ; 128.42 MHz ( period = 7.787 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[10]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.804 ns                 ; 7.591 ns                ;
; 12.213 ns                               ; 128.42 MHz ( period = 7.787 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[17]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.804 ns                 ; 7.591 ns                ;
; 12.226 ns                               ; 128.63 MHz ( period = 7.774 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 7.279 ns                ;
; 12.255 ns                               ; 129.12 MHz ( period = 7.745 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.511 ns                 ; 7.256 ns                ;
; 12.261 ns                               ; 129.22 MHz ( period = 7.739 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[5]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.520 ns                 ; 7.259 ns                ;
; 12.265 ns                               ; 129.28 MHz ( period = 7.735 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 7.240 ns                ;
; 12.269 ns                               ; 129.35 MHz ( period = 7.731 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.247 ns                ;
; 12.275 ns                               ; 129.45 MHz ( period = 7.725 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.240 ns                ;
; 12.292 ns                               ; 129.74 MHz ( period = 7.708 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 7.213 ns                ;
; 12.304 ns                               ; 129.94 MHz ( period = 7.696 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.518 ns                 ; 7.214 ns                ;
; 12.305 ns                               ; 129.95 MHz ( period = 7.695 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.521 ns                 ; 7.216 ns                ;
; 12.308 ns                               ; 130.01 MHz ( period = 7.692 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.208 ns                ;
; 12.314 ns                               ; 130.11 MHz ( period = 7.686 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.201 ns                ;
; 12.320 ns                               ; 130.21 MHz ( period = 7.680 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 7.185 ns                ;
; 12.324 ns                               ; 130.28 MHz ( period = 7.676 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.521 ns                 ; 7.197 ns                ;
; 12.335 ns                               ; 130.46 MHz ( period = 7.665 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.181 ns                ;
; 12.336 ns                               ; 130.48 MHz ( period = 7.664 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 7.169 ns                ;
; 12.341 ns                               ; 130.57 MHz ( period = 7.659 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.174 ns                ;
; 12.347 ns                               ; 130.67 MHz ( period = 7.653 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.529 ns                 ; 7.182 ns                ;
; 12.352 ns                               ; 130.75 MHz ( period = 7.648 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 7.153 ns                ;
; 12.353 ns                               ; 130.77 MHz ( period = 7.647 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.528 ns                 ; 7.175 ns                ;
; 12.367 ns                               ; 131.01 MHz ( period = 7.633 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[29]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 7.138 ns                ;
; 12.370 ns                               ; 131.06 MHz ( period = 7.630 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.145 ns                ;
; 12.377 ns                               ; 131.18 MHz ( period = 7.623 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 7.128 ns                ;
; 12.379 ns                               ; 131.22 MHz ( period = 7.621 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.137 ns                ;
; 12.379 ns                               ; 131.22 MHz ( period = 7.621 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 7.126 ns                ;
; 12.385 ns                               ; 131.32 MHz ( period = 7.615 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.130 ns                ;
; 12.387 ns                               ; 131.35 MHz ( period = 7.613 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[15]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.564 ns                 ; 7.177 ns                ;
; 12.391 ns                               ; 131.42 MHz ( period = 7.609 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 7.114 ns                ;
; 12.395 ns                               ; 131.49 MHz ( period = 7.605 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.121 ns                ;
; 12.397 ns                               ; 131.53 MHz ( period = 7.603 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_bank[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.568 ns                 ; 7.171 ns                ;
; 12.401 ns                               ; 131.60 MHz ( period = 7.599 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.114 ns                ;
; 12.410 ns                               ; 131.75 MHz ( period = 7.590 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[29]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.106 ns                ;
; 12.411 ns                               ; 131.77 MHz ( period = 7.589 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[40]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 7.088 ns                ;
; 12.416 ns                               ; 131.86 MHz ( period = 7.584 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[29]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.099 ns                ;
; 12.420 ns                               ; 131.93 MHz ( period = 7.580 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.096 ns                ;
; 12.420 ns                               ; 131.93 MHz ( period = 7.580 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[4]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.520 ns                 ; 7.100 ns                ;
; 12.426 ns                               ; 132.03 MHz ( period = 7.574 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.089 ns                ;
; 12.429 ns                               ; 132.08 MHz ( period = 7.571 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.086 ns                ;
; 12.429 ns                               ; 132.08 MHz ( period = 7.571 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[14]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.560 ns                 ; 7.131 ns                ;
; 12.430 ns                               ; 132.10 MHz ( period = 7.570 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[38]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.518 ns                 ; 7.088 ns                ;
; 12.434 ns                               ; 132.17 MHz ( period = 7.566 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.082 ns                ;
; 12.440 ns                               ; 132.28 MHz ( period = 7.560 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.075 ns                ;
; 12.445 ns                               ; 132.36 MHz ( period = 7.555 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 7.060 ns                ;
; 12.448 ns                               ; 132.42 MHz ( period = 7.552 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[13]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.560 ns                 ; 7.112 ns                ;
; 12.450 ns                               ; 132.45 MHz ( period = 7.550 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.521 ns                 ; 7.071 ns                ;
; 12.454 ns                               ; 132.52 MHz ( period = 7.546 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[40]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.510 ns                 ; 7.056 ns                ;
; 12.454 ns                               ; 132.52 MHz ( period = 7.546 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.555 ns                 ; 7.101 ns                ;
; 12.460 ns                               ; 132.63 MHz ( period = 7.540 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[40]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.509 ns                 ; 7.049 ns                ;
; 12.465 ns                               ; 132.71 MHz ( period = 7.535 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.541 ns                 ; 7.076 ns                ;
; 12.471 ns                               ; 132.82 MHz ( period = 7.529 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[4]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.549 ns                 ; 7.078 ns                ;
; 12.473 ns                               ; 132.86 MHz ( period = 7.527 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[38]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.529 ns                 ; 7.056 ns                ;
; 12.473 ns                               ; 132.86 MHz ( period = 7.527 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[2]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 7.323 ns                ;
; 12.473 ns                               ; 132.86 MHz ( period = 7.527 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[0]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 7.323 ns                ;
; 12.473 ns                               ; 132.86 MHz ( period = 7.527 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[1]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 7.323 ns                ;
; 12.473 ns                               ; 132.86 MHz ( period = 7.527 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[12]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 7.323 ns                ;
; 12.473 ns                               ; 132.86 MHz ( period = 7.527 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[4]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 7.323 ns                ;
; 12.474 ns                               ; 132.87 MHz ( period = 7.526 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.541 ns                 ; 7.067 ns                ;
; 12.479 ns                               ; 132.96 MHz ( period = 7.521 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[38]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.528 ns                 ; 7.049 ns                ;
; 12.488 ns                               ; 133.12 MHz ( period = 7.512 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.028 ns                ;
; 12.491 ns                               ; 133.17 MHz ( period = 7.509 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.541 ns                 ; 7.050 ns                ;
; 12.494 ns                               ; 133.23 MHz ( period = 7.506 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.021 ns                ;
; 12.505 ns                               ; 133.42 MHz ( period = 7.495 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 7.000 ns                ;
; 12.505 ns                               ; 133.42 MHz ( period = 7.495 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_rnw                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 7.293 ns                ;
; 12.505 ns                               ; 133.42 MHz ( period = 7.495 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[20]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 7.293 ns                ;
; 12.515 ns                               ; 133.60 MHz ( period = 7.485 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.000 ns                ;
; 12.534 ns                               ; 133.94 MHz ( period = 7.466 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[31]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 6.971 ns                ;
; 12.536 ns                               ; 133.98 MHz ( period = 7.464 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 6.969 ns                ;
; 12.544 ns                               ; 134.12 MHz ( period = 7.456 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 6.961 ns                ;
; 12.555 ns                               ; 134.32 MHz ( period = 7.445 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.960 ns                ;
; 12.571 ns                               ; 134.61 MHz ( period = 7.429 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 6.934 ns                ;
; 12.574 ns                               ; 134.66 MHz ( period = 7.426 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.941 ns                ;
; 12.577 ns                               ; 134.72 MHz ( period = 7.423 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[31]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 6.939 ns                ;
; 12.579 ns                               ; 134.75 MHz ( period = 7.421 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 6.937 ns                ;
; 12.583 ns                               ; 134.83 MHz ( period = 7.417 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.518 ns                 ; 6.935 ns                ;
; 12.583 ns                               ; 134.83 MHz ( period = 7.417 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[31]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.932 ns                ;
; 12.585 ns                               ; 134.86 MHz ( period = 7.415 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.930 ns                ;
; 12.594 ns                               ; 135.03 MHz ( period = 7.406 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.921 ns                ;
; 12.615 ns                               ; 135.41 MHz ( period = 7.385 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 6.890 ns                ;
; 12.620 ns                               ; 135.50 MHz ( period = 7.380 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|active_addr[7]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 7.169 ns                ;
; 12.620 ns                               ; 135.50 MHz ( period = 7.380 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|active_addr[1]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 7.169 ns                ;
; 12.620 ns                               ; 135.50 MHz ( period = 7.380 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|active_addr[15]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 7.169 ns                ;
; 12.620 ns                               ; 135.50 MHz ( period = 7.380 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|active_addr[16]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 7.169 ns                ;
; 12.620 ns                               ; 135.50 MHz ( period = 7.380 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|active_addr[10]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 7.169 ns                ;
; 12.620 ns                               ; 135.50 MHz ( period = 7.380 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|active_addr[17]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 7.169 ns                ;
; 12.621 ns                               ; 135.52 MHz ( period = 7.379 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.894 ns                ;
; 12.631 ns                               ; 135.70 MHz ( period = 7.369 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 6.874 ns                ;
; 12.633 ns                               ; 135.74 MHz ( period = 7.367 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[37]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 6.868 ns                ;
; 12.633 ns                               ; 135.74 MHz ( period = 7.367 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.528 ns                 ; 6.895 ns                ;
; 12.646 ns                               ; 135.98 MHz ( period = 7.354 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[29]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 6.859 ns                ;
; 12.652 ns                               ; 136.09 MHz ( period = 7.348 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_bank[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.568 ns                 ; 6.916 ns                ;
; 12.656 ns                               ; 136.17 MHz ( period = 7.344 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 6.849 ns                ;
; 12.665 ns                               ; 136.33 MHz ( period = 7.335 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.850 ns                ;
; 12.666 ns                               ; 136.35 MHz ( period = 7.334 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_dqm[1]                                                                        ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.564 ns                 ; 6.898 ns                ;
; 12.670 ns                               ; 136.43 MHz ( period = 7.330 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 6.835 ns                ;
; 12.676 ns                               ; 136.54 MHz ( period = 7.324 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[37]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.512 ns                 ; 6.836 ns                ;
; 12.679 ns                               ; 136.59 MHz ( period = 7.321 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|active_addr[7]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 7.110 ns                ;
; 12.679 ns                               ; 136.59 MHz ( period = 7.321 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|active_addr[1]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 7.110 ns                ;
; 12.679 ns                               ; 136.59 MHz ( period = 7.321 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|active_addr[15]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 7.110 ns                ;
; 12.679 ns                               ; 136.59 MHz ( period = 7.321 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|active_addr[16]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 7.110 ns                ;
; 12.679 ns                               ; 136.59 MHz ( period = 7.321 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|active_addr[10]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 7.110 ns                ;
; 12.679 ns                               ; 136.59 MHz ( period = 7.321 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|active_addr[17]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 7.110 ns                ;
; 12.681 ns                               ; 136.63 MHz ( period = 7.319 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.834 ns                ;
; 12.682 ns                               ; 136.65 MHz ( period = 7.318 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[37]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.511 ns                 ; 6.829 ns                ;
; 12.690 ns                               ; 136.80 MHz ( period = 7.310 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[40]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 6.809 ns                ;
; 12.696 ns                               ; 136.91 MHz ( period = 7.304 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[29]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.819 ns                ;
; 12.697 ns                               ; 136.93 MHz ( period = 7.303 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[32]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 6.808 ns                ;
; 12.700 ns                               ; 136.99 MHz ( period = 7.300 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.815 ns                ;
; 12.706 ns                               ; 137.10 MHz ( period = 7.294 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.809 ns                ;
; 12.708 ns                               ; 137.14 MHz ( period = 7.292 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[35]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.503 ns                 ; 6.795 ns                ;
; 12.709 ns                               ; 137.16 MHz ( period = 7.291 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[38]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.518 ns                 ; 6.809 ns                ;
; 12.720 ns                               ; 137.36 MHz ( period = 7.280 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.795 ns                ;
; 12.722 ns                               ; 137.40 MHz ( period = 7.278 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[40]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 6.779 ns                ;
; 12.724 ns                               ; 137.44 MHz ( period = 7.276 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 6.781 ns                ;
; 12.725 ns                               ; 137.46 MHz ( period = 7.275 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_cmd[1]                                                                        ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.568 ns                 ; 6.843 ns                ;
; 12.734 ns                               ; 137.63 MHz ( period = 7.266 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[26]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 6.771 ns                ;
; 12.735 ns                               ; 137.65 MHz ( period = 7.265 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_cmd[0]                                                                        ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.564 ns                 ; 6.829 ns                ;
; 12.739 ns                               ; 137.72 MHz ( period = 7.261 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.776 ns                ;
; 12.740 ns                               ; 137.74 MHz ( period = 7.260 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[32]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 6.776 ns                ;
; 12.740 ns                               ; 137.74 MHz ( period = 7.260 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[40]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.509 ns                 ; 6.769 ns                ;
; 12.746 ns                               ; 137.85 MHz ( period = 7.254 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[32]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.769 ns                ;
; 12.746 ns                               ; 137.85 MHz ( period = 7.254 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[5]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.549 ns                 ; 6.803 ns                ;
; 12.751 ns                               ; 137.95 MHz ( period = 7.249 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[35]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 6.763 ns                ;
; 12.752 ns                               ; 137.97 MHz ( period = 7.248 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.549 ns                 ; 6.797 ns                ;
; 12.757 ns                               ; 138.06 MHz ( period = 7.243 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[35]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.513 ns                 ; 6.756 ns                ;
; 12.759 ns                               ; 138.10 MHz ( period = 7.241 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[38]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.528 ns                 ; 6.769 ns                ;
; 12.765 ns                               ; 138.22 MHz ( period = 7.235 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[40]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.512 ns                 ; 6.747 ns                ;
; 12.766 ns                               ; 138.24 MHz ( period = 7.234 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.749 ns                ;
; 12.771 ns                               ; 138.33 MHz ( period = 7.229 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[40]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.511 ns                 ; 6.740 ns                ;
; 12.772 ns                               ; 138.35 MHz ( period = 7.228 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[29]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 6.733 ns                ;
; 12.773 ns                               ; 138.37 MHz ( period = 7.227 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_count[1]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.782 ns                 ; 7.009 ns                ;
; 12.774 ns                               ; 138.39 MHz ( period = 7.226 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.741 ns                ;
; 12.777 ns                               ; 138.45 MHz ( period = 7.223 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[26]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 6.739 ns                ;
; 12.778 ns                               ; 138.47 MHz ( period = 7.222 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.528 ns                 ; 6.750 ns                ;
; 12.783 ns                               ; 138.56 MHz ( period = 7.217 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[26]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.732 ns                ;
; 12.795 ns                               ; 138.79 MHz ( period = 7.205 ns )                    ; system0:u0|sdram:the_sdram|active_addr[12]                                                             ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.509 ns                 ; 6.714 ns                ;
; 12.810 ns                               ; 139.08 MHz ( period = 7.190 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.705 ns                ;
; 12.813 ns                               ; 139.14 MHz ( period = 7.187 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[31]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 6.692 ns                ;
; 12.815 ns                               ; 139.18 MHz ( period = 7.185 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[29]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 6.701 ns                ;
; 12.815 ns                               ; 139.18 MHz ( period = 7.185 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 6.690 ns                ;
; 12.821 ns                               ; 139.30 MHz ( period = 7.179 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[29]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.694 ns                ;
; 12.826 ns                               ; 139.39 MHz ( period = 7.174 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.689 ns                ;
; 12.826 ns                               ; 139.39 MHz ( period = 7.174 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[14]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.815 ns                 ; 6.989 ns                ;
; 12.826 ns                               ; 139.39 MHz ( period = 7.174 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[7]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.815 ns                 ; 6.989 ns                ;
; 12.826 ns                               ; 139.39 MHz ( period = 7.174 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[5]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.815 ns                 ; 6.989 ns                ;
; 12.826 ns                               ; 139.39 MHz ( period = 7.174 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[3]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.815 ns                 ; 6.989 ns                ;
; 12.826 ns                               ; 139.39 MHz ( period = 7.174 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[13]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.815 ns                 ; 6.989 ns                ;
; 12.828 ns                               ; 139.43 MHz ( period = 7.172 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[6]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 6.965 ns                ;
; 12.828 ns                               ; 139.43 MHz ( period = 7.172 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[3]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 6.965 ns                ;
; 12.828 ns                               ; 139.43 MHz ( period = 7.172 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[2]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 6.965 ns                ;
; 12.828 ns                               ; 139.43 MHz ( period = 7.172 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[0]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.793 ns                 ; 6.965 ns                ;
; 12.838 ns                               ; 139.63 MHz ( period = 7.162 ns )                    ; system0:u0|sdram:the_sdram|active_addr[12]                                                             ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.520 ns                 ; 6.682 ns                ;
; 12.841 ns                               ; 139.68 MHz ( period = 7.159 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[29]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.674 ns                ;
; 12.844 ns                               ; 139.74 MHz ( period = 7.156 ns )                    ; system0:u0|sdram:the_sdram|active_addr[12]                                                             ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.519 ns                 ; 6.675 ns                ;
; 12.844 ns                               ; 139.74 MHz ( period = 7.156 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|active_addr[7]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 6.945 ns                ;
; 12.844 ns                               ; 139.74 MHz ( period = 7.156 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|active_addr[1]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 6.945 ns                ;
; 12.844 ns                               ; 139.74 MHz ( period = 7.156 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|active_addr[15]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 6.945 ns                ;
; 12.844 ns                               ; 139.74 MHz ( period = 7.156 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|active_addr[16]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 6.945 ns                ;
; 12.844 ns                               ; 139.74 MHz ( period = 7.156 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|active_addr[10]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 6.945 ns                ;
; 12.844 ns                               ; 139.74 MHz ( period = 7.156 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|active_addr[17]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 6.945 ns                ;
; 12.847 ns                               ; 139.80 MHz ( period = 7.153 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_next.000001000                                                                ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 6.937 ns                ;
; 12.847 ns                               ; 139.80 MHz ( period = 7.153 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_next.000010000                                                                ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 6.937 ns                ;
; 12.851 ns                               ; 139.88 MHz ( period = 7.149 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.664 ns                ;
; 12.860 ns                               ; 140.06 MHz ( period = 7.140 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[28]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 6.641 ns                ;
; 12.861 ns                               ; 140.08 MHz ( period = 7.139 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[34]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.503 ns                 ; 6.642 ns                ;
; 12.863 ns                               ; 140.11 MHz ( period = 7.137 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[31]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.652 ns                ;
; 12.865 ns                               ; 140.15 MHz ( period = 7.135 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.650 ns                ;
; 12.865 ns                               ; 140.15 MHz ( period = 7.135 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 6.650 ns                ;
; 12.870 ns                               ; 140.25 MHz ( period = 7.130 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[39]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.503 ns                 ; 6.633 ns                ;
; 12.870 ns                               ; 140.25 MHz ( period = 7.130 ns )                    ; system0:u0|sdram:the_sdram|active_addr[14]                                                             ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.503 ns                 ; 6.633 ns                ;
; 12.871 ns                               ; 140.27 MHz ( period = 7.129 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32]           ; system0:u0|sdram:the_sdram|active_addr[7]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 6.918 ns                ;
; 12.871 ns                               ; 140.27 MHz ( period = 7.129 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32]           ; system0:u0|sdram:the_sdram|active_addr[1]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.789 ns                 ; 6.918 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                        ;                                                                                                            ;                                              ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                 ; To                                                                                                                                                                                        ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 115.82 MHz ( period = 8.634 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.106 ns                ;
; N/A                                     ; 118.96 MHz ( period = 8.406 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.992 ns                ;
; N/A                                     ; 123.37 MHz ( period = 8.106 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.842 ns                ;
; N/A                                     ; 131.82 MHz ( period = 7.586 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 139.35 MHz ( period = 7.176 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.372 ns                ;
; N/A                                     ; 157.88 MHz ( period = 6.334 ns )                    ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; 171.76 MHz ( period = 5.822 ns )                    ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.697 ns                ;
; N/A                                     ; 174.83 MHz ( period = 5.720 ns )                    ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                              ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.646 ns                ;
; N/A                                     ; 187.55 MHz ( period = 5.332 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.452 ns                ;
; N/A                                     ; 200.16 MHz ( period = 4.996 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.746 ns                ;
; N/A                                     ; 200.16 MHz ( period = 4.996 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.746 ns                ;
; N/A                                     ; 200.16 MHz ( period = 4.996 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.746 ns                ;
; N/A                                     ; 202.02 MHz ( period = 4.950 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 202.02 MHz ( period = 4.950 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 202.02 MHz ( period = 4.950 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 202.02 MHz ( period = 4.950 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 202.02 MHz ( period = 4.950 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 202.02 MHz ( period = 4.950 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 208.59 MHz ( period = 4.794 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.183 ns                ;
; N/A                                     ; 210.57 MHz ( period = 4.749 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.501 ns                ;
; N/A                                     ; 210.57 MHz ( period = 4.749 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.501 ns                ;
; N/A                                     ; 210.57 MHz ( period = 4.749 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.501 ns                ;
; N/A                                     ; 210.61 MHz ( period = 4.748 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 210.70 MHz ( period = 4.746 ns )                    ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                         ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.155 ns                ;
; N/A                                     ; 212.63 MHz ( period = 4.703 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.484 ns                ;
; N/A                                     ; 212.63 MHz ( period = 4.703 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.484 ns                ;
; N/A                                     ; 212.63 MHz ( period = 4.703 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.484 ns                ;
; N/A                                     ; 212.63 MHz ( period = 4.703 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.484 ns                ;
; N/A                                     ; 212.63 MHz ( period = 4.703 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.484 ns                ;
; N/A                                     ; 212.63 MHz ( period = 4.703 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.484 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.443 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.443 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.443 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.443 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.443 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.443 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.443 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.443 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.443 ns                ;
; N/A                                     ; 215.75 MHz ( period = 4.635 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.385 ns                ;
; N/A                                     ; 215.75 MHz ( period = 4.635 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.385 ns                ;
; N/A                                     ; 215.75 MHz ( period = 4.635 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.385 ns                ;
; N/A                                     ; 217.91 MHz ( period = 4.589 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 217.91 MHz ( period = 4.589 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 217.91 MHz ( period = 4.589 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 217.91 MHz ( period = 4.589 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 217.91 MHz ( period = 4.589 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 217.91 MHz ( period = 4.589 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.298 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.298 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.298 ns                ;
; N/A                                     ; 221.83 MHz ( period = 4.508 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.038 ns                ;
; N/A                                     ; 222.12 MHz ( period = 4.502 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 222.12 MHz ( period = 4.502 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 222.12 MHz ( period = 4.502 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 222.12 MHz ( period = 4.502 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 222.12 MHz ( period = 4.502 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 222.12 MHz ( period = 4.502 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 223.31 MHz ( period = 4.478 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.256 ns                ;
; N/A                                     ; 223.31 MHz ( period = 4.478 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.256 ns                ;
; N/A                                     ; 223.31 MHz ( period = 4.478 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.256 ns                ;
; N/A                                     ; 223.31 MHz ( period = 4.478 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.256 ns                ;
; N/A                                     ; 223.31 MHz ( period = 4.478 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.256 ns                ;
; N/A                                     ; 223.31 MHz ( period = 4.478 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.256 ns                ;
; N/A                                     ; 223.31 MHz ( period = 4.478 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.256 ns                ;
; N/A                                     ; 224.32 MHz ( period = 4.458 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; 226.71 MHz ( period = 4.411 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 226.71 MHz ( period = 4.411 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 226.71 MHz ( period = 4.411 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 226.71 MHz ( period = 4.411 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 226.71 MHz ( period = 4.411 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 226.71 MHz ( period = 4.411 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 226.71 MHz ( period = 4.411 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 226.71 MHz ( period = 4.411 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 226.71 MHz ( period = 4.411 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.198 ns                ;
; N/A                                     ; 226.91 MHz ( period = 4.407 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 226.91 MHz ( period = 4.407 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 226.91 MHz ( period = 4.407 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 226.91 MHz ( period = 4.407 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 226.91 MHz ( period = 4.407 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 226.91 MHz ( period = 4.407 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 226.91 MHz ( period = 4.407 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.100 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.010 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; 227.95 MHz ( period = 4.387 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.000 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; 232.72 MHz ( period = 4.297 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.082 ns                ;
; N/A                                     ; 232.72 MHz ( period = 4.297 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.082 ns                ;
; N/A                                     ; 232.72 MHz ( period = 4.297 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.082 ns                ;
; N/A                                     ; 232.72 MHz ( period = 4.297 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.082 ns                ;
; N/A                                     ; 232.72 MHz ( period = 4.297 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.082 ns                ;
; N/A                                     ; 232.72 MHz ( period = 4.297 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.082 ns                ;
; N/A                                     ; 232.72 MHz ( period = 4.297 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.082 ns                ;
; N/A                                     ; 232.72 MHz ( period = 4.297 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.082 ns                ;
; N/A                                     ; 232.72 MHz ( period = 4.297 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.082 ns                ;
; N/A                                     ; 233.32 MHz ( period = 4.286 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.036 ns                ;
; N/A                                     ; 233.32 MHz ( period = 4.286 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.036 ns                ;
; N/A                                     ; 233.32 MHz ( period = 4.286 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.036 ns                ;
; N/A                                     ; 233.32 MHz ( period = 4.286 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.036 ns                ;
; N/A                                     ; 233.32 MHz ( period = 4.286 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.036 ns                ;
; N/A                                     ; 233.32 MHz ( period = 4.286 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.036 ns                ;
; N/A                                     ; 235.40 MHz ( period = 4.248 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.027 ns                ;
; N/A                                     ; 235.40 MHz ( period = 4.248 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.027 ns                ;
; N/A                                     ; 236.41 MHz ( period = 4.230 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.015 ns                ;
; N/A                                     ; 236.41 MHz ( period = 4.230 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.015 ns                ;
; N/A                                     ; 237.25 MHz ( period = 4.215 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 237.25 MHz ( period = 4.215 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 237.25 MHz ( period = 4.215 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 237.25 MHz ( period = 4.215 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 237.25 MHz ( period = 4.215 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 237.25 MHz ( period = 4.215 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 237.53 MHz ( period = 4.210 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.995 ns                ;
; N/A                                     ; 237.53 MHz ( period = 4.210 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.995 ns                ;
; N/A                                     ; 237.53 MHz ( period = 4.210 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.995 ns                ;
; N/A                                     ; 237.53 MHz ( period = 4.210 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.995 ns                ;
; N/A                                     ; 237.53 MHz ( period = 4.210 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.995 ns                ;
; N/A                                     ; 237.53 MHz ( period = 4.210 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.995 ns                ;
; N/A                                     ; 237.53 MHz ( period = 4.210 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.995 ns                ;
; N/A                                     ; 237.53 MHz ( period = 4.210 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.995 ns                ;
; N/A                                     ; 237.53 MHz ( period = 4.210 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.995 ns                ;
; N/A                                     ; 237.76 MHz ( period = 4.206 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.889 ns                ;
; N/A                                     ; 238.27 MHz ( period = 4.197 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 238.27 MHz ( period = 4.197 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 238.27 MHz ( period = 4.197 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 238.27 MHz ( period = 4.197 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 238.27 MHz ( period = 4.197 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 238.27 MHz ( period = 4.197 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 238.27 MHz ( period = 4.197 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.946 ns                ;
; N/A                                     ; 240.85 MHz ( period = 4.152 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.937 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 250.13 MHz ( period = 3.998 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 250.13 MHz ( period = 3.998 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 251.07 MHz ( period = 3.983 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 251.07 MHz ( period = 3.983 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.748 ns                ;
; N/A                                     ; 252.72 MHz ( period = 3.957 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.742 ns                ;
; N/A                                     ; 252.78 MHz ( period = 3.956 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 252.78 MHz ( period = 3.956 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 252.78 MHz ( period = 3.956 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 253.29 MHz ( period = 3.948 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.738 ns                ;
; N/A                                     ; 253.42 MHz ( period = 3.946 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.731 ns                ;
; N/A                                     ; 253.68 MHz ( period = 3.942 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.725 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.712 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.712 ns                ;
; N/A                                     ; 255.04 MHz ( period = 3.921 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 255.75 MHz ( period = 3.910 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.694 ns                ;
; N/A                                     ; 255.75 MHz ( period = 3.910 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.694 ns                ;
; N/A                                     ; 255.75 MHz ( period = 3.910 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.694 ns                ;
; N/A                                     ; 255.75 MHz ( period = 3.910 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.694 ns                ;
; N/A                                     ; 255.75 MHz ( period = 3.910 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.694 ns                ;
; N/A                                     ; 255.75 MHz ( period = 3.910 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.694 ns                ;
; N/A                                     ; 255.95 MHz ( period = 3.907 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.691 ns                ;
; N/A                                     ; 256.08 MHz ( period = 3.905 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.692 ns                ;
; N/A                                     ; 257.86 MHz ( period = 3.878 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.668 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 258.73 MHz ( period = 3.865 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.655 ns                ;
; N/A                                     ; 258.87 MHz ( period = 3.863 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.646 ns                ;
; N/A                                     ; 258.87 MHz ( period = 3.863 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.646 ns                ;
; N/A                                     ; 258.87 MHz ( period = 3.863 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.646 ns                ;
; N/A                                     ; 258.87 MHz ( period = 3.863 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.646 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.569 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.569 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.569 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 264.41 MHz ( period = 3.782 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.567 ns                ;
; N/A                                     ; 264.41 MHz ( period = 3.782 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.567 ns                ;
; N/A                                     ; 265.39 MHz ( period = 3.768 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.552 ns                ;
; N/A                                     ; 265.39 MHz ( period = 3.768 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.552 ns                ;
; N/A                                     ; 265.39 MHz ( period = 3.768 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.552 ns                ;
; N/A                                     ; 265.39 MHz ( period = 3.768 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.552 ns                ;
; N/A                                     ; 265.39 MHz ( period = 3.768 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.552 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.544 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.544 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.544 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.544 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.544 ns                ;
; N/A                                     ; 266.03 MHz ( period = 3.759 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; 266.03 MHz ( period = 3.759 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; 266.03 MHz ( period = 3.759 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; 266.03 MHz ( period = 3.759 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; 266.03 MHz ( period = 3.759 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; 266.81 MHz ( period = 3.748 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.010 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.504 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                      ;                                                                                                                                                                                           ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                              ; To                                                                                                                                                                                                                                                ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen                                                                                                                                      ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_3                                                                                                                                      ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_3                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_2                                                                                                                                      ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_2                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                             ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|rd_strobe                                                                                                                      ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|rd_strobe                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_read_request                                                                                                                                             ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_read_request                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                     ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|MISO_reg                                                                                                                       ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|MISO_reg                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|slowcount[0]                                                                                                                   ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|slowcount[0]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|slowcount[1]                                                                                                                   ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|slowcount[1]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|SCLK_reg                                                                                                                       ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|SCLK_reg                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request                                                                                                                                            ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                       ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|wr_strobe                                                                                                                      ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|wr_strobe                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|state[4]                                                                                                                       ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|state[4]                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|rvalid                                                                                                                                                                                                         ; system0:u0|jtag_uart:the_jtag_uart|rvalid                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|woverflow                                                                                                                                                                                                      ; system0:u0|jtag_uart:the_jtag_uart|woverflow                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|ac                                                                                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|ac                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                          ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|transmitting                                                                                                                   ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|transmitting                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|tx_holding_primed                                                                                                              ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|tx_holding_primed                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch                                                                                                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                     ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                          ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|RRDY                                                                                                                           ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|RRDY                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|EOP                                                                                                                            ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|EOP                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|ROE                                                                                                                            ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|ROE                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|TOE                                                                                                                            ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|TOE                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|pause_irq                                                                                                                                                                                                      ; system0:u0|jtag_uart:the_jtag_uart|pause_irq                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go                                                                                                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                           ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                                  ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sys_clk_timer:the_sys_clk_timer|control_register                                                                                                                                                                                       ; system0:u0|sys_clk_timer:the_sys_clk_timer|control_register                                                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                          ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                          ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                     ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                       ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                       ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                          ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                         ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                       ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_prevent_refill                                                                                                                                                                                                     ; system0:u0|cpu:the_cpu|ic_fill_prevent_refill                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_line[5]                                                                                                                                                                                                            ; system0:u0|cpu:the_cpu|ic_fill_line[5]                                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_line[4]                                                                                                                                                                                                            ; system0:u0|cpu:the_cpu|ic_fill_line[4]                                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_line[1]                                                                                                                                                                                                            ; system0:u0|cpu:the_cpu|ic_fill_line[1]                                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[0]                                                                                                                         ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[0]                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                          ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_active                                                                                                                                                                                                             ; system0:u0|cpu:the_cpu|ic_fill_active                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[0]                                                                   ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[0]                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                ; system0:u0|cpu:the_cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                  ; system0:u0|cpu:the_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                             ; system0:u0|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|d1_reasons_to_wait                                                                                                                                                    ; system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|d1_reasons_to_wait                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_state.010                                                                                                                                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_state.010                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|i_read                                                                                                                                                                                                                     ; system0:u0|cpu:the_cpu|i_read                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error                                                                                                                                  ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_addend[0]                                                                                   ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_addend[0]                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_addend[1]                                                                                   ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_addend[1]                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]                                                                                                                                                          ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|dm9000a_0_avalon_slave_0_wait_counter[0]                                                                                                                              ; system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|dm9000a_0_avalon_slave_0_wait_counter[0]                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|dm9000a_0_avalon_slave_0_wait_counter[1]                                                                                                                              ; system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|dm9000a_0_avalon_slave_0_wait_counter[1]                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_mul_cnt[2]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_mul_cnt[2]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_mul_cnt[1]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_mul_cnt[1]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_mul_cnt[0]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_mul_cnt[0]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_shift_rot_cnt                                                                                                                                                                                                            ; system0:u0|cpu:the_cpu|A_shift_rot_cnt                                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|d_read                                                                                                                                                                                                                     ; system0:u0|cpu:the_cpu|d_read                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_mul_stall                                                                                                                                                                                                                ; system0:u0|cpu:the_cpu|A_mul_stall                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_mem_stall                                                                                                                                                                                                                ; system0:u0|cpu:the_cpu|A_mem_stall                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_shift_rot_stall                                                                                                                                                                                                          ; system0:u0|cpu:the_cpu|A_shift_rot_stall                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|chg_flag                                                                                                                                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|chg_flag                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[0]                                                                                                                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[0]                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[1]                                                                                                                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[1]                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.428 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[26]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[26]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 0.414 ns                   ; 0.842 ns                 ;
; 0.437 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[23]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[23]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 0.414 ns                   ; 0.851 ns                 ;
; 0.515 ns                                ; system0:u0|cpu:the_cpu|E_bht_ptr[6]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_in_d1                                                                                                                                                ; system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|epcs_slave_select_holding_reg[14]                                                                                              ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|epcs_slave_select_reg[14]                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; system0:u0|cpu:the_cpu|D_bht_ptr[4]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|E_bht_ptr[4]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                          ; system0:u0|cpu:the_cpu|i_read                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; system0:u0|cpu:the_cpu|M_st_data[26]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[26]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; system0:u0|sys_clk_timer:the_sys_clk_timer|counter_snapshot[15]                                                                                                                                                                                   ; system0:u0|sys_clk_timer:the_sys_clk_timer|readdata[15]                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|epcs_slave_select_reg[12]                                                                                                      ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[12]                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system0:u0|cpu:the_cpu|M_src2[22]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[22]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_read_but_no_slave_selected                                                                                                                         ; system0:u0|cpu:the_cpu|i_readdatavalid_d1                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system0:u0|cpu:the_cpu|M_st_data[7]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_st_data[7]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system0:u0|cpu:the_cpu|M_st_data[2]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_st_data[2]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|epcs_slave_select_holding_reg[13]                                                                                              ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|epcs_slave_select_reg[13]                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; system0:u0|cpu:the_cpu|M_src2[21]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[21]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; system0:u0|cpu:the_cpu|M_src2[16]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[16]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; system0:u0|cpu:the_cpu|E_control_reg_rddata[1]                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|M_control_reg_rddata[1]                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; system0:u0|cpu:the_cpu|M_rot_pass3                                                                                                                                                                                                                ; system0:u0|cpu:the_cpu|A_rot_pass3                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; system0:u0|cpu:the_cpu|M_rot_pass2                                                                                                                                                                                                                ; system0:u0|cpu:the_cpu|A_rot_pass2                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; system0:u0|cpu:the_cpu|E_bht_data[0]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|M_bht_data[0]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[14]                                                                                                                                                                                 ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[14]                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|epcs_slave_select_holding_reg[11]                                                                                              ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|epcs_slave_select_reg[11]                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[5]                                                                                                                                                                 ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[5]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|M_src2[27]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[27]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|M_src2[26]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[26]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|sys_clk_timer:the_sys_clk_timer|counter_snapshot[8]                                                                                                                                                                                    ; system0:u0|sys_clk_timer:the_sys_clk_timer|readdata[8]                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|D_bht_ptr[2]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|E_bht_ptr[2]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|A_rot[26]                                                                                                                                                                                                                  ; system0:u0|cpu:the_cpu|A_shift_rot_result[26]                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|E_bht_ptr[0]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|M_mem_byte_en[2]                                                                                                                                                                                                           ; system0:u0|cpu:the_cpu|A_mem_byte_en[2]                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|M_st_data[5]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_st_data[5]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|M_st_data[4]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_st_data[4]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; system0:u0|sys_clk_timer:the_sys_clk_timer|counter_snapshot[5]                                                                                                                                                                                    ; system0:u0|sys_clk_timer:the_sys_clk_timer|readdata[5]                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|sys_clk_timer:the_sys_clk_timer|counter_snapshot[4]                                                                                                                                                                                    ; system0:u0|sys_clk_timer:the_sys_clk_timer|readdata[4]                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_src2[29]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[29]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_src2[20]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[20]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_src2[17]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[17]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|F_bht_ptr[4]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|D_bht_ptr[4]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|E_control_reg_rddata[2]                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|M_control_reg_rddata[2]                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|D_bht_ptr[1]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|E_bht_ptr[1]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_br_cond_taken_history[2]                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|M_br_cond_taken_history[3]                                                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|A_rot[18]                                                                                                                                                                                                                  ; system0:u0|cpu:the_cpu|A_shift_rot_result[18]                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|A_rot[1]                                                                                                                                                                                                                   ; system0:u0|cpu:the_cpu|A_shift_rot_result[1]                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|E_bht_ptr[2]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|E_bht_ptr[1]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_st_data[29]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[29]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_st_data[3]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_st_data[3]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_st_data[12]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[12]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; system0:u0|cpu:the_cpu|M_src2[31]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[31]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[0]                                                                                                                                                                 ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[0]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|cpu:the_cpu|M_src2[28]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[28]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|sys_clk_timer:the_sys_clk_timer|counter_snapshot[10]                                                                                                                                                                                   ; system0:u0|sys_clk_timer:the_sys_clk_timer|readdata[10]                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|cpu:the_cpu|M_src2[18]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[18]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|cpu:the_cpu|A_rot[31]                                                                                                                                                                                                                  ; system0:u0|cpu:the_cpu|A_shift_rot_result[31]                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|cpu:the_cpu|A_rot[15]                                                                                                                                                                                                                  ; system0:u0|cpu:the_cpu|A_shift_rot_result[15]                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|cpu:the_cpu|M_mem_byte_en[3]                                                                                                                                                                                                           ; system0:u0|cpu:the_cpu|A_mem_byte_en[3]                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|cpu:the_cpu|M_st_data[30]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[30]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[0]                                                                                                                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[1]                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[11]                                                                                                                                                                                 ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[11]                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[10]                                                                                                                                                                                 ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[10]                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[7]                                                                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[23]                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|cpu:the_cpu|E_iw[8]                                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|M_iw[8]                                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|cpu:the_cpu|D_bht_ptr[3]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|E_bht_ptr[3]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|cpu:the_cpu|A_rot[10]                                                                                                                                                                                                                  ; system0:u0|cpu:the_cpu|A_shift_rot_result[10]                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[2]                                                                                                                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg7[2]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[7]                                                                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[7]                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[4]                                                                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[4]                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|cpu:the_cpu|F_bht_ptr[3]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|D_bht_ptr[3]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|cpu:the_cpu|M_rot_pass1                                                                                                                                                                                                                ; system0:u0|cpu:the_cpu|A_rot_pass1                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|cpu:the_cpu|E_bht_ptr[3]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[1]                                                                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[1]                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[4]                                                                                                                                                                 ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[4]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|F_bht_ptr[5]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|D_bht_ptr[5]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|E_ctrl_br_cond                                                                                                                                                                                                             ; system0:u0|cpu:the_cpu|M_br_mispredict                                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[30]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[30]                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|M_st_data[19]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[19]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; system0:u0|cpu:the_cpu|M_src2[25]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[25]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; system0:u0|cpu:the_cpu|M_br_cond_taken_history[5]                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|M_br_cond_taken_history[6]                                                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; system0:u0|cpu:the_cpu|E_bht_ptr[4]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[9]                                                                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[9]                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|cpu:the_cpu|D_pc[17]                                                                                                                                                                                                                   ; system0:u0|cpu:the_cpu|E_pc[17]                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|cpu:the_cpu|E_iw[5]                                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|M_iw[5]                                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|cpu:the_cpu|F_pc[7]                                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|D_pc[7]                                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|cpu:the_cpu|F_pc[20]                                                                                                                                                                                                                   ; system0:u0|cpu:the_cpu|D_pc[20]                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|cpu:the_cpu|A_mul_result[31]                                                                                                                                                                                                           ; system0:u0|cpu:the_cpu|A_mul_result[31]                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|cpu:the_cpu|A_rot_pass0                                                                                                                                                                                                                ; system0:u0|cpu:the_cpu|A_shift_rot_result[2]                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|cpu:the_cpu|M_st_data[20]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[20]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|cpu:the_cpu|M_st_data[21]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[21]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                                                                               ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                                                                               ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[9]                                                                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[25]                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system0:u0|cpu:the_cpu|D_pc[11]                                                                                                                                                                                                                   ; system0:u0|cpu:the_cpu|E_pc[11]                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system0:u0|cpu:the_cpu|F_pc[9]                                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|D_pc[9]                                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|sync2_uir                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[26]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[26]                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|update_jdo_strobe                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[9]                                                                                                                              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[9]                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; system0:u0|cpu:the_cpu|F_bht_ptr[6]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|D_bht_ptr[6]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; system0:u0|cpu:the_cpu|F_pc[8]                                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|D_pc[8]                                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; system0:u0|cpu:the_cpu|M_ctrl_ld                                                                                                                                                                                                                  ; system0:u0|cpu:the_cpu|A_ctrl_ld                                                                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jxuir                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; system0:u0|cpu:the_cpu|ic_fill_line[6]                                                                                                                                                                                                            ; system0:u0|system0_clock_0:the_system0_clock_0|slave_address_d1[11]                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; system0:u0|cpu:the_cpu|F_bht_ptr[0]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|D_bht_ptr[0]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; system0:u0|cpu:the_cpu|D_pc[3]                                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|E_pc[3]                                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|sync2_udr                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.531 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[31]                                                                                                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[31]                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                                                         ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                                                         ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[3]                                                                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[3]                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                        ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; system0:u0|cpu:the_cpu|M_st_data[25]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[25]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[2]                                                                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[2]                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; system0:u0|cpu:the_cpu|A_rot[12]                                                                                                                                                                                                                  ; system0:u0|cpu:the_cpu|A_shift_rot_result[12]                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                               ;                                                                                                                                                                                                                                                   ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                          ; To                                                                                                                                                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                                                                           ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CLK                                                                                         ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CLK                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_refs[2]                                                                                                                          ; system0:u0|sdram:the_sdram|i_refs[2]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_refs[1]                                                                                                                          ; system0:u0|sdram:the_sdram|i_refs[1]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_refs[0]                                                                                                                          ; system0:u0|sdram:the_sdram|i_refs[0]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_next.010                                                                                                                         ; system0:u0|sdram:the_sdram|i_next.010                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_next.000                                                                                                                         ; system0:u0|sdram:the_sdram|i_next.000                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_count[0]                                                                                                                         ; system0:u0|sdram:the_sdram|i_count[0]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_next.111                                                                                                                         ; system0:u0|sdram:the_sdram|i_next.111                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_cmd[1]                                                                                                                           ; system0:u0|sdram:the_sdram|i_cmd[1]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_cmd[0]                                                                                                                           ; system0:u0|sdram:the_sdram|i_cmd[0]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|i_count[1]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                         ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_cmd[2]                                                                                                                           ; system0:u0|sdram:the_sdram|i_cmd[2]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|m_next.010000000                                                                                                                   ; system0:u0|sdram:the_sdram|m_next.010000000                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_next.101                                                                                                                         ; system0:u0|sdram:the_sdram|i_next.101                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|ack_refresh_request                                                                                                                ; system0:u0|sdram:the_sdram|ack_refresh_request                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|wr_address                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|wr_address                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|m_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|m_count[1]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[3] ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[3]     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[0] ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[0]     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|m_state.000000001                                                                                                                  ; system0:u0|sdram:the_sdram|m_state.000000001                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|init_done                                                                                                                          ; system0:u0|sdram:the_sdram|init_done                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|refresh_request                                                                                                                    ; system0:u0|sdram:the_sdram|refresh_request                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.001                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.001                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.100                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.100                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[0]                                                                            ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|active_cs_n                                                                                                                        ; system0:u0|sdram:the_sdram|active_cs_n                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.010                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read_done                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read_done                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_write                                                             ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_write                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read                                                              ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.001                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.001                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.010                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write                                                             ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read_done                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read_done                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read                                                              ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.100                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.100                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write_done                                                        ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write_done                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:delay1|Cont[0]                                                                                                                                    ; Reset_Delay:delay1|Cont[0]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                    ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_1          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_0              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                    ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_5          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_4              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_5          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_4              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch|data_in_d1                                                        ; system0:u0|system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch|data_out                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.521 ns                                ; system0:u0|sdram:the_sdram|rd_valid[2]                                                                                                                        ; system0:u0|sdram:the_sdram|za_valid                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_3          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_2              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.524 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                    ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.530 ns                                ; system0:u0|sdram:the_sdram|f_pop                                                                                                                              ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.533 ns                                ; system0:u0|sdram:the_sdram|m_state.000100000                                                                                                                  ; system0:u0|sdram:the_sdram|m_state.001000000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read_done                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; system0:u0|sdram:the_sdram|m_cmd[1]~_Duplicate_1                                                                                                              ; system0:u0|sdram:the_sdram|rd_valid[0]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.536 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_5           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_6               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; system0:u0|sdram:the_sdram|i_state.001                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[1]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_5           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                   ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                        ; system0:u0|sdram:the_sdram|i_addr[11]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; system0:u0|sdram:the_sdram|i_refs[0]                                                                                                                          ; system0:u0|sdram:the_sdram|i_refs[1]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.100                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_6           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_5               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; Reset_Delay:delay1|Cont[23]                                                                                                                                   ; Reset_Delay:delay1|Cont[23]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.100                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write_done                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.543 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                   ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.547 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.548 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.549 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_1               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.565 ns                                ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                        ; system0:u0|sdram:the_sdram|init_done                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.581 ns                 ;
; 0.567 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[0]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.583 ns                 ;
; 0.571 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.587 ns                 ;
; 0.582 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|wr_address                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.598 ns                 ;
; 0.653 ns                                ; system0:u0|sdram:the_sdram|rd_valid[0]                                                                                                                        ; system0:u0|sdram:the_sdram|rd_valid[1]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_1           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_0               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.659 ns                                ; system0:u0|sdram:the_sdram|m_cmd[0]~_Duplicate_1                                                                                                              ; system0:u0|sdram:the_sdram|rd_valid[0]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.671 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                   ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.678 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_5               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.694 ns                 ;
; 0.678 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.694 ns                 ;
; 0.681 ns                                ; system0:u0|sdram:the_sdram|i_next.111                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.695 ns                 ;
; 0.682 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_1           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.698 ns                 ;
; 0.693 ns                                ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                        ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.708 ns                 ;
; 0.694 ns                                ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                        ; system0:u0|sdram:the_sdram|i_next.101                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.709 ns                 ;
; 0.698 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                    ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.712 ns                 ;
; 0.714 ns                                ; system0:u0|sdram:the_sdram|i_state.001                                                                                                                        ; system0:u0|sdram:the_sdram|i_next.010                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.732 ns                 ;
; 0.715 ns                                ; system0:u0|sdram:the_sdram|i_next.010                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.729 ns                 ;
; 0.720 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_6          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_5              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.722 ns                 ;
; 0.722 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_6          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_5              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.724 ns                 ;
; 0.754 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.769 ns                 ;
; 0.754 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[2]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.769 ns                 ;
; 0.757 ns                                ; system0:u0|sdram:the_sdram|ack_refresh_request                                                                                                                ; system0:u0|sdram:the_sdram|refresh_request                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.773 ns                 ;
; 0.771 ns                                ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                        ; system0:u0|sdram:the_sdram|i_next.000                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.788 ns                 ;
; 0.774 ns                                ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                        ; system0:u0|sdram:the_sdram|i_refs[0]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.792 ns                 ;
; 0.774 ns                                ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                        ; system0:u0|sdram:the_sdram|i_next.111                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.792 ns                 ;
; 0.778 ns                                ; system0:u0|sdram:the_sdram|active_data[13]                                                                                                                    ; system0:u0|sdram:the_sdram|m_data[13]~_Duplicate_1                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.794 ns                 ;
; 0.780 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.001                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.796 ns                 ;
; 0.781 ns                                ; system0:u0|sdram:the_sdram|active_data[14]                                                                                                                    ; system0:u0|sdram:the_sdram|m_data[14]~_Duplicate_1                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.797 ns                 ;
; 0.782 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_refs[2]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.800 ns                 ;
; 0.783 ns                                ; system0:u0|sdram:the_sdram|active_data[0]                                                                                                                     ; system0:u0|sdram:the_sdram|m_data[0]~_Duplicate_1                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.799 ns                 ;
; 0.786 ns                                ; system0:u0|sdram:the_sdram|active_data[2]                                                                                                                     ; system0:u0|sdram:the_sdram|m_data[2]~_Duplicate_1                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.802 ns                 ;
; 0.787 ns                                ; system0:u0|sdram:the_sdram|active_data[12]                                                                                                                    ; system0:u0|sdram:the_sdram|m_data[12]~_Duplicate_1                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.803 ns                 ;
; 0.790 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[3] ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|fifo_contains_ones_n ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.791 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_3          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_2              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.795 ns                                ; system0:u0|sdram:the_sdram|refresh_counter[0]                                                                                                                 ; system0:u0|sdram:the_sdram|refresh_counter[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.796 ns                                ; Reset_Delay:delay1|Cont[12]                                                                                                                                   ; Reset_Delay:delay1|Cont[12]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.797 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[0]                                                                            ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[1]                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.802 ns                                ; Reset_Delay:delay1|Cont[3]                                                                                                                                    ; Reset_Delay:delay1|Cont[3]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.805 ns                                ; Reset_Delay:delay1|Cont[5]                                                                                                                                    ; Reset_Delay:delay1|Cont[5]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Reset_Delay:delay1|Cont[7]                                                                                                                                    ; Reset_Delay:delay1|Cont[7]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.807 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_0           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_1               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.810 ns                                ; Reset_Delay:delay1|Cont[9]                                                                                                                                    ; Reset_Delay:delay1|Cont[9]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; Reset_Delay:delay1|Cont[10]                                                                                                                                   ; Reset_Delay:delay1|Cont[10]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.811 ns                                ; Reset_Delay:delay1|Cont[13]                                                                                                                                   ; Reset_Delay:delay1|Cont[13]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.812 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Reset_Delay:delay1|Cont[14]                                                                                                                                   ; Reset_Delay:delay1|Cont[14]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Reset_Delay:delay1|Cont[21]                                                                                                                                   ; Reset_Delay:delay1|Cont[21]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; Reset_Delay:delay1|Cont[11]                                                                                                                                   ; Reset_Delay:delay1|Cont[11]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Reset_Delay:delay1|Cont[16]                                                                                                                                   ; Reset_Delay:delay1|Cont[16]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; system0:u0|sdram:the_sdram|i_state.001                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.815 ns                                ; Reset_Delay:delay1|Cont[19]                                                                                                                                   ; Reset_Delay:delay1|Cont[19]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.819 ns                                ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.820 ns                                ; system0:u0|sdram:the_sdram|i_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.837 ns                 ;
; 0.820 ns                                ; system0:u0|sdram:the_sdram|m_state.000000001                                                                                                                  ; system0:u0|sdram:the_sdram|ack_refresh_request                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.821 ns                                ; system0:u0|sdram:the_sdram|i_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.838 ns                 ;
; 0.825 ns                                ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.825 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_1          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_0              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.827 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_next.000                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.830 ns                                ; system0:u0|sdram:the_sdram|refresh_counter[2]                                                                                                                 ; system0:u0|sdram:the_sdram|refresh_counter[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.831 ns                                ; system0:u0|sdram:the_sdram|i_next.000                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.836 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.837 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.100                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_write                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.838 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read_done                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Reset_Delay:delay1|Cont[20]                                                                                                                                   ; Reset_Delay:delay1|Cont[20]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Reset_Delay:delay1|Cont[22]                                                                                                                                   ; Reset_Delay:delay1|Cont[22]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.841 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[9]                                                                                            ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[9]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.856 ns                 ;
; 0.841 ns                                ; Reset_Delay:delay1|Cont[1]                                                                                                                                    ; Reset_Delay:delay1|Cont[1]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.842 ns                                ; Reset_Delay:delay1|Cont[2]                                                                                                                                    ; Reset_Delay:delay1|Cont[2]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.843 ns                                ; system0:u0|sdram:the_sdram|i_next.101                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.844 ns                                ; Reset_Delay:delay1|Cont[4]                                                                                                                                    ; Reset_Delay:delay1|Cont[4]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.845 ns                                ; Reset_Delay:delay1|Cont[15]                                                                                                                                   ; Reset_Delay:delay1|Cont[15]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; Reset_Delay:delay1|Cont[6]                                                                                                                                    ; Reset_Delay:delay1|Cont[6]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; system0:u0|sdram:the_sdram|m_state.100000000                                                                                                                  ; system0:u0|sdram:the_sdram|m_next.000010000                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; Reset_Delay:delay1|Cont[8]                                                                                                                                    ; Reset_Delay:delay1|Cont[8]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; Reset_Delay:delay1|Cont[17]                                                                                                                                   ; Reset_Delay:delay1|Cont[17]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.847 ns                                ; Reset_Delay:delay1|Cont[18]                                                                                                                                   ; Reset_Delay:delay1|Cont[18]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.852 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.852 ns                                ; system0:u0|sdram:the_sdram|m_state.100000000                                                                                                                  ; system0:u0|sdram:the_sdram|m_next.000001000                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.852 ns                                ; system0:u0|sdram:the_sdram|m_next.000001000                                                                                                                   ; system0:u0|sdram:the_sdram|m_state.000001000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.027 ns                   ; 0.879 ns                 ;
; 0.859 ns                                ; system0:u0|sdram:the_sdram|refresh_request                                                                                                                    ; system0:u0|sdram:the_sdram|active_cs_n                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.875 ns                 ;
; 0.864 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_2              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.880 ns                 ;
; 0.867 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_2              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.883 ns                 ;
; 0.874 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.890 ns                 ;
; 0.884 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|wr_address                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.900 ns                 ;
; 0.896 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[0] ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|fifo_contains_ones_n ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.912 ns                 ;
; 0.914 ns                                ; system0:u0|sdram:the_sdram|active_data[3]                                                                                                                     ; system0:u0|sdram:the_sdram|m_data[3]~_Duplicate_1                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.930 ns                 ;
; 0.916 ns                                ; system0:u0|sdram:the_sdram|m_data[2]~_Duplicate_1                                                                                                             ; system0:u0|sdram:the_sdram|m_data[2]~_Duplicate_1                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.932 ns                 ;
; 0.916 ns                                ; system0:u0|sdram:the_sdram|active_data[4]                                                                                                                     ; system0:u0|sdram:the_sdram|m_data[4]~_Duplicate_1                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.932 ns                 ;
; 0.917 ns                                ; system0:u0|sdram:the_sdram|active_data[15]                                                                                                                    ; system0:u0|sdram:the_sdram|m_data[15]~_Duplicate_1                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.933 ns                 ;
; 0.919 ns                                ; system0:u0|sdram:the_sdram|active_data[5]                                                                                                                     ; system0:u0|sdram:the_sdram|m_data[5]~_Duplicate_1                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.935 ns                 ;
; 0.919 ns                                ; system0:u0|sdram:the_sdram|m_data[12]~_Duplicate_1                                                                                                            ; system0:u0|sdram:the_sdram|m_data[12]~_Duplicate_1                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.935 ns                 ;
; 0.920 ns                                ; system0:u0|sdram:the_sdram|active_data[9]                                                                                                                     ; system0:u0|sdram:the_sdram|m_data[9]~_Duplicate_1                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.936 ns                 ;
; 0.920 ns                                ; system0:u0|sdram:the_sdram|active_data[1]                                                                                                                     ; system0:u0|sdram:the_sdram|m_data[1]~_Duplicate_1                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.936 ns                 ;
; 0.922 ns                                ; system0:u0|sdram:the_sdram|active_data[8]                                                                                                                     ; system0:u0|sdram:the_sdram|m_data[8]~_Duplicate_1                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.938 ns                 ;
; 0.922 ns                                ; system0:u0|sdram:the_sdram|m_cmd[2]~_Duplicate_1                                                                                                              ; system0:u0|sdram:the_sdram|rd_valid[0]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.939 ns                 ;
; 0.923 ns                                ; system0:u0|sdram:the_sdram|active_data[11]                                                                                                                    ; system0:u0|sdram:the_sdram|m_data[11]~_Duplicate_1                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.939 ns                 ;
; 0.924 ns                                ; system0:u0|sdram:the_sdram|active_data[6]                                                                                                                     ; system0:u0|sdram:the_sdram|m_data[6]~_Duplicate_1                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.940 ns                 ;
; 0.941 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                   ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.001                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.957 ns                 ;
; 0.944 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_4          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_3              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.030 ns                   ; 0.974 ns                 ;
; 0.945 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                            ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.010                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.961 ns                 ;
; 0.946 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                            ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.001                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.962 ns                 ;
; 0.951 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_4          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_3              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.030 ns                   ; 0.981 ns                 ;
; 0.953 ns                                ; system0:u0|sdram:the_sdram|m_state.000000100                                                                                                                  ; system0:u0|sdram:the_sdram|m_state.010000000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.967 ns                 ;
; 0.955 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                   ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.010 ns                   ; 0.965 ns                 ;
; 0.957 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|master_writedata[6]                                                                                            ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[6]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.974 ns                 ;
; 0.957 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[13]                                                                                           ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[13]                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.972 ns                 ;
; 0.959 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|master_writedata[6]                                                                                            ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[6]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.976 ns                 ;
; 0.964 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[10]                                                                                           ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[10]                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.981 ns                 ;
; 0.974 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[32]                                                                  ; system0:u0|sdram:the_sdram|active_addr[14]                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.992 ns                 ;
; 0.978 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_3              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.994 ns                 ;
; 0.979 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_3              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.995 ns                 ;
; 0.981 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_6           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_5              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.983 ns                 ;
; 0.981 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_6           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_5              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.983 ns                 ;
; 0.982 ns                                ; system0:u0|sdram:the_sdram|m_state.000010000                                                                                                                  ; system0:u0|sdram:the_sdram|m_data[15]~_Duplicate_1                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.007 ns                   ; 0.989 ns                 ;
; 0.985 ns                                ; system0:u0|sdram:the_sdram|m_next.010000000                                                                                                                   ; system0:u0|sdram:the_sdram|m_state.010000000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.025 ns                   ; 1.010 ns                 ;
; 0.985 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[35]                                                                  ; system0:u0|sdram:the_sdram|active_addr[17]                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 1.002 ns                 ;
; 0.986 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[28]                                                                  ; system0:u0|sdram:the_sdram|active_addr[10]                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 1.001 ns                 ;
; 0.988 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[2]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 1.003 ns                 ;
; 0.989 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_0          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[0]     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.024 ns                   ; 1.013 ns                 ;
; 0.990 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[7]                                                                                            ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[7]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 1.007 ns                 ;
; 0.991 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[7]                                                                                            ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[7]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 1.008 ns                 ;
; 0.994 ns                                ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[2]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.010 ns                 ;
; 0.996 ns                                ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 1.013 ns                 ;
; 0.997 ns                                ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 1.014 ns                 ;
; 1.002 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[4]                                                                                            ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[4]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 1.019 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                           ;                                                                                                                                                                   ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                               ;
+-------+--------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack ; Required tsu ; Actual tsu ; From                         ; To                                                                                                                                                                                              ; To Clock                     ;
+-------+--------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A   ; None         ; 7.434 ns   ; ENET_DATA[9]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[9]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 7.395 ns   ; ENET_DATA[1]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[1]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 7.391 ns   ; ENET_DATA[8]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[8]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 7.305 ns   ; ENET_DATA[0]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[0]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 7.248 ns   ; ENET_DATA[15]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[15]                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 7.166 ns   ; ENET_INT                     ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oINT                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 7.056 ns   ; ENET_DATA[4]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[4]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 7.032 ns   ; ENET_DATA[5]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[5]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 7.026 ns   ; ENET_DATA[3]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[3]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 7.016 ns   ; ENET_DATA[2]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[2]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 6.996 ns   ; ENET_DATA[12]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[12]                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 6.987 ns   ; ENET_DATA[14]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[14]                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 6.983 ns   ; ENET_DATA[11]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[11]                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 6.981 ns   ; ENET_DATA[10]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[10]                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 6.944 ns   ; ENET_DATA[13]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[13]                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 6.759 ns   ; ENET_DATA[7]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[7]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 6.580 ns   ; ENET_DATA[6]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[6]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 3.276 ns   ; SW[5]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[5]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 3.238 ns   ; SW[5]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[26]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 2.974 ns   ; SW[7]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[7]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 2.941 ns   ; SW[7]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[28]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 2.913 ns   ; SW[7]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ;
; N/A   ; None         ; 2.842 ns   ; SW[5]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg2 ; CLOCK_50                     ;
; N/A   ; None         ; 2.745 ns   ; SW[4]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[4]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 2.712 ns   ; SW[4]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[25]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 2.676 ns   ; SW[4]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg1 ; CLOCK_50                     ;
; N/A   ; None         ; 2.623 ns   ; SW[3]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[3]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 2.588 ns   ; SW[6]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[6]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 2.586 ns   ; SW[3]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[24]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 2.551 ns   ; SW[6]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[27]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 2.468 ns   ; SW[3]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg0 ; CLOCK_50                     ;
; N/A   ; None         ; 2.429 ns   ; SW[6]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg3 ; CLOCK_50                     ;
; N/A   ; None         ; 2.357 ns   ; SW[1]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[1]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 2.316 ns   ; SW[1]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[22]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 2.171 ns   ; SW[2]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[2]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 2.147 ns   ; SW[0]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[0]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 2.134 ns   ; SW[2]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[23]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 2.107 ns   ; SW[0]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[21]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 1.978 ns   ; SW[2]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ;
; N/A   ; None         ; 1.965 ns   ; SW[0]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ;
; N/A   ; None         ; 1.952 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.952 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.952 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.952 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.952 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.946 ns   ; SW[1]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ;
; N/A   ; None         ; 1.933 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.933 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.933 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.933 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.933 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.459 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.459 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.459 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.459 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.459 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.455 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.455 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.455 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.455 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.455 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.254 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.254 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.225 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.766 ns   ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.635 ns   ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.614 ns   ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.437 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.429 ns   ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.418 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.418 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.335 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.259 ns   ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.222 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.149 ns   ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.145 ns   ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.071 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.025 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.081 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.084 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.344 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.805 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.807 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.814 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.815 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.838 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.854 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.854 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.854 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.854 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.854 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.855 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.906 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.909 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.098 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.112 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.114 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.114 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.135 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.144 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.144 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.182 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.183 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.193 ns  ; DRAM_DQ[2]                   ; system0:u0|sdram:the_sdram|za_data[2]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.193 ns  ; DRAM_DQ[1]                   ; system0:u0|sdram:the_sdram|za_data[1]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.197 ns  ; DRAM_DQ[7]                   ; system0:u0|sdram:the_sdram|za_data[7]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.197 ns  ; DRAM_DQ[9]                   ; system0:u0|sdram:the_sdram|za_data[9]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.197 ns  ; DRAM_DQ[10]                  ; system0:u0|sdram:the_sdram|za_data[10]                                                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; -1.202 ns  ; DRAM_DQ[14]                  ; system0:u0|sdram:the_sdram|za_data[14]                                                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; -1.202 ns  ; DRAM_DQ[13]                  ; system0:u0|sdram:the_sdram|za_data[13]                                                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; -1.212 ns  ; DRAM_DQ[11]                  ; system0:u0|sdram:the_sdram|za_data[11]                                                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; -1.212 ns  ; DRAM_DQ[12]                  ; system0:u0|sdram:the_sdram|za_data[12]                                                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; -1.221 ns  ; DRAM_DQ[6]                   ; system0:u0|sdram:the_sdram|za_data[6]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.221 ns  ; DRAM_DQ[5]                   ; system0:u0|sdram:the_sdram|za_data[5]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.221 ns  ; DRAM_DQ[3]                   ; system0:u0|sdram:the_sdram|za_data[3]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.221 ns  ; DRAM_DQ[4]                   ; system0:u0|sdram:the_sdram|za_data[4]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.223 ns  ; DRAM_DQ[0]                   ; system0:u0|sdram:the_sdram|za_data[0]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.227 ns  ; DRAM_DQ[8]                   ; system0:u0|sdram:the_sdram|za_data[8]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.236 ns  ; DRAM_DQ[15]                  ; system0:u0|sdram:the_sdram|za_data[15]                                                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; -1.403 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
+-------+--------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                              ; To            ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A   ; None         ; 7.131 ns   ; system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out                  ; ENET_RST_N    ; CLOCK_50   ;
; N/A   ; None         ; 7.013 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_WR_N     ; CLOCK_50   ;
; N/A   ; None         ; 6.992 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[14] ; CLOCK_50   ;
; N/A   ; None         ; 6.992 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[15] ; CLOCK_50   ;
; N/A   ; None         ; 6.985 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[13] ; CLOCK_50   ;
; N/A   ; None         ; 6.985 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[12] ; CLOCK_50   ;
; N/A   ; None         ; 6.975 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[11] ; CLOCK_50   ;
; N/A   ; None         ; 6.975 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[10] ; CLOCK_50   ;
; N/A   ; None         ; 6.862 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CS_N                                            ; ENET_CS_N     ; CLOCK_50   ;
; N/A   ; None         ; 6.758 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[9]  ; CLOCK_50   ;
; N/A   ; None         ; 6.758 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[8]  ; CLOCK_50   ;
; N/A   ; None         ; 6.698 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[7]  ; CLOCK_50   ;
; N/A   ; None         ; 6.698 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[6]  ; CLOCK_50   ;
; N/A   ; None         ; 6.562 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[5]  ; CLOCK_50   ;
; N/A   ; None         ; 6.562 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[4]  ; CLOCK_50   ;
; N/A   ; None         ; 6.364 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[2] ; LEDR[2]       ; CLOCK_50   ;
; N/A   ; None         ; 6.315 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[5] ; LEDR[5]       ; CLOCK_50   ;
; N/A   ; None         ; 6.289 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[6] ; LEDR[6]       ; CLOCK_50   ;
; N/A   ; None         ; 6.259 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[7] ; LEDR[7]       ; CLOCK_50   ;
; N/A   ; None         ; 6.239 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[11]                                         ; ENET_DATA[11] ; CLOCK_50   ;
; N/A   ; None         ; 6.179 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_RD_N                                            ; ENET_RD_N     ; CLOCK_50   ;
; N/A   ; None         ; 6.177 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[10]                                         ; ENET_DATA[10] ; CLOCK_50   ;
; N/A   ; None         ; 6.165 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[1] ; LEDR[1]       ; CLOCK_50   ;
; N/A   ; None         ; 6.147 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[8]                                          ; ENET_DATA[8]  ; CLOCK_50   ;
; N/A   ; None         ; 6.126 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[4] ; LEDR[4]       ; CLOCK_50   ;
; N/A   ; None         ; 6.122 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[9]                                          ; ENET_DATA[9]  ; CLOCK_50   ;
; N/A   ; None         ; 6.115 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CLK                                             ; ENET_CLK      ; CLOCK_50   ;
; N/A   ; None         ; 6.099 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[3] ; LEDR[3]       ; CLOCK_50   ;
; N/A   ; None         ; 6.094 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[13]                                         ; ENET_DATA[13] ; CLOCK_50   ;
; N/A   ; None         ; 6.057 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[3]  ; CLOCK_50   ;
; N/A   ; None         ; 6.057 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[2]  ; CLOCK_50   ;
; N/A   ; None         ; 6.055 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[15]                                         ; ENET_DATA[15] ; CLOCK_50   ;
; N/A   ; None         ; 6.047 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[1]  ; CLOCK_50   ;
; N/A   ; None         ; 6.047 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[0]  ; CLOCK_50   ;
; N/A   ; None         ; 5.979 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[5]                                          ; ENET_DATA[5]  ; CLOCK_50   ;
; N/A   ; None         ; 5.830 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[1]  ; LEDG[5]       ; CLOCK_50   ;
; N/A   ; None         ; 5.794 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[6]                                          ; ENET_DATA[6]  ; CLOCK_50   ;
; N/A   ; None         ; 5.788 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[14]                                         ; ENET_DATA[14] ; CLOCK_50   ;
; N/A   ; None         ; 5.735 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[4]  ; LEDG[8]       ; CLOCK_50   ;
; N/A   ; None         ; 5.726 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CMD                                             ; ENET_CMD      ; CLOCK_50   ;
; N/A   ; None         ; 5.692 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[2]  ; LEDG[6]       ; CLOCK_50   ;
; N/A   ; None         ; 5.631 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_2      ; LEDG[2]       ; CLOCK_50   ;
; N/A   ; None         ; 5.524 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[4]                                          ; ENET_DATA[4]  ; CLOCK_50   ;
; N/A   ; None         ; 5.452 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[7]                                          ; ENET_DATA[7]  ; CLOCK_50   ;
; N/A   ; None         ; 5.450 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[12]                                         ; ENET_DATA[12] ; CLOCK_50   ;
; N/A   ; None         ; 5.427 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[0]  ; LEDG[4]       ; CLOCK_50   ;
; N/A   ; None         ; 5.426 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|chg_flag   ; LEDR[11]      ; CLOCK_50   ;
; N/A   ; None         ; 5.390 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[3]  ; LEDG[7]       ; CLOCK_50   ;
; N/A   ; None         ; 5.361 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_3      ; LEDG[3]       ; CLOCK_50   ;
; N/A   ; None         ; 5.324 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[1]                                          ; ENET_DATA[1]  ; CLOCK_50   ;
; N/A   ; None         ; 5.295 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[2]                                          ; ENET_DATA[2]  ; CLOCK_50   ;
; N/A   ; None         ; 5.285 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[0]                                          ; ENET_DATA[0]  ; CLOCK_50   ;
; N/A   ; None         ; 5.151 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen      ; LEDR[8]       ; CLOCK_50   ;
; N/A   ; None         ; 5.121 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[0] ; LEDR[0]       ; CLOCK_50   ;
; N/A   ; None         ; 5.069 ns   ; system0:u0|sdram:the_sdram|m_bank[1]                                                                              ; DRAM_BA_1     ; CLOCK_50   ;
; N/A   ; None         ; 5.069 ns   ; system0:u0|sdram:the_sdram|m_bank[0]                                                                              ; DRAM_BA_0     ; CLOCK_50   ;
; N/A   ; None         ; 5.065 ns   ; system0:u0|sdram:the_sdram|m_cmd[0]                                                                               ; DRAM_WE_N     ; CLOCK_50   ;
; N/A   ; None         ; 5.065 ns   ; system0:u0|sdram:the_sdram|m_dqm[0]                                                                               ; DRAM_LDQM     ; CLOCK_50   ;
; N/A   ; None         ; 5.051 ns   ; system0:u0|sdram:the_sdram|m_data[14]                                                                             ; DRAM_DQ[14]   ; CLOCK_50   ;
; N/A   ; None         ; 5.051 ns   ; system0:u0|sdram:the_sdram|m_data[13]                                                                             ; DRAM_DQ[13]   ; CLOCK_50   ;
; N/A   ; None         ; 5.051 ns   ; system0:u0|sdram:the_sdram|m_cmd[3]                                                                               ; DRAM_CS_N     ; CLOCK_50   ;
; N/A   ; None         ; 5.049 ns   ; system0:u0|sdram:the_sdram|m_cmd[2]                                                                               ; DRAM_RAS_N    ; CLOCK_50   ;
; N/A   ; None         ; 5.049 ns   ; system0:u0|sdram:the_sdram|m_cmd[1]                                                                               ; DRAM_CAS_N    ; CLOCK_50   ;
; N/A   ; None         ; 5.048 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_14                                                                       ; DRAM_DQ[14]   ; CLOCK_50   ;
; N/A   ; None         ; 5.048 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_13                                                                       ; DRAM_DQ[13]   ; CLOCK_50   ;
; N/A   ; None         ; 5.046 ns   ; system0:u0|sdram:the_sdram|m_data[7]                                                                              ; DRAM_DQ[7]    ; CLOCK_50   ;
; N/A   ; None         ; 5.046 ns   ; system0:u0|sdram:the_sdram|m_data[9]                                                                              ; DRAM_DQ[9]    ; CLOCK_50   ;
; N/A   ; None         ; 5.046 ns   ; system0:u0|sdram:the_sdram|m_data[10]                                                                             ; DRAM_DQ[10]   ; CLOCK_50   ;
; N/A   ; None         ; 5.043 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_7                                                                        ; DRAM_DQ[7]    ; CLOCK_50   ;
; N/A   ; None         ; 5.043 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_9                                                                        ; DRAM_DQ[9]    ; CLOCK_50   ;
; N/A   ; None         ; 5.043 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_10                                                                       ; DRAM_DQ[10]   ; CLOCK_50   ;
; N/A   ; None         ; 5.041 ns   ; system0:u0|sdram:the_sdram|m_data[11]                                                                             ; DRAM_DQ[11]   ; CLOCK_50   ;
; N/A   ; None         ; 5.041 ns   ; system0:u0|sdram:the_sdram|m_data[12]                                                                             ; DRAM_DQ[12]   ; CLOCK_50   ;
; N/A   ; None         ; 5.039 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[3]                                          ; ENET_DATA[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.038 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_11                                                                       ; DRAM_DQ[11]   ; CLOCK_50   ;
; N/A   ; None         ; 5.038 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_12                                                                       ; DRAM_DQ[12]   ; CLOCK_50   ;
; N/A   ; None         ; 5.025 ns   ; system0:u0|sdram:the_sdram|m_data[15]                                                                             ; DRAM_DQ[15]   ; CLOCK_50   ;
; N/A   ; None         ; 5.025 ns   ; system0:u0|sdram:the_sdram|m_dqm[1]                                                                               ; DRAM_UDQM     ; CLOCK_50   ;
; N/A   ; None         ; 5.022 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_15                                                                       ; DRAM_DQ[15]   ; CLOCK_50   ;
; N/A   ; None         ; 5.022 ns   ; system0:u0|sdram:the_sdram|m_data[2]                                                                              ; DRAM_DQ[2]    ; CLOCK_50   ;
; N/A   ; None         ; 5.022 ns   ; system0:u0|sdram:the_sdram|m_data[1]                                                                              ; DRAM_DQ[1]    ; CLOCK_50   ;
; N/A   ; None         ; 5.019 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_2                                                                        ; DRAM_DQ[2]    ; CLOCK_50   ;
; N/A   ; None         ; 5.019 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_1                                                                        ; DRAM_DQ[1]    ; CLOCK_50   ;
; N/A   ; None         ; 5.016 ns   ; system0:u0|sdram:the_sdram|m_data[8]                                                                              ; DRAM_DQ[8]    ; CLOCK_50   ;
; N/A   ; None         ; 5.013 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_8                                                                        ; DRAM_DQ[8]    ; CLOCK_50   ;
; N/A   ; None         ; 5.012 ns   ; system0:u0|sdram:the_sdram|m_addr[10]                                                                             ; DRAM_ADDR[10] ; CLOCK_50   ;
; N/A   ; None         ; 5.011 ns   ; system0:u0|sdram:the_sdram|m_addr[4]                                                                              ; DRAM_ADDR[4]  ; CLOCK_50   ;
; N/A   ; None         ; 5.011 ns   ; system0:u0|sdram:the_sdram|m_addr[3]                                                                              ; DRAM_ADDR[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.010 ns   ; system0:u0|sdram:the_sdram|m_data[6]                                                                              ; DRAM_DQ[6]    ; CLOCK_50   ;
; N/A   ; None         ; 5.010 ns   ; system0:u0|sdram:the_sdram|m_data[5]                                                                              ; DRAM_DQ[5]    ; CLOCK_50   ;
; N/A   ; None         ; 5.010 ns   ; system0:u0|sdram:the_sdram|m_data[3]                                                                              ; DRAM_DQ[3]    ; CLOCK_50   ;
; N/A   ; None         ; 5.010 ns   ; system0:u0|sdram:the_sdram|m_data[4]                                                                              ; DRAM_DQ[4]    ; CLOCK_50   ;
; N/A   ; None         ; 5.007 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_6                                                                        ; DRAM_DQ[6]    ; CLOCK_50   ;
; N/A   ; None         ; 5.007 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_5                                                                        ; DRAM_DQ[5]    ; CLOCK_50   ;
; N/A   ; None         ; 5.007 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_3                                                                        ; DRAM_DQ[3]    ; CLOCK_50   ;
; N/A   ; None         ; 5.007 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_4                                                                        ; DRAM_DQ[4]    ; CLOCK_50   ;
; N/A   ; None         ; 5.002 ns   ; system0:u0|sdram:the_sdram|m_addr[9]                                                                              ; DRAM_ADDR[9]  ; CLOCK_50   ;
; N/A   ; None         ; 5.002 ns   ; system0:u0|sdram:the_sdram|m_addr[8]                                                                              ; DRAM_ADDR[8]  ; CLOCK_50   ;
; N/A   ; None         ; 5.001 ns   ; system0:u0|sdram:the_sdram|m_addr[2]                                                                              ; DRAM_ADDR[2]  ; CLOCK_50   ;
; N/A   ; None         ; 4.992 ns   ; system0:u0|sdram:the_sdram|m_data[0]                                                                              ; DRAM_DQ[0]    ; CLOCK_50   ;
; N/A   ; None         ; 4.992 ns   ; system0:u0|sdram:the_sdram|m_addr[11]                                                                             ; DRAM_ADDR[11] ; CLOCK_50   ;
; N/A   ; None         ; 4.991 ns   ; system0:u0|sdram:the_sdram|m_addr[1]                                                                              ; DRAM_ADDR[1]  ; CLOCK_50   ;
; N/A   ; None         ; 4.989 ns   ; system0:u0|sdram:the_sdram|oe                                                                                     ; DRAM_DQ[0]    ; CLOCK_50   ;
; N/A   ; None         ; 4.982 ns   ; system0:u0|sdram:the_sdram|m_addr[7]                                                                              ; DRAM_ADDR[7]  ; CLOCK_50   ;
; N/A   ; None         ; 4.981 ns   ; system0:u0|sdram:the_sdram|m_addr[6]                                                                              ; DRAM_ADDR[6]  ; CLOCK_50   ;
; N/A   ; None         ; 4.981 ns   ; system0:u0|sdram:the_sdram|m_addr[5]                                                                              ; DRAM_ADDR[5]  ; CLOCK_50   ;
; N/A   ; None         ; 4.981 ns   ; system0:u0|sdram:the_sdram|m_addr[0]                                                                              ; DRAM_ADDR[0]  ; CLOCK_50   ;
; N/A   ; None         ; 4.869 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_oen      ; LEDR[9]       ; CLOCK_50   ;
; N/A   ; None         ; 2.930 ns   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1                                                                      ; LEDR[10]      ; CLOCK_50   ;
; N/A   ; None         ; -2.132 ns  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0                                                                      ; DRAM_CLK      ; CLOCK_50   ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+---------------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                      ;
+---------------+-------------+-----------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack ; Required th ; Actual th ; From                         ; To                                                                                                                                                                                              ; To Clock                     ;
+---------------+-------------+-----------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A           ; None        ; 1.633 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.413 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.412 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.400 ns  ; DRAM_DQ[15]                  ; system0:u0|sdram:the_sdram|za_data[15]                                                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; 1.391 ns  ; DRAM_DQ[8]                   ; system0:u0|sdram:the_sdram|za_data[8]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.387 ns  ; DRAM_DQ[0]                   ; system0:u0|sdram:the_sdram|za_data[0]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.385 ns  ; DRAM_DQ[6]                   ; system0:u0|sdram:the_sdram|za_data[6]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.385 ns  ; DRAM_DQ[5]                   ; system0:u0|sdram:the_sdram|za_data[5]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.385 ns  ; DRAM_DQ[3]                   ; system0:u0|sdram:the_sdram|za_data[3]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.385 ns  ; DRAM_DQ[4]                   ; system0:u0|sdram:the_sdram|za_data[4]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.376 ns  ; DRAM_DQ[11]                  ; system0:u0|sdram:the_sdram|za_data[11]                                                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; 1.376 ns  ; DRAM_DQ[12]                  ; system0:u0|sdram:the_sdram|za_data[12]                                                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; 1.374 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.374 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.366 ns  ; DRAM_DQ[14]                  ; system0:u0|sdram:the_sdram|za_data[14]                                                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; 1.366 ns  ; DRAM_DQ[13]                  ; system0:u0|sdram:the_sdram|za_data[13]                                                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; 1.365 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.361 ns  ; DRAM_DQ[7]                   ; system0:u0|sdram:the_sdram|za_data[7]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.361 ns  ; DRAM_DQ[9]                   ; system0:u0|sdram:the_sdram|za_data[9]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.361 ns  ; DRAM_DQ[10]                  ; system0:u0|sdram:the_sdram|za_data[10]                                                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; 1.357 ns  ; DRAM_DQ[2]                   ; system0:u0|sdram:the_sdram|za_data[2]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.357 ns  ; DRAM_DQ[1]                   ; system0:u0|sdram:the_sdram|za_data[1]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.344 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.344 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.342 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.328 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.139 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.136 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.085 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.084 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.084 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.084 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.084 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.084 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.068 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.045 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.044 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.037 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.035 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.574 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.314 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.311 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.219 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.205 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.183 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.159 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.085 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.081 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.008 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.029 ns ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.105 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.188 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.188 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.199 ns ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.207 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.384 ns ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.405 ns ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.536 ns ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.995 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.225 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.225 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.225 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.225 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.225 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.229 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.229 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.229 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.229 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.229 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.677 ns ; SW[1]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ;
; N/A           ; None        ; -1.696 ns ; SW[0]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ;
; N/A           ; None        ; -1.703 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.703 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.703 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.703 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.703 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.709 ns ; SW[2]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ;
; N/A           ; None        ; -1.722 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.722 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.722 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.722 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.722 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.877 ns ; SW[0]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[21]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -1.904 ns ; SW[2]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[23]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -1.917 ns ; SW[0]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[0]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -1.941 ns ; SW[2]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[2]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -2.086 ns ; SW[1]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[22]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -2.127 ns ; SW[1]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[1]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -2.160 ns ; SW[6]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg3 ; CLOCK_50                     ;
; N/A           ; None        ; -2.199 ns ; SW[3]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg0 ; CLOCK_50                     ;
; N/A           ; None        ; -2.321 ns ; SW[6]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[27]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -2.356 ns ; SW[3]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[24]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -2.358 ns ; SW[6]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[6]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -2.393 ns ; SW[3]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[3]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -2.407 ns ; SW[4]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg1 ; CLOCK_50                     ;
; N/A           ; None        ; -2.482 ns ; SW[4]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[25]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -2.515 ns ; SW[4]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[4]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -2.573 ns ; SW[5]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg2 ; CLOCK_50                     ;
; N/A           ; None        ; -2.644 ns ; SW[7]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ;
; N/A           ; None        ; -2.711 ns ; SW[7]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[28]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -2.744 ns ; SW[7]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[7]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -3.008 ns ; SW[5]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[26]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -3.046 ns ; SW[5]                        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[5]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -6.350 ns ; ENET_DATA[6]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[6]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.529 ns ; ENET_DATA[7]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[7]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.714 ns ; ENET_DATA[13]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[13]                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -6.751 ns ; ENET_DATA[10]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[10]                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -6.753 ns ; ENET_DATA[11]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[11]                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -6.757 ns ; ENET_DATA[14]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[14]                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -6.766 ns ; ENET_DATA[12]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[12]                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -6.786 ns ; ENET_DATA[2]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[2]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.796 ns ; ENET_DATA[3]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[3]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.802 ns ; ENET_DATA[5]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[5]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.826 ns ; ENET_DATA[4]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[4]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.936 ns ; ENET_INT                     ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oINT                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -7.018 ns ; ENET_DATA[15]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[15]                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -7.075 ns ; ENET_DATA[0]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[0]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -7.161 ns ; ENET_DATA[8]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[8]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -7.165 ns ; ENET_DATA[1]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[1]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -7.204 ns ; ENET_DATA[9]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[9]                                                                                                                           ; CLOCK_50                     ;
+---------------+-------------+-----------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                                                         ;
+-----------------+---------+----------------------------+------------+---------------------------------------------+----------------------------------------------------------------+
; Option          ; Setting ; From                       ; To         ; Entity Name                                 ; Help                                                           ;
+-----------------+---------+----------------------------+------------+---------------------------------------------+----------------------------------------------------------------+
; Cut Timing Path ; On      ; slave_address_d1[0]        ; *          ; system0_clock_0                             ; Node named slave_address_d1[0] removed during synthesis        ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[0]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[0] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[10] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[10] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[11] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[11] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[12] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[12] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[13] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[13] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[14] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[14] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[15] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[15] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[16] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[16] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[17] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[17] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[18] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[18] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[19] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[19] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[1]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[1] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[20] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[20] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[21] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[21] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[2]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[2] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[3]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[3] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[4]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[4] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[5]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[5] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[6]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[6] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[7]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[7] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[8]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[8] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[9]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[9] removed during synthesis  ;
; Cut Timing Path ; On      ; data_in_d1                 ; *          ; system0_clock_0_bit_pipe                    ; Node named data_in_d1 removed during synthesis                 ;
; Cut Timing Path ; On      ; slave_address_d1[0]        ; *          ; system0_clock_1                             ; Node named slave_address_d1[0] removed during synthesis        ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[0]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[0] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[10] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[10] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[11] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[11] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[12] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[12] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[13] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[13] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[14] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[14] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[15] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[15] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[16] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[16] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[17] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[17] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[18] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[18] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[19] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[19] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[1]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[1] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[20] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[20] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[21] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[21] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[2]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[2] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[3]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[3] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[4]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[4] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[5]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[5] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[6]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[6] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[7]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[7] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[8]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[8] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[9]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[9] removed during synthesis  ;
; Cut Timing Path ; On      ; data_in_d1                 ; *          ; system0_clock_1_bit_pipe                    ; Node named data_in_d1 removed during synthesis                 ;
; Cut Timing Path ; On      ; *                          ; data_in_d1 ; system0_reset_clk_cpu_domain_synch_module   ; No timing path applicable to specified source and destination  ;
; Cut Timing Path ; On      ; *                          ; data_in_d1 ; system0_reset_clk_sdram_domain_synch_module ; No timing path applicable to specified source and destination  ;
+-----------------+---------+----------------------------+------------+---------------------------------------------+----------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Apr 02 20:35:57 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[17]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[18]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[19]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[20]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[21]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[22]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[25]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[29]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[31]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[8]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[9]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[11]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[23]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[24]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[26]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[27]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[28]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[1]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[2]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[3]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[4]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[5]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[6]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[7]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[10]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[15]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[0]" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 31 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1" as buffer
    Info: Detected gated clock "system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_qualified_request_cpu_jtag_debug_module~3" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[20]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[24]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[22]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[21]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[13]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[14]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[17]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[19]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[18]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[16]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[8]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[7]" as buffer
    Info: Detected gated clock "system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~0" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[15]" as buffer
    Info: Detected gated clock "system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2" as buffer
    Info: Detected gated clock "system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|d_read" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[6]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[11]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[12]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[9]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[10]" as buffer
    Info: Detected gated clock "system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5" as buffer
    Info: Detected gated clock "system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3" as buffer
    Info: Detected gated clock "system0:u0|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|cpu_data_master_requests_sys_clk_timer_s1~2" as buffer
    Info: Detected gated clock "system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~4" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|d_write" as buffer
    Info: Detected ripple clock "system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[5]" as buffer
Info: Found timing assignments -- calculating delays
Info: No valid register-to-register data paths exist for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk0"
Info: Slack time is -3.022 ns for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" between source register "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12]" and destination register "system0:u0|cpu:the_cpu|A_slow_inst_result[12]"
    Info: Fmax is 62.33 MHz (period= 16.044 ns)
    Info: + Largest register to register requirement is -0.624 ns
        Info: + Setup relationship between source and destination is 5.000 ns
            Info: + Latch edge is 7.642 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 2.642 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with inverted offset of 2.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -5.660 ns
            Info: + Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to destination register is 2.663 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3061; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X28_Y15_N29; Fanout = 1; REG Node = 'system0:u0|cpu:the_cpu|A_slow_inst_result[12]'
                Info: Total cell delay = 0.537 ns ( 20.17 % )
                Info: Total interconnect delay = 2.126 ns ( 79.83 % )
            Info: - Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 8.323 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3061; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X24_Y17_N11; Fanout = 2; REG Node = 'system0:u0|cpu:the_cpu|A_mem_baddr[16]'
                Info: 4: + IC(0.335 ns) + CELL(0.398 ns) = 3.646 ns; Loc. = LCCOMB_X24_Y17_N20; Fanout = 1; COMB Node = 'system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1'
                Info: 5: + IC(0.269 ns) + CELL(0.406 ns) = 4.321 ns; Loc. = LCCOMB_X24_Y17_N16; Fanout = 6; COMB Node = 'system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3'
                Info: 6: + IC(0.274 ns) + CELL(0.275 ns) = 4.870 ns; Loc. = LCCOMB_X24_Y17_N0; Fanout = 21; COMB Node = 'system0:u0|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|cpu_data_master_requests_sys_clk_timer_s1~3'
                Info: 7: + IC(0.255 ns) + CELL(0.150 ns) = 5.275 ns; Loc. = LCCOMB_X24_Y17_N30; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1'
                Info: 8: + IC(1.520 ns) + CELL(0.000 ns) = 6.795 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl'
                Info: 9: + IC(1.378 ns) + CELL(0.150 ns) = 8.323 ns; Loc. = LCCOMB_X29_Y15_N10; Fanout = 1; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12]'
                Info: Total cell delay = 2.166 ns ( 26.02 % )
                Info: Total interconnect delay = 6.157 ns ( 73.98 % )
        Info: - Micro clock to output delay of source is 0.000 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 2.398 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y15_N10; Fanout = 1; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12]'
        Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X29_Y15_N4; Fanout = 1; COMB Node = 'system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~499'
        Info: 3: + IC(0.436 ns) + CELL(0.150 ns) = 0.990 ns; Loc. = LCCOMB_X28_Y15_N0; Fanout = 1; COMB Node = 'system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~500'
        Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 1.394 ns; Loc. = LCCOMB_X28_Y15_N26; Fanout = 1; COMB Node = 'system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~502'
        Info: 5: + IC(0.240 ns) + CELL(0.150 ns) = 1.784 ns; Loc. = LCCOMB_X28_Y15_N4; Fanout = 2; COMB Node = 'system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]'
        Info: 6: + IC(0.248 ns) + CELL(0.366 ns) = 2.398 ns; Loc. = LCFF_X28_Y15_N29; Fanout = 1; REG Node = 'system0:u0|cpu:the_cpu|A_slow_inst_result[12]'
        Info: Total cell delay = 0.966 ns ( 40.28 % )
        Info: Total interconnect delay = 1.432 ns ( 59.72 % )
Warning: Can't achieve timing requirement Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1' along 64 path(s). See Report window for details.
Info: Slack time is 1.146 ns for clock "CLOCK_50" between source register "system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request" and destination register "system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1"
    Info: + Largest register to register requirement is 2.164 ns
        Info: + Setup relationship between source and destination is 2.358 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 7.642 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.020 ns
            Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.671 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 471; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X20_Y13_N1; Fanout = 1; REG Node = 'system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1'
                Info: Total cell delay = 1.536 ns ( 57.51 % )
                Info: Total interconnect delay = 1.135 ns ( 42.49 % )
            Info: - Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.651 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3061; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X21_Y14_N25; Fanout = 2; REG Node = 'system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request'
                Info: Total cell delay = 0.537 ns ( 20.26 % )
                Info: Total interconnect delay = 2.114 ns ( 79.74 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 1.018 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y14_N25; Fanout = 2; REG Node = 'system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request'
        Info: 2: + IC(0.785 ns) + CELL(0.149 ns) = 0.934 ns; Loc. = LCCOMB_X20_Y13_N0; Fanout = 1; COMB Node = 'system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.018 ns; Loc. = LCFF_X20_Y13_N1; Fanout = 1; REG Node = 'system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1'
        Info: Total cell delay = 0.233 ns ( 22.89 % )
        Info: Total interconnect delay = 0.785 ns ( 77.11 % )
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 115.82 MHz between source register "sld_hub:sld_hub_inst|irsr_reg[0]" and destination register "sld_hub:sld_hub_inst|tdo" (period= 8.634 ns)
    Info: + Longest register to register delay is 4.106 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y15_N11; Fanout = 10; REG Node = 'sld_hub:sld_hub_inst|irsr_reg[0]'
        Info: 2: + IC(0.788 ns) + CELL(0.376 ns) = 1.164 ns; Loc. = LCCOMB_X46_Y15_N4; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst|Equal3~0'
        Info: 3: + IC(0.734 ns) + CELL(0.413 ns) = 2.311 ns; Loc. = LCCOMB_X46_Y16_N14; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~4'
        Info: 4: + IC(0.401 ns) + CELL(0.438 ns) = 3.150 ns; Loc. = LCCOMB_X47_Y16_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~6'
        Info: 5: + IC(0.474 ns) + CELL(0.398 ns) = 4.022 ns; Loc. = LCCOMB_X48_Y16_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~10'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.106 ns; Loc. = LCFF_X48_Y16_N1; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
        Info: Total cell delay = 1.709 ns ( 41.62 % )
        Info: Total interconnect delay = 2.397 ns ( 58.38 % )
    Info: - Smallest clock skew is 0.003 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.440 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 4.440 ns; Loc. = LCFF_X48_Y16_N1; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
            Info: Total cell delay = 0.537 ns ( 12.09 % )
            Info: Total interconnect delay = 3.903 ns ( 87.91 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.437 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 4.437 ns; Loc. = LCFF_X48_Y15_N11; Fanout = 10; REG Node = 'sld_hub:sld_hub_inst|irsr_reg[0]'
            Info: Total cell delay = 0.537 ns ( 12.10 % )
            Info: Total interconnect delay = 3.900 ns ( 87.90 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Minimum slack time is 391 ps for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" between source register "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen" and destination register "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y14_N23; Fanout = 2; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X40_Y14_N22; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~3'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X40_Y14_N23; Fanout = 2; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.358 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to destination register is 2.644 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3061; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X40_Y14_N23; Fanout = 2; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen'
                Info: Total cell delay = 0.537 ns ( 20.31 % )
                Info: Total interconnect delay = 2.107 ns ( 79.69 % )
            Info: - Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.644 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3061; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X40_Y14_N23; Fanout = 2; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen'
                Info: Total cell delay = 0.537 ns ( 20.31 % )
                Info: Total interconnect delay = 2.107 ns ( 79.69 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "CLOCK_50" between source register "system0:u0|sdram:the_sdram|i_cmd[3]" and destination register "system0:u0|sdram:the_sdram|i_cmd[3]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y8_N1; Fanout = 2; REG Node = 'system0:u0|sdram:the_sdram|i_cmd[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X3_Y8_N0; Fanout = 1; COMB Node = 'system0:u0|sdram:the_sdram|Selector0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X3_Y8_N1; Fanout = 2; REG Node = 'system0:u0|sdram:the_sdram|i_cmd[3]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLOCK_50" to destination register is 2.664 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 471; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X3_Y8_N1; Fanout = 2; REG Node = 'system0:u0|sdram:the_sdram|i_cmd[3]'
                Info: Total cell delay = 1.536 ns ( 57.66 % )
                Info: Total interconnect delay = 1.128 ns ( 42.34 % )
            Info: - Shortest clock path from clock "CLOCK_50" to source register is 2.664 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 471; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X3_Y8_N1; Fanout = 2; REG Node = 'system0:u0|sdram:the_sdram|i_cmd[3]'
                Info: Total cell delay = 1.536 ns ( 57.66 % )
                Info: Total interconnect delay = 1.128 ns ( 42.34 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[9]" (data pin = "ENET_DATA[9]", clock pin = "CLOCK_50") is 7.434 ns
    Info: + Longest pin to register delay is 7.772 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_A20; Fanout = 1; PIN Node = 'ENET_DATA[9]'
        Info: 2: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = IOC_X55_Y36_N2; Fanout = 1; COMB Node = 'ENET_DATA[9]~6'
        Info: 3: + IC(6.556 ns) + CELL(0.366 ns) = 7.772 ns; Loc. = LCFF_X32_Y14_N29; Fanout = 1; REG Node = 'system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[9]'
        Info: Total cell delay = 1.216 ns ( 15.65 % )
        Info: Total interconnect delay = 6.556 ns ( 84.35 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is -2.358 ns
    Info: - Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to destination register is 2.660 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3061; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X32_Y14_N29; Fanout = 1; REG Node = 'system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[9]'
        Info: Total cell delay = 0.537 ns ( 20.19 % )
        Info: Total interconnect delay = 2.123 ns ( 79.81 % )
Info: tco from clock "CLOCK_50" to destination pin "ENET_RST_N" through register "system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out" is 7.131 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is -2.358 ns
    Info: + Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.642 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3061; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X47_Y13_N7; Fanout = 12; REG Node = 'system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out'
        Info: Total cell delay = 0.537 ns ( 20.33 % )
        Info: Total interconnect delay = 2.105 ns ( 79.67 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y13_N7; Fanout = 12; REG Node = 'system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out'
        Info: 2: + IC(3.779 ns) + CELL(2.818 ns) = 6.597 ns; Loc. = PIN_B23; Fanout = 0; PIN Node = 'ENET_RST_N'
        Info: Total cell delay = 2.818 ns ( 42.72 % )
        Info: Total interconnect delay = 3.779 ns ( 57.28 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]" (data pin = "altera_internal_jtag~TMSUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 1.633 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.441 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 4.441 ns; Loc. = LCFF_X46_Y17_N3; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]'
        Info: Total cell delay = 0.537 ns ( 12.09 % )
        Info: Total interconnect delay = 3.904 ns ( 87.91 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.074 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 22; PIN Node = 'altera_internal_jtag~TMSUTAP'
        Info: 2: + IC(2.840 ns) + CELL(0.150 ns) = 2.990 ns; Loc. = LCCOMB_X46_Y17_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.074 ns; Loc. = LCFF_X46_Y17_N3; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]'
        Info: Total cell delay = 0.234 ns ( 7.61 % )
        Info: Total interconnect delay = 2.840 ns ( 92.39 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 251 megabytes
    Info: Processing ended: Tue Apr 02 20:36:02 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


