#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 23 13:23:04 2019
# Process ID: 19880
# Current directory: /home/petr/Projects/fpga/redpitaya/wrk/first/rtl/vivado
# Command line: vivado
# Log file: /home/petr/Projects/fpga/redpitaya/wrk/first/rtl/vivado/vivado.log
# Journal file: /home/petr/Projects/fpga/redpitaya/wrk/first/rtl/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project first_hw . -part xc7z010clg400-1
set_property board_part redpitaya.com:redpitaya:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
