# [TM10028000] - Computer Architecture

This folder is used for my notes for the TM10028000 - Computer Architecture class.

---

## Course Summary #1 ([chapter1-6.pdf](chapter-1/chapter1-6.pdf))
- [Introduction](chapter-1/README.md/#introduction)
- [Classes of Computers](chapter-1/README.md/#class-of-computers)
- [Defining Computer Architecture](chapter-1/README.md/#defining-computer-architecture)
- [Trends in Technology](chapter-1/README.md/#trends-in-technology)
- [Measuring, Reporting, and Summarizing Performance](chapter-1/README.md/#definition-of-performance)
- [5 Quantitative Principles of Computer Design](chapter-1/README.md/#5-quantitative-principles-of-computer-design)

---

## Course Summary #2 ([chapter2.pdf](chapter-2/chapter2.pdf))
- [Von Neumann Model: An Execution Model of Computers](chapter-2/README.md/#von-neumann-model-an-execution-model-of-computers)
- [Classifying Instruction Set Architectures](chapter-2/README.md/#classifying-instruction-set-architectures)
- [Memory Addressing](chapter-2/README.md/#memory-addressing)
- [Addressing Mode](chapter-2/README.md/#addressing-mode)
- [Type and Size of Operands](chapter-2/README.md/#type-and-size-of-operands)
- [Operations in the Instruction Set](chapter-2/README.md/#operations-in-the-instruction-set)
- [Instructions for Control Flow](chapter-2/README.md/#instructions-for-control-flow)
- [Encoding an Instruction Set](chapter-2/README.md/#encoding-an-instruction-set)
- [Example: MIPS Architecture](chapter-2/README.md/#example-mips-architecture)

---

## Course Summary #3 ([chapter3.pdf](chapter-3/chapter3.pdf))
- [How computers handle machine instructions](chapter-3/README.md/#how-computers-handle-machine-instructions)
    - [How to Process Machine Instructions](chapter-3/README.md/#how-to-process-machine-instructions)
    - [Basic Steps of Execution of Machine Instructions](chapter-3/README.md/#basic-steps-of-execution-of-machine-instructions)
    - [Features of the General-Purpose Register Processor](chapter-3/README.md/#features-of-the-general-purpose-register-processor)
    - [How to Improve Throughput of Machine Instructions Processing](chapter-3/README.md/#how-to-improve-throughput-of-machine-instructions-processing)
- [What is Pipelining?](chapter-3/README.md/#what-is-pipelining)
    - [Pipelining: A Mechanism to Increase the Throughput in General-Purpose Register Architecture Processors](chapter-3/README.md/#pipelining-a-mechanism-to-increase-the-throughput-in-general-purpose-register-architecture-processors)
    - [Example of a Pipelined RISC Processor (Cont’d)](chapter-3/README.md/#example-of-a-pipelined-risc-processor-contd)
    - [A RISC Data Path Drawn in a Pipeline Fashion](chapter-3/README.md/#a-risc-data-path-drawn-in-a-pipeline-fashion)
    - [A Pipeline with Pipeline Registers](chapter-3/README.md/#a-pipeline-with-pipeline-registers)
    - [Basic Performance Issues in Pipelining](chapter-3/README.md/#basic-performance-issues-in-pipelining)
    - [Major Hurdle of Pipelining: Pipeline Hazards](chapter-3/README.md/#major-hurdle-of-pipelining-pipeline-hazards)
    - [Performance of Pipelines with Stalls](chapter-3/README.md/#performance-of-pipelines-with-stalls)
    - [Performance of Pipelines with Stalls (cont’d)](chapter-3/README.md/performance-of-pipelines-with-stalls-contd)
- [The Major Hurdle of Pipelining-Pipeline Hazards](chapter-3/README.md/#the-major-hurdle-of-pipelining-pipeline-hazards)
    - [Structure Hazards](chapter-3/README.md/#structure-hazards)
    - [A Processor with Only One Memory Port](chapter-3/README.md/#a-processor-with-only-one-memory-port)
    - [A Pipeline Stalled for a Structural Hazard](chapter-3/README.md/#a-pipeline-stalled-for-a-structural-hazard)
    - [Consideration about Structural Hazard](chapter-3/README.md/#consideration-about-structural-hazard)
    - [Data Hazards](chapter-3/README.md/#data-hazards)
    - [Minimizing Data Hazard Stalls by Forwarding](chapter-3/README.md/#minimizing-data-hazard-stalls-by-forwarding)
    - [Data forwarding](chapter-3/README.md/#data-forwarding)
    - [Implementation of Data Forwarding](chapter-3/README.md/#implementation-of-data-forwarding)
    - [Data Hazards Requiring Stalls](chapter-3/README.md/#data-hazards-requiring-stalls)
    - [Pipeline Interlocking to Preserve Correct Execution](chapter-3/README.md/#pipeline-interlocking-to-preserve-correct-execution)
    - [Control (Branch) Hazards](chapter-3/README.md/#control-branch-hazards)
    - [Reducing Pipeline Branch Penalties](chapter-3/README.md/#reducing-pipeline-branch-penalties)
    - [Scheduling the Branch Delay Slot](chapter-3/README.md/#scheduling-the-branch-delay-slot)
    - [Implementation of the MIPS Data Path (non-pipelined)](chapter-3/README.md/#implementation-of-the-mips-data-path-non-pipelined)
- [How is Pipelining Implemented?](chapter-3/README.md/#how-is-pipelining-implemented)
    - [Simple (Non-Pipelined) Implementation of MIPS in 5 cycles](chapter-3/README.md/#simple-non-pipelined-implementation-of-mips-in-5-cycles)
    - [Implementation of the Pipelined MIPS Data Path](chapter-3/README.md/#implementation-of-the-pipelined-mips-data-path)
    - [Events on Every Pipe Stage](chapter-3/README.md/#events-on-every-pipe-stage)
    - [Implementing the Control for the MIPS Pipeline](chapter-3/README.md/#implementing-the-control-for-the-mips-pipeline)
    - [Data Path for Forwarding](chapter-3/README.md/#data-path-for-forwarding)
    - [Dealing with Branches in the Pipeline](chapter-3/README.md/#dealing-with-branches-in-the-pipeline)
- [Extending the MIPS Pipeline to Handle Muticycle Operations](chapter-3/README.md/#extending-the-mips-pipeline-to-handle-muticycle-operations)
    - [Pipeline timing (independent operations)](chapter-3/README.md/#pipeline-timing-independent-operations)
    - [Hazards in Longer Latency Pipelines](chapter-3/README.md/#hazards-in-longer-latency-pipelines)
    - [Three Checks before Instruction Issue](chapter-3/README.md/#three-checks-before-instruction-issue)
- [Example: MIPS R4000 Pipeline](chapter-3/README.md/#example-mips-r4000-pipeline)
    - [A 2-cycle Load Delay of R4000](chapter-3/README.md/#a-2-cycle-load-delay-of-r4000)
    - [A 3-cycle Load Delay of R4000](chapter-3/README.md/#a-3-cycle-load-delay-of-r4000)
    - [Performance of the R4000 Pipeline](chapter-3/README.md/#performance-of-the-r4000-pipeline)
    - [Fammacies and Pitfalls](chapter-3/README.md/#fammacies-and-pitfalls)
- [Conclusion](chapter-3/README.md/#conclusion)

---

## Course Summary #4 ([chapter4.pdf](chapter-4/chapter4.pdf))
- [Introduction](chapter-4/README.md/#introduction)
- [Cache Performance](chapter-4/README.md/#cache-performance)
- [Eleven Cache Optimizations](chapter-4/README.md/#eleven-cache-optimizations)
- [Virtual Memory](chapter-4/README.md/#virtual-memory)
- [Protection and Examples of Virtual Memory](chapter-4/README.md/#protection-and-examples-of-virtual-memory)