// Seed: 2728374006
`define pp_8 0
`timescale 1ps / 1 ps
`define pp_9 0
`timescale 1ps / 1ps `timescale 1ps / 1ps
`define pp_10 0
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  inout id_7;
  output id_6;
  output id_5;
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  assign id_2 = id_8;
  assign id_3 = id_4;
  logic id_8;
  type_13(
      id_7[1+:1], id_9, id_2
  );
  logic id_10;
  logic id_11;
  assign id_8 = id_4 >> 1'b0;
  assign id_9 = 1;
endmodule
