{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720134192747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720134192754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 20:03:12 2024 " "Processing started: Thu Jul 04 20:03:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720134192754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134192754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle_Processor -c Single_Cycle_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle_Processor -c Single_Cycle_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134192755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720134193320 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720134193320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typedefs.sv 1 0 " "Found 1 design units, including 0 entities, in source file typedefs.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 typedefs (SystemVerilog) " "Found design unit 1: typedefs (SystemVerilog)" {  } { { "typedefs.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/typedefs.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134204888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134204888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_singlecycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_singlecycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_clock_generator " "Found entity 1: tb_clock_generator" {  } { { "tb_SingleCycle.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/tb_SingleCycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134204896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134204896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycle_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file singlecycle_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycle_Top_tb " "Found entity 1: SingleCycle_Top_tb" {  } { { "SingleCycle_Top_tb.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134204900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134204900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycle_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file singlecycle_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycle_Top " "Found entity 1: SingleCycle_Top" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134204903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134204903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134204909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134204909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134204914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134204914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "Mux2x1.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Mux2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134204917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134204917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem " "Found entity 1: Mem" {  } { { "Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134204921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134204921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134204925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134204925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134204930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134204930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "Data_Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Data_Mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720134204932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134204932 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycle_Top " "Elaborating entity \"SingleCycle_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720134204989 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "op 0 SingleCycle_Top.sv(33) " "Net \"op\" at SingleCycle_Top.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1720134204996 "|SingleCycle_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:control_block " "Elaborating entity \"Controller\" for hierarchy \"Controller:control_block\"" {  } { { "SingleCycle_Top.sv" "control_block" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720134205001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Mux2x1:pc_mux " "Elaborating entity \"Mux2x1\" for hierarchy \"Mux2x1:pc_mux\"" {  } { { "SingleCycle_Top.sv" "pc_mux" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720134205004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:pc " "Elaborating entity \"Reg\" for hierarchy \"Reg:pc\"" {  } { { "SingleCycle_Top.sv" "pc" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720134205008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem Mem:inst_mem " "Elaborating entity \"Mem\" for hierarchy \"Mem:inst_mem\"" {  } { { "SingleCycle_Top.sv" "inst_mem" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720134205010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 Mem.sv(27) " "Verilog HDL assignment warning at Mem.sv(27): truncated value with size 16 to match size of target (1)" {  } { { "Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Mem.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720134205013 "|SingleCycle_Top|Mem:inst_mem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 9 Mem.sv(40) " "Verilog HDL warning at Mem.sv(40): number of words (7) in memory file does not match the number of elements in the address range \[0:9\]" {  } { { "Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Mem.sv" 40 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720134205013 "|SingleCycle_Top|Mem:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_out Mem.sv(26) " "Inferred latch for \"aux_out\" at Mem.sv(26)" {  } { { "Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Mem.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205013 "|SingleCycle_Top|Mem:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:reg_file " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:reg_file\"" {  } { { "SingleCycle_Top.sv" "reg_file" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720134205016 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] RegFile.sv(29) " "Inferred latch for \"out2\[0\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205017 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] RegFile.sv(29) " "Inferred latch for \"out2\[1\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205017 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] RegFile.sv(29) " "Inferred latch for \"out2\[2\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] RegFile.sv(29) " "Inferred latch for \"out2\[3\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] RegFile.sv(29) " "Inferred latch for \"out2\[4\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[5\] RegFile.sv(29) " "Inferred latch for \"out2\[5\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[6\] RegFile.sv(29) " "Inferred latch for \"out2\[6\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[7\] RegFile.sv(29) " "Inferred latch for \"out2\[7\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[8\] RegFile.sv(29) " "Inferred latch for \"out2\[8\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[9\] RegFile.sv(29) " "Inferred latch for \"out2\[9\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[10\] RegFile.sv(29) " "Inferred latch for \"out2\[10\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[11\] RegFile.sv(29) " "Inferred latch for \"out2\[11\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[12\] RegFile.sv(29) " "Inferred latch for \"out2\[12\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[13\] RegFile.sv(29) " "Inferred latch for \"out2\[13\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[14\] RegFile.sv(29) " "Inferred latch for \"out2\[14\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[15\] RegFile.sv(29) " "Inferred latch for \"out2\[15\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] RegFile.sv(29) " "Inferred latch for \"out1\[0\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] RegFile.sv(29) " "Inferred latch for \"out1\[1\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] RegFile.sv(29) " "Inferred latch for \"out1\[2\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] RegFile.sv(29) " "Inferred latch for \"out1\[3\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] RegFile.sv(29) " "Inferred latch for \"out1\[4\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] RegFile.sv(29) " "Inferred latch for \"out1\[5\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] RegFile.sv(29) " "Inferred latch for \"out1\[6\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[7\] RegFile.sv(29) " "Inferred latch for \"out1\[7\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[8\] RegFile.sv(29) " "Inferred latch for \"out1\[8\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[9\] RegFile.sv(29) " "Inferred latch for \"out1\[9\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[10\] RegFile.sv(29) " "Inferred latch for \"out1\[10\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[11\] RegFile.sv(29) " "Inferred latch for \"out1\[11\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[12\] RegFile.sv(29) " "Inferred latch for \"out1\[12\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[13\] RegFile.sv(29) " "Inferred latch for \"out1\[13\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[14\] RegFile.sv(29) " "Inferred latch for \"out1\[14\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[15\] RegFile.sv(29) " "Inferred latch for \"out1\[15\]\" at RegFile.sv(29)" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205018 "|SingleCycle_Top|RegFile:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:my_alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:my_alu\"" {  } { { "SingleCycle_Top.sv" "my_alu" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720134205020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Mem Data_Mem:data_mem " "Elaborating entity \"Data_Mem\" for hierarchy \"Data_Mem:data_mem\"" {  } { { "SingleCycle_Top.sv" "data_mem" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720134205024 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 Data_Mem.sv(36) " "Verilog HDL assignment warning at Data_Mem.sv(36): truncated value with size 16 to match size of target (1)" {  } { { "Data_Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Data_Mem.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720134205030 "|SingleCycle_Top|Data_Mem:data_mem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 9 Data_Mem.sv(62) " "Verilog HDL warning at Data_Mem.sv(62): number of words (7) in memory file does not match the number of elements in the address range \[0:9\]" {  } { { "Data_Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Data_Mem.sv" 62 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1720134205032 "|SingleCycle_Top|Data_Mem:data_mem"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "file Data_Mem.sv(61) " "Verilog HDL warning at Data_Mem.sv(61): initial value for variable file should be constant" {  } { { "Data_Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Data_Mem.sv" 61 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1720134205033 "|SingleCycle_Top|Data_Mem:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_out Data_Mem.sv(35) " "Inferred latch for \"aux_out\" at Data_Mem.sv(35)" {  } { { "Data_Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Data_Mem.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205038 "|SingleCycle_Top|Data_Mem:data_mem"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205102 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134205102 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205104 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205104 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134205104 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205106 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134205106 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[15\] " "Net \"alu_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[14\] " "Net \"alu_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[13\] " "Net \"alu_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[12\] " "Net \"alu_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[11\] " "Net \"alu_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[10\] " "Net \"alu_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[9\] " "Net \"alu_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[8\] " "Net \"alu_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[7\] " "Net \"alu_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[6\] " "Net \"alu_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[5\] " "Net \"alu_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[4\] " "Net \"alu_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[3\] " "Net \"alu_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[2\] " "Net \"alu_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[1\] " "Net \"alu_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205108 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134205108 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[15\] " "Net \"alu_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[14\] " "Net \"alu_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[13\] " "Net \"alu_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[12\] " "Net \"alu_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[11\] " "Net \"alu_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[10\] " "Net \"alu_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[9\] " "Net \"alu_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[8\] " "Net \"alu_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[7\] " "Net \"alu_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[6\] " "Net \"alu_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[5\] " "Net \"alu_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[4\] " "Net \"alu_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[3\] " "Net \"alu_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[2\] " "Net \"alu_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[1\] " "Net \"alu_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205109 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134205109 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[15\] " "Net \"alu_imm_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[14\] " "Net \"alu_imm_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[13\] " "Net \"alu_imm_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[12\] " "Net \"alu_imm_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[11\] " "Net \"alu_imm_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[10\] " "Net \"alu_imm_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[9\] " "Net \"alu_imm_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[8\] " "Net \"alu_imm_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[7\] " "Net \"alu_imm_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[6\] " "Net \"alu_imm_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[5\] " "Net \"alu_imm_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[4\] " "Net \"alu_imm_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[3\] " "Net \"alu_imm_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[2\] " "Net \"alu_imm_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[1\] " "Net \"alu_imm_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[15\] " "Net \"alu_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[14\] " "Net \"alu_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[13\] " "Net \"alu_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[12\] " "Net \"alu_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[11\] " "Net \"alu_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[10\] " "Net \"alu_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[9\] " "Net \"alu_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[8\] " "Net \"alu_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[7\] " "Net \"alu_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[6\] " "Net \"alu_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[5\] " "Net \"alu_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[4\] " "Net \"alu_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[3\] " "Net \"alu_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[2\] " "Net \"alu_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[1\] " "Net \"alu_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205111 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134205111 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[15\] " "Net \"alu_imm_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[14\] " "Net \"alu_imm_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[13\] " "Net \"alu_imm_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[12\] " "Net \"alu_imm_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[11\] " "Net \"alu_imm_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[10\] " "Net \"alu_imm_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[9\] " "Net \"alu_imm_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[8\] " "Net \"alu_imm_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[7\] " "Net \"alu_imm_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[6\] " "Net \"alu_imm_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[5\] " "Net \"alu_imm_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[4\] " "Net \"alu_imm_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[3\] " "Net \"alu_imm_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[2\] " "Net \"alu_imm_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[1\] " "Net \"alu_imm_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[15\] " "Net \"alu_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[14\] " "Net \"alu_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[13\] " "Net \"alu_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[12\] " "Net \"alu_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[11\] " "Net \"alu_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[10\] " "Net \"alu_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[9\] " "Net \"alu_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[8\] " "Net \"alu_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[7\] " "Net \"alu_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[6\] " "Net \"alu_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[5\] " "Net \"alu_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[4\] " "Net \"alu_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[3\] " "Net \"alu_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[2\] " "Net \"alu_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[1\] " "Net \"alu_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[15\] " "Net \"store_pc_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[14\] " "Net \"store_pc_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[13\] " "Net \"store_pc_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[12\] " "Net \"store_pc_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[11\] " "Net \"store_pc_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[10\] " "Net \"store_pc_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[9\] " "Net \"store_pc_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[8\] " "Net \"store_pc_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[7\] " "Net \"store_pc_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[6\] " "Net \"store_pc_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[5\] " "Net \"store_pc_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[4\] " "Net \"store_pc_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[3\] " "Net \"store_pc_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[2\] " "Net \"store_pc_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[1\] " "Net \"store_pc_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205113 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134205113 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[15\] " "Net \"alu_imm_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[14\] " "Net \"alu_imm_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[13\] " "Net \"alu_imm_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[12\] " "Net \"alu_imm_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[11\] " "Net \"alu_imm_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[10\] " "Net \"alu_imm_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[9\] " "Net \"alu_imm_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[8\] " "Net \"alu_imm_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[7\] " "Net \"alu_imm_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[6\] " "Net \"alu_imm_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[5\] " "Net \"alu_imm_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[4\] " "Net \"alu_imm_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[3\] " "Net \"alu_imm_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[2\] " "Net \"alu_imm_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[1\] " "Net \"alu_imm_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[15\] " "Net \"alu_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[14\] " "Net \"alu_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[13\] " "Net \"alu_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[12\] " "Net \"alu_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[11\] " "Net \"alu_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[10\] " "Net \"alu_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[9\] " "Net \"alu_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[8\] " "Net \"alu_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[7\] " "Net \"alu_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[6\] " "Net \"alu_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[5\] " "Net \"alu_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[4\] " "Net \"alu_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[3\] " "Net \"alu_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[2\] " "Net \"alu_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[1\] " "Net \"alu_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[15\] " "Net \"store_pc_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[14\] " "Net \"store_pc_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[13\] " "Net \"store_pc_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[12\] " "Net \"store_pc_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[11\] " "Net \"store_pc_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[10\] " "Net \"store_pc_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[9\] " "Net \"store_pc_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[8\] " "Net \"store_pc_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[7\] " "Net \"store_pc_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[6\] " "Net \"store_pc_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[5\] " "Net \"store_pc_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[4\] " "Net \"store_pc_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[3\] " "Net \"store_pc_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[2\] " "Net \"store_pc_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[1\] " "Net \"store_pc_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205116 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134205116 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[15\] " "Net \"alu_imm_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[14\] " "Net \"alu_imm_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[13\] " "Net \"alu_imm_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[12\] " "Net \"alu_imm_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[11\] " "Net \"alu_imm_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[10\] " "Net \"alu_imm_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[9\] " "Net \"alu_imm_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[8\] " "Net \"alu_imm_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[7\] " "Net \"alu_imm_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[6\] " "Net \"alu_imm_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[5\] " "Net \"alu_imm_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[4\] " "Net \"alu_imm_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[3\] " "Net \"alu_imm_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[2\] " "Net \"alu_imm_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[1\] " "Net \"alu_imm_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[15\] " "Net \"alu_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[14\] " "Net \"alu_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[13\] " "Net \"alu_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[12\] " "Net \"alu_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[11\] " "Net \"alu_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[10\] " "Net \"alu_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[9\] " "Net \"alu_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[8\] " "Net \"alu_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[7\] " "Net \"alu_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[6\] " "Net \"alu_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[5\] " "Net \"alu_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[4\] " "Net \"alu_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[3\] " "Net \"alu_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[2\] " "Net \"alu_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[1\] " "Net \"alu_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[15\] " "Net \"store_pc_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[14\] " "Net \"store_pc_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[13\] " "Net \"store_pc_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[12\] " "Net \"store_pc_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[11\] " "Net \"store_pc_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[10\] " "Net \"store_pc_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[9\] " "Net \"store_pc_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[8\] " "Net \"store_pc_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[7\] " "Net \"store_pc_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[6\] " "Net \"store_pc_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[5\] " "Net \"store_pc_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[4\] " "Net \"store_pc_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[3\] " "Net \"store_pc_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[2\] " "Net \"store_pc_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[1\] " "Net \"store_pc_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205118 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134205118 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[15\] " "Net \"sel_pc_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[14\] " "Net \"sel_pc_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[13\] " "Net \"sel_pc_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[12\] " "Net \"sel_pc_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[11\] " "Net \"sel_pc_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[10\] " "Net \"sel_pc_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[9\] " "Net \"sel_pc_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[8\] " "Net \"sel_pc_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[7\] " "Net \"sel_pc_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[6\] " "Net \"sel_pc_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[5\] " "Net \"sel_pc_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[4\] " "Net \"sel_pc_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[3\] " "Net \"sel_pc_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[2\] " "Net \"sel_pc_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[1\] " "Net \"sel_pc_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[15\] " "Net \"alu_imm_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[14\] " "Net \"alu_imm_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[13\] " "Net \"alu_imm_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[12\] " "Net \"alu_imm_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[11\] " "Net \"alu_imm_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[10\] " "Net \"alu_imm_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[9\] " "Net \"alu_imm_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[8\] " "Net \"alu_imm_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[7\] " "Net \"alu_imm_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[6\] " "Net \"alu_imm_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[5\] " "Net \"alu_imm_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[4\] " "Net \"alu_imm_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[3\] " "Net \"alu_imm_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[2\] " "Net \"alu_imm_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[1\] " "Net \"alu_imm_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[15\] " "Net \"alu_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[14\] " "Net \"alu_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[13\] " "Net \"alu_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[12\] " "Net \"alu_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[11\] " "Net \"alu_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[10\] " "Net \"alu_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[9\] " "Net \"alu_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[8\] " "Net \"alu_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[7\] " "Net \"alu_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[6\] " "Net \"alu_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[5\] " "Net \"alu_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[4\] " "Net \"alu_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[3\] " "Net \"alu_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[2\] " "Net \"alu_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[1\] " "Net \"alu_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[15\] " "Net \"store_pc_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[14\] " "Net \"store_pc_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[13\] " "Net \"store_pc_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[12\] " "Net \"store_pc_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[11\] " "Net \"store_pc_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[10\] " "Net \"store_pc_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[9\] " "Net \"store_pc_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[8\] " "Net \"store_pc_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[7\] " "Net \"store_pc_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[6\] " "Net \"store_pc_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[5\] " "Net \"store_pc_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[4\] " "Net \"store_pc_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[3\] " "Net \"store_pc_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[2\] " "Net \"store_pc_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[1\] " "Net \"store_pc_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205121 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134205121 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[15\] " "Net \"sel_pc_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[14\] " "Net \"sel_pc_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[13\] " "Net \"sel_pc_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[12\] " "Net \"sel_pc_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[11\] " "Net \"sel_pc_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[10\] " "Net \"sel_pc_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[9\] " "Net \"sel_pc_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[8\] " "Net \"sel_pc_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[7\] " "Net \"sel_pc_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[6\] " "Net \"sel_pc_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[5\] " "Net \"sel_pc_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[4\] " "Net \"sel_pc_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[3\] " "Net \"sel_pc_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[2\] " "Net \"sel_pc_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_pc_out\[1\] " "Net \"sel_pc_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "sel_pc_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[15\] " "Net \"alu_imm_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[14\] " "Net \"alu_imm_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[13\] " "Net \"alu_imm_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[12\] " "Net \"alu_imm_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[11\] " "Net \"alu_imm_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[10\] " "Net \"alu_imm_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[9\] " "Net \"alu_imm_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[8\] " "Net \"alu_imm_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[7\] " "Net \"alu_imm_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[6\] " "Net \"alu_imm_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[5\] " "Net \"alu_imm_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[4\] " "Net \"alu_imm_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[3\] " "Net \"alu_imm_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[2\] " "Net \"alu_imm_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_imm_out\[1\] " "Net \"alu_imm_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_imm_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[15\] " "Net \"alu_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[14\] " "Net \"alu_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[13\] " "Net \"alu_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[12\] " "Net \"alu_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[11\] " "Net \"alu_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[10\] " "Net \"alu_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[9\] " "Net \"alu_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[8\] " "Net \"alu_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[7\] " "Net \"alu_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[6\] " "Net \"alu_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[5\] " "Net \"alu_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[4\] " "Net \"alu_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[3\] " "Net \"alu_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[2\] " "Net \"alu_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_bypass_out\[1\] " "Net \"alu_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "alu_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[15\] " "Net \"mem_bypass_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[14\] " "Net \"mem_bypass_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[13\] " "Net \"mem_bypass_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[12\] " "Net \"mem_bypass_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[11\] " "Net \"mem_bypass_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[10\] " "Net \"mem_bypass_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[9\] " "Net \"mem_bypass_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[8\] " "Net \"mem_bypass_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[7\] " "Net \"mem_bypass_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[6\] " "Net \"mem_bypass_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[5\] " "Net \"mem_bypass_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[4\] " "Net \"mem_bypass_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[3\] " "Net \"mem_bypass_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[2\] " "Net \"mem_bypass_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_bypass_out\[1\] " "Net \"mem_bypass_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "mem_bypass_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[15\] " "Net \"store_pc_out\[15\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[15\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[14\] " "Net \"store_pc_out\[14\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[14\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[13\] " "Net \"store_pc_out\[13\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[13\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[12\] " "Net \"store_pc_out\[12\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[12\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[11\] " "Net \"store_pc_out\[11\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[11\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[10\] " "Net \"store_pc_out\[10\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[10\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[9\] " "Net \"store_pc_out\[9\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[9\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[8\] " "Net \"store_pc_out\[8\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[8\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[7\] " "Net \"store_pc_out\[7\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[7\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[6\] " "Net \"store_pc_out\[6\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[6\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[5\] " "Net \"store_pc_out\[5\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[5\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[4\] " "Net \"store_pc_out\[4\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[4\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[3\] " "Net \"store_pc_out\[3\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[3\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[2\] " "Net \"store_pc_out\[2\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[2\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "store_pc_out\[1\] " "Net \"store_pc_out\[1\]\" is missing source, defaulting to GND" {  } { { "SingleCycle_Top.sv" "store_pc_out\[1\]" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1720134205123 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1720134205123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mem:inst_mem\|aux_out " "LATCH primitive \"Mem:inst_mem\|aux_out\" is permanently enabled" {  } { { "Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Mem.sv" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134205183 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Data_Mem:data_mem\|aux_out " "LATCH primitive \"Data_Mem:data_mem\|aux_out\" is permanently enabled" {  } { { "Data_Mem.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/Data_Mem.sv" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134205187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[0\] " "LATCH primitive \"RegFile:reg_file\|out1\[0\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134205187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[1\] " "LATCH primitive \"RegFile:reg_file\|out1\[1\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134205187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[2\] " "LATCH primitive \"RegFile:reg_file\|out1\[2\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134205187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[3\] " "LATCH primitive \"RegFile:reg_file\|out1\[3\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134205187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[4\] " "LATCH primitive \"RegFile:reg_file\|out1\[4\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134205187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[5\] " "LATCH primitive \"RegFile:reg_file\|out1\[5\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134205187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[6\] " "LATCH primitive \"RegFile:reg_file\|out1\[6\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134205187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[7\] " "LATCH primitive \"RegFile:reg_file\|out1\[7\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134205187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[8\] " "LATCH primitive \"RegFile:reg_file\|out1\[8\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134205187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[9\] " "LATCH primitive \"RegFile:reg_file\|out1\[9\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134205187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[10\] " "LATCH primitive \"RegFile:reg_file\|out1\[10\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134205187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[11\] " "LATCH primitive \"RegFile:reg_file\|out1\[11\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134205187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[12\] " "LATCH primitive \"RegFile:reg_file\|out1\[12\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134205187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[13\] " "LATCH primitive \"RegFile:reg_file\|out1\[13\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134205187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[14\] " "LATCH primitive \"RegFile:reg_file\|out1\[14\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134205187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out1\[15\] " "LATCH primitive \"RegFile:reg_file\|out1\[15\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134205187 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegFile:reg_file\|out2\[0\] " "LATCH primitive \"RegFile:reg_file\|out2\[0\]\" is permanently enabled" {  } { { "RegFile.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/RegFile.sv" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1720134205187 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1720134205442 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[0\] GND " "Pin \"LEDS\[0\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|LEDS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[1\] GND " "Pin \"LEDS\[1\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|LEDS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[2\] GND " "Pin \"LEDS\[2\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|LEDS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[3\] GND " "Pin \"LEDS\[3\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|LEDS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[4\] GND " "Pin \"LEDS\[4\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|LEDS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[5\] GND " "Pin \"LEDS\[5\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|LEDS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[6\] GND " "Pin \"LEDS\[6\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|LEDS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[7\] GND " "Pin \"LEDS\[7\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|LEDS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[8\] GND " "Pin \"LEDS\[8\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|LEDS[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[9\] GND " "Pin \"LEDS\[9\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|LEDS[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720134205488 "|SingleCycle_Top|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720134205488 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720134205512 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720134205748 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720134205748 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134205821 "|SingleCycle_Top|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134205821 "|SingleCycle_Top|RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134205821 "|SingleCycle_Top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134205821 "|SingleCycle_Top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134205821 "|SingleCycle_Top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134205821 "|SingleCycle_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134205821 "|SingleCycle_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134205821 "|SingleCycle_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134205821 "|SingleCycle_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134205821 "|SingleCycle_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134205821 "|SingleCycle_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "SingleCycle_Top.sv" "" { Text "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/SingleCycle_Top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720134205821 "|SingleCycle_Top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1720134205821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720134205822 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720134205822 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720134205822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 590 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 590 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720134205868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 20:03:25 2024 " "Processing ended: Thu Jul 04 20:03:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720134205868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720134205868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720134205868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720134205868 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1720134207218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720134207223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 20:03:26 2024 " "Processing started: Thu Jul 04 20:03:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720134207223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1720134207223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Single_Cycle_Processor -c Single_Cycle_Processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Single_Cycle_Processor -c Single_Cycle_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1720134207223 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1720134207378 ""}
{ "Info" "0" "" "Project  = Single_Cycle_Processor" {  } {  } 0 0 "Project  = Single_Cycle_Processor" 0 0 "Fitter" 0 0 1720134207378 ""}
{ "Info" "0" "" "Revision = Single_Cycle_Processor" {  } {  } 0 0 "Revision = Single_Cycle_Processor" 0 0 "Fitter" 0 0 1720134207379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1720134207457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1720134207457 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Single_Cycle_Processor 10M50DAF256C7G " "Selected device 10M50DAF256C7G for design \"Single_Cycle_Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1720134207464 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1720134207519 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1720134207519 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1720134207729 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1720134207749 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF256A7G " "Device 10M08DAF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720134208043 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF256C7G " "Device 10M08DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720134208043 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF256I7G " "Device 10M08DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720134208043 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DAF256A7G " "Device 10M04DAF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720134208043 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DAF256C7G " "Device 10M04DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720134208043 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DAF256I7G " "Device 10M04DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720134208043 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF256A7G " "Device 10M16DAF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720134208043 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF256C7G " "Device 10M16DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720134208043 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF256I7G " "Device 10M16DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720134208043 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF256C7G " "Device 10M25DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720134208043 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF256I7G " "Device 10M25DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720134208043 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF256I7P " "Device 10M25DAF256I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720134208043 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF256I7G " "Device 10M50DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720134208043 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF256C7G " "Device 10M40DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720134208043 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF256I7G " "Device 10M40DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720134208043 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1720134208043 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720134208059 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ H3 " "Pin ~ALTERA_TCK~ is reserved at location H3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720134208059 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ G1 " "Pin ~ALTERA_TDI~ is reserved at location G1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720134208059 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ H1 " "Pin ~ALTERA_TDO~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720134208059 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ F8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720134208059 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720134208059 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ F7 " "Pin ~ALTERA_nSTATUS~ is reserved at location F7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720134208059 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E7 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720134208059 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1720134208059 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1720134208061 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1720134208061 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1720134208061 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1720134208061 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1720134208065 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "70 70 " "No exact pin location assignment(s) for 70 pins of 70 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1720134208327 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Single_Cycle_Processor.sdc " "Synopsys Design Constraints File file not found: 'Single_Cycle_Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1720134208630 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1720134208631 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1720134208631 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1720134208631 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1720134208632 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1720134208632 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1720134208632 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1720134208638 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720134208638 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720134208638 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720134208639 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720134208640 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1720134208640 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1720134208640 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1720134208640 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1720134208640 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1720134208640 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1720134208640 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "70 unused 2.5V 12 58 0 " "Number of I/O pins in group: 70 (unused VREF, 2.5V VCCIO, 12 input, 58 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1720134208644 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1720134208644 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1720134208644 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1720134208645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1720134208645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1720134208645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 32 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1720134208645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 12 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1720134208645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1720134208645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 28 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1720134208645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 12 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1720134208645 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 28 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1720134208645 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1720134208645 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1720134208645 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720134208729 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1720134208740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1720134210105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720134210173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1720134210202 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1720134210802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720134210802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1720134211399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y44 X44_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54" {  } { { "loc" "" { Generic "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y44 to location X44_Y54"} { { 12 { 0 ""} 33 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1720134212747 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1720134212747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1720134212838 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1720134212838 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1720134212838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720134212841 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1720134213050 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720134213061 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720134213415 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720134213415 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720134213735 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720134214257 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/output_files/Single_Cycle_Processor.fit.smsg " "Generated suppressed messages file C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/output_files/Single_Cycle_Processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1720134214550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6197 " "Peak virtual memory: 6197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720134214890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 20:03:34 2024 " "Processing ended: Thu Jul 04 20:03:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720134214890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720134214890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720134214890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1720134214890 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1720134216053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720134216059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 20:03:35 2024 " "Processing started: Thu Jul 04 20:03:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720134216059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1720134216059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Single_Cycle_Processor -c Single_Cycle_Processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Single_Cycle_Processor -c Single_Cycle_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1720134216059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1720134216423 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1720134218368 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1720134218502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720134219393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 20:03:39 2024 " "Processing ended: Thu Jul 04 20:03:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720134219393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720134219393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720134219393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1720134219393 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1720134220054 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1720134220670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720134220676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 20:03:40 2024 " "Processing started: Thu Jul 04 20:03:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720134220676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1720134220676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Single_Cycle_Processor -c Single_Cycle_Processor " "Command: quartus_sta Single_Cycle_Processor -c Single_Cycle_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1720134220676 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1720134220821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1720134221134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1720134221134 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1720134221176 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1720134221176 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Single_Cycle_Processor.sdc " "Synopsys Design Constraints File file not found: 'Single_Cycle_Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1720134221406 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1720134221406 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1720134221407 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1720134221407 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1720134221409 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1720134221409 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1720134221411 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1720134221420 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1720134221423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720134221426 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1720134221428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720134221430 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720134221433 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720134221437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720134221441 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720134221443 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720134221450 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1720134221473 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1720134221805 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1720134221838 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1720134221838 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1720134221838 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1720134221839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720134221840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720134221845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720134221848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720134221852 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720134221854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720134221856 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720134221859 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1720134221963 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1720134221963 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1720134221963 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1720134221963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720134221966 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720134221968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720134221970 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720134221972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720134221975 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720134223089 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720134223090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720134223180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 20:03:43 2024 " "Processing ended: Thu Jul 04 20:03:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720134223180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720134223180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720134223180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1720134223180 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1720134224294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720134224299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 20:03:44 2024 " "Processing started: Thu Jul 04 20:03:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720134224299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1720134224299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Single_Cycle_Processor -c Single_Cycle_Processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Single_Cycle_Processor -c Single_Cycle_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1720134224300 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1720134224959 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1720134224975 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Single_Cycle_Processor.vo C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/simulation/modelsim/ simulation " "Generated file Single_Cycle_Processor.vo in folder \"C:/Faculdade/2024-1/LAOC/Processor 16 bits/CPU_v0.3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1720134225096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720134225130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 20:03:45 2024 " "Processing ended: Thu Jul 04 20:03:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720134225130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720134225130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720134225130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1720134225130 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 604 s " "Quartus Prime Full Compilation was successful. 0 errors, 604 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1720134225782 ""}
