
NEAR_ANCHOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001652c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003ce8  080165f0  080165f0  000175f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801a2d8  0801a2d8  0001c3d8  2**0
                  CONTENTS
  4 .ARM          00000000  0801a2d8  0801a2d8  0001c3d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801a2d8  0801a2d8  0001c3d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801a2d8  0801a2d8  0001b2d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801a2dc  0801a2dc  0001b2dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003d8  20000000  0801a2e0  0001c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bd0  200003d8  0801a6b8  0001c3d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001fa8  0801a6b8  0001cfa8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0001c3d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023a5d  00000000  00000000  0001c400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000055ed  00000000  00000000  0003fe5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002028  00000000  00000000  00045450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000018f3  00000000  00000000  00047478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023f39  00000000  00000000  00048d6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029507  00000000  00000000  0006cca4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b0cac  00000000  00000000  000961ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00146e57  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008720  00000000  00000000  00146e9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0014f5bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000103  00000000  00000000  0014f60f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200003d8 	.word	0x200003d8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080165d4 	.word	0x080165d4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200003dc 	.word	0x200003dc
 8000104:	080165d4 	.word	0x080165d4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fa77 	bl	8001930 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f9b7 	bl	80017c0 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fa69 	bl	8001930 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fa5f 	bl	8001930 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f9e1 	bl	8001848 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f9d7 	bl	8001848 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_d2uiz>:
 80004a8:	b570      	push	{r4, r5, r6, lr}
 80004aa:	2200      	movs	r2, #0
 80004ac:	4b0c      	ldr	r3, [pc, #48]	@ (80004e0 <__aeabi_d2uiz+0x38>)
 80004ae:	0004      	movs	r4, r0
 80004b0:	000d      	movs	r5, r1
 80004b2:	f7ff ffef 	bl	8000494 <__aeabi_dcmpge>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d104      	bne.n	80004c4 <__aeabi_d2uiz+0x1c>
 80004ba:	0020      	movs	r0, r4
 80004bc:	0029      	movs	r1, r5
 80004be:	f002 f92f 	bl	8002720 <__aeabi_d2iz>
 80004c2:	bd70      	pop	{r4, r5, r6, pc}
 80004c4:	4b06      	ldr	r3, [pc, #24]	@ (80004e0 <__aeabi_d2uiz+0x38>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	0020      	movs	r0, r4
 80004ca:	0029      	movs	r1, r5
 80004cc:	f001 fd6a 	bl	8001fa4 <__aeabi_dsub>
 80004d0:	f002 f926 	bl	8002720 <__aeabi_d2iz>
 80004d4:	2380      	movs	r3, #128	@ 0x80
 80004d6:	061b      	lsls	r3, r3, #24
 80004d8:	469c      	mov	ip, r3
 80004da:	4460      	add	r0, ip
 80004dc:	e7f1      	b.n	80004c2 <__aeabi_d2uiz+0x1a>
 80004de:	46c0      	nop			@ (mov r8, r8)
 80004e0:	41e00000 	.word	0x41e00000

080004e4 <__aeabi_d2lz>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	2200      	movs	r2, #0
 80004e8:	2300      	movs	r3, #0
 80004ea:	0004      	movs	r4, r0
 80004ec:	000d      	movs	r5, r1
 80004ee:	f7ff ffb3 	bl	8000458 <__aeabi_dcmplt>
 80004f2:	2800      	cmp	r0, #0
 80004f4:	d108      	bne.n	8000508 <__aeabi_d2lz+0x24>
 80004f6:	0020      	movs	r0, r4
 80004f8:	0029      	movs	r1, r5
 80004fa:	f000 f80f 	bl	800051c <__aeabi_d2ulz>
 80004fe:	0002      	movs	r2, r0
 8000500:	000b      	movs	r3, r1
 8000502:	0010      	movs	r0, r2
 8000504:	0019      	movs	r1, r3
 8000506:	bd70      	pop	{r4, r5, r6, pc}
 8000508:	2380      	movs	r3, #128	@ 0x80
 800050a:	061b      	lsls	r3, r3, #24
 800050c:	18e9      	adds	r1, r5, r3
 800050e:	0020      	movs	r0, r4
 8000510:	f000 f804 	bl	800051c <__aeabi_d2ulz>
 8000514:	2300      	movs	r3, #0
 8000516:	4242      	negs	r2, r0
 8000518:	418b      	sbcs	r3, r1
 800051a:	e7f2      	b.n	8000502 <__aeabi_d2lz+0x1e>

0800051c <__aeabi_d2ulz>:
 800051c:	b570      	push	{r4, r5, r6, lr}
 800051e:	2200      	movs	r2, #0
 8000520:	4b0b      	ldr	r3, [pc, #44]	@ (8000550 <__aeabi_d2ulz+0x34>)
 8000522:	000d      	movs	r5, r1
 8000524:	0004      	movs	r4, r0
 8000526:	f001 fa75 	bl	8001a14 <__aeabi_dmul>
 800052a:	f7ff ffbd 	bl	80004a8 <__aeabi_d2uiz>
 800052e:	0006      	movs	r6, r0
 8000530:	f002 f960 	bl	80027f4 <__aeabi_ui2d>
 8000534:	2200      	movs	r2, #0
 8000536:	4b07      	ldr	r3, [pc, #28]	@ (8000554 <__aeabi_d2ulz+0x38>)
 8000538:	f001 fa6c 	bl	8001a14 <__aeabi_dmul>
 800053c:	0002      	movs	r2, r0
 800053e:	000b      	movs	r3, r1
 8000540:	0020      	movs	r0, r4
 8000542:	0029      	movs	r1, r5
 8000544:	f001 fd2e 	bl	8001fa4 <__aeabi_dsub>
 8000548:	f7ff ffae 	bl	80004a8 <__aeabi_d2uiz>
 800054c:	0031      	movs	r1, r6
 800054e:	bd70      	pop	{r4, r5, r6, pc}
 8000550:	3df00000 	.word	0x3df00000
 8000554:	41f00000 	.word	0x41f00000

08000558 <__aeabi_l2d>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	0006      	movs	r6, r0
 800055c:	0008      	movs	r0, r1
 800055e:	f002 f91b 	bl	8002798 <__aeabi_i2d>
 8000562:	2200      	movs	r2, #0
 8000564:	4b06      	ldr	r3, [pc, #24]	@ (8000580 <__aeabi_l2d+0x28>)
 8000566:	f001 fa55 	bl	8001a14 <__aeabi_dmul>
 800056a:	000d      	movs	r5, r1
 800056c:	0004      	movs	r4, r0
 800056e:	0030      	movs	r0, r6
 8000570:	f002 f940 	bl	80027f4 <__aeabi_ui2d>
 8000574:	002b      	movs	r3, r5
 8000576:	0022      	movs	r2, r4
 8000578:	f000 faa4 	bl	8000ac4 <__aeabi_dadd>
 800057c:	bd70      	pop	{r4, r5, r6, pc}
 800057e:	46c0      	nop			@ (mov r8, r8)
 8000580:	41f00000 	.word	0x41f00000

08000584 <__aeabi_fdiv>:
 8000584:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000586:	464f      	mov	r7, r9
 8000588:	4646      	mov	r6, r8
 800058a:	46d6      	mov	lr, sl
 800058c:	0244      	lsls	r4, r0, #9
 800058e:	b5c0      	push	{r6, r7, lr}
 8000590:	0047      	lsls	r7, r0, #1
 8000592:	1c0e      	adds	r6, r1, #0
 8000594:	0a64      	lsrs	r4, r4, #9
 8000596:	0e3f      	lsrs	r7, r7, #24
 8000598:	0fc5      	lsrs	r5, r0, #31
 800059a:	2f00      	cmp	r7, #0
 800059c:	d03c      	beq.n	8000618 <__aeabi_fdiv+0x94>
 800059e:	2fff      	cmp	r7, #255	@ 0xff
 80005a0:	d042      	beq.n	8000628 <__aeabi_fdiv+0xa4>
 80005a2:	2300      	movs	r3, #0
 80005a4:	2280      	movs	r2, #128	@ 0x80
 80005a6:	4699      	mov	r9, r3
 80005a8:	469a      	mov	sl, r3
 80005aa:	00e4      	lsls	r4, r4, #3
 80005ac:	04d2      	lsls	r2, r2, #19
 80005ae:	4314      	orrs	r4, r2
 80005b0:	3f7f      	subs	r7, #127	@ 0x7f
 80005b2:	0273      	lsls	r3, r6, #9
 80005b4:	0a5b      	lsrs	r3, r3, #9
 80005b6:	4698      	mov	r8, r3
 80005b8:	0073      	lsls	r3, r6, #1
 80005ba:	0e1b      	lsrs	r3, r3, #24
 80005bc:	0ff6      	lsrs	r6, r6, #31
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d01b      	beq.n	80005fa <__aeabi_fdiv+0x76>
 80005c2:	2bff      	cmp	r3, #255	@ 0xff
 80005c4:	d013      	beq.n	80005ee <__aeabi_fdiv+0x6a>
 80005c6:	4642      	mov	r2, r8
 80005c8:	2180      	movs	r1, #128	@ 0x80
 80005ca:	00d2      	lsls	r2, r2, #3
 80005cc:	04c9      	lsls	r1, r1, #19
 80005ce:	4311      	orrs	r1, r2
 80005d0:	4688      	mov	r8, r1
 80005d2:	2000      	movs	r0, #0
 80005d4:	3b7f      	subs	r3, #127	@ 0x7f
 80005d6:	0029      	movs	r1, r5
 80005d8:	1aff      	subs	r7, r7, r3
 80005da:	464b      	mov	r3, r9
 80005dc:	4071      	eors	r1, r6
 80005de:	b2c9      	uxtb	r1, r1
 80005e0:	2b0f      	cmp	r3, #15
 80005e2:	d900      	bls.n	80005e6 <__aeabi_fdiv+0x62>
 80005e4:	e0b5      	b.n	8000752 <__aeabi_fdiv+0x1ce>
 80005e6:	4a74      	ldr	r2, [pc, #464]	@ (80007b8 <__aeabi_fdiv+0x234>)
 80005e8:	009b      	lsls	r3, r3, #2
 80005ea:	58d3      	ldr	r3, [r2, r3]
 80005ec:	469f      	mov	pc, r3
 80005ee:	4643      	mov	r3, r8
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d13f      	bne.n	8000674 <__aeabi_fdiv+0xf0>
 80005f4:	3fff      	subs	r7, #255	@ 0xff
 80005f6:	3302      	adds	r3, #2
 80005f8:	e003      	b.n	8000602 <__aeabi_fdiv+0x7e>
 80005fa:	4643      	mov	r3, r8
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d12d      	bne.n	800065c <__aeabi_fdiv+0xd8>
 8000600:	2301      	movs	r3, #1
 8000602:	0029      	movs	r1, r5
 8000604:	464a      	mov	r2, r9
 8000606:	4071      	eors	r1, r6
 8000608:	b2c9      	uxtb	r1, r1
 800060a:	431a      	orrs	r2, r3
 800060c:	2a0e      	cmp	r2, #14
 800060e:	d838      	bhi.n	8000682 <__aeabi_fdiv+0xfe>
 8000610:	486a      	ldr	r0, [pc, #424]	@ (80007bc <__aeabi_fdiv+0x238>)
 8000612:	0092      	lsls	r2, r2, #2
 8000614:	5882      	ldr	r2, [r0, r2]
 8000616:	4697      	mov	pc, r2
 8000618:	2c00      	cmp	r4, #0
 800061a:	d113      	bne.n	8000644 <__aeabi_fdiv+0xc0>
 800061c:	2304      	movs	r3, #4
 800061e:	4699      	mov	r9, r3
 8000620:	3b03      	subs	r3, #3
 8000622:	2700      	movs	r7, #0
 8000624:	469a      	mov	sl, r3
 8000626:	e7c4      	b.n	80005b2 <__aeabi_fdiv+0x2e>
 8000628:	2c00      	cmp	r4, #0
 800062a:	d105      	bne.n	8000638 <__aeabi_fdiv+0xb4>
 800062c:	2308      	movs	r3, #8
 800062e:	4699      	mov	r9, r3
 8000630:	3b06      	subs	r3, #6
 8000632:	27ff      	movs	r7, #255	@ 0xff
 8000634:	469a      	mov	sl, r3
 8000636:	e7bc      	b.n	80005b2 <__aeabi_fdiv+0x2e>
 8000638:	230c      	movs	r3, #12
 800063a:	4699      	mov	r9, r3
 800063c:	3b09      	subs	r3, #9
 800063e:	27ff      	movs	r7, #255	@ 0xff
 8000640:	469a      	mov	sl, r3
 8000642:	e7b6      	b.n	80005b2 <__aeabi_fdiv+0x2e>
 8000644:	0020      	movs	r0, r4
 8000646:	f002 f941 	bl	80028cc <__clzsi2>
 800064a:	2776      	movs	r7, #118	@ 0x76
 800064c:	1f43      	subs	r3, r0, #5
 800064e:	409c      	lsls	r4, r3
 8000650:	2300      	movs	r3, #0
 8000652:	427f      	negs	r7, r7
 8000654:	4699      	mov	r9, r3
 8000656:	469a      	mov	sl, r3
 8000658:	1a3f      	subs	r7, r7, r0
 800065a:	e7aa      	b.n	80005b2 <__aeabi_fdiv+0x2e>
 800065c:	4640      	mov	r0, r8
 800065e:	f002 f935 	bl	80028cc <__clzsi2>
 8000662:	4642      	mov	r2, r8
 8000664:	1f43      	subs	r3, r0, #5
 8000666:	409a      	lsls	r2, r3
 8000668:	2376      	movs	r3, #118	@ 0x76
 800066a:	425b      	negs	r3, r3
 800066c:	1a1b      	subs	r3, r3, r0
 800066e:	4690      	mov	r8, r2
 8000670:	2000      	movs	r0, #0
 8000672:	e7b0      	b.n	80005d6 <__aeabi_fdiv+0x52>
 8000674:	2303      	movs	r3, #3
 8000676:	464a      	mov	r2, r9
 8000678:	431a      	orrs	r2, r3
 800067a:	4691      	mov	r9, r2
 800067c:	2003      	movs	r0, #3
 800067e:	33fc      	adds	r3, #252	@ 0xfc
 8000680:	e7a9      	b.n	80005d6 <__aeabi_fdiv+0x52>
 8000682:	000d      	movs	r5, r1
 8000684:	20ff      	movs	r0, #255	@ 0xff
 8000686:	2200      	movs	r2, #0
 8000688:	05c0      	lsls	r0, r0, #23
 800068a:	07ed      	lsls	r5, r5, #31
 800068c:	4310      	orrs	r0, r2
 800068e:	4328      	orrs	r0, r5
 8000690:	bce0      	pop	{r5, r6, r7}
 8000692:	46ba      	mov	sl, r7
 8000694:	46b1      	mov	r9, r6
 8000696:	46a8      	mov	r8, r5
 8000698:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800069a:	000d      	movs	r5, r1
 800069c:	2000      	movs	r0, #0
 800069e:	2200      	movs	r2, #0
 80006a0:	e7f2      	b.n	8000688 <__aeabi_fdiv+0x104>
 80006a2:	4653      	mov	r3, sl
 80006a4:	2b02      	cmp	r3, #2
 80006a6:	d0ed      	beq.n	8000684 <__aeabi_fdiv+0x100>
 80006a8:	2b03      	cmp	r3, #3
 80006aa:	d033      	beq.n	8000714 <__aeabi_fdiv+0x190>
 80006ac:	46a0      	mov	r8, r4
 80006ae:	2b01      	cmp	r3, #1
 80006b0:	d105      	bne.n	80006be <__aeabi_fdiv+0x13a>
 80006b2:	2000      	movs	r0, #0
 80006b4:	2200      	movs	r2, #0
 80006b6:	e7e7      	b.n	8000688 <__aeabi_fdiv+0x104>
 80006b8:	0035      	movs	r5, r6
 80006ba:	2803      	cmp	r0, #3
 80006bc:	d07a      	beq.n	80007b4 <__aeabi_fdiv+0x230>
 80006be:	003b      	movs	r3, r7
 80006c0:	337f      	adds	r3, #127	@ 0x7f
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	dd2d      	ble.n	8000722 <__aeabi_fdiv+0x19e>
 80006c6:	4642      	mov	r2, r8
 80006c8:	0752      	lsls	r2, r2, #29
 80006ca:	d007      	beq.n	80006dc <__aeabi_fdiv+0x158>
 80006cc:	220f      	movs	r2, #15
 80006ce:	4641      	mov	r1, r8
 80006d0:	400a      	ands	r2, r1
 80006d2:	2a04      	cmp	r2, #4
 80006d4:	d002      	beq.n	80006dc <__aeabi_fdiv+0x158>
 80006d6:	2204      	movs	r2, #4
 80006d8:	4694      	mov	ip, r2
 80006da:	44e0      	add	r8, ip
 80006dc:	4642      	mov	r2, r8
 80006de:	0112      	lsls	r2, r2, #4
 80006e0:	d505      	bpl.n	80006ee <__aeabi_fdiv+0x16a>
 80006e2:	4642      	mov	r2, r8
 80006e4:	4b36      	ldr	r3, [pc, #216]	@ (80007c0 <__aeabi_fdiv+0x23c>)
 80006e6:	401a      	ands	r2, r3
 80006e8:	003b      	movs	r3, r7
 80006ea:	4690      	mov	r8, r2
 80006ec:	3380      	adds	r3, #128	@ 0x80
 80006ee:	2bfe      	cmp	r3, #254	@ 0xfe
 80006f0:	dcc8      	bgt.n	8000684 <__aeabi_fdiv+0x100>
 80006f2:	4642      	mov	r2, r8
 80006f4:	0192      	lsls	r2, r2, #6
 80006f6:	0a52      	lsrs	r2, r2, #9
 80006f8:	b2d8      	uxtb	r0, r3
 80006fa:	e7c5      	b.n	8000688 <__aeabi_fdiv+0x104>
 80006fc:	2280      	movs	r2, #128	@ 0x80
 80006fe:	2500      	movs	r5, #0
 8000700:	20ff      	movs	r0, #255	@ 0xff
 8000702:	03d2      	lsls	r2, r2, #15
 8000704:	e7c0      	b.n	8000688 <__aeabi_fdiv+0x104>
 8000706:	2280      	movs	r2, #128	@ 0x80
 8000708:	03d2      	lsls	r2, r2, #15
 800070a:	4214      	tst	r4, r2
 800070c:	d002      	beq.n	8000714 <__aeabi_fdiv+0x190>
 800070e:	4643      	mov	r3, r8
 8000710:	4213      	tst	r3, r2
 8000712:	d049      	beq.n	80007a8 <__aeabi_fdiv+0x224>
 8000714:	2280      	movs	r2, #128	@ 0x80
 8000716:	03d2      	lsls	r2, r2, #15
 8000718:	4322      	orrs	r2, r4
 800071a:	0252      	lsls	r2, r2, #9
 800071c:	20ff      	movs	r0, #255	@ 0xff
 800071e:	0a52      	lsrs	r2, r2, #9
 8000720:	e7b2      	b.n	8000688 <__aeabi_fdiv+0x104>
 8000722:	2201      	movs	r2, #1
 8000724:	1ad3      	subs	r3, r2, r3
 8000726:	2b1b      	cmp	r3, #27
 8000728:	dcc3      	bgt.n	80006b2 <__aeabi_fdiv+0x12e>
 800072a:	4642      	mov	r2, r8
 800072c:	40da      	lsrs	r2, r3
 800072e:	4643      	mov	r3, r8
 8000730:	379e      	adds	r7, #158	@ 0x9e
 8000732:	40bb      	lsls	r3, r7
 8000734:	1e59      	subs	r1, r3, #1
 8000736:	418b      	sbcs	r3, r1
 8000738:	431a      	orrs	r2, r3
 800073a:	0753      	lsls	r3, r2, #29
 800073c:	d004      	beq.n	8000748 <__aeabi_fdiv+0x1c4>
 800073e:	230f      	movs	r3, #15
 8000740:	4013      	ands	r3, r2
 8000742:	2b04      	cmp	r3, #4
 8000744:	d000      	beq.n	8000748 <__aeabi_fdiv+0x1c4>
 8000746:	3204      	adds	r2, #4
 8000748:	0153      	lsls	r3, r2, #5
 800074a:	d529      	bpl.n	80007a0 <__aeabi_fdiv+0x21c>
 800074c:	2001      	movs	r0, #1
 800074e:	2200      	movs	r2, #0
 8000750:	e79a      	b.n	8000688 <__aeabi_fdiv+0x104>
 8000752:	4642      	mov	r2, r8
 8000754:	0163      	lsls	r3, r4, #5
 8000756:	0155      	lsls	r5, r2, #5
 8000758:	42ab      	cmp	r3, r5
 800075a:	d215      	bcs.n	8000788 <__aeabi_fdiv+0x204>
 800075c:	201b      	movs	r0, #27
 800075e:	2200      	movs	r2, #0
 8000760:	3f01      	subs	r7, #1
 8000762:	2601      	movs	r6, #1
 8000764:	001c      	movs	r4, r3
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	005b      	lsls	r3, r3, #1
 800076a:	2c00      	cmp	r4, #0
 800076c:	db01      	blt.n	8000772 <__aeabi_fdiv+0x1ee>
 800076e:	429d      	cmp	r5, r3
 8000770:	d801      	bhi.n	8000776 <__aeabi_fdiv+0x1f2>
 8000772:	1b5b      	subs	r3, r3, r5
 8000774:	4332      	orrs	r2, r6
 8000776:	3801      	subs	r0, #1
 8000778:	2800      	cmp	r0, #0
 800077a:	d1f3      	bne.n	8000764 <__aeabi_fdiv+0x1e0>
 800077c:	1e58      	subs	r0, r3, #1
 800077e:	4183      	sbcs	r3, r0
 8000780:	4313      	orrs	r3, r2
 8000782:	4698      	mov	r8, r3
 8000784:	000d      	movs	r5, r1
 8000786:	e79a      	b.n	80006be <__aeabi_fdiv+0x13a>
 8000788:	201a      	movs	r0, #26
 800078a:	2201      	movs	r2, #1
 800078c:	1b5b      	subs	r3, r3, r5
 800078e:	e7e8      	b.n	8000762 <__aeabi_fdiv+0x1de>
 8000790:	3b02      	subs	r3, #2
 8000792:	425a      	negs	r2, r3
 8000794:	4153      	adcs	r3, r2
 8000796:	425b      	negs	r3, r3
 8000798:	0035      	movs	r5, r6
 800079a:	2200      	movs	r2, #0
 800079c:	b2d8      	uxtb	r0, r3
 800079e:	e773      	b.n	8000688 <__aeabi_fdiv+0x104>
 80007a0:	0192      	lsls	r2, r2, #6
 80007a2:	2000      	movs	r0, #0
 80007a4:	0a52      	lsrs	r2, r2, #9
 80007a6:	e76f      	b.n	8000688 <__aeabi_fdiv+0x104>
 80007a8:	431a      	orrs	r2, r3
 80007aa:	0252      	lsls	r2, r2, #9
 80007ac:	0035      	movs	r5, r6
 80007ae:	20ff      	movs	r0, #255	@ 0xff
 80007b0:	0a52      	lsrs	r2, r2, #9
 80007b2:	e769      	b.n	8000688 <__aeabi_fdiv+0x104>
 80007b4:	4644      	mov	r4, r8
 80007b6:	e7ad      	b.n	8000714 <__aeabi_fdiv+0x190>
 80007b8:	08016784 	.word	0x08016784
 80007bc:	080167c4 	.word	0x080167c4
 80007c0:	f7ffffff 	.word	0xf7ffffff

080007c4 <__aeabi_fmul>:
 80007c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007c6:	464f      	mov	r7, r9
 80007c8:	4646      	mov	r6, r8
 80007ca:	46d6      	mov	lr, sl
 80007cc:	0243      	lsls	r3, r0, #9
 80007ce:	0a5b      	lsrs	r3, r3, #9
 80007d0:	0045      	lsls	r5, r0, #1
 80007d2:	b5c0      	push	{r6, r7, lr}
 80007d4:	4699      	mov	r9, r3
 80007d6:	1c0f      	adds	r7, r1, #0
 80007d8:	0e2d      	lsrs	r5, r5, #24
 80007da:	0fc6      	lsrs	r6, r0, #31
 80007dc:	2d00      	cmp	r5, #0
 80007de:	d100      	bne.n	80007e2 <__aeabi_fmul+0x1e>
 80007e0:	e088      	b.n	80008f4 <__aeabi_fmul+0x130>
 80007e2:	2dff      	cmp	r5, #255	@ 0xff
 80007e4:	d100      	bne.n	80007e8 <__aeabi_fmul+0x24>
 80007e6:	e08d      	b.n	8000904 <__aeabi_fmul+0x140>
 80007e8:	2280      	movs	r2, #128	@ 0x80
 80007ea:	00db      	lsls	r3, r3, #3
 80007ec:	04d2      	lsls	r2, r2, #19
 80007ee:	431a      	orrs	r2, r3
 80007f0:	2300      	movs	r3, #0
 80007f2:	4691      	mov	r9, r2
 80007f4:	4698      	mov	r8, r3
 80007f6:	469a      	mov	sl, r3
 80007f8:	3d7f      	subs	r5, #127	@ 0x7f
 80007fa:	027c      	lsls	r4, r7, #9
 80007fc:	007b      	lsls	r3, r7, #1
 80007fe:	0a64      	lsrs	r4, r4, #9
 8000800:	0e1b      	lsrs	r3, r3, #24
 8000802:	0fff      	lsrs	r7, r7, #31
 8000804:	2b00      	cmp	r3, #0
 8000806:	d068      	beq.n	80008da <__aeabi_fmul+0x116>
 8000808:	2bff      	cmp	r3, #255	@ 0xff
 800080a:	d021      	beq.n	8000850 <__aeabi_fmul+0x8c>
 800080c:	2280      	movs	r2, #128	@ 0x80
 800080e:	00e4      	lsls	r4, r4, #3
 8000810:	04d2      	lsls	r2, r2, #19
 8000812:	4314      	orrs	r4, r2
 8000814:	4642      	mov	r2, r8
 8000816:	3b7f      	subs	r3, #127	@ 0x7f
 8000818:	195b      	adds	r3, r3, r5
 800081a:	2100      	movs	r1, #0
 800081c:	1c5d      	adds	r5, r3, #1
 800081e:	2a0a      	cmp	r2, #10
 8000820:	dc2e      	bgt.n	8000880 <__aeabi_fmul+0xbc>
 8000822:	407e      	eors	r6, r7
 8000824:	4642      	mov	r2, r8
 8000826:	2a02      	cmp	r2, #2
 8000828:	dc23      	bgt.n	8000872 <__aeabi_fmul+0xae>
 800082a:	3a01      	subs	r2, #1
 800082c:	2a01      	cmp	r2, #1
 800082e:	d900      	bls.n	8000832 <__aeabi_fmul+0x6e>
 8000830:	e0bd      	b.n	80009ae <__aeabi_fmul+0x1ea>
 8000832:	2902      	cmp	r1, #2
 8000834:	d06e      	beq.n	8000914 <__aeabi_fmul+0x150>
 8000836:	2901      	cmp	r1, #1
 8000838:	d12c      	bne.n	8000894 <__aeabi_fmul+0xd0>
 800083a:	2000      	movs	r0, #0
 800083c:	2200      	movs	r2, #0
 800083e:	05c0      	lsls	r0, r0, #23
 8000840:	07f6      	lsls	r6, r6, #31
 8000842:	4310      	orrs	r0, r2
 8000844:	4330      	orrs	r0, r6
 8000846:	bce0      	pop	{r5, r6, r7}
 8000848:	46ba      	mov	sl, r7
 800084a:	46b1      	mov	r9, r6
 800084c:	46a8      	mov	r8, r5
 800084e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000850:	002b      	movs	r3, r5
 8000852:	33ff      	adds	r3, #255	@ 0xff
 8000854:	2c00      	cmp	r4, #0
 8000856:	d065      	beq.n	8000924 <__aeabi_fmul+0x160>
 8000858:	2203      	movs	r2, #3
 800085a:	4641      	mov	r1, r8
 800085c:	4311      	orrs	r1, r2
 800085e:	0032      	movs	r2, r6
 8000860:	3501      	adds	r5, #1
 8000862:	4688      	mov	r8, r1
 8000864:	407a      	eors	r2, r7
 8000866:	35ff      	adds	r5, #255	@ 0xff
 8000868:	290a      	cmp	r1, #10
 800086a:	dd00      	ble.n	800086e <__aeabi_fmul+0xaa>
 800086c:	e0d8      	b.n	8000a20 <__aeabi_fmul+0x25c>
 800086e:	0016      	movs	r6, r2
 8000870:	2103      	movs	r1, #3
 8000872:	4640      	mov	r0, r8
 8000874:	2201      	movs	r2, #1
 8000876:	4082      	lsls	r2, r0
 8000878:	20a6      	movs	r0, #166	@ 0xa6
 800087a:	00c0      	lsls	r0, r0, #3
 800087c:	4202      	tst	r2, r0
 800087e:	d020      	beq.n	80008c2 <__aeabi_fmul+0xfe>
 8000880:	4653      	mov	r3, sl
 8000882:	2b02      	cmp	r3, #2
 8000884:	d046      	beq.n	8000914 <__aeabi_fmul+0x150>
 8000886:	2b03      	cmp	r3, #3
 8000888:	d100      	bne.n	800088c <__aeabi_fmul+0xc8>
 800088a:	e0bb      	b.n	8000a04 <__aeabi_fmul+0x240>
 800088c:	4651      	mov	r1, sl
 800088e:	464c      	mov	r4, r9
 8000890:	2901      	cmp	r1, #1
 8000892:	d0d2      	beq.n	800083a <__aeabi_fmul+0x76>
 8000894:	002b      	movs	r3, r5
 8000896:	337f      	adds	r3, #127	@ 0x7f
 8000898:	2b00      	cmp	r3, #0
 800089a:	dd70      	ble.n	800097e <__aeabi_fmul+0x1ba>
 800089c:	0762      	lsls	r2, r4, #29
 800089e:	d004      	beq.n	80008aa <__aeabi_fmul+0xe6>
 80008a0:	220f      	movs	r2, #15
 80008a2:	4022      	ands	r2, r4
 80008a4:	2a04      	cmp	r2, #4
 80008a6:	d000      	beq.n	80008aa <__aeabi_fmul+0xe6>
 80008a8:	3404      	adds	r4, #4
 80008aa:	0122      	lsls	r2, r4, #4
 80008ac:	d503      	bpl.n	80008b6 <__aeabi_fmul+0xf2>
 80008ae:	4b63      	ldr	r3, [pc, #396]	@ (8000a3c <__aeabi_fmul+0x278>)
 80008b0:	401c      	ands	r4, r3
 80008b2:	002b      	movs	r3, r5
 80008b4:	3380      	adds	r3, #128	@ 0x80
 80008b6:	2bfe      	cmp	r3, #254	@ 0xfe
 80008b8:	dc2c      	bgt.n	8000914 <__aeabi_fmul+0x150>
 80008ba:	01a2      	lsls	r2, r4, #6
 80008bc:	0a52      	lsrs	r2, r2, #9
 80008be:	b2d8      	uxtb	r0, r3
 80008c0:	e7bd      	b.n	800083e <__aeabi_fmul+0x7a>
 80008c2:	2090      	movs	r0, #144	@ 0x90
 80008c4:	0080      	lsls	r0, r0, #2
 80008c6:	4202      	tst	r2, r0
 80008c8:	d127      	bne.n	800091a <__aeabi_fmul+0x156>
 80008ca:	38b9      	subs	r0, #185	@ 0xb9
 80008cc:	38ff      	subs	r0, #255	@ 0xff
 80008ce:	4210      	tst	r0, r2
 80008d0:	d06d      	beq.n	80009ae <__aeabi_fmul+0x1ea>
 80008d2:	003e      	movs	r6, r7
 80008d4:	46a1      	mov	r9, r4
 80008d6:	468a      	mov	sl, r1
 80008d8:	e7d2      	b.n	8000880 <__aeabi_fmul+0xbc>
 80008da:	2c00      	cmp	r4, #0
 80008dc:	d141      	bne.n	8000962 <__aeabi_fmul+0x19e>
 80008de:	2301      	movs	r3, #1
 80008e0:	4642      	mov	r2, r8
 80008e2:	431a      	orrs	r2, r3
 80008e4:	4690      	mov	r8, r2
 80008e6:	002b      	movs	r3, r5
 80008e8:	4642      	mov	r2, r8
 80008ea:	2101      	movs	r1, #1
 80008ec:	1c5d      	adds	r5, r3, #1
 80008ee:	2a0a      	cmp	r2, #10
 80008f0:	dd97      	ble.n	8000822 <__aeabi_fmul+0x5e>
 80008f2:	e7c5      	b.n	8000880 <__aeabi_fmul+0xbc>
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d126      	bne.n	8000946 <__aeabi_fmul+0x182>
 80008f8:	2304      	movs	r3, #4
 80008fa:	4698      	mov	r8, r3
 80008fc:	3b03      	subs	r3, #3
 80008fe:	2500      	movs	r5, #0
 8000900:	469a      	mov	sl, r3
 8000902:	e77a      	b.n	80007fa <__aeabi_fmul+0x36>
 8000904:	2b00      	cmp	r3, #0
 8000906:	d118      	bne.n	800093a <__aeabi_fmul+0x176>
 8000908:	2308      	movs	r3, #8
 800090a:	4698      	mov	r8, r3
 800090c:	3b06      	subs	r3, #6
 800090e:	25ff      	movs	r5, #255	@ 0xff
 8000910:	469a      	mov	sl, r3
 8000912:	e772      	b.n	80007fa <__aeabi_fmul+0x36>
 8000914:	20ff      	movs	r0, #255	@ 0xff
 8000916:	2200      	movs	r2, #0
 8000918:	e791      	b.n	800083e <__aeabi_fmul+0x7a>
 800091a:	2280      	movs	r2, #128	@ 0x80
 800091c:	2600      	movs	r6, #0
 800091e:	20ff      	movs	r0, #255	@ 0xff
 8000920:	03d2      	lsls	r2, r2, #15
 8000922:	e78c      	b.n	800083e <__aeabi_fmul+0x7a>
 8000924:	4641      	mov	r1, r8
 8000926:	2202      	movs	r2, #2
 8000928:	3501      	adds	r5, #1
 800092a:	4311      	orrs	r1, r2
 800092c:	4688      	mov	r8, r1
 800092e:	35ff      	adds	r5, #255	@ 0xff
 8000930:	290a      	cmp	r1, #10
 8000932:	dca5      	bgt.n	8000880 <__aeabi_fmul+0xbc>
 8000934:	2102      	movs	r1, #2
 8000936:	407e      	eors	r6, r7
 8000938:	e774      	b.n	8000824 <__aeabi_fmul+0x60>
 800093a:	230c      	movs	r3, #12
 800093c:	4698      	mov	r8, r3
 800093e:	3b09      	subs	r3, #9
 8000940:	25ff      	movs	r5, #255	@ 0xff
 8000942:	469a      	mov	sl, r3
 8000944:	e759      	b.n	80007fa <__aeabi_fmul+0x36>
 8000946:	0018      	movs	r0, r3
 8000948:	f001 ffc0 	bl	80028cc <__clzsi2>
 800094c:	464a      	mov	r2, r9
 800094e:	1f43      	subs	r3, r0, #5
 8000950:	2576      	movs	r5, #118	@ 0x76
 8000952:	409a      	lsls	r2, r3
 8000954:	2300      	movs	r3, #0
 8000956:	426d      	negs	r5, r5
 8000958:	4691      	mov	r9, r2
 800095a:	4698      	mov	r8, r3
 800095c:	469a      	mov	sl, r3
 800095e:	1a2d      	subs	r5, r5, r0
 8000960:	e74b      	b.n	80007fa <__aeabi_fmul+0x36>
 8000962:	0020      	movs	r0, r4
 8000964:	f001 ffb2 	bl	80028cc <__clzsi2>
 8000968:	4642      	mov	r2, r8
 800096a:	1f43      	subs	r3, r0, #5
 800096c:	409c      	lsls	r4, r3
 800096e:	1a2b      	subs	r3, r5, r0
 8000970:	3b76      	subs	r3, #118	@ 0x76
 8000972:	2100      	movs	r1, #0
 8000974:	1c5d      	adds	r5, r3, #1
 8000976:	2a0a      	cmp	r2, #10
 8000978:	dc00      	bgt.n	800097c <__aeabi_fmul+0x1b8>
 800097a:	e752      	b.n	8000822 <__aeabi_fmul+0x5e>
 800097c:	e780      	b.n	8000880 <__aeabi_fmul+0xbc>
 800097e:	2201      	movs	r2, #1
 8000980:	1ad3      	subs	r3, r2, r3
 8000982:	2b1b      	cmp	r3, #27
 8000984:	dd00      	ble.n	8000988 <__aeabi_fmul+0x1c4>
 8000986:	e758      	b.n	800083a <__aeabi_fmul+0x76>
 8000988:	359e      	adds	r5, #158	@ 0x9e
 800098a:	0022      	movs	r2, r4
 800098c:	40ac      	lsls	r4, r5
 800098e:	40da      	lsrs	r2, r3
 8000990:	1e63      	subs	r3, r4, #1
 8000992:	419c      	sbcs	r4, r3
 8000994:	4322      	orrs	r2, r4
 8000996:	0753      	lsls	r3, r2, #29
 8000998:	d004      	beq.n	80009a4 <__aeabi_fmul+0x1e0>
 800099a:	230f      	movs	r3, #15
 800099c:	4013      	ands	r3, r2
 800099e:	2b04      	cmp	r3, #4
 80009a0:	d000      	beq.n	80009a4 <__aeabi_fmul+0x1e0>
 80009a2:	3204      	adds	r2, #4
 80009a4:	0153      	lsls	r3, r2, #5
 80009a6:	d537      	bpl.n	8000a18 <__aeabi_fmul+0x254>
 80009a8:	2001      	movs	r0, #1
 80009aa:	2200      	movs	r2, #0
 80009ac:	e747      	b.n	800083e <__aeabi_fmul+0x7a>
 80009ae:	0c21      	lsrs	r1, r4, #16
 80009b0:	464a      	mov	r2, r9
 80009b2:	0424      	lsls	r4, r4, #16
 80009b4:	0c24      	lsrs	r4, r4, #16
 80009b6:	0027      	movs	r7, r4
 80009b8:	0c10      	lsrs	r0, r2, #16
 80009ba:	0412      	lsls	r2, r2, #16
 80009bc:	0c12      	lsrs	r2, r2, #16
 80009be:	4344      	muls	r4, r0
 80009c0:	4357      	muls	r7, r2
 80009c2:	4348      	muls	r0, r1
 80009c4:	4351      	muls	r1, r2
 80009c6:	0c3a      	lsrs	r2, r7, #16
 80009c8:	1909      	adds	r1, r1, r4
 80009ca:	1852      	adds	r2, r2, r1
 80009cc:	4294      	cmp	r4, r2
 80009ce:	d903      	bls.n	80009d8 <__aeabi_fmul+0x214>
 80009d0:	2180      	movs	r1, #128	@ 0x80
 80009d2:	0249      	lsls	r1, r1, #9
 80009d4:	468c      	mov	ip, r1
 80009d6:	4460      	add	r0, ip
 80009d8:	043f      	lsls	r7, r7, #16
 80009da:	0411      	lsls	r1, r2, #16
 80009dc:	0c3f      	lsrs	r7, r7, #16
 80009de:	19c9      	adds	r1, r1, r7
 80009e0:	018c      	lsls	r4, r1, #6
 80009e2:	1e67      	subs	r7, r4, #1
 80009e4:	41bc      	sbcs	r4, r7
 80009e6:	0c12      	lsrs	r2, r2, #16
 80009e8:	0e89      	lsrs	r1, r1, #26
 80009ea:	1812      	adds	r2, r2, r0
 80009ec:	430c      	orrs	r4, r1
 80009ee:	0192      	lsls	r2, r2, #6
 80009f0:	4314      	orrs	r4, r2
 80009f2:	0112      	lsls	r2, r2, #4
 80009f4:	d50e      	bpl.n	8000a14 <__aeabi_fmul+0x250>
 80009f6:	2301      	movs	r3, #1
 80009f8:	0862      	lsrs	r2, r4, #1
 80009fa:	401c      	ands	r4, r3
 80009fc:	4314      	orrs	r4, r2
 80009fe:	e749      	b.n	8000894 <__aeabi_fmul+0xd0>
 8000a00:	003e      	movs	r6, r7
 8000a02:	46a1      	mov	r9, r4
 8000a04:	2280      	movs	r2, #128	@ 0x80
 8000a06:	464b      	mov	r3, r9
 8000a08:	03d2      	lsls	r2, r2, #15
 8000a0a:	431a      	orrs	r2, r3
 8000a0c:	0252      	lsls	r2, r2, #9
 8000a0e:	20ff      	movs	r0, #255	@ 0xff
 8000a10:	0a52      	lsrs	r2, r2, #9
 8000a12:	e714      	b.n	800083e <__aeabi_fmul+0x7a>
 8000a14:	001d      	movs	r5, r3
 8000a16:	e73d      	b.n	8000894 <__aeabi_fmul+0xd0>
 8000a18:	0192      	lsls	r2, r2, #6
 8000a1a:	2000      	movs	r0, #0
 8000a1c:	0a52      	lsrs	r2, r2, #9
 8000a1e:	e70e      	b.n	800083e <__aeabi_fmul+0x7a>
 8000a20:	290f      	cmp	r1, #15
 8000a22:	d1ed      	bne.n	8000a00 <__aeabi_fmul+0x23c>
 8000a24:	2280      	movs	r2, #128	@ 0x80
 8000a26:	464b      	mov	r3, r9
 8000a28:	03d2      	lsls	r2, r2, #15
 8000a2a:	4213      	tst	r3, r2
 8000a2c:	d0ea      	beq.n	8000a04 <__aeabi_fmul+0x240>
 8000a2e:	4214      	tst	r4, r2
 8000a30:	d1e8      	bne.n	8000a04 <__aeabi_fmul+0x240>
 8000a32:	003e      	movs	r6, r7
 8000a34:	20ff      	movs	r0, #255	@ 0xff
 8000a36:	4322      	orrs	r2, r4
 8000a38:	e701      	b.n	800083e <__aeabi_fmul+0x7a>
 8000a3a:	46c0      	nop			@ (mov r8, r8)
 8000a3c:	f7ffffff 	.word	0xf7ffffff

08000a40 <__aeabi_ui2f>:
 8000a40:	b570      	push	{r4, r5, r6, lr}
 8000a42:	1e04      	subs	r4, r0, #0
 8000a44:	d00e      	beq.n	8000a64 <__aeabi_ui2f+0x24>
 8000a46:	f001 ff41 	bl	80028cc <__clzsi2>
 8000a4a:	239e      	movs	r3, #158	@ 0x9e
 8000a4c:	0001      	movs	r1, r0
 8000a4e:	1a1b      	subs	r3, r3, r0
 8000a50:	2b96      	cmp	r3, #150	@ 0x96
 8000a52:	dc0c      	bgt.n	8000a6e <__aeabi_ui2f+0x2e>
 8000a54:	2808      	cmp	r0, #8
 8000a56:	d02f      	beq.n	8000ab8 <__aeabi_ui2f+0x78>
 8000a58:	3908      	subs	r1, #8
 8000a5a:	408c      	lsls	r4, r1
 8000a5c:	0264      	lsls	r4, r4, #9
 8000a5e:	0a64      	lsrs	r4, r4, #9
 8000a60:	b2d8      	uxtb	r0, r3
 8000a62:	e001      	b.n	8000a68 <__aeabi_ui2f+0x28>
 8000a64:	2000      	movs	r0, #0
 8000a66:	2400      	movs	r4, #0
 8000a68:	05c0      	lsls	r0, r0, #23
 8000a6a:	4320      	orrs	r0, r4
 8000a6c:	bd70      	pop	{r4, r5, r6, pc}
 8000a6e:	2b99      	cmp	r3, #153	@ 0x99
 8000a70:	dc16      	bgt.n	8000aa0 <__aeabi_ui2f+0x60>
 8000a72:	1f42      	subs	r2, r0, #5
 8000a74:	2805      	cmp	r0, #5
 8000a76:	d000      	beq.n	8000a7a <__aeabi_ui2f+0x3a>
 8000a78:	4094      	lsls	r4, r2
 8000a7a:	0022      	movs	r2, r4
 8000a7c:	4810      	ldr	r0, [pc, #64]	@ (8000ac0 <__aeabi_ui2f+0x80>)
 8000a7e:	4002      	ands	r2, r0
 8000a80:	0765      	lsls	r5, r4, #29
 8000a82:	d009      	beq.n	8000a98 <__aeabi_ui2f+0x58>
 8000a84:	250f      	movs	r5, #15
 8000a86:	402c      	ands	r4, r5
 8000a88:	2c04      	cmp	r4, #4
 8000a8a:	d005      	beq.n	8000a98 <__aeabi_ui2f+0x58>
 8000a8c:	3204      	adds	r2, #4
 8000a8e:	0154      	lsls	r4, r2, #5
 8000a90:	d502      	bpl.n	8000a98 <__aeabi_ui2f+0x58>
 8000a92:	239f      	movs	r3, #159	@ 0x9f
 8000a94:	4002      	ands	r2, r0
 8000a96:	1a5b      	subs	r3, r3, r1
 8000a98:	0192      	lsls	r2, r2, #6
 8000a9a:	0a54      	lsrs	r4, r2, #9
 8000a9c:	b2d8      	uxtb	r0, r3
 8000a9e:	e7e3      	b.n	8000a68 <__aeabi_ui2f+0x28>
 8000aa0:	0002      	movs	r2, r0
 8000aa2:	0020      	movs	r0, r4
 8000aa4:	321b      	adds	r2, #27
 8000aa6:	4090      	lsls	r0, r2
 8000aa8:	0002      	movs	r2, r0
 8000aaa:	1e50      	subs	r0, r2, #1
 8000aac:	4182      	sbcs	r2, r0
 8000aae:	2005      	movs	r0, #5
 8000ab0:	1a40      	subs	r0, r0, r1
 8000ab2:	40c4      	lsrs	r4, r0
 8000ab4:	4314      	orrs	r4, r2
 8000ab6:	e7e0      	b.n	8000a7a <__aeabi_ui2f+0x3a>
 8000ab8:	0264      	lsls	r4, r4, #9
 8000aba:	2096      	movs	r0, #150	@ 0x96
 8000abc:	0a64      	lsrs	r4, r4, #9
 8000abe:	e7d3      	b.n	8000a68 <__aeabi_ui2f+0x28>
 8000ac0:	fbffffff 	.word	0xfbffffff

08000ac4 <__aeabi_dadd>:
 8000ac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ac6:	4657      	mov	r7, sl
 8000ac8:	464e      	mov	r6, r9
 8000aca:	4645      	mov	r5, r8
 8000acc:	46de      	mov	lr, fp
 8000ace:	b5e0      	push	{r5, r6, r7, lr}
 8000ad0:	b083      	sub	sp, #12
 8000ad2:	9000      	str	r0, [sp, #0]
 8000ad4:	9101      	str	r1, [sp, #4]
 8000ad6:	030c      	lsls	r4, r1, #12
 8000ad8:	004f      	lsls	r7, r1, #1
 8000ada:	0fce      	lsrs	r6, r1, #31
 8000adc:	0a61      	lsrs	r1, r4, #9
 8000ade:	9c00      	ldr	r4, [sp, #0]
 8000ae0:	031d      	lsls	r5, r3, #12
 8000ae2:	0f64      	lsrs	r4, r4, #29
 8000ae4:	430c      	orrs	r4, r1
 8000ae6:	9900      	ldr	r1, [sp, #0]
 8000ae8:	9200      	str	r2, [sp, #0]
 8000aea:	9301      	str	r3, [sp, #4]
 8000aec:	00c8      	lsls	r0, r1, #3
 8000aee:	0059      	lsls	r1, r3, #1
 8000af0:	0d4b      	lsrs	r3, r1, #21
 8000af2:	4699      	mov	r9, r3
 8000af4:	9a00      	ldr	r2, [sp, #0]
 8000af6:	9b01      	ldr	r3, [sp, #4]
 8000af8:	0a6d      	lsrs	r5, r5, #9
 8000afa:	0fd9      	lsrs	r1, r3, #31
 8000afc:	0f53      	lsrs	r3, r2, #29
 8000afe:	432b      	orrs	r3, r5
 8000b00:	469a      	mov	sl, r3
 8000b02:	9b00      	ldr	r3, [sp, #0]
 8000b04:	0d7f      	lsrs	r7, r7, #21
 8000b06:	00da      	lsls	r2, r3, #3
 8000b08:	4694      	mov	ip, r2
 8000b0a:	464a      	mov	r2, r9
 8000b0c:	46b0      	mov	r8, r6
 8000b0e:	1aba      	subs	r2, r7, r2
 8000b10:	428e      	cmp	r6, r1
 8000b12:	d100      	bne.n	8000b16 <__aeabi_dadd+0x52>
 8000b14:	e0b0      	b.n	8000c78 <__aeabi_dadd+0x1b4>
 8000b16:	2a00      	cmp	r2, #0
 8000b18:	dc00      	bgt.n	8000b1c <__aeabi_dadd+0x58>
 8000b1a:	e078      	b.n	8000c0e <__aeabi_dadd+0x14a>
 8000b1c:	4649      	mov	r1, r9
 8000b1e:	2900      	cmp	r1, #0
 8000b20:	d100      	bne.n	8000b24 <__aeabi_dadd+0x60>
 8000b22:	e0e9      	b.n	8000cf8 <__aeabi_dadd+0x234>
 8000b24:	49c9      	ldr	r1, [pc, #804]	@ (8000e4c <__aeabi_dadd+0x388>)
 8000b26:	428f      	cmp	r7, r1
 8000b28:	d100      	bne.n	8000b2c <__aeabi_dadd+0x68>
 8000b2a:	e195      	b.n	8000e58 <__aeabi_dadd+0x394>
 8000b2c:	2501      	movs	r5, #1
 8000b2e:	2a38      	cmp	r2, #56	@ 0x38
 8000b30:	dc16      	bgt.n	8000b60 <__aeabi_dadd+0x9c>
 8000b32:	2180      	movs	r1, #128	@ 0x80
 8000b34:	4653      	mov	r3, sl
 8000b36:	0409      	lsls	r1, r1, #16
 8000b38:	430b      	orrs	r3, r1
 8000b3a:	469a      	mov	sl, r3
 8000b3c:	2a1f      	cmp	r2, #31
 8000b3e:	dd00      	ble.n	8000b42 <__aeabi_dadd+0x7e>
 8000b40:	e1e7      	b.n	8000f12 <__aeabi_dadd+0x44e>
 8000b42:	2120      	movs	r1, #32
 8000b44:	4655      	mov	r5, sl
 8000b46:	1a8b      	subs	r3, r1, r2
 8000b48:	4661      	mov	r1, ip
 8000b4a:	409d      	lsls	r5, r3
 8000b4c:	40d1      	lsrs	r1, r2
 8000b4e:	430d      	orrs	r5, r1
 8000b50:	4661      	mov	r1, ip
 8000b52:	4099      	lsls	r1, r3
 8000b54:	1e4b      	subs	r3, r1, #1
 8000b56:	4199      	sbcs	r1, r3
 8000b58:	4653      	mov	r3, sl
 8000b5a:	40d3      	lsrs	r3, r2
 8000b5c:	430d      	orrs	r5, r1
 8000b5e:	1ae4      	subs	r4, r4, r3
 8000b60:	1b45      	subs	r5, r0, r5
 8000b62:	42a8      	cmp	r0, r5
 8000b64:	4180      	sbcs	r0, r0
 8000b66:	4240      	negs	r0, r0
 8000b68:	1a24      	subs	r4, r4, r0
 8000b6a:	0223      	lsls	r3, r4, #8
 8000b6c:	d400      	bmi.n	8000b70 <__aeabi_dadd+0xac>
 8000b6e:	e10f      	b.n	8000d90 <__aeabi_dadd+0x2cc>
 8000b70:	0264      	lsls	r4, r4, #9
 8000b72:	0a64      	lsrs	r4, r4, #9
 8000b74:	2c00      	cmp	r4, #0
 8000b76:	d100      	bne.n	8000b7a <__aeabi_dadd+0xb6>
 8000b78:	e139      	b.n	8000dee <__aeabi_dadd+0x32a>
 8000b7a:	0020      	movs	r0, r4
 8000b7c:	f001 fea6 	bl	80028cc <__clzsi2>
 8000b80:	0003      	movs	r3, r0
 8000b82:	3b08      	subs	r3, #8
 8000b84:	2120      	movs	r1, #32
 8000b86:	0028      	movs	r0, r5
 8000b88:	1aca      	subs	r2, r1, r3
 8000b8a:	40d0      	lsrs	r0, r2
 8000b8c:	409c      	lsls	r4, r3
 8000b8e:	0002      	movs	r2, r0
 8000b90:	409d      	lsls	r5, r3
 8000b92:	4322      	orrs	r2, r4
 8000b94:	429f      	cmp	r7, r3
 8000b96:	dd00      	ble.n	8000b9a <__aeabi_dadd+0xd6>
 8000b98:	e173      	b.n	8000e82 <__aeabi_dadd+0x3be>
 8000b9a:	1bd8      	subs	r0, r3, r7
 8000b9c:	3001      	adds	r0, #1
 8000b9e:	1a09      	subs	r1, r1, r0
 8000ba0:	002c      	movs	r4, r5
 8000ba2:	408d      	lsls	r5, r1
 8000ba4:	40c4      	lsrs	r4, r0
 8000ba6:	1e6b      	subs	r3, r5, #1
 8000ba8:	419d      	sbcs	r5, r3
 8000baa:	0013      	movs	r3, r2
 8000bac:	40c2      	lsrs	r2, r0
 8000bae:	408b      	lsls	r3, r1
 8000bb0:	4325      	orrs	r5, r4
 8000bb2:	2700      	movs	r7, #0
 8000bb4:	0014      	movs	r4, r2
 8000bb6:	431d      	orrs	r5, r3
 8000bb8:	076b      	lsls	r3, r5, #29
 8000bba:	d009      	beq.n	8000bd0 <__aeabi_dadd+0x10c>
 8000bbc:	230f      	movs	r3, #15
 8000bbe:	402b      	ands	r3, r5
 8000bc0:	2b04      	cmp	r3, #4
 8000bc2:	d005      	beq.n	8000bd0 <__aeabi_dadd+0x10c>
 8000bc4:	1d2b      	adds	r3, r5, #4
 8000bc6:	42ab      	cmp	r3, r5
 8000bc8:	41ad      	sbcs	r5, r5
 8000bca:	426d      	negs	r5, r5
 8000bcc:	1964      	adds	r4, r4, r5
 8000bce:	001d      	movs	r5, r3
 8000bd0:	0223      	lsls	r3, r4, #8
 8000bd2:	d400      	bmi.n	8000bd6 <__aeabi_dadd+0x112>
 8000bd4:	e12d      	b.n	8000e32 <__aeabi_dadd+0x36e>
 8000bd6:	4a9d      	ldr	r2, [pc, #628]	@ (8000e4c <__aeabi_dadd+0x388>)
 8000bd8:	3701      	adds	r7, #1
 8000bda:	4297      	cmp	r7, r2
 8000bdc:	d100      	bne.n	8000be0 <__aeabi_dadd+0x11c>
 8000bde:	e0d3      	b.n	8000d88 <__aeabi_dadd+0x2c4>
 8000be0:	4646      	mov	r6, r8
 8000be2:	499b      	ldr	r1, [pc, #620]	@ (8000e50 <__aeabi_dadd+0x38c>)
 8000be4:	08ed      	lsrs	r5, r5, #3
 8000be6:	4021      	ands	r1, r4
 8000be8:	074a      	lsls	r2, r1, #29
 8000bea:	432a      	orrs	r2, r5
 8000bec:	057c      	lsls	r4, r7, #21
 8000bee:	024d      	lsls	r5, r1, #9
 8000bf0:	0b2d      	lsrs	r5, r5, #12
 8000bf2:	0d64      	lsrs	r4, r4, #21
 8000bf4:	0524      	lsls	r4, r4, #20
 8000bf6:	432c      	orrs	r4, r5
 8000bf8:	07f6      	lsls	r6, r6, #31
 8000bfa:	4334      	orrs	r4, r6
 8000bfc:	0010      	movs	r0, r2
 8000bfe:	0021      	movs	r1, r4
 8000c00:	b003      	add	sp, #12
 8000c02:	bcf0      	pop	{r4, r5, r6, r7}
 8000c04:	46bb      	mov	fp, r7
 8000c06:	46b2      	mov	sl, r6
 8000c08:	46a9      	mov	r9, r5
 8000c0a:	46a0      	mov	r8, r4
 8000c0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c0e:	2a00      	cmp	r2, #0
 8000c10:	d100      	bne.n	8000c14 <__aeabi_dadd+0x150>
 8000c12:	e084      	b.n	8000d1e <__aeabi_dadd+0x25a>
 8000c14:	464a      	mov	r2, r9
 8000c16:	1bd2      	subs	r2, r2, r7
 8000c18:	2f00      	cmp	r7, #0
 8000c1a:	d000      	beq.n	8000c1e <__aeabi_dadd+0x15a>
 8000c1c:	e16d      	b.n	8000efa <__aeabi_dadd+0x436>
 8000c1e:	0025      	movs	r5, r4
 8000c20:	4305      	orrs	r5, r0
 8000c22:	d100      	bne.n	8000c26 <__aeabi_dadd+0x162>
 8000c24:	e127      	b.n	8000e76 <__aeabi_dadd+0x3b2>
 8000c26:	1e56      	subs	r6, r2, #1
 8000c28:	2a01      	cmp	r2, #1
 8000c2a:	d100      	bne.n	8000c2e <__aeabi_dadd+0x16a>
 8000c2c:	e23b      	b.n	80010a6 <__aeabi_dadd+0x5e2>
 8000c2e:	4d87      	ldr	r5, [pc, #540]	@ (8000e4c <__aeabi_dadd+0x388>)
 8000c30:	42aa      	cmp	r2, r5
 8000c32:	d100      	bne.n	8000c36 <__aeabi_dadd+0x172>
 8000c34:	e26a      	b.n	800110c <__aeabi_dadd+0x648>
 8000c36:	2501      	movs	r5, #1
 8000c38:	2e38      	cmp	r6, #56	@ 0x38
 8000c3a:	dc12      	bgt.n	8000c62 <__aeabi_dadd+0x19e>
 8000c3c:	0032      	movs	r2, r6
 8000c3e:	2a1f      	cmp	r2, #31
 8000c40:	dd00      	ble.n	8000c44 <__aeabi_dadd+0x180>
 8000c42:	e1f8      	b.n	8001036 <__aeabi_dadd+0x572>
 8000c44:	2620      	movs	r6, #32
 8000c46:	0025      	movs	r5, r4
 8000c48:	1ab6      	subs	r6, r6, r2
 8000c4a:	0007      	movs	r7, r0
 8000c4c:	4653      	mov	r3, sl
 8000c4e:	40b0      	lsls	r0, r6
 8000c50:	40d4      	lsrs	r4, r2
 8000c52:	40b5      	lsls	r5, r6
 8000c54:	40d7      	lsrs	r7, r2
 8000c56:	1e46      	subs	r6, r0, #1
 8000c58:	41b0      	sbcs	r0, r6
 8000c5a:	1b1b      	subs	r3, r3, r4
 8000c5c:	469a      	mov	sl, r3
 8000c5e:	433d      	orrs	r5, r7
 8000c60:	4305      	orrs	r5, r0
 8000c62:	4662      	mov	r2, ip
 8000c64:	1b55      	subs	r5, r2, r5
 8000c66:	45ac      	cmp	ip, r5
 8000c68:	4192      	sbcs	r2, r2
 8000c6a:	4653      	mov	r3, sl
 8000c6c:	4252      	negs	r2, r2
 8000c6e:	000e      	movs	r6, r1
 8000c70:	464f      	mov	r7, r9
 8000c72:	4688      	mov	r8, r1
 8000c74:	1a9c      	subs	r4, r3, r2
 8000c76:	e778      	b.n	8000b6a <__aeabi_dadd+0xa6>
 8000c78:	2a00      	cmp	r2, #0
 8000c7a:	dc00      	bgt.n	8000c7e <__aeabi_dadd+0x1ba>
 8000c7c:	e08e      	b.n	8000d9c <__aeabi_dadd+0x2d8>
 8000c7e:	4649      	mov	r1, r9
 8000c80:	2900      	cmp	r1, #0
 8000c82:	d175      	bne.n	8000d70 <__aeabi_dadd+0x2ac>
 8000c84:	4661      	mov	r1, ip
 8000c86:	4653      	mov	r3, sl
 8000c88:	4319      	orrs	r1, r3
 8000c8a:	d100      	bne.n	8000c8e <__aeabi_dadd+0x1ca>
 8000c8c:	e0f6      	b.n	8000e7c <__aeabi_dadd+0x3b8>
 8000c8e:	1e51      	subs	r1, r2, #1
 8000c90:	2a01      	cmp	r2, #1
 8000c92:	d100      	bne.n	8000c96 <__aeabi_dadd+0x1d2>
 8000c94:	e191      	b.n	8000fba <__aeabi_dadd+0x4f6>
 8000c96:	4d6d      	ldr	r5, [pc, #436]	@ (8000e4c <__aeabi_dadd+0x388>)
 8000c98:	42aa      	cmp	r2, r5
 8000c9a:	d100      	bne.n	8000c9e <__aeabi_dadd+0x1da>
 8000c9c:	e0dc      	b.n	8000e58 <__aeabi_dadd+0x394>
 8000c9e:	2501      	movs	r5, #1
 8000ca0:	2938      	cmp	r1, #56	@ 0x38
 8000ca2:	dc14      	bgt.n	8000cce <__aeabi_dadd+0x20a>
 8000ca4:	000a      	movs	r2, r1
 8000ca6:	2a1f      	cmp	r2, #31
 8000ca8:	dd00      	ble.n	8000cac <__aeabi_dadd+0x1e8>
 8000caa:	e1a2      	b.n	8000ff2 <__aeabi_dadd+0x52e>
 8000cac:	2120      	movs	r1, #32
 8000cae:	4653      	mov	r3, sl
 8000cb0:	1a89      	subs	r1, r1, r2
 8000cb2:	408b      	lsls	r3, r1
 8000cb4:	001d      	movs	r5, r3
 8000cb6:	4663      	mov	r3, ip
 8000cb8:	40d3      	lsrs	r3, r2
 8000cba:	431d      	orrs	r5, r3
 8000cbc:	4663      	mov	r3, ip
 8000cbe:	408b      	lsls	r3, r1
 8000cc0:	0019      	movs	r1, r3
 8000cc2:	1e4b      	subs	r3, r1, #1
 8000cc4:	4199      	sbcs	r1, r3
 8000cc6:	4653      	mov	r3, sl
 8000cc8:	40d3      	lsrs	r3, r2
 8000cca:	430d      	orrs	r5, r1
 8000ccc:	18e4      	adds	r4, r4, r3
 8000cce:	182d      	adds	r5, r5, r0
 8000cd0:	4285      	cmp	r5, r0
 8000cd2:	4180      	sbcs	r0, r0
 8000cd4:	4240      	negs	r0, r0
 8000cd6:	1824      	adds	r4, r4, r0
 8000cd8:	0223      	lsls	r3, r4, #8
 8000cda:	d559      	bpl.n	8000d90 <__aeabi_dadd+0x2cc>
 8000cdc:	4b5b      	ldr	r3, [pc, #364]	@ (8000e4c <__aeabi_dadd+0x388>)
 8000cde:	3701      	adds	r7, #1
 8000ce0:	429f      	cmp	r7, r3
 8000ce2:	d051      	beq.n	8000d88 <__aeabi_dadd+0x2c4>
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	4b5a      	ldr	r3, [pc, #360]	@ (8000e50 <__aeabi_dadd+0x38c>)
 8000ce8:	086a      	lsrs	r2, r5, #1
 8000cea:	401c      	ands	r4, r3
 8000cec:	4029      	ands	r1, r5
 8000cee:	430a      	orrs	r2, r1
 8000cf0:	07e5      	lsls	r5, r4, #31
 8000cf2:	4315      	orrs	r5, r2
 8000cf4:	0864      	lsrs	r4, r4, #1
 8000cf6:	e75f      	b.n	8000bb8 <__aeabi_dadd+0xf4>
 8000cf8:	4661      	mov	r1, ip
 8000cfa:	4653      	mov	r3, sl
 8000cfc:	4319      	orrs	r1, r3
 8000cfe:	d100      	bne.n	8000d02 <__aeabi_dadd+0x23e>
 8000d00:	e0bc      	b.n	8000e7c <__aeabi_dadd+0x3b8>
 8000d02:	1e51      	subs	r1, r2, #1
 8000d04:	2a01      	cmp	r2, #1
 8000d06:	d100      	bne.n	8000d0a <__aeabi_dadd+0x246>
 8000d08:	e164      	b.n	8000fd4 <__aeabi_dadd+0x510>
 8000d0a:	4d50      	ldr	r5, [pc, #320]	@ (8000e4c <__aeabi_dadd+0x388>)
 8000d0c:	42aa      	cmp	r2, r5
 8000d0e:	d100      	bne.n	8000d12 <__aeabi_dadd+0x24e>
 8000d10:	e16a      	b.n	8000fe8 <__aeabi_dadd+0x524>
 8000d12:	2501      	movs	r5, #1
 8000d14:	2938      	cmp	r1, #56	@ 0x38
 8000d16:	dd00      	ble.n	8000d1a <__aeabi_dadd+0x256>
 8000d18:	e722      	b.n	8000b60 <__aeabi_dadd+0x9c>
 8000d1a:	000a      	movs	r2, r1
 8000d1c:	e70e      	b.n	8000b3c <__aeabi_dadd+0x78>
 8000d1e:	4a4d      	ldr	r2, [pc, #308]	@ (8000e54 <__aeabi_dadd+0x390>)
 8000d20:	1c7d      	adds	r5, r7, #1
 8000d22:	4215      	tst	r5, r2
 8000d24:	d000      	beq.n	8000d28 <__aeabi_dadd+0x264>
 8000d26:	e0d0      	b.n	8000eca <__aeabi_dadd+0x406>
 8000d28:	0025      	movs	r5, r4
 8000d2a:	4662      	mov	r2, ip
 8000d2c:	4653      	mov	r3, sl
 8000d2e:	4305      	orrs	r5, r0
 8000d30:	431a      	orrs	r2, r3
 8000d32:	2f00      	cmp	r7, #0
 8000d34:	d000      	beq.n	8000d38 <__aeabi_dadd+0x274>
 8000d36:	e137      	b.n	8000fa8 <__aeabi_dadd+0x4e4>
 8000d38:	2d00      	cmp	r5, #0
 8000d3a:	d100      	bne.n	8000d3e <__aeabi_dadd+0x27a>
 8000d3c:	e1a8      	b.n	8001090 <__aeabi_dadd+0x5cc>
 8000d3e:	2a00      	cmp	r2, #0
 8000d40:	d100      	bne.n	8000d44 <__aeabi_dadd+0x280>
 8000d42:	e16a      	b.n	800101a <__aeabi_dadd+0x556>
 8000d44:	4663      	mov	r3, ip
 8000d46:	1ac5      	subs	r5, r0, r3
 8000d48:	4653      	mov	r3, sl
 8000d4a:	1ae2      	subs	r2, r4, r3
 8000d4c:	42a8      	cmp	r0, r5
 8000d4e:	419b      	sbcs	r3, r3
 8000d50:	425b      	negs	r3, r3
 8000d52:	1ad3      	subs	r3, r2, r3
 8000d54:	021a      	lsls	r2, r3, #8
 8000d56:	d400      	bmi.n	8000d5a <__aeabi_dadd+0x296>
 8000d58:	e203      	b.n	8001162 <__aeabi_dadd+0x69e>
 8000d5a:	4663      	mov	r3, ip
 8000d5c:	1a1d      	subs	r5, r3, r0
 8000d5e:	45ac      	cmp	ip, r5
 8000d60:	4192      	sbcs	r2, r2
 8000d62:	4653      	mov	r3, sl
 8000d64:	4252      	negs	r2, r2
 8000d66:	1b1c      	subs	r4, r3, r4
 8000d68:	000e      	movs	r6, r1
 8000d6a:	4688      	mov	r8, r1
 8000d6c:	1aa4      	subs	r4, r4, r2
 8000d6e:	e723      	b.n	8000bb8 <__aeabi_dadd+0xf4>
 8000d70:	4936      	ldr	r1, [pc, #216]	@ (8000e4c <__aeabi_dadd+0x388>)
 8000d72:	428f      	cmp	r7, r1
 8000d74:	d070      	beq.n	8000e58 <__aeabi_dadd+0x394>
 8000d76:	2501      	movs	r5, #1
 8000d78:	2a38      	cmp	r2, #56	@ 0x38
 8000d7a:	dca8      	bgt.n	8000cce <__aeabi_dadd+0x20a>
 8000d7c:	2180      	movs	r1, #128	@ 0x80
 8000d7e:	4653      	mov	r3, sl
 8000d80:	0409      	lsls	r1, r1, #16
 8000d82:	430b      	orrs	r3, r1
 8000d84:	469a      	mov	sl, r3
 8000d86:	e78e      	b.n	8000ca6 <__aeabi_dadd+0x1e2>
 8000d88:	003c      	movs	r4, r7
 8000d8a:	2500      	movs	r5, #0
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	e731      	b.n	8000bf4 <__aeabi_dadd+0x130>
 8000d90:	2307      	movs	r3, #7
 8000d92:	402b      	ands	r3, r5
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d000      	beq.n	8000d9a <__aeabi_dadd+0x2d6>
 8000d98:	e710      	b.n	8000bbc <__aeabi_dadd+0xf8>
 8000d9a:	e093      	b.n	8000ec4 <__aeabi_dadd+0x400>
 8000d9c:	2a00      	cmp	r2, #0
 8000d9e:	d074      	beq.n	8000e8a <__aeabi_dadd+0x3c6>
 8000da0:	464a      	mov	r2, r9
 8000da2:	1bd2      	subs	r2, r2, r7
 8000da4:	2f00      	cmp	r7, #0
 8000da6:	d100      	bne.n	8000daa <__aeabi_dadd+0x2e6>
 8000da8:	e0c7      	b.n	8000f3a <__aeabi_dadd+0x476>
 8000daa:	4928      	ldr	r1, [pc, #160]	@ (8000e4c <__aeabi_dadd+0x388>)
 8000dac:	4589      	cmp	r9, r1
 8000dae:	d100      	bne.n	8000db2 <__aeabi_dadd+0x2ee>
 8000db0:	e185      	b.n	80010be <__aeabi_dadd+0x5fa>
 8000db2:	2501      	movs	r5, #1
 8000db4:	2a38      	cmp	r2, #56	@ 0x38
 8000db6:	dc12      	bgt.n	8000dde <__aeabi_dadd+0x31a>
 8000db8:	2180      	movs	r1, #128	@ 0x80
 8000dba:	0409      	lsls	r1, r1, #16
 8000dbc:	430c      	orrs	r4, r1
 8000dbe:	2a1f      	cmp	r2, #31
 8000dc0:	dd00      	ble.n	8000dc4 <__aeabi_dadd+0x300>
 8000dc2:	e1ab      	b.n	800111c <__aeabi_dadd+0x658>
 8000dc4:	2120      	movs	r1, #32
 8000dc6:	0025      	movs	r5, r4
 8000dc8:	1a89      	subs	r1, r1, r2
 8000dca:	0007      	movs	r7, r0
 8000dcc:	4088      	lsls	r0, r1
 8000dce:	408d      	lsls	r5, r1
 8000dd0:	40d7      	lsrs	r7, r2
 8000dd2:	1e41      	subs	r1, r0, #1
 8000dd4:	4188      	sbcs	r0, r1
 8000dd6:	40d4      	lsrs	r4, r2
 8000dd8:	433d      	orrs	r5, r7
 8000dda:	4305      	orrs	r5, r0
 8000ddc:	44a2      	add	sl, r4
 8000dde:	4465      	add	r5, ip
 8000de0:	4565      	cmp	r5, ip
 8000de2:	4192      	sbcs	r2, r2
 8000de4:	4252      	negs	r2, r2
 8000de6:	4452      	add	r2, sl
 8000de8:	0014      	movs	r4, r2
 8000dea:	464f      	mov	r7, r9
 8000dec:	e774      	b.n	8000cd8 <__aeabi_dadd+0x214>
 8000dee:	0028      	movs	r0, r5
 8000df0:	f001 fd6c 	bl	80028cc <__clzsi2>
 8000df4:	0003      	movs	r3, r0
 8000df6:	3318      	adds	r3, #24
 8000df8:	2b1f      	cmp	r3, #31
 8000dfa:	dc00      	bgt.n	8000dfe <__aeabi_dadd+0x33a>
 8000dfc:	e6c2      	b.n	8000b84 <__aeabi_dadd+0xc0>
 8000dfe:	002a      	movs	r2, r5
 8000e00:	3808      	subs	r0, #8
 8000e02:	4082      	lsls	r2, r0
 8000e04:	429f      	cmp	r7, r3
 8000e06:	dd00      	ble.n	8000e0a <__aeabi_dadd+0x346>
 8000e08:	e0a9      	b.n	8000f5e <__aeabi_dadd+0x49a>
 8000e0a:	1bdb      	subs	r3, r3, r7
 8000e0c:	1c58      	adds	r0, r3, #1
 8000e0e:	281f      	cmp	r0, #31
 8000e10:	dc00      	bgt.n	8000e14 <__aeabi_dadd+0x350>
 8000e12:	e1ac      	b.n	800116e <__aeabi_dadd+0x6aa>
 8000e14:	0015      	movs	r5, r2
 8000e16:	3b1f      	subs	r3, #31
 8000e18:	40dd      	lsrs	r5, r3
 8000e1a:	2820      	cmp	r0, #32
 8000e1c:	d005      	beq.n	8000e2a <__aeabi_dadd+0x366>
 8000e1e:	2340      	movs	r3, #64	@ 0x40
 8000e20:	1a1b      	subs	r3, r3, r0
 8000e22:	409a      	lsls	r2, r3
 8000e24:	1e53      	subs	r3, r2, #1
 8000e26:	419a      	sbcs	r2, r3
 8000e28:	4315      	orrs	r5, r2
 8000e2a:	2307      	movs	r3, #7
 8000e2c:	2700      	movs	r7, #0
 8000e2e:	402b      	ands	r3, r5
 8000e30:	e7b0      	b.n	8000d94 <__aeabi_dadd+0x2d0>
 8000e32:	08ed      	lsrs	r5, r5, #3
 8000e34:	4b05      	ldr	r3, [pc, #20]	@ (8000e4c <__aeabi_dadd+0x388>)
 8000e36:	0762      	lsls	r2, r4, #29
 8000e38:	432a      	orrs	r2, r5
 8000e3a:	08e4      	lsrs	r4, r4, #3
 8000e3c:	429f      	cmp	r7, r3
 8000e3e:	d00f      	beq.n	8000e60 <__aeabi_dadd+0x39c>
 8000e40:	0324      	lsls	r4, r4, #12
 8000e42:	0b25      	lsrs	r5, r4, #12
 8000e44:	057c      	lsls	r4, r7, #21
 8000e46:	0d64      	lsrs	r4, r4, #21
 8000e48:	e6d4      	b.n	8000bf4 <__aeabi_dadd+0x130>
 8000e4a:	46c0      	nop			@ (mov r8, r8)
 8000e4c:	000007ff 	.word	0x000007ff
 8000e50:	ff7fffff 	.word	0xff7fffff
 8000e54:	000007fe 	.word	0x000007fe
 8000e58:	08c0      	lsrs	r0, r0, #3
 8000e5a:	0762      	lsls	r2, r4, #29
 8000e5c:	4302      	orrs	r2, r0
 8000e5e:	08e4      	lsrs	r4, r4, #3
 8000e60:	0013      	movs	r3, r2
 8000e62:	4323      	orrs	r3, r4
 8000e64:	d100      	bne.n	8000e68 <__aeabi_dadd+0x3a4>
 8000e66:	e186      	b.n	8001176 <__aeabi_dadd+0x6b2>
 8000e68:	2580      	movs	r5, #128	@ 0x80
 8000e6a:	032d      	lsls	r5, r5, #12
 8000e6c:	4325      	orrs	r5, r4
 8000e6e:	032d      	lsls	r5, r5, #12
 8000e70:	4cc3      	ldr	r4, [pc, #780]	@ (8001180 <__aeabi_dadd+0x6bc>)
 8000e72:	0b2d      	lsrs	r5, r5, #12
 8000e74:	e6be      	b.n	8000bf4 <__aeabi_dadd+0x130>
 8000e76:	4660      	mov	r0, ip
 8000e78:	4654      	mov	r4, sl
 8000e7a:	000e      	movs	r6, r1
 8000e7c:	0017      	movs	r7, r2
 8000e7e:	08c5      	lsrs	r5, r0, #3
 8000e80:	e7d8      	b.n	8000e34 <__aeabi_dadd+0x370>
 8000e82:	4cc0      	ldr	r4, [pc, #768]	@ (8001184 <__aeabi_dadd+0x6c0>)
 8000e84:	1aff      	subs	r7, r7, r3
 8000e86:	4014      	ands	r4, r2
 8000e88:	e696      	b.n	8000bb8 <__aeabi_dadd+0xf4>
 8000e8a:	4abf      	ldr	r2, [pc, #764]	@ (8001188 <__aeabi_dadd+0x6c4>)
 8000e8c:	1c79      	adds	r1, r7, #1
 8000e8e:	4211      	tst	r1, r2
 8000e90:	d16b      	bne.n	8000f6a <__aeabi_dadd+0x4a6>
 8000e92:	0022      	movs	r2, r4
 8000e94:	4302      	orrs	r2, r0
 8000e96:	2f00      	cmp	r7, #0
 8000e98:	d000      	beq.n	8000e9c <__aeabi_dadd+0x3d8>
 8000e9a:	e0db      	b.n	8001054 <__aeabi_dadd+0x590>
 8000e9c:	2a00      	cmp	r2, #0
 8000e9e:	d100      	bne.n	8000ea2 <__aeabi_dadd+0x3de>
 8000ea0:	e12d      	b.n	80010fe <__aeabi_dadd+0x63a>
 8000ea2:	4662      	mov	r2, ip
 8000ea4:	4653      	mov	r3, sl
 8000ea6:	431a      	orrs	r2, r3
 8000ea8:	d100      	bne.n	8000eac <__aeabi_dadd+0x3e8>
 8000eaa:	e0b6      	b.n	800101a <__aeabi_dadd+0x556>
 8000eac:	4663      	mov	r3, ip
 8000eae:	18c5      	adds	r5, r0, r3
 8000eb0:	4285      	cmp	r5, r0
 8000eb2:	4180      	sbcs	r0, r0
 8000eb4:	4454      	add	r4, sl
 8000eb6:	4240      	negs	r0, r0
 8000eb8:	1824      	adds	r4, r4, r0
 8000eba:	0223      	lsls	r3, r4, #8
 8000ebc:	d502      	bpl.n	8000ec4 <__aeabi_dadd+0x400>
 8000ebe:	000f      	movs	r7, r1
 8000ec0:	4bb0      	ldr	r3, [pc, #704]	@ (8001184 <__aeabi_dadd+0x6c0>)
 8000ec2:	401c      	ands	r4, r3
 8000ec4:	003a      	movs	r2, r7
 8000ec6:	0028      	movs	r0, r5
 8000ec8:	e7d8      	b.n	8000e7c <__aeabi_dadd+0x3b8>
 8000eca:	4662      	mov	r2, ip
 8000ecc:	1a85      	subs	r5, r0, r2
 8000ece:	42a8      	cmp	r0, r5
 8000ed0:	4192      	sbcs	r2, r2
 8000ed2:	4653      	mov	r3, sl
 8000ed4:	4252      	negs	r2, r2
 8000ed6:	4691      	mov	r9, r2
 8000ed8:	1ae3      	subs	r3, r4, r3
 8000eda:	001a      	movs	r2, r3
 8000edc:	464b      	mov	r3, r9
 8000ede:	1ad2      	subs	r2, r2, r3
 8000ee0:	0013      	movs	r3, r2
 8000ee2:	4691      	mov	r9, r2
 8000ee4:	021a      	lsls	r2, r3, #8
 8000ee6:	d454      	bmi.n	8000f92 <__aeabi_dadd+0x4ce>
 8000ee8:	464a      	mov	r2, r9
 8000eea:	464c      	mov	r4, r9
 8000eec:	432a      	orrs	r2, r5
 8000eee:	d000      	beq.n	8000ef2 <__aeabi_dadd+0x42e>
 8000ef0:	e640      	b.n	8000b74 <__aeabi_dadd+0xb0>
 8000ef2:	2600      	movs	r6, #0
 8000ef4:	2400      	movs	r4, #0
 8000ef6:	2500      	movs	r5, #0
 8000ef8:	e67c      	b.n	8000bf4 <__aeabi_dadd+0x130>
 8000efa:	4da1      	ldr	r5, [pc, #644]	@ (8001180 <__aeabi_dadd+0x6bc>)
 8000efc:	45a9      	cmp	r9, r5
 8000efe:	d100      	bne.n	8000f02 <__aeabi_dadd+0x43e>
 8000f00:	e090      	b.n	8001024 <__aeabi_dadd+0x560>
 8000f02:	2501      	movs	r5, #1
 8000f04:	2a38      	cmp	r2, #56	@ 0x38
 8000f06:	dd00      	ble.n	8000f0a <__aeabi_dadd+0x446>
 8000f08:	e6ab      	b.n	8000c62 <__aeabi_dadd+0x19e>
 8000f0a:	2580      	movs	r5, #128	@ 0x80
 8000f0c:	042d      	lsls	r5, r5, #16
 8000f0e:	432c      	orrs	r4, r5
 8000f10:	e695      	b.n	8000c3e <__aeabi_dadd+0x17a>
 8000f12:	0011      	movs	r1, r2
 8000f14:	4655      	mov	r5, sl
 8000f16:	3920      	subs	r1, #32
 8000f18:	40cd      	lsrs	r5, r1
 8000f1a:	46a9      	mov	r9, r5
 8000f1c:	2a20      	cmp	r2, #32
 8000f1e:	d006      	beq.n	8000f2e <__aeabi_dadd+0x46a>
 8000f20:	2140      	movs	r1, #64	@ 0x40
 8000f22:	4653      	mov	r3, sl
 8000f24:	1a8a      	subs	r2, r1, r2
 8000f26:	4093      	lsls	r3, r2
 8000f28:	4662      	mov	r2, ip
 8000f2a:	431a      	orrs	r2, r3
 8000f2c:	4694      	mov	ip, r2
 8000f2e:	4665      	mov	r5, ip
 8000f30:	1e6b      	subs	r3, r5, #1
 8000f32:	419d      	sbcs	r5, r3
 8000f34:	464b      	mov	r3, r9
 8000f36:	431d      	orrs	r5, r3
 8000f38:	e612      	b.n	8000b60 <__aeabi_dadd+0x9c>
 8000f3a:	0021      	movs	r1, r4
 8000f3c:	4301      	orrs	r1, r0
 8000f3e:	d100      	bne.n	8000f42 <__aeabi_dadd+0x47e>
 8000f40:	e0c4      	b.n	80010cc <__aeabi_dadd+0x608>
 8000f42:	1e51      	subs	r1, r2, #1
 8000f44:	2a01      	cmp	r2, #1
 8000f46:	d100      	bne.n	8000f4a <__aeabi_dadd+0x486>
 8000f48:	e0fb      	b.n	8001142 <__aeabi_dadd+0x67e>
 8000f4a:	4d8d      	ldr	r5, [pc, #564]	@ (8001180 <__aeabi_dadd+0x6bc>)
 8000f4c:	42aa      	cmp	r2, r5
 8000f4e:	d100      	bne.n	8000f52 <__aeabi_dadd+0x48e>
 8000f50:	e0b5      	b.n	80010be <__aeabi_dadd+0x5fa>
 8000f52:	2501      	movs	r5, #1
 8000f54:	2938      	cmp	r1, #56	@ 0x38
 8000f56:	dd00      	ble.n	8000f5a <__aeabi_dadd+0x496>
 8000f58:	e741      	b.n	8000dde <__aeabi_dadd+0x31a>
 8000f5a:	000a      	movs	r2, r1
 8000f5c:	e72f      	b.n	8000dbe <__aeabi_dadd+0x2fa>
 8000f5e:	4c89      	ldr	r4, [pc, #548]	@ (8001184 <__aeabi_dadd+0x6c0>)
 8000f60:	1aff      	subs	r7, r7, r3
 8000f62:	4014      	ands	r4, r2
 8000f64:	0762      	lsls	r2, r4, #29
 8000f66:	08e4      	lsrs	r4, r4, #3
 8000f68:	e76a      	b.n	8000e40 <__aeabi_dadd+0x37c>
 8000f6a:	4a85      	ldr	r2, [pc, #532]	@ (8001180 <__aeabi_dadd+0x6bc>)
 8000f6c:	4291      	cmp	r1, r2
 8000f6e:	d100      	bne.n	8000f72 <__aeabi_dadd+0x4ae>
 8000f70:	e0e3      	b.n	800113a <__aeabi_dadd+0x676>
 8000f72:	4663      	mov	r3, ip
 8000f74:	18c2      	adds	r2, r0, r3
 8000f76:	4282      	cmp	r2, r0
 8000f78:	4180      	sbcs	r0, r0
 8000f7a:	0023      	movs	r3, r4
 8000f7c:	4240      	negs	r0, r0
 8000f7e:	4453      	add	r3, sl
 8000f80:	181b      	adds	r3, r3, r0
 8000f82:	07dd      	lsls	r5, r3, #31
 8000f84:	085c      	lsrs	r4, r3, #1
 8000f86:	2307      	movs	r3, #7
 8000f88:	0852      	lsrs	r2, r2, #1
 8000f8a:	4315      	orrs	r5, r2
 8000f8c:	000f      	movs	r7, r1
 8000f8e:	402b      	ands	r3, r5
 8000f90:	e700      	b.n	8000d94 <__aeabi_dadd+0x2d0>
 8000f92:	4663      	mov	r3, ip
 8000f94:	1a1d      	subs	r5, r3, r0
 8000f96:	45ac      	cmp	ip, r5
 8000f98:	4192      	sbcs	r2, r2
 8000f9a:	4653      	mov	r3, sl
 8000f9c:	4252      	negs	r2, r2
 8000f9e:	1b1c      	subs	r4, r3, r4
 8000fa0:	000e      	movs	r6, r1
 8000fa2:	4688      	mov	r8, r1
 8000fa4:	1aa4      	subs	r4, r4, r2
 8000fa6:	e5e5      	b.n	8000b74 <__aeabi_dadd+0xb0>
 8000fa8:	2d00      	cmp	r5, #0
 8000faa:	d000      	beq.n	8000fae <__aeabi_dadd+0x4ea>
 8000fac:	e091      	b.n	80010d2 <__aeabi_dadd+0x60e>
 8000fae:	2a00      	cmp	r2, #0
 8000fb0:	d138      	bne.n	8001024 <__aeabi_dadd+0x560>
 8000fb2:	2480      	movs	r4, #128	@ 0x80
 8000fb4:	2600      	movs	r6, #0
 8000fb6:	0324      	lsls	r4, r4, #12
 8000fb8:	e756      	b.n	8000e68 <__aeabi_dadd+0x3a4>
 8000fba:	4663      	mov	r3, ip
 8000fbc:	18c5      	adds	r5, r0, r3
 8000fbe:	4285      	cmp	r5, r0
 8000fc0:	4180      	sbcs	r0, r0
 8000fc2:	4454      	add	r4, sl
 8000fc4:	4240      	negs	r0, r0
 8000fc6:	1824      	adds	r4, r4, r0
 8000fc8:	2701      	movs	r7, #1
 8000fca:	0223      	lsls	r3, r4, #8
 8000fcc:	d400      	bmi.n	8000fd0 <__aeabi_dadd+0x50c>
 8000fce:	e6df      	b.n	8000d90 <__aeabi_dadd+0x2cc>
 8000fd0:	2702      	movs	r7, #2
 8000fd2:	e687      	b.n	8000ce4 <__aeabi_dadd+0x220>
 8000fd4:	4663      	mov	r3, ip
 8000fd6:	1ac5      	subs	r5, r0, r3
 8000fd8:	42a8      	cmp	r0, r5
 8000fda:	4180      	sbcs	r0, r0
 8000fdc:	4653      	mov	r3, sl
 8000fde:	4240      	negs	r0, r0
 8000fe0:	1ae4      	subs	r4, r4, r3
 8000fe2:	2701      	movs	r7, #1
 8000fe4:	1a24      	subs	r4, r4, r0
 8000fe6:	e5c0      	b.n	8000b6a <__aeabi_dadd+0xa6>
 8000fe8:	0762      	lsls	r2, r4, #29
 8000fea:	08c0      	lsrs	r0, r0, #3
 8000fec:	4302      	orrs	r2, r0
 8000fee:	08e4      	lsrs	r4, r4, #3
 8000ff0:	e736      	b.n	8000e60 <__aeabi_dadd+0x39c>
 8000ff2:	0011      	movs	r1, r2
 8000ff4:	4653      	mov	r3, sl
 8000ff6:	3920      	subs	r1, #32
 8000ff8:	40cb      	lsrs	r3, r1
 8000ffa:	4699      	mov	r9, r3
 8000ffc:	2a20      	cmp	r2, #32
 8000ffe:	d006      	beq.n	800100e <__aeabi_dadd+0x54a>
 8001000:	2140      	movs	r1, #64	@ 0x40
 8001002:	4653      	mov	r3, sl
 8001004:	1a8a      	subs	r2, r1, r2
 8001006:	4093      	lsls	r3, r2
 8001008:	4662      	mov	r2, ip
 800100a:	431a      	orrs	r2, r3
 800100c:	4694      	mov	ip, r2
 800100e:	4665      	mov	r5, ip
 8001010:	1e6b      	subs	r3, r5, #1
 8001012:	419d      	sbcs	r5, r3
 8001014:	464b      	mov	r3, r9
 8001016:	431d      	orrs	r5, r3
 8001018:	e659      	b.n	8000cce <__aeabi_dadd+0x20a>
 800101a:	0762      	lsls	r2, r4, #29
 800101c:	08c0      	lsrs	r0, r0, #3
 800101e:	4302      	orrs	r2, r0
 8001020:	08e4      	lsrs	r4, r4, #3
 8001022:	e70d      	b.n	8000e40 <__aeabi_dadd+0x37c>
 8001024:	4653      	mov	r3, sl
 8001026:	075a      	lsls	r2, r3, #29
 8001028:	4663      	mov	r3, ip
 800102a:	08d8      	lsrs	r0, r3, #3
 800102c:	4653      	mov	r3, sl
 800102e:	000e      	movs	r6, r1
 8001030:	4302      	orrs	r2, r0
 8001032:	08dc      	lsrs	r4, r3, #3
 8001034:	e714      	b.n	8000e60 <__aeabi_dadd+0x39c>
 8001036:	0015      	movs	r5, r2
 8001038:	0026      	movs	r6, r4
 800103a:	3d20      	subs	r5, #32
 800103c:	40ee      	lsrs	r6, r5
 800103e:	2a20      	cmp	r2, #32
 8001040:	d003      	beq.n	800104a <__aeabi_dadd+0x586>
 8001042:	2540      	movs	r5, #64	@ 0x40
 8001044:	1aaa      	subs	r2, r5, r2
 8001046:	4094      	lsls	r4, r2
 8001048:	4320      	orrs	r0, r4
 800104a:	1e42      	subs	r2, r0, #1
 800104c:	4190      	sbcs	r0, r2
 800104e:	0005      	movs	r5, r0
 8001050:	4335      	orrs	r5, r6
 8001052:	e606      	b.n	8000c62 <__aeabi_dadd+0x19e>
 8001054:	2a00      	cmp	r2, #0
 8001056:	d07c      	beq.n	8001152 <__aeabi_dadd+0x68e>
 8001058:	4662      	mov	r2, ip
 800105a:	4653      	mov	r3, sl
 800105c:	08c0      	lsrs	r0, r0, #3
 800105e:	431a      	orrs	r2, r3
 8001060:	d100      	bne.n	8001064 <__aeabi_dadd+0x5a0>
 8001062:	e6fa      	b.n	8000e5a <__aeabi_dadd+0x396>
 8001064:	0762      	lsls	r2, r4, #29
 8001066:	4310      	orrs	r0, r2
 8001068:	2280      	movs	r2, #128	@ 0x80
 800106a:	08e4      	lsrs	r4, r4, #3
 800106c:	0312      	lsls	r2, r2, #12
 800106e:	4214      	tst	r4, r2
 8001070:	d008      	beq.n	8001084 <__aeabi_dadd+0x5c0>
 8001072:	08d9      	lsrs	r1, r3, #3
 8001074:	4211      	tst	r1, r2
 8001076:	d105      	bne.n	8001084 <__aeabi_dadd+0x5c0>
 8001078:	4663      	mov	r3, ip
 800107a:	08d8      	lsrs	r0, r3, #3
 800107c:	4653      	mov	r3, sl
 800107e:	000c      	movs	r4, r1
 8001080:	075b      	lsls	r3, r3, #29
 8001082:	4318      	orrs	r0, r3
 8001084:	0f42      	lsrs	r2, r0, #29
 8001086:	00c0      	lsls	r0, r0, #3
 8001088:	08c0      	lsrs	r0, r0, #3
 800108a:	0752      	lsls	r2, r2, #29
 800108c:	4302      	orrs	r2, r0
 800108e:	e6e7      	b.n	8000e60 <__aeabi_dadd+0x39c>
 8001090:	2a00      	cmp	r2, #0
 8001092:	d100      	bne.n	8001096 <__aeabi_dadd+0x5d2>
 8001094:	e72d      	b.n	8000ef2 <__aeabi_dadd+0x42e>
 8001096:	4663      	mov	r3, ip
 8001098:	08d8      	lsrs	r0, r3, #3
 800109a:	4653      	mov	r3, sl
 800109c:	075a      	lsls	r2, r3, #29
 800109e:	000e      	movs	r6, r1
 80010a0:	4302      	orrs	r2, r0
 80010a2:	08dc      	lsrs	r4, r3, #3
 80010a4:	e6cc      	b.n	8000e40 <__aeabi_dadd+0x37c>
 80010a6:	4663      	mov	r3, ip
 80010a8:	1a1d      	subs	r5, r3, r0
 80010aa:	45ac      	cmp	ip, r5
 80010ac:	4192      	sbcs	r2, r2
 80010ae:	4653      	mov	r3, sl
 80010b0:	4252      	negs	r2, r2
 80010b2:	1b1c      	subs	r4, r3, r4
 80010b4:	000e      	movs	r6, r1
 80010b6:	4688      	mov	r8, r1
 80010b8:	1aa4      	subs	r4, r4, r2
 80010ba:	3701      	adds	r7, #1
 80010bc:	e555      	b.n	8000b6a <__aeabi_dadd+0xa6>
 80010be:	4663      	mov	r3, ip
 80010c0:	08d9      	lsrs	r1, r3, #3
 80010c2:	4653      	mov	r3, sl
 80010c4:	075a      	lsls	r2, r3, #29
 80010c6:	430a      	orrs	r2, r1
 80010c8:	08dc      	lsrs	r4, r3, #3
 80010ca:	e6c9      	b.n	8000e60 <__aeabi_dadd+0x39c>
 80010cc:	4660      	mov	r0, ip
 80010ce:	4654      	mov	r4, sl
 80010d0:	e6d4      	b.n	8000e7c <__aeabi_dadd+0x3b8>
 80010d2:	08c0      	lsrs	r0, r0, #3
 80010d4:	2a00      	cmp	r2, #0
 80010d6:	d100      	bne.n	80010da <__aeabi_dadd+0x616>
 80010d8:	e6bf      	b.n	8000e5a <__aeabi_dadd+0x396>
 80010da:	0762      	lsls	r2, r4, #29
 80010dc:	4310      	orrs	r0, r2
 80010de:	2280      	movs	r2, #128	@ 0x80
 80010e0:	08e4      	lsrs	r4, r4, #3
 80010e2:	0312      	lsls	r2, r2, #12
 80010e4:	4214      	tst	r4, r2
 80010e6:	d0cd      	beq.n	8001084 <__aeabi_dadd+0x5c0>
 80010e8:	08dd      	lsrs	r5, r3, #3
 80010ea:	4215      	tst	r5, r2
 80010ec:	d1ca      	bne.n	8001084 <__aeabi_dadd+0x5c0>
 80010ee:	4663      	mov	r3, ip
 80010f0:	08d8      	lsrs	r0, r3, #3
 80010f2:	4653      	mov	r3, sl
 80010f4:	075b      	lsls	r3, r3, #29
 80010f6:	000e      	movs	r6, r1
 80010f8:	002c      	movs	r4, r5
 80010fa:	4318      	orrs	r0, r3
 80010fc:	e7c2      	b.n	8001084 <__aeabi_dadd+0x5c0>
 80010fe:	4663      	mov	r3, ip
 8001100:	08d9      	lsrs	r1, r3, #3
 8001102:	4653      	mov	r3, sl
 8001104:	075a      	lsls	r2, r3, #29
 8001106:	430a      	orrs	r2, r1
 8001108:	08dc      	lsrs	r4, r3, #3
 800110a:	e699      	b.n	8000e40 <__aeabi_dadd+0x37c>
 800110c:	4663      	mov	r3, ip
 800110e:	08d8      	lsrs	r0, r3, #3
 8001110:	4653      	mov	r3, sl
 8001112:	075a      	lsls	r2, r3, #29
 8001114:	000e      	movs	r6, r1
 8001116:	4302      	orrs	r2, r0
 8001118:	08dc      	lsrs	r4, r3, #3
 800111a:	e6a1      	b.n	8000e60 <__aeabi_dadd+0x39c>
 800111c:	0011      	movs	r1, r2
 800111e:	0027      	movs	r7, r4
 8001120:	3920      	subs	r1, #32
 8001122:	40cf      	lsrs	r7, r1
 8001124:	2a20      	cmp	r2, #32
 8001126:	d003      	beq.n	8001130 <__aeabi_dadd+0x66c>
 8001128:	2140      	movs	r1, #64	@ 0x40
 800112a:	1a8a      	subs	r2, r1, r2
 800112c:	4094      	lsls	r4, r2
 800112e:	4320      	orrs	r0, r4
 8001130:	1e42      	subs	r2, r0, #1
 8001132:	4190      	sbcs	r0, r2
 8001134:	0005      	movs	r5, r0
 8001136:	433d      	orrs	r5, r7
 8001138:	e651      	b.n	8000dde <__aeabi_dadd+0x31a>
 800113a:	000c      	movs	r4, r1
 800113c:	2500      	movs	r5, #0
 800113e:	2200      	movs	r2, #0
 8001140:	e558      	b.n	8000bf4 <__aeabi_dadd+0x130>
 8001142:	4460      	add	r0, ip
 8001144:	4560      	cmp	r0, ip
 8001146:	4192      	sbcs	r2, r2
 8001148:	4454      	add	r4, sl
 800114a:	4252      	negs	r2, r2
 800114c:	0005      	movs	r5, r0
 800114e:	18a4      	adds	r4, r4, r2
 8001150:	e73a      	b.n	8000fc8 <__aeabi_dadd+0x504>
 8001152:	4653      	mov	r3, sl
 8001154:	075a      	lsls	r2, r3, #29
 8001156:	4663      	mov	r3, ip
 8001158:	08d9      	lsrs	r1, r3, #3
 800115a:	4653      	mov	r3, sl
 800115c:	430a      	orrs	r2, r1
 800115e:	08dc      	lsrs	r4, r3, #3
 8001160:	e67e      	b.n	8000e60 <__aeabi_dadd+0x39c>
 8001162:	001a      	movs	r2, r3
 8001164:	001c      	movs	r4, r3
 8001166:	432a      	orrs	r2, r5
 8001168:	d000      	beq.n	800116c <__aeabi_dadd+0x6a8>
 800116a:	e6ab      	b.n	8000ec4 <__aeabi_dadd+0x400>
 800116c:	e6c1      	b.n	8000ef2 <__aeabi_dadd+0x42e>
 800116e:	2120      	movs	r1, #32
 8001170:	2500      	movs	r5, #0
 8001172:	1a09      	subs	r1, r1, r0
 8001174:	e519      	b.n	8000baa <__aeabi_dadd+0xe6>
 8001176:	2200      	movs	r2, #0
 8001178:	2500      	movs	r5, #0
 800117a:	4c01      	ldr	r4, [pc, #4]	@ (8001180 <__aeabi_dadd+0x6bc>)
 800117c:	e53a      	b.n	8000bf4 <__aeabi_dadd+0x130>
 800117e:	46c0      	nop			@ (mov r8, r8)
 8001180:	000007ff 	.word	0x000007ff
 8001184:	ff7fffff 	.word	0xff7fffff
 8001188:	000007fe 	.word	0x000007fe

0800118c <__aeabi_ddiv>:
 800118c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800118e:	46de      	mov	lr, fp
 8001190:	4645      	mov	r5, r8
 8001192:	4657      	mov	r7, sl
 8001194:	464e      	mov	r6, r9
 8001196:	b5e0      	push	{r5, r6, r7, lr}
 8001198:	b087      	sub	sp, #28
 800119a:	9200      	str	r2, [sp, #0]
 800119c:	9301      	str	r3, [sp, #4]
 800119e:	030b      	lsls	r3, r1, #12
 80011a0:	0b1b      	lsrs	r3, r3, #12
 80011a2:	469b      	mov	fp, r3
 80011a4:	0fca      	lsrs	r2, r1, #31
 80011a6:	004b      	lsls	r3, r1, #1
 80011a8:	0004      	movs	r4, r0
 80011aa:	4680      	mov	r8, r0
 80011ac:	0d5b      	lsrs	r3, r3, #21
 80011ae:	9202      	str	r2, [sp, #8]
 80011b0:	d100      	bne.n	80011b4 <__aeabi_ddiv+0x28>
 80011b2:	e16a      	b.n	800148a <__aeabi_ddiv+0x2fe>
 80011b4:	4ad4      	ldr	r2, [pc, #848]	@ (8001508 <__aeabi_ddiv+0x37c>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d100      	bne.n	80011bc <__aeabi_ddiv+0x30>
 80011ba:	e18c      	b.n	80014d6 <__aeabi_ddiv+0x34a>
 80011bc:	4659      	mov	r1, fp
 80011be:	0f42      	lsrs	r2, r0, #29
 80011c0:	00c9      	lsls	r1, r1, #3
 80011c2:	430a      	orrs	r2, r1
 80011c4:	2180      	movs	r1, #128	@ 0x80
 80011c6:	0409      	lsls	r1, r1, #16
 80011c8:	4311      	orrs	r1, r2
 80011ca:	00c2      	lsls	r2, r0, #3
 80011cc:	4690      	mov	r8, r2
 80011ce:	4acf      	ldr	r2, [pc, #828]	@ (800150c <__aeabi_ddiv+0x380>)
 80011d0:	4689      	mov	r9, r1
 80011d2:	4692      	mov	sl, r2
 80011d4:	449a      	add	sl, r3
 80011d6:	2300      	movs	r3, #0
 80011d8:	2400      	movs	r4, #0
 80011da:	9303      	str	r3, [sp, #12]
 80011dc:	9e00      	ldr	r6, [sp, #0]
 80011de:	9f01      	ldr	r7, [sp, #4]
 80011e0:	033b      	lsls	r3, r7, #12
 80011e2:	0b1b      	lsrs	r3, r3, #12
 80011e4:	469b      	mov	fp, r3
 80011e6:	007b      	lsls	r3, r7, #1
 80011e8:	0030      	movs	r0, r6
 80011ea:	0d5b      	lsrs	r3, r3, #21
 80011ec:	0ffd      	lsrs	r5, r7, #31
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d100      	bne.n	80011f4 <__aeabi_ddiv+0x68>
 80011f2:	e128      	b.n	8001446 <__aeabi_ddiv+0x2ba>
 80011f4:	4ac4      	ldr	r2, [pc, #784]	@ (8001508 <__aeabi_ddiv+0x37c>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d100      	bne.n	80011fc <__aeabi_ddiv+0x70>
 80011fa:	e177      	b.n	80014ec <__aeabi_ddiv+0x360>
 80011fc:	4659      	mov	r1, fp
 80011fe:	0f72      	lsrs	r2, r6, #29
 8001200:	00c9      	lsls	r1, r1, #3
 8001202:	430a      	orrs	r2, r1
 8001204:	2180      	movs	r1, #128	@ 0x80
 8001206:	0409      	lsls	r1, r1, #16
 8001208:	4311      	orrs	r1, r2
 800120a:	468b      	mov	fp, r1
 800120c:	49bf      	ldr	r1, [pc, #764]	@ (800150c <__aeabi_ddiv+0x380>)
 800120e:	00f2      	lsls	r2, r6, #3
 8001210:	468c      	mov	ip, r1
 8001212:	4651      	mov	r1, sl
 8001214:	4463      	add	r3, ip
 8001216:	1acb      	subs	r3, r1, r3
 8001218:	469a      	mov	sl, r3
 800121a:	2300      	movs	r3, #0
 800121c:	9e02      	ldr	r6, [sp, #8]
 800121e:	406e      	eors	r6, r5
 8001220:	2c0f      	cmp	r4, #15
 8001222:	d827      	bhi.n	8001274 <__aeabi_ddiv+0xe8>
 8001224:	49ba      	ldr	r1, [pc, #744]	@ (8001510 <__aeabi_ddiv+0x384>)
 8001226:	00a4      	lsls	r4, r4, #2
 8001228:	5909      	ldr	r1, [r1, r4]
 800122a:	468f      	mov	pc, r1
 800122c:	46cb      	mov	fp, r9
 800122e:	4642      	mov	r2, r8
 8001230:	9e02      	ldr	r6, [sp, #8]
 8001232:	9b03      	ldr	r3, [sp, #12]
 8001234:	2b02      	cmp	r3, #2
 8001236:	d016      	beq.n	8001266 <__aeabi_ddiv+0xda>
 8001238:	2b03      	cmp	r3, #3
 800123a:	d100      	bne.n	800123e <__aeabi_ddiv+0xb2>
 800123c:	e2a6      	b.n	800178c <__aeabi_ddiv+0x600>
 800123e:	2b01      	cmp	r3, #1
 8001240:	d000      	beq.n	8001244 <__aeabi_ddiv+0xb8>
 8001242:	e0df      	b.n	8001404 <__aeabi_ddiv+0x278>
 8001244:	2200      	movs	r2, #0
 8001246:	2300      	movs	r3, #0
 8001248:	2400      	movs	r4, #0
 800124a:	4690      	mov	r8, r2
 800124c:	051b      	lsls	r3, r3, #20
 800124e:	4323      	orrs	r3, r4
 8001250:	07f6      	lsls	r6, r6, #31
 8001252:	4333      	orrs	r3, r6
 8001254:	4640      	mov	r0, r8
 8001256:	0019      	movs	r1, r3
 8001258:	b007      	add	sp, #28
 800125a:	bcf0      	pop	{r4, r5, r6, r7}
 800125c:	46bb      	mov	fp, r7
 800125e:	46b2      	mov	sl, r6
 8001260:	46a9      	mov	r9, r5
 8001262:	46a0      	mov	r8, r4
 8001264:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001266:	2200      	movs	r2, #0
 8001268:	2400      	movs	r4, #0
 800126a:	4690      	mov	r8, r2
 800126c:	4ba6      	ldr	r3, [pc, #664]	@ (8001508 <__aeabi_ddiv+0x37c>)
 800126e:	e7ed      	b.n	800124c <__aeabi_ddiv+0xc0>
 8001270:	002e      	movs	r6, r5
 8001272:	e7df      	b.n	8001234 <__aeabi_ddiv+0xa8>
 8001274:	45cb      	cmp	fp, r9
 8001276:	d200      	bcs.n	800127a <__aeabi_ddiv+0xee>
 8001278:	e1d4      	b.n	8001624 <__aeabi_ddiv+0x498>
 800127a:	d100      	bne.n	800127e <__aeabi_ddiv+0xf2>
 800127c:	e1cf      	b.n	800161e <__aeabi_ddiv+0x492>
 800127e:	2301      	movs	r3, #1
 8001280:	425b      	negs	r3, r3
 8001282:	469c      	mov	ip, r3
 8001284:	4644      	mov	r4, r8
 8001286:	4648      	mov	r0, r9
 8001288:	2700      	movs	r7, #0
 800128a:	44e2      	add	sl, ip
 800128c:	465b      	mov	r3, fp
 800128e:	0e15      	lsrs	r5, r2, #24
 8001290:	021b      	lsls	r3, r3, #8
 8001292:	431d      	orrs	r5, r3
 8001294:	0c19      	lsrs	r1, r3, #16
 8001296:	042b      	lsls	r3, r5, #16
 8001298:	0212      	lsls	r2, r2, #8
 800129a:	9500      	str	r5, [sp, #0]
 800129c:	0c1d      	lsrs	r5, r3, #16
 800129e:	4691      	mov	r9, r2
 80012a0:	9102      	str	r1, [sp, #8]
 80012a2:	9503      	str	r5, [sp, #12]
 80012a4:	f7fe ffd2 	bl	800024c <__aeabi_uidivmod>
 80012a8:	0002      	movs	r2, r0
 80012aa:	436a      	muls	r2, r5
 80012ac:	040b      	lsls	r3, r1, #16
 80012ae:	0c21      	lsrs	r1, r4, #16
 80012b0:	4680      	mov	r8, r0
 80012b2:	4319      	orrs	r1, r3
 80012b4:	428a      	cmp	r2, r1
 80012b6:	d909      	bls.n	80012cc <__aeabi_ddiv+0x140>
 80012b8:	9d00      	ldr	r5, [sp, #0]
 80012ba:	2301      	movs	r3, #1
 80012bc:	46ac      	mov	ip, r5
 80012be:	425b      	negs	r3, r3
 80012c0:	4461      	add	r1, ip
 80012c2:	469c      	mov	ip, r3
 80012c4:	44e0      	add	r8, ip
 80012c6:	428d      	cmp	r5, r1
 80012c8:	d800      	bhi.n	80012cc <__aeabi_ddiv+0x140>
 80012ca:	e1fb      	b.n	80016c4 <__aeabi_ddiv+0x538>
 80012cc:	1a88      	subs	r0, r1, r2
 80012ce:	9902      	ldr	r1, [sp, #8]
 80012d0:	f7fe ffbc 	bl	800024c <__aeabi_uidivmod>
 80012d4:	9a03      	ldr	r2, [sp, #12]
 80012d6:	0424      	lsls	r4, r4, #16
 80012d8:	4342      	muls	r2, r0
 80012da:	0409      	lsls	r1, r1, #16
 80012dc:	0c24      	lsrs	r4, r4, #16
 80012de:	0003      	movs	r3, r0
 80012e0:	430c      	orrs	r4, r1
 80012e2:	42a2      	cmp	r2, r4
 80012e4:	d906      	bls.n	80012f4 <__aeabi_ddiv+0x168>
 80012e6:	9900      	ldr	r1, [sp, #0]
 80012e8:	3b01      	subs	r3, #1
 80012ea:	468c      	mov	ip, r1
 80012ec:	4464      	add	r4, ip
 80012ee:	42a1      	cmp	r1, r4
 80012f0:	d800      	bhi.n	80012f4 <__aeabi_ddiv+0x168>
 80012f2:	e1e1      	b.n	80016b8 <__aeabi_ddiv+0x52c>
 80012f4:	1aa0      	subs	r0, r4, r2
 80012f6:	4642      	mov	r2, r8
 80012f8:	0412      	lsls	r2, r2, #16
 80012fa:	431a      	orrs	r2, r3
 80012fc:	4693      	mov	fp, r2
 80012fe:	464b      	mov	r3, r9
 8001300:	4659      	mov	r1, fp
 8001302:	0c1b      	lsrs	r3, r3, #16
 8001304:	001d      	movs	r5, r3
 8001306:	9304      	str	r3, [sp, #16]
 8001308:	040b      	lsls	r3, r1, #16
 800130a:	4649      	mov	r1, r9
 800130c:	0409      	lsls	r1, r1, #16
 800130e:	0c09      	lsrs	r1, r1, #16
 8001310:	000c      	movs	r4, r1
 8001312:	0c1b      	lsrs	r3, r3, #16
 8001314:	435c      	muls	r4, r3
 8001316:	0c12      	lsrs	r2, r2, #16
 8001318:	436b      	muls	r3, r5
 800131a:	4688      	mov	r8, r1
 800131c:	4351      	muls	r1, r2
 800131e:	436a      	muls	r2, r5
 8001320:	0c25      	lsrs	r5, r4, #16
 8001322:	46ac      	mov	ip, r5
 8001324:	185b      	adds	r3, r3, r1
 8001326:	4463      	add	r3, ip
 8001328:	4299      	cmp	r1, r3
 800132a:	d903      	bls.n	8001334 <__aeabi_ddiv+0x1a8>
 800132c:	2180      	movs	r1, #128	@ 0x80
 800132e:	0249      	lsls	r1, r1, #9
 8001330:	468c      	mov	ip, r1
 8001332:	4462      	add	r2, ip
 8001334:	0c19      	lsrs	r1, r3, #16
 8001336:	0424      	lsls	r4, r4, #16
 8001338:	041b      	lsls	r3, r3, #16
 800133a:	0c24      	lsrs	r4, r4, #16
 800133c:	188a      	adds	r2, r1, r2
 800133e:	191c      	adds	r4, r3, r4
 8001340:	4290      	cmp	r0, r2
 8001342:	d302      	bcc.n	800134a <__aeabi_ddiv+0x1be>
 8001344:	d116      	bne.n	8001374 <__aeabi_ddiv+0x1e8>
 8001346:	42a7      	cmp	r7, r4
 8001348:	d214      	bcs.n	8001374 <__aeabi_ddiv+0x1e8>
 800134a:	465b      	mov	r3, fp
 800134c:	9d00      	ldr	r5, [sp, #0]
 800134e:	3b01      	subs	r3, #1
 8001350:	444f      	add	r7, r9
 8001352:	9305      	str	r3, [sp, #20]
 8001354:	454f      	cmp	r7, r9
 8001356:	419b      	sbcs	r3, r3
 8001358:	46ac      	mov	ip, r5
 800135a:	425b      	negs	r3, r3
 800135c:	4463      	add	r3, ip
 800135e:	18c0      	adds	r0, r0, r3
 8001360:	4285      	cmp	r5, r0
 8001362:	d300      	bcc.n	8001366 <__aeabi_ddiv+0x1da>
 8001364:	e1a1      	b.n	80016aa <__aeabi_ddiv+0x51e>
 8001366:	4282      	cmp	r2, r0
 8001368:	d900      	bls.n	800136c <__aeabi_ddiv+0x1e0>
 800136a:	e1f6      	b.n	800175a <__aeabi_ddiv+0x5ce>
 800136c:	d100      	bne.n	8001370 <__aeabi_ddiv+0x1e4>
 800136e:	e1f1      	b.n	8001754 <__aeabi_ddiv+0x5c8>
 8001370:	9b05      	ldr	r3, [sp, #20]
 8001372:	469b      	mov	fp, r3
 8001374:	1b3c      	subs	r4, r7, r4
 8001376:	42a7      	cmp	r7, r4
 8001378:	41bf      	sbcs	r7, r7
 800137a:	9d00      	ldr	r5, [sp, #0]
 800137c:	1a80      	subs	r0, r0, r2
 800137e:	427f      	negs	r7, r7
 8001380:	1bc0      	subs	r0, r0, r7
 8001382:	4285      	cmp	r5, r0
 8001384:	d100      	bne.n	8001388 <__aeabi_ddiv+0x1fc>
 8001386:	e1d0      	b.n	800172a <__aeabi_ddiv+0x59e>
 8001388:	9902      	ldr	r1, [sp, #8]
 800138a:	f7fe ff5f 	bl	800024c <__aeabi_uidivmod>
 800138e:	9a03      	ldr	r2, [sp, #12]
 8001390:	040b      	lsls	r3, r1, #16
 8001392:	4342      	muls	r2, r0
 8001394:	0c21      	lsrs	r1, r4, #16
 8001396:	0007      	movs	r7, r0
 8001398:	4319      	orrs	r1, r3
 800139a:	428a      	cmp	r2, r1
 800139c:	d900      	bls.n	80013a0 <__aeabi_ddiv+0x214>
 800139e:	e178      	b.n	8001692 <__aeabi_ddiv+0x506>
 80013a0:	1a88      	subs	r0, r1, r2
 80013a2:	9902      	ldr	r1, [sp, #8]
 80013a4:	f7fe ff52 	bl	800024c <__aeabi_uidivmod>
 80013a8:	9a03      	ldr	r2, [sp, #12]
 80013aa:	0424      	lsls	r4, r4, #16
 80013ac:	4342      	muls	r2, r0
 80013ae:	0409      	lsls	r1, r1, #16
 80013b0:	0c24      	lsrs	r4, r4, #16
 80013b2:	0003      	movs	r3, r0
 80013b4:	430c      	orrs	r4, r1
 80013b6:	42a2      	cmp	r2, r4
 80013b8:	d900      	bls.n	80013bc <__aeabi_ddiv+0x230>
 80013ba:	e15d      	b.n	8001678 <__aeabi_ddiv+0x4ec>
 80013bc:	4641      	mov	r1, r8
 80013be:	1aa4      	subs	r4, r4, r2
 80013c0:	043a      	lsls	r2, r7, #16
 80013c2:	431a      	orrs	r2, r3
 80013c4:	9d04      	ldr	r5, [sp, #16]
 80013c6:	0413      	lsls	r3, r2, #16
 80013c8:	0c1b      	lsrs	r3, r3, #16
 80013ca:	4359      	muls	r1, r3
 80013cc:	4647      	mov	r7, r8
 80013ce:	436b      	muls	r3, r5
 80013d0:	469c      	mov	ip, r3
 80013d2:	0c10      	lsrs	r0, r2, #16
 80013d4:	4347      	muls	r7, r0
 80013d6:	0c0b      	lsrs	r3, r1, #16
 80013d8:	44bc      	add	ip, r7
 80013da:	4463      	add	r3, ip
 80013dc:	4368      	muls	r0, r5
 80013de:	429f      	cmp	r7, r3
 80013e0:	d903      	bls.n	80013ea <__aeabi_ddiv+0x25e>
 80013e2:	2580      	movs	r5, #128	@ 0x80
 80013e4:	026d      	lsls	r5, r5, #9
 80013e6:	46ac      	mov	ip, r5
 80013e8:	4460      	add	r0, ip
 80013ea:	0c1f      	lsrs	r7, r3, #16
 80013ec:	0409      	lsls	r1, r1, #16
 80013ee:	041b      	lsls	r3, r3, #16
 80013f0:	0c09      	lsrs	r1, r1, #16
 80013f2:	183f      	adds	r7, r7, r0
 80013f4:	185b      	adds	r3, r3, r1
 80013f6:	42bc      	cmp	r4, r7
 80013f8:	d200      	bcs.n	80013fc <__aeabi_ddiv+0x270>
 80013fa:	e102      	b.n	8001602 <__aeabi_ddiv+0x476>
 80013fc:	d100      	bne.n	8001400 <__aeabi_ddiv+0x274>
 80013fe:	e0fd      	b.n	80015fc <__aeabi_ddiv+0x470>
 8001400:	2301      	movs	r3, #1
 8001402:	431a      	orrs	r2, r3
 8001404:	4b43      	ldr	r3, [pc, #268]	@ (8001514 <__aeabi_ddiv+0x388>)
 8001406:	4453      	add	r3, sl
 8001408:	2b00      	cmp	r3, #0
 800140a:	dc00      	bgt.n	800140e <__aeabi_ddiv+0x282>
 800140c:	e0ae      	b.n	800156c <__aeabi_ddiv+0x3e0>
 800140e:	0751      	lsls	r1, r2, #29
 8001410:	d000      	beq.n	8001414 <__aeabi_ddiv+0x288>
 8001412:	e198      	b.n	8001746 <__aeabi_ddiv+0x5ba>
 8001414:	4659      	mov	r1, fp
 8001416:	01c9      	lsls	r1, r1, #7
 8001418:	d506      	bpl.n	8001428 <__aeabi_ddiv+0x29c>
 800141a:	4659      	mov	r1, fp
 800141c:	4b3e      	ldr	r3, [pc, #248]	@ (8001518 <__aeabi_ddiv+0x38c>)
 800141e:	4019      	ands	r1, r3
 8001420:	2380      	movs	r3, #128	@ 0x80
 8001422:	468b      	mov	fp, r1
 8001424:	00db      	lsls	r3, r3, #3
 8001426:	4453      	add	r3, sl
 8001428:	493c      	ldr	r1, [pc, #240]	@ (800151c <__aeabi_ddiv+0x390>)
 800142a:	428b      	cmp	r3, r1
 800142c:	dd00      	ble.n	8001430 <__aeabi_ddiv+0x2a4>
 800142e:	e71a      	b.n	8001266 <__aeabi_ddiv+0xda>
 8001430:	4659      	mov	r1, fp
 8001432:	08d2      	lsrs	r2, r2, #3
 8001434:	0749      	lsls	r1, r1, #29
 8001436:	4311      	orrs	r1, r2
 8001438:	465a      	mov	r2, fp
 800143a:	055b      	lsls	r3, r3, #21
 800143c:	0254      	lsls	r4, r2, #9
 800143e:	4688      	mov	r8, r1
 8001440:	0b24      	lsrs	r4, r4, #12
 8001442:	0d5b      	lsrs	r3, r3, #21
 8001444:	e702      	b.n	800124c <__aeabi_ddiv+0xc0>
 8001446:	465a      	mov	r2, fp
 8001448:	9b00      	ldr	r3, [sp, #0]
 800144a:	431a      	orrs	r2, r3
 800144c:	d100      	bne.n	8001450 <__aeabi_ddiv+0x2c4>
 800144e:	e07e      	b.n	800154e <__aeabi_ddiv+0x3c2>
 8001450:	465b      	mov	r3, fp
 8001452:	2b00      	cmp	r3, #0
 8001454:	d100      	bne.n	8001458 <__aeabi_ddiv+0x2cc>
 8001456:	e100      	b.n	800165a <__aeabi_ddiv+0x4ce>
 8001458:	4658      	mov	r0, fp
 800145a:	f001 fa37 	bl	80028cc <__clzsi2>
 800145e:	0002      	movs	r2, r0
 8001460:	0003      	movs	r3, r0
 8001462:	3a0b      	subs	r2, #11
 8001464:	271d      	movs	r7, #29
 8001466:	9e00      	ldr	r6, [sp, #0]
 8001468:	1aba      	subs	r2, r7, r2
 800146a:	0019      	movs	r1, r3
 800146c:	4658      	mov	r0, fp
 800146e:	40d6      	lsrs	r6, r2
 8001470:	3908      	subs	r1, #8
 8001472:	4088      	lsls	r0, r1
 8001474:	0032      	movs	r2, r6
 8001476:	4302      	orrs	r2, r0
 8001478:	4693      	mov	fp, r2
 800147a:	9a00      	ldr	r2, [sp, #0]
 800147c:	408a      	lsls	r2, r1
 800147e:	4928      	ldr	r1, [pc, #160]	@ (8001520 <__aeabi_ddiv+0x394>)
 8001480:	4453      	add	r3, sl
 8001482:	468a      	mov	sl, r1
 8001484:	449a      	add	sl, r3
 8001486:	2300      	movs	r3, #0
 8001488:	e6c8      	b.n	800121c <__aeabi_ddiv+0x90>
 800148a:	465b      	mov	r3, fp
 800148c:	4303      	orrs	r3, r0
 800148e:	4699      	mov	r9, r3
 8001490:	d056      	beq.n	8001540 <__aeabi_ddiv+0x3b4>
 8001492:	465b      	mov	r3, fp
 8001494:	2b00      	cmp	r3, #0
 8001496:	d100      	bne.n	800149a <__aeabi_ddiv+0x30e>
 8001498:	e0cd      	b.n	8001636 <__aeabi_ddiv+0x4aa>
 800149a:	4658      	mov	r0, fp
 800149c:	f001 fa16 	bl	80028cc <__clzsi2>
 80014a0:	230b      	movs	r3, #11
 80014a2:	425b      	negs	r3, r3
 80014a4:	469c      	mov	ip, r3
 80014a6:	0002      	movs	r2, r0
 80014a8:	4484      	add	ip, r0
 80014aa:	4666      	mov	r6, ip
 80014ac:	231d      	movs	r3, #29
 80014ae:	1b9b      	subs	r3, r3, r6
 80014b0:	0026      	movs	r6, r4
 80014b2:	0011      	movs	r1, r2
 80014b4:	4658      	mov	r0, fp
 80014b6:	40de      	lsrs	r6, r3
 80014b8:	3908      	subs	r1, #8
 80014ba:	4088      	lsls	r0, r1
 80014bc:	0033      	movs	r3, r6
 80014be:	4303      	orrs	r3, r0
 80014c0:	4699      	mov	r9, r3
 80014c2:	0023      	movs	r3, r4
 80014c4:	408b      	lsls	r3, r1
 80014c6:	4698      	mov	r8, r3
 80014c8:	4b16      	ldr	r3, [pc, #88]	@ (8001524 <__aeabi_ddiv+0x398>)
 80014ca:	2400      	movs	r4, #0
 80014cc:	1a9b      	subs	r3, r3, r2
 80014ce:	469a      	mov	sl, r3
 80014d0:	2300      	movs	r3, #0
 80014d2:	9303      	str	r3, [sp, #12]
 80014d4:	e682      	b.n	80011dc <__aeabi_ddiv+0x50>
 80014d6:	465a      	mov	r2, fp
 80014d8:	4302      	orrs	r2, r0
 80014da:	4691      	mov	r9, r2
 80014dc:	d12a      	bne.n	8001534 <__aeabi_ddiv+0x3a8>
 80014de:	2200      	movs	r2, #0
 80014e0:	469a      	mov	sl, r3
 80014e2:	2302      	movs	r3, #2
 80014e4:	4690      	mov	r8, r2
 80014e6:	2408      	movs	r4, #8
 80014e8:	9303      	str	r3, [sp, #12]
 80014ea:	e677      	b.n	80011dc <__aeabi_ddiv+0x50>
 80014ec:	465a      	mov	r2, fp
 80014ee:	9b00      	ldr	r3, [sp, #0]
 80014f0:	431a      	orrs	r2, r3
 80014f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001528 <__aeabi_ddiv+0x39c>)
 80014f4:	469c      	mov	ip, r3
 80014f6:	44e2      	add	sl, ip
 80014f8:	2a00      	cmp	r2, #0
 80014fa:	d117      	bne.n	800152c <__aeabi_ddiv+0x3a0>
 80014fc:	2302      	movs	r3, #2
 80014fe:	431c      	orrs	r4, r3
 8001500:	2300      	movs	r3, #0
 8001502:	469b      	mov	fp, r3
 8001504:	3302      	adds	r3, #2
 8001506:	e689      	b.n	800121c <__aeabi_ddiv+0x90>
 8001508:	000007ff 	.word	0x000007ff
 800150c:	fffffc01 	.word	0xfffffc01
 8001510:	08016800 	.word	0x08016800
 8001514:	000003ff 	.word	0x000003ff
 8001518:	feffffff 	.word	0xfeffffff
 800151c:	000007fe 	.word	0x000007fe
 8001520:	000003f3 	.word	0x000003f3
 8001524:	fffffc0d 	.word	0xfffffc0d
 8001528:	fffff801 	.word	0xfffff801
 800152c:	2303      	movs	r3, #3
 800152e:	0032      	movs	r2, r6
 8001530:	431c      	orrs	r4, r3
 8001532:	e673      	b.n	800121c <__aeabi_ddiv+0x90>
 8001534:	469a      	mov	sl, r3
 8001536:	2303      	movs	r3, #3
 8001538:	46d9      	mov	r9, fp
 800153a:	240c      	movs	r4, #12
 800153c:	9303      	str	r3, [sp, #12]
 800153e:	e64d      	b.n	80011dc <__aeabi_ddiv+0x50>
 8001540:	2300      	movs	r3, #0
 8001542:	4698      	mov	r8, r3
 8001544:	469a      	mov	sl, r3
 8001546:	3301      	adds	r3, #1
 8001548:	2404      	movs	r4, #4
 800154a:	9303      	str	r3, [sp, #12]
 800154c:	e646      	b.n	80011dc <__aeabi_ddiv+0x50>
 800154e:	2301      	movs	r3, #1
 8001550:	431c      	orrs	r4, r3
 8001552:	2300      	movs	r3, #0
 8001554:	469b      	mov	fp, r3
 8001556:	3301      	adds	r3, #1
 8001558:	e660      	b.n	800121c <__aeabi_ddiv+0x90>
 800155a:	2300      	movs	r3, #0
 800155c:	2480      	movs	r4, #128	@ 0x80
 800155e:	4698      	mov	r8, r3
 8001560:	2600      	movs	r6, #0
 8001562:	4b92      	ldr	r3, [pc, #584]	@ (80017ac <__aeabi_ddiv+0x620>)
 8001564:	0324      	lsls	r4, r4, #12
 8001566:	e671      	b.n	800124c <__aeabi_ddiv+0xc0>
 8001568:	2201      	movs	r2, #1
 800156a:	4252      	negs	r2, r2
 800156c:	2101      	movs	r1, #1
 800156e:	1ac9      	subs	r1, r1, r3
 8001570:	2938      	cmp	r1, #56	@ 0x38
 8001572:	dd00      	ble.n	8001576 <__aeabi_ddiv+0x3ea>
 8001574:	e666      	b.n	8001244 <__aeabi_ddiv+0xb8>
 8001576:	291f      	cmp	r1, #31
 8001578:	dc00      	bgt.n	800157c <__aeabi_ddiv+0x3f0>
 800157a:	e0ab      	b.n	80016d4 <__aeabi_ddiv+0x548>
 800157c:	201f      	movs	r0, #31
 800157e:	4240      	negs	r0, r0
 8001580:	1ac3      	subs	r3, r0, r3
 8001582:	4658      	mov	r0, fp
 8001584:	40d8      	lsrs	r0, r3
 8001586:	0003      	movs	r3, r0
 8001588:	2920      	cmp	r1, #32
 800158a:	d004      	beq.n	8001596 <__aeabi_ddiv+0x40a>
 800158c:	4658      	mov	r0, fp
 800158e:	4988      	ldr	r1, [pc, #544]	@ (80017b0 <__aeabi_ddiv+0x624>)
 8001590:	4451      	add	r1, sl
 8001592:	4088      	lsls	r0, r1
 8001594:	4302      	orrs	r2, r0
 8001596:	1e51      	subs	r1, r2, #1
 8001598:	418a      	sbcs	r2, r1
 800159a:	431a      	orrs	r2, r3
 800159c:	2307      	movs	r3, #7
 800159e:	0019      	movs	r1, r3
 80015a0:	2400      	movs	r4, #0
 80015a2:	4011      	ands	r1, r2
 80015a4:	4213      	tst	r3, r2
 80015a6:	d00c      	beq.n	80015c2 <__aeabi_ddiv+0x436>
 80015a8:	230f      	movs	r3, #15
 80015aa:	4013      	ands	r3, r2
 80015ac:	2b04      	cmp	r3, #4
 80015ae:	d100      	bne.n	80015b2 <__aeabi_ddiv+0x426>
 80015b0:	e0f9      	b.n	80017a6 <__aeabi_ddiv+0x61a>
 80015b2:	1d11      	adds	r1, r2, #4
 80015b4:	4291      	cmp	r1, r2
 80015b6:	419b      	sbcs	r3, r3
 80015b8:	000a      	movs	r2, r1
 80015ba:	425b      	negs	r3, r3
 80015bc:	0759      	lsls	r1, r3, #29
 80015be:	025b      	lsls	r3, r3, #9
 80015c0:	0b1c      	lsrs	r4, r3, #12
 80015c2:	08d2      	lsrs	r2, r2, #3
 80015c4:	430a      	orrs	r2, r1
 80015c6:	4690      	mov	r8, r2
 80015c8:	2300      	movs	r3, #0
 80015ca:	e63f      	b.n	800124c <__aeabi_ddiv+0xc0>
 80015cc:	2480      	movs	r4, #128	@ 0x80
 80015ce:	464b      	mov	r3, r9
 80015d0:	0324      	lsls	r4, r4, #12
 80015d2:	4223      	tst	r3, r4
 80015d4:	d009      	beq.n	80015ea <__aeabi_ddiv+0x45e>
 80015d6:	465b      	mov	r3, fp
 80015d8:	4223      	tst	r3, r4
 80015da:	d106      	bne.n	80015ea <__aeabi_ddiv+0x45e>
 80015dc:	431c      	orrs	r4, r3
 80015de:	0324      	lsls	r4, r4, #12
 80015e0:	002e      	movs	r6, r5
 80015e2:	4690      	mov	r8, r2
 80015e4:	4b71      	ldr	r3, [pc, #452]	@ (80017ac <__aeabi_ddiv+0x620>)
 80015e6:	0b24      	lsrs	r4, r4, #12
 80015e8:	e630      	b.n	800124c <__aeabi_ddiv+0xc0>
 80015ea:	2480      	movs	r4, #128	@ 0x80
 80015ec:	464b      	mov	r3, r9
 80015ee:	0324      	lsls	r4, r4, #12
 80015f0:	431c      	orrs	r4, r3
 80015f2:	0324      	lsls	r4, r4, #12
 80015f4:	9e02      	ldr	r6, [sp, #8]
 80015f6:	4b6d      	ldr	r3, [pc, #436]	@ (80017ac <__aeabi_ddiv+0x620>)
 80015f8:	0b24      	lsrs	r4, r4, #12
 80015fa:	e627      	b.n	800124c <__aeabi_ddiv+0xc0>
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d100      	bne.n	8001602 <__aeabi_ddiv+0x476>
 8001600:	e700      	b.n	8001404 <__aeabi_ddiv+0x278>
 8001602:	9800      	ldr	r0, [sp, #0]
 8001604:	1e51      	subs	r1, r2, #1
 8001606:	4684      	mov	ip, r0
 8001608:	4464      	add	r4, ip
 800160a:	4284      	cmp	r4, r0
 800160c:	d200      	bcs.n	8001610 <__aeabi_ddiv+0x484>
 800160e:	e084      	b.n	800171a <__aeabi_ddiv+0x58e>
 8001610:	42bc      	cmp	r4, r7
 8001612:	d200      	bcs.n	8001616 <__aeabi_ddiv+0x48a>
 8001614:	e0ae      	b.n	8001774 <__aeabi_ddiv+0x5e8>
 8001616:	d100      	bne.n	800161a <__aeabi_ddiv+0x48e>
 8001618:	e0c1      	b.n	800179e <__aeabi_ddiv+0x612>
 800161a:	000a      	movs	r2, r1
 800161c:	e6f0      	b.n	8001400 <__aeabi_ddiv+0x274>
 800161e:	4542      	cmp	r2, r8
 8001620:	d900      	bls.n	8001624 <__aeabi_ddiv+0x498>
 8001622:	e62c      	b.n	800127e <__aeabi_ddiv+0xf2>
 8001624:	464b      	mov	r3, r9
 8001626:	07dc      	lsls	r4, r3, #31
 8001628:	0858      	lsrs	r0, r3, #1
 800162a:	4643      	mov	r3, r8
 800162c:	085b      	lsrs	r3, r3, #1
 800162e:	431c      	orrs	r4, r3
 8001630:	4643      	mov	r3, r8
 8001632:	07df      	lsls	r7, r3, #31
 8001634:	e62a      	b.n	800128c <__aeabi_ddiv+0x100>
 8001636:	f001 f949 	bl	80028cc <__clzsi2>
 800163a:	2315      	movs	r3, #21
 800163c:	469c      	mov	ip, r3
 800163e:	4484      	add	ip, r0
 8001640:	0002      	movs	r2, r0
 8001642:	4663      	mov	r3, ip
 8001644:	3220      	adds	r2, #32
 8001646:	2b1c      	cmp	r3, #28
 8001648:	dc00      	bgt.n	800164c <__aeabi_ddiv+0x4c0>
 800164a:	e72e      	b.n	80014aa <__aeabi_ddiv+0x31e>
 800164c:	0023      	movs	r3, r4
 800164e:	3808      	subs	r0, #8
 8001650:	4083      	lsls	r3, r0
 8001652:	4699      	mov	r9, r3
 8001654:	2300      	movs	r3, #0
 8001656:	4698      	mov	r8, r3
 8001658:	e736      	b.n	80014c8 <__aeabi_ddiv+0x33c>
 800165a:	f001 f937 	bl	80028cc <__clzsi2>
 800165e:	0002      	movs	r2, r0
 8001660:	0003      	movs	r3, r0
 8001662:	3215      	adds	r2, #21
 8001664:	3320      	adds	r3, #32
 8001666:	2a1c      	cmp	r2, #28
 8001668:	dc00      	bgt.n	800166c <__aeabi_ddiv+0x4e0>
 800166a:	e6fb      	b.n	8001464 <__aeabi_ddiv+0x2d8>
 800166c:	9900      	ldr	r1, [sp, #0]
 800166e:	3808      	subs	r0, #8
 8001670:	4081      	lsls	r1, r0
 8001672:	2200      	movs	r2, #0
 8001674:	468b      	mov	fp, r1
 8001676:	e702      	b.n	800147e <__aeabi_ddiv+0x2f2>
 8001678:	9900      	ldr	r1, [sp, #0]
 800167a:	3b01      	subs	r3, #1
 800167c:	468c      	mov	ip, r1
 800167e:	4464      	add	r4, ip
 8001680:	42a1      	cmp	r1, r4
 8001682:	d900      	bls.n	8001686 <__aeabi_ddiv+0x4fa>
 8001684:	e69a      	b.n	80013bc <__aeabi_ddiv+0x230>
 8001686:	42a2      	cmp	r2, r4
 8001688:	d800      	bhi.n	800168c <__aeabi_ddiv+0x500>
 800168a:	e697      	b.n	80013bc <__aeabi_ddiv+0x230>
 800168c:	1e83      	subs	r3, r0, #2
 800168e:	4464      	add	r4, ip
 8001690:	e694      	b.n	80013bc <__aeabi_ddiv+0x230>
 8001692:	46ac      	mov	ip, r5
 8001694:	4461      	add	r1, ip
 8001696:	3f01      	subs	r7, #1
 8001698:	428d      	cmp	r5, r1
 800169a:	d900      	bls.n	800169e <__aeabi_ddiv+0x512>
 800169c:	e680      	b.n	80013a0 <__aeabi_ddiv+0x214>
 800169e:	428a      	cmp	r2, r1
 80016a0:	d800      	bhi.n	80016a4 <__aeabi_ddiv+0x518>
 80016a2:	e67d      	b.n	80013a0 <__aeabi_ddiv+0x214>
 80016a4:	1e87      	subs	r7, r0, #2
 80016a6:	4461      	add	r1, ip
 80016a8:	e67a      	b.n	80013a0 <__aeabi_ddiv+0x214>
 80016aa:	4285      	cmp	r5, r0
 80016ac:	d000      	beq.n	80016b0 <__aeabi_ddiv+0x524>
 80016ae:	e65f      	b.n	8001370 <__aeabi_ddiv+0x1e4>
 80016b0:	45b9      	cmp	r9, r7
 80016b2:	d900      	bls.n	80016b6 <__aeabi_ddiv+0x52a>
 80016b4:	e65c      	b.n	8001370 <__aeabi_ddiv+0x1e4>
 80016b6:	e656      	b.n	8001366 <__aeabi_ddiv+0x1da>
 80016b8:	42a2      	cmp	r2, r4
 80016ba:	d800      	bhi.n	80016be <__aeabi_ddiv+0x532>
 80016bc:	e61a      	b.n	80012f4 <__aeabi_ddiv+0x168>
 80016be:	1e83      	subs	r3, r0, #2
 80016c0:	4464      	add	r4, ip
 80016c2:	e617      	b.n	80012f4 <__aeabi_ddiv+0x168>
 80016c4:	428a      	cmp	r2, r1
 80016c6:	d800      	bhi.n	80016ca <__aeabi_ddiv+0x53e>
 80016c8:	e600      	b.n	80012cc <__aeabi_ddiv+0x140>
 80016ca:	46ac      	mov	ip, r5
 80016cc:	1e83      	subs	r3, r0, #2
 80016ce:	4698      	mov	r8, r3
 80016d0:	4461      	add	r1, ip
 80016d2:	e5fb      	b.n	80012cc <__aeabi_ddiv+0x140>
 80016d4:	4837      	ldr	r0, [pc, #220]	@ (80017b4 <__aeabi_ddiv+0x628>)
 80016d6:	0014      	movs	r4, r2
 80016d8:	4450      	add	r0, sl
 80016da:	4082      	lsls	r2, r0
 80016dc:	465b      	mov	r3, fp
 80016de:	0017      	movs	r7, r2
 80016e0:	4083      	lsls	r3, r0
 80016e2:	40cc      	lsrs	r4, r1
 80016e4:	1e7a      	subs	r2, r7, #1
 80016e6:	4197      	sbcs	r7, r2
 80016e8:	4323      	orrs	r3, r4
 80016ea:	433b      	orrs	r3, r7
 80016ec:	001a      	movs	r2, r3
 80016ee:	465b      	mov	r3, fp
 80016f0:	40cb      	lsrs	r3, r1
 80016f2:	0751      	lsls	r1, r2, #29
 80016f4:	d009      	beq.n	800170a <__aeabi_ddiv+0x57e>
 80016f6:	210f      	movs	r1, #15
 80016f8:	4011      	ands	r1, r2
 80016fa:	2904      	cmp	r1, #4
 80016fc:	d005      	beq.n	800170a <__aeabi_ddiv+0x57e>
 80016fe:	1d11      	adds	r1, r2, #4
 8001700:	4291      	cmp	r1, r2
 8001702:	4192      	sbcs	r2, r2
 8001704:	4252      	negs	r2, r2
 8001706:	189b      	adds	r3, r3, r2
 8001708:	000a      	movs	r2, r1
 800170a:	0219      	lsls	r1, r3, #8
 800170c:	d400      	bmi.n	8001710 <__aeabi_ddiv+0x584>
 800170e:	e755      	b.n	80015bc <__aeabi_ddiv+0x430>
 8001710:	2200      	movs	r2, #0
 8001712:	2301      	movs	r3, #1
 8001714:	2400      	movs	r4, #0
 8001716:	4690      	mov	r8, r2
 8001718:	e598      	b.n	800124c <__aeabi_ddiv+0xc0>
 800171a:	000a      	movs	r2, r1
 800171c:	42bc      	cmp	r4, r7
 800171e:	d000      	beq.n	8001722 <__aeabi_ddiv+0x596>
 8001720:	e66e      	b.n	8001400 <__aeabi_ddiv+0x274>
 8001722:	454b      	cmp	r3, r9
 8001724:	d000      	beq.n	8001728 <__aeabi_ddiv+0x59c>
 8001726:	e66b      	b.n	8001400 <__aeabi_ddiv+0x274>
 8001728:	e66c      	b.n	8001404 <__aeabi_ddiv+0x278>
 800172a:	4b23      	ldr	r3, [pc, #140]	@ (80017b8 <__aeabi_ddiv+0x62c>)
 800172c:	4a23      	ldr	r2, [pc, #140]	@ (80017bc <__aeabi_ddiv+0x630>)
 800172e:	4453      	add	r3, sl
 8001730:	4592      	cmp	sl, r2
 8001732:	da00      	bge.n	8001736 <__aeabi_ddiv+0x5aa>
 8001734:	e718      	b.n	8001568 <__aeabi_ddiv+0x3dc>
 8001736:	2101      	movs	r1, #1
 8001738:	4249      	negs	r1, r1
 800173a:	1d0a      	adds	r2, r1, #4
 800173c:	428a      	cmp	r2, r1
 800173e:	4189      	sbcs	r1, r1
 8001740:	4249      	negs	r1, r1
 8001742:	448b      	add	fp, r1
 8001744:	e666      	b.n	8001414 <__aeabi_ddiv+0x288>
 8001746:	210f      	movs	r1, #15
 8001748:	4011      	ands	r1, r2
 800174a:	2904      	cmp	r1, #4
 800174c:	d100      	bne.n	8001750 <__aeabi_ddiv+0x5c4>
 800174e:	e661      	b.n	8001414 <__aeabi_ddiv+0x288>
 8001750:	0011      	movs	r1, r2
 8001752:	e7f2      	b.n	800173a <__aeabi_ddiv+0x5ae>
 8001754:	42bc      	cmp	r4, r7
 8001756:	d800      	bhi.n	800175a <__aeabi_ddiv+0x5ce>
 8001758:	e60a      	b.n	8001370 <__aeabi_ddiv+0x1e4>
 800175a:	2302      	movs	r3, #2
 800175c:	425b      	negs	r3, r3
 800175e:	469c      	mov	ip, r3
 8001760:	9900      	ldr	r1, [sp, #0]
 8001762:	444f      	add	r7, r9
 8001764:	454f      	cmp	r7, r9
 8001766:	419b      	sbcs	r3, r3
 8001768:	44e3      	add	fp, ip
 800176a:	468c      	mov	ip, r1
 800176c:	425b      	negs	r3, r3
 800176e:	4463      	add	r3, ip
 8001770:	18c0      	adds	r0, r0, r3
 8001772:	e5ff      	b.n	8001374 <__aeabi_ddiv+0x1e8>
 8001774:	4649      	mov	r1, r9
 8001776:	9d00      	ldr	r5, [sp, #0]
 8001778:	0048      	lsls	r0, r1, #1
 800177a:	4548      	cmp	r0, r9
 800177c:	4189      	sbcs	r1, r1
 800177e:	46ac      	mov	ip, r5
 8001780:	4249      	negs	r1, r1
 8001782:	4461      	add	r1, ip
 8001784:	4681      	mov	r9, r0
 8001786:	3a02      	subs	r2, #2
 8001788:	1864      	adds	r4, r4, r1
 800178a:	e7c7      	b.n	800171c <__aeabi_ddiv+0x590>
 800178c:	2480      	movs	r4, #128	@ 0x80
 800178e:	465b      	mov	r3, fp
 8001790:	0324      	lsls	r4, r4, #12
 8001792:	431c      	orrs	r4, r3
 8001794:	0324      	lsls	r4, r4, #12
 8001796:	4690      	mov	r8, r2
 8001798:	4b04      	ldr	r3, [pc, #16]	@ (80017ac <__aeabi_ddiv+0x620>)
 800179a:	0b24      	lsrs	r4, r4, #12
 800179c:	e556      	b.n	800124c <__aeabi_ddiv+0xc0>
 800179e:	4599      	cmp	r9, r3
 80017a0:	d3e8      	bcc.n	8001774 <__aeabi_ddiv+0x5e8>
 80017a2:	000a      	movs	r2, r1
 80017a4:	e7bd      	b.n	8001722 <__aeabi_ddiv+0x596>
 80017a6:	2300      	movs	r3, #0
 80017a8:	e708      	b.n	80015bc <__aeabi_ddiv+0x430>
 80017aa:	46c0      	nop			@ (mov r8, r8)
 80017ac:	000007ff 	.word	0x000007ff
 80017b0:	0000043e 	.word	0x0000043e
 80017b4:	0000041e 	.word	0x0000041e
 80017b8:	000003ff 	.word	0x000003ff
 80017bc:	fffffc02 	.word	0xfffffc02

080017c0 <__eqdf2>:
 80017c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017c2:	4657      	mov	r7, sl
 80017c4:	46de      	mov	lr, fp
 80017c6:	464e      	mov	r6, r9
 80017c8:	4645      	mov	r5, r8
 80017ca:	b5e0      	push	{r5, r6, r7, lr}
 80017cc:	000d      	movs	r5, r1
 80017ce:	0004      	movs	r4, r0
 80017d0:	0fe8      	lsrs	r0, r5, #31
 80017d2:	4683      	mov	fp, r0
 80017d4:	0309      	lsls	r1, r1, #12
 80017d6:	0fd8      	lsrs	r0, r3, #31
 80017d8:	0b09      	lsrs	r1, r1, #12
 80017da:	4682      	mov	sl, r0
 80017dc:	4819      	ldr	r0, [pc, #100]	@ (8001844 <__eqdf2+0x84>)
 80017de:	468c      	mov	ip, r1
 80017e0:	031f      	lsls	r7, r3, #12
 80017e2:	0069      	lsls	r1, r5, #1
 80017e4:	005e      	lsls	r6, r3, #1
 80017e6:	0d49      	lsrs	r1, r1, #21
 80017e8:	0b3f      	lsrs	r7, r7, #12
 80017ea:	0d76      	lsrs	r6, r6, #21
 80017ec:	4281      	cmp	r1, r0
 80017ee:	d018      	beq.n	8001822 <__eqdf2+0x62>
 80017f0:	4286      	cmp	r6, r0
 80017f2:	d00f      	beq.n	8001814 <__eqdf2+0x54>
 80017f4:	2001      	movs	r0, #1
 80017f6:	42b1      	cmp	r1, r6
 80017f8:	d10d      	bne.n	8001816 <__eqdf2+0x56>
 80017fa:	45bc      	cmp	ip, r7
 80017fc:	d10b      	bne.n	8001816 <__eqdf2+0x56>
 80017fe:	4294      	cmp	r4, r2
 8001800:	d109      	bne.n	8001816 <__eqdf2+0x56>
 8001802:	45d3      	cmp	fp, sl
 8001804:	d01c      	beq.n	8001840 <__eqdf2+0x80>
 8001806:	2900      	cmp	r1, #0
 8001808:	d105      	bne.n	8001816 <__eqdf2+0x56>
 800180a:	4660      	mov	r0, ip
 800180c:	4320      	orrs	r0, r4
 800180e:	1e43      	subs	r3, r0, #1
 8001810:	4198      	sbcs	r0, r3
 8001812:	e000      	b.n	8001816 <__eqdf2+0x56>
 8001814:	2001      	movs	r0, #1
 8001816:	bcf0      	pop	{r4, r5, r6, r7}
 8001818:	46bb      	mov	fp, r7
 800181a:	46b2      	mov	sl, r6
 800181c:	46a9      	mov	r9, r5
 800181e:	46a0      	mov	r8, r4
 8001820:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001822:	2001      	movs	r0, #1
 8001824:	428e      	cmp	r6, r1
 8001826:	d1f6      	bne.n	8001816 <__eqdf2+0x56>
 8001828:	4661      	mov	r1, ip
 800182a:	4339      	orrs	r1, r7
 800182c:	000f      	movs	r7, r1
 800182e:	4317      	orrs	r7, r2
 8001830:	4327      	orrs	r7, r4
 8001832:	d1f0      	bne.n	8001816 <__eqdf2+0x56>
 8001834:	465b      	mov	r3, fp
 8001836:	4652      	mov	r2, sl
 8001838:	1a98      	subs	r0, r3, r2
 800183a:	1e43      	subs	r3, r0, #1
 800183c:	4198      	sbcs	r0, r3
 800183e:	e7ea      	b.n	8001816 <__eqdf2+0x56>
 8001840:	2000      	movs	r0, #0
 8001842:	e7e8      	b.n	8001816 <__eqdf2+0x56>
 8001844:	000007ff 	.word	0x000007ff

08001848 <__gedf2>:
 8001848:	b5f0      	push	{r4, r5, r6, r7, lr}
 800184a:	4657      	mov	r7, sl
 800184c:	464e      	mov	r6, r9
 800184e:	4645      	mov	r5, r8
 8001850:	46de      	mov	lr, fp
 8001852:	b5e0      	push	{r5, r6, r7, lr}
 8001854:	000d      	movs	r5, r1
 8001856:	030f      	lsls	r7, r1, #12
 8001858:	0b39      	lsrs	r1, r7, #12
 800185a:	b083      	sub	sp, #12
 800185c:	0004      	movs	r4, r0
 800185e:	4680      	mov	r8, r0
 8001860:	9101      	str	r1, [sp, #4]
 8001862:	0058      	lsls	r0, r3, #1
 8001864:	0fe9      	lsrs	r1, r5, #31
 8001866:	4f31      	ldr	r7, [pc, #196]	@ (800192c <__gedf2+0xe4>)
 8001868:	0d40      	lsrs	r0, r0, #21
 800186a:	468c      	mov	ip, r1
 800186c:	006e      	lsls	r6, r5, #1
 800186e:	0319      	lsls	r1, r3, #12
 8001870:	4682      	mov	sl, r0
 8001872:	4691      	mov	r9, r2
 8001874:	0d76      	lsrs	r6, r6, #21
 8001876:	0b09      	lsrs	r1, r1, #12
 8001878:	0fd8      	lsrs	r0, r3, #31
 800187a:	42be      	cmp	r6, r7
 800187c:	d01f      	beq.n	80018be <__gedf2+0x76>
 800187e:	45ba      	cmp	sl, r7
 8001880:	d00f      	beq.n	80018a2 <__gedf2+0x5a>
 8001882:	2e00      	cmp	r6, #0
 8001884:	d12f      	bne.n	80018e6 <__gedf2+0x9e>
 8001886:	4655      	mov	r5, sl
 8001888:	9e01      	ldr	r6, [sp, #4]
 800188a:	4334      	orrs	r4, r6
 800188c:	2d00      	cmp	r5, #0
 800188e:	d127      	bne.n	80018e0 <__gedf2+0x98>
 8001890:	430a      	orrs	r2, r1
 8001892:	d03a      	beq.n	800190a <__gedf2+0xc2>
 8001894:	2c00      	cmp	r4, #0
 8001896:	d145      	bne.n	8001924 <__gedf2+0xdc>
 8001898:	2800      	cmp	r0, #0
 800189a:	d11a      	bne.n	80018d2 <__gedf2+0x8a>
 800189c:	2001      	movs	r0, #1
 800189e:	4240      	negs	r0, r0
 80018a0:	e017      	b.n	80018d2 <__gedf2+0x8a>
 80018a2:	4311      	orrs	r1, r2
 80018a4:	d13b      	bne.n	800191e <__gedf2+0xd6>
 80018a6:	2e00      	cmp	r6, #0
 80018a8:	d102      	bne.n	80018b0 <__gedf2+0x68>
 80018aa:	9f01      	ldr	r7, [sp, #4]
 80018ac:	4327      	orrs	r7, r4
 80018ae:	d0f3      	beq.n	8001898 <__gedf2+0x50>
 80018b0:	4584      	cmp	ip, r0
 80018b2:	d109      	bne.n	80018c8 <__gedf2+0x80>
 80018b4:	4663      	mov	r3, ip
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d0f0      	beq.n	800189c <__gedf2+0x54>
 80018ba:	4660      	mov	r0, ip
 80018bc:	e009      	b.n	80018d2 <__gedf2+0x8a>
 80018be:	9f01      	ldr	r7, [sp, #4]
 80018c0:	4327      	orrs	r7, r4
 80018c2:	d12c      	bne.n	800191e <__gedf2+0xd6>
 80018c4:	45b2      	cmp	sl, r6
 80018c6:	d024      	beq.n	8001912 <__gedf2+0xca>
 80018c8:	4663      	mov	r3, ip
 80018ca:	2002      	movs	r0, #2
 80018cc:	3b01      	subs	r3, #1
 80018ce:	4018      	ands	r0, r3
 80018d0:	3801      	subs	r0, #1
 80018d2:	b003      	add	sp, #12
 80018d4:	bcf0      	pop	{r4, r5, r6, r7}
 80018d6:	46bb      	mov	fp, r7
 80018d8:	46b2      	mov	sl, r6
 80018da:	46a9      	mov	r9, r5
 80018dc:	46a0      	mov	r8, r4
 80018de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018e0:	2c00      	cmp	r4, #0
 80018e2:	d0d9      	beq.n	8001898 <__gedf2+0x50>
 80018e4:	e7e4      	b.n	80018b0 <__gedf2+0x68>
 80018e6:	4654      	mov	r4, sl
 80018e8:	2c00      	cmp	r4, #0
 80018ea:	d0ed      	beq.n	80018c8 <__gedf2+0x80>
 80018ec:	4584      	cmp	ip, r0
 80018ee:	d1eb      	bne.n	80018c8 <__gedf2+0x80>
 80018f0:	4556      	cmp	r6, sl
 80018f2:	dce9      	bgt.n	80018c8 <__gedf2+0x80>
 80018f4:	dbde      	blt.n	80018b4 <__gedf2+0x6c>
 80018f6:	9b01      	ldr	r3, [sp, #4]
 80018f8:	428b      	cmp	r3, r1
 80018fa:	d8e5      	bhi.n	80018c8 <__gedf2+0x80>
 80018fc:	d1da      	bne.n	80018b4 <__gedf2+0x6c>
 80018fe:	45c8      	cmp	r8, r9
 8001900:	d8e2      	bhi.n	80018c8 <__gedf2+0x80>
 8001902:	2000      	movs	r0, #0
 8001904:	45c8      	cmp	r8, r9
 8001906:	d2e4      	bcs.n	80018d2 <__gedf2+0x8a>
 8001908:	e7d4      	b.n	80018b4 <__gedf2+0x6c>
 800190a:	2000      	movs	r0, #0
 800190c:	2c00      	cmp	r4, #0
 800190e:	d0e0      	beq.n	80018d2 <__gedf2+0x8a>
 8001910:	e7da      	b.n	80018c8 <__gedf2+0x80>
 8001912:	4311      	orrs	r1, r2
 8001914:	d103      	bne.n	800191e <__gedf2+0xd6>
 8001916:	4584      	cmp	ip, r0
 8001918:	d1d6      	bne.n	80018c8 <__gedf2+0x80>
 800191a:	2000      	movs	r0, #0
 800191c:	e7d9      	b.n	80018d2 <__gedf2+0x8a>
 800191e:	2002      	movs	r0, #2
 8001920:	4240      	negs	r0, r0
 8001922:	e7d6      	b.n	80018d2 <__gedf2+0x8a>
 8001924:	4584      	cmp	ip, r0
 8001926:	d0e6      	beq.n	80018f6 <__gedf2+0xae>
 8001928:	e7ce      	b.n	80018c8 <__gedf2+0x80>
 800192a:	46c0      	nop			@ (mov r8, r8)
 800192c:	000007ff 	.word	0x000007ff

08001930 <__ledf2>:
 8001930:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001932:	4657      	mov	r7, sl
 8001934:	464e      	mov	r6, r9
 8001936:	4645      	mov	r5, r8
 8001938:	46de      	mov	lr, fp
 800193a:	b5e0      	push	{r5, r6, r7, lr}
 800193c:	000d      	movs	r5, r1
 800193e:	030f      	lsls	r7, r1, #12
 8001940:	0004      	movs	r4, r0
 8001942:	4680      	mov	r8, r0
 8001944:	0fe8      	lsrs	r0, r5, #31
 8001946:	0b39      	lsrs	r1, r7, #12
 8001948:	4684      	mov	ip, r0
 800194a:	b083      	sub	sp, #12
 800194c:	0058      	lsls	r0, r3, #1
 800194e:	4f30      	ldr	r7, [pc, #192]	@ (8001a10 <__ledf2+0xe0>)
 8001950:	0d40      	lsrs	r0, r0, #21
 8001952:	9101      	str	r1, [sp, #4]
 8001954:	031e      	lsls	r6, r3, #12
 8001956:	0069      	lsls	r1, r5, #1
 8001958:	4682      	mov	sl, r0
 800195a:	4691      	mov	r9, r2
 800195c:	0d49      	lsrs	r1, r1, #21
 800195e:	0b36      	lsrs	r6, r6, #12
 8001960:	0fd8      	lsrs	r0, r3, #31
 8001962:	42b9      	cmp	r1, r7
 8001964:	d020      	beq.n	80019a8 <__ledf2+0x78>
 8001966:	45ba      	cmp	sl, r7
 8001968:	d00f      	beq.n	800198a <__ledf2+0x5a>
 800196a:	2900      	cmp	r1, #0
 800196c:	d12b      	bne.n	80019c6 <__ledf2+0x96>
 800196e:	9901      	ldr	r1, [sp, #4]
 8001970:	430c      	orrs	r4, r1
 8001972:	4651      	mov	r1, sl
 8001974:	2900      	cmp	r1, #0
 8001976:	d137      	bne.n	80019e8 <__ledf2+0xb8>
 8001978:	4332      	orrs	r2, r6
 800197a:	d038      	beq.n	80019ee <__ledf2+0xbe>
 800197c:	2c00      	cmp	r4, #0
 800197e:	d144      	bne.n	8001a0a <__ledf2+0xda>
 8001980:	2800      	cmp	r0, #0
 8001982:	d119      	bne.n	80019b8 <__ledf2+0x88>
 8001984:	2001      	movs	r0, #1
 8001986:	4240      	negs	r0, r0
 8001988:	e016      	b.n	80019b8 <__ledf2+0x88>
 800198a:	4316      	orrs	r6, r2
 800198c:	d113      	bne.n	80019b6 <__ledf2+0x86>
 800198e:	2900      	cmp	r1, #0
 8001990:	d102      	bne.n	8001998 <__ledf2+0x68>
 8001992:	9f01      	ldr	r7, [sp, #4]
 8001994:	4327      	orrs	r7, r4
 8001996:	d0f3      	beq.n	8001980 <__ledf2+0x50>
 8001998:	4584      	cmp	ip, r0
 800199a:	d020      	beq.n	80019de <__ledf2+0xae>
 800199c:	4663      	mov	r3, ip
 800199e:	2002      	movs	r0, #2
 80019a0:	3b01      	subs	r3, #1
 80019a2:	4018      	ands	r0, r3
 80019a4:	3801      	subs	r0, #1
 80019a6:	e007      	b.n	80019b8 <__ledf2+0x88>
 80019a8:	9f01      	ldr	r7, [sp, #4]
 80019aa:	4327      	orrs	r7, r4
 80019ac:	d103      	bne.n	80019b6 <__ledf2+0x86>
 80019ae:	458a      	cmp	sl, r1
 80019b0:	d1f4      	bne.n	800199c <__ledf2+0x6c>
 80019b2:	4316      	orrs	r6, r2
 80019b4:	d01f      	beq.n	80019f6 <__ledf2+0xc6>
 80019b6:	2002      	movs	r0, #2
 80019b8:	b003      	add	sp, #12
 80019ba:	bcf0      	pop	{r4, r5, r6, r7}
 80019bc:	46bb      	mov	fp, r7
 80019be:	46b2      	mov	sl, r6
 80019c0:	46a9      	mov	r9, r5
 80019c2:	46a0      	mov	r8, r4
 80019c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019c6:	4654      	mov	r4, sl
 80019c8:	2c00      	cmp	r4, #0
 80019ca:	d0e7      	beq.n	800199c <__ledf2+0x6c>
 80019cc:	4584      	cmp	ip, r0
 80019ce:	d1e5      	bne.n	800199c <__ledf2+0x6c>
 80019d0:	4551      	cmp	r1, sl
 80019d2:	dce3      	bgt.n	800199c <__ledf2+0x6c>
 80019d4:	db03      	blt.n	80019de <__ledf2+0xae>
 80019d6:	9b01      	ldr	r3, [sp, #4]
 80019d8:	42b3      	cmp	r3, r6
 80019da:	d8df      	bhi.n	800199c <__ledf2+0x6c>
 80019dc:	d00f      	beq.n	80019fe <__ledf2+0xce>
 80019de:	4663      	mov	r3, ip
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d0cf      	beq.n	8001984 <__ledf2+0x54>
 80019e4:	4660      	mov	r0, ip
 80019e6:	e7e7      	b.n	80019b8 <__ledf2+0x88>
 80019e8:	2c00      	cmp	r4, #0
 80019ea:	d0c9      	beq.n	8001980 <__ledf2+0x50>
 80019ec:	e7d4      	b.n	8001998 <__ledf2+0x68>
 80019ee:	2000      	movs	r0, #0
 80019f0:	2c00      	cmp	r4, #0
 80019f2:	d0e1      	beq.n	80019b8 <__ledf2+0x88>
 80019f4:	e7d2      	b.n	800199c <__ledf2+0x6c>
 80019f6:	4584      	cmp	ip, r0
 80019f8:	d1d0      	bne.n	800199c <__ledf2+0x6c>
 80019fa:	2000      	movs	r0, #0
 80019fc:	e7dc      	b.n	80019b8 <__ledf2+0x88>
 80019fe:	45c8      	cmp	r8, r9
 8001a00:	d8cc      	bhi.n	800199c <__ledf2+0x6c>
 8001a02:	2000      	movs	r0, #0
 8001a04:	45c8      	cmp	r8, r9
 8001a06:	d2d7      	bcs.n	80019b8 <__ledf2+0x88>
 8001a08:	e7e9      	b.n	80019de <__ledf2+0xae>
 8001a0a:	4584      	cmp	ip, r0
 8001a0c:	d0e3      	beq.n	80019d6 <__ledf2+0xa6>
 8001a0e:	e7c5      	b.n	800199c <__ledf2+0x6c>
 8001a10:	000007ff 	.word	0x000007ff

08001a14 <__aeabi_dmul>:
 8001a14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a16:	4657      	mov	r7, sl
 8001a18:	46de      	mov	lr, fp
 8001a1a:	464e      	mov	r6, r9
 8001a1c:	4645      	mov	r5, r8
 8001a1e:	b5e0      	push	{r5, r6, r7, lr}
 8001a20:	001f      	movs	r7, r3
 8001a22:	030b      	lsls	r3, r1, #12
 8001a24:	0b1b      	lsrs	r3, r3, #12
 8001a26:	0016      	movs	r6, r2
 8001a28:	469a      	mov	sl, r3
 8001a2a:	0fca      	lsrs	r2, r1, #31
 8001a2c:	004b      	lsls	r3, r1, #1
 8001a2e:	0004      	movs	r4, r0
 8001a30:	4693      	mov	fp, r2
 8001a32:	b087      	sub	sp, #28
 8001a34:	0d5b      	lsrs	r3, r3, #21
 8001a36:	d100      	bne.n	8001a3a <__aeabi_dmul+0x26>
 8001a38:	e0d5      	b.n	8001be6 <__aeabi_dmul+0x1d2>
 8001a3a:	4abb      	ldr	r2, [pc, #748]	@ (8001d28 <__aeabi_dmul+0x314>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d100      	bne.n	8001a42 <__aeabi_dmul+0x2e>
 8001a40:	e0f8      	b.n	8001c34 <__aeabi_dmul+0x220>
 8001a42:	4651      	mov	r1, sl
 8001a44:	0f42      	lsrs	r2, r0, #29
 8001a46:	00c9      	lsls	r1, r1, #3
 8001a48:	430a      	orrs	r2, r1
 8001a4a:	2180      	movs	r1, #128	@ 0x80
 8001a4c:	0409      	lsls	r1, r1, #16
 8001a4e:	4311      	orrs	r1, r2
 8001a50:	00c2      	lsls	r2, r0, #3
 8001a52:	4691      	mov	r9, r2
 8001a54:	4ab5      	ldr	r2, [pc, #724]	@ (8001d2c <__aeabi_dmul+0x318>)
 8001a56:	468a      	mov	sl, r1
 8001a58:	189d      	adds	r5, r3, r2
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	4698      	mov	r8, r3
 8001a5e:	9302      	str	r3, [sp, #8]
 8001a60:	033c      	lsls	r4, r7, #12
 8001a62:	007b      	lsls	r3, r7, #1
 8001a64:	0ffa      	lsrs	r2, r7, #31
 8001a66:	0030      	movs	r0, r6
 8001a68:	0b24      	lsrs	r4, r4, #12
 8001a6a:	0d5b      	lsrs	r3, r3, #21
 8001a6c:	9200      	str	r2, [sp, #0]
 8001a6e:	d100      	bne.n	8001a72 <__aeabi_dmul+0x5e>
 8001a70:	e096      	b.n	8001ba0 <__aeabi_dmul+0x18c>
 8001a72:	4aad      	ldr	r2, [pc, #692]	@ (8001d28 <__aeabi_dmul+0x314>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d031      	beq.n	8001adc <__aeabi_dmul+0xc8>
 8001a78:	0f72      	lsrs	r2, r6, #29
 8001a7a:	00e4      	lsls	r4, r4, #3
 8001a7c:	4322      	orrs	r2, r4
 8001a7e:	2480      	movs	r4, #128	@ 0x80
 8001a80:	0424      	lsls	r4, r4, #16
 8001a82:	4314      	orrs	r4, r2
 8001a84:	4aa9      	ldr	r2, [pc, #676]	@ (8001d2c <__aeabi_dmul+0x318>)
 8001a86:	00f0      	lsls	r0, r6, #3
 8001a88:	4694      	mov	ip, r2
 8001a8a:	4463      	add	r3, ip
 8001a8c:	195b      	adds	r3, r3, r5
 8001a8e:	1c5a      	adds	r2, r3, #1
 8001a90:	9201      	str	r2, [sp, #4]
 8001a92:	4642      	mov	r2, r8
 8001a94:	2600      	movs	r6, #0
 8001a96:	2a0a      	cmp	r2, #10
 8001a98:	dc42      	bgt.n	8001b20 <__aeabi_dmul+0x10c>
 8001a9a:	465a      	mov	r2, fp
 8001a9c:	9900      	ldr	r1, [sp, #0]
 8001a9e:	404a      	eors	r2, r1
 8001aa0:	4693      	mov	fp, r2
 8001aa2:	4642      	mov	r2, r8
 8001aa4:	2a02      	cmp	r2, #2
 8001aa6:	dc32      	bgt.n	8001b0e <__aeabi_dmul+0xfa>
 8001aa8:	3a01      	subs	r2, #1
 8001aaa:	2a01      	cmp	r2, #1
 8001aac:	d900      	bls.n	8001ab0 <__aeabi_dmul+0x9c>
 8001aae:	e149      	b.n	8001d44 <__aeabi_dmul+0x330>
 8001ab0:	2e02      	cmp	r6, #2
 8001ab2:	d100      	bne.n	8001ab6 <__aeabi_dmul+0xa2>
 8001ab4:	e0ca      	b.n	8001c4c <__aeabi_dmul+0x238>
 8001ab6:	2e01      	cmp	r6, #1
 8001ab8:	d13d      	bne.n	8001b36 <__aeabi_dmul+0x122>
 8001aba:	2300      	movs	r3, #0
 8001abc:	2400      	movs	r4, #0
 8001abe:	2200      	movs	r2, #0
 8001ac0:	0010      	movs	r0, r2
 8001ac2:	465a      	mov	r2, fp
 8001ac4:	051b      	lsls	r3, r3, #20
 8001ac6:	4323      	orrs	r3, r4
 8001ac8:	07d2      	lsls	r2, r2, #31
 8001aca:	4313      	orrs	r3, r2
 8001acc:	0019      	movs	r1, r3
 8001ace:	b007      	add	sp, #28
 8001ad0:	bcf0      	pop	{r4, r5, r6, r7}
 8001ad2:	46bb      	mov	fp, r7
 8001ad4:	46b2      	mov	sl, r6
 8001ad6:	46a9      	mov	r9, r5
 8001ad8:	46a0      	mov	r8, r4
 8001ada:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001adc:	4b92      	ldr	r3, [pc, #584]	@ (8001d28 <__aeabi_dmul+0x314>)
 8001ade:	4326      	orrs	r6, r4
 8001ae0:	18eb      	adds	r3, r5, r3
 8001ae2:	2e00      	cmp	r6, #0
 8001ae4:	d100      	bne.n	8001ae8 <__aeabi_dmul+0xd4>
 8001ae6:	e0bb      	b.n	8001c60 <__aeabi_dmul+0x24c>
 8001ae8:	2203      	movs	r2, #3
 8001aea:	4641      	mov	r1, r8
 8001aec:	4311      	orrs	r1, r2
 8001aee:	465a      	mov	r2, fp
 8001af0:	4688      	mov	r8, r1
 8001af2:	9900      	ldr	r1, [sp, #0]
 8001af4:	404a      	eors	r2, r1
 8001af6:	2180      	movs	r1, #128	@ 0x80
 8001af8:	0109      	lsls	r1, r1, #4
 8001afa:	468c      	mov	ip, r1
 8001afc:	0029      	movs	r1, r5
 8001afe:	4461      	add	r1, ip
 8001b00:	9101      	str	r1, [sp, #4]
 8001b02:	4641      	mov	r1, r8
 8001b04:	290a      	cmp	r1, #10
 8001b06:	dd00      	ble.n	8001b0a <__aeabi_dmul+0xf6>
 8001b08:	e233      	b.n	8001f72 <__aeabi_dmul+0x55e>
 8001b0a:	4693      	mov	fp, r2
 8001b0c:	2603      	movs	r6, #3
 8001b0e:	4642      	mov	r2, r8
 8001b10:	2701      	movs	r7, #1
 8001b12:	4097      	lsls	r7, r2
 8001b14:	21a6      	movs	r1, #166	@ 0xa6
 8001b16:	003a      	movs	r2, r7
 8001b18:	00c9      	lsls	r1, r1, #3
 8001b1a:	400a      	ands	r2, r1
 8001b1c:	420f      	tst	r7, r1
 8001b1e:	d031      	beq.n	8001b84 <__aeabi_dmul+0x170>
 8001b20:	9e02      	ldr	r6, [sp, #8]
 8001b22:	2e02      	cmp	r6, #2
 8001b24:	d100      	bne.n	8001b28 <__aeabi_dmul+0x114>
 8001b26:	e235      	b.n	8001f94 <__aeabi_dmul+0x580>
 8001b28:	2e03      	cmp	r6, #3
 8001b2a:	d100      	bne.n	8001b2e <__aeabi_dmul+0x11a>
 8001b2c:	e1d2      	b.n	8001ed4 <__aeabi_dmul+0x4c0>
 8001b2e:	4654      	mov	r4, sl
 8001b30:	4648      	mov	r0, r9
 8001b32:	2e01      	cmp	r6, #1
 8001b34:	d0c1      	beq.n	8001aba <__aeabi_dmul+0xa6>
 8001b36:	9a01      	ldr	r2, [sp, #4]
 8001b38:	4b7d      	ldr	r3, [pc, #500]	@ (8001d30 <__aeabi_dmul+0x31c>)
 8001b3a:	4694      	mov	ip, r2
 8001b3c:	4463      	add	r3, ip
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	dc00      	bgt.n	8001b44 <__aeabi_dmul+0x130>
 8001b42:	e0c0      	b.n	8001cc6 <__aeabi_dmul+0x2b2>
 8001b44:	0742      	lsls	r2, r0, #29
 8001b46:	d009      	beq.n	8001b5c <__aeabi_dmul+0x148>
 8001b48:	220f      	movs	r2, #15
 8001b4a:	4002      	ands	r2, r0
 8001b4c:	2a04      	cmp	r2, #4
 8001b4e:	d005      	beq.n	8001b5c <__aeabi_dmul+0x148>
 8001b50:	1d02      	adds	r2, r0, #4
 8001b52:	4282      	cmp	r2, r0
 8001b54:	4180      	sbcs	r0, r0
 8001b56:	4240      	negs	r0, r0
 8001b58:	1824      	adds	r4, r4, r0
 8001b5a:	0010      	movs	r0, r2
 8001b5c:	01e2      	lsls	r2, r4, #7
 8001b5e:	d506      	bpl.n	8001b6e <__aeabi_dmul+0x15a>
 8001b60:	4b74      	ldr	r3, [pc, #464]	@ (8001d34 <__aeabi_dmul+0x320>)
 8001b62:	9a01      	ldr	r2, [sp, #4]
 8001b64:	401c      	ands	r4, r3
 8001b66:	2380      	movs	r3, #128	@ 0x80
 8001b68:	4694      	mov	ip, r2
 8001b6a:	00db      	lsls	r3, r3, #3
 8001b6c:	4463      	add	r3, ip
 8001b6e:	4a72      	ldr	r2, [pc, #456]	@ (8001d38 <__aeabi_dmul+0x324>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	dc6b      	bgt.n	8001c4c <__aeabi_dmul+0x238>
 8001b74:	0762      	lsls	r2, r4, #29
 8001b76:	08c0      	lsrs	r0, r0, #3
 8001b78:	0264      	lsls	r4, r4, #9
 8001b7a:	055b      	lsls	r3, r3, #21
 8001b7c:	4302      	orrs	r2, r0
 8001b7e:	0b24      	lsrs	r4, r4, #12
 8001b80:	0d5b      	lsrs	r3, r3, #21
 8001b82:	e79d      	b.n	8001ac0 <__aeabi_dmul+0xac>
 8001b84:	2190      	movs	r1, #144	@ 0x90
 8001b86:	0089      	lsls	r1, r1, #2
 8001b88:	420f      	tst	r7, r1
 8001b8a:	d163      	bne.n	8001c54 <__aeabi_dmul+0x240>
 8001b8c:	2288      	movs	r2, #136	@ 0x88
 8001b8e:	423a      	tst	r2, r7
 8001b90:	d100      	bne.n	8001b94 <__aeabi_dmul+0x180>
 8001b92:	e0d7      	b.n	8001d44 <__aeabi_dmul+0x330>
 8001b94:	9b00      	ldr	r3, [sp, #0]
 8001b96:	46a2      	mov	sl, r4
 8001b98:	469b      	mov	fp, r3
 8001b9a:	4681      	mov	r9, r0
 8001b9c:	9602      	str	r6, [sp, #8]
 8001b9e:	e7bf      	b.n	8001b20 <__aeabi_dmul+0x10c>
 8001ba0:	0023      	movs	r3, r4
 8001ba2:	4333      	orrs	r3, r6
 8001ba4:	d100      	bne.n	8001ba8 <__aeabi_dmul+0x194>
 8001ba6:	e07f      	b.n	8001ca8 <__aeabi_dmul+0x294>
 8001ba8:	2c00      	cmp	r4, #0
 8001baa:	d100      	bne.n	8001bae <__aeabi_dmul+0x19a>
 8001bac:	e1ad      	b.n	8001f0a <__aeabi_dmul+0x4f6>
 8001bae:	0020      	movs	r0, r4
 8001bb0:	f000 fe8c 	bl	80028cc <__clzsi2>
 8001bb4:	0002      	movs	r2, r0
 8001bb6:	0003      	movs	r3, r0
 8001bb8:	3a0b      	subs	r2, #11
 8001bba:	201d      	movs	r0, #29
 8001bbc:	0019      	movs	r1, r3
 8001bbe:	1a82      	subs	r2, r0, r2
 8001bc0:	0030      	movs	r0, r6
 8001bc2:	3908      	subs	r1, #8
 8001bc4:	40d0      	lsrs	r0, r2
 8001bc6:	408c      	lsls	r4, r1
 8001bc8:	4304      	orrs	r4, r0
 8001bca:	0030      	movs	r0, r6
 8001bcc:	4088      	lsls	r0, r1
 8001bce:	4a5b      	ldr	r2, [pc, #364]	@ (8001d3c <__aeabi_dmul+0x328>)
 8001bd0:	1aeb      	subs	r3, r5, r3
 8001bd2:	4694      	mov	ip, r2
 8001bd4:	4463      	add	r3, ip
 8001bd6:	1c5a      	adds	r2, r3, #1
 8001bd8:	9201      	str	r2, [sp, #4]
 8001bda:	4642      	mov	r2, r8
 8001bdc:	2600      	movs	r6, #0
 8001bde:	2a0a      	cmp	r2, #10
 8001be0:	dc00      	bgt.n	8001be4 <__aeabi_dmul+0x1d0>
 8001be2:	e75a      	b.n	8001a9a <__aeabi_dmul+0x86>
 8001be4:	e79c      	b.n	8001b20 <__aeabi_dmul+0x10c>
 8001be6:	4653      	mov	r3, sl
 8001be8:	4303      	orrs	r3, r0
 8001bea:	4699      	mov	r9, r3
 8001bec:	d054      	beq.n	8001c98 <__aeabi_dmul+0x284>
 8001bee:	4653      	mov	r3, sl
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d100      	bne.n	8001bf6 <__aeabi_dmul+0x1e2>
 8001bf4:	e177      	b.n	8001ee6 <__aeabi_dmul+0x4d2>
 8001bf6:	4650      	mov	r0, sl
 8001bf8:	f000 fe68 	bl	80028cc <__clzsi2>
 8001bfc:	230b      	movs	r3, #11
 8001bfe:	425b      	negs	r3, r3
 8001c00:	469c      	mov	ip, r3
 8001c02:	0002      	movs	r2, r0
 8001c04:	4484      	add	ip, r0
 8001c06:	0011      	movs	r1, r2
 8001c08:	4650      	mov	r0, sl
 8001c0a:	3908      	subs	r1, #8
 8001c0c:	4088      	lsls	r0, r1
 8001c0e:	231d      	movs	r3, #29
 8001c10:	4680      	mov	r8, r0
 8001c12:	4660      	mov	r0, ip
 8001c14:	1a1b      	subs	r3, r3, r0
 8001c16:	0020      	movs	r0, r4
 8001c18:	40d8      	lsrs	r0, r3
 8001c1a:	0003      	movs	r3, r0
 8001c1c:	4640      	mov	r0, r8
 8001c1e:	4303      	orrs	r3, r0
 8001c20:	469a      	mov	sl, r3
 8001c22:	0023      	movs	r3, r4
 8001c24:	408b      	lsls	r3, r1
 8001c26:	4699      	mov	r9, r3
 8001c28:	2300      	movs	r3, #0
 8001c2a:	4d44      	ldr	r5, [pc, #272]	@ (8001d3c <__aeabi_dmul+0x328>)
 8001c2c:	4698      	mov	r8, r3
 8001c2e:	1aad      	subs	r5, r5, r2
 8001c30:	9302      	str	r3, [sp, #8]
 8001c32:	e715      	b.n	8001a60 <__aeabi_dmul+0x4c>
 8001c34:	4652      	mov	r2, sl
 8001c36:	4302      	orrs	r2, r0
 8001c38:	4691      	mov	r9, r2
 8001c3a:	d126      	bne.n	8001c8a <__aeabi_dmul+0x276>
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	001d      	movs	r5, r3
 8001c40:	2302      	movs	r3, #2
 8001c42:	4692      	mov	sl, r2
 8001c44:	3208      	adds	r2, #8
 8001c46:	4690      	mov	r8, r2
 8001c48:	9302      	str	r3, [sp, #8]
 8001c4a:	e709      	b.n	8001a60 <__aeabi_dmul+0x4c>
 8001c4c:	2400      	movs	r4, #0
 8001c4e:	2200      	movs	r2, #0
 8001c50:	4b35      	ldr	r3, [pc, #212]	@ (8001d28 <__aeabi_dmul+0x314>)
 8001c52:	e735      	b.n	8001ac0 <__aeabi_dmul+0xac>
 8001c54:	2300      	movs	r3, #0
 8001c56:	2480      	movs	r4, #128	@ 0x80
 8001c58:	469b      	mov	fp, r3
 8001c5a:	0324      	lsls	r4, r4, #12
 8001c5c:	4b32      	ldr	r3, [pc, #200]	@ (8001d28 <__aeabi_dmul+0x314>)
 8001c5e:	e72f      	b.n	8001ac0 <__aeabi_dmul+0xac>
 8001c60:	2202      	movs	r2, #2
 8001c62:	4641      	mov	r1, r8
 8001c64:	4311      	orrs	r1, r2
 8001c66:	2280      	movs	r2, #128	@ 0x80
 8001c68:	0112      	lsls	r2, r2, #4
 8001c6a:	4694      	mov	ip, r2
 8001c6c:	002a      	movs	r2, r5
 8001c6e:	4462      	add	r2, ip
 8001c70:	4688      	mov	r8, r1
 8001c72:	9201      	str	r2, [sp, #4]
 8001c74:	290a      	cmp	r1, #10
 8001c76:	dd00      	ble.n	8001c7a <__aeabi_dmul+0x266>
 8001c78:	e752      	b.n	8001b20 <__aeabi_dmul+0x10c>
 8001c7a:	465a      	mov	r2, fp
 8001c7c:	2000      	movs	r0, #0
 8001c7e:	9900      	ldr	r1, [sp, #0]
 8001c80:	0004      	movs	r4, r0
 8001c82:	404a      	eors	r2, r1
 8001c84:	4693      	mov	fp, r2
 8001c86:	2602      	movs	r6, #2
 8001c88:	e70b      	b.n	8001aa2 <__aeabi_dmul+0x8e>
 8001c8a:	220c      	movs	r2, #12
 8001c8c:	001d      	movs	r5, r3
 8001c8e:	2303      	movs	r3, #3
 8001c90:	4681      	mov	r9, r0
 8001c92:	4690      	mov	r8, r2
 8001c94:	9302      	str	r3, [sp, #8]
 8001c96:	e6e3      	b.n	8001a60 <__aeabi_dmul+0x4c>
 8001c98:	2300      	movs	r3, #0
 8001c9a:	469a      	mov	sl, r3
 8001c9c:	3304      	adds	r3, #4
 8001c9e:	4698      	mov	r8, r3
 8001ca0:	3b03      	subs	r3, #3
 8001ca2:	2500      	movs	r5, #0
 8001ca4:	9302      	str	r3, [sp, #8]
 8001ca6:	e6db      	b.n	8001a60 <__aeabi_dmul+0x4c>
 8001ca8:	4642      	mov	r2, r8
 8001caa:	3301      	adds	r3, #1
 8001cac:	431a      	orrs	r2, r3
 8001cae:	002b      	movs	r3, r5
 8001cb0:	4690      	mov	r8, r2
 8001cb2:	1c5a      	adds	r2, r3, #1
 8001cb4:	9201      	str	r2, [sp, #4]
 8001cb6:	4642      	mov	r2, r8
 8001cb8:	2400      	movs	r4, #0
 8001cba:	2000      	movs	r0, #0
 8001cbc:	2601      	movs	r6, #1
 8001cbe:	2a0a      	cmp	r2, #10
 8001cc0:	dc00      	bgt.n	8001cc4 <__aeabi_dmul+0x2b0>
 8001cc2:	e6ea      	b.n	8001a9a <__aeabi_dmul+0x86>
 8001cc4:	e72c      	b.n	8001b20 <__aeabi_dmul+0x10c>
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	1ad2      	subs	r2, r2, r3
 8001cca:	2a38      	cmp	r2, #56	@ 0x38
 8001ccc:	dd00      	ble.n	8001cd0 <__aeabi_dmul+0x2bc>
 8001cce:	e6f4      	b.n	8001aba <__aeabi_dmul+0xa6>
 8001cd0:	2a1f      	cmp	r2, #31
 8001cd2:	dc00      	bgt.n	8001cd6 <__aeabi_dmul+0x2c2>
 8001cd4:	e12a      	b.n	8001f2c <__aeabi_dmul+0x518>
 8001cd6:	211f      	movs	r1, #31
 8001cd8:	4249      	negs	r1, r1
 8001cda:	1acb      	subs	r3, r1, r3
 8001cdc:	0021      	movs	r1, r4
 8001cde:	40d9      	lsrs	r1, r3
 8001ce0:	000b      	movs	r3, r1
 8001ce2:	2a20      	cmp	r2, #32
 8001ce4:	d005      	beq.n	8001cf2 <__aeabi_dmul+0x2de>
 8001ce6:	4a16      	ldr	r2, [pc, #88]	@ (8001d40 <__aeabi_dmul+0x32c>)
 8001ce8:	9d01      	ldr	r5, [sp, #4]
 8001cea:	4694      	mov	ip, r2
 8001cec:	4465      	add	r5, ip
 8001cee:	40ac      	lsls	r4, r5
 8001cf0:	4320      	orrs	r0, r4
 8001cf2:	1e42      	subs	r2, r0, #1
 8001cf4:	4190      	sbcs	r0, r2
 8001cf6:	4318      	orrs	r0, r3
 8001cf8:	2307      	movs	r3, #7
 8001cfa:	0019      	movs	r1, r3
 8001cfc:	2400      	movs	r4, #0
 8001cfe:	4001      	ands	r1, r0
 8001d00:	4203      	tst	r3, r0
 8001d02:	d00c      	beq.n	8001d1e <__aeabi_dmul+0x30a>
 8001d04:	230f      	movs	r3, #15
 8001d06:	4003      	ands	r3, r0
 8001d08:	2b04      	cmp	r3, #4
 8001d0a:	d100      	bne.n	8001d0e <__aeabi_dmul+0x2fa>
 8001d0c:	e140      	b.n	8001f90 <__aeabi_dmul+0x57c>
 8001d0e:	1d03      	adds	r3, r0, #4
 8001d10:	4283      	cmp	r3, r0
 8001d12:	41a4      	sbcs	r4, r4
 8001d14:	0018      	movs	r0, r3
 8001d16:	4264      	negs	r4, r4
 8001d18:	0761      	lsls	r1, r4, #29
 8001d1a:	0264      	lsls	r4, r4, #9
 8001d1c:	0b24      	lsrs	r4, r4, #12
 8001d1e:	08c2      	lsrs	r2, r0, #3
 8001d20:	2300      	movs	r3, #0
 8001d22:	430a      	orrs	r2, r1
 8001d24:	e6cc      	b.n	8001ac0 <__aeabi_dmul+0xac>
 8001d26:	46c0      	nop			@ (mov r8, r8)
 8001d28:	000007ff 	.word	0x000007ff
 8001d2c:	fffffc01 	.word	0xfffffc01
 8001d30:	000003ff 	.word	0x000003ff
 8001d34:	feffffff 	.word	0xfeffffff
 8001d38:	000007fe 	.word	0x000007fe
 8001d3c:	fffffc0d 	.word	0xfffffc0d
 8001d40:	0000043e 	.word	0x0000043e
 8001d44:	4649      	mov	r1, r9
 8001d46:	464a      	mov	r2, r9
 8001d48:	0409      	lsls	r1, r1, #16
 8001d4a:	0c09      	lsrs	r1, r1, #16
 8001d4c:	000d      	movs	r5, r1
 8001d4e:	0c16      	lsrs	r6, r2, #16
 8001d50:	0c02      	lsrs	r2, r0, #16
 8001d52:	0400      	lsls	r0, r0, #16
 8001d54:	0c00      	lsrs	r0, r0, #16
 8001d56:	4345      	muls	r5, r0
 8001d58:	46ac      	mov	ip, r5
 8001d5a:	0005      	movs	r5, r0
 8001d5c:	4375      	muls	r5, r6
 8001d5e:	46a8      	mov	r8, r5
 8001d60:	0015      	movs	r5, r2
 8001d62:	000f      	movs	r7, r1
 8001d64:	4375      	muls	r5, r6
 8001d66:	9200      	str	r2, [sp, #0]
 8001d68:	9502      	str	r5, [sp, #8]
 8001d6a:	002a      	movs	r2, r5
 8001d6c:	9d00      	ldr	r5, [sp, #0]
 8001d6e:	436f      	muls	r7, r5
 8001d70:	4665      	mov	r5, ip
 8001d72:	0c2d      	lsrs	r5, r5, #16
 8001d74:	46a9      	mov	r9, r5
 8001d76:	4447      	add	r7, r8
 8001d78:	444f      	add	r7, r9
 8001d7a:	45b8      	cmp	r8, r7
 8001d7c:	d905      	bls.n	8001d8a <__aeabi_dmul+0x376>
 8001d7e:	0015      	movs	r5, r2
 8001d80:	2280      	movs	r2, #128	@ 0x80
 8001d82:	0252      	lsls	r2, r2, #9
 8001d84:	4690      	mov	r8, r2
 8001d86:	4445      	add	r5, r8
 8001d88:	9502      	str	r5, [sp, #8]
 8001d8a:	0c3d      	lsrs	r5, r7, #16
 8001d8c:	9503      	str	r5, [sp, #12]
 8001d8e:	4665      	mov	r5, ip
 8001d90:	042d      	lsls	r5, r5, #16
 8001d92:	043f      	lsls	r7, r7, #16
 8001d94:	0c2d      	lsrs	r5, r5, #16
 8001d96:	46ac      	mov	ip, r5
 8001d98:	003d      	movs	r5, r7
 8001d9a:	4465      	add	r5, ip
 8001d9c:	9504      	str	r5, [sp, #16]
 8001d9e:	0c25      	lsrs	r5, r4, #16
 8001da0:	0424      	lsls	r4, r4, #16
 8001da2:	0c24      	lsrs	r4, r4, #16
 8001da4:	46ac      	mov	ip, r5
 8001da6:	0025      	movs	r5, r4
 8001da8:	4375      	muls	r5, r6
 8001daa:	46a8      	mov	r8, r5
 8001dac:	4665      	mov	r5, ip
 8001dae:	000f      	movs	r7, r1
 8001db0:	4369      	muls	r1, r5
 8001db2:	4441      	add	r1, r8
 8001db4:	4689      	mov	r9, r1
 8001db6:	4367      	muls	r7, r4
 8001db8:	0c39      	lsrs	r1, r7, #16
 8001dba:	4449      	add	r1, r9
 8001dbc:	436e      	muls	r6, r5
 8001dbe:	4588      	cmp	r8, r1
 8001dc0:	d903      	bls.n	8001dca <__aeabi_dmul+0x3b6>
 8001dc2:	2280      	movs	r2, #128	@ 0x80
 8001dc4:	0252      	lsls	r2, r2, #9
 8001dc6:	4690      	mov	r8, r2
 8001dc8:	4446      	add	r6, r8
 8001dca:	0c0d      	lsrs	r5, r1, #16
 8001dcc:	46a8      	mov	r8, r5
 8001dce:	0035      	movs	r5, r6
 8001dd0:	4445      	add	r5, r8
 8001dd2:	9505      	str	r5, [sp, #20]
 8001dd4:	9d03      	ldr	r5, [sp, #12]
 8001dd6:	043f      	lsls	r7, r7, #16
 8001dd8:	46a8      	mov	r8, r5
 8001dda:	0c3f      	lsrs	r7, r7, #16
 8001ddc:	0409      	lsls	r1, r1, #16
 8001dde:	19c9      	adds	r1, r1, r7
 8001de0:	4488      	add	r8, r1
 8001de2:	4645      	mov	r5, r8
 8001de4:	9503      	str	r5, [sp, #12]
 8001de6:	4655      	mov	r5, sl
 8001de8:	042e      	lsls	r6, r5, #16
 8001dea:	0c36      	lsrs	r6, r6, #16
 8001dec:	0c2f      	lsrs	r7, r5, #16
 8001dee:	0035      	movs	r5, r6
 8001df0:	4345      	muls	r5, r0
 8001df2:	4378      	muls	r0, r7
 8001df4:	4681      	mov	r9, r0
 8001df6:	0038      	movs	r0, r7
 8001df8:	46a8      	mov	r8, r5
 8001dfa:	0c2d      	lsrs	r5, r5, #16
 8001dfc:	46aa      	mov	sl, r5
 8001dfe:	9a00      	ldr	r2, [sp, #0]
 8001e00:	4350      	muls	r0, r2
 8001e02:	4372      	muls	r2, r6
 8001e04:	444a      	add	r2, r9
 8001e06:	4452      	add	r2, sl
 8001e08:	4591      	cmp	r9, r2
 8001e0a:	d903      	bls.n	8001e14 <__aeabi_dmul+0x400>
 8001e0c:	2580      	movs	r5, #128	@ 0x80
 8001e0e:	026d      	lsls	r5, r5, #9
 8001e10:	46a9      	mov	r9, r5
 8001e12:	4448      	add	r0, r9
 8001e14:	0c15      	lsrs	r5, r2, #16
 8001e16:	46a9      	mov	r9, r5
 8001e18:	4645      	mov	r5, r8
 8001e1a:	042d      	lsls	r5, r5, #16
 8001e1c:	0c2d      	lsrs	r5, r5, #16
 8001e1e:	46a8      	mov	r8, r5
 8001e20:	4665      	mov	r5, ip
 8001e22:	437d      	muls	r5, r7
 8001e24:	0412      	lsls	r2, r2, #16
 8001e26:	4448      	add	r0, r9
 8001e28:	4490      	add	r8, r2
 8001e2a:	46a9      	mov	r9, r5
 8001e2c:	0032      	movs	r2, r6
 8001e2e:	4665      	mov	r5, ip
 8001e30:	4362      	muls	r2, r4
 8001e32:	436e      	muls	r6, r5
 8001e34:	437c      	muls	r4, r7
 8001e36:	0c17      	lsrs	r7, r2, #16
 8001e38:	1936      	adds	r6, r6, r4
 8001e3a:	19bf      	adds	r7, r7, r6
 8001e3c:	42bc      	cmp	r4, r7
 8001e3e:	d903      	bls.n	8001e48 <__aeabi_dmul+0x434>
 8001e40:	2480      	movs	r4, #128	@ 0x80
 8001e42:	0264      	lsls	r4, r4, #9
 8001e44:	46a4      	mov	ip, r4
 8001e46:	44e1      	add	r9, ip
 8001e48:	9c02      	ldr	r4, [sp, #8]
 8001e4a:	9e03      	ldr	r6, [sp, #12]
 8001e4c:	46a4      	mov	ip, r4
 8001e4e:	9d05      	ldr	r5, [sp, #20]
 8001e50:	4466      	add	r6, ip
 8001e52:	428e      	cmp	r6, r1
 8001e54:	4189      	sbcs	r1, r1
 8001e56:	46ac      	mov	ip, r5
 8001e58:	0412      	lsls	r2, r2, #16
 8001e5a:	043c      	lsls	r4, r7, #16
 8001e5c:	0c12      	lsrs	r2, r2, #16
 8001e5e:	18a2      	adds	r2, r4, r2
 8001e60:	4462      	add	r2, ip
 8001e62:	4249      	negs	r1, r1
 8001e64:	1854      	adds	r4, r2, r1
 8001e66:	4446      	add	r6, r8
 8001e68:	46a4      	mov	ip, r4
 8001e6a:	4546      	cmp	r6, r8
 8001e6c:	41a4      	sbcs	r4, r4
 8001e6e:	4682      	mov	sl, r0
 8001e70:	4264      	negs	r4, r4
 8001e72:	46a0      	mov	r8, r4
 8001e74:	42aa      	cmp	r2, r5
 8001e76:	4192      	sbcs	r2, r2
 8001e78:	458c      	cmp	ip, r1
 8001e7a:	4189      	sbcs	r1, r1
 8001e7c:	44e2      	add	sl, ip
 8001e7e:	44d0      	add	r8, sl
 8001e80:	4249      	negs	r1, r1
 8001e82:	4252      	negs	r2, r2
 8001e84:	430a      	orrs	r2, r1
 8001e86:	45a0      	cmp	r8, r4
 8001e88:	41a4      	sbcs	r4, r4
 8001e8a:	4582      	cmp	sl, r0
 8001e8c:	4189      	sbcs	r1, r1
 8001e8e:	4264      	negs	r4, r4
 8001e90:	4249      	negs	r1, r1
 8001e92:	430c      	orrs	r4, r1
 8001e94:	4641      	mov	r1, r8
 8001e96:	0c3f      	lsrs	r7, r7, #16
 8001e98:	19d2      	adds	r2, r2, r7
 8001e9a:	1912      	adds	r2, r2, r4
 8001e9c:	0dcc      	lsrs	r4, r1, #23
 8001e9e:	9904      	ldr	r1, [sp, #16]
 8001ea0:	0270      	lsls	r0, r6, #9
 8001ea2:	4308      	orrs	r0, r1
 8001ea4:	1e41      	subs	r1, r0, #1
 8001ea6:	4188      	sbcs	r0, r1
 8001ea8:	4641      	mov	r1, r8
 8001eaa:	444a      	add	r2, r9
 8001eac:	0df6      	lsrs	r6, r6, #23
 8001eae:	0252      	lsls	r2, r2, #9
 8001eb0:	4330      	orrs	r0, r6
 8001eb2:	0249      	lsls	r1, r1, #9
 8001eb4:	4314      	orrs	r4, r2
 8001eb6:	4308      	orrs	r0, r1
 8001eb8:	01d2      	lsls	r2, r2, #7
 8001eba:	d535      	bpl.n	8001f28 <__aeabi_dmul+0x514>
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	0843      	lsrs	r3, r0, #1
 8001ec0:	4002      	ands	r2, r0
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	07e0      	lsls	r0, r4, #31
 8001ec6:	4318      	orrs	r0, r3
 8001ec8:	0864      	lsrs	r4, r4, #1
 8001eca:	e634      	b.n	8001b36 <__aeabi_dmul+0x122>
 8001ecc:	9b00      	ldr	r3, [sp, #0]
 8001ece:	46a2      	mov	sl, r4
 8001ed0:	469b      	mov	fp, r3
 8001ed2:	4681      	mov	r9, r0
 8001ed4:	2480      	movs	r4, #128	@ 0x80
 8001ed6:	4653      	mov	r3, sl
 8001ed8:	0324      	lsls	r4, r4, #12
 8001eda:	431c      	orrs	r4, r3
 8001edc:	0324      	lsls	r4, r4, #12
 8001ede:	464a      	mov	r2, r9
 8001ee0:	4b2e      	ldr	r3, [pc, #184]	@ (8001f9c <__aeabi_dmul+0x588>)
 8001ee2:	0b24      	lsrs	r4, r4, #12
 8001ee4:	e5ec      	b.n	8001ac0 <__aeabi_dmul+0xac>
 8001ee6:	f000 fcf1 	bl	80028cc <__clzsi2>
 8001eea:	2315      	movs	r3, #21
 8001eec:	469c      	mov	ip, r3
 8001eee:	4484      	add	ip, r0
 8001ef0:	0002      	movs	r2, r0
 8001ef2:	4663      	mov	r3, ip
 8001ef4:	3220      	adds	r2, #32
 8001ef6:	2b1c      	cmp	r3, #28
 8001ef8:	dc00      	bgt.n	8001efc <__aeabi_dmul+0x4e8>
 8001efa:	e684      	b.n	8001c06 <__aeabi_dmul+0x1f2>
 8001efc:	2300      	movs	r3, #0
 8001efe:	4699      	mov	r9, r3
 8001f00:	0023      	movs	r3, r4
 8001f02:	3808      	subs	r0, #8
 8001f04:	4083      	lsls	r3, r0
 8001f06:	469a      	mov	sl, r3
 8001f08:	e68e      	b.n	8001c28 <__aeabi_dmul+0x214>
 8001f0a:	f000 fcdf 	bl	80028cc <__clzsi2>
 8001f0e:	0002      	movs	r2, r0
 8001f10:	0003      	movs	r3, r0
 8001f12:	3215      	adds	r2, #21
 8001f14:	3320      	adds	r3, #32
 8001f16:	2a1c      	cmp	r2, #28
 8001f18:	dc00      	bgt.n	8001f1c <__aeabi_dmul+0x508>
 8001f1a:	e64e      	b.n	8001bba <__aeabi_dmul+0x1a6>
 8001f1c:	0002      	movs	r2, r0
 8001f1e:	0034      	movs	r4, r6
 8001f20:	3a08      	subs	r2, #8
 8001f22:	2000      	movs	r0, #0
 8001f24:	4094      	lsls	r4, r2
 8001f26:	e652      	b.n	8001bce <__aeabi_dmul+0x1ba>
 8001f28:	9301      	str	r3, [sp, #4]
 8001f2a:	e604      	b.n	8001b36 <__aeabi_dmul+0x122>
 8001f2c:	4b1c      	ldr	r3, [pc, #112]	@ (8001fa0 <__aeabi_dmul+0x58c>)
 8001f2e:	0021      	movs	r1, r4
 8001f30:	469c      	mov	ip, r3
 8001f32:	0003      	movs	r3, r0
 8001f34:	9d01      	ldr	r5, [sp, #4]
 8001f36:	40d3      	lsrs	r3, r2
 8001f38:	4465      	add	r5, ip
 8001f3a:	40a9      	lsls	r1, r5
 8001f3c:	4319      	orrs	r1, r3
 8001f3e:	0003      	movs	r3, r0
 8001f40:	40ab      	lsls	r3, r5
 8001f42:	1e58      	subs	r0, r3, #1
 8001f44:	4183      	sbcs	r3, r0
 8001f46:	4319      	orrs	r1, r3
 8001f48:	0008      	movs	r0, r1
 8001f4a:	40d4      	lsrs	r4, r2
 8001f4c:	074b      	lsls	r3, r1, #29
 8001f4e:	d009      	beq.n	8001f64 <__aeabi_dmul+0x550>
 8001f50:	230f      	movs	r3, #15
 8001f52:	400b      	ands	r3, r1
 8001f54:	2b04      	cmp	r3, #4
 8001f56:	d005      	beq.n	8001f64 <__aeabi_dmul+0x550>
 8001f58:	1d0b      	adds	r3, r1, #4
 8001f5a:	428b      	cmp	r3, r1
 8001f5c:	4180      	sbcs	r0, r0
 8001f5e:	4240      	negs	r0, r0
 8001f60:	1824      	adds	r4, r4, r0
 8001f62:	0018      	movs	r0, r3
 8001f64:	0223      	lsls	r3, r4, #8
 8001f66:	d400      	bmi.n	8001f6a <__aeabi_dmul+0x556>
 8001f68:	e6d6      	b.n	8001d18 <__aeabi_dmul+0x304>
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	2400      	movs	r4, #0
 8001f6e:	2200      	movs	r2, #0
 8001f70:	e5a6      	b.n	8001ac0 <__aeabi_dmul+0xac>
 8001f72:	290f      	cmp	r1, #15
 8001f74:	d1aa      	bne.n	8001ecc <__aeabi_dmul+0x4b8>
 8001f76:	2380      	movs	r3, #128	@ 0x80
 8001f78:	4652      	mov	r2, sl
 8001f7a:	031b      	lsls	r3, r3, #12
 8001f7c:	421a      	tst	r2, r3
 8001f7e:	d0a9      	beq.n	8001ed4 <__aeabi_dmul+0x4c0>
 8001f80:	421c      	tst	r4, r3
 8001f82:	d1a7      	bne.n	8001ed4 <__aeabi_dmul+0x4c0>
 8001f84:	431c      	orrs	r4, r3
 8001f86:	9b00      	ldr	r3, [sp, #0]
 8001f88:	0002      	movs	r2, r0
 8001f8a:	469b      	mov	fp, r3
 8001f8c:	4b03      	ldr	r3, [pc, #12]	@ (8001f9c <__aeabi_dmul+0x588>)
 8001f8e:	e597      	b.n	8001ac0 <__aeabi_dmul+0xac>
 8001f90:	2400      	movs	r4, #0
 8001f92:	e6c1      	b.n	8001d18 <__aeabi_dmul+0x304>
 8001f94:	2400      	movs	r4, #0
 8001f96:	4b01      	ldr	r3, [pc, #4]	@ (8001f9c <__aeabi_dmul+0x588>)
 8001f98:	0022      	movs	r2, r4
 8001f9a:	e591      	b.n	8001ac0 <__aeabi_dmul+0xac>
 8001f9c:	000007ff 	.word	0x000007ff
 8001fa0:	0000041e 	.word	0x0000041e

08001fa4 <__aeabi_dsub>:
 8001fa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fa6:	464e      	mov	r6, r9
 8001fa8:	4645      	mov	r5, r8
 8001faa:	46de      	mov	lr, fp
 8001fac:	4657      	mov	r7, sl
 8001fae:	b5e0      	push	{r5, r6, r7, lr}
 8001fb0:	b085      	sub	sp, #20
 8001fb2:	9000      	str	r0, [sp, #0]
 8001fb4:	9101      	str	r1, [sp, #4]
 8001fb6:	030c      	lsls	r4, r1, #12
 8001fb8:	004f      	lsls	r7, r1, #1
 8001fba:	0fce      	lsrs	r6, r1, #31
 8001fbc:	0a61      	lsrs	r1, r4, #9
 8001fbe:	9c00      	ldr	r4, [sp, #0]
 8001fc0:	46b0      	mov	r8, r6
 8001fc2:	0f64      	lsrs	r4, r4, #29
 8001fc4:	430c      	orrs	r4, r1
 8001fc6:	9900      	ldr	r1, [sp, #0]
 8001fc8:	0d7f      	lsrs	r7, r7, #21
 8001fca:	00c8      	lsls	r0, r1, #3
 8001fcc:	0011      	movs	r1, r2
 8001fce:	001a      	movs	r2, r3
 8001fd0:	031b      	lsls	r3, r3, #12
 8001fd2:	469c      	mov	ip, r3
 8001fd4:	9100      	str	r1, [sp, #0]
 8001fd6:	9201      	str	r2, [sp, #4]
 8001fd8:	0051      	lsls	r1, r2, #1
 8001fda:	0d4b      	lsrs	r3, r1, #21
 8001fdc:	4699      	mov	r9, r3
 8001fde:	9b01      	ldr	r3, [sp, #4]
 8001fe0:	9d00      	ldr	r5, [sp, #0]
 8001fe2:	0fd9      	lsrs	r1, r3, #31
 8001fe4:	4663      	mov	r3, ip
 8001fe6:	0f6a      	lsrs	r2, r5, #29
 8001fe8:	0a5b      	lsrs	r3, r3, #9
 8001fea:	4313      	orrs	r3, r2
 8001fec:	00ea      	lsls	r2, r5, #3
 8001fee:	4694      	mov	ip, r2
 8001ff0:	4693      	mov	fp, r2
 8001ff2:	4ac1      	ldr	r2, [pc, #772]	@ (80022f8 <__aeabi_dsub+0x354>)
 8001ff4:	9003      	str	r0, [sp, #12]
 8001ff6:	9302      	str	r3, [sp, #8]
 8001ff8:	4591      	cmp	r9, r2
 8001ffa:	d100      	bne.n	8001ffe <__aeabi_dsub+0x5a>
 8001ffc:	e0cd      	b.n	800219a <__aeabi_dsub+0x1f6>
 8001ffe:	2501      	movs	r5, #1
 8002000:	4069      	eors	r1, r5
 8002002:	464d      	mov	r5, r9
 8002004:	1b7d      	subs	r5, r7, r5
 8002006:	46aa      	mov	sl, r5
 8002008:	428e      	cmp	r6, r1
 800200a:	d100      	bne.n	800200e <__aeabi_dsub+0x6a>
 800200c:	e080      	b.n	8002110 <__aeabi_dsub+0x16c>
 800200e:	2d00      	cmp	r5, #0
 8002010:	dc00      	bgt.n	8002014 <__aeabi_dsub+0x70>
 8002012:	e335      	b.n	8002680 <__aeabi_dsub+0x6dc>
 8002014:	4649      	mov	r1, r9
 8002016:	2900      	cmp	r1, #0
 8002018:	d100      	bne.n	800201c <__aeabi_dsub+0x78>
 800201a:	e0df      	b.n	80021dc <__aeabi_dsub+0x238>
 800201c:	4297      	cmp	r7, r2
 800201e:	d100      	bne.n	8002022 <__aeabi_dsub+0x7e>
 8002020:	e194      	b.n	800234c <__aeabi_dsub+0x3a8>
 8002022:	4652      	mov	r2, sl
 8002024:	2501      	movs	r5, #1
 8002026:	2a38      	cmp	r2, #56	@ 0x38
 8002028:	dc19      	bgt.n	800205e <__aeabi_dsub+0xba>
 800202a:	2280      	movs	r2, #128	@ 0x80
 800202c:	9b02      	ldr	r3, [sp, #8]
 800202e:	0412      	lsls	r2, r2, #16
 8002030:	4313      	orrs	r3, r2
 8002032:	9302      	str	r3, [sp, #8]
 8002034:	4652      	mov	r2, sl
 8002036:	2a1f      	cmp	r2, #31
 8002038:	dd00      	ble.n	800203c <__aeabi_dsub+0x98>
 800203a:	e1e3      	b.n	8002404 <__aeabi_dsub+0x460>
 800203c:	4653      	mov	r3, sl
 800203e:	2220      	movs	r2, #32
 8002040:	4661      	mov	r1, ip
 8002042:	9d02      	ldr	r5, [sp, #8]
 8002044:	1ad2      	subs	r2, r2, r3
 8002046:	4095      	lsls	r5, r2
 8002048:	40d9      	lsrs	r1, r3
 800204a:	430d      	orrs	r5, r1
 800204c:	4661      	mov	r1, ip
 800204e:	4091      	lsls	r1, r2
 8002050:	000a      	movs	r2, r1
 8002052:	1e51      	subs	r1, r2, #1
 8002054:	418a      	sbcs	r2, r1
 8002056:	4315      	orrs	r5, r2
 8002058:	9a02      	ldr	r2, [sp, #8]
 800205a:	40da      	lsrs	r2, r3
 800205c:	1aa4      	subs	r4, r4, r2
 800205e:	1b45      	subs	r5, r0, r5
 8002060:	42a8      	cmp	r0, r5
 8002062:	4180      	sbcs	r0, r0
 8002064:	4240      	negs	r0, r0
 8002066:	1a24      	subs	r4, r4, r0
 8002068:	0223      	lsls	r3, r4, #8
 800206a:	d400      	bmi.n	800206e <__aeabi_dsub+0xca>
 800206c:	e13d      	b.n	80022ea <__aeabi_dsub+0x346>
 800206e:	0264      	lsls	r4, r4, #9
 8002070:	0a64      	lsrs	r4, r4, #9
 8002072:	2c00      	cmp	r4, #0
 8002074:	d100      	bne.n	8002078 <__aeabi_dsub+0xd4>
 8002076:	e147      	b.n	8002308 <__aeabi_dsub+0x364>
 8002078:	0020      	movs	r0, r4
 800207a:	f000 fc27 	bl	80028cc <__clzsi2>
 800207e:	0003      	movs	r3, r0
 8002080:	3b08      	subs	r3, #8
 8002082:	2120      	movs	r1, #32
 8002084:	0028      	movs	r0, r5
 8002086:	1aca      	subs	r2, r1, r3
 8002088:	40d0      	lsrs	r0, r2
 800208a:	409c      	lsls	r4, r3
 800208c:	0002      	movs	r2, r0
 800208e:	409d      	lsls	r5, r3
 8002090:	4322      	orrs	r2, r4
 8002092:	429f      	cmp	r7, r3
 8002094:	dd00      	ble.n	8002098 <__aeabi_dsub+0xf4>
 8002096:	e177      	b.n	8002388 <__aeabi_dsub+0x3e4>
 8002098:	1bd8      	subs	r0, r3, r7
 800209a:	3001      	adds	r0, #1
 800209c:	1a09      	subs	r1, r1, r0
 800209e:	002c      	movs	r4, r5
 80020a0:	408d      	lsls	r5, r1
 80020a2:	40c4      	lsrs	r4, r0
 80020a4:	1e6b      	subs	r3, r5, #1
 80020a6:	419d      	sbcs	r5, r3
 80020a8:	0013      	movs	r3, r2
 80020aa:	40c2      	lsrs	r2, r0
 80020ac:	408b      	lsls	r3, r1
 80020ae:	4325      	orrs	r5, r4
 80020b0:	2700      	movs	r7, #0
 80020b2:	0014      	movs	r4, r2
 80020b4:	431d      	orrs	r5, r3
 80020b6:	076b      	lsls	r3, r5, #29
 80020b8:	d009      	beq.n	80020ce <__aeabi_dsub+0x12a>
 80020ba:	230f      	movs	r3, #15
 80020bc:	402b      	ands	r3, r5
 80020be:	2b04      	cmp	r3, #4
 80020c0:	d005      	beq.n	80020ce <__aeabi_dsub+0x12a>
 80020c2:	1d2b      	adds	r3, r5, #4
 80020c4:	42ab      	cmp	r3, r5
 80020c6:	41ad      	sbcs	r5, r5
 80020c8:	426d      	negs	r5, r5
 80020ca:	1964      	adds	r4, r4, r5
 80020cc:	001d      	movs	r5, r3
 80020ce:	0223      	lsls	r3, r4, #8
 80020d0:	d400      	bmi.n	80020d4 <__aeabi_dsub+0x130>
 80020d2:	e140      	b.n	8002356 <__aeabi_dsub+0x3b2>
 80020d4:	4a88      	ldr	r2, [pc, #544]	@ (80022f8 <__aeabi_dsub+0x354>)
 80020d6:	3701      	adds	r7, #1
 80020d8:	4297      	cmp	r7, r2
 80020da:	d100      	bne.n	80020de <__aeabi_dsub+0x13a>
 80020dc:	e101      	b.n	80022e2 <__aeabi_dsub+0x33e>
 80020de:	2601      	movs	r6, #1
 80020e0:	4643      	mov	r3, r8
 80020e2:	4986      	ldr	r1, [pc, #536]	@ (80022fc <__aeabi_dsub+0x358>)
 80020e4:	08ed      	lsrs	r5, r5, #3
 80020e6:	4021      	ands	r1, r4
 80020e8:	074a      	lsls	r2, r1, #29
 80020ea:	432a      	orrs	r2, r5
 80020ec:	057c      	lsls	r4, r7, #21
 80020ee:	024d      	lsls	r5, r1, #9
 80020f0:	0b2d      	lsrs	r5, r5, #12
 80020f2:	0d64      	lsrs	r4, r4, #21
 80020f4:	401e      	ands	r6, r3
 80020f6:	0524      	lsls	r4, r4, #20
 80020f8:	432c      	orrs	r4, r5
 80020fa:	07f6      	lsls	r6, r6, #31
 80020fc:	4334      	orrs	r4, r6
 80020fe:	0010      	movs	r0, r2
 8002100:	0021      	movs	r1, r4
 8002102:	b005      	add	sp, #20
 8002104:	bcf0      	pop	{r4, r5, r6, r7}
 8002106:	46bb      	mov	fp, r7
 8002108:	46b2      	mov	sl, r6
 800210a:	46a9      	mov	r9, r5
 800210c:	46a0      	mov	r8, r4
 800210e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002110:	2d00      	cmp	r5, #0
 8002112:	dc00      	bgt.n	8002116 <__aeabi_dsub+0x172>
 8002114:	e2d0      	b.n	80026b8 <__aeabi_dsub+0x714>
 8002116:	4649      	mov	r1, r9
 8002118:	2900      	cmp	r1, #0
 800211a:	d000      	beq.n	800211e <__aeabi_dsub+0x17a>
 800211c:	e0d4      	b.n	80022c8 <__aeabi_dsub+0x324>
 800211e:	4661      	mov	r1, ip
 8002120:	9b02      	ldr	r3, [sp, #8]
 8002122:	4319      	orrs	r1, r3
 8002124:	d100      	bne.n	8002128 <__aeabi_dsub+0x184>
 8002126:	e12b      	b.n	8002380 <__aeabi_dsub+0x3dc>
 8002128:	1e69      	subs	r1, r5, #1
 800212a:	2d01      	cmp	r5, #1
 800212c:	d100      	bne.n	8002130 <__aeabi_dsub+0x18c>
 800212e:	e1d9      	b.n	80024e4 <__aeabi_dsub+0x540>
 8002130:	4295      	cmp	r5, r2
 8002132:	d100      	bne.n	8002136 <__aeabi_dsub+0x192>
 8002134:	e10a      	b.n	800234c <__aeabi_dsub+0x3a8>
 8002136:	2501      	movs	r5, #1
 8002138:	2938      	cmp	r1, #56	@ 0x38
 800213a:	dc17      	bgt.n	800216c <__aeabi_dsub+0x1c8>
 800213c:	468a      	mov	sl, r1
 800213e:	4653      	mov	r3, sl
 8002140:	2b1f      	cmp	r3, #31
 8002142:	dd00      	ble.n	8002146 <__aeabi_dsub+0x1a2>
 8002144:	e1e7      	b.n	8002516 <__aeabi_dsub+0x572>
 8002146:	2220      	movs	r2, #32
 8002148:	1ad2      	subs	r2, r2, r3
 800214a:	9b02      	ldr	r3, [sp, #8]
 800214c:	4661      	mov	r1, ip
 800214e:	4093      	lsls	r3, r2
 8002150:	001d      	movs	r5, r3
 8002152:	4653      	mov	r3, sl
 8002154:	40d9      	lsrs	r1, r3
 8002156:	4663      	mov	r3, ip
 8002158:	4093      	lsls	r3, r2
 800215a:	001a      	movs	r2, r3
 800215c:	430d      	orrs	r5, r1
 800215e:	1e51      	subs	r1, r2, #1
 8002160:	418a      	sbcs	r2, r1
 8002162:	4653      	mov	r3, sl
 8002164:	4315      	orrs	r5, r2
 8002166:	9a02      	ldr	r2, [sp, #8]
 8002168:	40da      	lsrs	r2, r3
 800216a:	18a4      	adds	r4, r4, r2
 800216c:	182d      	adds	r5, r5, r0
 800216e:	4285      	cmp	r5, r0
 8002170:	4180      	sbcs	r0, r0
 8002172:	4240      	negs	r0, r0
 8002174:	1824      	adds	r4, r4, r0
 8002176:	0223      	lsls	r3, r4, #8
 8002178:	d400      	bmi.n	800217c <__aeabi_dsub+0x1d8>
 800217a:	e0b6      	b.n	80022ea <__aeabi_dsub+0x346>
 800217c:	4b5e      	ldr	r3, [pc, #376]	@ (80022f8 <__aeabi_dsub+0x354>)
 800217e:	3701      	adds	r7, #1
 8002180:	429f      	cmp	r7, r3
 8002182:	d100      	bne.n	8002186 <__aeabi_dsub+0x1e2>
 8002184:	e0ad      	b.n	80022e2 <__aeabi_dsub+0x33e>
 8002186:	2101      	movs	r1, #1
 8002188:	4b5c      	ldr	r3, [pc, #368]	@ (80022fc <__aeabi_dsub+0x358>)
 800218a:	086a      	lsrs	r2, r5, #1
 800218c:	401c      	ands	r4, r3
 800218e:	4029      	ands	r1, r5
 8002190:	430a      	orrs	r2, r1
 8002192:	07e5      	lsls	r5, r4, #31
 8002194:	4315      	orrs	r5, r2
 8002196:	0864      	lsrs	r4, r4, #1
 8002198:	e78d      	b.n	80020b6 <__aeabi_dsub+0x112>
 800219a:	4a59      	ldr	r2, [pc, #356]	@ (8002300 <__aeabi_dsub+0x35c>)
 800219c:	9b02      	ldr	r3, [sp, #8]
 800219e:	4692      	mov	sl, r2
 80021a0:	4662      	mov	r2, ip
 80021a2:	44ba      	add	sl, r7
 80021a4:	431a      	orrs	r2, r3
 80021a6:	d02c      	beq.n	8002202 <__aeabi_dsub+0x25e>
 80021a8:	428e      	cmp	r6, r1
 80021aa:	d02e      	beq.n	800220a <__aeabi_dsub+0x266>
 80021ac:	4652      	mov	r2, sl
 80021ae:	2a00      	cmp	r2, #0
 80021b0:	d060      	beq.n	8002274 <__aeabi_dsub+0x2d0>
 80021b2:	2f00      	cmp	r7, #0
 80021b4:	d100      	bne.n	80021b8 <__aeabi_dsub+0x214>
 80021b6:	e0db      	b.n	8002370 <__aeabi_dsub+0x3cc>
 80021b8:	4663      	mov	r3, ip
 80021ba:	000e      	movs	r6, r1
 80021bc:	9c02      	ldr	r4, [sp, #8]
 80021be:	08d8      	lsrs	r0, r3, #3
 80021c0:	0762      	lsls	r2, r4, #29
 80021c2:	4302      	orrs	r2, r0
 80021c4:	08e4      	lsrs	r4, r4, #3
 80021c6:	0013      	movs	r3, r2
 80021c8:	4323      	orrs	r3, r4
 80021ca:	d100      	bne.n	80021ce <__aeabi_dsub+0x22a>
 80021cc:	e254      	b.n	8002678 <__aeabi_dsub+0x6d4>
 80021ce:	2580      	movs	r5, #128	@ 0x80
 80021d0:	032d      	lsls	r5, r5, #12
 80021d2:	4325      	orrs	r5, r4
 80021d4:	032d      	lsls	r5, r5, #12
 80021d6:	4c48      	ldr	r4, [pc, #288]	@ (80022f8 <__aeabi_dsub+0x354>)
 80021d8:	0b2d      	lsrs	r5, r5, #12
 80021da:	e78c      	b.n	80020f6 <__aeabi_dsub+0x152>
 80021dc:	4661      	mov	r1, ip
 80021de:	9b02      	ldr	r3, [sp, #8]
 80021e0:	4319      	orrs	r1, r3
 80021e2:	d100      	bne.n	80021e6 <__aeabi_dsub+0x242>
 80021e4:	e0cc      	b.n	8002380 <__aeabi_dsub+0x3dc>
 80021e6:	0029      	movs	r1, r5
 80021e8:	3901      	subs	r1, #1
 80021ea:	2d01      	cmp	r5, #1
 80021ec:	d100      	bne.n	80021f0 <__aeabi_dsub+0x24c>
 80021ee:	e188      	b.n	8002502 <__aeabi_dsub+0x55e>
 80021f0:	4295      	cmp	r5, r2
 80021f2:	d100      	bne.n	80021f6 <__aeabi_dsub+0x252>
 80021f4:	e0aa      	b.n	800234c <__aeabi_dsub+0x3a8>
 80021f6:	2501      	movs	r5, #1
 80021f8:	2938      	cmp	r1, #56	@ 0x38
 80021fa:	dd00      	ble.n	80021fe <__aeabi_dsub+0x25a>
 80021fc:	e72f      	b.n	800205e <__aeabi_dsub+0xba>
 80021fe:	468a      	mov	sl, r1
 8002200:	e718      	b.n	8002034 <__aeabi_dsub+0x90>
 8002202:	2201      	movs	r2, #1
 8002204:	4051      	eors	r1, r2
 8002206:	428e      	cmp	r6, r1
 8002208:	d1d0      	bne.n	80021ac <__aeabi_dsub+0x208>
 800220a:	4653      	mov	r3, sl
 800220c:	2b00      	cmp	r3, #0
 800220e:	d100      	bne.n	8002212 <__aeabi_dsub+0x26e>
 8002210:	e0be      	b.n	8002390 <__aeabi_dsub+0x3ec>
 8002212:	2f00      	cmp	r7, #0
 8002214:	d000      	beq.n	8002218 <__aeabi_dsub+0x274>
 8002216:	e138      	b.n	800248a <__aeabi_dsub+0x4e6>
 8002218:	46ca      	mov	sl, r9
 800221a:	0022      	movs	r2, r4
 800221c:	4302      	orrs	r2, r0
 800221e:	d100      	bne.n	8002222 <__aeabi_dsub+0x27e>
 8002220:	e1e2      	b.n	80025e8 <__aeabi_dsub+0x644>
 8002222:	4653      	mov	r3, sl
 8002224:	1e59      	subs	r1, r3, #1
 8002226:	2b01      	cmp	r3, #1
 8002228:	d100      	bne.n	800222c <__aeabi_dsub+0x288>
 800222a:	e20d      	b.n	8002648 <__aeabi_dsub+0x6a4>
 800222c:	4a32      	ldr	r2, [pc, #200]	@ (80022f8 <__aeabi_dsub+0x354>)
 800222e:	4592      	cmp	sl, r2
 8002230:	d100      	bne.n	8002234 <__aeabi_dsub+0x290>
 8002232:	e1d2      	b.n	80025da <__aeabi_dsub+0x636>
 8002234:	2701      	movs	r7, #1
 8002236:	2938      	cmp	r1, #56	@ 0x38
 8002238:	dc13      	bgt.n	8002262 <__aeabi_dsub+0x2be>
 800223a:	291f      	cmp	r1, #31
 800223c:	dd00      	ble.n	8002240 <__aeabi_dsub+0x29c>
 800223e:	e1ee      	b.n	800261e <__aeabi_dsub+0x67a>
 8002240:	2220      	movs	r2, #32
 8002242:	9b02      	ldr	r3, [sp, #8]
 8002244:	1a52      	subs	r2, r2, r1
 8002246:	0025      	movs	r5, r4
 8002248:	0007      	movs	r7, r0
 800224a:	469a      	mov	sl, r3
 800224c:	40cc      	lsrs	r4, r1
 800224e:	4090      	lsls	r0, r2
 8002250:	4095      	lsls	r5, r2
 8002252:	40cf      	lsrs	r7, r1
 8002254:	44a2      	add	sl, r4
 8002256:	1e42      	subs	r2, r0, #1
 8002258:	4190      	sbcs	r0, r2
 800225a:	4653      	mov	r3, sl
 800225c:	432f      	orrs	r7, r5
 800225e:	4307      	orrs	r7, r0
 8002260:	9302      	str	r3, [sp, #8]
 8002262:	003d      	movs	r5, r7
 8002264:	4465      	add	r5, ip
 8002266:	4565      	cmp	r5, ip
 8002268:	4192      	sbcs	r2, r2
 800226a:	9b02      	ldr	r3, [sp, #8]
 800226c:	4252      	negs	r2, r2
 800226e:	464f      	mov	r7, r9
 8002270:	18d4      	adds	r4, r2, r3
 8002272:	e780      	b.n	8002176 <__aeabi_dsub+0x1d2>
 8002274:	4a23      	ldr	r2, [pc, #140]	@ (8002304 <__aeabi_dsub+0x360>)
 8002276:	1c7d      	adds	r5, r7, #1
 8002278:	4215      	tst	r5, r2
 800227a:	d000      	beq.n	800227e <__aeabi_dsub+0x2da>
 800227c:	e0aa      	b.n	80023d4 <__aeabi_dsub+0x430>
 800227e:	4662      	mov	r2, ip
 8002280:	0025      	movs	r5, r4
 8002282:	9b02      	ldr	r3, [sp, #8]
 8002284:	4305      	orrs	r5, r0
 8002286:	431a      	orrs	r2, r3
 8002288:	2f00      	cmp	r7, #0
 800228a:	d000      	beq.n	800228e <__aeabi_dsub+0x2ea>
 800228c:	e0f5      	b.n	800247a <__aeabi_dsub+0x4d6>
 800228e:	2d00      	cmp	r5, #0
 8002290:	d100      	bne.n	8002294 <__aeabi_dsub+0x2f0>
 8002292:	e16b      	b.n	800256c <__aeabi_dsub+0x5c8>
 8002294:	2a00      	cmp	r2, #0
 8002296:	d100      	bne.n	800229a <__aeabi_dsub+0x2f6>
 8002298:	e152      	b.n	8002540 <__aeabi_dsub+0x59c>
 800229a:	4663      	mov	r3, ip
 800229c:	1ac5      	subs	r5, r0, r3
 800229e:	9b02      	ldr	r3, [sp, #8]
 80022a0:	1ae2      	subs	r2, r4, r3
 80022a2:	42a8      	cmp	r0, r5
 80022a4:	419b      	sbcs	r3, r3
 80022a6:	425b      	negs	r3, r3
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	021a      	lsls	r2, r3, #8
 80022ac:	d400      	bmi.n	80022b0 <__aeabi_dsub+0x30c>
 80022ae:	e1d5      	b.n	800265c <__aeabi_dsub+0x6b8>
 80022b0:	4663      	mov	r3, ip
 80022b2:	1a1d      	subs	r5, r3, r0
 80022b4:	45ac      	cmp	ip, r5
 80022b6:	4192      	sbcs	r2, r2
 80022b8:	2601      	movs	r6, #1
 80022ba:	9b02      	ldr	r3, [sp, #8]
 80022bc:	4252      	negs	r2, r2
 80022be:	1b1c      	subs	r4, r3, r4
 80022c0:	4688      	mov	r8, r1
 80022c2:	1aa4      	subs	r4, r4, r2
 80022c4:	400e      	ands	r6, r1
 80022c6:	e6f6      	b.n	80020b6 <__aeabi_dsub+0x112>
 80022c8:	4297      	cmp	r7, r2
 80022ca:	d03f      	beq.n	800234c <__aeabi_dsub+0x3a8>
 80022cc:	4652      	mov	r2, sl
 80022ce:	2501      	movs	r5, #1
 80022d0:	2a38      	cmp	r2, #56	@ 0x38
 80022d2:	dd00      	ble.n	80022d6 <__aeabi_dsub+0x332>
 80022d4:	e74a      	b.n	800216c <__aeabi_dsub+0x1c8>
 80022d6:	2280      	movs	r2, #128	@ 0x80
 80022d8:	9b02      	ldr	r3, [sp, #8]
 80022da:	0412      	lsls	r2, r2, #16
 80022dc:	4313      	orrs	r3, r2
 80022de:	9302      	str	r3, [sp, #8]
 80022e0:	e72d      	b.n	800213e <__aeabi_dsub+0x19a>
 80022e2:	003c      	movs	r4, r7
 80022e4:	2500      	movs	r5, #0
 80022e6:	2200      	movs	r2, #0
 80022e8:	e705      	b.n	80020f6 <__aeabi_dsub+0x152>
 80022ea:	2307      	movs	r3, #7
 80022ec:	402b      	ands	r3, r5
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d000      	beq.n	80022f4 <__aeabi_dsub+0x350>
 80022f2:	e6e2      	b.n	80020ba <__aeabi_dsub+0x116>
 80022f4:	e06b      	b.n	80023ce <__aeabi_dsub+0x42a>
 80022f6:	46c0      	nop			@ (mov r8, r8)
 80022f8:	000007ff 	.word	0x000007ff
 80022fc:	ff7fffff 	.word	0xff7fffff
 8002300:	fffff801 	.word	0xfffff801
 8002304:	000007fe 	.word	0x000007fe
 8002308:	0028      	movs	r0, r5
 800230a:	f000 fadf 	bl	80028cc <__clzsi2>
 800230e:	0003      	movs	r3, r0
 8002310:	3318      	adds	r3, #24
 8002312:	2b1f      	cmp	r3, #31
 8002314:	dc00      	bgt.n	8002318 <__aeabi_dsub+0x374>
 8002316:	e6b4      	b.n	8002082 <__aeabi_dsub+0xde>
 8002318:	002a      	movs	r2, r5
 800231a:	3808      	subs	r0, #8
 800231c:	4082      	lsls	r2, r0
 800231e:	429f      	cmp	r7, r3
 8002320:	dd00      	ble.n	8002324 <__aeabi_dsub+0x380>
 8002322:	e0b9      	b.n	8002498 <__aeabi_dsub+0x4f4>
 8002324:	1bdb      	subs	r3, r3, r7
 8002326:	1c58      	adds	r0, r3, #1
 8002328:	281f      	cmp	r0, #31
 800232a:	dc00      	bgt.n	800232e <__aeabi_dsub+0x38a>
 800232c:	e1a0      	b.n	8002670 <__aeabi_dsub+0x6cc>
 800232e:	0015      	movs	r5, r2
 8002330:	3b1f      	subs	r3, #31
 8002332:	40dd      	lsrs	r5, r3
 8002334:	2820      	cmp	r0, #32
 8002336:	d005      	beq.n	8002344 <__aeabi_dsub+0x3a0>
 8002338:	2340      	movs	r3, #64	@ 0x40
 800233a:	1a1b      	subs	r3, r3, r0
 800233c:	409a      	lsls	r2, r3
 800233e:	1e53      	subs	r3, r2, #1
 8002340:	419a      	sbcs	r2, r3
 8002342:	4315      	orrs	r5, r2
 8002344:	2307      	movs	r3, #7
 8002346:	2700      	movs	r7, #0
 8002348:	402b      	ands	r3, r5
 800234a:	e7d0      	b.n	80022ee <__aeabi_dsub+0x34a>
 800234c:	08c0      	lsrs	r0, r0, #3
 800234e:	0762      	lsls	r2, r4, #29
 8002350:	4302      	orrs	r2, r0
 8002352:	08e4      	lsrs	r4, r4, #3
 8002354:	e737      	b.n	80021c6 <__aeabi_dsub+0x222>
 8002356:	08ea      	lsrs	r2, r5, #3
 8002358:	0763      	lsls	r3, r4, #29
 800235a:	431a      	orrs	r2, r3
 800235c:	4bd3      	ldr	r3, [pc, #844]	@ (80026ac <__aeabi_dsub+0x708>)
 800235e:	08e4      	lsrs	r4, r4, #3
 8002360:	429f      	cmp	r7, r3
 8002362:	d100      	bne.n	8002366 <__aeabi_dsub+0x3c2>
 8002364:	e72f      	b.n	80021c6 <__aeabi_dsub+0x222>
 8002366:	0324      	lsls	r4, r4, #12
 8002368:	0b25      	lsrs	r5, r4, #12
 800236a:	057c      	lsls	r4, r7, #21
 800236c:	0d64      	lsrs	r4, r4, #21
 800236e:	e6c2      	b.n	80020f6 <__aeabi_dsub+0x152>
 8002370:	46ca      	mov	sl, r9
 8002372:	0022      	movs	r2, r4
 8002374:	4302      	orrs	r2, r0
 8002376:	d158      	bne.n	800242a <__aeabi_dsub+0x486>
 8002378:	4663      	mov	r3, ip
 800237a:	000e      	movs	r6, r1
 800237c:	9c02      	ldr	r4, [sp, #8]
 800237e:	9303      	str	r3, [sp, #12]
 8002380:	9b03      	ldr	r3, [sp, #12]
 8002382:	4657      	mov	r7, sl
 8002384:	08da      	lsrs	r2, r3, #3
 8002386:	e7e7      	b.n	8002358 <__aeabi_dsub+0x3b4>
 8002388:	4cc9      	ldr	r4, [pc, #804]	@ (80026b0 <__aeabi_dsub+0x70c>)
 800238a:	1aff      	subs	r7, r7, r3
 800238c:	4014      	ands	r4, r2
 800238e:	e692      	b.n	80020b6 <__aeabi_dsub+0x112>
 8002390:	4dc8      	ldr	r5, [pc, #800]	@ (80026b4 <__aeabi_dsub+0x710>)
 8002392:	1c7a      	adds	r2, r7, #1
 8002394:	422a      	tst	r2, r5
 8002396:	d000      	beq.n	800239a <__aeabi_dsub+0x3f6>
 8002398:	e084      	b.n	80024a4 <__aeabi_dsub+0x500>
 800239a:	0022      	movs	r2, r4
 800239c:	4302      	orrs	r2, r0
 800239e:	2f00      	cmp	r7, #0
 80023a0:	d000      	beq.n	80023a4 <__aeabi_dsub+0x400>
 80023a2:	e0ef      	b.n	8002584 <__aeabi_dsub+0x5e0>
 80023a4:	2a00      	cmp	r2, #0
 80023a6:	d100      	bne.n	80023aa <__aeabi_dsub+0x406>
 80023a8:	e0e5      	b.n	8002576 <__aeabi_dsub+0x5d2>
 80023aa:	4662      	mov	r2, ip
 80023ac:	9902      	ldr	r1, [sp, #8]
 80023ae:	430a      	orrs	r2, r1
 80023b0:	d100      	bne.n	80023b4 <__aeabi_dsub+0x410>
 80023b2:	e0c5      	b.n	8002540 <__aeabi_dsub+0x59c>
 80023b4:	4663      	mov	r3, ip
 80023b6:	18c5      	adds	r5, r0, r3
 80023b8:	468c      	mov	ip, r1
 80023ba:	4285      	cmp	r5, r0
 80023bc:	4180      	sbcs	r0, r0
 80023be:	4464      	add	r4, ip
 80023c0:	4240      	negs	r0, r0
 80023c2:	1824      	adds	r4, r4, r0
 80023c4:	0223      	lsls	r3, r4, #8
 80023c6:	d502      	bpl.n	80023ce <__aeabi_dsub+0x42a>
 80023c8:	4bb9      	ldr	r3, [pc, #740]	@ (80026b0 <__aeabi_dsub+0x70c>)
 80023ca:	3701      	adds	r7, #1
 80023cc:	401c      	ands	r4, r3
 80023ce:	46ba      	mov	sl, r7
 80023d0:	9503      	str	r5, [sp, #12]
 80023d2:	e7d5      	b.n	8002380 <__aeabi_dsub+0x3dc>
 80023d4:	4662      	mov	r2, ip
 80023d6:	1a85      	subs	r5, r0, r2
 80023d8:	42a8      	cmp	r0, r5
 80023da:	4192      	sbcs	r2, r2
 80023dc:	4252      	negs	r2, r2
 80023de:	4691      	mov	r9, r2
 80023e0:	9b02      	ldr	r3, [sp, #8]
 80023e2:	1ae3      	subs	r3, r4, r3
 80023e4:	001a      	movs	r2, r3
 80023e6:	464b      	mov	r3, r9
 80023e8:	1ad2      	subs	r2, r2, r3
 80023ea:	0013      	movs	r3, r2
 80023ec:	4691      	mov	r9, r2
 80023ee:	021a      	lsls	r2, r3, #8
 80023f0:	d46c      	bmi.n	80024cc <__aeabi_dsub+0x528>
 80023f2:	464a      	mov	r2, r9
 80023f4:	464c      	mov	r4, r9
 80023f6:	432a      	orrs	r2, r5
 80023f8:	d000      	beq.n	80023fc <__aeabi_dsub+0x458>
 80023fa:	e63a      	b.n	8002072 <__aeabi_dsub+0xce>
 80023fc:	2600      	movs	r6, #0
 80023fe:	2400      	movs	r4, #0
 8002400:	2500      	movs	r5, #0
 8002402:	e678      	b.n	80020f6 <__aeabi_dsub+0x152>
 8002404:	9902      	ldr	r1, [sp, #8]
 8002406:	4653      	mov	r3, sl
 8002408:	000d      	movs	r5, r1
 800240a:	3a20      	subs	r2, #32
 800240c:	40d5      	lsrs	r5, r2
 800240e:	2b20      	cmp	r3, #32
 8002410:	d006      	beq.n	8002420 <__aeabi_dsub+0x47c>
 8002412:	2240      	movs	r2, #64	@ 0x40
 8002414:	1ad2      	subs	r2, r2, r3
 8002416:	000b      	movs	r3, r1
 8002418:	4093      	lsls	r3, r2
 800241a:	4662      	mov	r2, ip
 800241c:	431a      	orrs	r2, r3
 800241e:	4693      	mov	fp, r2
 8002420:	465b      	mov	r3, fp
 8002422:	1e5a      	subs	r2, r3, #1
 8002424:	4193      	sbcs	r3, r2
 8002426:	431d      	orrs	r5, r3
 8002428:	e619      	b.n	800205e <__aeabi_dsub+0xba>
 800242a:	4653      	mov	r3, sl
 800242c:	1e5a      	subs	r2, r3, #1
 800242e:	2b01      	cmp	r3, #1
 8002430:	d100      	bne.n	8002434 <__aeabi_dsub+0x490>
 8002432:	e0c6      	b.n	80025c2 <__aeabi_dsub+0x61e>
 8002434:	4e9d      	ldr	r6, [pc, #628]	@ (80026ac <__aeabi_dsub+0x708>)
 8002436:	45b2      	cmp	sl, r6
 8002438:	d100      	bne.n	800243c <__aeabi_dsub+0x498>
 800243a:	e6bd      	b.n	80021b8 <__aeabi_dsub+0x214>
 800243c:	4688      	mov	r8, r1
 800243e:	000e      	movs	r6, r1
 8002440:	2501      	movs	r5, #1
 8002442:	2a38      	cmp	r2, #56	@ 0x38
 8002444:	dc10      	bgt.n	8002468 <__aeabi_dsub+0x4c4>
 8002446:	2a1f      	cmp	r2, #31
 8002448:	dc7f      	bgt.n	800254a <__aeabi_dsub+0x5a6>
 800244a:	2120      	movs	r1, #32
 800244c:	0025      	movs	r5, r4
 800244e:	1a89      	subs	r1, r1, r2
 8002450:	0007      	movs	r7, r0
 8002452:	4088      	lsls	r0, r1
 8002454:	408d      	lsls	r5, r1
 8002456:	40d7      	lsrs	r7, r2
 8002458:	40d4      	lsrs	r4, r2
 800245a:	1e41      	subs	r1, r0, #1
 800245c:	4188      	sbcs	r0, r1
 800245e:	9b02      	ldr	r3, [sp, #8]
 8002460:	433d      	orrs	r5, r7
 8002462:	1b1b      	subs	r3, r3, r4
 8002464:	4305      	orrs	r5, r0
 8002466:	9302      	str	r3, [sp, #8]
 8002468:	4662      	mov	r2, ip
 800246a:	1b55      	subs	r5, r2, r5
 800246c:	45ac      	cmp	ip, r5
 800246e:	4192      	sbcs	r2, r2
 8002470:	9b02      	ldr	r3, [sp, #8]
 8002472:	4252      	negs	r2, r2
 8002474:	464f      	mov	r7, r9
 8002476:	1a9c      	subs	r4, r3, r2
 8002478:	e5f6      	b.n	8002068 <__aeabi_dsub+0xc4>
 800247a:	2d00      	cmp	r5, #0
 800247c:	d000      	beq.n	8002480 <__aeabi_dsub+0x4dc>
 800247e:	e0b7      	b.n	80025f0 <__aeabi_dsub+0x64c>
 8002480:	2a00      	cmp	r2, #0
 8002482:	d100      	bne.n	8002486 <__aeabi_dsub+0x4e2>
 8002484:	e0f0      	b.n	8002668 <__aeabi_dsub+0x6c4>
 8002486:	2601      	movs	r6, #1
 8002488:	400e      	ands	r6, r1
 800248a:	4663      	mov	r3, ip
 800248c:	9802      	ldr	r0, [sp, #8]
 800248e:	08d9      	lsrs	r1, r3, #3
 8002490:	0742      	lsls	r2, r0, #29
 8002492:	430a      	orrs	r2, r1
 8002494:	08c4      	lsrs	r4, r0, #3
 8002496:	e696      	b.n	80021c6 <__aeabi_dsub+0x222>
 8002498:	4c85      	ldr	r4, [pc, #532]	@ (80026b0 <__aeabi_dsub+0x70c>)
 800249a:	1aff      	subs	r7, r7, r3
 800249c:	4014      	ands	r4, r2
 800249e:	0762      	lsls	r2, r4, #29
 80024a0:	08e4      	lsrs	r4, r4, #3
 80024a2:	e760      	b.n	8002366 <__aeabi_dsub+0x3c2>
 80024a4:	4981      	ldr	r1, [pc, #516]	@ (80026ac <__aeabi_dsub+0x708>)
 80024a6:	428a      	cmp	r2, r1
 80024a8:	d100      	bne.n	80024ac <__aeabi_dsub+0x508>
 80024aa:	e0c9      	b.n	8002640 <__aeabi_dsub+0x69c>
 80024ac:	4663      	mov	r3, ip
 80024ae:	18c1      	adds	r1, r0, r3
 80024b0:	4281      	cmp	r1, r0
 80024b2:	4180      	sbcs	r0, r0
 80024b4:	9b02      	ldr	r3, [sp, #8]
 80024b6:	4240      	negs	r0, r0
 80024b8:	18e3      	adds	r3, r4, r3
 80024ba:	181b      	adds	r3, r3, r0
 80024bc:	07dd      	lsls	r5, r3, #31
 80024be:	085c      	lsrs	r4, r3, #1
 80024c0:	2307      	movs	r3, #7
 80024c2:	0849      	lsrs	r1, r1, #1
 80024c4:	430d      	orrs	r5, r1
 80024c6:	0017      	movs	r7, r2
 80024c8:	402b      	ands	r3, r5
 80024ca:	e710      	b.n	80022ee <__aeabi_dsub+0x34a>
 80024cc:	4663      	mov	r3, ip
 80024ce:	1a1d      	subs	r5, r3, r0
 80024d0:	45ac      	cmp	ip, r5
 80024d2:	4192      	sbcs	r2, r2
 80024d4:	2601      	movs	r6, #1
 80024d6:	9b02      	ldr	r3, [sp, #8]
 80024d8:	4252      	negs	r2, r2
 80024da:	1b1c      	subs	r4, r3, r4
 80024dc:	4688      	mov	r8, r1
 80024de:	1aa4      	subs	r4, r4, r2
 80024e0:	400e      	ands	r6, r1
 80024e2:	e5c6      	b.n	8002072 <__aeabi_dsub+0xce>
 80024e4:	4663      	mov	r3, ip
 80024e6:	18c5      	adds	r5, r0, r3
 80024e8:	9b02      	ldr	r3, [sp, #8]
 80024ea:	4285      	cmp	r5, r0
 80024ec:	4180      	sbcs	r0, r0
 80024ee:	469c      	mov	ip, r3
 80024f0:	4240      	negs	r0, r0
 80024f2:	4464      	add	r4, ip
 80024f4:	1824      	adds	r4, r4, r0
 80024f6:	2701      	movs	r7, #1
 80024f8:	0223      	lsls	r3, r4, #8
 80024fa:	d400      	bmi.n	80024fe <__aeabi_dsub+0x55a>
 80024fc:	e6f5      	b.n	80022ea <__aeabi_dsub+0x346>
 80024fe:	2702      	movs	r7, #2
 8002500:	e641      	b.n	8002186 <__aeabi_dsub+0x1e2>
 8002502:	4663      	mov	r3, ip
 8002504:	1ac5      	subs	r5, r0, r3
 8002506:	42a8      	cmp	r0, r5
 8002508:	4180      	sbcs	r0, r0
 800250a:	9b02      	ldr	r3, [sp, #8]
 800250c:	4240      	negs	r0, r0
 800250e:	1ae4      	subs	r4, r4, r3
 8002510:	2701      	movs	r7, #1
 8002512:	1a24      	subs	r4, r4, r0
 8002514:	e5a8      	b.n	8002068 <__aeabi_dsub+0xc4>
 8002516:	9d02      	ldr	r5, [sp, #8]
 8002518:	4652      	mov	r2, sl
 800251a:	002b      	movs	r3, r5
 800251c:	3a20      	subs	r2, #32
 800251e:	40d3      	lsrs	r3, r2
 8002520:	0019      	movs	r1, r3
 8002522:	4653      	mov	r3, sl
 8002524:	2b20      	cmp	r3, #32
 8002526:	d006      	beq.n	8002536 <__aeabi_dsub+0x592>
 8002528:	2240      	movs	r2, #64	@ 0x40
 800252a:	1ad2      	subs	r2, r2, r3
 800252c:	002b      	movs	r3, r5
 800252e:	4093      	lsls	r3, r2
 8002530:	4662      	mov	r2, ip
 8002532:	431a      	orrs	r2, r3
 8002534:	4693      	mov	fp, r2
 8002536:	465d      	mov	r5, fp
 8002538:	1e6b      	subs	r3, r5, #1
 800253a:	419d      	sbcs	r5, r3
 800253c:	430d      	orrs	r5, r1
 800253e:	e615      	b.n	800216c <__aeabi_dsub+0x1c8>
 8002540:	0762      	lsls	r2, r4, #29
 8002542:	08c0      	lsrs	r0, r0, #3
 8002544:	4302      	orrs	r2, r0
 8002546:	08e4      	lsrs	r4, r4, #3
 8002548:	e70d      	b.n	8002366 <__aeabi_dsub+0x3c2>
 800254a:	0011      	movs	r1, r2
 800254c:	0027      	movs	r7, r4
 800254e:	3920      	subs	r1, #32
 8002550:	40cf      	lsrs	r7, r1
 8002552:	2a20      	cmp	r2, #32
 8002554:	d005      	beq.n	8002562 <__aeabi_dsub+0x5be>
 8002556:	2140      	movs	r1, #64	@ 0x40
 8002558:	1a8a      	subs	r2, r1, r2
 800255a:	4094      	lsls	r4, r2
 800255c:	0025      	movs	r5, r4
 800255e:	4305      	orrs	r5, r0
 8002560:	9503      	str	r5, [sp, #12]
 8002562:	9d03      	ldr	r5, [sp, #12]
 8002564:	1e6a      	subs	r2, r5, #1
 8002566:	4195      	sbcs	r5, r2
 8002568:	433d      	orrs	r5, r7
 800256a:	e77d      	b.n	8002468 <__aeabi_dsub+0x4c4>
 800256c:	2a00      	cmp	r2, #0
 800256e:	d100      	bne.n	8002572 <__aeabi_dsub+0x5ce>
 8002570:	e744      	b.n	80023fc <__aeabi_dsub+0x458>
 8002572:	2601      	movs	r6, #1
 8002574:	400e      	ands	r6, r1
 8002576:	4663      	mov	r3, ip
 8002578:	08d9      	lsrs	r1, r3, #3
 800257a:	9b02      	ldr	r3, [sp, #8]
 800257c:	075a      	lsls	r2, r3, #29
 800257e:	430a      	orrs	r2, r1
 8002580:	08dc      	lsrs	r4, r3, #3
 8002582:	e6f0      	b.n	8002366 <__aeabi_dsub+0x3c2>
 8002584:	2a00      	cmp	r2, #0
 8002586:	d028      	beq.n	80025da <__aeabi_dsub+0x636>
 8002588:	4662      	mov	r2, ip
 800258a:	9f02      	ldr	r7, [sp, #8]
 800258c:	08c0      	lsrs	r0, r0, #3
 800258e:	433a      	orrs	r2, r7
 8002590:	d100      	bne.n	8002594 <__aeabi_dsub+0x5f0>
 8002592:	e6dc      	b.n	800234e <__aeabi_dsub+0x3aa>
 8002594:	0762      	lsls	r2, r4, #29
 8002596:	4310      	orrs	r0, r2
 8002598:	2280      	movs	r2, #128	@ 0x80
 800259a:	08e4      	lsrs	r4, r4, #3
 800259c:	0312      	lsls	r2, r2, #12
 800259e:	4214      	tst	r4, r2
 80025a0:	d009      	beq.n	80025b6 <__aeabi_dsub+0x612>
 80025a2:	08fd      	lsrs	r5, r7, #3
 80025a4:	4215      	tst	r5, r2
 80025a6:	d106      	bne.n	80025b6 <__aeabi_dsub+0x612>
 80025a8:	4663      	mov	r3, ip
 80025aa:	2601      	movs	r6, #1
 80025ac:	002c      	movs	r4, r5
 80025ae:	08d8      	lsrs	r0, r3, #3
 80025b0:	077b      	lsls	r3, r7, #29
 80025b2:	4318      	orrs	r0, r3
 80025b4:	400e      	ands	r6, r1
 80025b6:	0f42      	lsrs	r2, r0, #29
 80025b8:	00c0      	lsls	r0, r0, #3
 80025ba:	08c0      	lsrs	r0, r0, #3
 80025bc:	0752      	lsls	r2, r2, #29
 80025be:	4302      	orrs	r2, r0
 80025c0:	e601      	b.n	80021c6 <__aeabi_dsub+0x222>
 80025c2:	4663      	mov	r3, ip
 80025c4:	1a1d      	subs	r5, r3, r0
 80025c6:	45ac      	cmp	ip, r5
 80025c8:	4192      	sbcs	r2, r2
 80025ca:	9b02      	ldr	r3, [sp, #8]
 80025cc:	4252      	negs	r2, r2
 80025ce:	1b1c      	subs	r4, r3, r4
 80025d0:	000e      	movs	r6, r1
 80025d2:	4688      	mov	r8, r1
 80025d4:	2701      	movs	r7, #1
 80025d6:	1aa4      	subs	r4, r4, r2
 80025d8:	e546      	b.n	8002068 <__aeabi_dsub+0xc4>
 80025da:	4663      	mov	r3, ip
 80025dc:	08d9      	lsrs	r1, r3, #3
 80025de:	9b02      	ldr	r3, [sp, #8]
 80025e0:	075a      	lsls	r2, r3, #29
 80025e2:	430a      	orrs	r2, r1
 80025e4:	08dc      	lsrs	r4, r3, #3
 80025e6:	e5ee      	b.n	80021c6 <__aeabi_dsub+0x222>
 80025e8:	4663      	mov	r3, ip
 80025ea:	9c02      	ldr	r4, [sp, #8]
 80025ec:	9303      	str	r3, [sp, #12]
 80025ee:	e6c7      	b.n	8002380 <__aeabi_dsub+0x3dc>
 80025f0:	08c0      	lsrs	r0, r0, #3
 80025f2:	2a00      	cmp	r2, #0
 80025f4:	d100      	bne.n	80025f8 <__aeabi_dsub+0x654>
 80025f6:	e6aa      	b.n	800234e <__aeabi_dsub+0x3aa>
 80025f8:	0762      	lsls	r2, r4, #29
 80025fa:	4310      	orrs	r0, r2
 80025fc:	2280      	movs	r2, #128	@ 0x80
 80025fe:	08e4      	lsrs	r4, r4, #3
 8002600:	0312      	lsls	r2, r2, #12
 8002602:	4214      	tst	r4, r2
 8002604:	d0d7      	beq.n	80025b6 <__aeabi_dsub+0x612>
 8002606:	9f02      	ldr	r7, [sp, #8]
 8002608:	08fd      	lsrs	r5, r7, #3
 800260a:	4215      	tst	r5, r2
 800260c:	d1d3      	bne.n	80025b6 <__aeabi_dsub+0x612>
 800260e:	4663      	mov	r3, ip
 8002610:	2601      	movs	r6, #1
 8002612:	08d8      	lsrs	r0, r3, #3
 8002614:	077b      	lsls	r3, r7, #29
 8002616:	002c      	movs	r4, r5
 8002618:	4318      	orrs	r0, r3
 800261a:	400e      	ands	r6, r1
 800261c:	e7cb      	b.n	80025b6 <__aeabi_dsub+0x612>
 800261e:	000a      	movs	r2, r1
 8002620:	0027      	movs	r7, r4
 8002622:	3a20      	subs	r2, #32
 8002624:	40d7      	lsrs	r7, r2
 8002626:	2920      	cmp	r1, #32
 8002628:	d005      	beq.n	8002636 <__aeabi_dsub+0x692>
 800262a:	2240      	movs	r2, #64	@ 0x40
 800262c:	1a52      	subs	r2, r2, r1
 800262e:	4094      	lsls	r4, r2
 8002630:	0025      	movs	r5, r4
 8002632:	4305      	orrs	r5, r0
 8002634:	9503      	str	r5, [sp, #12]
 8002636:	9d03      	ldr	r5, [sp, #12]
 8002638:	1e6a      	subs	r2, r5, #1
 800263a:	4195      	sbcs	r5, r2
 800263c:	432f      	orrs	r7, r5
 800263e:	e610      	b.n	8002262 <__aeabi_dsub+0x2be>
 8002640:	0014      	movs	r4, r2
 8002642:	2500      	movs	r5, #0
 8002644:	2200      	movs	r2, #0
 8002646:	e556      	b.n	80020f6 <__aeabi_dsub+0x152>
 8002648:	9b02      	ldr	r3, [sp, #8]
 800264a:	4460      	add	r0, ip
 800264c:	4699      	mov	r9, r3
 800264e:	4560      	cmp	r0, ip
 8002650:	4192      	sbcs	r2, r2
 8002652:	444c      	add	r4, r9
 8002654:	4252      	negs	r2, r2
 8002656:	0005      	movs	r5, r0
 8002658:	18a4      	adds	r4, r4, r2
 800265a:	e74c      	b.n	80024f6 <__aeabi_dsub+0x552>
 800265c:	001a      	movs	r2, r3
 800265e:	001c      	movs	r4, r3
 8002660:	432a      	orrs	r2, r5
 8002662:	d000      	beq.n	8002666 <__aeabi_dsub+0x6c2>
 8002664:	e6b3      	b.n	80023ce <__aeabi_dsub+0x42a>
 8002666:	e6c9      	b.n	80023fc <__aeabi_dsub+0x458>
 8002668:	2480      	movs	r4, #128	@ 0x80
 800266a:	2600      	movs	r6, #0
 800266c:	0324      	lsls	r4, r4, #12
 800266e:	e5ae      	b.n	80021ce <__aeabi_dsub+0x22a>
 8002670:	2120      	movs	r1, #32
 8002672:	2500      	movs	r5, #0
 8002674:	1a09      	subs	r1, r1, r0
 8002676:	e517      	b.n	80020a8 <__aeabi_dsub+0x104>
 8002678:	2200      	movs	r2, #0
 800267a:	2500      	movs	r5, #0
 800267c:	4c0b      	ldr	r4, [pc, #44]	@ (80026ac <__aeabi_dsub+0x708>)
 800267e:	e53a      	b.n	80020f6 <__aeabi_dsub+0x152>
 8002680:	2d00      	cmp	r5, #0
 8002682:	d100      	bne.n	8002686 <__aeabi_dsub+0x6e2>
 8002684:	e5f6      	b.n	8002274 <__aeabi_dsub+0x2d0>
 8002686:	464b      	mov	r3, r9
 8002688:	1bda      	subs	r2, r3, r7
 800268a:	4692      	mov	sl, r2
 800268c:	2f00      	cmp	r7, #0
 800268e:	d100      	bne.n	8002692 <__aeabi_dsub+0x6ee>
 8002690:	e66f      	b.n	8002372 <__aeabi_dsub+0x3ce>
 8002692:	2a38      	cmp	r2, #56	@ 0x38
 8002694:	dc05      	bgt.n	80026a2 <__aeabi_dsub+0x6fe>
 8002696:	2680      	movs	r6, #128	@ 0x80
 8002698:	0436      	lsls	r6, r6, #16
 800269a:	4334      	orrs	r4, r6
 800269c:	4688      	mov	r8, r1
 800269e:	000e      	movs	r6, r1
 80026a0:	e6d1      	b.n	8002446 <__aeabi_dsub+0x4a2>
 80026a2:	4688      	mov	r8, r1
 80026a4:	000e      	movs	r6, r1
 80026a6:	2501      	movs	r5, #1
 80026a8:	e6de      	b.n	8002468 <__aeabi_dsub+0x4c4>
 80026aa:	46c0      	nop			@ (mov r8, r8)
 80026ac:	000007ff 	.word	0x000007ff
 80026b0:	ff7fffff 	.word	0xff7fffff
 80026b4:	000007fe 	.word	0x000007fe
 80026b8:	2d00      	cmp	r5, #0
 80026ba:	d100      	bne.n	80026be <__aeabi_dsub+0x71a>
 80026bc:	e668      	b.n	8002390 <__aeabi_dsub+0x3ec>
 80026be:	464b      	mov	r3, r9
 80026c0:	1bd9      	subs	r1, r3, r7
 80026c2:	2f00      	cmp	r7, #0
 80026c4:	d101      	bne.n	80026ca <__aeabi_dsub+0x726>
 80026c6:	468a      	mov	sl, r1
 80026c8:	e5a7      	b.n	800221a <__aeabi_dsub+0x276>
 80026ca:	2701      	movs	r7, #1
 80026cc:	2938      	cmp	r1, #56	@ 0x38
 80026ce:	dd00      	ble.n	80026d2 <__aeabi_dsub+0x72e>
 80026d0:	e5c7      	b.n	8002262 <__aeabi_dsub+0x2be>
 80026d2:	2280      	movs	r2, #128	@ 0x80
 80026d4:	0412      	lsls	r2, r2, #16
 80026d6:	4314      	orrs	r4, r2
 80026d8:	e5af      	b.n	800223a <__aeabi_dsub+0x296>
 80026da:	46c0      	nop			@ (mov r8, r8)

080026dc <__aeabi_dcmpun>:
 80026dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026de:	46c6      	mov	lr, r8
 80026e0:	031e      	lsls	r6, r3, #12
 80026e2:	0b36      	lsrs	r6, r6, #12
 80026e4:	46b0      	mov	r8, r6
 80026e6:	4e0d      	ldr	r6, [pc, #52]	@ (800271c <__aeabi_dcmpun+0x40>)
 80026e8:	030c      	lsls	r4, r1, #12
 80026ea:	004d      	lsls	r5, r1, #1
 80026ec:	005f      	lsls	r7, r3, #1
 80026ee:	b500      	push	{lr}
 80026f0:	0b24      	lsrs	r4, r4, #12
 80026f2:	0d6d      	lsrs	r5, r5, #21
 80026f4:	0d7f      	lsrs	r7, r7, #21
 80026f6:	42b5      	cmp	r5, r6
 80026f8:	d00b      	beq.n	8002712 <__aeabi_dcmpun+0x36>
 80026fa:	4908      	ldr	r1, [pc, #32]	@ (800271c <__aeabi_dcmpun+0x40>)
 80026fc:	2000      	movs	r0, #0
 80026fe:	428f      	cmp	r7, r1
 8002700:	d104      	bne.n	800270c <__aeabi_dcmpun+0x30>
 8002702:	4646      	mov	r6, r8
 8002704:	4316      	orrs	r6, r2
 8002706:	0030      	movs	r0, r6
 8002708:	1e43      	subs	r3, r0, #1
 800270a:	4198      	sbcs	r0, r3
 800270c:	bc80      	pop	{r7}
 800270e:	46b8      	mov	r8, r7
 8002710:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002712:	4304      	orrs	r4, r0
 8002714:	2001      	movs	r0, #1
 8002716:	2c00      	cmp	r4, #0
 8002718:	d1f8      	bne.n	800270c <__aeabi_dcmpun+0x30>
 800271a:	e7ee      	b.n	80026fa <__aeabi_dcmpun+0x1e>
 800271c:	000007ff 	.word	0x000007ff

08002720 <__aeabi_d2iz>:
 8002720:	000b      	movs	r3, r1
 8002722:	0002      	movs	r2, r0
 8002724:	b570      	push	{r4, r5, r6, lr}
 8002726:	4d16      	ldr	r5, [pc, #88]	@ (8002780 <__aeabi_d2iz+0x60>)
 8002728:	030c      	lsls	r4, r1, #12
 800272a:	b082      	sub	sp, #8
 800272c:	0049      	lsls	r1, r1, #1
 800272e:	2000      	movs	r0, #0
 8002730:	9200      	str	r2, [sp, #0]
 8002732:	9301      	str	r3, [sp, #4]
 8002734:	0b24      	lsrs	r4, r4, #12
 8002736:	0d49      	lsrs	r1, r1, #21
 8002738:	0fde      	lsrs	r6, r3, #31
 800273a:	42a9      	cmp	r1, r5
 800273c:	dd04      	ble.n	8002748 <__aeabi_d2iz+0x28>
 800273e:	4811      	ldr	r0, [pc, #68]	@ (8002784 <__aeabi_d2iz+0x64>)
 8002740:	4281      	cmp	r1, r0
 8002742:	dd03      	ble.n	800274c <__aeabi_d2iz+0x2c>
 8002744:	4b10      	ldr	r3, [pc, #64]	@ (8002788 <__aeabi_d2iz+0x68>)
 8002746:	18f0      	adds	r0, r6, r3
 8002748:	b002      	add	sp, #8
 800274a:	bd70      	pop	{r4, r5, r6, pc}
 800274c:	2080      	movs	r0, #128	@ 0x80
 800274e:	0340      	lsls	r0, r0, #13
 8002750:	4320      	orrs	r0, r4
 8002752:	4c0e      	ldr	r4, [pc, #56]	@ (800278c <__aeabi_d2iz+0x6c>)
 8002754:	1a64      	subs	r4, r4, r1
 8002756:	2c1f      	cmp	r4, #31
 8002758:	dd08      	ble.n	800276c <__aeabi_d2iz+0x4c>
 800275a:	4b0d      	ldr	r3, [pc, #52]	@ (8002790 <__aeabi_d2iz+0x70>)
 800275c:	1a5b      	subs	r3, r3, r1
 800275e:	40d8      	lsrs	r0, r3
 8002760:	0003      	movs	r3, r0
 8002762:	4258      	negs	r0, r3
 8002764:	2e00      	cmp	r6, #0
 8002766:	d1ef      	bne.n	8002748 <__aeabi_d2iz+0x28>
 8002768:	0018      	movs	r0, r3
 800276a:	e7ed      	b.n	8002748 <__aeabi_d2iz+0x28>
 800276c:	4b09      	ldr	r3, [pc, #36]	@ (8002794 <__aeabi_d2iz+0x74>)
 800276e:	9a00      	ldr	r2, [sp, #0]
 8002770:	469c      	mov	ip, r3
 8002772:	0003      	movs	r3, r0
 8002774:	4461      	add	r1, ip
 8002776:	408b      	lsls	r3, r1
 8002778:	40e2      	lsrs	r2, r4
 800277a:	4313      	orrs	r3, r2
 800277c:	e7f1      	b.n	8002762 <__aeabi_d2iz+0x42>
 800277e:	46c0      	nop			@ (mov r8, r8)
 8002780:	000003fe 	.word	0x000003fe
 8002784:	0000041d 	.word	0x0000041d
 8002788:	7fffffff 	.word	0x7fffffff
 800278c:	00000433 	.word	0x00000433
 8002790:	00000413 	.word	0x00000413
 8002794:	fffffbed 	.word	0xfffffbed

08002798 <__aeabi_i2d>:
 8002798:	b570      	push	{r4, r5, r6, lr}
 800279a:	2800      	cmp	r0, #0
 800279c:	d016      	beq.n	80027cc <__aeabi_i2d+0x34>
 800279e:	17c3      	asrs	r3, r0, #31
 80027a0:	18c5      	adds	r5, r0, r3
 80027a2:	405d      	eors	r5, r3
 80027a4:	0fc4      	lsrs	r4, r0, #31
 80027a6:	0028      	movs	r0, r5
 80027a8:	f000 f890 	bl	80028cc <__clzsi2>
 80027ac:	4b10      	ldr	r3, [pc, #64]	@ (80027f0 <__aeabi_i2d+0x58>)
 80027ae:	1a1b      	subs	r3, r3, r0
 80027b0:	055b      	lsls	r3, r3, #21
 80027b2:	0d5b      	lsrs	r3, r3, #21
 80027b4:	280a      	cmp	r0, #10
 80027b6:	dc14      	bgt.n	80027e2 <__aeabi_i2d+0x4a>
 80027b8:	0002      	movs	r2, r0
 80027ba:	002e      	movs	r6, r5
 80027bc:	3215      	adds	r2, #21
 80027be:	4096      	lsls	r6, r2
 80027c0:	220b      	movs	r2, #11
 80027c2:	1a12      	subs	r2, r2, r0
 80027c4:	40d5      	lsrs	r5, r2
 80027c6:	032d      	lsls	r5, r5, #12
 80027c8:	0b2d      	lsrs	r5, r5, #12
 80027ca:	e003      	b.n	80027d4 <__aeabi_i2d+0x3c>
 80027cc:	2400      	movs	r4, #0
 80027ce:	2300      	movs	r3, #0
 80027d0:	2500      	movs	r5, #0
 80027d2:	2600      	movs	r6, #0
 80027d4:	051b      	lsls	r3, r3, #20
 80027d6:	432b      	orrs	r3, r5
 80027d8:	07e4      	lsls	r4, r4, #31
 80027da:	4323      	orrs	r3, r4
 80027dc:	0030      	movs	r0, r6
 80027de:	0019      	movs	r1, r3
 80027e0:	bd70      	pop	{r4, r5, r6, pc}
 80027e2:	380b      	subs	r0, #11
 80027e4:	4085      	lsls	r5, r0
 80027e6:	032d      	lsls	r5, r5, #12
 80027e8:	2600      	movs	r6, #0
 80027ea:	0b2d      	lsrs	r5, r5, #12
 80027ec:	e7f2      	b.n	80027d4 <__aeabi_i2d+0x3c>
 80027ee:	46c0      	nop			@ (mov r8, r8)
 80027f0:	0000041e 	.word	0x0000041e

080027f4 <__aeabi_ui2d>:
 80027f4:	b510      	push	{r4, lr}
 80027f6:	1e04      	subs	r4, r0, #0
 80027f8:	d010      	beq.n	800281c <__aeabi_ui2d+0x28>
 80027fa:	f000 f867 	bl	80028cc <__clzsi2>
 80027fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002838 <__aeabi_ui2d+0x44>)
 8002800:	1a1b      	subs	r3, r3, r0
 8002802:	055b      	lsls	r3, r3, #21
 8002804:	0d5b      	lsrs	r3, r3, #21
 8002806:	280a      	cmp	r0, #10
 8002808:	dc0f      	bgt.n	800282a <__aeabi_ui2d+0x36>
 800280a:	220b      	movs	r2, #11
 800280c:	0021      	movs	r1, r4
 800280e:	1a12      	subs	r2, r2, r0
 8002810:	40d1      	lsrs	r1, r2
 8002812:	3015      	adds	r0, #21
 8002814:	030a      	lsls	r2, r1, #12
 8002816:	4084      	lsls	r4, r0
 8002818:	0b12      	lsrs	r2, r2, #12
 800281a:	e001      	b.n	8002820 <__aeabi_ui2d+0x2c>
 800281c:	2300      	movs	r3, #0
 800281e:	2200      	movs	r2, #0
 8002820:	051b      	lsls	r3, r3, #20
 8002822:	4313      	orrs	r3, r2
 8002824:	0020      	movs	r0, r4
 8002826:	0019      	movs	r1, r3
 8002828:	bd10      	pop	{r4, pc}
 800282a:	0022      	movs	r2, r4
 800282c:	380b      	subs	r0, #11
 800282e:	4082      	lsls	r2, r0
 8002830:	0312      	lsls	r2, r2, #12
 8002832:	2400      	movs	r4, #0
 8002834:	0b12      	lsrs	r2, r2, #12
 8002836:	e7f3      	b.n	8002820 <__aeabi_ui2d+0x2c>
 8002838:	0000041e 	.word	0x0000041e

0800283c <__aeabi_f2d>:
 800283c:	b570      	push	{r4, r5, r6, lr}
 800283e:	0242      	lsls	r2, r0, #9
 8002840:	0043      	lsls	r3, r0, #1
 8002842:	0fc4      	lsrs	r4, r0, #31
 8002844:	20fe      	movs	r0, #254	@ 0xfe
 8002846:	0e1b      	lsrs	r3, r3, #24
 8002848:	1c59      	adds	r1, r3, #1
 800284a:	0a55      	lsrs	r5, r2, #9
 800284c:	4208      	tst	r0, r1
 800284e:	d00c      	beq.n	800286a <__aeabi_f2d+0x2e>
 8002850:	21e0      	movs	r1, #224	@ 0xe0
 8002852:	0089      	lsls	r1, r1, #2
 8002854:	468c      	mov	ip, r1
 8002856:	076d      	lsls	r5, r5, #29
 8002858:	0b12      	lsrs	r2, r2, #12
 800285a:	4463      	add	r3, ip
 800285c:	051b      	lsls	r3, r3, #20
 800285e:	4313      	orrs	r3, r2
 8002860:	07e4      	lsls	r4, r4, #31
 8002862:	4323      	orrs	r3, r4
 8002864:	0028      	movs	r0, r5
 8002866:	0019      	movs	r1, r3
 8002868:	bd70      	pop	{r4, r5, r6, pc}
 800286a:	2b00      	cmp	r3, #0
 800286c:	d114      	bne.n	8002898 <__aeabi_f2d+0x5c>
 800286e:	2d00      	cmp	r5, #0
 8002870:	d01b      	beq.n	80028aa <__aeabi_f2d+0x6e>
 8002872:	0028      	movs	r0, r5
 8002874:	f000 f82a 	bl	80028cc <__clzsi2>
 8002878:	280a      	cmp	r0, #10
 800287a:	dc1c      	bgt.n	80028b6 <__aeabi_f2d+0x7a>
 800287c:	230b      	movs	r3, #11
 800287e:	002a      	movs	r2, r5
 8002880:	1a1b      	subs	r3, r3, r0
 8002882:	40da      	lsrs	r2, r3
 8002884:	0003      	movs	r3, r0
 8002886:	3315      	adds	r3, #21
 8002888:	409d      	lsls	r5, r3
 800288a:	4b0e      	ldr	r3, [pc, #56]	@ (80028c4 <__aeabi_f2d+0x88>)
 800288c:	0312      	lsls	r2, r2, #12
 800288e:	1a1b      	subs	r3, r3, r0
 8002890:	055b      	lsls	r3, r3, #21
 8002892:	0b12      	lsrs	r2, r2, #12
 8002894:	0d5b      	lsrs	r3, r3, #21
 8002896:	e7e1      	b.n	800285c <__aeabi_f2d+0x20>
 8002898:	2d00      	cmp	r5, #0
 800289a:	d009      	beq.n	80028b0 <__aeabi_f2d+0x74>
 800289c:	0b13      	lsrs	r3, r2, #12
 800289e:	2280      	movs	r2, #128	@ 0x80
 80028a0:	0312      	lsls	r2, r2, #12
 80028a2:	431a      	orrs	r2, r3
 80028a4:	076d      	lsls	r5, r5, #29
 80028a6:	4b08      	ldr	r3, [pc, #32]	@ (80028c8 <__aeabi_f2d+0x8c>)
 80028a8:	e7d8      	b.n	800285c <__aeabi_f2d+0x20>
 80028aa:	2300      	movs	r3, #0
 80028ac:	2200      	movs	r2, #0
 80028ae:	e7d5      	b.n	800285c <__aeabi_f2d+0x20>
 80028b0:	2200      	movs	r2, #0
 80028b2:	4b05      	ldr	r3, [pc, #20]	@ (80028c8 <__aeabi_f2d+0x8c>)
 80028b4:	e7d2      	b.n	800285c <__aeabi_f2d+0x20>
 80028b6:	0003      	movs	r3, r0
 80028b8:	002a      	movs	r2, r5
 80028ba:	3b0b      	subs	r3, #11
 80028bc:	409a      	lsls	r2, r3
 80028be:	2500      	movs	r5, #0
 80028c0:	e7e3      	b.n	800288a <__aeabi_f2d+0x4e>
 80028c2:	46c0      	nop			@ (mov r8, r8)
 80028c4:	00000389 	.word	0x00000389
 80028c8:	000007ff 	.word	0x000007ff

080028cc <__clzsi2>:
 80028cc:	211c      	movs	r1, #28
 80028ce:	2301      	movs	r3, #1
 80028d0:	041b      	lsls	r3, r3, #16
 80028d2:	4298      	cmp	r0, r3
 80028d4:	d301      	bcc.n	80028da <__clzsi2+0xe>
 80028d6:	0c00      	lsrs	r0, r0, #16
 80028d8:	3910      	subs	r1, #16
 80028da:	0a1b      	lsrs	r3, r3, #8
 80028dc:	4298      	cmp	r0, r3
 80028de:	d301      	bcc.n	80028e4 <__clzsi2+0x18>
 80028e0:	0a00      	lsrs	r0, r0, #8
 80028e2:	3908      	subs	r1, #8
 80028e4:	091b      	lsrs	r3, r3, #4
 80028e6:	4298      	cmp	r0, r3
 80028e8:	d301      	bcc.n	80028ee <__clzsi2+0x22>
 80028ea:	0900      	lsrs	r0, r0, #4
 80028ec:	3904      	subs	r1, #4
 80028ee:	a202      	add	r2, pc, #8	@ (adr r2, 80028f8 <__clzsi2+0x2c>)
 80028f0:	5c10      	ldrb	r0, [r2, r0]
 80028f2:	1840      	adds	r0, r0, r1
 80028f4:	4770      	bx	lr
 80028f6:	46c0      	nop			@ (mov r8, r8)
 80028f8:	02020304 	.word	0x02020304
 80028fc:	01010101 	.word	0x01010101
	...

08002908 <display_info>:
uint8_t total_screens;

uint32_t last_disp_tag_tick = 0;
  
void display_info()
{
 8002908:	b590      	push	{r4, r7, lr}
 800290a:	b093      	sub	sp, #76	@ 0x4c
 800290c:	af02      	add	r7, sp, #8
    UG_FillFrame(146, 20, 210, 56, C_BLACK);
 800290e:	2300      	movs	r3, #0
 8002910:	9300      	str	r3, [sp, #0]
 8002912:	2338      	movs	r3, #56	@ 0x38
 8002914:	22d2      	movs	r2, #210	@ 0xd2
 8002916:	2114      	movs	r1, #20
 8002918:	2092      	movs	r0, #146	@ 0x92
 800291a:	f00c fdf9 	bl	800f510 <UG_FillFrame>
    uint16_t raw_volt_adc;
    char volt_msg[10];
    float battery_percentage;

    HAL_ADC_Start(&hadc);
 800291e:	4b4c      	ldr	r3, [pc, #304]	@ (8002a50 <display_info+0x148>)
 8002920:	0018      	movs	r0, r3
 8002922:	f001 fed5 	bl	80046d0 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8002926:	2301      	movs	r3, #1
 8002928:	425a      	negs	r2, r3
 800292a:	4b49      	ldr	r3, [pc, #292]	@ (8002a50 <display_info+0x148>)
 800292c:	0011      	movs	r1, r2
 800292e:	0018      	movs	r0, r3
 8002930:	f001 ff22 	bl	8004778 <HAL_ADC_PollForConversion>
    raw_volt_adc = HAL_ADC_GetValue(&hadc);
 8002934:	4b46      	ldr	r3, [pc, #280]	@ (8002a50 <display_info+0x148>)
 8002936:	0018      	movs	r0, r3
 8002938:	f001 ffb6 	bl	80048a8 <HAL_ADC_GetValue>
 800293c:	0002      	movs	r2, r0
 800293e:	213c      	movs	r1, #60	@ 0x3c
 8002940:	187b      	adds	r3, r7, r1
 8002942:	801a      	strh	r2, [r3, #0]

    // Convert ADC value to battery percentage (example calculation)
    battery_percentage = ((float)raw_volt_adc / 2730.0f) * 100.0f;
 8002944:	187b      	adds	r3, r7, r1
 8002946:	881b      	ldrh	r3, [r3, #0]
 8002948:	0018      	movs	r0, r3
 800294a:	f7fe f879 	bl	8000a40 <__aeabi_ui2f>
 800294e:	1c03      	adds	r3, r0, #0
 8002950:	4940      	ldr	r1, [pc, #256]	@ (8002a54 <display_info+0x14c>)
 8002952:	1c18      	adds	r0, r3, #0
 8002954:	f7fd fe16 	bl	8000584 <__aeabi_fdiv>
 8002958:	1c03      	adds	r3, r0, #0
 800295a:	493f      	ldr	r1, [pc, #252]	@ (8002a58 <display_info+0x150>)
 800295c:	1c18      	adds	r0, r3, #0
 800295e:	f7fd ff31 	bl	80007c4 <__aeabi_fmul>
 8002962:	1c03      	adds	r3, r0, #0
 8002964:	63bb      	str	r3, [r7, #56]	@ 0x38

    // Format the battery percentage into a string
    sprintf(volt_msg, "BATT: %.0f%%", battery_percentage);
 8002966:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002968:	f7ff ff68 	bl	800283c <__aeabi_f2d>
 800296c:	0002      	movs	r2, r0
 800296e:	000b      	movs	r3, r1
 8002970:	493a      	ldr	r1, [pc, #232]	@ (8002a5c <display_info+0x154>)
 8002972:	242c      	movs	r4, #44	@ 0x2c
 8002974:	1938      	adds	r0, r7, r4
 8002976:	f011 fb33 	bl	8013fe0 <siprintf>

    // Display the battery percentage on the LCD
    LCD_PutStr(50, 20, volt_msg, FONT_16X26, C_WHITE, C_BLACK);
 800297a:	4b39      	ldr	r3, [pc, #228]	@ (8002a60 <display_info+0x158>)
 800297c:	193a      	adds	r2, r7, r4
 800297e:	2100      	movs	r1, #0
 8002980:	9101      	str	r1, [sp, #4]
 8002982:	4938      	ldr	r1, [pc, #224]	@ (8002a64 <display_info+0x15c>)
 8002984:	9100      	str	r1, [sp, #0]
 8002986:	2114      	movs	r1, #20
 8002988:	2032      	movs	r0, #50	@ 0x32
 800298a:	f00c fc0c 	bl	800f1a6 <LCD_PutStr>

    // Print the anchor ID (1-indexed)
    char anchor_id_msg[20];
    sprintf(anchor_id_msg, "ANCHOR ID: %d", ANCHOR_IDX + 1);
 800298e:	4936      	ldr	r1, [pc, #216]	@ (8002a68 <display_info+0x160>)
 8002990:	2418      	movs	r4, #24
 8002992:	193b      	adds	r3, r7, r4
 8002994:	2205      	movs	r2, #5
 8002996:	0018      	movs	r0, r3
 8002998:	f011 fb22 	bl	8013fe0 <siprintf>
    LCD_PutStr(50, 70, anchor_id_msg, FONT_16X26, C_WHITE, C_BLACK);
 800299c:	4b30      	ldr	r3, [pc, #192]	@ (8002a60 <display_info+0x158>)
 800299e:	193a      	adds	r2, r7, r4
 80029a0:	2100      	movs	r1, #0
 80029a2:	9101      	str	r1, [sp, #4]
 80029a4:	492f      	ldr	r1, [pc, #188]	@ (8002a64 <display_info+0x15c>)
 80029a6:	9100      	str	r1, [sp, #0]
 80029a8:	2146      	movs	r1, #70	@ 0x46
 80029aa:	2032      	movs	r0, #50	@ 0x32
 80029ac:	f00c fbfb 	bl	800f1a6 <LCD_PutStr>

    // Count the number of active tags
    uint8_t active_tags = 0;
 80029b0:	233f      	movs	r3, #63	@ 0x3f
 80029b2:	18fb      	adds	r3, r7, r3
 80029b4:	2200      	movs	r2, #0
 80029b6:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < total_tags; i++) {
 80029b8:	233e      	movs	r3, #62	@ 0x3e
 80029ba:	18fb      	adds	r3, r7, r3
 80029bc:	2200      	movs	r2, #0
 80029be:	701a      	strb	r2, [r3, #0]
 80029c0:	e01f      	b.n	8002a02 <display_info+0xfa>
        if (tags_last_heard[i] != 0 && HAL_GetTick() - tags_last_heard[i] <= TAG_ACTIVITY_TIMEOUT) {
 80029c2:	243e      	movs	r4, #62	@ 0x3e
 80029c4:	193b      	adds	r3, r7, r4
 80029c6:	781a      	ldrb	r2, [r3, #0]
 80029c8:	4b28      	ldr	r3, [pc, #160]	@ (8002a6c <display_info+0x164>)
 80029ca:	0092      	lsls	r2, r2, #2
 80029cc:	58d3      	ldr	r3, [r2, r3]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d011      	beq.n	80029f6 <display_info+0xee>
 80029d2:	f001 fd0f 	bl	80043f4 <HAL_GetTick>
 80029d6:	0001      	movs	r1, r0
 80029d8:	193b      	adds	r3, r7, r4
 80029da:	781a      	ldrb	r2, [r3, #0]
 80029dc:	4b23      	ldr	r3, [pc, #140]	@ (8002a6c <display_info+0x164>)
 80029de:	0092      	lsls	r2, r2, #2
 80029e0:	58d3      	ldr	r3, [r2, r3]
 80029e2:	1acb      	subs	r3, r1, r3
 80029e4:	4a22      	ldr	r2, [pc, #136]	@ (8002a70 <display_info+0x168>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d805      	bhi.n	80029f6 <display_info+0xee>
            active_tags++;
 80029ea:	213f      	movs	r1, #63	@ 0x3f
 80029ec:	187b      	adds	r3, r7, r1
 80029ee:	781a      	ldrb	r2, [r3, #0]
 80029f0:	187b      	adds	r3, r7, r1
 80029f2:	3201      	adds	r2, #1
 80029f4:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < total_tags; i++) {
 80029f6:	213e      	movs	r1, #62	@ 0x3e
 80029f8:	187b      	adds	r3, r7, r1
 80029fa:	781a      	ldrb	r2, [r3, #0]
 80029fc:	187b      	adds	r3, r7, r1
 80029fe:	3201      	adds	r2, #1
 8002a00:	701a      	strb	r2, [r3, #0]
 8002a02:	4b1c      	ldr	r3, [pc, #112]	@ (8002a74 <display_info+0x16c>)
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	223e      	movs	r2, #62	@ 0x3e
 8002a08:	18ba      	adds	r2, r7, r2
 8002a0a:	7812      	ldrb	r2, [r2, #0]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d3d8      	bcc.n	80029c2 <display_info+0xba>
        }
    }

    UG_FillFrame(256, 120, 288, 146, C_BLACK);
 8002a10:	2390      	movs	r3, #144	@ 0x90
 8002a12:	005a      	lsls	r2, r3, #1
 8002a14:	2380      	movs	r3, #128	@ 0x80
 8002a16:	0058      	lsls	r0, r3, #1
 8002a18:	2300      	movs	r3, #0
 8002a1a:	9300      	str	r3, [sp, #0]
 8002a1c:	2392      	movs	r3, #146	@ 0x92
 8002a1e:	2178      	movs	r1, #120	@ 0x78
 8002a20:	f00c fd76 	bl	800f510 <UG_FillFrame>

    // Print the number of active tags
    char active_tags_msg[20];
    sprintf(active_tags_msg, "ACTIVE TAGS: %d", active_tags);
 8002a24:	233f      	movs	r3, #63	@ 0x3f
 8002a26:	18fb      	adds	r3, r7, r3
 8002a28:	781a      	ldrb	r2, [r3, #0]
 8002a2a:	4913      	ldr	r1, [pc, #76]	@ (8002a78 <display_info+0x170>)
 8002a2c:	1d3b      	adds	r3, r7, #4
 8002a2e:	0018      	movs	r0, r3
 8002a30:	f011 fad6 	bl	8013fe0 <siprintf>
    LCD_PutStr(50, 120, active_tags_msg, FONT_16X26, C_WHITE, C_BLACK);
 8002a34:	4b0a      	ldr	r3, [pc, #40]	@ (8002a60 <display_info+0x158>)
 8002a36:	1d3a      	adds	r2, r7, #4
 8002a38:	2100      	movs	r1, #0
 8002a3a:	9101      	str	r1, [sp, #4]
 8002a3c:	4909      	ldr	r1, [pc, #36]	@ (8002a64 <display_info+0x15c>)
 8002a3e:	9100      	str	r1, [sp, #0]
 8002a40:	2178      	movs	r1, #120	@ 0x78
 8002a42:	2032      	movs	r0, #50	@ 0x32
 8002a44:	f00c fbaf 	bl	800f1a6 <LCD_PutStr>

}
 8002a48:	46c0      	nop			@ (mov r8, r8)
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	b011      	add	sp, #68	@ 0x44
 8002a4e:	bd90      	pop	{r4, r7, pc}
 8002a50:	20000528 	.word	0x20000528
 8002a54:	452aa000 	.word	0x452aa000
 8002a58:	42c80000 	.word	0x42c80000
 8002a5c:	080165f0 	.word	0x080165f0
 8002a60:	08016924 	.word	0x08016924
 8002a64:	0000ffff 	.word	0x0000ffff
 8002a68:	08016600 	.word	0x08016600
 8002a6c:	20000410 	.word	0x20000410
 8002a70:	00002710 	.word	0x00002710
 8002a74:	2000000a 	.word	0x2000000a
 8002a78:	08016610 	.word	0x08016610

08002a7c <display_tag>:

void display_tag(uint8_t tag_id)
{
 8002a7c:	b5b0      	push	{r4, r5, r7, lr}
 8002a7e:	b096      	sub	sp, #88	@ 0x58
 8002a80:	af02      	add	r7, sp, #8
 8002a82:	0002      	movs	r2, r0
 8002a84:	1dfb      	adds	r3, r7, #7
 8002a86:	701a      	strb	r2, [r3, #0]

    if (HAL_GetTick() - last_disp_tag_tick >= 100)
 8002a88:	f001 fcb4 	bl	80043f4 <HAL_GetTick>
 8002a8c:	0002      	movs	r2, r0
 8002a8e:	4b45      	ldr	r3, [pc, #276]	@ (8002ba4 <display_tag+0x128>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	2b63      	cmp	r3, #99	@ 0x63
 8002a96:	d800      	bhi.n	8002a9a <display_tag+0x1e>
 8002a98:	e081      	b.n	8002b9e <display_tag+0x122>
    {
        if (HAL_GetTick() - tags_last_heard[tag_id - 1] > TAG_ACTIVITY_TIMEOUT) {
 8002a9a:	f001 fcab 	bl	80043f4 <HAL_GetTick>
 8002a9e:	0001      	movs	r1, r0
 8002aa0:	1dfb      	adds	r3, r7, #7
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	1e5a      	subs	r2, r3, #1
 8002aa6:	4b40      	ldr	r3, [pc, #256]	@ (8002ba8 <display_tag+0x12c>)
 8002aa8:	0092      	lsls	r2, r2, #2
 8002aaa:	58d3      	ldr	r3, [r2, r3]
 8002aac:	1acb      	subs	r3, r1, r3
 8002aae:	4a3f      	ldr	r2, [pc, #252]	@ (8002bac <display_tag+0x130>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d920      	bls.n	8002af6 <display_tag+0x7a>
            UG_FillFrame(152, 50, 300, 92, C_BLACK);
 8002ab4:	2396      	movs	r3, #150	@ 0x96
 8002ab6:	005a      	lsls	r2, r3, #1
 8002ab8:	2300      	movs	r3, #0
 8002aba:	9300      	str	r3, [sp, #0]
 8002abc:	235c      	movs	r3, #92	@ 0x5c
 8002abe:	2132      	movs	r1, #50	@ 0x32
 8002ac0:	2098      	movs	r0, #152	@ 0x98
 8002ac2:	f00c fd25 	bl	800f510 <UG_FillFrame>
            char inactive_msg[20];
            sprintf(inactive_msg, "TAG %d: INACTIVE", tag_id);
 8002ac6:	1dfb      	adds	r3, r7, #7
 8002ac8:	781a      	ldrb	r2, [r3, #0]
 8002aca:	4939      	ldr	r1, [pc, #228]	@ (8002bb0 <display_tag+0x134>)
 8002acc:	240c      	movs	r4, #12
 8002ace:	193b      	adds	r3, r7, r4
 8002ad0:	0018      	movs	r0, r3
 8002ad2:	f011 fa85 	bl	8013fe0 <siprintf>
            LCD_PutStr(50, 50, inactive_msg, FONT_16X26, C_WHITE, C_BLACK);
 8002ad6:	4b37      	ldr	r3, [pc, #220]	@ (8002bb4 <display_tag+0x138>)
 8002ad8:	193a      	adds	r2, r7, r4
 8002ada:	2100      	movs	r1, #0
 8002adc:	9101      	str	r1, [sp, #4]
 8002ade:	4936      	ldr	r1, [pc, #216]	@ (8002bb8 <display_tag+0x13c>)
 8002ae0:	9100      	str	r1, [sp, #0]
 8002ae2:	2132      	movs	r1, #50	@ 0x32
 8002ae4:	2032      	movs	r0, #50	@ 0x32
 8002ae6:	f00c fb5e 	bl	800f1a6 <LCD_PutStr>
            last_disp_tag_tick = HAL_GetTick();
 8002aea:	f001 fc83 	bl	80043f4 <HAL_GetTick>
 8002aee:	0002      	movs	r2, r0
 8002af0:	4b2c      	ldr	r3, [pc, #176]	@ (8002ba4 <display_tag+0x128>)
 8002af2:	601a      	str	r2, [r3, #0]
 8002af4:	e053      	b.n	8002b9e <display_tag+0x122>
            return;
        }
        UG_FillFrame(152, 50, 300, 92, C_BLACK);
 8002af6:	2396      	movs	r3, #150	@ 0x96
 8002af8:	005a      	lsls	r2, r3, #1
 8002afa:	2300      	movs	r3, #0
 8002afc:	9300      	str	r3, [sp, #0]
 8002afe:	235c      	movs	r3, #92	@ 0x5c
 8002b00:	2132      	movs	r1, #50	@ 0x32
 8002b02:	2098      	movs	r0, #152	@ 0x98
 8002b04:	f00c fd04 	bl	800f510 <UG_FillFrame>
        char tag_msg[20];
        sprintf(tag_msg, "TAG %d: %.3f m", tag_id, tag_distances[tag_id - 1]);
 8002b08:	1dfb      	adds	r3, r7, #7
 8002b0a:	781c      	ldrb	r4, [r3, #0]
 8002b0c:	1dfb      	adds	r3, r7, #7
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	3b01      	subs	r3, #1
 8002b12:	4a2a      	ldr	r2, [pc, #168]	@ (8002bbc <display_tag+0x140>)
 8002b14:	00db      	lsls	r3, r3, #3
 8002b16:	18d3      	adds	r3, r2, r3
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	4928      	ldr	r1, [pc, #160]	@ (8002bc0 <display_tag+0x144>)
 8002b1e:	2534      	movs	r5, #52	@ 0x34
 8002b20:	1978      	adds	r0, r7, r5
 8002b22:	9200      	str	r2, [sp, #0]
 8002b24:	9301      	str	r3, [sp, #4]
 8002b26:	0022      	movs	r2, r4
 8002b28:	f011 fa5a 	bl	8013fe0 <siprintf>
        LCD_PutStr(50, 50, tag_msg, FONT_16X26, C_WHITE, C_BLACK);
 8002b2c:	4b21      	ldr	r3, [pc, #132]	@ (8002bb4 <display_tag+0x138>)
 8002b2e:	197a      	adds	r2, r7, r5
 8002b30:	2100      	movs	r1, #0
 8002b32:	9101      	str	r1, [sp, #4]
 8002b34:	4920      	ldr	r1, [pc, #128]	@ (8002bb8 <display_tag+0x13c>)
 8002b36:	9100      	str	r1, [sp, #0]
 8002b38:	2132      	movs	r1, #50	@ 0x32
 8002b3a:	2032      	movs	r0, #50	@ 0x32
 8002b3c:	f00c fb33 	bl	800f1a6 <LCD_PutStr>

        // Calculate the standard deviation (square root of variance)
        double tag_stdev = sqrt(tags_variance[tag_id - 1]);
 8002b40:	1dfb      	adds	r3, r7, #7
 8002b42:	781b      	ldrb	r3, [r3, #0]
 8002b44:	3b01      	subs	r3, #1
 8002b46:	4a1f      	ldr	r2, [pc, #124]	@ (8002bc4 <display_tag+0x148>)
 8002b48:	00db      	lsls	r3, r3, #3
 8002b4a:	18d3      	adds	r3, r2, r3
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	0010      	movs	r0, r2
 8002b52:	0019      	movs	r1, r3
 8002b54:	f013 fc30 	bl	80163b8 <sqrt>
 8002b58:	0002      	movs	r2, r0
 8002b5a:	000b      	movs	r3, r1
 8002b5c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8002b5e:	64fb      	str	r3, [r7, #76]	@ 0x4c

        // Print the standard deviation of the tag
        UG_FillFrame(152, 100, 300, 142, C_BLACK);
 8002b60:	2396      	movs	r3, #150	@ 0x96
 8002b62:	005a      	lsls	r2, r3, #1
 8002b64:	2300      	movs	r3, #0
 8002b66:	9300      	str	r3, [sp, #0]
 8002b68:	238e      	movs	r3, #142	@ 0x8e
 8002b6a:	2164      	movs	r1, #100	@ 0x64
 8002b6c:	2098      	movs	r0, #152	@ 0x98
 8002b6e:	f00c fccf 	bl	800f510 <UG_FillFrame>
        char stdev_msg[20];
        sprintf(stdev_msg, "STDEV: %.3f m", tag_stdev);
 8002b72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b76:	4914      	ldr	r1, [pc, #80]	@ (8002bc8 <display_tag+0x14c>)
 8002b78:	2420      	movs	r4, #32
 8002b7a:	1938      	adds	r0, r7, r4
 8002b7c:	f011 fa30 	bl	8013fe0 <siprintf>
        LCD_PutStr(50, 100, stdev_msg, FONT_16X26, C_WHITE, C_BLACK);
 8002b80:	4b0c      	ldr	r3, [pc, #48]	@ (8002bb4 <display_tag+0x138>)
 8002b82:	193a      	adds	r2, r7, r4
 8002b84:	2100      	movs	r1, #0
 8002b86:	9101      	str	r1, [sp, #4]
 8002b88:	490b      	ldr	r1, [pc, #44]	@ (8002bb8 <display_tag+0x13c>)
 8002b8a:	9100      	str	r1, [sp, #0]
 8002b8c:	2164      	movs	r1, #100	@ 0x64
 8002b8e:	2032      	movs	r0, #50	@ 0x32
 8002b90:	f00c fb09 	bl	800f1a6 <LCD_PutStr>

        last_disp_tag_tick = HAL_GetTick();
 8002b94:	f001 fc2e 	bl	80043f4 <HAL_GetTick>
 8002b98:	0002      	movs	r2, r0
 8002b9a:	4b02      	ldr	r3, [pc, #8]	@ (8002ba4 <display_tag+0x128>)
 8002b9c:	601a      	str	r2, [r3, #0]
    }

}
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	b014      	add	sp, #80	@ 0x50
 8002ba2:	bdb0      	pop	{r4, r5, r7, pc}
 8002ba4:	2000045c 	.word	0x2000045c
 8002ba8:	20000410 	.word	0x20000410
 8002bac:	00002710 	.word	0x00002710
 8002bb0:	08016620 	.word	0x08016620
 8002bb4:	08016924 	.word	0x08016924
 8002bb8:	0000ffff 	.word	0x0000ffff
 8002bbc:	200003f8 	.word	0x200003f8
 8002bc0:	08016634 	.word	0x08016634
 8002bc4:	20000438 	.word	0x20000438
 8002bc8:	08016644 	.word	0x08016644

08002bcc <display_clear>:

void display_clear()
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
    UG_FillScreen(C_BLACK);
 8002bd0:	2000      	movs	r0, #0
 8002bd2:	f00c fc77 	bl	800f4c4 <UG_FillScreen>
}
 8002bd6:	46c0      	nop			@ (mov r8, r8)
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <handle_screens>:

void handle_screens()
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
    if(current_screen == 0)
 8002be0:	4b06      	ldr	r3, [pc, #24]	@ (8002bfc <handle_screens+0x20>)
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d102      	bne.n	8002bee <handle_screens+0x12>
    {
        display_info();
 8002be8:	f7ff fe8e 	bl	8002908 <display_info>
        return;
 8002bec:	e004      	b.n	8002bf8 <handle_screens+0x1c>
    }
    display_tag(current_screen);
 8002bee:	4b03      	ldr	r3, [pc, #12]	@ (8002bfc <handle_screens+0x20>)
 8002bf0:	781b      	ldrb	r3, [r3, #0]
 8002bf2:	0018      	movs	r0, r3
 8002bf4:	f7ff ff42 	bl	8002a7c <display_tag>
}
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	20000457 	.word	0x20000457

08002c00 <lcd_off>:

void lcd_off()
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SCREEN_EN_GPIO_Port, SCREEN_EN_Pin, GPIO_PIN_RESET);
 8002c04:	4b07      	ldr	r3, [pc, #28]	@ (8002c24 <lcd_off+0x24>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	2104      	movs	r1, #4
 8002c0a:	0018      	movs	r0, r3
 8002c0c:	f002 fcb1 	bl	8005572 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SCREEN_EN_AUX_GPIO_Port, SCREEN_EN_AUX_Pin, GPIO_PIN_RESET);
 8002c10:	4b04      	ldr	r3, [pc, #16]	@ (8002c24 <lcd_off+0x24>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	2102      	movs	r1, #2
 8002c16:	0018      	movs	r0, r3
 8002c18:	f002 fcab 	bl	8005572 <HAL_GPIO_WritePin>
}
 8002c1c:	46c0      	nop			@ (mov r8, r8)
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	46c0      	nop			@ (mov r8, r8)
 8002c24:	48000400 	.word	0x48000400

08002c28 <lcd_on>:

void lcd_on()
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SCREEN_EN_GPIO_Port, SCREEN_EN_Pin, GPIO_PIN_SET);
 8002c2c:	4b08      	ldr	r3, [pc, #32]	@ (8002c50 <lcd_on+0x28>)
 8002c2e:	2201      	movs	r2, #1
 8002c30:	2104      	movs	r1, #4
 8002c32:	0018      	movs	r0, r3
 8002c34:	f002 fc9d 	bl	8005572 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SCREEN_EN_AUX_GPIO_Port, SCREEN_EN_AUX_Pin, GPIO_PIN_SET);
 8002c38:	4b05      	ldr	r3, [pc, #20]	@ (8002c50 <lcd_on+0x28>)
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	2102      	movs	r1, #2
 8002c3e:	0018      	movs	r0, r3
 8002c40:	f002 fc97 	bl	8005572 <HAL_GPIO_WritePin>
    
    LCD_init();
 8002c44:	f00c fb06 	bl	800f254 <LCD_init>
}
 8002c48:	46c0      	nop			@ (mov r8, r8)
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	46c0      	nop			@ (mov r8, r8)
 8002c50:	48000400 	.word	0x48000400

08002c54 <handle_btn>:

// Returns true when lcd should be on 
bool handle_btn()
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
    if(HAL_GPIO_ReadPin(BTN_DISP_GPIO_Port, BTN_DISP_Pin))
 8002c58:	2380      	movs	r3, #128	@ 0x80
 8002c5a:	019b      	lsls	r3, r3, #6
 8002c5c:	4a2d      	ldr	r2, [pc, #180]	@ (8002d14 <handle_btn+0xc0>)
 8002c5e:	0019      	movs	r1, r3
 8002c60:	0010      	movs	r0, r2
 8002c62:	f002 fc69 	bl	8005538 <HAL_GPIO_ReadPin>
 8002c66:	1e03      	subs	r3, r0, #0
 8002c68:	d022      	beq.n	8002cb0 <handle_btn+0x5c>
    {
        btn_press_tick = HAL_GetTick();
 8002c6a:	f001 fbc3 	bl	80043f4 <HAL_GetTick>
 8002c6e:	0002      	movs	r2, r0
 8002c70:	4b29      	ldr	r3, [pc, #164]	@ (8002d18 <handle_btn+0xc4>)
 8002c72:	601a      	str	r2, [r3, #0]

        // Rising edge btn
        if(!last_btn && disp_on)
 8002c74:	4b29      	ldr	r3, [pc, #164]	@ (8002d1c <handle_btn+0xc8>)
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	2201      	movs	r2, #1
 8002c7a:	4053      	eors	r3, r2
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d012      	beq.n	8002ca8 <handle_btn+0x54>
 8002c82:	4b27      	ldr	r3, [pc, #156]	@ (8002d20 <handle_btn+0xcc>)
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d00e      	beq.n	8002ca8 <handle_btn+0x54>
        {
            current_screen = (current_screen + 1) % total_screens;
 8002c8a:	4b26      	ldr	r3, [pc, #152]	@ (8002d24 <handle_btn+0xd0>)
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	1c5a      	adds	r2, r3, #1
 8002c90:	4b25      	ldr	r3, [pc, #148]	@ (8002d28 <handle_btn+0xd4>)
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	0019      	movs	r1, r3
 8002c96:	0010      	movs	r0, r2
 8002c98:	f7fd fbc2 	bl	8000420 <__aeabi_idivmod>
 8002c9c:	000b      	movs	r3, r1
 8002c9e:	b2da      	uxtb	r2, r3
 8002ca0:	4b20      	ldr	r3, [pc, #128]	@ (8002d24 <handle_btn+0xd0>)
 8002ca2:	701a      	strb	r2, [r3, #0]
            display_clear();
 8002ca4:	f7ff ff92 	bl	8002bcc <display_clear>
        }

        last_btn = true;
 8002ca8:	4b1c      	ldr	r3, [pc, #112]	@ (8002d1c <handle_btn+0xc8>)
 8002caa:	2201      	movs	r2, #1
 8002cac:	701a      	strb	r2, [r3, #0]
 8002cae:	e002      	b.n	8002cb6 <handle_btn+0x62>
    }
    else
    {
        last_btn = false;
 8002cb0:	4b1a      	ldr	r3, [pc, #104]	@ (8002d1c <handle_btn+0xc8>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	701a      	strb	r2, [r3, #0]
    }

    disp_on = HAL_GetTick() - btn_press_tick < SCREEN_SLEEP_TIMEOUT;
 8002cb6:	f001 fb9d 	bl	80043f4 <HAL_GetTick>
 8002cba:	0002      	movs	r2, r0
 8002cbc:	4b16      	ldr	r3, [pc, #88]	@ (8002d18 <handle_btn+0xc4>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	1ad2      	subs	r2, r2, r3
 8002cc2:	491a      	ldr	r1, [pc, #104]	@ (8002d2c <handle_btn+0xd8>)
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	4291      	cmp	r1, r2
 8002cc8:	415b      	adcs	r3, r3
 8002cca:	b2da      	uxtb	r2, r3
 8002ccc:	4b14      	ldr	r3, [pc, #80]	@ (8002d20 <handle_btn+0xcc>)
 8002cce:	701a      	strb	r2, [r3, #0]

    if(disp_on)
 8002cd0:	4b13      	ldr	r3, [pc, #76]	@ (8002d20 <handle_btn+0xcc>)
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d00f      	beq.n	8002cf8 <handle_btn+0xa4>
    {
        // Rising edge lcd
        if(!last_lcd_on)
 8002cd8:	4b15      	ldr	r3, [pc, #84]	@ (8002d30 <handle_btn+0xdc>)
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	2201      	movs	r2, #1
 8002cde:	4053      	eors	r3, r2
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d003      	beq.n	8002cee <handle_btn+0x9a>
        {
            lcd_on();
 8002ce6:	f7ff ff9f 	bl	8002c28 <lcd_on>
            display_clear();
 8002cea:	f7ff ff6f 	bl	8002bcc <display_clear>
        }

        last_lcd_on = true;
 8002cee:	4b10      	ldr	r3, [pc, #64]	@ (8002d30 <handle_btn+0xdc>)
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	701a      	strb	r2, [r3, #0]
        return true;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e009      	b.n	8002d0c <handle_btn+0xb8>
    }

    // Falling edge
    if(last_lcd_on)
 8002cf8:	4b0d      	ldr	r3, [pc, #52]	@ (8002d30 <handle_btn+0xdc>)
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d001      	beq.n	8002d04 <handle_btn+0xb0>
    {
        lcd_off();
 8002d00:	f7ff ff7e 	bl	8002c00 <lcd_off>
    }

    last_lcd_on = false;
 8002d04:	4b0a      	ldr	r3, [pc, #40]	@ (8002d30 <handle_btn+0xdc>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	701a      	strb	r2, [r3, #0]
    return false;
 8002d0a:	2300      	movs	r3, #0
}
 8002d0c:	0018      	movs	r0, r3
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	46c0      	nop			@ (mov r8, r8)
 8002d14:	48000400 	.word	0x48000400
 8002d18:	20000450 	.word	0x20000450
 8002d1c:	20000455 	.word	0x20000455
 8002d20:	20000456 	.word	0x20000456
 8002d24:	20000457 	.word	0x20000457
 8002d28:	20000458 	.word	0x20000458
 8002d2c:	0000270f 	.word	0x0000270f
 8002d30:	20000454 	.word	0x20000454

08002d34 <anchor_main>:
 * @param  none

 * @return none
 */
int anchor_main(void (*send_at_msg_ptr)(char *))
{
 8002d34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d36:	b09f      	sub	sp, #124	@ 0x7c
 8002d38:	af02      	add	r7, sp, #8
 8002d3a:	6178      	str	r0, [r7, #20]
    total_screens = total_tags + 1;
 8002d3c:	4b7c      	ldr	r3, [pc, #496]	@ (8002f30 <anchor_main+0x1fc>)
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	3301      	adds	r3, #1
 8002d42:	b2da      	uxtb	r2, r3
 8002d44:	4b7b      	ldr	r3, [pc, #492]	@ (8002f34 <anchor_main+0x200>)
 8002d46:	701a      	strb	r2, [r3, #0]

    memcpy((rx_poll_msg) + RX_POLL_MSG_ANCHOR_ID_IDX, anchor_id, 2);
 8002d48:	487b      	ldr	r0, [pc, #492]	@ (8002f38 <anchor_main+0x204>)
 8002d4a:	4b7c      	ldr	r3, [pc, #496]	@ (8002f3c <anchor_main+0x208>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	2202      	movs	r2, #2
 8002d50:	0019      	movs	r1, r3
 8002d52:	f011 fa51 	bl	80141f8 <memcpy>
    memcpy((tx_resp_msg) + TX_RESP_MSG_ANCHOR_ID_IDX, anchor_id, 2);
 8002d56:	487a      	ldr	r0, [pc, #488]	@ (8002f40 <anchor_main+0x20c>)
 8002d58:	4b78      	ldr	r3, [pc, #480]	@ (8002f3c <anchor_main+0x208>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2202      	movs	r2, #2
 8002d5e:	0019      	movs	r1, r3
 8002d60:	f011 fa4a 	bl	80141f8 <memcpy>
    memcpy((rx_final_msg) + RX_FINAL_MSG_ANCHOR_ID_IDX, anchor_id, 2);
 8002d64:	4877      	ldr	r0, [pc, #476]	@ (8002f44 <anchor_main+0x210>)
 8002d66:	4b75      	ldr	r3, [pc, #468]	@ (8002f3c <anchor_main+0x208>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	2202      	movs	r2, #2
 8002d6c:	0019      	movs	r1, r3
 8002d6e:	f011 fa43 	bl	80141f8 <memcpy>
    // lcd_display_str(APP_NAME);

    /* Reset and initialise DW1000.
     * For initialisation, DW1000 clocks must be temporarily set to crystal speed. After initialisation SPI rate can be increased for optimum
     * performance. */
    reset_DW1000(); /* Target specific drive of RSTn line into DW1000 low for a period. */
 8002d72:	f010 fb3f 	bl	80133f4 <reset_DW1000>
    port_set_dw1000_slowrate();
 8002d76:	f010 fba9 	bl	80134cc <port_set_dw1000_slowrate>
    if (dwt_initialise(DWT_LOADUCODE) == DWT_ERROR)
 8002d7a:	2001      	movs	r0, #1
 8002d7c:	f00f f9c2 	bl	8012104 <dwt_initialise>
 8002d80:	0003      	movs	r3, r0
 8002d82:	3301      	adds	r3, #1
 8002d84:	d101      	bne.n	8002d8a <anchor_main+0x56>
    {
        // lcd_display_str("INIT FAILED");
        while (1)
 8002d86:	46c0      	nop			@ (mov r8, r8)
 8002d88:	e7fd      	b.n	8002d86 <anchor_main+0x52>
        {
        };
    }
    port_set_dw1000_fastrate();
 8002d8a:	f010 fbad 	bl	80134e8 <port_set_dw1000_fastrate>

    /* Configure DW1000. See NOTE 7 below. */
    dwt_configure(&config);
 8002d8e:	4b6e      	ldr	r3, [pc, #440]	@ (8002f48 <anchor_main+0x214>)
 8002d90:	0018      	movs	r0, r3
 8002d92:	f00f fb2b 	bl	80123ec <dwt_configure>

    /* Apply TX config */
    dwt_configuretxrf(&tx_config);
 8002d96:	4b6d      	ldr	r3, [pc, #436]	@ (8002f4c <anchor_main+0x218>)
 8002d98:	0018      	movs	r0, r3
 8002d9a:	f00f fb11 	bl	80123c0 <dwt_configuretxrf>

    dwt_setdblrxbuffmode(0);
 8002d9e:	2000      	movs	r0, #0
 8002da0:	f00f ff52 	bl	8012c48 <dwt_setdblrxbuffmode>

    /* Apply default antenna delay value. See NOTE 1 below. */
    dwt_setrxantennadelay(RX_ANT_DLY);
 8002da4:	4b6a      	ldr	r3, [pc, #424]	@ (8002f50 <anchor_main+0x21c>)
 8002da6:	0018      	movs	r0, r3
 8002da8:	f00f fcc4 	bl	8012734 <dwt_setrxantennadelay>
    dwt_settxantennadelay(TX_ANT_DLY);
 8002dac:	4b68      	ldr	r3, [pc, #416]	@ (8002f50 <anchor_main+0x21c>)
 8002dae:	0018      	movs	r0, r3
 8002db0:	f00f fcd4 	bl	801275c <dwt_settxantennadelay>

    /* Set preamble timeout for expected frames. See NOTE 6 below. */
    // dwt_setpreambledetecttimeout(PRE_TIMEOUT);

    HAL_Delay(2000);
 8002db4:	23fa      	movs	r3, #250	@ 0xfa
 8002db6:	00db      	lsls	r3, r3, #3
 8002db8:	0018      	movs	r0, r3
 8002dba:	f001 fb25 	bl	8004408 <HAL_Delay>
    (*send_at_msg_ptr)("AT+MODE=TEST\r\n");
 8002dbe:	4a65      	ldr	r2, [pc, #404]	@ (8002f54 <anchor_main+0x220>)
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	0010      	movs	r0, r2
 8002dc4:	4798      	blx	r3
    HAL_Delay(100);
 8002dc6:	2064      	movs	r0, #100	@ 0x64
 8002dc8:	f001 fb1e 	bl	8004408 <HAL_Delay>
    (*send_at_msg_ptr)("AT+TEST=RFCFG,915,SF8,500,12,15,14,ON,OFF,OFF\r\n");
 8002dcc:	4a62      	ldr	r2, [pc, #392]	@ (8002f58 <anchor_main+0x224>)
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	0010      	movs	r0, r2
 8002dd2:	4798      	blx	r3
    /* Loop forever responding to ranging requests. */
    while (1)
    {

        /* Clear reception timeout to start next ranging process. */
        dwt_setrxtimeout(0);
 8002dd4:	2000      	movs	r0, #0
 8002dd6:	f010 f93b 	bl	8013050 <dwt_setrxtimeout>

        /* Activate reception immediately. */
        dwt_rxenable(DWT_START_RX_IMMEDIATE);
 8002dda:	2000      	movs	r0, #0
 8002ddc:	f010 f8f0 	bl	8012fc0 <dwt_rxenable>

        /* Poll for reception of a frame or error/timeout. See NOTE 8 below. */
        while (!((status_reg = dwt_read32bitreg(SYS_STATUS_ID)) & (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR)))
 8002de0:	e005      	b.n	8002dee <anchor_main+0xba>
        // while (!((status_reg = dwt_read32bitreg(SYS_STATUS_ID)) & (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_ERR)))
        {

            if(handle_btn())
 8002de2:	f7ff ff37 	bl	8002c54 <handle_btn>
 8002de6:	1e03      	subs	r3, r0, #0
 8002de8:	d001      	beq.n	8002dee <anchor_main+0xba>
            {
                handle_screens();
 8002dea:	f7ff fef7 	bl	8002bdc <handle_screens>
        while (!((status_reg = dwt_read32bitreg(SYS_STATUS_ID)) & (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR)))
 8002dee:	2100      	movs	r1, #0
 8002df0:	200f      	movs	r0, #15
 8002df2:	f00f fe03 	bl	80129fc <dwt_read32bitoffsetreg>
 8002df6:	0002      	movs	r2, r0
 8002df8:	4b58      	ldr	r3, [pc, #352]	@ (8002f5c <anchor_main+0x228>)
 8002dfa:	601a      	str	r2, [r3, #0]
 8002dfc:	4b57      	ldr	r3, [pc, #348]	@ (8002f5c <anchor_main+0x228>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a57      	ldr	r2, [pc, #348]	@ (8002f60 <anchor_main+0x22c>)
 8002e02:	4013      	ands	r3, r2
 8002e04:	d0ed      	beq.n	8002de2 <anchor_main+0xae>
        };

        //  uint32 error = status_reg & (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
        //         CDC_Transmit_FS((uint8 *) &error, sizeof(status_reg));

        if (status_reg & SYS_STATUS_RXFCG)
 8002e06:	4b55      	ldr	r3, [pc, #340]	@ (8002f5c <anchor_main+0x228>)
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	2380      	movs	r3, #128	@ 0x80
 8002e0c:	01db      	lsls	r3, r3, #7
 8002e0e:	4013      	ands	r3, r2
 8002e10:	d100      	bne.n	8002e14 <anchor_main+0xe0>
 8002e12:	e26e      	b.n	80032f2 <anchor_main+0x5be>
        {
            uint32 frame_len;

            /* Clear good RX frame event in the DW1000 status register. */
            dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG);
 8002e14:	2380      	movs	r3, #128	@ 0x80
 8002e16:	01db      	lsls	r3, r3, #7
 8002e18:	001a      	movs	r2, r3
 8002e1a:	2100      	movs	r1, #0
 8002e1c:	200f      	movs	r0, #15
 8002e1e:	f00f fe7e 	bl	8012b1e <dwt_write32bitoffsetreg>

            /* A frame has been received, read it into the local buffer. */
            frame_len = dwt_read32bitreg(RX_FINFO_ID) & RX_FINFO_RXFL_MASK_1023;
 8002e22:	2100      	movs	r1, #0
 8002e24:	2010      	movs	r0, #16
 8002e26:	f00f fde9 	bl	80129fc <dwt_read32bitoffsetreg>
 8002e2a:	0003      	movs	r3, r0
 8002e2c:	059b      	lsls	r3, r3, #22
 8002e2e:	0d9b      	lsrs	r3, r3, #22
 8002e30:	66bb      	str	r3, [r7, #104]	@ 0x68
            if (frame_len <= RX_BUFFER_LEN)
 8002e32:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002e34:	2380      	movs	r3, #128	@ 0x80
 8002e36:	00db      	lsls	r3, r3, #3
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d806      	bhi.n	8002e4a <anchor_main+0x116>
            {
                dwt_readrxdata(rx_buffer, frame_len, 0);
 8002e3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002e3e:	b299      	uxth	r1, r3
 8002e40:	4b48      	ldr	r3, [pc, #288]	@ (8002f64 <anchor_main+0x230>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	0018      	movs	r0, r3
 8002e46:	f00f fce7 	bl	8012818 <dwt_readrxdata>
            }

            /* Check that the frame is a poll sent by "DS TWR initiator" example.
             * As the sequence number field of the frame is not relevant, it is cleared to simplify the validation of the frame. */
            rx_buffer[ALL_MSG_SN_IDX] = 0;
 8002e4a:	4b46      	ldr	r3, [pc, #280]	@ (8002f64 <anchor_main+0x230>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	709a      	strb	r2, [r3, #2]

            memcpy(tx_resp_msg + TX_RESP_MSG_TAG_ID_IDX, rx_buffer + RX_POLL_MSG_TAG_ID_IDX, 2);  // Save the incoming tag id into next message
 8002e50:	4b45      	ldr	r3, [pc, #276]	@ (8002f68 <anchor_main+0x234>)
 8002e52:	4946      	ldr	r1, [pc, #280]	@ (8002f6c <anchor_main+0x238>)
 8002e54:	2202      	movs	r2, #2
 8002e56:	0018      	movs	r0, r3
 8002e58:	f011 f9ce 	bl	80141f8 <memcpy>
            memcpy(rx_final_msg + RX_FINAL_MSG_TAG_ID_IDX, rx_buffer + RX_POLL_MSG_TAG_ID_IDX, 2);  // Used for comparing tag id of poll with final
 8002e5c:	4b44      	ldr	r3, [pc, #272]	@ (8002f70 <anchor_main+0x23c>)
 8002e5e:	4943      	ldr	r1, [pc, #268]	@ (8002f6c <anchor_main+0x238>)
 8002e60:	2202      	movs	r2, #2
 8002e62:	0018      	movs	r0, r3
 8002e64:	f011 f9c8 	bl	80141f8 <memcpy>
            memcpy(rx_poll_msg + RX_POLL_MSG_TAG_ID_IDX, rx_buffer + RX_POLL_MSG_TAG_ID_IDX, 2);  // Respond to all tags
 8002e68:	4b42      	ldr	r3, [pc, #264]	@ (8002f74 <anchor_main+0x240>)
 8002e6a:	4940      	ldr	r1, [pc, #256]	@ (8002f6c <anchor_main+0x238>)
 8002e6c:	2202      	movs	r2, #2
 8002e6e:	0018      	movs	r0, r3
 8002e70:	f011 f9c2 	bl	80141f8 <memcpy>

            if (memcmp(rx_buffer, rx_poll_msg, ALL_MSG_COMMON_LEN) == 0)
 8002e74:	4940      	ldr	r1, [pc, #256]	@ (8002f78 <anchor_main+0x244>)
 8002e76:	4b3b      	ldr	r3, [pc, #236]	@ (8002f64 <anchor_main+0x230>)
 8002e78:	220a      	movs	r2, #10
 8002e7a:	0018      	movs	r0, r3
 8002e7c:	f011 f91c 	bl	80140b8 <memcmp>
 8002e80:	1e03      	subs	r3, r0, #0
 8002e82:	d1a7      	bne.n	8002dd4 <anchor_main+0xa0>

                uint32 resp_tx_time;
                int ret;

                /* Retrieve poll reception timestamp. */
                poll_rx_ts = get_rx_timestamp_u64();
 8002e84:	f000 faae 	bl	80033e4 <get_rx_timestamp_u64>
 8002e88:	0002      	movs	r2, r0
 8002e8a:	000b      	movs	r3, r1
 8002e8c:	493b      	ldr	r1, [pc, #236]	@ (8002f7c <anchor_main+0x248>)
 8002e8e:	600a      	str	r2, [r1, #0]
 8002e90:	604b      	str	r3, [r1, #4]

                //                 CDC_Transmit_FS((uint8*) &poll_rx_ts, sizeof(poll_rx_ts));

                /* Set send time for response. See NOTE 9 below. */
                resp_tx_time = (poll_rx_ts + (POLL_RX_TO_RESP_TX_DLY_UUS * UUS_TO_DWT_TIME)) >> 8;
 8002e92:	4b3a      	ldr	r3, [pc, #232]	@ (8002f7c <anchor_main+0x248>)
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	4839      	ldr	r0, [pc, #228]	@ (8002f80 <anchor_main+0x24c>)
 8002e9a:	2100      	movs	r1, #0
 8002e9c:	1812      	adds	r2, r2, r0
 8002e9e:	414b      	adcs	r3, r1
 8002ea0:	0619      	lsls	r1, r3, #24
 8002ea2:	0a14      	lsrs	r4, r2, #8
 8002ea4:	430c      	orrs	r4, r1
 8002ea6:	0a1d      	lsrs	r5, r3, #8
 8002ea8:	0023      	movs	r3, r4
 8002eaa:	667b      	str	r3, [r7, #100]	@ 0x64
                dwt_setdelayedtrxtime(resp_tx_time);
 8002eac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002eae:	0018      	movs	r0, r3
 8002eb0:	f00f ffc7 	bl	8012e42 <dwt_setdelayedtrxtime>

                // CDC_Transmit_FS((uint8*)&resp_tx_time, sizeof(resp_tx_time));

                /* Set expected delay and timeout for final message reception. See NOTE 4 and 5 below. */
                dwt_setrxaftertxdelay(RESP_TX_TO_FINAL_RX_DLY_UUS);
 8002eb4:	2064      	movs	r0, #100	@ 0x64
 8002eb6:	f00f fef9 	bl	8012cac <dwt_setrxaftertxdelay>
                dwt_setrxtimeout(FINAL_RX_TIMEOUT_UUS);
 8002eba:	23af      	movs	r3, #175	@ 0xaf
 8002ebc:	011b      	lsls	r3, r3, #4
 8002ebe:	0018      	movs	r0, r3
 8002ec0:	f010 f8c6 	bl	8013050 <dwt_setrxtimeout>

                /* Write and send the response message. See NOTE 10 below.*/
                tx_resp_msg[ALL_MSG_SN_IDX] = frame_seq_nb;
 8002ec4:	4b2f      	ldr	r3, [pc, #188]	@ (8002f84 <anchor_main+0x250>)
 8002ec6:	781a      	ldrb	r2, [r3, #0]
 8002ec8:	4b2f      	ldr	r3, [pc, #188]	@ (8002f88 <anchor_main+0x254>)
 8002eca:	709a      	strb	r2, [r3, #2]
                dwt_writetxdata(sizeof(tx_resp_msg), tx_resp_msg, 0); /* Zero offset in TX buffer. */
 8002ecc:	4b2e      	ldr	r3, [pc, #184]	@ (8002f88 <anchor_main+0x254>)
 8002ece:	2200      	movs	r2, #0
 8002ed0:	0019      	movs	r1, r3
 8002ed2:	200f      	movs	r0, #15
 8002ed4:	f00f fc53 	bl	801277e <dwt_writetxdata>
                dwt_writetxfctrl(sizeof(tx_resp_msg), 0, 1);          /* Zero offset in TX buffer, ranging. */
 8002ed8:	2201      	movs	r2, #1
 8002eda:	2100      	movs	r1, #0
 8002edc:	200f      	movs	r0, #15
 8002ede:	f00f fc77 	bl	80127d0 <dwt_writetxfctrl>
                ret = dwt_starttx(DWT_START_TX_DELAYED | DWT_RESPONSE_EXPECTED);
 8002ee2:	2003      	movs	r0, #3
 8002ee4:	f00f ffbc 	bl	8012e60 <dwt_starttx>
 8002ee8:	0003      	movs	r3, r0
 8002eea:	663b      	str	r3, [r7, #96]	@ 0x60

                /* If dwt_starttx() returns an error, abandon this ranging exchange and proceed to the next one. See NOTE 11 below. */
                if (ret == DWT_ERROR)
 8002eec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002eee:	3301      	adds	r3, #1
 8002ef0:	d100      	bne.n	8002ef4 <anchor_main+0x1c0>
 8002ef2:	e207      	b.n	8003304 <anchor_main+0x5d0>
                {
                    continue;
                }

                /* Poll for reception of expected "final" frame or error/timeout. See NOTE 8 below. */
                while (!((status_reg = dwt_read32bitreg(SYS_STATUS_ID)) & (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR)))
 8002ef4:	46c0      	nop			@ (mov r8, r8)
 8002ef6:	2100      	movs	r1, #0
 8002ef8:	200f      	movs	r0, #15
 8002efa:	f00f fd7f 	bl	80129fc <dwt_read32bitoffsetreg>
 8002efe:	0002      	movs	r2, r0
 8002f00:	4b16      	ldr	r3, [pc, #88]	@ (8002f5c <anchor_main+0x228>)
 8002f02:	601a      	str	r2, [r3, #0]
 8002f04:	4b15      	ldr	r3, [pc, #84]	@ (8002f5c <anchor_main+0x228>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a15      	ldr	r2, [pc, #84]	@ (8002f60 <anchor_main+0x22c>)
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	d0f3      	beq.n	8002ef6 <anchor_main+0x1c2>
                };
                // uint32 error = status_reg & (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
                //                CDC_Transmit_FS((uint8 *) &error, sizeof(status_reg));

                /* Increment frame sequence number after transmission of the response message (modulo 256). */
                frame_seq_nb++;
 8002f0e:	4b1d      	ldr	r3, [pc, #116]	@ (8002f84 <anchor_main+0x250>)
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	3301      	adds	r3, #1
 8002f14:	b2da      	uxtb	r2, r3
 8002f16:	4b1b      	ldr	r3, [pc, #108]	@ (8002f84 <anchor_main+0x250>)
 8002f18:	701a      	strb	r2, [r3, #0]

                if (status_reg & SYS_STATUS_RXFCG)
 8002f1a:	4b10      	ldr	r3, [pc, #64]	@ (8002f5c <anchor_main+0x228>)
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	2380      	movs	r3, #128	@ 0x80
 8002f20:	01db      	lsls	r3, r3, #7
 8002f22:	4013      	ands	r3, r2
 8002f24:	d100      	bne.n	8002f28 <anchor_main+0x1f4>
 8002f26:	e1db      	b.n	80032e0 <anchor_main+0x5ac>
                {
                    int i;

                    for (i = 0; i < RX_BUF_LEN; i++)
 8002f28:	2300      	movs	r3, #0
 8002f2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002f2c:	e036      	b.n	8002f9c <anchor_main+0x268>
 8002f2e:	46c0      	nop			@ (mov r8, r8)
 8002f30:	2000000a 	.word	0x2000000a
 8002f34:	20000458 	.word	0x20000458
 8002f38:	20000029 	.word	0x20000029
 8002f3c:	20000020 	.word	0x20000020
 8002f40:	20000037 	.word	0x20000037
 8002f44:	20000045 	.word	0x20000045
 8002f48:	2000000c 	.word	0x2000000c
 8002f4c:	20000018 	.word	0x20000018
 8002f50:	00004031 	.word	0x00004031
 8002f54:	08016654 	.word	0x08016654
 8002f58:	08016664 	.word	0x08016664
 8002f5c:	2000047c 	.word	0x2000047c
 8002f60:	2427d000 	.word	0x2427d000
 8002f64:	20000464 	.word	0x20000464
 8002f68:	20000035 	.word	0x20000035
 8002f6c:	2000046b 	.word	0x2000046b
 8002f70:	20000047 	.word	0x20000047
 8002f74:	2000002b 	.word	0x2000002b
 8002f78:	20000024 	.word	0x20000024
 8002f7c:	20000480 	.word	0x20000480
 8002f80:	09c40000 	.word	0x09c40000
 8002f84:	20000460 	.word	0x20000460
 8002f88:	20000030 	.word	0x20000030
                    {
                        rx_buffer[i] = 0;
 8002f8c:	4adf      	ldr	r2, [pc, #892]	@ (800330c <anchor_main+0x5d8>)
 8002f8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f90:	18d3      	adds	r3, r2, r3
 8002f92:	2200      	movs	r2, #0
 8002f94:	701a      	strb	r2, [r3, #0]
                    for (i = 0; i < RX_BUF_LEN; i++)
 8002f96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f98:	3301      	adds	r3, #1
 8002f9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002f9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f9e:	2b17      	cmp	r3, #23
 8002fa0:	ddf4      	ble.n	8002f8c <anchor_main+0x258>
                    }
                    //                	CDC_Transmit_FS((uint8 *) &status_reg, sizeof(error));
                    /* Clear good RX frame event and TX frame sent in the DW1000 status register. */
                    dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG | SYS_STATUS_TXFRS);
 8002fa2:	2381      	movs	r3, #129	@ 0x81
 8002fa4:	01db      	lsls	r3, r3, #7
 8002fa6:	001a      	movs	r2, r3
 8002fa8:	2100      	movs	r1, #0
 8002faa:	200f      	movs	r0, #15
 8002fac:	f00f fdb7 	bl	8012b1e <dwt_write32bitoffsetreg>

                    /* A frame has been received, read it into the local buffer. */
                    frame_len = dwt_read32bitreg(RX_FINFO_ID) & RX_FINFO_RXFLEN_MASK;
 8002fb0:	2100      	movs	r1, #0
 8002fb2:	2010      	movs	r0, #16
 8002fb4:	f00f fd22 	bl	80129fc <dwt_read32bitoffsetreg>
 8002fb8:	0003      	movs	r3, r0
 8002fba:	227f      	movs	r2, #127	@ 0x7f
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	66bb      	str	r3, [r7, #104]	@ 0x68
                    if (frame_len <= RX_BUF_LEN)
 8002fc0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002fc2:	2b18      	cmp	r3, #24
 8002fc4:	d806      	bhi.n	8002fd4 <anchor_main+0x2a0>
                    {
                        dwt_readrxdata(rx_buffer, frame_len, 0);
 8002fc6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002fc8:	b299      	uxth	r1, r3
 8002fca:	4bd0      	ldr	r3, [pc, #832]	@ (800330c <anchor_main+0x5d8>)
 8002fcc:	2200      	movs	r2, #0
 8002fce:	0018      	movs	r0, r3
 8002fd0:	f00f fc22 	bl	8012818 <dwt_readrxdata>

                    //                    CDC_Transmit_FS(rx_buffer, sizeof(rx_final_msg));

                    /* Check that the frame is a final message sent by "DS TWR initiator" example.
                     * As the sequence number field of the frame is not used in this example, it can be zeroed to ease the validation of the frame. */
                    rx_buffer[ALL_MSG_SN_IDX] = 0;
 8002fd4:	4bcd      	ldr	r3, [pc, #820]	@ (800330c <anchor_main+0x5d8>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	709a      	strb	r2, [r3, #2]
                    //                    CDC_Transmit_FS(rx_buffer, ALL_MSG_COMMON_LEN);
                    //                    CDC_Transmit_FS(rx_final_msg, ALL_MSG_COMMON_LEN);

                    if (memcmp(rx_buffer, rx_final_msg, ALL_MSG_COMMON_LEN) == 0)
 8002fda:	49cd      	ldr	r1, [pc, #820]	@ (8003310 <anchor_main+0x5dc>)
 8002fdc:	4bcb      	ldr	r3, [pc, #812]	@ (800330c <anchor_main+0x5d8>)
 8002fde:	220a      	movs	r2, #10
 8002fe0:	0018      	movs	r0, r3
 8002fe2:	f011 f869 	bl	80140b8 <memcmp>
 8002fe6:	1e03      	subs	r3, r0, #0
 8002fe8:	d000      	beq.n	8002fec <anchor_main+0x2b8>
 8002fea:	e6f3      	b.n	8002dd4 <anchor_main+0xa0>
                        uint32 poll_rx_ts_32, resp_tx_ts_32, final_rx_ts_32;
                        double Ra, Rb, Da, Db;
                        int64 tof_dtu;

                        /* Retrieve response transmission and final reception timestamps. */
                        resp_tx_ts = get_tx_timestamp_u64();
 8002fec:	f000 f9c0 	bl	8003370 <get_tx_timestamp_u64>
 8002ff0:	0002      	movs	r2, r0
 8002ff2:	000b      	movs	r3, r1
 8002ff4:	49c7      	ldr	r1, [pc, #796]	@ (8003314 <anchor_main+0x5e0>)
 8002ff6:	600a      	str	r2, [r1, #0]
 8002ff8:	604b      	str	r3, [r1, #4]
                        final_rx_ts = get_rx_timestamp_u64();
 8002ffa:	f000 f9f3 	bl	80033e4 <get_rx_timestamp_u64>
 8002ffe:	0002      	movs	r2, r0
 8003000:	000b      	movs	r3, r1
 8003002:	49c5      	ldr	r1, [pc, #788]	@ (8003318 <anchor_main+0x5e4>)
 8003004:	600a      	str	r2, [r1, #0]
 8003006:	604b      	str	r3, [r1, #4]

                        /* Get timestamps embedded in the final message. */
                        final_msg_get_ts(&rx_buffer[FINAL_MSG_POLL_TX_TS_IDX], &poll_tx_ts);
 8003008:	2310      	movs	r3, #16
 800300a:	2610      	movs	r6, #16
 800300c:	199b      	adds	r3, r3, r6
 800300e:	19da      	adds	r2, r3, r7
 8003010:	4bc2      	ldr	r3, [pc, #776]	@ (800331c <anchor_main+0x5e8>)
 8003012:	0011      	movs	r1, r2
 8003014:	0018      	movs	r0, r3
 8003016:	f000 fa1f 	bl	8003458 <final_msg_get_ts>
                        final_msg_get_ts(&rx_buffer[FINAL_MSG_RESP_RX_TS_IDX], &resp_rx_ts);
 800301a:	230c      	movs	r3, #12
 800301c:	199b      	adds	r3, r3, r6
 800301e:	19da      	adds	r2, r3, r7
 8003020:	4bbf      	ldr	r3, [pc, #764]	@ (8003320 <anchor_main+0x5ec>)
 8003022:	0011      	movs	r1, r2
 8003024:	0018      	movs	r0, r3
 8003026:	f000 fa17 	bl	8003458 <final_msg_get_ts>
                        final_msg_get_ts(&rx_buffer[FINAL_MSG_FINAL_TX_TS_IDX], &final_tx_ts);
 800302a:	2308      	movs	r3, #8
 800302c:	199b      	adds	r3, r3, r6
 800302e:	19da      	adds	r2, r3, r7
 8003030:	4bbc      	ldr	r3, [pc, #752]	@ (8003324 <anchor_main+0x5f0>)
 8003032:	0011      	movs	r1, r2
 8003034:	0018      	movs	r0, r3
 8003036:	f000 fa0f 	bl	8003458 <final_msg_get_ts>

                        /* Compute time of flight. 32-bit subtractions give correct answers even if clock has wrapped. See NOTE 12 below. */
                        poll_rx_ts_32 = (uint32)poll_rx_ts;
 800303a:	4bbb      	ldr	r3, [pc, #748]	@ (8003328 <anchor_main+0x5f4>)
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	0013      	movs	r3, r2
 8003042:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        resp_tx_ts_32 = (uint32)resp_tx_ts;
 8003044:	4bb3      	ldr	r3, [pc, #716]	@ (8003314 <anchor_main+0x5e0>)
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	0013      	movs	r3, r2
 800304c:	65bb      	str	r3, [r7, #88]	@ 0x58
                        final_rx_ts_32 = (uint32)final_rx_ts;
 800304e:	4bb2      	ldr	r3, [pc, #712]	@ (8003318 <anchor_main+0x5e4>)
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	0013      	movs	r3, r2
 8003056:	657b      	str	r3, [r7, #84]	@ 0x54
                        Ra = (double)(resp_rx_ts - poll_tx_ts);
 8003058:	69fa      	ldr	r2, [r7, #28]
 800305a:	6a3b      	ldr	r3, [r7, #32]
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	0018      	movs	r0, r3
 8003060:	f7ff fbc8 	bl	80027f4 <__aeabi_ui2d>
 8003064:	0002      	movs	r2, r0
 8003066:	000b      	movs	r3, r1
 8003068:	64ba      	str	r2, [r7, #72]	@ 0x48
 800306a:	64fb      	str	r3, [r7, #76]	@ 0x4c
                        Rb = (double)(final_rx_ts_32 - resp_tx_ts_32);
 800306c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800306e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	0018      	movs	r0, r3
 8003074:	f7ff fbbe 	bl	80027f4 <__aeabi_ui2d>
 8003078:	0002      	movs	r2, r0
 800307a:	000b      	movs	r3, r1
 800307c:	643a      	str	r2, [r7, #64]	@ 0x40
 800307e:	647b      	str	r3, [r7, #68]	@ 0x44
                        Da = (double)(final_tx_ts - resp_rx_ts);
 8003080:	69ba      	ldr	r2, [r7, #24]
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	0018      	movs	r0, r3
 8003088:	f7ff fbb4 	bl	80027f4 <__aeabi_ui2d>
 800308c:	0002      	movs	r2, r0
 800308e:	000b      	movs	r3, r1
 8003090:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003092:	63fb      	str	r3, [r7, #60]	@ 0x3c
                        Db = (double)(resp_tx_ts_32 - poll_rx_ts_32);
 8003094:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003096:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	0018      	movs	r0, r3
 800309c:	f7ff fbaa 	bl	80027f4 <__aeabi_ui2d>
 80030a0:	0002      	movs	r2, r0
 80030a2:	000b      	movs	r3, r1
 80030a4:	633a      	str	r2, [r7, #48]	@ 0x30
 80030a6:	637b      	str	r3, [r7, #52]	@ 0x34
                        tof_dtu = (int64)((Ra * Rb - Da * Db) / (Ra + Rb + Da + Db));
 80030a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80030aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030ac:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80030ae:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80030b0:	f7fe fcb0 	bl	8001a14 <__aeabi_dmul>
 80030b4:	0002      	movs	r2, r0
 80030b6:	000b      	movs	r3, r1
 80030b8:	60ba      	str	r2, [r7, #8]
 80030ba:	60fb      	str	r3, [r7, #12]
 80030bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030c0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80030c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80030c4:	f7fe fca6 	bl	8001a14 <__aeabi_dmul>
 80030c8:	0002      	movs	r2, r0
 80030ca:	000b      	movs	r3, r1
 80030cc:	68b8      	ldr	r0, [r7, #8]
 80030ce:	68f9      	ldr	r1, [r7, #12]
 80030d0:	f7fe ff68 	bl	8001fa4 <__aeabi_dsub>
 80030d4:	0002      	movs	r2, r0
 80030d6:	000b      	movs	r3, r1
 80030d8:	60ba      	str	r2, [r7, #8]
 80030da:	60fb      	str	r3, [r7, #12]
 80030dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80030de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030e0:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80030e2:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80030e4:	f7fd fcee 	bl	8000ac4 <__aeabi_dadd>
 80030e8:	0002      	movs	r2, r0
 80030ea:	000b      	movs	r3, r1
 80030ec:	0010      	movs	r0, r2
 80030ee:	0019      	movs	r1, r3
 80030f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80030f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030f4:	f7fd fce6 	bl	8000ac4 <__aeabi_dadd>
 80030f8:	0002      	movs	r2, r0
 80030fa:	000b      	movs	r3, r1
 80030fc:	0010      	movs	r0, r2
 80030fe:	0019      	movs	r1, r3
 8003100:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003102:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003104:	f7fd fcde 	bl	8000ac4 <__aeabi_dadd>
 8003108:	0002      	movs	r2, r0
 800310a:	000b      	movs	r3, r1
 800310c:	68b8      	ldr	r0, [r7, #8]
 800310e:	68f9      	ldr	r1, [r7, #12]
 8003110:	f7fe f83c 	bl	800118c <__aeabi_ddiv>
 8003114:	0002      	movs	r2, r0
 8003116:	000b      	movs	r3, r1
 8003118:	0010      	movs	r0, r2
 800311a:	0019      	movs	r1, r3
 800311c:	f7fd f9e2 	bl	80004e4 <__aeabi_d2lz>
 8003120:	0002      	movs	r2, r0
 8003122:	000b      	movs	r3, r1
 8003124:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003126:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        tof = tof_dtu * DWT_TIME_UNITS;
 8003128:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800312a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800312c:	f7fd fa14 	bl	8000558 <__aeabi_l2d>
 8003130:	4a7e      	ldr	r2, [pc, #504]	@ (800332c <anchor_main+0x5f8>)
 8003132:	4b7f      	ldr	r3, [pc, #508]	@ (8003330 <anchor_main+0x5fc>)
 8003134:	f7fe fc6e 	bl	8001a14 <__aeabi_dmul>
 8003138:	0002      	movs	r2, r0
 800313a:	000b      	movs	r3, r1
 800313c:	497d      	ldr	r1, [pc, #500]	@ (8003334 <anchor_main+0x600>)
 800313e:	600a      	str	r2, [r1, #0]
 8003140:	604b      	str	r3, [r1, #4]

                        distance = tof * SPEED_OF_LIGHT;
 8003142:	4b7c      	ldr	r3, [pc, #496]	@ (8003334 <anchor_main+0x600>)
 8003144:	6818      	ldr	r0, [r3, #0]
 8003146:	6859      	ldr	r1, [r3, #4]
 8003148:	2298      	movs	r2, #152	@ 0x98
 800314a:	0552      	lsls	r2, r2, #21
 800314c:	4b7a      	ldr	r3, [pc, #488]	@ (8003338 <anchor_main+0x604>)
 800314e:	f7fe fc61 	bl	8001a14 <__aeabi_dmul>
 8003152:	0002      	movs	r2, r0
 8003154:	000b      	movs	r3, r1
 8003156:	4979      	ldr	r1, [pc, #484]	@ (800333c <anchor_main+0x608>)
 8003158:	600a      	str	r2, [r1, #0]
 800315a:	604b      	str	r3, [r1, #4]

                        if(distance < 0)
 800315c:	4b77      	ldr	r3, [pc, #476]	@ (800333c <anchor_main+0x608>)
 800315e:	6818      	ldr	r0, [r3, #0]
 8003160:	6859      	ldr	r1, [r3, #4]
 8003162:	2200      	movs	r2, #0
 8003164:	2300      	movs	r3, #0
 8003166:	f7fd f977 	bl	8000458 <__aeabi_dcmplt>
 800316a:	1e03      	subs	r3, r0, #0
 800316c:	d000      	beq.n	8003170 <anchor_main+0x43c>
 800316e:	e0cb      	b.n	8003308 <anchor_main+0x5d4>
                        {
                            continue;
                        }

                        uint8 tag_index = rx_final_msg[RX_FINAL_MSG_TAG_ID_IDX + 1] - '0' - 1; // Convert char to uint8
 8003170:	4b67      	ldr	r3, [pc, #412]	@ (8003310 <anchor_main+0x5dc>)
 8003172:	7a1a      	ldrb	r2, [r3, #8]
 8003174:	2617      	movs	r6, #23
 8003176:	2110      	movs	r1, #16
 8003178:	1873      	adds	r3, r6, r1
 800317a:	19db      	adds	r3, r3, r7
 800317c:	3a31      	subs	r2, #49	@ 0x31
 800317e:	701a      	strb	r2, [r3, #0]
                        if (tag_index < total_tags) // Ensure tag ID is within bounds
 8003180:	4b6f      	ldr	r3, [pc, #444]	@ (8003340 <anchor_main+0x60c>)
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	1872      	adds	r2, r6, r1
 8003186:	19d2      	adds	r2, r2, r7
 8003188:	7812      	ldrb	r2, [r2, #0]
 800318a:	429a      	cmp	r2, r3
 800318c:	d300      	bcc.n	8003190 <anchor_main+0x45c>
 800318e:	e08f      	b.n	80032b0 <anchor_main+0x57c>
                        {
                            tags_last_heard[tag_index] = HAL_GetTick();
 8003190:	1872      	adds	r2, r6, r1
 8003192:	19d3      	adds	r3, r2, r7
 8003194:	781e      	ldrb	r6, [r3, #0]
 8003196:	f001 f92d 	bl	80043f4 <HAL_GetTick>
 800319a:	0001      	movs	r1, r0
 800319c:	4b69      	ldr	r3, [pc, #420]	@ (8003344 <anchor_main+0x610>)
 800319e:	00b2      	lsls	r2, r6, #2
 80031a0:	50d1      	str	r1, [r2, r3]
                            tag_distances[tag_index] = distance; // Update the distance for the tag
 80031a2:	2617      	movs	r6, #23
 80031a4:	2310      	movs	r3, #16
 80031a6:	18f2      	adds	r2, r6, r3
 80031a8:	19d3      	adds	r3, r2, r7
 80031aa:	7819      	ldrb	r1, [r3, #0]
 80031ac:	4b63      	ldr	r3, [pc, #396]	@ (800333c <anchor_main+0x608>)
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	4865      	ldr	r0, [pc, #404]	@ (8003348 <anchor_main+0x614>)
 80031b4:	00c9      	lsls	r1, r1, #3
 80031b6:	1841      	adds	r1, r0, r1
 80031b8:	600a      	str	r2, [r1, #0]
 80031ba:	604b      	str	r3, [r1, #4]

                            // Update tag mean and variance
                            tags_variance[tag_index] = (SLIDING_WINDOW_VARIANCE_RHO_INV * tags_variance[tag_index]) + (SLIDING_WINDOW_VARIANCE_RHO * (distance - tags_mean[tag_index]) * (distance - tags_mean[tag_index]));
 80031bc:	2310      	movs	r3, #16
 80031be:	18f2      	adds	r2, r6, r3
 80031c0:	19d3      	adds	r3, r2, r7
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	4a61      	ldr	r2, [pc, #388]	@ (800334c <anchor_main+0x618>)
 80031c6:	00db      	lsls	r3, r3, #3
 80031c8:	18d3      	adds	r3, r2, r3
 80031ca:	6818      	ldr	r0, [r3, #0]
 80031cc:	6859      	ldr	r1, [r3, #4]
 80031ce:	4a60      	ldr	r2, [pc, #384]	@ (8003350 <anchor_main+0x61c>)
 80031d0:	4b60      	ldr	r3, [pc, #384]	@ (8003354 <anchor_main+0x620>)
 80031d2:	f7fe fc1f 	bl	8001a14 <__aeabi_dmul>
 80031d6:	0002      	movs	r2, r0
 80031d8:	000b      	movs	r3, r1
 80031da:	60ba      	str	r2, [r7, #8]
 80031dc:	60fb      	str	r3, [r7, #12]
 80031de:	4b57      	ldr	r3, [pc, #348]	@ (800333c <anchor_main+0x608>)
 80031e0:	6818      	ldr	r0, [r3, #0]
 80031e2:	6859      	ldr	r1, [r3, #4]
 80031e4:	2310      	movs	r3, #16
 80031e6:	18f2      	adds	r2, r6, r3
 80031e8:	19d3      	adds	r3, r2, r7
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	4a5a      	ldr	r2, [pc, #360]	@ (8003358 <anchor_main+0x624>)
 80031ee:	00db      	lsls	r3, r3, #3
 80031f0:	18d3      	adds	r3, r2, r3
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f7fe fed5 	bl	8001fa4 <__aeabi_dsub>
 80031fa:	0002      	movs	r2, r0
 80031fc:	000b      	movs	r3, r1
 80031fe:	0010      	movs	r0, r2
 8003200:	0019      	movs	r1, r3
 8003202:	4a53      	ldr	r2, [pc, #332]	@ (8003350 <anchor_main+0x61c>)
 8003204:	4b55      	ldr	r3, [pc, #340]	@ (800335c <anchor_main+0x628>)
 8003206:	f7fe fc05 	bl	8001a14 <__aeabi_dmul>
 800320a:	0002      	movs	r2, r0
 800320c:	000b      	movs	r3, r1
 800320e:	603a      	str	r2, [r7, #0]
 8003210:	607b      	str	r3, [r7, #4]
 8003212:	4b4a      	ldr	r3, [pc, #296]	@ (800333c <anchor_main+0x608>)
 8003214:	6818      	ldr	r0, [r3, #0]
 8003216:	6859      	ldr	r1, [r3, #4]
 8003218:	2310      	movs	r3, #16
 800321a:	18f2      	adds	r2, r6, r3
 800321c:	19d3      	adds	r3, r2, r7
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	4a4d      	ldr	r2, [pc, #308]	@ (8003358 <anchor_main+0x624>)
 8003222:	00db      	lsls	r3, r3, #3
 8003224:	18d3      	adds	r3, r2, r3
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	f7fe febb 	bl	8001fa4 <__aeabi_dsub>
 800322e:	0002      	movs	r2, r0
 8003230:	000b      	movs	r3, r1
 8003232:	6838      	ldr	r0, [r7, #0]
 8003234:	6879      	ldr	r1, [r7, #4]
 8003236:	f7fe fbed 	bl	8001a14 <__aeabi_dmul>
 800323a:	0002      	movs	r2, r0
 800323c:	000b      	movs	r3, r1
 800323e:	2110      	movs	r1, #16
 8003240:	1870      	adds	r0, r6, r1
 8003242:	19c1      	adds	r1, r0, r7
 8003244:	780e      	ldrb	r6, [r1, #0]
 8003246:	68b8      	ldr	r0, [r7, #8]
 8003248:	68f9      	ldr	r1, [r7, #12]
 800324a:	f7fd fc3b 	bl	8000ac4 <__aeabi_dadd>
 800324e:	0002      	movs	r2, r0
 8003250:	000b      	movs	r3, r1
 8003252:	483e      	ldr	r0, [pc, #248]	@ (800334c <anchor_main+0x618>)
 8003254:	00f1      	lsls	r1, r6, #3
 8003256:	1841      	adds	r1, r0, r1
 8003258:	600a      	str	r2, [r1, #0]
 800325a:	604b      	str	r3, [r1, #4]
                            tags_mean[tag_index] = (SLIDING_WINDOW_VARIANCE_RHO_INV * tags_mean[tag_index]) + (SLIDING_WINDOW_VARIANCE_RHO * distance);
 800325c:	2617      	movs	r6, #23
 800325e:	2110      	movs	r1, #16
 8003260:	1873      	adds	r3, r6, r1
 8003262:	19db      	adds	r3, r3, r7
 8003264:	781b      	ldrb	r3, [r3, #0]
 8003266:	4a3c      	ldr	r2, [pc, #240]	@ (8003358 <anchor_main+0x624>)
 8003268:	00db      	lsls	r3, r3, #3
 800326a:	18d3      	adds	r3, r2, r3
 800326c:	6818      	ldr	r0, [r3, #0]
 800326e:	6859      	ldr	r1, [r3, #4]
 8003270:	4a37      	ldr	r2, [pc, #220]	@ (8003350 <anchor_main+0x61c>)
 8003272:	4b38      	ldr	r3, [pc, #224]	@ (8003354 <anchor_main+0x620>)
 8003274:	f7fe fbce 	bl	8001a14 <__aeabi_dmul>
 8003278:	0002      	movs	r2, r0
 800327a:	000b      	movs	r3, r1
 800327c:	60ba      	str	r2, [r7, #8]
 800327e:	60fb      	str	r3, [r7, #12]
 8003280:	4b2e      	ldr	r3, [pc, #184]	@ (800333c <anchor_main+0x608>)
 8003282:	6818      	ldr	r0, [r3, #0]
 8003284:	6859      	ldr	r1, [r3, #4]
 8003286:	4a32      	ldr	r2, [pc, #200]	@ (8003350 <anchor_main+0x61c>)
 8003288:	4b34      	ldr	r3, [pc, #208]	@ (800335c <anchor_main+0x628>)
 800328a:	f7fe fbc3 	bl	8001a14 <__aeabi_dmul>
 800328e:	0002      	movs	r2, r0
 8003290:	000b      	movs	r3, r1
 8003292:	2110      	movs	r1, #16
 8003294:	1871      	adds	r1, r6, r1
 8003296:	19c9      	adds	r1, r1, r7
 8003298:	780e      	ldrb	r6, [r1, #0]
 800329a:	68b8      	ldr	r0, [r7, #8]
 800329c:	68f9      	ldr	r1, [r7, #12]
 800329e:	f7fd fc11 	bl	8000ac4 <__aeabi_dadd>
 80032a2:	0002      	movs	r2, r0
 80032a4:	000b      	movs	r3, r1
 80032a6:	482c      	ldr	r0, [pc, #176]	@ (8003358 <anchor_main+0x624>)
 80032a8:	00f1      	lsls	r1, r6, #3
 80032aa:	1841      	adds	r1, r0, r1
 80032ac:	600a      	str	r2, [r1, #0]
 80032ae:	604b      	str	r3, [r1, #4]
                        }

                        /* Display computed distance on LCD. */
                        sprintf(dist_str, "AT+TEST=TXLRSTR, \"%c,%c,%3.2f\"\r\n", anchor_id[1], rx_final_msg[RX_FINAL_MSG_TAG_ID_IDX + 1], distance);
 80032b0:	4b2b      	ldr	r3, [pc, #172]	@ (8003360 <anchor_main+0x62c>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	3301      	adds	r3, #1
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	001e      	movs	r6, r3
 80032ba:	4b15      	ldr	r3, [pc, #84]	@ (8003310 <anchor_main+0x5dc>)
 80032bc:	7a1b      	ldrb	r3, [r3, #8]
 80032be:	469c      	mov	ip, r3
 80032c0:	4b1e      	ldr	r3, [pc, #120]	@ (800333c <anchor_main+0x608>)
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	4927      	ldr	r1, [pc, #156]	@ (8003364 <anchor_main+0x630>)
 80032c8:	4827      	ldr	r0, [pc, #156]	@ (8003368 <anchor_main+0x634>)
 80032ca:	9200      	str	r2, [sp, #0]
 80032cc:	9301      	str	r3, [sp, #4]
 80032ce:	4663      	mov	r3, ip
 80032d0:	0032      	movs	r2, r6
 80032d2:	f010 fe85 	bl	8013fe0 <siprintf>

                        // CDC_Transmit_FS((uint8_t *)dist_str, sizeof(dist_str));
                        (*send_at_msg_ptr)(dist_str);
 80032d6:	4a24      	ldr	r2, [pc, #144]	@ (8003368 <anchor_main+0x634>)
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	0010      	movs	r0, r2
 80032dc:	4798      	blx	r3
 80032de:	e579      	b.n	8002dd4 <anchor_main+0xa0>
                    }
                }
                else
                {
                    /* Clear RX error/timeout events in the DW1000 status register. */
                    dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
 80032e0:	4b22      	ldr	r3, [pc, #136]	@ (800336c <anchor_main+0x638>)
 80032e2:	001a      	movs	r2, r3
 80032e4:	2100      	movs	r1, #0
 80032e6:	200f      	movs	r0, #15
 80032e8:	f00f fc19 	bl	8012b1e <dwt_write32bitoffsetreg>

                    /* Reset RX to properly reinitialise LDE operation. */
                    dwt_rxreset();
 80032ec:	f00f ff00 	bl	80130f0 <dwt_rxreset>
 80032f0:	e570      	b.n	8002dd4 <anchor_main+0xa0>
            }
        }
        else
        {
            /* Clear RX error/timeout events in the DW1000 status register. */
            dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
 80032f2:	4b1e      	ldr	r3, [pc, #120]	@ (800336c <anchor_main+0x638>)
 80032f4:	001a      	movs	r2, r3
 80032f6:	2100      	movs	r1, #0
 80032f8:	200f      	movs	r0, #15
 80032fa:	f00f fc10 	bl	8012b1e <dwt_write32bitoffsetreg>

            /* Reset RX to properly reinitialise LDE operation. */
            dwt_rxreset();
 80032fe:	f00f fef7 	bl	80130f0 <dwt_rxreset>
 8003302:	e567      	b.n	8002dd4 <anchor_main+0xa0>
                    continue;
 8003304:	46c0      	nop			@ (mov r8, r8)
 8003306:	e565      	b.n	8002dd4 <anchor_main+0xa0>
                            continue;
 8003308:	46c0      	nop			@ (mov r8, r8)
        dwt_setrxtimeout(0);
 800330a:	e563      	b.n	8002dd4 <anchor_main+0xa0>
 800330c:	20000464 	.word	0x20000464
 8003310:	20000040 	.word	0x20000040
 8003314:	20000488 	.word	0x20000488
 8003318:	20000490 	.word	0x20000490
 800331c:	2000046e 	.word	0x2000046e
 8003320:	20000472 	.word	0x20000472
 8003324:	20000476 	.word	0x20000476
 8003328:	20000480 	.word	0x20000480
 800332c:	3bce48fa 	.word	0x3bce48fa
 8003330:	3db13518 	.word	0x3db13518
 8003334:	20000498 	.word	0x20000498
 8003338:	41b1dd19 	.word	0x41b1dd19
 800333c:	200004a0 	.word	0x200004a0
 8003340:	2000000a 	.word	0x2000000a
 8003344:	20000410 	.word	0x20000410
 8003348:	200003f8 	.word	0x200003f8
 800334c:	20000438 	.word	0x20000438
 8003350:	33333333 	.word	0x33333333
 8003354:	3feb3333 	.word	0x3feb3333
 8003358:	20000420 	.word	0x20000420
 800335c:	3fc33333 	.word	0x3fc33333
 8003360:	20000020 	.word	0x20000020
 8003364:	08016694 	.word	0x08016694
 8003368:	200004a8 	.word	0x200004a8
 800336c:	24279000 	.word	0x24279000

08003370 <get_tx_timestamp_u64>:
 * @param  none
 *
 * @return  64-bit value of the read time-stamp.
 */
static uint64 get_tx_timestamp_u64(void)
{
 8003370:	b5b0      	push	{r4, r5, r7, lr}
 8003372:	b08a      	sub	sp, #40	@ 0x28
 8003374:	af00      	add	r7, sp, #0
    uint8 ts_tab[5];
    uint64 ts = 0;
 8003376:	2200      	movs	r2, #0
 8003378:	2300      	movs	r3, #0
 800337a:	623a      	str	r2, [r7, #32]
 800337c:	627b      	str	r3, [r7, #36]	@ 0x24
    int i;
    dwt_readtxtimestamp(ts_tab);
 800337e:	2314      	movs	r3, #20
 8003380:	18fb      	adds	r3, r7, r3
 8003382:	0018      	movs	r0, r3
 8003384:	f00f fa61 	bl	801284a <dwt_readtxtimestamp>
    for (i = 4; i >= 0; i--)
 8003388:	2304      	movs	r3, #4
 800338a:	61fb      	str	r3, [r7, #28]
 800338c:	e020      	b.n	80033d0 <get_tx_timestamp_u64+0x60>
    {
        ts <<= 8;
 800338e:	6a3b      	ldr	r3, [r7, #32]
 8003390:	0e1b      	lsrs	r3, r3, #24
 8003392:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003394:	0215      	lsls	r5, r2, #8
 8003396:	431d      	orrs	r5, r3
 8003398:	6a3b      	ldr	r3, [r7, #32]
 800339a:	021c      	lsls	r4, r3, #8
 800339c:	623c      	str	r4, [r7, #32]
 800339e:	627d      	str	r5, [r7, #36]	@ 0x24
        ts |= ts_tab[i];
 80033a0:	2314      	movs	r3, #20
 80033a2:	18fa      	adds	r2, r7, r3
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	18d3      	adds	r3, r2, r3
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	60bb      	str	r3, [r7, #8]
 80033ac:	2300      	movs	r3, #0
 80033ae:	60fb      	str	r3, [r7, #12]
 80033b0:	6a3b      	ldr	r3, [r7, #32]
 80033b2:	68b9      	ldr	r1, [r7, #8]
 80033b4:	68fa      	ldr	r2, [r7, #12]
 80033b6:	0008      	movs	r0, r1
 80033b8:	4318      	orrs	r0, r3
 80033ba:	6038      	str	r0, [r7, #0]
 80033bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033be:	431a      	orrs	r2, r3
 80033c0:	607a      	str	r2, [r7, #4]
 80033c2:	683a      	ldr	r2, [r7, #0]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	623a      	str	r2, [r7, #32]
 80033c8:	627b      	str	r3, [r7, #36]	@ 0x24
    for (i = 4; i >= 0; i--)
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	3b01      	subs	r3, #1
 80033ce:	61fb      	str	r3, [r7, #28]
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	dadb      	bge.n	800338e <get_tx_timestamp_u64+0x1e>
    }
    return ts;
 80033d6:	6a3a      	ldr	r2, [r7, #32]
 80033d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80033da:	0010      	movs	r0, r2
 80033dc:	0019      	movs	r1, r3
 80033de:	46bd      	mov	sp, r7
 80033e0:	b00a      	add	sp, #40	@ 0x28
 80033e2:	bdb0      	pop	{r4, r5, r7, pc}

080033e4 <get_rx_timestamp_u64>:
 * @param  none
 *
 * @return  64-bit value of the read time-stamp.
 */
static uint64 get_rx_timestamp_u64(void)
{
 80033e4:	b5b0      	push	{r4, r5, r7, lr}
 80033e6:	b08a      	sub	sp, #40	@ 0x28
 80033e8:	af00      	add	r7, sp, #0
    uint8 ts_tab[5];
    uint64 ts = 0;
 80033ea:	2200      	movs	r2, #0
 80033ec:	2300      	movs	r3, #0
 80033ee:	623a      	str	r2, [r7, #32]
 80033f0:	627b      	str	r3, [r7, #36]	@ 0x24
    int i;
    dwt_readrxtimestamp(ts_tab);
 80033f2:	2314      	movs	r3, #20
 80033f4:	18fb      	adds	r3, r7, r3
 80033f6:	0018      	movs	r0, r3
 80033f8:	f00f fa35 	bl	8012866 <dwt_readrxtimestamp>
    for (i = 4; i >= 0; i--)
 80033fc:	2304      	movs	r3, #4
 80033fe:	61fb      	str	r3, [r7, #28]
 8003400:	e020      	b.n	8003444 <get_rx_timestamp_u64+0x60>
    {
        ts <<= 8;
 8003402:	6a3b      	ldr	r3, [r7, #32]
 8003404:	0e1b      	lsrs	r3, r3, #24
 8003406:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003408:	0215      	lsls	r5, r2, #8
 800340a:	431d      	orrs	r5, r3
 800340c:	6a3b      	ldr	r3, [r7, #32]
 800340e:	021c      	lsls	r4, r3, #8
 8003410:	623c      	str	r4, [r7, #32]
 8003412:	627d      	str	r5, [r7, #36]	@ 0x24
        ts |= ts_tab[i];
 8003414:	2314      	movs	r3, #20
 8003416:	18fa      	adds	r2, r7, r3
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	18d3      	adds	r3, r2, r3
 800341c:	781b      	ldrb	r3, [r3, #0]
 800341e:	60bb      	str	r3, [r7, #8]
 8003420:	2300      	movs	r3, #0
 8003422:	60fb      	str	r3, [r7, #12]
 8003424:	6a3b      	ldr	r3, [r7, #32]
 8003426:	68b9      	ldr	r1, [r7, #8]
 8003428:	68fa      	ldr	r2, [r7, #12]
 800342a:	0008      	movs	r0, r1
 800342c:	4318      	orrs	r0, r3
 800342e:	6038      	str	r0, [r7, #0]
 8003430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003432:	431a      	orrs	r2, r3
 8003434:	607a      	str	r2, [r7, #4]
 8003436:	683a      	ldr	r2, [r7, #0]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	623a      	str	r2, [r7, #32]
 800343c:	627b      	str	r3, [r7, #36]	@ 0x24
    for (i = 4; i >= 0; i--)
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	3b01      	subs	r3, #1
 8003442:	61fb      	str	r3, [r7, #28]
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	2b00      	cmp	r3, #0
 8003448:	dadb      	bge.n	8003402 <get_rx_timestamp_u64+0x1e>
    }
    return ts;
 800344a:	6a3a      	ldr	r2, [r7, #32]
 800344c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800344e:	0010      	movs	r0, r2
 8003450:	0019      	movs	r1, r3
 8003452:	46bd      	mov	sp, r7
 8003454:	b00a      	add	sp, #40	@ 0x28
 8003456:	bdb0      	pop	{r4, r5, r7, pc}

08003458 <final_msg_get_ts>:
 *         ts  timestamp value
 *
 * @return none
 */
static void final_msg_get_ts(const uint8 *ts_field, uint32 *ts)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	6039      	str	r1, [r7, #0]
    int i;
    *ts = 0;
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	2200      	movs	r2, #0
 8003466:	601a      	str	r2, [r3, #0]
    for (i = 0; i < FINAL_MSG_TS_LEN; i++)
 8003468:	2300      	movs	r3, #0
 800346a:	60fb      	str	r3, [r7, #12]
 800346c:	e010      	b.n	8003490 <final_msg_get_ts+0x38>
    {
        *ts += ts_field[i] << (i * 8);
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68fa      	ldr	r2, [r7, #12]
 8003474:	6879      	ldr	r1, [r7, #4]
 8003476:	188a      	adds	r2, r1, r2
 8003478:	7812      	ldrb	r2, [r2, #0]
 800347a:	0011      	movs	r1, r2
 800347c:	68fa      	ldr	r2, [r7, #12]
 800347e:	00d2      	lsls	r2, r2, #3
 8003480:	4091      	lsls	r1, r2
 8003482:	000a      	movs	r2, r1
 8003484:	189a      	adds	r2, r3, r2
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	601a      	str	r2, [r3, #0]
    for (i = 0; i < FINAL_MSG_TS_LEN; i++)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	3301      	adds	r3, #1
 800348e:	60fb      	str	r3, [r7, #12]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2b03      	cmp	r3, #3
 8003494:	ddeb      	ble.n	800346e <final_msg_get_ts+0x16>
    }
}
 8003496:	46c0      	nop			@ (mov r8, r8)
 8003498:	46c0      	nop			@ (mov r8, r8)
 800349a:	46bd      	mov	sp, r7
 800349c:	b004      	add	sp, #16
 800349e:	bd80      	pop	{r7, pc}

080034a0 <send_at_msg>:
static void MX_SPI2_Init(void);
static void MX_TIM3_Init(void);
/* USER CODE BEGIN PFP */

void send_at_msg(char *msg)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit_IT(&huart1, (uint8_t *)msg, strlen(msg));
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	0018      	movs	r0, r3
 80034ac:	f7fc fe2c 	bl	8000108 <strlen>
 80034b0:	0003      	movs	r3, r0
 80034b2:	b29a      	uxth	r2, r3
 80034b4:	6879      	ldr	r1, [r7, #4]
 80034b6:	4b04      	ldr	r3, [pc, #16]	@ (80034c8 <send_at_msg+0x28>)
 80034b8:	0018      	movs	r0, r3
 80034ba:	f006 f9c7 	bl	800984c <HAL_UART_Transmit_IT>
}
 80034be:	46c0      	nop			@ (mov r8, r8)
 80034c0:	46bd      	mov	sp, r7
 80034c2:	b002      	add	sp, #8
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	46c0      	nop			@ (mov r8, r8)
 80034c8:	200006bc 	.word	0x200006bc

080034cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b082      	sub	sp, #8
 80034d0:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
  send_at_msg_ptr = &send_at_msg;
 80034d2:	4b40      	ldr	r3, [pc, #256]	@ (80035d4 <main+0x108>)
 80034d4:	4a40      	ldr	r2, [pc, #256]	@ (80035d8 <main+0x10c>)
 80034d6:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80034d8:	f000 ff32 	bl	8004340 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80034dc:	f000 f890 	bl	8003600 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80034e0:	f000 fa86 	bl	80039f0 <MX_GPIO_Init>
  MX_DMA_Init();
 80034e4:	f000 fa5e 	bl	80039a4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80034e8:	f000 fa28 	bl	800393c <MX_USART1_UART_Init>
  MX_SPI1_Init();
 80034ec:	f000 f954 	bl	8003798 <MX_SPI1_Init>
  MX_ADC_Init();
 80034f0:	f000 f8f6 	bl	80036e0 <MX_ADC_Init>
  MX_SPI2_Init();
 80034f4:	f000 f98e 	bl	8003814 <MX_SPI2_Init>
  MX_USB_DEVICE_Init();
 80034f8:	f00e f8c6 	bl	8011688 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 80034fc:	f000 f9c8 	bl	8003890 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // Power to screen
  HAL_GPIO_WritePin(SCREEN_EN_GPIO_Port, SCREEN_EN_Pin, GPIO_PIN_SET);
 8003500:	4b36      	ldr	r3, [pc, #216]	@ (80035dc <main+0x110>)
 8003502:	2201      	movs	r2, #1
 8003504:	2104      	movs	r1, #4
 8003506:	0018      	movs	r0, r3
 8003508:	f002 f833 	bl	8005572 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SCREEN_EN_AUX_GPIO_Port, SCREEN_EN_AUX_Pin, GPIO_PIN_SET);
 800350c:	4b33      	ldr	r3, [pc, #204]	@ (80035dc <main+0x110>)
 800350e:	2201      	movs	r2, #1
 8003510:	2102      	movs	r1, #2
 8003512:	0018      	movs	r0, r3
 8003514:	f002 f82d 	bl	8005572 <HAL_GPIO_WritePin>

  LCD_init();
 8003518:	f00b fe9c 	bl	800f254 <LCD_init>

  // Startup sequence for LoRa module
  HAL_GPIO_WritePin(E5_NRST_GPIO_Port, E5_NRST_Pin, GPIO_PIN_SET);
 800351c:	2390      	movs	r3, #144	@ 0x90
 800351e:	05db      	lsls	r3, r3, #23
 8003520:	2201      	movs	r2, #1
 8003522:	2101      	movs	r1, #1
 8003524:	0018      	movs	r0, r3
 8003526:	f002 f824 	bl	8005572 <HAL_GPIO_WritePin>
  HAL_Delay(2000);
 800352a:	23fa      	movs	r3, #250	@ 0xfa
 800352c:	00db      	lsls	r3, r3, #3
 800352e:	0018      	movs	r0, r3
 8003530:	f000 ff6a 	bl	8004408 <HAL_Delay>
  HAL_GPIO_WritePin(E5_NRST_GPIO_Port, E5_NRST_Pin, GPIO_PIN_RESET);
 8003534:	2390      	movs	r3, #144	@ 0x90
 8003536:	05db      	lsls	r3, r3, #23
 8003538:	2200      	movs	r2, #0
 800353a:	2101      	movs	r1, #1
 800353c:	0018      	movs	r0, r3
 800353e:	f002 f818 	bl	8005572 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8003542:	2064      	movs	r0, #100	@ 0x64
 8003544:	f000 ff60 	bl	8004408 <HAL_Delay>
  HAL_GPIO_WritePin(E5_NRST_GPIO_Port, E5_NRST_Pin, GPIO_PIN_SET);
 8003548:	2390      	movs	r3, #144	@ 0x90
 800354a:	05db      	lsls	r3, r3, #23
 800354c:	2201      	movs	r2, #1
 800354e:	2101      	movs	r1, #1
 8003550:	0018      	movs	r0, r3
 8003552:	f002 f80e 	bl	8005572 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8003556:	2064      	movs	r0, #100	@ 0x64
 8003558:	f000 ff56 	bl	8004408 <HAL_Delay>

  // LoRa command reception callback
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart_rx_buf, UART_RX_BUF_SIZE);
 800355c:	2380      	movs	r3, #128	@ 0x80
 800355e:	00da      	lsls	r2, r3, #3
 8003560:	491f      	ldr	r1, [pc, #124]	@ (80035e0 <main+0x114>)
 8003562:	4b20      	ldr	r3, [pc, #128]	@ (80035e4 <main+0x118>)
 8003564:	0018      	movs	r0, r3
 8003566:	f007 fbd0 	bl	800ad0a <HAL_UARTEx_ReceiveToIdle_DMA>

  // Startup lcd text

  UG_FontSetTransparency(1);
 800356a:	2001      	movs	r0, #1
 800356c:	f00c fae4 	bl	800fb38 <UG_FontSetTransparency>
  UG_FillScreen(C_BLACK);
 8003570:	2000      	movs	r0, #0
 8003572:	f00b ffa7 	bl	800f4c4 <UG_FillScreen>

  LCD_PutStr(50, 20, "NEAR ANCHOR", FONT_16X26, C_WHITE, C_BLACK);
 8003576:	4b1c      	ldr	r3, [pc, #112]	@ (80035e8 <main+0x11c>)
 8003578:	4a1c      	ldr	r2, [pc, #112]	@ (80035ec <main+0x120>)
 800357a:	2100      	movs	r1, #0
 800357c:	9101      	str	r1, [sp, #4]
 800357e:	491c      	ldr	r1, [pc, #112]	@ (80035f0 <main+0x124>)
 8003580:	9100      	str	r1, [sp, #0]
 8003582:	2114      	movs	r1, #20
 8003584:	2032      	movs	r0, #50	@ 0x32
 8003586:	f00b fe0e 	bl	800f1a6 <LCD_PutStr>
  LCD_PutStr(50, 50, "DESIGNED BY:", FONT_16X26, C_WHITE, C_BLACK);
 800358a:	4b17      	ldr	r3, [pc, #92]	@ (80035e8 <main+0x11c>)
 800358c:	4a19      	ldr	r2, [pc, #100]	@ (80035f4 <main+0x128>)
 800358e:	2100      	movs	r1, #0
 8003590:	9101      	str	r1, [sp, #4]
 8003592:	4917      	ldr	r1, [pc, #92]	@ (80035f0 <main+0x124>)
 8003594:	9100      	str	r1, [sp, #0]
 8003596:	2132      	movs	r1, #50	@ 0x32
 8003598:	2032      	movs	r0, #50	@ 0x32
 800359a:	f00b fe04 	bl	800f1a6 <LCD_PutStr>
  LCD_PutStr(50, 80, "TERRY TAO", FONT_16X26, C_WHITE, C_BLACK);
 800359e:	4b12      	ldr	r3, [pc, #72]	@ (80035e8 <main+0x11c>)
 80035a0:	4a15      	ldr	r2, [pc, #84]	@ (80035f8 <main+0x12c>)
 80035a2:	2100      	movs	r1, #0
 80035a4:	9101      	str	r1, [sp, #4]
 80035a6:	4912      	ldr	r1, [pc, #72]	@ (80035f0 <main+0x124>)
 80035a8:	9100      	str	r1, [sp, #0]
 80035aa:	2150      	movs	r1, #80	@ 0x50
 80035ac:	2032      	movs	r0, #50	@ 0x32
 80035ae:	f00b fdfa 	bl	800f1a6 <LCD_PutStr>
  LCD_PutStr(50, 110, "THOR HELGESON", FONT_16X26, C_WHITE, C_BLACK);
 80035b2:	4b0d      	ldr	r3, [pc, #52]	@ (80035e8 <main+0x11c>)
 80035b4:	4a11      	ldr	r2, [pc, #68]	@ (80035fc <main+0x130>)
 80035b6:	2100      	movs	r1, #0
 80035b8:	9101      	str	r1, [sp, #4]
 80035ba:	490d      	ldr	r1, [pc, #52]	@ (80035f0 <main+0x124>)
 80035bc:	9100      	str	r1, [sp, #0]
 80035be:	216e      	movs	r1, #110	@ 0x6e
 80035c0:	2032      	movs	r0, #50	@ 0x32
 80035c2:	f00b fdf0 	bl	800f1a6 <LCD_PutStr>
#ifdef FLASH_TAG
  tag_main();
#endif

#ifdef FLASH_ANCHOR
  anchor_main(send_at_msg_ptr);
 80035c6:	4b03      	ldr	r3, [pc, #12]	@ (80035d4 <main+0x108>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	0018      	movs	r0, r3
 80035cc:	f7ff fbb2 	bl	8002d34 <anchor_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80035d0:	46c0      	nop			@ (mov r8, r8)
 80035d2:	e7fd      	b.n	80035d0 <main+0x104>
 80035d4:	200007b8 	.word	0x200007b8
 80035d8:	080034a1 	.word	0x080034a1
 80035dc:	48000400 	.word	0x48000400
 80035e0:	200007bc 	.word	0x200007bc
 80035e4:	200006bc 	.word	0x200006bc
 80035e8:	08016924 	.word	0x08016924
 80035ec:	080166f8 	.word	0x080166f8
 80035f0:	0000ffff 	.word	0x0000ffff
 80035f4:	08016704 	.word	0x08016704
 80035f8:	08016714 	.word	0x08016714
 80035fc:	08016720 	.word	0x08016720

08003600 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003600:	b590      	push	{r4, r7, lr}
 8003602:	b099      	sub	sp, #100	@ 0x64
 8003604:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003606:	242c      	movs	r4, #44	@ 0x2c
 8003608:	193b      	adds	r3, r7, r4
 800360a:	0018      	movs	r0, r3
 800360c:	2334      	movs	r3, #52	@ 0x34
 800360e:	001a      	movs	r2, r3
 8003610:	2100      	movs	r1, #0
 8003612:	f010 fd5f 	bl	80140d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003616:	231c      	movs	r3, #28
 8003618:	18fb      	adds	r3, r7, r3
 800361a:	0018      	movs	r0, r3
 800361c:	2310      	movs	r3, #16
 800361e:	001a      	movs	r2, r3
 8003620:	2100      	movs	r1, #0
 8003622:	f010 fd57 	bl	80140d4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003626:	003b      	movs	r3, r7
 8003628:	0018      	movs	r0, r3
 800362a:	231c      	movs	r3, #28
 800362c:	001a      	movs	r2, r3
 800362e:	2100      	movs	r1, #0
 8003630:	f010 fd50 	bl	80140d4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 8003634:	0021      	movs	r1, r4
 8003636:	187b      	adds	r3, r7, r1
 8003638:	2232      	movs	r2, #50	@ 0x32
 800363a:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800363c:	187b      	adds	r3, r7, r1
 800363e:	2201      	movs	r2, #1
 8003640:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8003642:	187b      	adds	r3, r7, r1
 8003644:	2201      	movs	r2, #1
 8003646:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8003648:	187b      	adds	r3, r7, r1
 800364a:	2201      	movs	r2, #1
 800364c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800364e:	187b      	adds	r3, r7, r1
 8003650:	2210      	movs	r2, #16
 8003652:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8003654:	187b      	adds	r3, r7, r1
 8003656:	2210      	movs	r2, #16
 8003658:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800365a:	187b      	adds	r3, r7, r1
 800365c:	2202      	movs	r2, #2
 800365e:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003660:	187b      	adds	r3, r7, r1
 8003662:	2280      	movs	r2, #128	@ 0x80
 8003664:	0212      	lsls	r2, r2, #8
 8003666:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003668:	187b      	adds	r3, r7, r1
 800366a:	22e0      	movs	r2, #224	@ 0xe0
 800366c:	0352      	lsls	r2, r2, #13
 800366e:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 8003670:	187b      	adds	r3, r7, r1
 8003672:	2201      	movs	r2, #1
 8003674:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003676:	187b      	adds	r3, r7, r1
 8003678:	0018      	movs	r0, r3
 800367a:	f003 fdf5 	bl	8007268 <HAL_RCC_OscConfig>
 800367e:	1e03      	subs	r3, r0, #0
 8003680:	d001      	beq.n	8003686 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8003682:	f000 fb1b 	bl	8003cbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003686:	211c      	movs	r1, #28
 8003688:	187b      	adds	r3, r7, r1
 800368a:	2207      	movs	r2, #7
 800368c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800368e:	187b      	adds	r3, r7, r1
 8003690:	2202      	movs	r2, #2
 8003692:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003694:	187b      	adds	r3, r7, r1
 8003696:	2200      	movs	r2, #0
 8003698:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800369a:	187b      	adds	r3, r7, r1
 800369c:	2200      	movs	r2, #0
 800369e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80036a0:	187b      	adds	r3, r7, r1
 80036a2:	2101      	movs	r1, #1
 80036a4:	0018      	movs	r0, r3
 80036a6:	f004 f965 	bl	8007974 <HAL_RCC_ClockConfig>
 80036aa:	1e03      	subs	r3, r0, #0
 80036ac:	d001      	beq.n	80036b2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80036ae:	f000 fb05 	bl	8003cbc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1;
 80036b2:	003b      	movs	r3, r7
 80036b4:	4a09      	ldr	r2, [pc, #36]	@ (80036dc <SystemClock_Config+0xdc>)
 80036b6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80036b8:	003b      	movs	r3, r7
 80036ba:	2200      	movs	r2, #0
 80036bc:	609a      	str	r2, [r3, #8]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80036be:	003b      	movs	r3, r7
 80036c0:	2200      	movs	r2, #0
 80036c2:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80036c4:	003b      	movs	r3, r7
 80036c6:	0018      	movs	r0, r3
 80036c8:	f004 fac0 	bl	8007c4c <HAL_RCCEx_PeriphCLKConfig>
 80036cc:	1e03      	subs	r3, r0, #0
 80036ce:	d001      	beq.n	80036d4 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80036d0:	f000 faf4 	bl	8003cbc <Error_Handler>
  }
}
 80036d4:	46c0      	nop			@ (mov r8, r8)
 80036d6:	46bd      	mov	sp, r7
 80036d8:	b019      	add	sp, #100	@ 0x64
 80036da:	bd90      	pop	{r4, r7, pc}
 80036dc:	00020001 	.word	0x00020001

080036e0 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b084      	sub	sp, #16
 80036e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80036e6:	1d3b      	adds	r3, r7, #4
 80036e8:	0018      	movs	r0, r3
 80036ea:	230c      	movs	r3, #12
 80036ec:	001a      	movs	r2, r3
 80036ee:	2100      	movs	r1, #0
 80036f0:	f010 fcf0 	bl	80140d4 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80036f4:	4b26      	ldr	r3, [pc, #152]	@ (8003790 <MX_ADC_Init+0xb0>)
 80036f6:	4a27      	ldr	r2, [pc, #156]	@ (8003794 <MX_ADC_Init+0xb4>)
 80036f8:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80036fa:	4b25      	ldr	r3, [pc, #148]	@ (8003790 <MX_ADC_Init+0xb0>)
 80036fc:	2200      	movs	r2, #0
 80036fe:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003700:	4b23      	ldr	r3, [pc, #140]	@ (8003790 <MX_ADC_Init+0xb0>)
 8003702:	2200      	movs	r2, #0
 8003704:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003706:	4b22      	ldr	r3, [pc, #136]	@ (8003790 <MX_ADC_Init+0xb0>)
 8003708:	2200      	movs	r2, #0
 800370a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800370c:	4b20      	ldr	r3, [pc, #128]	@ (8003790 <MX_ADC_Init+0xb0>)
 800370e:	2201      	movs	r2, #1
 8003710:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8003712:	4b1f      	ldr	r3, [pc, #124]	@ (8003790 <MX_ADC_Init+0xb0>)
 8003714:	2208      	movs	r2, #8
 8003716:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8003718:	4b1d      	ldr	r3, [pc, #116]	@ (8003790 <MX_ADC_Init+0xb0>)
 800371a:	2200      	movs	r2, #0
 800371c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800371e:	4b1c      	ldr	r3, [pc, #112]	@ (8003790 <MX_ADC_Init+0xb0>)
 8003720:	2200      	movs	r2, #0
 8003722:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8003724:	4b1a      	ldr	r3, [pc, #104]	@ (8003790 <MX_ADC_Init+0xb0>)
 8003726:	2200      	movs	r2, #0
 8003728:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800372a:	4b19      	ldr	r3, [pc, #100]	@ (8003790 <MX_ADC_Init+0xb0>)
 800372c:	2200      	movs	r2, #0
 800372e:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003730:	4b17      	ldr	r3, [pc, #92]	@ (8003790 <MX_ADC_Init+0xb0>)
 8003732:	22c2      	movs	r2, #194	@ 0xc2
 8003734:	32ff      	adds	r2, #255	@ 0xff
 8003736:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003738:	4b15      	ldr	r3, [pc, #84]	@ (8003790 <MX_ADC_Init+0xb0>)
 800373a:	2200      	movs	r2, #0
 800373c:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800373e:	4b14      	ldr	r3, [pc, #80]	@ (8003790 <MX_ADC_Init+0xb0>)
 8003740:	2224      	movs	r2, #36	@ 0x24
 8003742:	2100      	movs	r1, #0
 8003744:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003746:	4b12      	ldr	r3, [pc, #72]	@ (8003790 <MX_ADC_Init+0xb0>)
 8003748:	2201      	movs	r2, #1
 800374a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800374c:	4b10      	ldr	r3, [pc, #64]	@ (8003790 <MX_ADC_Init+0xb0>)
 800374e:	0018      	movs	r0, r3
 8003750:	f000 fe7e 	bl	8004450 <HAL_ADC_Init>
 8003754:	1e03      	subs	r3, r0, #0
 8003756:	d001      	beq.n	800375c <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8003758:	f000 fab0 	bl	8003cbc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800375c:	1d3b      	adds	r3, r7, #4
 800375e:	2208      	movs	r2, #8
 8003760:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003762:	1d3b      	adds	r3, r7, #4
 8003764:	2280      	movs	r2, #128	@ 0x80
 8003766:	0152      	lsls	r2, r2, #5
 8003768:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800376a:	1d3b      	adds	r3, r7, #4
 800376c:	2280      	movs	r2, #128	@ 0x80
 800376e:	0552      	lsls	r2, r2, #21
 8003770:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003772:	1d3a      	adds	r2, r7, #4
 8003774:	4b06      	ldr	r3, [pc, #24]	@ (8003790 <MX_ADC_Init+0xb0>)
 8003776:	0011      	movs	r1, r2
 8003778:	0018      	movs	r0, r3
 800377a:	f001 f8a1 	bl	80048c0 <HAL_ADC_ConfigChannel>
 800377e:	1e03      	subs	r3, r0, #0
 8003780:	d001      	beq.n	8003786 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8003782:	f000 fa9b 	bl	8003cbc <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8003786:	46c0      	nop			@ (mov r8, r8)
 8003788:	46bd      	mov	sp, r7
 800378a:	b004      	add	sp, #16
 800378c:	bd80      	pop	{r7, pc}
 800378e:	46c0      	nop			@ (mov r8, r8)
 8003790:	20000528 	.word	0x20000528
 8003794:	40012400 	.word	0x40012400

08003798 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800379c:	4b1b      	ldr	r3, [pc, #108]	@ (800380c <MX_SPI1_Init+0x74>)
 800379e:	4a1c      	ldr	r2, [pc, #112]	@ (8003810 <MX_SPI1_Init+0x78>)
 80037a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80037a2:	4b1a      	ldr	r3, [pc, #104]	@ (800380c <MX_SPI1_Init+0x74>)
 80037a4:	2282      	movs	r2, #130	@ 0x82
 80037a6:	0052      	lsls	r2, r2, #1
 80037a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80037aa:	4b18      	ldr	r3, [pc, #96]	@ (800380c <MX_SPI1_Init+0x74>)
 80037ac:	2200      	movs	r2, #0
 80037ae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80037b0:	4b16      	ldr	r3, [pc, #88]	@ (800380c <MX_SPI1_Init+0x74>)
 80037b2:	22e0      	movs	r2, #224	@ 0xe0
 80037b4:	00d2      	lsls	r2, r2, #3
 80037b6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80037b8:	4b14      	ldr	r3, [pc, #80]	@ (800380c <MX_SPI1_Init+0x74>)
 80037ba:	2200      	movs	r2, #0
 80037bc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80037be:	4b13      	ldr	r3, [pc, #76]	@ (800380c <MX_SPI1_Init+0x74>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80037c4:	4b11      	ldr	r3, [pc, #68]	@ (800380c <MX_SPI1_Init+0x74>)
 80037c6:	2280      	movs	r2, #128	@ 0x80
 80037c8:	0092      	lsls	r2, r2, #2
 80037ca:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80037cc:	4b0f      	ldr	r3, [pc, #60]	@ (800380c <MX_SPI1_Init+0x74>)
 80037ce:	2200      	movs	r2, #0
 80037d0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80037d2:	4b0e      	ldr	r3, [pc, #56]	@ (800380c <MX_SPI1_Init+0x74>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80037d8:	4b0c      	ldr	r3, [pc, #48]	@ (800380c <MX_SPI1_Init+0x74>)
 80037da:	2200      	movs	r2, #0
 80037dc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037de:	4b0b      	ldr	r3, [pc, #44]	@ (800380c <MX_SPI1_Init+0x74>)
 80037e0:	2200      	movs	r2, #0
 80037e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80037e4:	4b09      	ldr	r3, [pc, #36]	@ (800380c <MX_SPI1_Init+0x74>)
 80037e6:	2207      	movs	r2, #7
 80037e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80037ea:	4b08      	ldr	r3, [pc, #32]	@ (800380c <MX_SPI1_Init+0x74>)
 80037ec:	2200      	movs	r2, #0
 80037ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80037f0:	4b06      	ldr	r3, [pc, #24]	@ (800380c <MX_SPI1_Init+0x74>)
 80037f2:	2208      	movs	r2, #8
 80037f4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80037f6:	4b05      	ldr	r3, [pc, #20]	@ (800380c <MX_SPI1_Init+0x74>)
 80037f8:	0018      	movs	r0, r3
 80037fa:	f004 fb25 	bl	8007e48 <HAL_SPI_Init>
 80037fe:	1e03      	subs	r3, r0, #0
 8003800:	d001      	beq.n	8003806 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003802:	f000 fa5b 	bl	8003cbc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003806:	46c0      	nop			@ (mov r8, r8)
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}
 800380c:	20000568 	.word	0x20000568
 8003810:	40013000 	.word	0x40013000

08003814 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003818:	4b1b      	ldr	r3, [pc, #108]	@ (8003888 <MX_SPI2_Init+0x74>)
 800381a:	4a1c      	ldr	r2, [pc, #112]	@ (800388c <MX_SPI2_Init+0x78>)
 800381c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800381e:	4b1a      	ldr	r3, [pc, #104]	@ (8003888 <MX_SPI2_Init+0x74>)
 8003820:	2282      	movs	r2, #130	@ 0x82
 8003822:	0052      	lsls	r2, r2, #1
 8003824:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003826:	4b18      	ldr	r3, [pc, #96]	@ (8003888 <MX_SPI2_Init+0x74>)
 8003828:	2200      	movs	r2, #0
 800382a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800382c:	4b16      	ldr	r3, [pc, #88]	@ (8003888 <MX_SPI2_Init+0x74>)
 800382e:	22e0      	movs	r2, #224	@ 0xe0
 8003830:	00d2      	lsls	r2, r2, #3
 8003832:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003834:	4b14      	ldr	r3, [pc, #80]	@ (8003888 <MX_SPI2_Init+0x74>)
 8003836:	2200      	movs	r2, #0
 8003838:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800383a:	4b13      	ldr	r3, [pc, #76]	@ (8003888 <MX_SPI2_Init+0x74>)
 800383c:	2200      	movs	r2, #0
 800383e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003840:	4b11      	ldr	r3, [pc, #68]	@ (8003888 <MX_SPI2_Init+0x74>)
 8003842:	2280      	movs	r2, #128	@ 0x80
 8003844:	0092      	lsls	r2, r2, #2
 8003846:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003848:	4b0f      	ldr	r3, [pc, #60]	@ (8003888 <MX_SPI2_Init+0x74>)
 800384a:	2200      	movs	r2, #0
 800384c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800384e:	4b0e      	ldr	r3, [pc, #56]	@ (8003888 <MX_SPI2_Init+0x74>)
 8003850:	2200      	movs	r2, #0
 8003852:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003854:	4b0c      	ldr	r3, [pc, #48]	@ (8003888 <MX_SPI2_Init+0x74>)
 8003856:	2200      	movs	r2, #0
 8003858:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800385a:	4b0b      	ldr	r3, [pc, #44]	@ (8003888 <MX_SPI2_Init+0x74>)
 800385c:	2200      	movs	r2, #0
 800385e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8003860:	4b09      	ldr	r3, [pc, #36]	@ (8003888 <MX_SPI2_Init+0x74>)
 8003862:	2207      	movs	r2, #7
 8003864:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003866:	4b08      	ldr	r3, [pc, #32]	@ (8003888 <MX_SPI2_Init+0x74>)
 8003868:	2200      	movs	r2, #0
 800386a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800386c:	4b06      	ldr	r3, [pc, #24]	@ (8003888 <MX_SPI2_Init+0x74>)
 800386e:	2208      	movs	r2, #8
 8003870:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003872:	4b05      	ldr	r3, [pc, #20]	@ (8003888 <MX_SPI2_Init+0x74>)
 8003874:	0018      	movs	r0, r3
 8003876:	f004 fae7 	bl	8007e48 <HAL_SPI_Init>
 800387a:	1e03      	subs	r3, r0, #0
 800387c:	d001      	beq.n	8003882 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800387e:	f000 fa1d 	bl	8003cbc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003882:	46c0      	nop			@ (mov r8, r8)
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	200005cc 	.word	0x200005cc
 800388c:	40003800 	.word	0x40003800

08003890 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b086      	sub	sp, #24
 8003894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003896:	2308      	movs	r3, #8
 8003898:	18fb      	adds	r3, r7, r3
 800389a:	0018      	movs	r0, r3
 800389c:	2310      	movs	r3, #16
 800389e:	001a      	movs	r2, r3
 80038a0:	2100      	movs	r1, #0
 80038a2:	f010 fc17 	bl	80140d4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038a6:	003b      	movs	r3, r7
 80038a8:	0018      	movs	r0, r3
 80038aa:	2308      	movs	r3, #8
 80038ac:	001a      	movs	r2, r3
 80038ae:	2100      	movs	r1, #0
 80038b0:	f010 fc10 	bl	80140d4 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80038b4:	4b1f      	ldr	r3, [pc, #124]	@ (8003934 <MX_TIM3_Init+0xa4>)
 80038b6:	4a20      	ldr	r2, [pc, #128]	@ (8003938 <MX_TIM3_Init+0xa8>)
 80038b8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 500-1;
 80038ba:	4b1e      	ldr	r3, [pc, #120]	@ (8003934 <MX_TIM3_Init+0xa4>)
 80038bc:	22f4      	movs	r2, #244	@ 0xf4
 80038be:	32ff      	adds	r2, #255	@ 0xff
 80038c0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038c2:	4b1c      	ldr	r3, [pc, #112]	@ (8003934 <MX_TIM3_Init+0xa4>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 360-1;
 80038c8:	4b1a      	ldr	r3, [pc, #104]	@ (8003934 <MX_TIM3_Init+0xa4>)
 80038ca:	2268      	movs	r2, #104	@ 0x68
 80038cc:	32ff      	adds	r2, #255	@ 0xff
 80038ce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038d0:	4b18      	ldr	r3, [pc, #96]	@ (8003934 <MX_TIM3_Init+0xa4>)
 80038d2:	2200      	movs	r2, #0
 80038d4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038d6:	4b17      	ldr	r3, [pc, #92]	@ (8003934 <MX_TIM3_Init+0xa4>)
 80038d8:	2200      	movs	r2, #0
 80038da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80038dc:	4b15      	ldr	r3, [pc, #84]	@ (8003934 <MX_TIM3_Init+0xa4>)
 80038de:	0018      	movs	r0, r3
 80038e0:	f005 fb7e 	bl	8008fe0 <HAL_TIM_Base_Init>
 80038e4:	1e03      	subs	r3, r0, #0
 80038e6:	d001      	beq.n	80038ec <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 80038e8:	f000 f9e8 	bl	8003cbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80038ec:	2108      	movs	r1, #8
 80038ee:	187b      	adds	r3, r7, r1
 80038f0:	2280      	movs	r2, #128	@ 0x80
 80038f2:	0152      	lsls	r2, r2, #5
 80038f4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80038f6:	187a      	adds	r2, r7, r1
 80038f8:	4b0e      	ldr	r3, [pc, #56]	@ (8003934 <MX_TIM3_Init+0xa4>)
 80038fa:	0011      	movs	r1, r2
 80038fc:	0018      	movs	r0, r3
 80038fe:	f005 fcad 	bl	800925c <HAL_TIM_ConfigClockSource>
 8003902:	1e03      	subs	r3, r0, #0
 8003904:	d001      	beq.n	800390a <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8003906:	f000 f9d9 	bl	8003cbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800390a:	003b      	movs	r3, r7
 800390c:	2200      	movs	r2, #0
 800390e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003910:	003b      	movs	r3, r7
 8003912:	2200      	movs	r2, #0
 8003914:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003916:	003a      	movs	r2, r7
 8003918:	4b06      	ldr	r3, [pc, #24]	@ (8003934 <MX_TIM3_Init+0xa4>)
 800391a:	0011      	movs	r1, r2
 800391c:	0018      	movs	r0, r3
 800391e:	f005 fec1 	bl	80096a4 <HAL_TIMEx_MasterConfigSynchronization>
 8003922:	1e03      	subs	r3, r0, #0
 8003924:	d001      	beq.n	800392a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8003926:	f000 f9c9 	bl	8003cbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800392a:	46c0      	nop			@ (mov r8, r8)
 800392c:	46bd      	mov	sp, r7
 800392e:	b006      	add	sp, #24
 8003930:	bd80      	pop	{r7, pc}
 8003932:	46c0      	nop			@ (mov r8, r8)
 8003934:	20000674 	.word	0x20000674
 8003938:	40000400 	.word	0x40000400

0800393c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003940:	4b16      	ldr	r3, [pc, #88]	@ (800399c <MX_USART1_UART_Init+0x60>)
 8003942:	4a17      	ldr	r2, [pc, #92]	@ (80039a0 <MX_USART1_UART_Init+0x64>)
 8003944:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003946:	4b15      	ldr	r3, [pc, #84]	@ (800399c <MX_USART1_UART_Init+0x60>)
 8003948:	2296      	movs	r2, #150	@ 0x96
 800394a:	0192      	lsls	r2, r2, #6
 800394c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800394e:	4b13      	ldr	r3, [pc, #76]	@ (800399c <MX_USART1_UART_Init+0x60>)
 8003950:	2200      	movs	r2, #0
 8003952:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003954:	4b11      	ldr	r3, [pc, #68]	@ (800399c <MX_USART1_UART_Init+0x60>)
 8003956:	2200      	movs	r2, #0
 8003958:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800395a:	4b10      	ldr	r3, [pc, #64]	@ (800399c <MX_USART1_UART_Init+0x60>)
 800395c:	2200      	movs	r2, #0
 800395e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003960:	4b0e      	ldr	r3, [pc, #56]	@ (800399c <MX_USART1_UART_Init+0x60>)
 8003962:	220c      	movs	r2, #12
 8003964:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003966:	4b0d      	ldr	r3, [pc, #52]	@ (800399c <MX_USART1_UART_Init+0x60>)
 8003968:	2200      	movs	r2, #0
 800396a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800396c:	4b0b      	ldr	r3, [pc, #44]	@ (800399c <MX_USART1_UART_Init+0x60>)
 800396e:	2200      	movs	r2, #0
 8003970:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003972:	4b0a      	ldr	r3, [pc, #40]	@ (800399c <MX_USART1_UART_Init+0x60>)
 8003974:	2200      	movs	r2, #0
 8003976:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8003978:	4b08      	ldr	r3, [pc, #32]	@ (800399c <MX_USART1_UART_Init+0x60>)
 800397a:	2210      	movs	r2, #16
 800397c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 800397e:	4b07      	ldr	r3, [pc, #28]	@ (800399c <MX_USART1_UART_Init+0x60>)
 8003980:	2280      	movs	r2, #128	@ 0x80
 8003982:	0152      	lsls	r2, r2, #5
 8003984:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003986:	4b05      	ldr	r3, [pc, #20]	@ (800399c <MX_USART1_UART_Init+0x60>)
 8003988:	0018      	movs	r0, r3
 800398a:	f005 fef9 	bl	8009780 <HAL_UART_Init>
 800398e:	1e03      	subs	r3, r0, #0
 8003990:	d001      	beq.n	8003996 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8003992:	f000 f993 	bl	8003cbc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003996:	46c0      	nop			@ (mov r8, r8)
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}
 800399c:	200006bc 	.word	0x200006bc
 80039a0:	40013800 	.word	0x40013800

080039a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80039aa:	4b10      	ldr	r3, [pc, #64]	@ (80039ec <MX_DMA_Init+0x48>)
 80039ac:	695a      	ldr	r2, [r3, #20]
 80039ae:	4b0f      	ldr	r3, [pc, #60]	@ (80039ec <MX_DMA_Init+0x48>)
 80039b0:	2101      	movs	r1, #1
 80039b2:	430a      	orrs	r2, r1
 80039b4:	615a      	str	r2, [r3, #20]
 80039b6:	4b0d      	ldr	r3, [pc, #52]	@ (80039ec <MX_DMA_Init+0x48>)
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	2201      	movs	r2, #1
 80039bc:	4013      	ands	r3, r2
 80039be:	607b      	str	r3, [r7, #4]
 80039c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80039c2:	2200      	movs	r2, #0
 80039c4:	2100      	movs	r1, #0
 80039c6:	200a      	movs	r0, #10
 80039c8:	f001 f9da 	bl	8004d80 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80039cc:	200a      	movs	r0, #10
 80039ce:	f001 f9ec 	bl	8004daa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 80039d2:	2200      	movs	r2, #0
 80039d4:	2100      	movs	r1, #0
 80039d6:	200b      	movs	r0, #11
 80039d8:	f001 f9d2 	bl	8004d80 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 80039dc:	200b      	movs	r0, #11
 80039de:	f001 f9e4 	bl	8004daa <HAL_NVIC_EnableIRQ>

}
 80039e2:	46c0      	nop			@ (mov r8, r8)
 80039e4:	46bd      	mov	sp, r7
 80039e6:	b002      	add	sp, #8
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	46c0      	nop			@ (mov r8, r8)
 80039ec:	40021000 	.word	0x40021000

080039f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80039f0:	b590      	push	{r4, r7, lr}
 80039f2:	b089      	sub	sp, #36	@ 0x24
 80039f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039f6:	240c      	movs	r4, #12
 80039f8:	193b      	adds	r3, r7, r4
 80039fa:	0018      	movs	r0, r3
 80039fc:	2314      	movs	r3, #20
 80039fe:	001a      	movs	r2, r3
 8003a00:	2100      	movs	r1, #0
 8003a02:	f010 fb67 	bl	80140d4 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003a06:	4b74      	ldr	r3, [pc, #464]	@ (8003bd8 <MX_GPIO_Init+0x1e8>)
 8003a08:	695a      	ldr	r2, [r3, #20]
 8003a0a:	4b73      	ldr	r3, [pc, #460]	@ (8003bd8 <MX_GPIO_Init+0x1e8>)
 8003a0c:	2180      	movs	r1, #128	@ 0x80
 8003a0e:	03c9      	lsls	r1, r1, #15
 8003a10:	430a      	orrs	r2, r1
 8003a12:	615a      	str	r2, [r3, #20]
 8003a14:	4b70      	ldr	r3, [pc, #448]	@ (8003bd8 <MX_GPIO_Init+0x1e8>)
 8003a16:	695a      	ldr	r2, [r3, #20]
 8003a18:	2380      	movs	r3, #128	@ 0x80
 8003a1a:	03db      	lsls	r3, r3, #15
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	60bb      	str	r3, [r7, #8]
 8003a20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a22:	4b6d      	ldr	r3, [pc, #436]	@ (8003bd8 <MX_GPIO_Init+0x1e8>)
 8003a24:	695a      	ldr	r2, [r3, #20]
 8003a26:	4b6c      	ldr	r3, [pc, #432]	@ (8003bd8 <MX_GPIO_Init+0x1e8>)
 8003a28:	2180      	movs	r1, #128	@ 0x80
 8003a2a:	0289      	lsls	r1, r1, #10
 8003a2c:	430a      	orrs	r2, r1
 8003a2e:	615a      	str	r2, [r3, #20]
 8003a30:	4b69      	ldr	r3, [pc, #420]	@ (8003bd8 <MX_GPIO_Init+0x1e8>)
 8003a32:	695a      	ldr	r2, [r3, #20]
 8003a34:	2380      	movs	r3, #128	@ 0x80
 8003a36:	029b      	lsls	r3, r3, #10
 8003a38:	4013      	ands	r3, r2
 8003a3a:	607b      	str	r3, [r7, #4]
 8003a3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a3e:	4b66      	ldr	r3, [pc, #408]	@ (8003bd8 <MX_GPIO_Init+0x1e8>)
 8003a40:	695a      	ldr	r2, [r3, #20]
 8003a42:	4b65      	ldr	r3, [pc, #404]	@ (8003bd8 <MX_GPIO_Init+0x1e8>)
 8003a44:	2180      	movs	r1, #128	@ 0x80
 8003a46:	02c9      	lsls	r1, r1, #11
 8003a48:	430a      	orrs	r2, r1
 8003a4a:	615a      	str	r2, [r3, #20]
 8003a4c:	4b62      	ldr	r3, [pc, #392]	@ (8003bd8 <MX_GPIO_Init+0x1e8>)
 8003a4e:	695a      	ldr	r2, [r3, #20]
 8003a50:	2380      	movs	r3, #128	@ 0x80
 8003a52:	02db      	lsls	r3, r3, #11
 8003a54:	4013      	ands	r3, r2
 8003a56:	603b      	str	r3, [r7, #0]
 8003a58:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, E5_NRST_Pin|DW_NSS_Pin, GPIO_PIN_RESET);
 8003a5a:	2390      	movs	r3, #144	@ 0x90
 8003a5c:	05db      	lsls	r3, r3, #23
 8003a5e:	2200      	movs	r2, #0
 8003a60:	2111      	movs	r1, #17
 8003a62:	0018      	movs	r0, r3
 8003a64:	f001 fd85 	bl	8005572 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SCREEN_EN_AUX_Pin|SCREEN_EN_Pin|SD_CS_Pin|WAKE_Pin, GPIO_PIN_RESET);
 8003a68:	495c      	ldr	r1, [pc, #368]	@ (8003bdc <MX_GPIO_Init+0x1ec>)
 8003a6a:	4b5d      	ldr	r3, [pc, #372]	@ (8003be0 <MX_GPIO_Init+0x1f0>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	0018      	movs	r0, r3
 8003a70:	f001 fd7f 	bl	8005572 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TFT_CS_Pin|TFT_DC_Pin|TFT_RST_Pin, GPIO_PIN_SET);
 8003a74:	2398      	movs	r3, #152	@ 0x98
 8003a76:	015b      	lsls	r3, r3, #5
 8003a78:	4859      	ldr	r0, [pc, #356]	@ (8003be0 <MX_GPIO_Init+0x1f0>)
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	0019      	movs	r1, r3
 8003a7e:	f001 fd78 	bl	8005572 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : E5_NRST_Pin */
  GPIO_InitStruct.Pin = E5_NRST_Pin;
 8003a82:	193b      	adds	r3, r7, r4
 8003a84:	2201      	movs	r2, #1
 8003a86:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a88:	193b      	adds	r3, r7, r4
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a8e:	193b      	adds	r3, r7, r4
 8003a90:	2200      	movs	r2, #0
 8003a92:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a94:	193b      	adds	r3, r7, r4
 8003a96:	2200      	movs	r2, #0
 8003a98:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(E5_NRST_GPIO_Port, &GPIO_InitStruct);
 8003a9a:	193a      	adds	r2, r7, r4
 8003a9c:	2390      	movs	r3, #144	@ 0x90
 8003a9e:	05db      	lsls	r3, r3, #23
 8003aa0:	0011      	movs	r1, r2
 8003aa2:	0018      	movs	r0, r3
 8003aa4:	f001 fbd0 	bl	8005248 <HAL_GPIO_Init>

  /*Configure GPIO pin : DW_RESET_Pin */
  GPIO_InitStruct.Pin = DW_RESET_Pin;
 8003aa8:	193b      	adds	r3, r7, r4
 8003aaa:	2204      	movs	r2, #4
 8003aac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003aae:	193b      	adds	r3, r7, r4
 8003ab0:	2288      	movs	r2, #136	@ 0x88
 8003ab2:	0352      	lsls	r2, r2, #13
 8003ab4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab6:	193b      	adds	r3, r7, r4
 8003ab8:	2200      	movs	r2, #0
 8003aba:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 8003abc:	193a      	adds	r2, r7, r4
 8003abe:	2390      	movs	r3, #144	@ 0x90
 8003ac0:	05db      	lsls	r3, r3, #23
 8003ac2:	0011      	movs	r1, r2
 8003ac4:	0018      	movs	r0, r3
 8003ac6:	f001 fbbf 	bl	8005248 <HAL_GPIO_Init>

  /*Configure GPIO pin : DW_NSS_Pin */
  GPIO_InitStruct.Pin = DW_NSS_Pin;
 8003aca:	193b      	adds	r3, r7, r4
 8003acc:	2210      	movs	r2, #16
 8003ace:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ad0:	193b      	adds	r3, r7, r4
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ad6:	193b      	adds	r3, r7, r4
 8003ad8:	2200      	movs	r2, #0
 8003ada:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003adc:	193b      	adds	r3, r7, r4
 8003ade:	2203      	movs	r2, #3
 8003ae0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DW_NSS_GPIO_Port, &GPIO_InitStruct);
 8003ae2:	193a      	adds	r2, r7, r4
 8003ae4:	2390      	movs	r3, #144	@ 0x90
 8003ae6:	05db      	lsls	r3, r3, #23
 8003ae8:	0011      	movs	r1, r2
 8003aea:	0018      	movs	r0, r3
 8003aec:	f001 fbac 	bl	8005248 <HAL_GPIO_Init>

  /*Configure GPIO pins : SCREEN_EN_AUX_Pin SCREEN_EN_Pin WAKE_Pin */
  GPIO_InitStruct.Pin = SCREEN_EN_AUX_Pin|SCREEN_EN_Pin|WAKE_Pin;
 8003af0:	193b      	adds	r3, r7, r4
 8003af2:	2246      	movs	r2, #70	@ 0x46
 8003af4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003af6:	193b      	adds	r3, r7, r4
 8003af8:	2201      	movs	r2, #1
 8003afa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003afc:	193b      	adds	r3, r7, r4
 8003afe:	2200      	movs	r2, #0
 8003b00:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b02:	193b      	adds	r3, r7, r4
 8003b04:	2200      	movs	r2, #0
 8003b06:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b08:	193b      	adds	r3, r7, r4
 8003b0a:	4a35      	ldr	r2, [pc, #212]	@ (8003be0 <MX_GPIO_Init+0x1f0>)
 8003b0c:	0019      	movs	r1, r3
 8003b0e:	0010      	movs	r0, r2
 8003b10:	f001 fb9a 	bl	8005248 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin TFT_DC_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin|TFT_DC_Pin;
 8003b14:	0021      	movs	r1, r4
 8003b16:	187b      	adds	r3, r7, r1
 8003b18:	2290      	movs	r2, #144	@ 0x90
 8003b1a:	0112      	lsls	r2, r2, #4
 8003b1c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b1e:	000c      	movs	r4, r1
 8003b20:	193b      	adds	r3, r7, r4
 8003b22:	2201      	movs	r2, #1
 8003b24:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b26:	193b      	adds	r3, r7, r4
 8003b28:	2200      	movs	r2, #0
 8003b2a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b2c:	193b      	adds	r3, r7, r4
 8003b2e:	2203      	movs	r2, #3
 8003b30:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b32:	193b      	adds	r3, r7, r4
 8003b34:	4a2a      	ldr	r2, [pc, #168]	@ (8003be0 <MX_GPIO_Init+0x1f0>)
 8003b36:	0019      	movs	r1, r3
 8003b38:	0010      	movs	r0, r2
 8003b3a:	f001 fb85 	bl	8005248 <HAL_GPIO_Init>

  /*Configure GPIO pins : TFT_CS_Pin TFT_RST_Pin */
  GPIO_InitStruct.Pin = TFT_CS_Pin|TFT_RST_Pin;
 8003b3e:	0021      	movs	r1, r4
 8003b40:	187b      	adds	r3, r7, r1
 8003b42:	2290      	movs	r2, #144	@ 0x90
 8003b44:	0152      	lsls	r2, r2, #5
 8003b46:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b48:	000c      	movs	r4, r1
 8003b4a:	193b      	adds	r3, r7, r4
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b50:	193b      	adds	r3, r7, r4
 8003b52:	2201      	movs	r2, #1
 8003b54:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003b56:	193b      	adds	r3, r7, r4
 8003b58:	2203      	movs	r2, #3
 8003b5a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b5c:	193b      	adds	r3, r7, r4
 8003b5e:	4a20      	ldr	r2, [pc, #128]	@ (8003be0 <MX_GPIO_Init+0x1f0>)
 8003b60:	0019      	movs	r1, r3
 8003b62:	0010      	movs	r0, r2
 8003b64:	f001 fb70 	bl	8005248 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_DISP_Pin */
  GPIO_InitStruct.Pin = BTN_DISP_Pin;
 8003b68:	0021      	movs	r1, r4
 8003b6a:	187b      	adds	r3, r7, r1
 8003b6c:	2280      	movs	r2, #128	@ 0x80
 8003b6e:	0192      	lsls	r2, r2, #6
 8003b70:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b72:	000c      	movs	r4, r1
 8003b74:	193b      	adds	r3, r7, r4
 8003b76:	2200      	movs	r2, #0
 8003b78:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003b7a:	193b      	adds	r3, r7, r4
 8003b7c:	2202      	movs	r2, #2
 8003b7e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BTN_DISP_GPIO_Port, &GPIO_InitStruct);
 8003b80:	193b      	adds	r3, r7, r4
 8003b82:	4a17      	ldr	r2, [pc, #92]	@ (8003be0 <MX_GPIO_Init+0x1f0>)
 8003b84:	0019      	movs	r1, r3
 8003b86:	0010      	movs	r0, r2
 8003b88:	f001 fb5e 	bl	8005248 <HAL_GPIO_Init>

  /*Configure GPIO pin : DW_IRQn_Pin */
  GPIO_InitStruct.Pin = DW_IRQn_Pin;
 8003b8c:	0021      	movs	r1, r4
 8003b8e:	187b      	adds	r3, r7, r1
 8003b90:	2220      	movs	r2, #32
 8003b92:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003b94:	187b      	adds	r3, r7, r1
 8003b96:	2288      	movs	r2, #136	@ 0x88
 8003b98:	0352      	lsls	r2, r2, #13
 8003b9a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003b9c:	187b      	adds	r3, r7, r1
 8003b9e:	2202      	movs	r2, #2
 8003ba0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DW_IRQn_GPIO_Port, &GPIO_InitStruct);
 8003ba2:	187b      	adds	r3, r7, r1
 8003ba4:	4a0e      	ldr	r2, [pc, #56]	@ (8003be0 <MX_GPIO_Init+0x1f0>)
 8003ba6:	0019      	movs	r1, r3
 8003ba8:	0010      	movs	r0, r2
 8003baa:	f001 fb4d 	bl	8005248 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8003bae:	2200      	movs	r2, #0
 8003bb0:	2100      	movs	r1, #0
 8003bb2:	2006      	movs	r0, #6
 8003bb4:	f001 f8e4 	bl	8004d80 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8003bb8:	2006      	movs	r0, #6
 8003bba:	f001 f8f6 	bl	8004daa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	2100      	movs	r1, #0
 8003bc2:	2007      	movs	r0, #7
 8003bc4:	f001 f8dc 	bl	8004d80 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8003bc8:	2007      	movs	r0, #7
 8003bca:	f001 f8ee 	bl	8004daa <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003bce:	46c0      	nop			@ (mov r8, r8)
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	b009      	add	sp, #36	@ 0x24
 8003bd4:	bd90      	pop	{r4, r7, pc}
 8003bd6:	46c0      	nop			@ (mov r8, r8)
 8003bd8:	40021000 	.word	0x40021000
 8003bdc:	00000846 	.word	0x00000846
 8003be0:	48000400 	.word	0x48000400

08003be4 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t offset)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	000a      	movs	r2, r1
 8003bee:	1cbb      	adds	r3, r7, #2
 8003bf0:	801a      	strh	r2, [r3, #0]

  static uint16_t last_offset = 0;

  // Ignore if called twice (which will happen on every half buffer)
  if (offset != last_offset)
 8003bf2:	4b2d      	ldr	r3, [pc, #180]	@ (8003ca8 <HAL_UARTEx_RxEventCallback+0xc4>)
 8003bf4:	881b      	ldrh	r3, [r3, #0]
 8003bf6:	1cba      	adds	r2, r7, #2
 8003bf8:	8812      	ldrh	r2, [r2, #0]
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	d050      	beq.n	8003ca0 <HAL_UARTEx_RxEventCallback+0xbc>
  {

    // If wrap around reset last_size
    if (offset < last_offset)
 8003bfe:	4b2a      	ldr	r3, [pc, #168]	@ (8003ca8 <HAL_UARTEx_RxEventCallback+0xc4>)
 8003c00:	881b      	ldrh	r3, [r3, #0]
 8003c02:	1cba      	adds	r2, r7, #2
 8003c04:	8812      	ldrh	r2, [r2, #0]
 8003c06:	429a      	cmp	r2, r3
 8003c08:	d202      	bcs.n	8003c10 <HAL_UARTEx_RxEventCallback+0x2c>
      last_offset = 0;
 8003c0a:	4b27      	ldr	r3, [pc, #156]	@ (8003ca8 <HAL_UARTEx_RxEventCallback+0xc4>)
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	801a      	strh	r2, [r3, #0]

    CDC_Transmit_FS(uart_rx_buf + last_offset, offset - last_offset);
 8003c10:	4b25      	ldr	r3, [pc, #148]	@ (8003ca8 <HAL_UARTEx_RxEventCallback+0xc4>)
 8003c12:	881b      	ldrh	r3, [r3, #0]
 8003c14:	001a      	movs	r2, r3
 8003c16:	4b25      	ldr	r3, [pc, #148]	@ (8003cac <HAL_UARTEx_RxEventCallback+0xc8>)
 8003c18:	18d0      	adds	r0, r2, r3
 8003c1a:	1cbb      	adds	r3, r7, #2
 8003c1c:	881b      	ldrh	r3, [r3, #0]
 8003c1e:	4a22      	ldr	r2, [pc, #136]	@ (8003ca8 <HAL_UARTEx_RxEventCallback+0xc4>)
 8003c20:	8812      	ldrh	r2, [r2, #0]
 8003c22:	1a9b      	subs	r3, r3, r2
 8003c24:	0019      	movs	r1, r3
 8003c26:	f00d fdb3 	bl	8011790 <CDC_Transmit_FS>

    static uint16_t response_offset = 0;

    for (uint16_t i = last_offset; i < offset; i++)
 8003c2a:	230e      	movs	r3, #14
 8003c2c:	18fb      	adds	r3, r7, r3
 8003c2e:	4a1e      	ldr	r2, [pc, #120]	@ (8003ca8 <HAL_UARTEx_RxEventCallback+0xc4>)
 8003c30:	8812      	ldrh	r2, [r2, #0]
 8003c32:	801a      	strh	r2, [r3, #0]
 8003c34:	e029      	b.n	8003c8a <HAL_UARTEx_RxEventCallback+0xa6>
    {
      if (uart_rx_buf[i] == '+')
 8003c36:	210e      	movs	r1, #14
 8003c38:	187b      	adds	r3, r7, r1
 8003c3a:	881b      	ldrh	r3, [r3, #0]
 8003c3c:	4a1b      	ldr	r2, [pc, #108]	@ (8003cac <HAL_UARTEx_RxEventCallback+0xc8>)
 8003c3e:	5cd3      	ldrb	r3, [r2, r3]
 8003c40:	2b2b      	cmp	r3, #43	@ 0x2b
 8003c42:	d11c      	bne.n	8003c7e <HAL_UARTEx_RxEventCallback+0x9a>
      {
        response_offset = i;
 8003c44:	4b1a      	ldr	r3, [pc, #104]	@ (8003cb0 <HAL_UARTEx_RxEventCallback+0xcc>)
 8003c46:	187a      	adds	r2, r7, r1
 8003c48:	8812      	ldrh	r2, [r2, #0]
 8003c4a:	801a      	strh	r2, [r3, #0]
        if (offset < response_offset)
 8003c4c:	4b18      	ldr	r3, [pc, #96]	@ (8003cb0 <HAL_UARTEx_RxEventCallback+0xcc>)
 8003c4e:	881b      	ldrh	r3, [r3, #0]
 8003c50:	1cba      	adds	r2, r7, #2
 8003c52:	8812      	ldrh	r2, [r2, #0]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d202      	bcs.n	8003c5e <HAL_UARTEx_RxEventCallback+0x7a>
          response_offset = 0;
 8003c58:	4b15      	ldr	r3, [pc, #84]	@ (8003cb0 <HAL_UARTEx_RxEventCallback+0xcc>)
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	801a      	strh	r2, [r3, #0]
        if (memcmp(uart_rx_buf + response_offset, joined_msg, sizeof(joined_msg) - 1) == 0)
 8003c5e:	4b14      	ldr	r3, [pc, #80]	@ (8003cb0 <HAL_UARTEx_RxEventCallback+0xcc>)
 8003c60:	881b      	ldrh	r3, [r3, #0]
 8003c62:	001a      	movs	r2, r3
 8003c64:	4b11      	ldr	r3, [pc, #68]	@ (8003cac <HAL_UARTEx_RxEventCallback+0xc8>)
 8003c66:	18d3      	adds	r3, r2, r3
 8003c68:	4912      	ldr	r1, [pc, #72]	@ (8003cb4 <HAL_UARTEx_RxEventCallback+0xd0>)
 8003c6a:	2215      	movs	r2, #21
 8003c6c:	0018      	movs	r0, r3
 8003c6e:	f010 fa23 	bl	80140b8 <memcmp>
 8003c72:	1e03      	subs	r3, r0, #0
 8003c74:	d103      	bne.n	8003c7e <HAL_UARTEx_RxEventCallback+0x9a>
        {
          joined = 1;
 8003c76:	4b10      	ldr	r3, [pc, #64]	@ (8003cb8 <HAL_UARTEx_RxEventCallback+0xd4>)
 8003c78:	2201      	movs	r2, #1
 8003c7a:	701a      	strb	r2, [r3, #0]
          break;
 8003c7c:	e00c      	b.n	8003c98 <HAL_UARTEx_RxEventCallback+0xb4>
    for (uint16_t i = last_offset; i < offset; i++)
 8003c7e:	210e      	movs	r1, #14
 8003c80:	187b      	adds	r3, r7, r1
 8003c82:	881a      	ldrh	r2, [r3, #0]
 8003c84:	187b      	adds	r3, r7, r1
 8003c86:	3201      	adds	r2, #1
 8003c88:	801a      	strh	r2, [r3, #0]
 8003c8a:	230e      	movs	r3, #14
 8003c8c:	18fa      	adds	r2, r7, r3
 8003c8e:	1cbb      	adds	r3, r7, #2
 8003c90:	8812      	ldrh	r2, [r2, #0]
 8003c92:	881b      	ldrh	r3, [r3, #0]
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d3ce      	bcc.n	8003c36 <HAL_UARTEx_RxEventCallback+0x52>
        }
      }
    }

    last_offset = offset;
 8003c98:	4b03      	ldr	r3, [pc, #12]	@ (8003ca8 <HAL_UARTEx_RxEventCallback+0xc4>)
 8003c9a:	1cba      	adds	r2, r7, #2
 8003c9c:	8812      	ldrh	r2, [r2, #0]
 8003c9e:	801a      	strh	r2, [r3, #0]
  }
}
 8003ca0:	46c0      	nop			@ (mov r8, r8)
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	b004      	add	sp, #16
 8003ca6:	bd80      	pop	{r7, pc}
 8003ca8:	20000bbe 	.word	0x20000bbe
 8003cac:	200007bc 	.word	0x200007bc
 8003cb0:	20000bc0 	.word	0x20000bc0
 8003cb4:	20000058 	.word	0x20000058
 8003cb8:	20000bbc 	.word	0x20000bbc

08003cbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003cc0:	b672      	cpsid	i
}
 8003cc2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003cc4:	46c0      	nop			@ (mov r8, r8)
 8003cc6:	e7fd      	b.n	8003cc4 <Error_Handler+0x8>

08003cc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b082      	sub	sp, #8
 8003ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cce:	4b13      	ldr	r3, [pc, #76]	@ (8003d1c <HAL_MspInit+0x54>)
 8003cd0:	699a      	ldr	r2, [r3, #24]
 8003cd2:	4b12      	ldr	r3, [pc, #72]	@ (8003d1c <HAL_MspInit+0x54>)
 8003cd4:	2101      	movs	r1, #1
 8003cd6:	430a      	orrs	r2, r1
 8003cd8:	619a      	str	r2, [r3, #24]
 8003cda:	4b10      	ldr	r3, [pc, #64]	@ (8003d1c <HAL_MspInit+0x54>)
 8003cdc:	699b      	ldr	r3, [r3, #24]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	607b      	str	r3, [r7, #4]
 8003ce4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8003d1c <HAL_MspInit+0x54>)
 8003ce8:	69da      	ldr	r2, [r3, #28]
 8003cea:	4b0c      	ldr	r3, [pc, #48]	@ (8003d1c <HAL_MspInit+0x54>)
 8003cec:	2180      	movs	r1, #128	@ 0x80
 8003cee:	0549      	lsls	r1, r1, #21
 8003cf0:	430a      	orrs	r2, r1
 8003cf2:	61da      	str	r2, [r3, #28]
 8003cf4:	4b09      	ldr	r3, [pc, #36]	@ (8003d1c <HAL_MspInit+0x54>)
 8003cf6:	69da      	ldr	r2, [r3, #28]
 8003cf8:	2380      	movs	r3, #128	@ 0x80
 8003cfa:	055b      	lsls	r3, r3, #21
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	603b      	str	r3, [r7, #0]
 8003d00:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_CRS_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_CRS_IRQn, 0, 0);
 8003d02:	2200      	movs	r2, #0
 8003d04:	2100      	movs	r1, #0
 8003d06:	2004      	movs	r0, #4
 8003d08:	f001 f83a 	bl	8004d80 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_CRS_IRQn);
 8003d0c:	2004      	movs	r0, #4
 8003d0e:	f001 f84c 	bl	8004daa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d12:	46c0      	nop			@ (mov r8, r8)
 8003d14:	46bd      	mov	sp, r7
 8003d16:	b002      	add	sp, #8
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	46c0      	nop			@ (mov r8, r8)
 8003d1c:	40021000 	.word	0x40021000

08003d20 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003d20:	b590      	push	{r4, r7, lr}
 8003d22:	b08b      	sub	sp, #44	@ 0x2c
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d28:	2414      	movs	r4, #20
 8003d2a:	193b      	adds	r3, r7, r4
 8003d2c:	0018      	movs	r0, r3
 8003d2e:	2314      	movs	r3, #20
 8003d30:	001a      	movs	r2, r3
 8003d32:	2100      	movs	r1, #0
 8003d34:	f010 f9ce 	bl	80140d4 <memset>
  if(hadc->Instance==ADC1)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a18      	ldr	r2, [pc, #96]	@ (8003da0 <HAL_ADC_MspInit+0x80>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d12a      	bne.n	8003d98 <HAL_ADC_MspInit+0x78>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003d42:	4b18      	ldr	r3, [pc, #96]	@ (8003da4 <HAL_ADC_MspInit+0x84>)
 8003d44:	699a      	ldr	r2, [r3, #24]
 8003d46:	4b17      	ldr	r3, [pc, #92]	@ (8003da4 <HAL_ADC_MspInit+0x84>)
 8003d48:	2180      	movs	r1, #128	@ 0x80
 8003d4a:	0089      	lsls	r1, r1, #2
 8003d4c:	430a      	orrs	r2, r1
 8003d4e:	619a      	str	r2, [r3, #24]
 8003d50:	4b14      	ldr	r3, [pc, #80]	@ (8003da4 <HAL_ADC_MspInit+0x84>)
 8003d52:	699a      	ldr	r2, [r3, #24]
 8003d54:	2380      	movs	r3, #128	@ 0x80
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	4013      	ands	r3, r2
 8003d5a:	613b      	str	r3, [r7, #16]
 8003d5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d5e:	4b11      	ldr	r3, [pc, #68]	@ (8003da4 <HAL_ADC_MspInit+0x84>)
 8003d60:	695a      	ldr	r2, [r3, #20]
 8003d62:	4b10      	ldr	r3, [pc, #64]	@ (8003da4 <HAL_ADC_MspInit+0x84>)
 8003d64:	2180      	movs	r1, #128	@ 0x80
 8003d66:	02c9      	lsls	r1, r1, #11
 8003d68:	430a      	orrs	r2, r1
 8003d6a:	615a      	str	r2, [r3, #20]
 8003d6c:	4b0d      	ldr	r3, [pc, #52]	@ (8003da4 <HAL_ADC_MspInit+0x84>)
 8003d6e:	695a      	ldr	r2, [r3, #20]
 8003d70:	2380      	movs	r3, #128	@ 0x80
 8003d72:	02db      	lsls	r3, r3, #11
 8003d74:	4013      	ands	r3, r2
 8003d76:	60fb      	str	r3, [r7, #12]
 8003d78:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PB0     ------> ADC_IN8
    */
    GPIO_InitStruct.Pin = VBATT_ADC_Pin;
 8003d7a:	193b      	adds	r3, r7, r4
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d80:	193b      	adds	r3, r7, r4
 8003d82:	2203      	movs	r2, #3
 8003d84:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d86:	193b      	adds	r3, r7, r4
 8003d88:	2200      	movs	r2, #0
 8003d8a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(VBATT_ADC_GPIO_Port, &GPIO_InitStruct);
 8003d8c:	193b      	adds	r3, r7, r4
 8003d8e:	4a06      	ldr	r2, [pc, #24]	@ (8003da8 <HAL_ADC_MspInit+0x88>)
 8003d90:	0019      	movs	r1, r3
 8003d92:	0010      	movs	r0, r2
 8003d94:	f001 fa58 	bl	8005248 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003d98:	46c0      	nop			@ (mov r8, r8)
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	b00b      	add	sp, #44	@ 0x2c
 8003d9e:	bd90      	pop	{r4, r7, pc}
 8003da0:	40012400 	.word	0x40012400
 8003da4:	40021000 	.word	0x40021000
 8003da8:	48000400 	.word	0x48000400

08003dac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003dac:	b590      	push	{r4, r7, lr}
 8003dae:	b08d      	sub	sp, #52	@ 0x34
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003db4:	241c      	movs	r4, #28
 8003db6:	193b      	adds	r3, r7, r4
 8003db8:	0018      	movs	r0, r3
 8003dba:	2314      	movs	r3, #20
 8003dbc:	001a      	movs	r2, r3
 8003dbe:	2100      	movs	r1, #0
 8003dc0:	f010 f988 	bl	80140d4 <memset>
  if(hspi->Instance==SPI1)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a58      	ldr	r2, [pc, #352]	@ (8003f2c <HAL_SPI_MspInit+0x180>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d133      	bne.n	8003e36 <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003dce:	4b58      	ldr	r3, [pc, #352]	@ (8003f30 <HAL_SPI_MspInit+0x184>)
 8003dd0:	699a      	ldr	r2, [r3, #24]
 8003dd2:	4b57      	ldr	r3, [pc, #348]	@ (8003f30 <HAL_SPI_MspInit+0x184>)
 8003dd4:	2180      	movs	r1, #128	@ 0x80
 8003dd6:	0149      	lsls	r1, r1, #5
 8003dd8:	430a      	orrs	r2, r1
 8003dda:	619a      	str	r2, [r3, #24]
 8003ddc:	4b54      	ldr	r3, [pc, #336]	@ (8003f30 <HAL_SPI_MspInit+0x184>)
 8003dde:	699a      	ldr	r2, [r3, #24]
 8003de0:	2380      	movs	r3, #128	@ 0x80
 8003de2:	015b      	lsls	r3, r3, #5
 8003de4:	4013      	ands	r3, r2
 8003de6:	61bb      	str	r3, [r7, #24]
 8003de8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dea:	4b51      	ldr	r3, [pc, #324]	@ (8003f30 <HAL_SPI_MspInit+0x184>)
 8003dec:	695a      	ldr	r2, [r3, #20]
 8003dee:	4b50      	ldr	r3, [pc, #320]	@ (8003f30 <HAL_SPI_MspInit+0x184>)
 8003df0:	2180      	movs	r1, #128	@ 0x80
 8003df2:	0289      	lsls	r1, r1, #10
 8003df4:	430a      	orrs	r2, r1
 8003df6:	615a      	str	r2, [r3, #20]
 8003df8:	4b4d      	ldr	r3, [pc, #308]	@ (8003f30 <HAL_SPI_MspInit+0x184>)
 8003dfa:	695a      	ldr	r2, [r3, #20]
 8003dfc:	2380      	movs	r3, #128	@ 0x80
 8003dfe:	029b      	lsls	r3, r3, #10
 8003e00:	4013      	ands	r3, r2
 8003e02:	617b      	str	r3, [r7, #20]
 8003e04:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = DW_SCK_Pin|DW_MISO_Pin|DW_MOSI_Pin;
 8003e06:	0021      	movs	r1, r4
 8003e08:	187b      	adds	r3, r7, r1
 8003e0a:	22e0      	movs	r2, #224	@ 0xe0
 8003e0c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e0e:	187b      	adds	r3, r7, r1
 8003e10:	2202      	movs	r2, #2
 8003e12:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e14:	187b      	adds	r3, r7, r1
 8003e16:	2200      	movs	r2, #0
 8003e18:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e1a:	187b      	adds	r3, r7, r1
 8003e1c:	2203      	movs	r2, #3
 8003e1e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003e20:	187b      	adds	r3, r7, r1
 8003e22:	2200      	movs	r2, #0
 8003e24:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e26:	187a      	adds	r2, r7, r1
 8003e28:	2390      	movs	r3, #144	@ 0x90
 8003e2a:	05db      	lsls	r3, r3, #23
 8003e2c:	0011      	movs	r1, r2
 8003e2e:	0018      	movs	r0, r3
 8003e30:	f001 fa0a 	bl	8005248 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003e34:	e075      	b.n	8003f22 <HAL_SPI_MspInit+0x176>
  else if(hspi->Instance==SPI2)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a3e      	ldr	r2, [pc, #248]	@ (8003f34 <HAL_SPI_MspInit+0x188>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d170      	bne.n	8003f22 <HAL_SPI_MspInit+0x176>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003e40:	4b3b      	ldr	r3, [pc, #236]	@ (8003f30 <HAL_SPI_MspInit+0x184>)
 8003e42:	69da      	ldr	r2, [r3, #28]
 8003e44:	4b3a      	ldr	r3, [pc, #232]	@ (8003f30 <HAL_SPI_MspInit+0x184>)
 8003e46:	2180      	movs	r1, #128	@ 0x80
 8003e48:	01c9      	lsls	r1, r1, #7
 8003e4a:	430a      	orrs	r2, r1
 8003e4c:	61da      	str	r2, [r3, #28]
 8003e4e:	4b38      	ldr	r3, [pc, #224]	@ (8003f30 <HAL_SPI_MspInit+0x184>)
 8003e50:	69da      	ldr	r2, [r3, #28]
 8003e52:	2380      	movs	r3, #128	@ 0x80
 8003e54:	01db      	lsls	r3, r3, #7
 8003e56:	4013      	ands	r3, r2
 8003e58:	613b      	str	r3, [r7, #16]
 8003e5a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e5c:	4b34      	ldr	r3, [pc, #208]	@ (8003f30 <HAL_SPI_MspInit+0x184>)
 8003e5e:	695a      	ldr	r2, [r3, #20]
 8003e60:	4b33      	ldr	r3, [pc, #204]	@ (8003f30 <HAL_SPI_MspInit+0x184>)
 8003e62:	2180      	movs	r1, #128	@ 0x80
 8003e64:	02c9      	lsls	r1, r1, #11
 8003e66:	430a      	orrs	r2, r1
 8003e68:	615a      	str	r2, [r3, #20]
 8003e6a:	4b31      	ldr	r3, [pc, #196]	@ (8003f30 <HAL_SPI_MspInit+0x184>)
 8003e6c:	695a      	ldr	r2, [r3, #20]
 8003e6e:	2380      	movs	r3, #128	@ 0x80
 8003e70:	02db      	lsls	r3, r3, #11
 8003e72:	4013      	ands	r3, r2
 8003e74:	60fb      	str	r3, [r7, #12]
 8003e76:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003e78:	211c      	movs	r1, #28
 8003e7a:	187b      	adds	r3, r7, r1
 8003e7c:	2280      	movs	r2, #128	@ 0x80
 8003e7e:	00d2      	lsls	r2, r2, #3
 8003e80:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e82:	000c      	movs	r4, r1
 8003e84:	193b      	adds	r3, r7, r4
 8003e86:	2202      	movs	r2, #2
 8003e88:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e8a:	193b      	adds	r3, r7, r4
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e90:	193b      	adds	r3, r7, r4
 8003e92:	2203      	movs	r2, #3
 8003e94:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003e96:	193b      	adds	r3, r7, r4
 8003e98:	2205      	movs	r2, #5
 8003e9a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e9c:	193b      	adds	r3, r7, r4
 8003e9e:	4a26      	ldr	r2, [pc, #152]	@ (8003f38 <HAL_SPI_MspInit+0x18c>)
 8003ea0:	0019      	movs	r1, r3
 8003ea2:	0010      	movs	r0, r2
 8003ea4:	f001 f9d0 	bl	8005248 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003ea8:	0021      	movs	r1, r4
 8003eaa:	187b      	adds	r3, r7, r1
 8003eac:	22c0      	movs	r2, #192	@ 0xc0
 8003eae:	0212      	lsls	r2, r2, #8
 8003eb0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eb2:	187b      	adds	r3, r7, r1
 8003eb4:	2202      	movs	r2, #2
 8003eb6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eb8:	187b      	adds	r3, r7, r1
 8003eba:	2200      	movs	r2, #0
 8003ebc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ebe:	187b      	adds	r3, r7, r1
 8003ec0:	2203      	movs	r2, #3
 8003ec2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8003ec4:	187b      	adds	r3, r7, r1
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003eca:	187b      	adds	r3, r7, r1
 8003ecc:	4a1a      	ldr	r2, [pc, #104]	@ (8003f38 <HAL_SPI_MspInit+0x18c>)
 8003ece:	0019      	movs	r1, r3
 8003ed0:	0010      	movs	r0, r2
 8003ed2:	f001 f9b9 	bl	8005248 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8003ed6:	4b19      	ldr	r3, [pc, #100]	@ (8003f3c <HAL_SPI_MspInit+0x190>)
 8003ed8:	4a19      	ldr	r2, [pc, #100]	@ (8003f40 <HAL_SPI_MspInit+0x194>)
 8003eda:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003edc:	4b17      	ldr	r3, [pc, #92]	@ (8003f3c <HAL_SPI_MspInit+0x190>)
 8003ede:	2210      	movs	r2, #16
 8003ee0:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ee2:	4b16      	ldr	r3, [pc, #88]	@ (8003f3c <HAL_SPI_MspInit+0x190>)
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003ee8:	4b14      	ldr	r3, [pc, #80]	@ (8003f3c <HAL_SPI_MspInit+0x190>)
 8003eea:	2280      	movs	r2, #128	@ 0x80
 8003eec:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003eee:	4b13      	ldr	r3, [pc, #76]	@ (8003f3c <HAL_SPI_MspInit+0x190>)
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ef4:	4b11      	ldr	r3, [pc, #68]	@ (8003f3c <HAL_SPI_MspInit+0x190>)
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8003efa:	4b10      	ldr	r3, [pc, #64]	@ (8003f3c <HAL_SPI_MspInit+0x190>)
 8003efc:	2200      	movs	r2, #0
 8003efe:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003f00:	4b0e      	ldr	r3, [pc, #56]	@ (8003f3c <HAL_SPI_MspInit+0x190>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8003f06:	4b0d      	ldr	r3, [pc, #52]	@ (8003f3c <HAL_SPI_MspInit+0x190>)
 8003f08:	0018      	movs	r0, r3
 8003f0a:	f000 ff7b 	bl	8004e04 <HAL_DMA_Init>
 8003f0e:	1e03      	subs	r3, r0, #0
 8003f10:	d001      	beq.n	8003f16 <HAL_SPI_MspInit+0x16a>
      Error_Handler();
 8003f12:	f7ff fed3 	bl	8003cbc <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a08      	ldr	r2, [pc, #32]	@ (8003f3c <HAL_SPI_MspInit+0x190>)
 8003f1a:	655a      	str	r2, [r3, #84]	@ 0x54
 8003f1c:	4b07      	ldr	r3, [pc, #28]	@ (8003f3c <HAL_SPI_MspInit+0x190>)
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8003f22:	46c0      	nop			@ (mov r8, r8)
 8003f24:	46bd      	mov	sp, r7
 8003f26:	b00d      	add	sp, #52	@ 0x34
 8003f28:	bd90      	pop	{r4, r7, pc}
 8003f2a:	46c0      	nop			@ (mov r8, r8)
 8003f2c:	40013000 	.word	0x40013000
 8003f30:	40021000 	.word	0x40021000
 8003f34:	40003800 	.word	0x40003800
 8003f38:	48000400 	.word	0x48000400
 8003f3c:	20000630 	.word	0x20000630
 8003f40:	40020058 	.word	0x40020058

08003f44 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a0d      	ldr	r2, [pc, #52]	@ (8003f88 <HAL_TIM_Base_MspInit+0x44>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d113      	bne.n	8003f7e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003f56:	4b0d      	ldr	r3, [pc, #52]	@ (8003f8c <HAL_TIM_Base_MspInit+0x48>)
 8003f58:	69da      	ldr	r2, [r3, #28]
 8003f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8003f8c <HAL_TIM_Base_MspInit+0x48>)
 8003f5c:	2102      	movs	r1, #2
 8003f5e:	430a      	orrs	r2, r1
 8003f60:	61da      	str	r2, [r3, #28]
 8003f62:	4b0a      	ldr	r3, [pc, #40]	@ (8003f8c <HAL_TIM_Base_MspInit+0x48>)
 8003f64:	69db      	ldr	r3, [r3, #28]
 8003f66:	2202      	movs	r2, #2
 8003f68:	4013      	ands	r3, r2
 8003f6a:	60fb      	str	r3, [r7, #12]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003f6e:	2200      	movs	r2, #0
 8003f70:	2100      	movs	r1, #0
 8003f72:	2010      	movs	r0, #16
 8003f74:	f000 ff04 	bl	8004d80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003f78:	2010      	movs	r0, #16
 8003f7a:	f000 ff16 	bl	8004daa <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8003f7e:	46c0      	nop			@ (mov r8, r8)
 8003f80:	46bd      	mov	sp, r7
 8003f82:	b004      	add	sp, #16
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	46c0      	nop			@ (mov r8, r8)
 8003f88:	40000400 	.word	0x40000400
 8003f8c:	40021000 	.word	0x40021000

08003f90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003f90:	b590      	push	{r4, r7, lr}
 8003f92:	b08b      	sub	sp, #44	@ 0x2c
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f98:	2414      	movs	r4, #20
 8003f9a:	193b      	adds	r3, r7, r4
 8003f9c:	0018      	movs	r0, r3
 8003f9e:	2314      	movs	r3, #20
 8003fa0:	001a      	movs	r2, r3
 8003fa2:	2100      	movs	r1, #0
 8003fa4:	f010 f896 	bl	80140d4 <memset>
  if(huart->Instance==USART1)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a34      	ldr	r2, [pc, #208]	@ (8004080 <HAL_UART_MspInit+0xf0>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d161      	bne.n	8004076 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003fb2:	4b34      	ldr	r3, [pc, #208]	@ (8004084 <HAL_UART_MspInit+0xf4>)
 8003fb4:	699a      	ldr	r2, [r3, #24]
 8003fb6:	4b33      	ldr	r3, [pc, #204]	@ (8004084 <HAL_UART_MspInit+0xf4>)
 8003fb8:	2180      	movs	r1, #128	@ 0x80
 8003fba:	01c9      	lsls	r1, r1, #7
 8003fbc:	430a      	orrs	r2, r1
 8003fbe:	619a      	str	r2, [r3, #24]
 8003fc0:	4b30      	ldr	r3, [pc, #192]	@ (8004084 <HAL_UART_MspInit+0xf4>)
 8003fc2:	699a      	ldr	r2, [r3, #24]
 8003fc4:	2380      	movs	r3, #128	@ 0x80
 8003fc6:	01db      	lsls	r3, r3, #7
 8003fc8:	4013      	ands	r3, r2
 8003fca:	613b      	str	r3, [r7, #16]
 8003fcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fce:	4b2d      	ldr	r3, [pc, #180]	@ (8004084 <HAL_UART_MspInit+0xf4>)
 8003fd0:	695a      	ldr	r2, [r3, #20]
 8003fd2:	4b2c      	ldr	r3, [pc, #176]	@ (8004084 <HAL_UART_MspInit+0xf4>)
 8003fd4:	2180      	movs	r1, #128	@ 0x80
 8003fd6:	0289      	lsls	r1, r1, #10
 8003fd8:	430a      	orrs	r2, r1
 8003fda:	615a      	str	r2, [r3, #20]
 8003fdc:	4b29      	ldr	r3, [pc, #164]	@ (8004084 <HAL_UART_MspInit+0xf4>)
 8003fde:	695a      	ldr	r2, [r3, #20]
 8003fe0:	2380      	movs	r3, #128	@ 0x80
 8003fe2:	029b      	lsls	r3, r3, #10
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	60fb      	str	r3, [r7, #12]
 8003fe8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003fea:	193b      	adds	r3, r7, r4
 8003fec:	22c0      	movs	r2, #192	@ 0xc0
 8003fee:	00d2      	lsls	r2, r2, #3
 8003ff0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ff2:	0021      	movs	r1, r4
 8003ff4:	187b      	adds	r3, r7, r1
 8003ff6:	2202      	movs	r2, #2
 8003ff8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ffa:	187b      	adds	r3, r7, r1
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004000:	187b      	adds	r3, r7, r1
 8004002:	2203      	movs	r2, #3
 8004004:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8004006:	187b      	adds	r3, r7, r1
 8004008:	2201      	movs	r2, #1
 800400a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800400c:	187a      	adds	r2, r7, r1
 800400e:	2390      	movs	r3, #144	@ 0x90
 8004010:	05db      	lsls	r3, r3, #23
 8004012:	0011      	movs	r1, r2
 8004014:	0018      	movs	r0, r3
 8004016:	f001 f917 	bl	8005248 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 800401a:	4b1b      	ldr	r3, [pc, #108]	@ (8004088 <HAL_UART_MspInit+0xf8>)
 800401c:	4a1b      	ldr	r2, [pc, #108]	@ (800408c <HAL_UART_MspInit+0xfc>)
 800401e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004020:	4b19      	ldr	r3, [pc, #100]	@ (8004088 <HAL_UART_MspInit+0xf8>)
 8004022:	2200      	movs	r2, #0
 8004024:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004026:	4b18      	ldr	r3, [pc, #96]	@ (8004088 <HAL_UART_MspInit+0xf8>)
 8004028:	2200      	movs	r2, #0
 800402a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800402c:	4b16      	ldr	r3, [pc, #88]	@ (8004088 <HAL_UART_MspInit+0xf8>)
 800402e:	2280      	movs	r2, #128	@ 0x80
 8004030:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004032:	4b15      	ldr	r3, [pc, #84]	@ (8004088 <HAL_UART_MspInit+0xf8>)
 8004034:	2200      	movs	r2, #0
 8004036:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004038:	4b13      	ldr	r3, [pc, #76]	@ (8004088 <HAL_UART_MspInit+0xf8>)
 800403a:	2200      	movs	r2, #0
 800403c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800403e:	4b12      	ldr	r3, [pc, #72]	@ (8004088 <HAL_UART_MspInit+0xf8>)
 8004040:	2220      	movs	r2, #32
 8004042:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004044:	4b10      	ldr	r3, [pc, #64]	@ (8004088 <HAL_UART_MspInit+0xf8>)
 8004046:	2200      	movs	r2, #0
 8004048:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800404a:	4b0f      	ldr	r3, [pc, #60]	@ (8004088 <HAL_UART_MspInit+0xf8>)
 800404c:	0018      	movs	r0, r3
 800404e:	f000 fed9 	bl	8004e04 <HAL_DMA_Init>
 8004052:	1e03      	subs	r3, r0, #0
 8004054:	d001      	beq.n	800405a <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8004056:	f7ff fe31 	bl	8003cbc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	4a0a      	ldr	r2, [pc, #40]	@ (8004088 <HAL_UART_MspInit+0xf8>)
 800405e:	675a      	str	r2, [r3, #116]	@ 0x74
 8004060:	4b09      	ldr	r3, [pc, #36]	@ (8004088 <HAL_UART_MspInit+0xf8>)
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004066:	2200      	movs	r2, #0
 8004068:	2100      	movs	r1, #0
 800406a:	201b      	movs	r0, #27
 800406c:	f000 fe88 	bl	8004d80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004070:	201b      	movs	r0, #27
 8004072:	f000 fe9a 	bl	8004daa <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8004076:	46c0      	nop			@ (mov r8, r8)
 8004078:	46bd      	mov	sp, r7
 800407a:	b00b      	add	sp, #44	@ 0x2c
 800407c:	bd90      	pop	{r4, r7, pc}
 800407e:	46c0      	nop			@ (mov r8, r8)
 8004080:	40013800 	.word	0x40013800
 8004084:	40021000 	.word	0x40021000
 8004088:	20000774 	.word	0x20000774
 800408c:	40020030 	.word	0x40020030

08004090 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004094:	46c0      	nop			@ (mov r8, r8)
 8004096:	e7fd      	b.n	8004094 <NMI_Handler+0x4>

08004098 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800409c:	46c0      	nop			@ (mov r8, r8)
 800409e:	e7fd      	b.n	800409c <HardFault_Handler+0x4>

080040a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80040a4:	46c0      	nop			@ (mov r8, r8)
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}

080040aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80040aa:	b580      	push	{r7, lr}
 80040ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80040ae:	46c0      	nop			@ (mov r8, r8)
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80040b8:	f000 f98a 	bl	80043d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80040bc:	46c0      	nop			@ (mov r8, r8)
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}

080040c2 <RCC_CRS_IRQHandler>:

/**
  * @brief This function handles RCC and CRS global interrupts.
  */
void RCC_CRS_IRQHandler(void)
{
 80040c2:	b580      	push	{r7, lr}
 80040c4:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_CRS_IRQn 0 */
  /* USER CODE BEGIN RCC_CRS_IRQn 1 */

  /* USER CODE END RCC_CRS_IRQn 1 */
}
 80040c6:	46c0      	nop			@ (mov r8, r8)
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DW_RESET_Pin);
 80040d0:	2004      	movs	r0, #4
 80040d2:	f001 fa6b 	bl	80055ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 80040d6:	46c0      	nop			@ (mov r8, r8)
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}

080040dc <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DW_IRQn_Pin);
 80040e0:	2020      	movs	r0, #32
 80040e2:	f001 fa63 	bl	80055ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80040e6:	46c0      	nop			@ (mov r8, r8)
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}

080040ec <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80040f0:	4b03      	ldr	r3, [pc, #12]	@ (8004100 <DMA1_Channel2_3_IRQHandler+0x14>)
 80040f2:	0018      	movs	r0, r3
 80040f4:	f000 ffb1 	bl	800505a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80040f8:	46c0      	nop			@ (mov r8, r8)
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	46c0      	nop			@ (mov r8, r8)
 8004100:	20000774 	.word	0x20000774

08004104 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, 5, 6 and 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8004108:	4b03      	ldr	r3, [pc, #12]	@ (8004118 <DMA1_Channel4_5_6_7_IRQHandler+0x14>)
 800410a:	0018      	movs	r0, r3
 800410c:	f000 ffa5 	bl	800505a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8004110:	46c0      	nop			@ (mov r8, r8)
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	46c0      	nop			@ (mov r8, r8)
 8004118:	20000630 	.word	0x20000630

0800411c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004120:	4b03      	ldr	r3, [pc, #12]	@ (8004130 <TIM3_IRQHandler+0x14>)
 8004122:	0018      	movs	r0, r3
 8004124:	f004 ffac 	bl	8009080 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004128:	46c0      	nop			@ (mov r8, r8)
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	46c0      	nop			@ (mov r8, r8)
 8004130:	20000674 	.word	0x20000674

08004134 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	af00      	add	r7, sp, #0
  //   __HAL_UART_CLEAR_IDLEFLAG(&huart1);
  //   UART1_IdleCallback();
  // }

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004138:	4b03      	ldr	r3, [pc, #12]	@ (8004148 <USART1_IRQHandler+0x14>)
 800413a:	0018      	movs	r0, r3
 800413c:	f005 fbf6 	bl	800992c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004140:	46c0      	nop			@ (mov r8, r8)
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
 8004146:	46c0      	nop			@ (mov r8, r8)
 8004148:	200006bc 	.word	0x200006bc

0800414c <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8004150:	4b03      	ldr	r3, [pc, #12]	@ (8004160 <USB_IRQHandler+0x14>)
 8004152:	0018      	movs	r0, r3
 8004154:	f001 fb60 	bl	8005818 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8004158:	46c0      	nop			@ (mov r8, r8)
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	46c0      	nop			@ (mov r8, r8)
 8004160:	20001924 	.word	0x20001924

08004164 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	af00      	add	r7, sp, #0
  return 1;
 8004168:	2301      	movs	r3, #1
}
 800416a:	0018      	movs	r0, r3
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <_kill>:

int _kill(int pid, int sig)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800417a:	f010 f805 	bl	8014188 <__errno>
 800417e:	0003      	movs	r3, r0
 8004180:	2216      	movs	r2, #22
 8004182:	601a      	str	r2, [r3, #0]
  return -1;
 8004184:	2301      	movs	r3, #1
 8004186:	425b      	negs	r3, r3
}
 8004188:	0018      	movs	r0, r3
 800418a:	46bd      	mov	sp, r7
 800418c:	b002      	add	sp, #8
 800418e:	bd80      	pop	{r7, pc}

08004190 <_exit>:

void _exit (int status)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004198:	2301      	movs	r3, #1
 800419a:	425a      	negs	r2, r3
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	0011      	movs	r1, r2
 80041a0:	0018      	movs	r0, r3
 80041a2:	f7ff ffe5 	bl	8004170 <_kill>
  while (1) {}    /* Make sure we hang here */
 80041a6:	46c0      	nop			@ (mov r8, r8)
 80041a8:	e7fd      	b.n	80041a6 <_exit+0x16>

080041aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80041aa:	b580      	push	{r7, lr}
 80041ac:	b086      	sub	sp, #24
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	60f8      	str	r0, [r7, #12]
 80041b2:	60b9      	str	r1, [r7, #8]
 80041b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041b6:	2300      	movs	r3, #0
 80041b8:	617b      	str	r3, [r7, #20]
 80041ba:	e00a      	b.n	80041d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80041bc:	e000      	b.n	80041c0 <_read+0x16>
 80041be:	bf00      	nop
 80041c0:	0001      	movs	r1, r0
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	1c5a      	adds	r2, r3, #1
 80041c6:	60ba      	str	r2, [r7, #8]
 80041c8:	b2ca      	uxtb	r2, r1
 80041ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	3301      	adds	r3, #1
 80041d0:	617b      	str	r3, [r7, #20]
 80041d2:	697a      	ldr	r2, [r7, #20]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	dbf0      	blt.n	80041bc <_read+0x12>
  }

  return len;
 80041da:	687b      	ldr	r3, [r7, #4]
}
 80041dc:	0018      	movs	r0, r3
 80041de:	46bd      	mov	sp, r7
 80041e0:	b006      	add	sp, #24
 80041e2:	bd80      	pop	{r7, pc}

080041e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b086      	sub	sp, #24
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	60f8      	str	r0, [r7, #12]
 80041ec:	60b9      	str	r1, [r7, #8]
 80041ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041f0:	2300      	movs	r3, #0
 80041f2:	617b      	str	r3, [r7, #20]
 80041f4:	e009      	b.n	800420a <_write+0x26>
  {
    __io_putchar(*ptr++);
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	1c5a      	adds	r2, r3, #1
 80041fa:	60ba      	str	r2, [r7, #8]
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	0018      	movs	r0, r3
 8004200:	e000      	b.n	8004204 <_write+0x20>
 8004202:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	3301      	adds	r3, #1
 8004208:	617b      	str	r3, [r7, #20]
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	429a      	cmp	r2, r3
 8004210:	dbf1      	blt.n	80041f6 <_write+0x12>
  }
  return len;
 8004212:	687b      	ldr	r3, [r7, #4]
}
 8004214:	0018      	movs	r0, r3
 8004216:	46bd      	mov	sp, r7
 8004218:	b006      	add	sp, #24
 800421a:	bd80      	pop	{r7, pc}

0800421c <_close>:

int _close(int file)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b082      	sub	sp, #8
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004224:	2301      	movs	r3, #1
 8004226:	425b      	negs	r3, r3
}
 8004228:	0018      	movs	r0, r3
 800422a:	46bd      	mov	sp, r7
 800422c:	b002      	add	sp, #8
 800422e:	bd80      	pop	{r7, pc}

08004230 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b082      	sub	sp, #8
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	2280      	movs	r2, #128	@ 0x80
 800423e:	0192      	lsls	r2, r2, #6
 8004240:	605a      	str	r2, [r3, #4]
  return 0;
 8004242:	2300      	movs	r3, #0
}
 8004244:	0018      	movs	r0, r3
 8004246:	46bd      	mov	sp, r7
 8004248:	b002      	add	sp, #8
 800424a:	bd80      	pop	{r7, pc}

0800424c <_isatty>:

int _isatty(int file)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b082      	sub	sp, #8
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004254:	2301      	movs	r3, #1
}
 8004256:	0018      	movs	r0, r3
 8004258:	46bd      	mov	sp, r7
 800425a:	b002      	add	sp, #8
 800425c:	bd80      	pop	{r7, pc}

0800425e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800425e:	b580      	push	{r7, lr}
 8004260:	b084      	sub	sp, #16
 8004262:	af00      	add	r7, sp, #0
 8004264:	60f8      	str	r0, [r7, #12]
 8004266:	60b9      	str	r1, [r7, #8]
 8004268:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800426a:	2300      	movs	r3, #0
}
 800426c:	0018      	movs	r0, r3
 800426e:	46bd      	mov	sp, r7
 8004270:	b004      	add	sp, #16
 8004272:	bd80      	pop	{r7, pc}

08004274 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b086      	sub	sp, #24
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800427c:	4a14      	ldr	r2, [pc, #80]	@ (80042d0 <_sbrk+0x5c>)
 800427e:	4b15      	ldr	r3, [pc, #84]	@ (80042d4 <_sbrk+0x60>)
 8004280:	1ad3      	subs	r3, r2, r3
 8004282:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004288:	4b13      	ldr	r3, [pc, #76]	@ (80042d8 <_sbrk+0x64>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d102      	bne.n	8004296 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004290:	4b11      	ldr	r3, [pc, #68]	@ (80042d8 <_sbrk+0x64>)
 8004292:	4a12      	ldr	r2, [pc, #72]	@ (80042dc <_sbrk+0x68>)
 8004294:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004296:	4b10      	ldr	r3, [pc, #64]	@ (80042d8 <_sbrk+0x64>)
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	18d3      	adds	r3, r2, r3
 800429e:	693a      	ldr	r2, [r7, #16]
 80042a0:	429a      	cmp	r2, r3
 80042a2:	d207      	bcs.n	80042b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80042a4:	f00f ff70 	bl	8014188 <__errno>
 80042a8:	0003      	movs	r3, r0
 80042aa:	220c      	movs	r2, #12
 80042ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80042ae:	2301      	movs	r3, #1
 80042b0:	425b      	negs	r3, r3
 80042b2:	e009      	b.n	80042c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80042b4:	4b08      	ldr	r3, [pc, #32]	@ (80042d8 <_sbrk+0x64>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80042ba:	4b07      	ldr	r3, [pc, #28]	@ (80042d8 <_sbrk+0x64>)
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	18d2      	adds	r2, r2, r3
 80042c2:	4b05      	ldr	r3, [pc, #20]	@ (80042d8 <_sbrk+0x64>)
 80042c4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80042c6:	68fb      	ldr	r3, [r7, #12]
}
 80042c8:	0018      	movs	r0, r3
 80042ca:	46bd      	mov	sp, r7
 80042cc:	b006      	add	sp, #24
 80042ce:	bd80      	pop	{r7, pc}
 80042d0:	20004000 	.word	0x20004000
 80042d4:	00000400 	.word	0x00000400
 80042d8:	20000bc4 	.word	0x20000bc4
 80042dc:	20001fa8 	.word	0x20001fa8

080042e0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80042e4:	46c0      	nop			@ (mov r8, r8)
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
	...

080042ec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80042ec:	480d      	ldr	r0, [pc, #52]	@ (8004324 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80042ee:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80042f0:	f7ff fff6 	bl	80042e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80042f4:	480c      	ldr	r0, [pc, #48]	@ (8004328 <LoopForever+0x6>)
  ldr r1, =_edata
 80042f6:	490d      	ldr	r1, [pc, #52]	@ (800432c <LoopForever+0xa>)
  ldr r2, =_sidata
 80042f8:	4a0d      	ldr	r2, [pc, #52]	@ (8004330 <LoopForever+0xe>)
  movs r3, #0
 80042fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80042fc:	e002      	b.n	8004304 <LoopCopyDataInit>

080042fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80042fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004300:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004302:	3304      	adds	r3, #4

08004304 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004304:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004306:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004308:	d3f9      	bcc.n	80042fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800430a:	4a0a      	ldr	r2, [pc, #40]	@ (8004334 <LoopForever+0x12>)
  ldr r4, =_ebss
 800430c:	4c0a      	ldr	r4, [pc, #40]	@ (8004338 <LoopForever+0x16>)
  movs r3, #0
 800430e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004310:	e001      	b.n	8004316 <LoopFillZerobss>

08004312 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004312:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004314:	3204      	adds	r2, #4

08004316 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004316:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004318:	d3fb      	bcc.n	8004312 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800431a:	f00f ff3b 	bl	8014194 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800431e:	f7ff f8d5 	bl	80034cc <main>

08004322 <LoopForever>:

LoopForever:
    b LoopForever
 8004322:	e7fe      	b.n	8004322 <LoopForever>
  ldr   r0, =_estack
 8004324:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8004328:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800432c:	200003d8 	.word	0x200003d8
  ldr r2, =_sidata
 8004330:	0801a2e0 	.word	0x0801a2e0
  ldr r2, =_sbss
 8004334:	200003d8 	.word	0x200003d8
  ldr r4, =_ebss
 8004338:	20001fa8 	.word	0x20001fa8

0800433c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800433c:	e7fe      	b.n	800433c <ADC1_COMP_IRQHandler>
	...

08004340 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004344:	4b07      	ldr	r3, [pc, #28]	@ (8004364 <HAL_Init+0x24>)
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	4b06      	ldr	r3, [pc, #24]	@ (8004364 <HAL_Init+0x24>)
 800434a:	2110      	movs	r1, #16
 800434c:	430a      	orrs	r2, r1
 800434e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8004350:	2003      	movs	r0, #3
 8004352:	f000 f809 	bl	8004368 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004356:	f7ff fcb7 	bl	8003cc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800435a:	2300      	movs	r3, #0
}
 800435c:	0018      	movs	r0, r3
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
 8004362:	46c0      	nop			@ (mov r8, r8)
 8004364:	40022000 	.word	0x40022000

08004368 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004368:	b590      	push	{r4, r7, lr}
 800436a:	b083      	sub	sp, #12
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004370:	4b14      	ldr	r3, [pc, #80]	@ (80043c4 <HAL_InitTick+0x5c>)
 8004372:	681c      	ldr	r4, [r3, #0]
 8004374:	4b14      	ldr	r3, [pc, #80]	@ (80043c8 <HAL_InitTick+0x60>)
 8004376:	781b      	ldrb	r3, [r3, #0]
 8004378:	0019      	movs	r1, r3
 800437a:	23fa      	movs	r3, #250	@ 0xfa
 800437c:	0098      	lsls	r0, r3, #2
 800437e:	f7fb fedf 	bl	8000140 <__udivsi3>
 8004382:	0003      	movs	r3, r0
 8004384:	0019      	movs	r1, r3
 8004386:	0020      	movs	r0, r4
 8004388:	f7fb feda 	bl	8000140 <__udivsi3>
 800438c:	0003      	movs	r3, r0
 800438e:	0018      	movs	r0, r3
 8004390:	f000 fd2b 	bl	8004dea <HAL_SYSTICK_Config>
 8004394:	1e03      	subs	r3, r0, #0
 8004396:	d001      	beq.n	800439c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e00f      	b.n	80043bc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2b03      	cmp	r3, #3
 80043a0:	d80b      	bhi.n	80043ba <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80043a2:	6879      	ldr	r1, [r7, #4]
 80043a4:	2301      	movs	r3, #1
 80043a6:	425b      	negs	r3, r3
 80043a8:	2200      	movs	r2, #0
 80043aa:	0018      	movs	r0, r3
 80043ac:	f000 fce8 	bl	8004d80 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80043b0:	4b06      	ldr	r3, [pc, #24]	@ (80043cc <HAL_InitTick+0x64>)
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80043b6:	2300      	movs	r3, #0
 80043b8:	e000      	b.n	80043bc <HAL_InitTick+0x54>
    return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
}
 80043bc:	0018      	movs	r0, r3
 80043be:	46bd      	mov	sp, r7
 80043c0:	b003      	add	sp, #12
 80043c2:	bd90      	pop	{r4, r7, pc}
 80043c4:	20000070 	.word	0x20000070
 80043c8:	20000078 	.word	0x20000078
 80043cc:	20000074 	.word	0x20000074

080043d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80043d4:	4b05      	ldr	r3, [pc, #20]	@ (80043ec <HAL_IncTick+0x1c>)
 80043d6:	781b      	ldrb	r3, [r3, #0]
 80043d8:	001a      	movs	r2, r3
 80043da:	4b05      	ldr	r3, [pc, #20]	@ (80043f0 <HAL_IncTick+0x20>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	18d2      	adds	r2, r2, r3
 80043e0:	4b03      	ldr	r3, [pc, #12]	@ (80043f0 <HAL_IncTick+0x20>)
 80043e2:	601a      	str	r2, [r3, #0]
}
 80043e4:	46c0      	nop			@ (mov r8, r8)
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	46c0      	nop			@ (mov r8, r8)
 80043ec:	20000078 	.word	0x20000078
 80043f0:	20000bc8 	.word	0x20000bc8

080043f4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	af00      	add	r7, sp, #0
  return uwTick;
 80043f8:	4b02      	ldr	r3, [pc, #8]	@ (8004404 <HAL_GetTick+0x10>)
 80043fa:	681b      	ldr	r3, [r3, #0]
}
 80043fc:	0018      	movs	r0, r3
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}
 8004402:	46c0      	nop			@ (mov r8, r8)
 8004404:	20000bc8 	.word	0x20000bc8

08004408 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004410:	f7ff fff0 	bl	80043f4 <HAL_GetTick>
 8004414:	0003      	movs	r3, r0
 8004416:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	3301      	adds	r3, #1
 8004420:	d005      	beq.n	800442e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004422:	4b0a      	ldr	r3, [pc, #40]	@ (800444c <HAL_Delay+0x44>)
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	001a      	movs	r2, r3
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	189b      	adds	r3, r3, r2
 800442c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800442e:	46c0      	nop			@ (mov r8, r8)
 8004430:	f7ff ffe0 	bl	80043f4 <HAL_GetTick>
 8004434:	0002      	movs	r2, r0
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	1ad3      	subs	r3, r2, r3
 800443a:	68fa      	ldr	r2, [r7, #12]
 800443c:	429a      	cmp	r2, r3
 800443e:	d8f7      	bhi.n	8004430 <HAL_Delay+0x28>
  {
  }
}
 8004440:	46c0      	nop			@ (mov r8, r8)
 8004442:	46c0      	nop			@ (mov r8, r8)
 8004444:	46bd      	mov	sp, r7
 8004446:	b004      	add	sp, #16
 8004448:	bd80      	pop	{r7, pc}
 800444a:	46c0      	nop			@ (mov r8, r8)
 800444c:	20000078 	.word	0x20000078

08004450 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b084      	sub	sp, #16
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004458:	230f      	movs	r3, #15
 800445a:	18fb      	adds	r3, r7, r3
 800445c:	2200      	movs	r2, #0
 800445e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8004460:	2300      	movs	r3, #0
 8004462:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d101      	bne.n	800446e <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e125      	b.n	80046ba <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004472:	2b00      	cmp	r3, #0
 8004474:	d10a      	bne.n	800448c <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2200      	movs	r2, #0
 800447a:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2234      	movs	r2, #52	@ 0x34
 8004480:	2100      	movs	r1, #0
 8004482:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	0018      	movs	r0, r3
 8004488:	f7ff fc4a 	bl	8003d20 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004490:	2210      	movs	r2, #16
 8004492:	4013      	ands	r3, r2
 8004494:	d000      	beq.n	8004498 <HAL_ADC_Init+0x48>
 8004496:	e103      	b.n	80046a0 <HAL_ADC_Init+0x250>
 8004498:	230f      	movs	r3, #15
 800449a:	18fb      	adds	r3, r7, r3
 800449c:	781b      	ldrb	r3, [r3, #0]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d000      	beq.n	80044a4 <HAL_ADC_Init+0x54>
 80044a2:	e0fd      	b.n	80046a0 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	2204      	movs	r2, #4
 80044ac:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80044ae:	d000      	beq.n	80044b2 <HAL_ADC_Init+0x62>
 80044b0:	e0f6      	b.n	80046a0 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044b6:	4a83      	ldr	r2, [pc, #524]	@ (80046c4 <HAL_ADC_Init+0x274>)
 80044b8:	4013      	ands	r3, r2
 80044ba:	2202      	movs	r2, #2
 80044bc:	431a      	orrs	r2, r3
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	2203      	movs	r2, #3
 80044ca:	4013      	ands	r3, r2
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d112      	bne.n	80044f6 <HAL_ADC_Init+0xa6>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	2201      	movs	r2, #1
 80044d8:	4013      	ands	r3, r2
 80044da:	2b01      	cmp	r3, #1
 80044dc:	d009      	beq.n	80044f2 <HAL_ADC_Init+0xa2>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	68da      	ldr	r2, [r3, #12]
 80044e4:	2380      	movs	r3, #128	@ 0x80
 80044e6:	021b      	lsls	r3, r3, #8
 80044e8:	401a      	ands	r2, r3
 80044ea:	2380      	movs	r3, #128	@ 0x80
 80044ec:	021b      	lsls	r3, r3, #8
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d101      	bne.n	80044f6 <HAL_ADC_Init+0xa6>
 80044f2:	2301      	movs	r3, #1
 80044f4:	e000      	b.n	80044f8 <HAL_ADC_Init+0xa8>
 80044f6:	2300      	movs	r3, #0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d116      	bne.n	800452a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	2218      	movs	r2, #24
 8004504:	4393      	bics	r3, r2
 8004506:	0019      	movs	r1, r3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	689a      	ldr	r2, [r3, #8]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	430a      	orrs	r2, r1
 8004512:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	691b      	ldr	r3, [r3, #16]
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	0899      	lsrs	r1, r3, #2
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	685a      	ldr	r2, [r3, #4]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	430a      	orrs	r2, r1
 8004528:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	68da      	ldr	r2, [r3, #12]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4964      	ldr	r1, [pc, #400]	@ (80046c8 <HAL_ADC_Init+0x278>)
 8004536:	400a      	ands	r2, r1
 8004538:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	7e1b      	ldrb	r3, [r3, #24]
 800453e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	7e5b      	ldrb	r3, [r3, #25]
 8004544:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004546:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	7e9b      	ldrb	r3, [r3, #26]
 800454c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800454e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004554:	2b01      	cmp	r3, #1
 8004556:	d002      	beq.n	800455e <HAL_ADC_Init+0x10e>
 8004558:	2380      	movs	r3, #128	@ 0x80
 800455a:	015b      	lsls	r3, r3, #5
 800455c:	e000      	b.n	8004560 <HAL_ADC_Init+0x110>
 800455e:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004560:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8004566:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	691b      	ldr	r3, [r3, #16]
 800456c:	2b02      	cmp	r3, #2
 800456e:	d101      	bne.n	8004574 <HAL_ADC_Init+0x124>
 8004570:	2304      	movs	r3, #4
 8004572:	e000      	b.n	8004576 <HAL_ADC_Init+0x126>
 8004574:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8004576:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2124      	movs	r1, #36	@ 0x24
 800457c:	5c5b      	ldrb	r3, [r3, r1]
 800457e:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004580:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004582:	68ba      	ldr	r2, [r7, #8]
 8004584:	4313      	orrs	r3, r2
 8004586:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	7edb      	ldrb	r3, [r3, #27]
 800458c:	2b01      	cmp	r3, #1
 800458e:	d115      	bne.n	80045bc <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	7e9b      	ldrb	r3, [r3, #26]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d105      	bne.n	80045a4 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	2280      	movs	r2, #128	@ 0x80
 800459c:	0252      	lsls	r2, r2, #9
 800459e:	4313      	orrs	r3, r2
 80045a0:	60bb      	str	r3, [r7, #8]
 80045a2:	e00b      	b.n	80045bc <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045a8:	2220      	movs	r2, #32
 80045aa:	431a      	orrs	r2, r3
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045b4:	2201      	movs	r2, #1
 80045b6:	431a      	orrs	r2, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	69da      	ldr	r2, [r3, #28]
 80045c0:	23c2      	movs	r3, #194	@ 0xc2
 80045c2:	33ff      	adds	r3, #255	@ 0xff
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d007      	beq.n	80045d8 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80045d0:	4313      	orrs	r3, r2
 80045d2:	68ba      	ldr	r2, [r7, #8]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	68d9      	ldr	r1, [r3, #12]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	68ba      	ldr	r2, [r7, #8]
 80045e4:	430a      	orrs	r2, r1
 80045e6:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045ec:	2380      	movs	r3, #128	@ 0x80
 80045ee:	055b      	lsls	r3, r3, #21
 80045f0:	429a      	cmp	r2, r3
 80045f2:	d01b      	beq.n	800462c <HAL_ADC_Init+0x1dc>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d017      	beq.n	800462c <HAL_ADC_Init+0x1dc>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004600:	2b02      	cmp	r3, #2
 8004602:	d013      	beq.n	800462c <HAL_ADC_Init+0x1dc>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004608:	2b03      	cmp	r3, #3
 800460a:	d00f      	beq.n	800462c <HAL_ADC_Init+0x1dc>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004610:	2b04      	cmp	r3, #4
 8004612:	d00b      	beq.n	800462c <HAL_ADC_Init+0x1dc>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004618:	2b05      	cmp	r3, #5
 800461a:	d007      	beq.n	800462c <HAL_ADC_Init+0x1dc>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004620:	2b06      	cmp	r3, #6
 8004622:	d003      	beq.n	800462c <HAL_ADC_Init+0x1dc>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004628:	2b07      	cmp	r3, #7
 800462a:	d112      	bne.n	8004652 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	695a      	ldr	r2, [r3, #20]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	2107      	movs	r1, #7
 8004638:	438a      	bics	r2, r1
 800463a:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	6959      	ldr	r1, [r3, #20]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004646:	2207      	movs	r2, #7
 8004648:	401a      	ands	r2, r3
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	430a      	orrs	r2, r1
 8004650:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	4a1c      	ldr	r2, [pc, #112]	@ (80046cc <HAL_ADC_Init+0x27c>)
 800465a:	4013      	ands	r3, r2
 800465c:	68ba      	ldr	r2, [r7, #8]
 800465e:	429a      	cmp	r2, r3
 8004660:	d10b      	bne.n	800467a <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2200      	movs	r2, #0
 8004666:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800466c:	2203      	movs	r2, #3
 800466e:	4393      	bics	r3, r2
 8004670:	2201      	movs	r2, #1
 8004672:	431a      	orrs	r2, r3
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004678:	e01c      	b.n	80046b4 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800467e:	2212      	movs	r2, #18
 8004680:	4393      	bics	r3, r2
 8004682:	2210      	movs	r2, #16
 8004684:	431a      	orrs	r2, r3
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800468e:	2201      	movs	r2, #1
 8004690:	431a      	orrs	r2, r3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8004696:	230f      	movs	r3, #15
 8004698:	18fb      	adds	r3, r7, r3
 800469a:	2201      	movs	r2, #1
 800469c:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800469e:	e009      	b.n	80046b4 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046a4:	2210      	movs	r2, #16
 80046a6:	431a      	orrs	r2, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	639a      	str	r2, [r3, #56]	@ 0x38
        
    tmp_hal_status = HAL_ERROR;
 80046ac:	230f      	movs	r3, #15
 80046ae:	18fb      	adds	r3, r7, r3
 80046b0:	2201      	movs	r2, #1
 80046b2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80046b4:	230f      	movs	r3, #15
 80046b6:	18fb      	adds	r3, r7, r3
 80046b8:	781b      	ldrb	r3, [r3, #0]
}
 80046ba:	0018      	movs	r0, r3
 80046bc:	46bd      	mov	sp, r7
 80046be:	b004      	add	sp, #16
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	46c0      	nop			@ (mov r8, r8)
 80046c4:	fffffefd 	.word	0xfffffefd
 80046c8:	fffe0219 	.word	0xfffe0219
 80046cc:	833fffe7 	.word	0x833fffe7

080046d0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80046d0:	b590      	push	{r4, r7, lr}
 80046d2:	b085      	sub	sp, #20
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80046d8:	230f      	movs	r3, #15
 80046da:	18fb      	adds	r3, r7, r3
 80046dc:	2200      	movs	r2, #0
 80046de:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	2204      	movs	r2, #4
 80046e8:	4013      	ands	r3, r2
 80046ea:	d138      	bne.n	800475e <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2234      	movs	r2, #52	@ 0x34
 80046f0:	5c9b      	ldrb	r3, [r3, r2]
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d101      	bne.n	80046fa <HAL_ADC_Start+0x2a>
 80046f6:	2302      	movs	r3, #2
 80046f8:	e038      	b.n	800476c <HAL_ADC_Start+0x9c>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2234      	movs	r2, #52	@ 0x34
 80046fe:	2101      	movs	r1, #1
 8004700:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	7e5b      	ldrb	r3, [r3, #25]
 8004706:	2b01      	cmp	r3, #1
 8004708:	d007      	beq.n	800471a <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800470a:	230f      	movs	r3, #15
 800470c:	18fc      	adds	r4, r7, r3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	0018      	movs	r0, r3
 8004712:	f000 f9e3 	bl	8004adc <ADC_Enable>
 8004716:	0003      	movs	r3, r0
 8004718:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800471a:	230f      	movs	r3, #15
 800471c:	18fb      	adds	r3, r7, r3
 800471e:	781b      	ldrb	r3, [r3, #0]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d120      	bne.n	8004766 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004728:	4a12      	ldr	r2, [pc, #72]	@ (8004774 <HAL_ADC_Start+0xa4>)
 800472a:	4013      	ands	r3, r2
 800472c:	2280      	movs	r2, #128	@ 0x80
 800472e:	0052      	lsls	r2, r2, #1
 8004730:	431a      	orrs	r2, r3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2200      	movs	r2, #0
 800473a:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2234      	movs	r2, #52	@ 0x34
 8004740:	2100      	movs	r1, #0
 8004742:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	221c      	movs	r2, #28
 800474a:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	689a      	ldr	r2, [r3, #8]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	2104      	movs	r1, #4
 8004758:	430a      	orrs	r2, r1
 800475a:	609a      	str	r2, [r3, #8]
 800475c:	e003      	b.n	8004766 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800475e:	230f      	movs	r3, #15
 8004760:	18fb      	adds	r3, r7, r3
 8004762:	2202      	movs	r2, #2
 8004764:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004766:	230f      	movs	r3, #15
 8004768:	18fb      	adds	r3, r7, r3
 800476a:	781b      	ldrb	r3, [r3, #0]
}
 800476c:	0018      	movs	r0, r3
 800476e:	46bd      	mov	sp, r7
 8004770:	b005      	add	sp, #20
 8004772:	bd90      	pop	{r4, r7, pc}
 8004774:	fffff0fe 	.word	0xfffff0fe

08004778 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	695b      	ldr	r3, [r3, #20]
 8004786:	2b08      	cmp	r3, #8
 8004788:	d102      	bne.n	8004790 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800478a:	2308      	movs	r3, #8
 800478c:	60fb      	str	r3, [r7, #12]
 800478e:	e014      	b.n	80047ba <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	68db      	ldr	r3, [r3, #12]
 8004796:	2201      	movs	r2, #1
 8004798:	4013      	ands	r3, r2
 800479a:	2b01      	cmp	r3, #1
 800479c:	d10b      	bne.n	80047b6 <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047a2:	2220      	movs	r2, #32
 80047a4:	431a      	orrs	r2, r3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	639a      	str	r2, [r3, #56]	@ 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2234      	movs	r2, #52	@ 0x34
 80047ae:	2100      	movs	r1, #0
 80047b0:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e071      	b.n	800489a <HAL_ADC_PollForConversion+0x122>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80047b6:	230c      	movs	r3, #12
 80047b8:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80047ba:	f7ff fe1b 	bl	80043f4 <HAL_GetTick>
 80047be:	0003      	movs	r3, r0
 80047c0:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80047c2:	e01f      	b.n	8004804 <HAL_ADC_PollForConversion+0x8c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	3301      	adds	r3, #1
 80047c8:	d01c      	beq.n	8004804 <HAL_ADC_PollForConversion+0x8c>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d007      	beq.n	80047e0 <HAL_ADC_PollForConversion+0x68>
 80047d0:	f7ff fe10 	bl	80043f4 <HAL_GetTick>
 80047d4:	0002      	movs	r2, r0
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	683a      	ldr	r2, [r7, #0]
 80047dc:	429a      	cmp	r2, r3
 80047de:	d211      	bcs.n	8004804 <HAL_ADC_PollForConversion+0x8c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	68fa      	ldr	r2, [r7, #12]
 80047e8:	4013      	ands	r3, r2
 80047ea:	d10b      	bne.n	8004804 <HAL_ADC_PollForConversion+0x8c>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047f0:	2204      	movs	r2, #4
 80047f2:	431a      	orrs	r2, r3
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2234      	movs	r2, #52	@ 0x34
 80047fc:	2100      	movs	r1, #0
 80047fe:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004800:	2303      	movs	r3, #3
 8004802:	e04a      	b.n	800489a <HAL_ADC_PollForConversion+0x122>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	68fa      	ldr	r2, [r7, #12]
 800480c:	4013      	ands	r3, r2
 800480e:	d0d9      	beq.n	80047c4 <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004814:	2280      	movs	r2, #128	@ 0x80
 8004816:	0092      	lsls	r2, r2, #2
 8004818:	431a      	orrs	r2, r3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	68da      	ldr	r2, [r3, #12]
 8004824:	23c0      	movs	r3, #192	@ 0xc0
 8004826:	011b      	lsls	r3, r3, #4
 8004828:	4013      	ands	r3, r2
 800482a:	d12d      	bne.n	8004888 <HAL_ADC_PollForConversion+0x110>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004830:	2b00      	cmp	r3, #0
 8004832:	d129      	bne.n	8004888 <HAL_ADC_PollForConversion+0x110>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	2208      	movs	r2, #8
 800483c:	4013      	ands	r3, r2
 800483e:	2b08      	cmp	r3, #8
 8004840:	d122      	bne.n	8004888 <HAL_ADC_PollForConversion+0x110>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	2204      	movs	r2, #4
 800484a:	4013      	ands	r3, r2
 800484c:	d110      	bne.n	8004870 <HAL_ADC_PollForConversion+0xf8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	685a      	ldr	r2, [r3, #4]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	210c      	movs	r1, #12
 800485a:	438a      	bics	r2, r1
 800485c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004862:	4a10      	ldr	r2, [pc, #64]	@ (80048a4 <HAL_ADC_PollForConversion+0x12c>)
 8004864:	4013      	ands	r3, r2
 8004866:	2201      	movs	r2, #1
 8004868:	431a      	orrs	r2, r3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	639a      	str	r2, [r3, #56]	@ 0x38
 800486e:	e00b      	b.n	8004888 <HAL_ADC_PollForConversion+0x110>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004874:	2220      	movs	r2, #32
 8004876:	431a      	orrs	r2, r3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004880:	2201      	movs	r2, #1
 8004882:	431a      	orrs	r2, r3
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	7e1b      	ldrb	r3, [r3, #24]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d103      	bne.n	8004898 <HAL_ADC_PollForConversion+0x120>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	220c      	movs	r2, #12
 8004896:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004898:	2300      	movs	r3, #0
}
 800489a:	0018      	movs	r0, r3
 800489c:	46bd      	mov	sp, r7
 800489e:	b004      	add	sp, #16
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	46c0      	nop			@ (mov r8, r8)
 80048a4:	fffffefe 	.word	0xfffffefe

080048a8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b082      	sub	sp, #8
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80048b6:	0018      	movs	r0, r3
 80048b8:	46bd      	mov	sp, r7
 80048ba:	b002      	add	sp, #8
 80048bc:	bd80      	pop	{r7, pc}
	...

080048c0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048ca:	230f      	movs	r3, #15
 80048cc:	18fb      	adds	r3, r7, r3
 80048ce:	2200      	movs	r2, #0
 80048d0:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 80048d2:	2300      	movs	r3, #0
 80048d4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048da:	2380      	movs	r3, #128	@ 0x80
 80048dc:	055b      	lsls	r3, r3, #21
 80048de:	429a      	cmp	r2, r3
 80048e0:	d011      	beq.n	8004906 <HAL_ADC_ConfigChannel+0x46>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d00d      	beq.n	8004906 <HAL_ADC_ConfigChannel+0x46>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ee:	2b02      	cmp	r3, #2
 80048f0:	d009      	beq.n	8004906 <HAL_ADC_ConfigChannel+0x46>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048f6:	2b03      	cmp	r3, #3
 80048f8:	d005      	beq.n	8004906 <HAL_ADC_ConfigChannel+0x46>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048fe:	2b04      	cmp	r3, #4
 8004900:	d001      	beq.n	8004906 <HAL_ADC_ConfigChannel+0x46>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2234      	movs	r2, #52	@ 0x34
 800490a:	5c9b      	ldrb	r3, [r3, r2]
 800490c:	2b01      	cmp	r3, #1
 800490e:	d101      	bne.n	8004914 <HAL_ADC_ConfigChannel+0x54>
 8004910:	2302      	movs	r3, #2
 8004912:	e0d0      	b.n	8004ab6 <HAL_ADC_ConfigChannel+0x1f6>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2234      	movs	r2, #52	@ 0x34
 8004918:	2101      	movs	r1, #1
 800491a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	2204      	movs	r2, #4
 8004924:	4013      	ands	r3, r2
 8004926:	d000      	beq.n	800492a <HAL_ADC_ConfigChannel+0x6a>
 8004928:	e0b4      	b.n	8004a94 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	4a64      	ldr	r2, [pc, #400]	@ (8004ac0 <HAL_ADC_ConfigChannel+0x200>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d100      	bne.n	8004936 <HAL_ADC_ConfigChannel+0x76>
 8004934:	e082      	b.n	8004a3c <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2201      	movs	r2, #1
 8004942:	409a      	lsls	r2, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	430a      	orrs	r2, r1
 800494a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004950:	2380      	movs	r3, #128	@ 0x80
 8004952:	055b      	lsls	r3, r3, #21
 8004954:	429a      	cmp	r2, r3
 8004956:	d037      	beq.n	80049c8 <HAL_ADC_ConfigChannel+0x108>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800495c:	2b01      	cmp	r3, #1
 800495e:	d033      	beq.n	80049c8 <HAL_ADC_ConfigChannel+0x108>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004964:	2b02      	cmp	r3, #2
 8004966:	d02f      	beq.n	80049c8 <HAL_ADC_ConfigChannel+0x108>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800496c:	2b03      	cmp	r3, #3
 800496e:	d02b      	beq.n	80049c8 <HAL_ADC_ConfigChannel+0x108>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004974:	2b04      	cmp	r3, #4
 8004976:	d027      	beq.n	80049c8 <HAL_ADC_ConfigChannel+0x108>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800497c:	2b05      	cmp	r3, #5
 800497e:	d023      	beq.n	80049c8 <HAL_ADC_ConfigChannel+0x108>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004984:	2b06      	cmp	r3, #6
 8004986:	d01f      	beq.n	80049c8 <HAL_ADC_ConfigChannel+0x108>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800498c:	2b07      	cmp	r3, #7
 800498e:	d01b      	beq.n	80049c8 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	689a      	ldr	r2, [r3, #8]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	695b      	ldr	r3, [r3, #20]
 800499a:	2107      	movs	r1, #7
 800499c:	400b      	ands	r3, r1
 800499e:	429a      	cmp	r2, r3
 80049a0:	d012      	beq.n	80049c8 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	695a      	ldr	r2, [r3, #20]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2107      	movs	r1, #7
 80049ae:	438a      	bics	r2, r1
 80049b0:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	6959      	ldr	r1, [r3, #20]
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	2207      	movs	r2, #7
 80049be:	401a      	ands	r2, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	430a      	orrs	r2, r1
 80049c6:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	2b10      	cmp	r3, #16
 80049ce:	d007      	beq.n	80049e0 <HAL_ADC_ConfigChannel+0x120>
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2b11      	cmp	r3, #17
 80049d6:	d003      	beq.n	80049e0 <HAL_ADC_ConfigChannel+0x120>
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	2b12      	cmp	r3, #18
 80049de:	d163      	bne.n	8004aa8 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80049e0:	4b38      	ldr	r3, [pc, #224]	@ (8004ac4 <HAL_ADC_ConfigChannel+0x204>)
 80049e2:	6819      	ldr	r1, [r3, #0]
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2b10      	cmp	r3, #16
 80049ea:	d009      	beq.n	8004a00 <HAL_ADC_ConfigChannel+0x140>
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2b11      	cmp	r3, #17
 80049f2:	d102      	bne.n	80049fa <HAL_ADC_ConfigChannel+0x13a>
 80049f4:	2380      	movs	r3, #128	@ 0x80
 80049f6:	03db      	lsls	r3, r3, #15
 80049f8:	e004      	b.n	8004a04 <HAL_ADC_ConfigChannel+0x144>
 80049fa:	2380      	movs	r3, #128	@ 0x80
 80049fc:	045b      	lsls	r3, r3, #17
 80049fe:	e001      	b.n	8004a04 <HAL_ADC_ConfigChannel+0x144>
 8004a00:	2380      	movs	r3, #128	@ 0x80
 8004a02:	041b      	lsls	r3, r3, #16
 8004a04:	4a2f      	ldr	r2, [pc, #188]	@ (8004ac4 <HAL_ADC_ConfigChannel+0x204>)
 8004a06:	430b      	orrs	r3, r1
 8004a08:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	2b10      	cmp	r3, #16
 8004a10:	d14a      	bne.n	8004aa8 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004a12:	4b2d      	ldr	r3, [pc, #180]	@ (8004ac8 <HAL_ADC_ConfigChannel+0x208>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	492d      	ldr	r1, [pc, #180]	@ (8004acc <HAL_ADC_ConfigChannel+0x20c>)
 8004a18:	0018      	movs	r0, r3
 8004a1a:	f7fb fb91 	bl	8000140 <__udivsi3>
 8004a1e:	0003      	movs	r3, r0
 8004a20:	001a      	movs	r2, r3
 8004a22:	0013      	movs	r3, r2
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	189b      	adds	r3, r3, r2
 8004a28:	005b      	lsls	r3, r3, #1
 8004a2a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004a2c:	e002      	b.n	8004a34 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	3b01      	subs	r3, #1
 8004a32:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d1f9      	bne.n	8004a2e <HAL_ADC_ConfigChannel+0x16e>
 8004a3a:	e035      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	2101      	movs	r1, #1
 8004a48:	4099      	lsls	r1, r3
 8004a4a:	000b      	movs	r3, r1
 8004a4c:	43d9      	mvns	r1, r3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	400a      	ands	r2, r1
 8004a54:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	2b10      	cmp	r3, #16
 8004a5c:	d007      	beq.n	8004a6e <HAL_ADC_ConfigChannel+0x1ae>
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	2b11      	cmp	r3, #17
 8004a64:	d003      	beq.n	8004a6e <HAL_ADC_ConfigChannel+0x1ae>
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	2b12      	cmp	r3, #18
 8004a6c:	d11c      	bne.n	8004aa8 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004a6e:	4b15      	ldr	r3, [pc, #84]	@ (8004ac4 <HAL_ADC_ConfigChannel+0x204>)
 8004a70:	6819      	ldr	r1, [r3, #0]
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	2b10      	cmp	r3, #16
 8004a78:	d007      	beq.n	8004a8a <HAL_ADC_ConfigChannel+0x1ca>
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	2b11      	cmp	r3, #17
 8004a80:	d101      	bne.n	8004a86 <HAL_ADC_ConfigChannel+0x1c6>
 8004a82:	4b13      	ldr	r3, [pc, #76]	@ (8004ad0 <HAL_ADC_ConfigChannel+0x210>)
 8004a84:	e002      	b.n	8004a8c <HAL_ADC_ConfigChannel+0x1cc>
 8004a86:	4b13      	ldr	r3, [pc, #76]	@ (8004ad4 <HAL_ADC_ConfigChannel+0x214>)
 8004a88:	e000      	b.n	8004a8c <HAL_ADC_ConfigChannel+0x1cc>
 8004a8a:	4b13      	ldr	r3, [pc, #76]	@ (8004ad8 <HAL_ADC_ConfigChannel+0x218>)
 8004a8c:	4a0d      	ldr	r2, [pc, #52]	@ (8004ac4 <HAL_ADC_ConfigChannel+0x204>)
 8004a8e:	400b      	ands	r3, r1
 8004a90:	6013      	str	r3, [r2, #0]
 8004a92:	e009      	b.n	8004aa8 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a98:	2220      	movs	r2, #32
 8004a9a:	431a      	orrs	r2, r3
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 8004aa0:	230f      	movs	r3, #15
 8004aa2:	18fb      	adds	r3, r7, r3
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2234      	movs	r2, #52	@ 0x34
 8004aac:	2100      	movs	r1, #0
 8004aae:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8004ab0:	230f      	movs	r3, #15
 8004ab2:	18fb      	adds	r3, r7, r3
 8004ab4:	781b      	ldrb	r3, [r3, #0]
}
 8004ab6:	0018      	movs	r0, r3
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	b004      	add	sp, #16
 8004abc:	bd80      	pop	{r7, pc}
 8004abe:	46c0      	nop			@ (mov r8, r8)
 8004ac0:	00001001 	.word	0x00001001
 8004ac4:	40012708 	.word	0x40012708
 8004ac8:	20000070 	.word	0x20000070
 8004acc:	000f4240 	.word	0x000f4240
 8004ad0:	ffbfffff 	.word	0xffbfffff
 8004ad4:	feffffff 	.word	0xfeffffff
 8004ad8:	ff7fffff 	.word	0xff7fffff

08004adc <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b084      	sub	sp, #16
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	2203      	movs	r2, #3
 8004af4:	4013      	ands	r3, r2
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d112      	bne.n	8004b20 <ADC_Enable+0x44>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	2201      	movs	r2, #1
 8004b02:	4013      	ands	r3, r2
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d009      	beq.n	8004b1c <ADC_Enable+0x40>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	68da      	ldr	r2, [r3, #12]
 8004b0e:	2380      	movs	r3, #128	@ 0x80
 8004b10:	021b      	lsls	r3, r3, #8
 8004b12:	401a      	ands	r2, r3
 8004b14:	2380      	movs	r3, #128	@ 0x80
 8004b16:	021b      	lsls	r3, r3, #8
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d101      	bne.n	8004b20 <ADC_Enable+0x44>
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e000      	b.n	8004b22 <ADC_Enable+0x46>
 8004b20:	2300      	movs	r3, #0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d152      	bne.n	8004bcc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	4a2a      	ldr	r2, [pc, #168]	@ (8004bd8 <ADC_Enable+0xfc>)
 8004b2e:	4013      	ands	r3, r2
 8004b30:	d00d      	beq.n	8004b4e <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b36:	2210      	movs	r2, #16
 8004b38:	431a      	orrs	r2, r3
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	639a      	str	r2, [r3, #56]	@ 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b42:	2201      	movs	r2, #1
 8004b44:	431a      	orrs	r2, r3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e03f      	b.n	8004bce <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	689a      	ldr	r2, [r3, #8]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2101      	movs	r1, #1
 8004b5a:	430a      	orrs	r2, r1
 8004b5c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004b5e:	4b1f      	ldr	r3, [pc, #124]	@ (8004bdc <ADC_Enable+0x100>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	491f      	ldr	r1, [pc, #124]	@ (8004be0 <ADC_Enable+0x104>)
 8004b64:	0018      	movs	r0, r3
 8004b66:	f7fb faeb 	bl	8000140 <__udivsi3>
 8004b6a:	0003      	movs	r3, r0
 8004b6c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004b6e:	e002      	b.n	8004b76 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	3b01      	subs	r3, #1
 8004b74:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d1f9      	bne.n	8004b70 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8004b7c:	f7ff fc3a 	bl	80043f4 <HAL_GetTick>
 8004b80:	0003      	movs	r3, r0
 8004b82:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004b84:	e01b      	b.n	8004bbe <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004b86:	f7ff fc35 	bl	80043f4 <HAL_GetTick>
 8004b8a:	0002      	movs	r2, r0
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	1ad3      	subs	r3, r2, r3
 8004b90:	2b02      	cmp	r3, #2
 8004b92:	d914      	bls.n	8004bbe <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	4013      	ands	r3, r2
 8004b9e:	2b01      	cmp	r3, #1
 8004ba0:	d00d      	beq.n	8004bbe <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba6:	2210      	movs	r2, #16
 8004ba8:	431a      	orrs	r2, r3
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	431a      	orrs	r2, r3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	63da      	str	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e007      	b.n	8004bce <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	4013      	ands	r3, r2
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d1dc      	bne.n	8004b86 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004bcc:	2300      	movs	r3, #0
}
 8004bce:	0018      	movs	r0, r3
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	b004      	add	sp, #16
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	46c0      	nop			@ (mov r8, r8)
 8004bd8:	80000017 	.word	0x80000017
 8004bdc:	20000070 	.word	0x20000070
 8004be0:	000f4240 	.word	0x000f4240

08004be4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b082      	sub	sp, #8
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	0002      	movs	r2, r0
 8004bec:	1dfb      	adds	r3, r7, #7
 8004bee:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004bf0:	1dfb      	adds	r3, r7, #7
 8004bf2:	781b      	ldrb	r3, [r3, #0]
 8004bf4:	2b7f      	cmp	r3, #127	@ 0x7f
 8004bf6:	d809      	bhi.n	8004c0c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004bf8:	1dfb      	adds	r3, r7, #7
 8004bfa:	781b      	ldrb	r3, [r3, #0]
 8004bfc:	001a      	movs	r2, r3
 8004bfe:	231f      	movs	r3, #31
 8004c00:	401a      	ands	r2, r3
 8004c02:	4b04      	ldr	r3, [pc, #16]	@ (8004c14 <__NVIC_EnableIRQ+0x30>)
 8004c04:	2101      	movs	r1, #1
 8004c06:	4091      	lsls	r1, r2
 8004c08:	000a      	movs	r2, r1
 8004c0a:	601a      	str	r2, [r3, #0]
  }
}
 8004c0c:	46c0      	nop			@ (mov r8, r8)
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	b002      	add	sp, #8
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	e000e100 	.word	0xe000e100

08004c18 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b082      	sub	sp, #8
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	0002      	movs	r2, r0
 8004c20:	1dfb      	adds	r3, r7, #7
 8004c22:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004c24:	1dfb      	adds	r3, r7, #7
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	2b7f      	cmp	r3, #127	@ 0x7f
 8004c2a:	d810      	bhi.n	8004c4e <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c2c:	1dfb      	adds	r3, r7, #7
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	001a      	movs	r2, r3
 8004c32:	231f      	movs	r3, #31
 8004c34:	4013      	ands	r3, r2
 8004c36:	4908      	ldr	r1, [pc, #32]	@ (8004c58 <__NVIC_DisableIRQ+0x40>)
 8004c38:	2201      	movs	r2, #1
 8004c3a:	409a      	lsls	r2, r3
 8004c3c:	0013      	movs	r3, r2
 8004c3e:	2280      	movs	r2, #128	@ 0x80
 8004c40:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004c42:	f3bf 8f4f 	dsb	sy
}
 8004c46:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8004c48:	f3bf 8f6f 	isb	sy
}
 8004c4c:	46c0      	nop			@ (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 8004c4e:	46c0      	nop			@ (mov r8, r8)
 8004c50:	46bd      	mov	sp, r7
 8004c52:	b002      	add	sp, #8
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	46c0      	nop			@ (mov r8, r8)
 8004c58:	e000e100 	.word	0xe000e100

08004c5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004c5c:	b590      	push	{r4, r7, lr}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	0002      	movs	r2, r0
 8004c64:	6039      	str	r1, [r7, #0]
 8004c66:	1dfb      	adds	r3, r7, #7
 8004c68:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004c6a:	1dfb      	adds	r3, r7, #7
 8004c6c:	781b      	ldrb	r3, [r3, #0]
 8004c6e:	2b7f      	cmp	r3, #127	@ 0x7f
 8004c70:	d828      	bhi.n	8004cc4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004c72:	4a2f      	ldr	r2, [pc, #188]	@ (8004d30 <__NVIC_SetPriority+0xd4>)
 8004c74:	1dfb      	adds	r3, r7, #7
 8004c76:	781b      	ldrb	r3, [r3, #0]
 8004c78:	b25b      	sxtb	r3, r3
 8004c7a:	089b      	lsrs	r3, r3, #2
 8004c7c:	33c0      	adds	r3, #192	@ 0xc0
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	589b      	ldr	r3, [r3, r2]
 8004c82:	1dfa      	adds	r2, r7, #7
 8004c84:	7812      	ldrb	r2, [r2, #0]
 8004c86:	0011      	movs	r1, r2
 8004c88:	2203      	movs	r2, #3
 8004c8a:	400a      	ands	r2, r1
 8004c8c:	00d2      	lsls	r2, r2, #3
 8004c8e:	21ff      	movs	r1, #255	@ 0xff
 8004c90:	4091      	lsls	r1, r2
 8004c92:	000a      	movs	r2, r1
 8004c94:	43d2      	mvns	r2, r2
 8004c96:	401a      	ands	r2, r3
 8004c98:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	019b      	lsls	r3, r3, #6
 8004c9e:	22ff      	movs	r2, #255	@ 0xff
 8004ca0:	401a      	ands	r2, r3
 8004ca2:	1dfb      	adds	r3, r7, #7
 8004ca4:	781b      	ldrb	r3, [r3, #0]
 8004ca6:	0018      	movs	r0, r3
 8004ca8:	2303      	movs	r3, #3
 8004caa:	4003      	ands	r3, r0
 8004cac:	00db      	lsls	r3, r3, #3
 8004cae:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004cb0:	481f      	ldr	r0, [pc, #124]	@ (8004d30 <__NVIC_SetPriority+0xd4>)
 8004cb2:	1dfb      	adds	r3, r7, #7
 8004cb4:	781b      	ldrb	r3, [r3, #0]
 8004cb6:	b25b      	sxtb	r3, r3
 8004cb8:	089b      	lsrs	r3, r3, #2
 8004cba:	430a      	orrs	r2, r1
 8004cbc:	33c0      	adds	r3, #192	@ 0xc0
 8004cbe:	009b      	lsls	r3, r3, #2
 8004cc0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004cc2:	e031      	b.n	8004d28 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004cc4:	4a1b      	ldr	r2, [pc, #108]	@ (8004d34 <__NVIC_SetPriority+0xd8>)
 8004cc6:	1dfb      	adds	r3, r7, #7
 8004cc8:	781b      	ldrb	r3, [r3, #0]
 8004cca:	0019      	movs	r1, r3
 8004ccc:	230f      	movs	r3, #15
 8004cce:	400b      	ands	r3, r1
 8004cd0:	3b08      	subs	r3, #8
 8004cd2:	089b      	lsrs	r3, r3, #2
 8004cd4:	3306      	adds	r3, #6
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	18d3      	adds	r3, r2, r3
 8004cda:	3304      	adds	r3, #4
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	1dfa      	adds	r2, r7, #7
 8004ce0:	7812      	ldrb	r2, [r2, #0]
 8004ce2:	0011      	movs	r1, r2
 8004ce4:	2203      	movs	r2, #3
 8004ce6:	400a      	ands	r2, r1
 8004ce8:	00d2      	lsls	r2, r2, #3
 8004cea:	21ff      	movs	r1, #255	@ 0xff
 8004cec:	4091      	lsls	r1, r2
 8004cee:	000a      	movs	r2, r1
 8004cf0:	43d2      	mvns	r2, r2
 8004cf2:	401a      	ands	r2, r3
 8004cf4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	019b      	lsls	r3, r3, #6
 8004cfa:	22ff      	movs	r2, #255	@ 0xff
 8004cfc:	401a      	ands	r2, r3
 8004cfe:	1dfb      	adds	r3, r7, #7
 8004d00:	781b      	ldrb	r3, [r3, #0]
 8004d02:	0018      	movs	r0, r3
 8004d04:	2303      	movs	r3, #3
 8004d06:	4003      	ands	r3, r0
 8004d08:	00db      	lsls	r3, r3, #3
 8004d0a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004d0c:	4809      	ldr	r0, [pc, #36]	@ (8004d34 <__NVIC_SetPriority+0xd8>)
 8004d0e:	1dfb      	adds	r3, r7, #7
 8004d10:	781b      	ldrb	r3, [r3, #0]
 8004d12:	001c      	movs	r4, r3
 8004d14:	230f      	movs	r3, #15
 8004d16:	4023      	ands	r3, r4
 8004d18:	3b08      	subs	r3, #8
 8004d1a:	089b      	lsrs	r3, r3, #2
 8004d1c:	430a      	orrs	r2, r1
 8004d1e:	3306      	adds	r3, #6
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	18c3      	adds	r3, r0, r3
 8004d24:	3304      	adds	r3, #4
 8004d26:	601a      	str	r2, [r3, #0]
}
 8004d28:	46c0      	nop			@ (mov r8, r8)
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	b003      	add	sp, #12
 8004d2e:	bd90      	pop	{r4, r7, pc}
 8004d30:	e000e100 	.word	0xe000e100
 8004d34:	e000ed00 	.word	0xe000ed00

08004d38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b082      	sub	sp, #8
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	1e5a      	subs	r2, r3, #1
 8004d44:	2380      	movs	r3, #128	@ 0x80
 8004d46:	045b      	lsls	r3, r3, #17
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	d301      	bcc.n	8004d50 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e010      	b.n	8004d72 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d50:	4b0a      	ldr	r3, [pc, #40]	@ (8004d7c <SysTick_Config+0x44>)
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	3a01      	subs	r2, #1
 8004d56:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004d58:	2301      	movs	r3, #1
 8004d5a:	425b      	negs	r3, r3
 8004d5c:	2103      	movs	r1, #3
 8004d5e:	0018      	movs	r0, r3
 8004d60:	f7ff ff7c 	bl	8004c5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d64:	4b05      	ldr	r3, [pc, #20]	@ (8004d7c <SysTick_Config+0x44>)
 8004d66:	2200      	movs	r2, #0
 8004d68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d6a:	4b04      	ldr	r3, [pc, #16]	@ (8004d7c <SysTick_Config+0x44>)
 8004d6c:	2207      	movs	r2, #7
 8004d6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d70:	2300      	movs	r3, #0
}
 8004d72:	0018      	movs	r0, r3
 8004d74:	46bd      	mov	sp, r7
 8004d76:	b002      	add	sp, #8
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	46c0      	nop			@ (mov r8, r8)
 8004d7c:	e000e010 	.word	0xe000e010

08004d80 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b084      	sub	sp, #16
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	60b9      	str	r1, [r7, #8]
 8004d88:	607a      	str	r2, [r7, #4]
 8004d8a:	210f      	movs	r1, #15
 8004d8c:	187b      	adds	r3, r7, r1
 8004d8e:	1c02      	adds	r2, r0, #0
 8004d90:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8004d92:	68ba      	ldr	r2, [r7, #8]
 8004d94:	187b      	adds	r3, r7, r1
 8004d96:	781b      	ldrb	r3, [r3, #0]
 8004d98:	b25b      	sxtb	r3, r3
 8004d9a:	0011      	movs	r1, r2
 8004d9c:	0018      	movs	r0, r3
 8004d9e:	f7ff ff5d 	bl	8004c5c <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8004da2:	46c0      	nop			@ (mov r8, r8)
 8004da4:	46bd      	mov	sp, r7
 8004da6:	b004      	add	sp, #16
 8004da8:	bd80      	pop	{r7, pc}

08004daa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b082      	sub	sp, #8
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	0002      	movs	r2, r0
 8004db2:	1dfb      	adds	r3, r7, #7
 8004db4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004db6:	1dfb      	adds	r3, r7, #7
 8004db8:	781b      	ldrb	r3, [r3, #0]
 8004dba:	b25b      	sxtb	r3, r3
 8004dbc:	0018      	movs	r0, r3
 8004dbe:	f7ff ff11 	bl	8004be4 <__NVIC_EnableIRQ>
}
 8004dc2:	46c0      	nop			@ (mov r8, r8)
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	b002      	add	sp, #8
 8004dc8:	bd80      	pop	{r7, pc}

08004dca <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004dca:	b580      	push	{r7, lr}
 8004dcc:	b082      	sub	sp, #8
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	0002      	movs	r2, r0
 8004dd2:	1dfb      	adds	r3, r7, #7
 8004dd4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004dd6:	1dfb      	adds	r3, r7, #7
 8004dd8:	781b      	ldrb	r3, [r3, #0]
 8004dda:	b25b      	sxtb	r3, r3
 8004ddc:	0018      	movs	r0, r3
 8004dde:	f7ff ff1b 	bl	8004c18 <__NVIC_DisableIRQ>
}
 8004de2:	46c0      	nop			@ (mov r8, r8)
 8004de4:	46bd      	mov	sp, r7
 8004de6:	b002      	add	sp, #8
 8004de8:	bd80      	pop	{r7, pc}

08004dea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004dea:	b580      	push	{r7, lr}
 8004dec:	b082      	sub	sp, #8
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	0018      	movs	r0, r3
 8004df6:	f7ff ff9f 	bl	8004d38 <SysTick_Config>
 8004dfa:	0003      	movs	r3, r0
}
 8004dfc:	0018      	movs	r0, r3
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	b002      	add	sp, #8
 8004e02:	bd80      	pop	{r7, pc}

08004e04 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b084      	sub	sp, #16
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d101      	bne.n	8004e1a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e036      	b.n	8004e88 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2221      	movs	r2, #33	@ 0x21
 8004e1e:	2102      	movs	r1, #2
 8004e20:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	4a18      	ldr	r2, [pc, #96]	@ (8004e90 <HAL_DMA_Init+0x8c>)
 8004e2e:	4013      	ands	r3, r2
 8004e30:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004e3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	68db      	ldr	r3, [r3, #12]
 8004e40:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e46:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	695b      	ldr	r3, [r3, #20]
 8004e4c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e52:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	69db      	ldr	r3, [r3, #28]
 8004e58:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004e5a:	68fa      	ldr	r2, [r7, #12]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	68fa      	ldr	r2, [r7, #12]
 8004e66:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	0018      	movs	r0, r3
 8004e6c:	f000 f9d0 	bl	8005210 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2221      	movs	r2, #33	@ 0x21
 8004e7a:	2101      	movs	r1, #1
 8004e7c:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2220      	movs	r2, #32
 8004e82:	2100      	movs	r1, #0
 8004e84:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e86:	2300      	movs	r3, #0
}
 8004e88:	0018      	movs	r0, r3
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	b004      	add	sp, #16
 8004e8e:	bd80      	pop	{r7, pc}
 8004e90:	ffffc00f 	.word	0xffffc00f

08004e94 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b086      	sub	sp, #24
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	60f8      	str	r0, [r7, #12]
 8004e9c:	60b9      	str	r1, [r7, #8]
 8004e9e:	607a      	str	r2, [r7, #4]
 8004ea0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ea2:	2317      	movs	r3, #23
 8004ea4:	18fb      	adds	r3, r7, r3
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2220      	movs	r2, #32
 8004eae:	5c9b      	ldrb	r3, [r3, r2]
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d101      	bne.n	8004eb8 <HAL_DMA_Start_IT+0x24>
 8004eb4:	2302      	movs	r3, #2
 8004eb6:	e04f      	b.n	8004f58 <HAL_DMA_Start_IT+0xc4>
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2220      	movs	r2, #32
 8004ebc:	2101      	movs	r1, #1
 8004ebe:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2221      	movs	r2, #33	@ 0x21
 8004ec4:	5c9b      	ldrb	r3, [r3, r2]
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d13a      	bne.n	8004f42 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2221      	movs	r2, #33	@ 0x21
 8004ed0:	2102      	movs	r1, #2
 8004ed2:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	2101      	movs	r1, #1
 8004ee6:	438a      	bics	r2, r1
 8004ee8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	68b9      	ldr	r1, [r7, #8]
 8004ef0:	68f8      	ldr	r0, [r7, #12]
 8004ef2:	f000 f960 	bl	80051b6 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d008      	beq.n	8004f10 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	210e      	movs	r1, #14
 8004f0a:	430a      	orrs	r2, r1
 8004f0c:	601a      	str	r2, [r3, #0]
 8004f0e:	e00f      	b.n	8004f30 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	210a      	movs	r1, #10
 8004f1c:	430a      	orrs	r2, r1
 8004f1e:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	2104      	movs	r1, #4
 8004f2c:	438a      	bics	r2, r1
 8004f2e:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	2101      	movs	r1, #1
 8004f3c:	430a      	orrs	r2, r1
 8004f3e:	601a      	str	r2, [r3, #0]
 8004f40:	e007      	b.n	8004f52 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2220      	movs	r2, #32
 8004f46:	2100      	movs	r1, #0
 8004f48:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004f4a:	2317      	movs	r3, #23
 8004f4c:	18fb      	adds	r3, r7, r3
 8004f4e:	2202      	movs	r2, #2
 8004f50:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8004f52:	2317      	movs	r3, #23
 8004f54:	18fb      	adds	r3, r7, r3
 8004f56:	781b      	ldrb	r3, [r3, #0]
}
 8004f58:	0018      	movs	r0, r3
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	b006      	add	sp, #24
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b082      	sub	sp, #8
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2221      	movs	r2, #33	@ 0x21
 8004f6c:	5c9b      	ldrb	r3, [r3, r2]
 8004f6e:	b2db      	uxtb	r3, r3
 8004f70:	2b02      	cmp	r3, #2
 8004f72:	d008      	beq.n	8004f86 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2204      	movs	r2, #4
 8004f78:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2220      	movs	r2, #32
 8004f7e:	2100      	movs	r1, #0
 8004f80:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e020      	b.n	8004fc8 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	210e      	movs	r1, #14
 8004f92:	438a      	bics	r2, r1
 8004f94:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2101      	movs	r1, #1
 8004fa2:	438a      	bics	r2, r1
 8004fa4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fae:	2101      	movs	r1, #1
 8004fb0:	4091      	lsls	r1, r2
 8004fb2:	000a      	movs	r2, r1
 8004fb4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2221      	movs	r2, #33	@ 0x21
 8004fba:	2101      	movs	r1, #1
 8004fbc:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2220      	movs	r2, #32
 8004fc2:	2100      	movs	r1, #0
 8004fc4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004fc6:	2300      	movs	r3, #0
}
 8004fc8:	0018      	movs	r0, r3
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	b002      	add	sp, #8
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b084      	sub	sp, #16
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fd8:	210f      	movs	r1, #15
 8004fda:	187b      	adds	r3, r7, r1
 8004fdc:	2200      	movs	r2, #0
 8004fde:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2221      	movs	r2, #33	@ 0x21
 8004fe4:	5c9b      	ldrb	r3, [r3, r2]
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	2b02      	cmp	r3, #2
 8004fea:	d006      	beq.n	8004ffa <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2204      	movs	r2, #4
 8004ff0:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8004ff2:	187b      	adds	r3, r7, r1
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	701a      	strb	r2, [r3, #0]
 8004ff8:	e028      	b.n	800504c <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	210e      	movs	r1, #14
 8005006:	438a      	bics	r2, r1
 8005008:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	2101      	movs	r1, #1
 8005016:	438a      	bics	r2, r1
 8005018:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005022:	2101      	movs	r1, #1
 8005024:	4091      	lsls	r1, r2
 8005026:	000a      	movs	r2, r1
 8005028:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2221      	movs	r2, #33	@ 0x21
 800502e:	2101      	movs	r1, #1
 8005030:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2220      	movs	r2, #32
 8005036:	2100      	movs	r1, #0
 8005038:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800503e:	2b00      	cmp	r3, #0
 8005040:	d004      	beq.n	800504c <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	0010      	movs	r0, r2
 800504a:	4798      	blx	r3
    }
  }
  return status;
 800504c:	230f      	movs	r3, #15
 800504e:	18fb      	adds	r3, r7, r3
 8005050:	781b      	ldrb	r3, [r3, #0]
}
 8005052:	0018      	movs	r0, r3
 8005054:	46bd      	mov	sp, r7
 8005056:	b004      	add	sp, #16
 8005058:	bd80      	pop	{r7, pc}

0800505a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800505a:	b580      	push	{r7, lr}
 800505c:	b084      	sub	sp, #16
 800505e:	af00      	add	r7, sp, #0
 8005060:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005076:	2204      	movs	r2, #4
 8005078:	409a      	lsls	r2, r3
 800507a:	0013      	movs	r3, r2
 800507c:	68fa      	ldr	r2, [r7, #12]
 800507e:	4013      	ands	r3, r2
 8005080:	d024      	beq.n	80050cc <HAL_DMA_IRQHandler+0x72>
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	2204      	movs	r2, #4
 8005086:	4013      	ands	r3, r2
 8005088:	d020      	beq.n	80050cc <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	2220      	movs	r2, #32
 8005092:	4013      	ands	r3, r2
 8005094:	d107      	bne.n	80050a6 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	2104      	movs	r1, #4
 80050a2:	438a      	bics	r2, r1
 80050a4:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ae:	2104      	movs	r1, #4
 80050b0:	4091      	lsls	r1, r2
 80050b2:	000a      	movs	r2, r1
 80050b4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d100      	bne.n	80050c0 <HAL_DMA_IRQHandler+0x66>
 80050be:	e06a      	b.n	8005196 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050c4:	687a      	ldr	r2, [r7, #4]
 80050c6:	0010      	movs	r0, r2
 80050c8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80050ca:	e064      	b.n	8005196 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d0:	2202      	movs	r2, #2
 80050d2:	409a      	lsls	r2, r3
 80050d4:	0013      	movs	r3, r2
 80050d6:	68fa      	ldr	r2, [r7, #12]
 80050d8:	4013      	ands	r3, r2
 80050da:	d02b      	beq.n	8005134 <HAL_DMA_IRQHandler+0xda>
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	2202      	movs	r2, #2
 80050e0:	4013      	ands	r3, r2
 80050e2:	d027      	beq.n	8005134 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	2220      	movs	r2, #32
 80050ec:	4013      	ands	r3, r2
 80050ee:	d10b      	bne.n	8005108 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	210a      	movs	r1, #10
 80050fc:	438a      	bics	r2, r1
 80050fe:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2221      	movs	r2, #33	@ 0x21
 8005104:	2101      	movs	r1, #1
 8005106:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005110:	2102      	movs	r1, #2
 8005112:	4091      	lsls	r1, r2
 8005114:	000a      	movs	r2, r1
 8005116:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2220      	movs	r2, #32
 800511c:	2100      	movs	r1, #0
 800511e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005124:	2b00      	cmp	r3, #0
 8005126:	d036      	beq.n	8005196 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	0010      	movs	r0, r2
 8005130:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005132:	e030      	b.n	8005196 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005138:	2208      	movs	r2, #8
 800513a:	409a      	lsls	r2, r3
 800513c:	0013      	movs	r3, r2
 800513e:	68fa      	ldr	r2, [r7, #12]
 8005140:	4013      	ands	r3, r2
 8005142:	d028      	beq.n	8005196 <HAL_DMA_IRQHandler+0x13c>
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	2208      	movs	r2, #8
 8005148:	4013      	ands	r3, r2
 800514a:	d024      	beq.n	8005196 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	210e      	movs	r1, #14
 8005158:	438a      	bics	r2, r1
 800515a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005164:	2101      	movs	r1, #1
 8005166:	4091      	lsls	r1, r2
 8005168:	000a      	movs	r2, r1
 800516a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2201      	movs	r2, #1
 8005170:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2221      	movs	r2, #33	@ 0x21
 8005176:	2101      	movs	r1, #1
 8005178:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2220      	movs	r2, #32
 800517e:	2100      	movs	r1, #0
 8005180:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005186:	2b00      	cmp	r3, #0
 8005188:	d005      	beq.n	8005196 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	0010      	movs	r0, r2
 8005192:	4798      	blx	r3
    }
  }
}
 8005194:	e7ff      	b.n	8005196 <HAL_DMA_IRQHandler+0x13c>
 8005196:	46c0      	nop			@ (mov r8, r8)
 8005198:	46bd      	mov	sp, r7
 800519a:	b004      	add	sp, #16
 800519c:	bd80      	pop	{r7, pc}

0800519e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800519e:	b580      	push	{r7, lr}
 80051a0:	b082      	sub	sp, #8
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2221      	movs	r2, #33	@ 0x21
 80051aa:	5c9b      	ldrb	r3, [r3, r2]
 80051ac:	b2db      	uxtb	r3, r3
}
 80051ae:	0018      	movs	r0, r3
 80051b0:	46bd      	mov	sp, r7
 80051b2:	b002      	add	sp, #8
 80051b4:	bd80      	pop	{r7, pc}

080051b6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80051b6:	b580      	push	{r7, lr}
 80051b8:	b084      	sub	sp, #16
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	60f8      	str	r0, [r7, #12]
 80051be:	60b9      	str	r1, [r7, #8]
 80051c0:	607a      	str	r2, [r7, #4]
 80051c2:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051cc:	2101      	movs	r1, #1
 80051ce:	4091      	lsls	r1, r2
 80051d0:	000a      	movs	r2, r1
 80051d2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	683a      	ldr	r2, [r7, #0]
 80051da:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	2b10      	cmp	r3, #16
 80051e2:	d108      	bne.n	80051f6 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	687a      	ldr	r2, [r7, #4]
 80051ea:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	68ba      	ldr	r2, [r7, #8]
 80051f2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80051f4:	e007      	b.n	8005206 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	68ba      	ldr	r2, [r7, #8]
 80051fc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	60da      	str	r2, [r3, #12]
}
 8005206:	46c0      	nop			@ (mov r8, r8)
 8005208:	46bd      	mov	sp, r7
 800520a:	b004      	add	sp, #16
 800520c:	bd80      	pop	{r7, pc}
	...

08005210 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b082      	sub	sp, #8
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a08      	ldr	r2, [pc, #32]	@ (8005240 <DMA_CalcBaseAndBitshift+0x30>)
 800521e:	4694      	mov	ip, r2
 8005220:	4463      	add	r3, ip
 8005222:	2114      	movs	r1, #20
 8005224:	0018      	movs	r0, r3
 8005226:	f7fa ff8b 	bl	8000140 <__udivsi3>
 800522a:	0003      	movs	r3, r0
 800522c:	009a      	lsls	r2, r3, #2
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	4a03      	ldr	r2, [pc, #12]	@ (8005244 <DMA_CalcBaseAndBitshift+0x34>)
 8005236:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8005238:	46c0      	nop			@ (mov r8, r8)
 800523a:	46bd      	mov	sp, r7
 800523c:	b002      	add	sp, #8
 800523e:	bd80      	pop	{r7, pc}
 8005240:	bffdfff8 	.word	0xbffdfff8
 8005244:	40020000 	.word	0x40020000

08005248 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b086      	sub	sp, #24
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
 8005250:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005252:	2300      	movs	r3, #0
 8005254:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005256:	e155      	b.n	8005504 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	2101      	movs	r1, #1
 800525e:	697a      	ldr	r2, [r7, #20]
 8005260:	4091      	lsls	r1, r2
 8005262:	000a      	movs	r2, r1
 8005264:	4013      	ands	r3, r2
 8005266:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d100      	bne.n	8005270 <HAL_GPIO_Init+0x28>
 800526e:	e146      	b.n	80054fe <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	2203      	movs	r2, #3
 8005276:	4013      	ands	r3, r2
 8005278:	2b01      	cmp	r3, #1
 800527a:	d005      	beq.n	8005288 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	2203      	movs	r2, #3
 8005282:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005284:	2b02      	cmp	r3, #2
 8005286:	d130      	bne.n	80052ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	005b      	lsls	r3, r3, #1
 8005292:	2203      	movs	r2, #3
 8005294:	409a      	lsls	r2, r3
 8005296:	0013      	movs	r3, r2
 8005298:	43da      	mvns	r2, r3
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	4013      	ands	r3, r2
 800529e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	68da      	ldr	r2, [r3, #12]
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	005b      	lsls	r3, r3, #1
 80052a8:	409a      	lsls	r2, r3
 80052aa:	0013      	movs	r3, r2
 80052ac:	693a      	ldr	r2, [r7, #16]
 80052ae:	4313      	orrs	r3, r2
 80052b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	693a      	ldr	r2, [r7, #16]
 80052b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80052be:	2201      	movs	r2, #1
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	409a      	lsls	r2, r3
 80052c4:	0013      	movs	r3, r2
 80052c6:	43da      	mvns	r2, r3
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	4013      	ands	r3, r2
 80052cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	091b      	lsrs	r3, r3, #4
 80052d4:	2201      	movs	r2, #1
 80052d6:	401a      	ands	r2, r3
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	409a      	lsls	r2, r3
 80052dc:	0013      	movs	r3, r2
 80052de:	693a      	ldr	r2, [r7, #16]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	693a      	ldr	r2, [r7, #16]
 80052e8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	2203      	movs	r2, #3
 80052f0:	4013      	ands	r3, r2
 80052f2:	2b03      	cmp	r3, #3
 80052f4:	d017      	beq.n	8005326 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	005b      	lsls	r3, r3, #1
 8005300:	2203      	movs	r2, #3
 8005302:	409a      	lsls	r2, r3
 8005304:	0013      	movs	r3, r2
 8005306:	43da      	mvns	r2, r3
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	4013      	ands	r3, r2
 800530c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	689a      	ldr	r2, [r3, #8]
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	005b      	lsls	r3, r3, #1
 8005316:	409a      	lsls	r2, r3
 8005318:	0013      	movs	r3, r2
 800531a:	693a      	ldr	r2, [r7, #16]
 800531c:	4313      	orrs	r3, r2
 800531e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	693a      	ldr	r2, [r7, #16]
 8005324:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	2203      	movs	r2, #3
 800532c:	4013      	ands	r3, r2
 800532e:	2b02      	cmp	r3, #2
 8005330:	d123      	bne.n	800537a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	08da      	lsrs	r2, r3, #3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	3208      	adds	r2, #8
 800533a:	0092      	lsls	r2, r2, #2
 800533c:	58d3      	ldr	r3, [r2, r3]
 800533e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	2207      	movs	r2, #7
 8005344:	4013      	ands	r3, r2
 8005346:	009b      	lsls	r3, r3, #2
 8005348:	220f      	movs	r2, #15
 800534a:	409a      	lsls	r2, r3
 800534c:	0013      	movs	r3, r2
 800534e:	43da      	mvns	r2, r3
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	4013      	ands	r3, r2
 8005354:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	691a      	ldr	r2, [r3, #16]
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	2107      	movs	r1, #7
 800535e:	400b      	ands	r3, r1
 8005360:	009b      	lsls	r3, r3, #2
 8005362:	409a      	lsls	r2, r3
 8005364:	0013      	movs	r3, r2
 8005366:	693a      	ldr	r2, [r7, #16]
 8005368:	4313      	orrs	r3, r2
 800536a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	08da      	lsrs	r2, r3, #3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	3208      	adds	r2, #8
 8005374:	0092      	lsls	r2, r2, #2
 8005376:	6939      	ldr	r1, [r7, #16]
 8005378:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	005b      	lsls	r3, r3, #1
 8005384:	2203      	movs	r2, #3
 8005386:	409a      	lsls	r2, r3
 8005388:	0013      	movs	r3, r2
 800538a:	43da      	mvns	r2, r3
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	4013      	ands	r3, r2
 8005390:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	2203      	movs	r2, #3
 8005398:	401a      	ands	r2, r3
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	005b      	lsls	r3, r3, #1
 800539e:	409a      	lsls	r2, r3
 80053a0:	0013      	movs	r3, r2
 80053a2:	693a      	ldr	r2, [r7, #16]
 80053a4:	4313      	orrs	r3, r2
 80053a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	693a      	ldr	r2, [r7, #16]
 80053ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	685a      	ldr	r2, [r3, #4]
 80053b2:	23c0      	movs	r3, #192	@ 0xc0
 80053b4:	029b      	lsls	r3, r3, #10
 80053b6:	4013      	ands	r3, r2
 80053b8:	d100      	bne.n	80053bc <HAL_GPIO_Init+0x174>
 80053ba:	e0a0      	b.n	80054fe <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053bc:	4b57      	ldr	r3, [pc, #348]	@ (800551c <HAL_GPIO_Init+0x2d4>)
 80053be:	699a      	ldr	r2, [r3, #24]
 80053c0:	4b56      	ldr	r3, [pc, #344]	@ (800551c <HAL_GPIO_Init+0x2d4>)
 80053c2:	2101      	movs	r1, #1
 80053c4:	430a      	orrs	r2, r1
 80053c6:	619a      	str	r2, [r3, #24]
 80053c8:	4b54      	ldr	r3, [pc, #336]	@ (800551c <HAL_GPIO_Init+0x2d4>)
 80053ca:	699b      	ldr	r3, [r3, #24]
 80053cc:	2201      	movs	r2, #1
 80053ce:	4013      	ands	r3, r2
 80053d0:	60bb      	str	r3, [r7, #8]
 80053d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80053d4:	4a52      	ldr	r2, [pc, #328]	@ (8005520 <HAL_GPIO_Init+0x2d8>)
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	089b      	lsrs	r3, r3, #2
 80053da:	3302      	adds	r3, #2
 80053dc:	009b      	lsls	r3, r3, #2
 80053de:	589b      	ldr	r3, [r3, r2]
 80053e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80053e2:	697b      	ldr	r3, [r7, #20]
 80053e4:	2203      	movs	r2, #3
 80053e6:	4013      	ands	r3, r2
 80053e8:	009b      	lsls	r3, r3, #2
 80053ea:	220f      	movs	r2, #15
 80053ec:	409a      	lsls	r2, r3
 80053ee:	0013      	movs	r3, r2
 80053f0:	43da      	mvns	r2, r3
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	4013      	ands	r3, r2
 80053f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80053f8:	687a      	ldr	r2, [r7, #4]
 80053fa:	2390      	movs	r3, #144	@ 0x90
 80053fc:	05db      	lsls	r3, r3, #23
 80053fe:	429a      	cmp	r2, r3
 8005400:	d019      	beq.n	8005436 <HAL_GPIO_Init+0x1ee>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	4a47      	ldr	r2, [pc, #284]	@ (8005524 <HAL_GPIO_Init+0x2dc>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d013      	beq.n	8005432 <HAL_GPIO_Init+0x1ea>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4a46      	ldr	r2, [pc, #280]	@ (8005528 <HAL_GPIO_Init+0x2e0>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d00d      	beq.n	800542e <HAL_GPIO_Init+0x1e6>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4a45      	ldr	r2, [pc, #276]	@ (800552c <HAL_GPIO_Init+0x2e4>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d007      	beq.n	800542a <HAL_GPIO_Init+0x1e2>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4a44      	ldr	r2, [pc, #272]	@ (8005530 <HAL_GPIO_Init+0x2e8>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d101      	bne.n	8005426 <HAL_GPIO_Init+0x1de>
 8005422:	2304      	movs	r3, #4
 8005424:	e008      	b.n	8005438 <HAL_GPIO_Init+0x1f0>
 8005426:	2305      	movs	r3, #5
 8005428:	e006      	b.n	8005438 <HAL_GPIO_Init+0x1f0>
 800542a:	2303      	movs	r3, #3
 800542c:	e004      	b.n	8005438 <HAL_GPIO_Init+0x1f0>
 800542e:	2302      	movs	r3, #2
 8005430:	e002      	b.n	8005438 <HAL_GPIO_Init+0x1f0>
 8005432:	2301      	movs	r3, #1
 8005434:	e000      	b.n	8005438 <HAL_GPIO_Init+0x1f0>
 8005436:	2300      	movs	r3, #0
 8005438:	697a      	ldr	r2, [r7, #20]
 800543a:	2103      	movs	r1, #3
 800543c:	400a      	ands	r2, r1
 800543e:	0092      	lsls	r2, r2, #2
 8005440:	4093      	lsls	r3, r2
 8005442:	693a      	ldr	r2, [r7, #16]
 8005444:	4313      	orrs	r3, r2
 8005446:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005448:	4935      	ldr	r1, [pc, #212]	@ (8005520 <HAL_GPIO_Init+0x2d8>)
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	089b      	lsrs	r3, r3, #2
 800544e:	3302      	adds	r3, #2
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	693a      	ldr	r2, [r7, #16]
 8005454:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005456:	4b37      	ldr	r3, [pc, #220]	@ (8005534 <HAL_GPIO_Init+0x2ec>)
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	43da      	mvns	r2, r3
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	4013      	ands	r3, r2
 8005464:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	685a      	ldr	r2, [r3, #4]
 800546a:	2380      	movs	r3, #128	@ 0x80
 800546c:	035b      	lsls	r3, r3, #13
 800546e:	4013      	ands	r3, r2
 8005470:	d003      	beq.n	800547a <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8005472:	693a      	ldr	r2, [r7, #16]
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	4313      	orrs	r3, r2
 8005478:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800547a:	4b2e      	ldr	r3, [pc, #184]	@ (8005534 <HAL_GPIO_Init+0x2ec>)
 800547c:	693a      	ldr	r2, [r7, #16]
 800547e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8005480:	4b2c      	ldr	r3, [pc, #176]	@ (8005534 <HAL_GPIO_Init+0x2ec>)
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	43da      	mvns	r2, r3
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	4013      	ands	r3, r2
 800548e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	685a      	ldr	r2, [r3, #4]
 8005494:	2380      	movs	r3, #128	@ 0x80
 8005496:	039b      	lsls	r3, r3, #14
 8005498:	4013      	ands	r3, r2
 800549a:	d003      	beq.n	80054a4 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 800549c:	693a      	ldr	r2, [r7, #16]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	4313      	orrs	r3, r2
 80054a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80054a4:	4b23      	ldr	r3, [pc, #140]	@ (8005534 <HAL_GPIO_Init+0x2ec>)
 80054a6:	693a      	ldr	r2, [r7, #16]
 80054a8:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80054aa:	4b22      	ldr	r3, [pc, #136]	@ (8005534 <HAL_GPIO_Init+0x2ec>)
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	43da      	mvns	r2, r3
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	4013      	ands	r3, r2
 80054b8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	685a      	ldr	r2, [r3, #4]
 80054be:	2380      	movs	r3, #128	@ 0x80
 80054c0:	029b      	lsls	r3, r3, #10
 80054c2:	4013      	ands	r3, r2
 80054c4:	d003      	beq.n	80054ce <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80054c6:	693a      	ldr	r2, [r7, #16]
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80054ce:	4b19      	ldr	r3, [pc, #100]	@ (8005534 <HAL_GPIO_Init+0x2ec>)
 80054d0:	693a      	ldr	r2, [r7, #16]
 80054d2:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80054d4:	4b17      	ldr	r3, [pc, #92]	@ (8005534 <HAL_GPIO_Init+0x2ec>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	43da      	mvns	r2, r3
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	4013      	ands	r3, r2
 80054e2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	685a      	ldr	r2, [r3, #4]
 80054e8:	2380      	movs	r3, #128	@ 0x80
 80054ea:	025b      	lsls	r3, r3, #9
 80054ec:	4013      	ands	r3, r2
 80054ee:	d003      	beq.n	80054f8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80054f0:	693a      	ldr	r2, [r7, #16]
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	4313      	orrs	r3, r2
 80054f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80054f8:	4b0e      	ldr	r3, [pc, #56]	@ (8005534 <HAL_GPIO_Init+0x2ec>)
 80054fa:	693a      	ldr	r2, [r7, #16]
 80054fc:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	3301      	adds	r3, #1
 8005502:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	40da      	lsrs	r2, r3
 800550c:	1e13      	subs	r3, r2, #0
 800550e:	d000      	beq.n	8005512 <HAL_GPIO_Init+0x2ca>
 8005510:	e6a2      	b.n	8005258 <HAL_GPIO_Init+0x10>
  } 
}
 8005512:	46c0      	nop			@ (mov r8, r8)
 8005514:	46c0      	nop			@ (mov r8, r8)
 8005516:	46bd      	mov	sp, r7
 8005518:	b006      	add	sp, #24
 800551a:	bd80      	pop	{r7, pc}
 800551c:	40021000 	.word	0x40021000
 8005520:	40010000 	.word	0x40010000
 8005524:	48000400 	.word	0x48000400
 8005528:	48000800 	.word	0x48000800
 800552c:	48000c00 	.word	0x48000c00
 8005530:	48001000 	.word	0x48001000
 8005534:	40010400 	.word	0x40010400

08005538 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
 8005540:	000a      	movs	r2, r1
 8005542:	1cbb      	adds	r3, r7, #2
 8005544:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	691b      	ldr	r3, [r3, #16]
 800554a:	1cba      	adds	r2, r7, #2
 800554c:	8812      	ldrh	r2, [r2, #0]
 800554e:	4013      	ands	r3, r2
 8005550:	d004      	beq.n	800555c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8005552:	230f      	movs	r3, #15
 8005554:	18fb      	adds	r3, r7, r3
 8005556:	2201      	movs	r2, #1
 8005558:	701a      	strb	r2, [r3, #0]
 800555a:	e003      	b.n	8005564 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800555c:	230f      	movs	r3, #15
 800555e:	18fb      	adds	r3, r7, r3
 8005560:	2200      	movs	r2, #0
 8005562:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8005564:	230f      	movs	r3, #15
 8005566:	18fb      	adds	r3, r7, r3
 8005568:	781b      	ldrb	r3, [r3, #0]
  }
 800556a:	0018      	movs	r0, r3
 800556c:	46bd      	mov	sp, r7
 800556e:	b004      	add	sp, #16
 8005570:	bd80      	pop	{r7, pc}

08005572 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005572:	b580      	push	{r7, lr}
 8005574:	b082      	sub	sp, #8
 8005576:	af00      	add	r7, sp, #0
 8005578:	6078      	str	r0, [r7, #4]
 800557a:	0008      	movs	r0, r1
 800557c:	0011      	movs	r1, r2
 800557e:	1cbb      	adds	r3, r7, #2
 8005580:	1c02      	adds	r2, r0, #0
 8005582:	801a      	strh	r2, [r3, #0]
 8005584:	1c7b      	adds	r3, r7, #1
 8005586:	1c0a      	adds	r2, r1, #0
 8005588:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800558a:	1c7b      	adds	r3, r7, #1
 800558c:	781b      	ldrb	r3, [r3, #0]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d004      	beq.n	800559c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005592:	1cbb      	adds	r3, r7, #2
 8005594:	881a      	ldrh	r2, [r3, #0]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800559a:	e003      	b.n	80055a4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800559c:	1cbb      	adds	r3, r7, #2
 800559e:	881a      	ldrh	r2, [r3, #0]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80055a4:	46c0      	nop			@ (mov r8, r8)
 80055a6:	46bd      	mov	sp, r7
 80055a8:	b002      	add	sp, #8
 80055aa:	bd80      	pop	{r7, pc}

080055ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b082      	sub	sp, #8
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	0002      	movs	r2, r0
 80055b4:	1dbb      	adds	r3, r7, #6
 80055b6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80055b8:	4b09      	ldr	r3, [pc, #36]	@ (80055e0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80055ba:	695b      	ldr	r3, [r3, #20]
 80055bc:	1dba      	adds	r2, r7, #6
 80055be:	8812      	ldrh	r2, [r2, #0]
 80055c0:	4013      	ands	r3, r2
 80055c2:	d008      	beq.n	80055d6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80055c4:	4b06      	ldr	r3, [pc, #24]	@ (80055e0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80055c6:	1dba      	adds	r2, r7, #6
 80055c8:	8812      	ldrh	r2, [r2, #0]
 80055ca:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80055cc:	1dbb      	adds	r3, r7, #6
 80055ce:	881b      	ldrh	r3, [r3, #0]
 80055d0:	0018      	movs	r0, r3
 80055d2:	f00d ff97 	bl	8013504 <HAL_GPIO_EXTI_Callback>
  }
}
 80055d6:	46c0      	nop			@ (mov r8, r8)
 80055d8:	46bd      	mov	sp, r7
 80055da:	b002      	add	sp, #8
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	46c0      	nop			@ (mov r8, r8)
 80055e0:	40010400 	.word	0x40010400

080055e4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80055e4:	b590      	push	{r4, r7, lr}
 80055e6:	b085      	sub	sp, #20
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d101      	bne.n	80055f6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e0e4      	b.n	80057c0 <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a73      	ldr	r2, [pc, #460]	@ (80057c8 <HAL_PCD_Init+0x1e4>)
 80055fa:	5c9b      	ldrb	r3, [r3, r2]
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d108      	bne.n	8005614 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005602:	687a      	ldr	r2, [r7, #4]
 8005604:	23a4      	movs	r3, #164	@ 0xa4
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	2100      	movs	r1, #0
 800560a:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	0018      	movs	r0, r3
 8005610:	f00c fa1c 	bl	8011a4c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	4a6c      	ldr	r2, [pc, #432]	@ (80057c8 <HAL_PCD_Init+0x1e4>)
 8005618:	2103      	movs	r1, #3
 800561a:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	0018      	movs	r0, r3
 8005622:	f005 fbf1 	bl	800ae08 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005626:	230f      	movs	r3, #15
 8005628:	18fb      	adds	r3, r7, r3
 800562a:	2200      	movs	r2, #0
 800562c:	701a      	strb	r2, [r3, #0]
 800562e:	e047      	b.n	80056c0 <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005630:	200f      	movs	r0, #15
 8005632:	183b      	adds	r3, r7, r0
 8005634:	781a      	ldrb	r2, [r3, #0]
 8005636:	6879      	ldr	r1, [r7, #4]
 8005638:	0013      	movs	r3, r2
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	189b      	adds	r3, r3, r2
 800563e:	00db      	lsls	r3, r3, #3
 8005640:	18cb      	adds	r3, r1, r3
 8005642:	3311      	adds	r3, #17
 8005644:	2201      	movs	r2, #1
 8005646:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005648:	183b      	adds	r3, r7, r0
 800564a:	781a      	ldrb	r2, [r3, #0]
 800564c:	6879      	ldr	r1, [r7, #4]
 800564e:	0013      	movs	r3, r2
 8005650:	009b      	lsls	r3, r3, #2
 8005652:	189b      	adds	r3, r3, r2
 8005654:	00db      	lsls	r3, r3, #3
 8005656:	18cb      	adds	r3, r1, r3
 8005658:	3310      	adds	r3, #16
 800565a:	183a      	adds	r2, r7, r0
 800565c:	7812      	ldrb	r2, [r2, #0]
 800565e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005660:	183b      	adds	r3, r7, r0
 8005662:	781a      	ldrb	r2, [r3, #0]
 8005664:	6879      	ldr	r1, [r7, #4]
 8005666:	0013      	movs	r3, r2
 8005668:	009b      	lsls	r3, r3, #2
 800566a:	189b      	adds	r3, r3, r2
 800566c:	00db      	lsls	r3, r3, #3
 800566e:	18cb      	adds	r3, r1, r3
 8005670:	3313      	adds	r3, #19
 8005672:	2200      	movs	r2, #0
 8005674:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005676:	183b      	adds	r3, r7, r0
 8005678:	781a      	ldrb	r2, [r3, #0]
 800567a:	6879      	ldr	r1, [r7, #4]
 800567c:	0013      	movs	r3, r2
 800567e:	009b      	lsls	r3, r3, #2
 8005680:	189b      	adds	r3, r3, r2
 8005682:	00db      	lsls	r3, r3, #3
 8005684:	18cb      	adds	r3, r1, r3
 8005686:	3320      	adds	r3, #32
 8005688:	2200      	movs	r2, #0
 800568a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800568c:	183b      	adds	r3, r7, r0
 800568e:	781a      	ldrb	r2, [r3, #0]
 8005690:	6879      	ldr	r1, [r7, #4]
 8005692:	0013      	movs	r3, r2
 8005694:	009b      	lsls	r3, r3, #2
 8005696:	189b      	adds	r3, r3, r2
 8005698:	00db      	lsls	r3, r3, #3
 800569a:	18cb      	adds	r3, r1, r3
 800569c:	3324      	adds	r3, #36	@ 0x24
 800569e:	2200      	movs	r2, #0
 80056a0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80056a2:	183b      	adds	r3, r7, r0
 80056a4:	781b      	ldrb	r3, [r3, #0]
 80056a6:	6879      	ldr	r1, [r7, #4]
 80056a8:	1c5a      	adds	r2, r3, #1
 80056aa:	0013      	movs	r3, r2
 80056ac:	009b      	lsls	r3, r3, #2
 80056ae:	189b      	adds	r3, r3, r2
 80056b0:	00db      	lsls	r3, r3, #3
 80056b2:	2200      	movs	r2, #0
 80056b4:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80056b6:	183b      	adds	r3, r7, r0
 80056b8:	781a      	ldrb	r2, [r3, #0]
 80056ba:	183b      	adds	r3, r7, r0
 80056bc:	3201      	adds	r2, #1
 80056be:	701a      	strb	r2, [r3, #0]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	791b      	ldrb	r3, [r3, #4]
 80056c4:	210f      	movs	r1, #15
 80056c6:	187a      	adds	r2, r7, r1
 80056c8:	7812      	ldrb	r2, [r2, #0]
 80056ca:	429a      	cmp	r2, r3
 80056cc:	d3b0      	bcc.n	8005630 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80056ce:	187b      	adds	r3, r7, r1
 80056d0:	2200      	movs	r2, #0
 80056d2:	701a      	strb	r2, [r3, #0]
 80056d4:	e056      	b.n	8005784 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80056d6:	240f      	movs	r4, #15
 80056d8:	193b      	adds	r3, r7, r4
 80056da:	781a      	ldrb	r2, [r3, #0]
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	2352      	movs	r3, #82	@ 0x52
 80056e0:	33ff      	adds	r3, #255	@ 0xff
 80056e2:	0019      	movs	r1, r3
 80056e4:	0013      	movs	r3, r2
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	189b      	adds	r3, r3, r2
 80056ea:	00db      	lsls	r3, r3, #3
 80056ec:	18c3      	adds	r3, r0, r3
 80056ee:	185b      	adds	r3, r3, r1
 80056f0:	2200      	movs	r2, #0
 80056f2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80056f4:	193b      	adds	r3, r7, r4
 80056f6:	781a      	ldrb	r2, [r3, #0]
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	23a8      	movs	r3, #168	@ 0xa8
 80056fc:	0059      	lsls	r1, r3, #1
 80056fe:	0013      	movs	r3, r2
 8005700:	009b      	lsls	r3, r3, #2
 8005702:	189b      	adds	r3, r3, r2
 8005704:	00db      	lsls	r3, r3, #3
 8005706:	18c3      	adds	r3, r0, r3
 8005708:	185b      	adds	r3, r3, r1
 800570a:	193a      	adds	r2, r7, r4
 800570c:	7812      	ldrb	r2, [r2, #0]
 800570e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005710:	193b      	adds	r3, r7, r4
 8005712:	781a      	ldrb	r2, [r3, #0]
 8005714:	6878      	ldr	r0, [r7, #4]
 8005716:	2354      	movs	r3, #84	@ 0x54
 8005718:	33ff      	adds	r3, #255	@ 0xff
 800571a:	0019      	movs	r1, r3
 800571c:	0013      	movs	r3, r2
 800571e:	009b      	lsls	r3, r3, #2
 8005720:	189b      	adds	r3, r3, r2
 8005722:	00db      	lsls	r3, r3, #3
 8005724:	18c3      	adds	r3, r0, r3
 8005726:	185b      	adds	r3, r3, r1
 8005728:	2200      	movs	r2, #0
 800572a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800572c:	193b      	adds	r3, r7, r4
 800572e:	781a      	ldrb	r2, [r3, #0]
 8005730:	6878      	ldr	r0, [r7, #4]
 8005732:	23b0      	movs	r3, #176	@ 0xb0
 8005734:	0059      	lsls	r1, r3, #1
 8005736:	0013      	movs	r3, r2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	189b      	adds	r3, r3, r2
 800573c:	00db      	lsls	r3, r3, #3
 800573e:	18c3      	adds	r3, r0, r3
 8005740:	185b      	adds	r3, r3, r1
 8005742:	2200      	movs	r2, #0
 8005744:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005746:	193b      	adds	r3, r7, r4
 8005748:	781a      	ldrb	r2, [r3, #0]
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	23b2      	movs	r3, #178	@ 0xb2
 800574e:	0059      	lsls	r1, r3, #1
 8005750:	0013      	movs	r3, r2
 8005752:	009b      	lsls	r3, r3, #2
 8005754:	189b      	adds	r3, r3, r2
 8005756:	00db      	lsls	r3, r3, #3
 8005758:	18c3      	adds	r3, r0, r3
 800575a:	185b      	adds	r3, r3, r1
 800575c:	2200      	movs	r2, #0
 800575e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005760:	193b      	adds	r3, r7, r4
 8005762:	781a      	ldrb	r2, [r3, #0]
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	23b4      	movs	r3, #180	@ 0xb4
 8005768:	0059      	lsls	r1, r3, #1
 800576a:	0013      	movs	r3, r2
 800576c:	009b      	lsls	r3, r3, #2
 800576e:	189b      	adds	r3, r3, r2
 8005770:	00db      	lsls	r3, r3, #3
 8005772:	18c3      	adds	r3, r0, r3
 8005774:	185b      	adds	r3, r3, r1
 8005776:	2200      	movs	r2, #0
 8005778:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800577a:	193b      	adds	r3, r7, r4
 800577c:	781a      	ldrb	r2, [r3, #0]
 800577e:	193b      	adds	r3, r7, r4
 8005780:	3201      	adds	r2, #1
 8005782:	701a      	strb	r2, [r3, #0]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	791b      	ldrb	r3, [r3, #4]
 8005788:	220f      	movs	r2, #15
 800578a:	18ba      	adds	r2, r7, r2
 800578c:	7812      	ldrb	r2, [r2, #0]
 800578e:	429a      	cmp	r2, r3
 8005790:	d3a1      	bcc.n	80056d6 <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6818      	ldr	r0, [r3, #0]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6859      	ldr	r1, [r3, #4]
 800579a:	689a      	ldr	r2, [r3, #8]
 800579c:	f005 fb4e 	bl	800ae3c <USB_DevInit>

  hpcd->USB_Address = 0U;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2200      	movs	r2, #0
 80057a4:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	4a07      	ldr	r2, [pc, #28]	@ (80057c8 <HAL_PCD_Init+0x1e4>)
 80057aa:	2101      	movs	r1, #1
 80057ac:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	7a9b      	ldrb	r3, [r3, #10]
 80057b2:	2b01      	cmp	r3, #1
 80057b4:	d103      	bne.n	80057be <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	0018      	movs	r0, r3
 80057ba:	f001 fd1f 	bl	80071fc <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80057be:	2300      	movs	r3, #0
}
 80057c0:	0018      	movs	r0, r3
 80057c2:	46bd      	mov	sp, r7
 80057c4:	b005      	add	sp, #20
 80057c6:	bd90      	pop	{r4, r7, pc}
 80057c8:	00000291 	.word	0x00000291

080057cc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b082      	sub	sp, #8
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80057d4:	687a      	ldr	r2, [r7, #4]
 80057d6:	23a4      	movs	r3, #164	@ 0xa4
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	5cd3      	ldrb	r3, [r2, r3]
 80057dc:	2b01      	cmp	r3, #1
 80057de:	d101      	bne.n	80057e4 <HAL_PCD_Start+0x18>
 80057e0:	2302      	movs	r3, #2
 80057e2:	e014      	b.n	800580e <HAL_PCD_Start+0x42>
 80057e4:	687a      	ldr	r2, [r7, #4]
 80057e6:	23a4      	movs	r3, #164	@ 0xa4
 80057e8:	009b      	lsls	r3, r3, #2
 80057ea:	2101      	movs	r1, #1
 80057ec:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	0018      	movs	r0, r3
 80057f4:	f005 faf2 	bl	800addc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	0018      	movs	r0, r3
 80057fe:	f007 fae7 	bl	800cdd0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	23a4      	movs	r3, #164	@ 0xa4
 8005806:	009b      	lsls	r3, r3, #2
 8005808:	2100      	movs	r1, #0
 800580a:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 800580c:	2300      	movs	r3, #0
}
 800580e:	0018      	movs	r0, r3
 8005810:	46bd      	mov	sp, r7
 8005812:	b002      	add	sp, #8
 8005814:	bd80      	pop	{r7, pc}
	...

08005818 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b084      	sub	sp, #16
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	0018      	movs	r0, r3
 8005826:	f007 fae9 	bl	800cdfc <USB_ReadInterrupts>
 800582a:	0003      	movs	r3, r0
 800582c:	60fb      	str	r3, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800582e:	68fa      	ldr	r2, [r7, #12]
 8005830:	2380      	movs	r3, #128	@ 0x80
 8005832:	021b      	lsls	r3, r3, #8
 8005834:	4013      	ands	r3, r2
 8005836:	d004      	beq.n	8005842 <HAL_PCD_IRQHandler+0x2a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	0018      	movs	r0, r3
 800583c:	f000 fb60 	bl	8005f00 <PCD_EP_ISR_Handler>

    return;
 8005840:	e11d      	b.n	8005a7e <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8005842:	68fa      	ldr	r2, [r7, #12]
 8005844:	2380      	movs	r3, #128	@ 0x80
 8005846:	00db      	lsls	r3, r3, #3
 8005848:	4013      	ands	r3, r2
 800584a:	d015      	beq.n	8005878 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2244      	movs	r2, #68	@ 0x44
 8005852:	5a9b      	ldrh	r3, [r3, r2]
 8005854:	b29a      	uxth	r2, r3
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	498a      	ldr	r1, [pc, #552]	@ (8005a84 <HAL_PCD_IRQHandler+0x26c>)
 800585c:	400a      	ands	r2, r1
 800585e:	b291      	uxth	r1, r2
 8005860:	2244      	movs	r2, #68	@ 0x44
 8005862:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	0018      	movs	r0, r3
 8005868:	f00c f97b 	bl	8011b62 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2100      	movs	r1, #0
 8005870:	0018      	movs	r0, r3
 8005872:	f000 f915 	bl	8005aa0 <HAL_PCD_SetAddress>

    return;
 8005876:	e102      	b.n	8005a7e <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8005878:	68fa      	ldr	r2, [r7, #12]
 800587a:	2380      	movs	r3, #128	@ 0x80
 800587c:	01db      	lsls	r3, r3, #7
 800587e:	4013      	ands	r3, r2
 8005880:	d00c      	beq.n	800589c <HAL_PCD_IRQHandler+0x84>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	2244      	movs	r2, #68	@ 0x44
 8005888:	5a9b      	ldrh	r3, [r3, r2]
 800588a:	b29a      	uxth	r2, r3
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	497d      	ldr	r1, [pc, #500]	@ (8005a88 <HAL_PCD_IRQHandler+0x270>)
 8005892:	400a      	ands	r2, r1
 8005894:	b291      	uxth	r1, r2
 8005896:	2244      	movs	r2, #68	@ 0x44
 8005898:	5299      	strh	r1, [r3, r2]

    return;
 800589a:	e0f0      	b.n	8005a7e <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800589c:	68fa      	ldr	r2, [r7, #12]
 800589e:	2380      	movs	r3, #128	@ 0x80
 80058a0:	019b      	lsls	r3, r3, #6
 80058a2:	4013      	ands	r3, r2
 80058a4:	d00c      	beq.n	80058c0 <HAL_PCD_IRQHandler+0xa8>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	2244      	movs	r2, #68	@ 0x44
 80058ac:	5a9b      	ldrh	r3, [r3, r2]
 80058ae:	b29a      	uxth	r2, r3
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4975      	ldr	r1, [pc, #468]	@ (8005a8c <HAL_PCD_IRQHandler+0x274>)
 80058b6:	400a      	ands	r2, r1
 80058b8:	b291      	uxth	r1, r2
 80058ba:	2244      	movs	r2, #68	@ 0x44
 80058bc:	5299      	strh	r1, [r3, r2]

    return;
 80058be:	e0de      	b.n	8005a7e <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80058c0:	68fa      	ldr	r2, [r7, #12]
 80058c2:	2380      	movs	r3, #128	@ 0x80
 80058c4:	015b      	lsls	r3, r3, #5
 80058c6:	4013      	ands	r3, r2
 80058c8:	d038      	beq.n	800593c <HAL_PCD_IRQHandler+0x124>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	2240      	movs	r2, #64	@ 0x40
 80058d0:	5a9b      	ldrh	r3, [r3, r2]
 80058d2:	b29a      	uxth	r2, r3
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	2104      	movs	r1, #4
 80058da:	438a      	bics	r2, r1
 80058dc:	b291      	uxth	r1, r2
 80058de:	2240      	movs	r2, #64	@ 0x40
 80058e0:	5299      	strh	r1, [r3, r2]
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	2240      	movs	r2, #64	@ 0x40
 80058e8:	5a9b      	ldrh	r3, [r3, r2]
 80058ea:	b29a      	uxth	r2, r3
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2108      	movs	r1, #8
 80058f2:	438a      	bics	r2, r1
 80058f4:	b291      	uxth	r1, r2
 80058f6:	2240      	movs	r2, #64	@ 0x40
 80058f8:	5299      	strh	r1, [r3, r2]

    if (hpcd->LPM_State == LPM_L1)
 80058fa:	687a      	ldr	r2, [r7, #4]
 80058fc:	23b2      	movs	r3, #178	@ 0xb2
 80058fe:	009b      	lsls	r3, r3, #2
 8005900:	5cd3      	ldrb	r3, [r2, r3]
 8005902:	2b01      	cmp	r3, #1
 8005904:	d109      	bne.n	800591a <HAL_PCD_IRQHandler+0x102>
    {
      hpcd->LPM_State = LPM_L0;
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	23b2      	movs	r3, #178	@ 0xb2
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	2100      	movs	r1, #0
 800590e:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2100      	movs	r1, #0
 8005914:	0018      	movs	r0, r3
 8005916:	f001 fc9b 	bl	8007250 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	0018      	movs	r0, r3
 800591e:	f00c f961 	bl	8011be4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	2244      	movs	r2, #68	@ 0x44
 8005928:	5a9b      	ldrh	r3, [r3, r2]
 800592a:	b29a      	uxth	r2, r3
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4957      	ldr	r1, [pc, #348]	@ (8005a90 <HAL_PCD_IRQHandler+0x278>)
 8005932:	400a      	ands	r2, r1
 8005934:	b291      	uxth	r1, r2
 8005936:	2244      	movs	r2, #68	@ 0x44
 8005938:	5299      	strh	r1, [r3, r2]

    return;
 800593a:	e0a0      	b.n	8005a7e <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800593c:	68fa      	ldr	r2, [r7, #12]
 800593e:	2380      	movs	r3, #128	@ 0x80
 8005940:	011b      	lsls	r3, r3, #4
 8005942:	4013      	ands	r3, r2
 8005944:	d028      	beq.n	8005998 <HAL_PCD_IRQHandler+0x180>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	2240      	movs	r2, #64	@ 0x40
 800594c:	5a9b      	ldrh	r3, [r3, r2]
 800594e:	b29a      	uxth	r2, r3
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	2108      	movs	r1, #8
 8005956:	430a      	orrs	r2, r1
 8005958:	b291      	uxth	r1, r2
 800595a:	2240      	movs	r2, #64	@ 0x40
 800595c:	5299      	strh	r1, [r3, r2]

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	2244      	movs	r2, #68	@ 0x44
 8005964:	5a9b      	ldrh	r3, [r3, r2]
 8005966:	b29a      	uxth	r2, r3
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4949      	ldr	r1, [pc, #292]	@ (8005a94 <HAL_PCD_IRQHandler+0x27c>)
 800596e:	400a      	ands	r2, r1
 8005970:	b291      	uxth	r1, r2
 8005972:	2244      	movs	r2, #68	@ 0x44
 8005974:	5299      	strh	r1, [r3, r2]

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2240      	movs	r2, #64	@ 0x40
 800597c:	5a9b      	ldrh	r3, [r3, r2]
 800597e:	b29a      	uxth	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	2104      	movs	r1, #4
 8005986:	430a      	orrs	r2, r1
 8005988:	b291      	uxth	r1, r2
 800598a:	2240      	movs	r2, #64	@ 0x40
 800598c:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	0018      	movs	r0, r3
 8005992:	f00c f90b 	bl	8011bac <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005996:	e072      	b.n	8005a7e <HAL_PCD_IRQHandler+0x266>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2280      	movs	r2, #128	@ 0x80
 800599c:	4013      	ands	r3, r2
 800599e:	d046      	beq.n	8005a2e <HAL_PCD_IRQHandler+0x216>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2244      	movs	r2, #68	@ 0x44
 80059a6:	5a9b      	ldrh	r3, [r3, r2]
 80059a8:	b29a      	uxth	r2, r3
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	2180      	movs	r1, #128	@ 0x80
 80059b0:	438a      	bics	r2, r1
 80059b2:	b291      	uxth	r1, r2
 80059b4:	2244      	movs	r2, #68	@ 0x44
 80059b6:	5299      	strh	r1, [r3, r2]
    if (hpcd->LPM_State == LPM_L0)
 80059b8:	687a      	ldr	r2, [r7, #4]
 80059ba:	23b2      	movs	r3, #178	@ 0xb2
 80059bc:	009b      	lsls	r3, r3, #2
 80059be:	5cd3      	ldrb	r3, [r2, r3]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d12f      	bne.n	8005a24 <HAL_PCD_IRQHandler+0x20c>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	2240      	movs	r2, #64	@ 0x40
 80059ca:	5a9b      	ldrh	r3, [r3, r2]
 80059cc:	b29a      	uxth	r2, r3
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	2104      	movs	r1, #4
 80059d4:	430a      	orrs	r2, r1
 80059d6:	b291      	uxth	r1, r2
 80059d8:	2240      	movs	r2, #64	@ 0x40
 80059da:	5299      	strh	r1, [r3, r2]
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	2240      	movs	r2, #64	@ 0x40
 80059e2:	5a9b      	ldrh	r3, [r3, r2]
 80059e4:	b29a      	uxth	r2, r3
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	2108      	movs	r1, #8
 80059ec:	430a      	orrs	r2, r1
 80059ee:	b291      	uxth	r1, r2
 80059f0:	2240      	movs	r2, #64	@ 0x40
 80059f2:	5299      	strh	r1, [r3, r2]

      hpcd->LPM_State = LPM_L1;
 80059f4:	687a      	ldr	r2, [r7, #4]
 80059f6:	23b2      	movs	r3, #178	@ 0xb2
 80059f8:	009b      	lsls	r3, r3, #2
 80059fa:	2101      	movs	r1, #1
 80059fc:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2254      	movs	r2, #84	@ 0x54
 8005a04:	5a9b      	ldrh	r3, [r3, r2]
 8005a06:	b29b      	uxth	r3, r3
 8005a08:	089b      	lsrs	r3, r3, #2
 8005a0a:	223c      	movs	r2, #60	@ 0x3c
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	0019      	movs	r1, r3
 8005a10:	687a      	ldr	r2, [r7, #4]
 8005a12:	23b3      	movs	r3, #179	@ 0xb3
 8005a14:	009b      	lsls	r3, r3, #2
 8005a16:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2101      	movs	r1, #1
 8005a1c:	0018      	movs	r0, r3
 8005a1e:	f001 fc17 	bl	8007250 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8005a22:	e02c      	b.n	8005a7e <HAL_PCD_IRQHandler+0x266>
      HAL_PCD_SuspendCallback(hpcd);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	0018      	movs	r0, r3
 8005a28:	f00c f8c0 	bl	8011bac <HAL_PCD_SuspendCallback>
    return;
 8005a2c:	e027      	b.n	8005a7e <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8005a2e:	68fa      	ldr	r2, [r7, #12]
 8005a30:	2380      	movs	r3, #128	@ 0x80
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	4013      	ands	r3, r2
 8005a36:	d010      	beq.n	8005a5a <HAL_PCD_IRQHandler+0x242>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2244      	movs	r2, #68	@ 0x44
 8005a3e:	5a9b      	ldrh	r3, [r3, r2]
 8005a40:	b29a      	uxth	r2, r3
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4914      	ldr	r1, [pc, #80]	@ (8005a98 <HAL_PCD_IRQHandler+0x280>)
 8005a48:	400a      	ands	r2, r1
 8005a4a:	b291      	uxth	r1, r2
 8005a4c:	2244      	movs	r2, #68	@ 0x44
 8005a4e:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	0018      	movs	r0, r3
 8005a54:	f00c f876 	bl	8011b44 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005a58:	e011      	b.n	8005a7e <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8005a5a:	68fa      	ldr	r2, [r7, #12]
 8005a5c:	2380      	movs	r3, #128	@ 0x80
 8005a5e:	005b      	lsls	r3, r3, #1
 8005a60:	4013      	ands	r3, r2
 8005a62:	d00c      	beq.n	8005a7e <HAL_PCD_IRQHandler+0x266>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	2244      	movs	r2, #68	@ 0x44
 8005a6a:	5a9b      	ldrh	r3, [r3, r2]
 8005a6c:	b29a      	uxth	r2, r3
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	490a      	ldr	r1, [pc, #40]	@ (8005a9c <HAL_PCD_IRQHandler+0x284>)
 8005a74:	400a      	ands	r2, r1
 8005a76:	b291      	uxth	r1, r2
 8005a78:	2244      	movs	r2, #68	@ 0x44
 8005a7a:	5299      	strh	r1, [r3, r2]

    return;
 8005a7c:	46c0      	nop			@ (mov r8, r8)
  }
}
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	b004      	add	sp, #16
 8005a82:	bd80      	pop	{r7, pc}
 8005a84:	fffffbff 	.word	0xfffffbff
 8005a88:	ffffbfff 	.word	0xffffbfff
 8005a8c:	ffffdfff 	.word	0xffffdfff
 8005a90:	ffffefff 	.word	0xffffefff
 8005a94:	fffff7ff 	.word	0xfffff7ff
 8005a98:	fffffdff 	.word	0xfffffdff
 8005a9c:	fffffeff 	.word	0xfffffeff

08005aa0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b082      	sub	sp, #8
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
 8005aa8:	000a      	movs	r2, r1
 8005aaa:	1cfb      	adds	r3, r7, #3
 8005aac:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8005aae:	687a      	ldr	r2, [r7, #4]
 8005ab0:	23a4      	movs	r3, #164	@ 0xa4
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	5cd3      	ldrb	r3, [r2, r3]
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d101      	bne.n	8005abe <HAL_PCD_SetAddress+0x1e>
 8005aba:	2302      	movs	r3, #2
 8005abc:	e016      	b.n	8005aec <HAL_PCD_SetAddress+0x4c>
 8005abe:	687a      	ldr	r2, [r7, #4]
 8005ac0:	23a4      	movs	r3, #164	@ 0xa4
 8005ac2:	009b      	lsls	r3, r3, #2
 8005ac4:	2101      	movs	r1, #1
 8005ac6:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	1cfa      	adds	r2, r7, #3
 8005acc:	7812      	ldrb	r2, [r2, #0]
 8005ace:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	1cfb      	adds	r3, r7, #3
 8005ad6:	781b      	ldrb	r3, [r3, #0]
 8005ad8:	0019      	movs	r1, r3
 8005ada:	0010      	movs	r0, r2
 8005adc:	f007 f964 	bl	800cda8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005ae0:	687a      	ldr	r2, [r7, #4]
 8005ae2:	23a4      	movs	r3, #164	@ 0xa4
 8005ae4:	009b      	lsls	r3, r3, #2
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8005aea:	2300      	movs	r3, #0
}
 8005aec:	0018      	movs	r0, r3
 8005aee:	46bd      	mov	sp, r7
 8005af0:	b002      	add	sp, #8
 8005af2:	bd80      	pop	{r7, pc}

08005af4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005af4:	b590      	push	{r4, r7, lr}
 8005af6:	b085      	sub	sp, #20
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
 8005afc:	000c      	movs	r4, r1
 8005afe:	0010      	movs	r0, r2
 8005b00:	0019      	movs	r1, r3
 8005b02:	1cfb      	adds	r3, r7, #3
 8005b04:	1c22      	adds	r2, r4, #0
 8005b06:	701a      	strb	r2, [r3, #0]
 8005b08:	003b      	movs	r3, r7
 8005b0a:	1c02      	adds	r2, r0, #0
 8005b0c:	801a      	strh	r2, [r3, #0]
 8005b0e:	1cbb      	adds	r3, r7, #2
 8005b10:	1c0a      	adds	r2, r1, #0
 8005b12:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005b14:	230b      	movs	r3, #11
 8005b16:	18fb      	adds	r3, r7, r3
 8005b18:	2200      	movs	r2, #0
 8005b1a:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005b1c:	1cfb      	adds	r3, r7, #3
 8005b1e:	781b      	ldrb	r3, [r3, #0]
 8005b20:	b25b      	sxtb	r3, r3
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	da0f      	bge.n	8005b46 <HAL_PCD_EP_Open+0x52>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b26:	1cfb      	adds	r3, r7, #3
 8005b28:	781b      	ldrb	r3, [r3, #0]
 8005b2a:	2207      	movs	r2, #7
 8005b2c:	401a      	ands	r2, r3
 8005b2e:	0013      	movs	r3, r2
 8005b30:	009b      	lsls	r3, r3, #2
 8005b32:	189b      	adds	r3, r3, r2
 8005b34:	00db      	lsls	r3, r3, #3
 8005b36:	3310      	adds	r3, #16
 8005b38:	687a      	ldr	r2, [r7, #4]
 8005b3a:	18d3      	adds	r3, r2, r3
 8005b3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2201      	movs	r2, #1
 8005b42:	705a      	strb	r2, [r3, #1]
 8005b44:	e00f      	b.n	8005b66 <HAL_PCD_EP_Open+0x72>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005b46:	1cfb      	adds	r3, r7, #3
 8005b48:	781b      	ldrb	r3, [r3, #0]
 8005b4a:	2207      	movs	r2, #7
 8005b4c:	401a      	ands	r2, r3
 8005b4e:	0013      	movs	r3, r2
 8005b50:	009b      	lsls	r3, r3, #2
 8005b52:	189b      	adds	r3, r3, r2
 8005b54:	00db      	lsls	r3, r3, #3
 8005b56:	3351      	adds	r3, #81	@ 0x51
 8005b58:	33ff      	adds	r3, #255	@ 0xff
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	18d3      	adds	r3, r2, r3
 8005b5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2200      	movs	r2, #0
 8005b64:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005b66:	1cfb      	adds	r3, r7, #3
 8005b68:	781b      	ldrb	r3, [r3, #0]
 8005b6a:	2207      	movs	r2, #7
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	b2da      	uxtb	r2, r3
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005b74:	003b      	movs	r3, r7
 8005b76:	881a      	ldrh	r2, [r3, #0]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	1cba      	adds	r2, r7, #2
 8005b80:	7812      	ldrb	r2, [r2, #0]
 8005b82:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005b84:	1cbb      	adds	r3, r7, #2
 8005b86:	781b      	ldrb	r3, [r3, #0]
 8005b88:	2b02      	cmp	r3, #2
 8005b8a:	d102      	bne.n	8005b92 <HAL_PCD_EP_Open+0x9e>
  {
    ep->data_pid_start = 0U;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005b92:	687a      	ldr	r2, [r7, #4]
 8005b94:	23a4      	movs	r3, #164	@ 0xa4
 8005b96:	009b      	lsls	r3, r3, #2
 8005b98:	5cd3      	ldrb	r3, [r2, r3]
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d101      	bne.n	8005ba2 <HAL_PCD_EP_Open+0xae>
 8005b9e:	2302      	movs	r3, #2
 8005ba0:	e013      	b.n	8005bca <HAL_PCD_EP_Open+0xd6>
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	23a4      	movs	r3, #164	@ 0xa4
 8005ba6:	009b      	lsls	r3, r3, #2
 8005ba8:	2101      	movs	r1, #1
 8005baa:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	68fa      	ldr	r2, [r7, #12]
 8005bb2:	0011      	movs	r1, r2
 8005bb4:	0018      	movs	r0, r3
 8005bb6:	f005 f95d 	bl	800ae74 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005bba:	687a      	ldr	r2, [r7, #4]
 8005bbc:	23a4      	movs	r3, #164	@ 0xa4
 8005bbe:	009b      	lsls	r3, r3, #2
 8005bc0:	2100      	movs	r1, #0
 8005bc2:	54d1      	strb	r1, [r2, r3]

  return ret;
 8005bc4:	230b      	movs	r3, #11
 8005bc6:	18fb      	adds	r3, r7, r3
 8005bc8:	781b      	ldrb	r3, [r3, #0]
}
 8005bca:	0018      	movs	r0, r3
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	b005      	add	sp, #20
 8005bd0:	bd90      	pop	{r4, r7, pc}

08005bd2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005bd2:	b580      	push	{r7, lr}
 8005bd4:	b084      	sub	sp, #16
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	6078      	str	r0, [r7, #4]
 8005bda:	000a      	movs	r2, r1
 8005bdc:	1cfb      	adds	r3, r7, #3
 8005bde:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005be0:	1cfb      	adds	r3, r7, #3
 8005be2:	781b      	ldrb	r3, [r3, #0]
 8005be4:	b25b      	sxtb	r3, r3
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	da0f      	bge.n	8005c0a <HAL_PCD_EP_Close+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005bea:	1cfb      	adds	r3, r7, #3
 8005bec:	781b      	ldrb	r3, [r3, #0]
 8005bee:	2207      	movs	r2, #7
 8005bf0:	401a      	ands	r2, r3
 8005bf2:	0013      	movs	r3, r2
 8005bf4:	009b      	lsls	r3, r3, #2
 8005bf6:	189b      	adds	r3, r3, r2
 8005bf8:	00db      	lsls	r3, r3, #3
 8005bfa:	3310      	adds	r3, #16
 8005bfc:	687a      	ldr	r2, [r7, #4]
 8005bfe:	18d3      	adds	r3, r2, r3
 8005c00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2201      	movs	r2, #1
 8005c06:	705a      	strb	r2, [r3, #1]
 8005c08:	e00f      	b.n	8005c2a <HAL_PCD_EP_Close+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005c0a:	1cfb      	adds	r3, r7, #3
 8005c0c:	781b      	ldrb	r3, [r3, #0]
 8005c0e:	2207      	movs	r2, #7
 8005c10:	401a      	ands	r2, r3
 8005c12:	0013      	movs	r3, r2
 8005c14:	009b      	lsls	r3, r3, #2
 8005c16:	189b      	adds	r3, r3, r2
 8005c18:	00db      	lsls	r3, r3, #3
 8005c1a:	3351      	adds	r3, #81	@ 0x51
 8005c1c:	33ff      	adds	r3, #255	@ 0xff
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	18d3      	adds	r3, r2, r3
 8005c22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2200      	movs	r2, #0
 8005c28:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c2a:	1cfb      	adds	r3, r7, #3
 8005c2c:	781b      	ldrb	r3, [r3, #0]
 8005c2e:	2207      	movs	r2, #7
 8005c30:	4013      	ands	r3, r2
 8005c32:	b2da      	uxtb	r2, r3
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005c38:	687a      	ldr	r2, [r7, #4]
 8005c3a:	23a4      	movs	r3, #164	@ 0xa4
 8005c3c:	009b      	lsls	r3, r3, #2
 8005c3e:	5cd3      	ldrb	r3, [r2, r3]
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d101      	bne.n	8005c48 <HAL_PCD_EP_Close+0x76>
 8005c44:	2302      	movs	r3, #2
 8005c46:	e011      	b.n	8005c6c <HAL_PCD_EP_Close+0x9a>
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	23a4      	movs	r3, #164	@ 0xa4
 8005c4c:	009b      	lsls	r3, r3, #2
 8005c4e:	2101      	movs	r1, #1
 8005c50:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	0011      	movs	r1, r2
 8005c5a:	0018      	movs	r0, r3
 8005c5c:	f005 fcb2 	bl	800b5c4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005c60:	687a      	ldr	r2, [r7, #4]
 8005c62:	23a4      	movs	r3, #164	@ 0xa4
 8005c64:	009b      	lsls	r3, r3, #2
 8005c66:	2100      	movs	r1, #0
 8005c68:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8005c6a:	2300      	movs	r3, #0
}
 8005c6c:	0018      	movs	r0, r3
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	b004      	add	sp, #16
 8005c72:	bd80      	pop	{r7, pc}

08005c74 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b086      	sub	sp, #24
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	607a      	str	r2, [r7, #4]
 8005c7e:	603b      	str	r3, [r7, #0]
 8005c80:	200b      	movs	r0, #11
 8005c82:	183b      	adds	r3, r7, r0
 8005c84:	1c0a      	adds	r2, r1, #0
 8005c86:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005c88:	0001      	movs	r1, r0
 8005c8a:	187b      	adds	r3, r7, r1
 8005c8c:	781b      	ldrb	r3, [r3, #0]
 8005c8e:	2207      	movs	r2, #7
 8005c90:	401a      	ands	r2, r3
 8005c92:	0013      	movs	r3, r2
 8005c94:	009b      	lsls	r3, r3, #2
 8005c96:	189b      	adds	r3, r3, r2
 8005c98:	00db      	lsls	r3, r3, #3
 8005c9a:	3351      	adds	r3, #81	@ 0x51
 8005c9c:	33ff      	adds	r3, #255	@ 0xff
 8005c9e:	68fa      	ldr	r2, [r7, #12]
 8005ca0:	18d3      	adds	r3, r2, r3
 8005ca2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	687a      	ldr	r2, [r7, #4]
 8005ca8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	683a      	ldr	r2, [r7, #0]
 8005cae:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005cbc:	187b      	adds	r3, r7, r1
 8005cbe:	781b      	ldrb	r3, [r3, #0]
 8005cc0:	2207      	movs	r2, #7
 8005cc2:	4013      	ands	r3, r2
 8005cc4:	b2da      	uxtb	r2, r3
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	697a      	ldr	r2, [r7, #20]
 8005cd0:	0011      	movs	r1, r2
 8005cd2:	0018      	movs	r0, r3
 8005cd4:	f005 fe36 	bl	800b944 <USB_EPStartXfer>

  return HAL_OK;
 8005cd8:	2300      	movs	r3, #0
}
 8005cda:	0018      	movs	r0, r3
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	b006      	add	sp, #24
 8005ce0:	bd80      	pop	{r7, pc}

08005ce2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005ce2:	b580      	push	{r7, lr}
 8005ce4:	b082      	sub	sp, #8
 8005ce6:	af00      	add	r7, sp, #0
 8005ce8:	6078      	str	r0, [r7, #4]
 8005cea:	000a      	movs	r2, r1
 8005cec:	1cfb      	adds	r3, r7, #3
 8005cee:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005cf0:	1cfb      	adds	r3, r7, #3
 8005cf2:	781b      	ldrb	r3, [r3, #0]
 8005cf4:	2207      	movs	r2, #7
 8005cf6:	401a      	ands	r2, r3
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	23b6      	movs	r3, #182	@ 0xb6
 8005cfc:	0059      	lsls	r1, r3, #1
 8005cfe:	0013      	movs	r3, r2
 8005d00:	009b      	lsls	r3, r3, #2
 8005d02:	189b      	adds	r3, r3, r2
 8005d04:	00db      	lsls	r3, r3, #3
 8005d06:	18c3      	adds	r3, r0, r3
 8005d08:	185b      	adds	r3, r3, r1
 8005d0a:	681b      	ldr	r3, [r3, #0]
}
 8005d0c:	0018      	movs	r0, r3
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	b002      	add	sp, #8
 8005d12:	bd80      	pop	{r7, pc}

08005d14 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b086      	sub	sp, #24
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	607a      	str	r2, [r7, #4]
 8005d1e:	603b      	str	r3, [r7, #0]
 8005d20:	200b      	movs	r0, #11
 8005d22:	183b      	adds	r3, r7, r0
 8005d24:	1c0a      	adds	r2, r1, #0
 8005d26:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d28:	183b      	adds	r3, r7, r0
 8005d2a:	781b      	ldrb	r3, [r3, #0]
 8005d2c:	2207      	movs	r2, #7
 8005d2e:	401a      	ands	r2, r3
 8005d30:	0013      	movs	r3, r2
 8005d32:	009b      	lsls	r3, r3, #2
 8005d34:	189b      	adds	r3, r3, r2
 8005d36:	00db      	lsls	r3, r3, #3
 8005d38:	3310      	adds	r3, #16
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	18d3      	adds	r3, r2, r3
 8005d3e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	687a      	ldr	r2, [r7, #4]
 8005d44:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	683a      	ldr	r2, [r7, #0]
 8005d4a:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	2224      	movs	r2, #36	@ 0x24
 8005d50:	2101      	movs	r1, #1
 8005d52:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	683a      	ldr	r2, [r7, #0]
 8005d58:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	2201      	movs	r2, #1
 8005d64:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005d66:	183b      	adds	r3, r7, r0
 8005d68:	781b      	ldrb	r3, [r3, #0]
 8005d6a:	2207      	movs	r2, #7
 8005d6c:	4013      	ands	r3, r2
 8005d6e:	b2da      	uxtb	r2, r3
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	697a      	ldr	r2, [r7, #20]
 8005d7a:	0011      	movs	r1, r2
 8005d7c:	0018      	movs	r0, r3
 8005d7e:	f005 fde1 	bl	800b944 <USB_EPStartXfer>

  return HAL_OK;
 8005d82:	2300      	movs	r3, #0
}
 8005d84:	0018      	movs	r0, r3
 8005d86:	46bd      	mov	sp, r7
 8005d88:	b006      	add	sp, #24
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b084      	sub	sp, #16
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	000a      	movs	r2, r1
 8005d96:	1cfb      	adds	r3, r7, #3
 8005d98:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005d9a:	1cfb      	adds	r3, r7, #3
 8005d9c:	781b      	ldrb	r3, [r3, #0]
 8005d9e:	2207      	movs	r2, #7
 8005da0:	4013      	ands	r3, r2
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	7912      	ldrb	r2, [r2, #4]
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d901      	bls.n	8005dae <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	e046      	b.n	8005e3c <HAL_PCD_EP_SetStall+0xb0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005dae:	1cfb      	adds	r3, r7, #3
 8005db0:	781b      	ldrb	r3, [r3, #0]
 8005db2:	b25b      	sxtb	r3, r3
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	da0f      	bge.n	8005dd8 <HAL_PCD_EP_SetStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005db8:	1cfb      	adds	r3, r7, #3
 8005dba:	781b      	ldrb	r3, [r3, #0]
 8005dbc:	2207      	movs	r2, #7
 8005dbe:	401a      	ands	r2, r3
 8005dc0:	0013      	movs	r3, r2
 8005dc2:	009b      	lsls	r3, r3, #2
 8005dc4:	189b      	adds	r3, r3, r2
 8005dc6:	00db      	lsls	r3, r3, #3
 8005dc8:	3310      	adds	r3, #16
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	18d3      	adds	r3, r2, r3
 8005dce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	705a      	strb	r2, [r3, #1]
 8005dd6:	e00d      	b.n	8005df4 <HAL_PCD_EP_SetStall+0x68>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005dd8:	1cfb      	adds	r3, r7, #3
 8005dda:	781a      	ldrb	r2, [r3, #0]
 8005ddc:	0013      	movs	r3, r2
 8005dde:	009b      	lsls	r3, r3, #2
 8005de0:	189b      	adds	r3, r3, r2
 8005de2:	00db      	lsls	r3, r3, #3
 8005de4:	3351      	adds	r3, #81	@ 0x51
 8005de6:	33ff      	adds	r3, #255	@ 0xff
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	18d3      	adds	r3, r2, r3
 8005dec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2200      	movs	r2, #0
 8005df2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2201      	movs	r2, #1
 8005df8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005dfa:	1cfb      	adds	r3, r7, #3
 8005dfc:	781b      	ldrb	r3, [r3, #0]
 8005dfe:	2207      	movs	r2, #7
 8005e00:	4013      	ands	r3, r2
 8005e02:	b2da      	uxtb	r2, r3
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005e08:	687a      	ldr	r2, [r7, #4]
 8005e0a:	23a4      	movs	r3, #164	@ 0xa4
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	5cd3      	ldrb	r3, [r2, r3]
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d101      	bne.n	8005e18 <HAL_PCD_EP_SetStall+0x8c>
 8005e14:	2302      	movs	r3, #2
 8005e16:	e011      	b.n	8005e3c <HAL_PCD_EP_SetStall+0xb0>
 8005e18:	687a      	ldr	r2, [r7, #4]
 8005e1a:	23a4      	movs	r3, #164	@ 0xa4
 8005e1c:	009b      	lsls	r3, r3, #2
 8005e1e:	2101      	movs	r1, #1
 8005e20:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	68fa      	ldr	r2, [r7, #12]
 8005e28:	0011      	movs	r1, r2
 8005e2a:	0018      	movs	r0, r3
 8005e2c:	f006 feba 	bl	800cba4 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8005e30:	687a      	ldr	r2, [r7, #4]
 8005e32:	23a4      	movs	r3, #164	@ 0xa4
 8005e34:	009b      	lsls	r3, r3, #2
 8005e36:	2100      	movs	r1, #0
 8005e38:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8005e3a:	2300      	movs	r3, #0
}
 8005e3c:	0018      	movs	r0, r3
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	b004      	add	sp, #16
 8005e42:	bd80      	pop	{r7, pc}

08005e44 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b084      	sub	sp, #16
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	000a      	movs	r2, r1
 8005e4e:	1cfb      	adds	r3, r7, #3
 8005e50:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005e52:	1cfb      	adds	r3, r7, #3
 8005e54:	781b      	ldrb	r3, [r3, #0]
 8005e56:	220f      	movs	r2, #15
 8005e58:	4013      	ands	r3, r2
 8005e5a:	687a      	ldr	r2, [r7, #4]
 8005e5c:	7912      	ldrb	r2, [r2, #4]
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d901      	bls.n	8005e66 <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	e048      	b.n	8005ef8 <HAL_PCD_EP_ClrStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005e66:	1cfb      	adds	r3, r7, #3
 8005e68:	781b      	ldrb	r3, [r3, #0]
 8005e6a:	b25b      	sxtb	r3, r3
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	da0f      	bge.n	8005e90 <HAL_PCD_EP_ClrStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e70:	1cfb      	adds	r3, r7, #3
 8005e72:	781b      	ldrb	r3, [r3, #0]
 8005e74:	2207      	movs	r2, #7
 8005e76:	401a      	ands	r2, r3
 8005e78:	0013      	movs	r3, r2
 8005e7a:	009b      	lsls	r3, r3, #2
 8005e7c:	189b      	adds	r3, r3, r2
 8005e7e:	00db      	lsls	r3, r3, #3
 8005e80:	3310      	adds	r3, #16
 8005e82:	687a      	ldr	r2, [r7, #4]
 8005e84:	18d3      	adds	r3, r2, r3
 8005e86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	705a      	strb	r2, [r3, #1]
 8005e8e:	e00f      	b.n	8005eb0 <HAL_PCD_EP_ClrStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005e90:	1cfb      	adds	r3, r7, #3
 8005e92:	781b      	ldrb	r3, [r3, #0]
 8005e94:	2207      	movs	r2, #7
 8005e96:	401a      	ands	r2, r3
 8005e98:	0013      	movs	r3, r2
 8005e9a:	009b      	lsls	r3, r3, #2
 8005e9c:	189b      	adds	r3, r3, r2
 8005e9e:	00db      	lsls	r3, r3, #3
 8005ea0:	3351      	adds	r3, #81	@ 0x51
 8005ea2:	33ff      	adds	r3, #255	@ 0xff
 8005ea4:	687a      	ldr	r2, [r7, #4]
 8005ea6:	18d3      	adds	r3, r2, r3
 8005ea8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	2200      	movs	r2, #0
 8005eae:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005eb6:	1cfb      	adds	r3, r7, #3
 8005eb8:	781b      	ldrb	r3, [r3, #0]
 8005eba:	2207      	movs	r2, #7
 8005ebc:	4013      	ands	r3, r2
 8005ebe:	b2da      	uxtb	r2, r3
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005ec4:	687a      	ldr	r2, [r7, #4]
 8005ec6:	23a4      	movs	r3, #164	@ 0xa4
 8005ec8:	009b      	lsls	r3, r3, #2
 8005eca:	5cd3      	ldrb	r3, [r2, r3]
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d101      	bne.n	8005ed4 <HAL_PCD_EP_ClrStall+0x90>
 8005ed0:	2302      	movs	r3, #2
 8005ed2:	e011      	b.n	8005ef8 <HAL_PCD_EP_ClrStall+0xb4>
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	23a4      	movs	r3, #164	@ 0xa4
 8005ed8:	009b      	lsls	r3, r3, #2
 8005eda:	2101      	movs	r1, #1
 8005edc:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	68fa      	ldr	r2, [r7, #12]
 8005ee4:	0011      	movs	r1, r2
 8005ee6:	0018      	movs	r0, r3
 8005ee8:	f006 feac 	bl	800cc44 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005eec:	687a      	ldr	r2, [r7, #4]
 8005eee:	23a4      	movs	r3, #164	@ 0xa4
 8005ef0:	009b      	lsls	r3, r3, #2
 8005ef2:	2100      	movs	r1, #0
 8005ef4:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8005ef6:	2300      	movs	r3, #0
}
 8005ef8:	0018      	movs	r0, r3
 8005efa:	46bd      	mov	sp, r7
 8005efc:	b004      	add	sp, #16
 8005efe:	bd80      	pop	{r7, pc}

08005f00 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8005f00:	b5b0      	push	{r4, r5, r7, lr}
 8005f02:	b096      	sub	sp, #88	@ 0x58
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005f08:	f000 fbea 	bl	80066e0 <PCD_EP_ISR_Handler+0x7e0>
  {
    wIstr = hpcd->Instance->ISTR;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	2048      	movs	r0, #72	@ 0x48
 8005f12:	183b      	adds	r3, r7, r0
 8005f14:	2144      	movs	r1, #68	@ 0x44
 8005f16:	5a52      	ldrh	r2, [r2, r1]
 8005f18:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8005f1a:	183b      	adds	r3, r7, r0
 8005f1c:	881b      	ldrh	r3, [r3, #0]
 8005f1e:	b2da      	uxtb	r2, r3
 8005f20:	244f      	movs	r4, #79	@ 0x4f
 8005f22:	193b      	adds	r3, r7, r4
 8005f24:	210f      	movs	r1, #15
 8005f26:	400a      	ands	r2, r1
 8005f28:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 8005f2a:	193b      	adds	r3, r7, r4
 8005f2c:	781b      	ldrb	r3, [r3, #0]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d000      	beq.n	8005f34 <PCD_EP_ISR_Handler+0x34>
 8005f32:	e18d      	b.n	8006250 <PCD_EP_ISR_Handler+0x350>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8005f34:	183b      	adds	r3, r7, r0
 8005f36:	881b      	ldrh	r3, [r3, #0]
 8005f38:	2210      	movs	r2, #16
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	d152      	bne.n	8005fe4 <PCD_EP_ISR_Handler+0xe4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	881b      	ldrh	r3, [r3, #0]
 8005f44:	b29a      	uxth	r2, r3
 8005f46:	200e      	movs	r0, #14
 8005f48:	183b      	adds	r3, r7, r0
 8005f4a:	49ba      	ldr	r1, [pc, #744]	@ (8006234 <PCD_EP_ISR_Handler+0x334>)
 8005f4c:	400a      	ands	r2, r1
 8005f4e:	801a      	strh	r2, [r3, #0]
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	183a      	adds	r2, r7, r0
 8005f56:	8812      	ldrh	r2, [r2, #0]
 8005f58:	49b7      	ldr	r1, [pc, #732]	@ (8006238 <PCD_EP_ISR_Handler+0x338>)
 8005f5a:	430a      	orrs	r2, r1
 8005f5c:	b292      	uxth	r2, r2
 8005f5e:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	3310      	adds	r3, #16
 8005f64:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	2250      	movs	r2, #80	@ 0x50
 8005f6c:	5a9b      	ldrh	r3, [r3, r2]
 8005f6e:	b29b      	uxth	r3, r3
 8005f70:	001a      	movs	r2, r3
 8005f72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f74:	781b      	ldrb	r3, [r3, #0]
 8005f76:	00db      	lsls	r3, r3, #3
 8005f78:	18d2      	adds	r2, r2, r3
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	18d3      	adds	r3, r2, r3
 8005f80:	4aae      	ldr	r2, [pc, #696]	@ (800623c <PCD_EP_ISR_Handler+0x33c>)
 8005f82:	4694      	mov	ip, r2
 8005f84:	4463      	add	r3, ip
 8005f86:	881b      	ldrh	r3, [r3, #0]
 8005f88:	059b      	lsls	r3, r3, #22
 8005f8a:	0d9a      	lsrs	r2, r3, #22
 8005f8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f8e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8005f90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f92:	695a      	ldr	r2, [r3, #20]
 8005f94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f96:	69db      	ldr	r3, [r3, #28]
 8005f98:	18d2      	adds	r2, r2, r3
 8005f9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f9c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2100      	movs	r1, #0
 8005fa2:	0018      	movs	r0, r3
 8005fa4:	f00b fdb0 	bl	8011b08 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	7b1b      	ldrb	r3, [r3, #12]
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d101      	bne.n	8005fb6 <PCD_EP_ISR_Handler+0xb6>
 8005fb2:	f000 fb95 	bl	80066e0 <PCD_EP_ISR_Handler+0x7e0>
 8005fb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005fb8:	699b      	ldr	r3, [r3, #24]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d001      	beq.n	8005fc2 <PCD_EP_ISR_Handler+0xc2>
 8005fbe:	f000 fb8f 	bl	80066e0 <PCD_EP_ISR_Handler+0x7e0>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	7b1b      	ldrb	r3, [r3, #12]
 8005fc6:	b2db      	uxtb	r3, r3
 8005fc8:	2280      	movs	r2, #128	@ 0x80
 8005fca:	4252      	negs	r2, r2
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	b2da      	uxtb	r2, r3
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	0011      	movs	r1, r2
 8005fd6:	224c      	movs	r2, #76	@ 0x4c
 8005fd8:	5299      	strh	r1, [r3, r2]
          hpcd->USB_Address = 0U;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	731a      	strb	r2, [r3, #12]
 8005fe0:	f000 fb7e 	bl	80066e0 <PCD_EP_ISR_Handler+0x7e0>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	3351      	adds	r3, #81	@ 0x51
 8005fe8:	33ff      	adds	r3, #255	@ 0xff
 8005fea:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	214c      	movs	r1, #76	@ 0x4c
 8005ff2:	187b      	adds	r3, r7, r1
 8005ff4:	8812      	ldrh	r2, [r2, #0]
 8005ff6:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8005ff8:	187b      	adds	r3, r7, r1
 8005ffa:	881a      	ldrh	r2, [r3, #0]
 8005ffc:	2380      	movs	r3, #128	@ 0x80
 8005ffe:	011b      	lsls	r3, r3, #4
 8006000:	4013      	ands	r3, r2
 8006002:	d037      	beq.n	8006074 <PCD_EP_ISR_Handler+0x174>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	2250      	movs	r2, #80	@ 0x50
 800600a:	5a9b      	ldrh	r3, [r3, r2]
 800600c:	b29b      	uxth	r3, r3
 800600e:	001a      	movs	r2, r3
 8006010:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006012:	781b      	ldrb	r3, [r3, #0]
 8006014:	00db      	lsls	r3, r3, #3
 8006016:	18d2      	adds	r2, r2, r3
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	18d3      	adds	r3, r2, r3
 800601e:	4a88      	ldr	r2, [pc, #544]	@ (8006240 <PCD_EP_ISR_Handler+0x340>)
 8006020:	4694      	mov	ip, r2
 8006022:	4463      	add	r3, ip
 8006024:	881b      	ldrh	r3, [r3, #0]
 8006026:	059b      	lsls	r3, r3, #22
 8006028:	0d9a      	lsrs	r2, r3, #22
 800602a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800602c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6818      	ldr	r0, [r3, #0]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	22a6      	movs	r2, #166	@ 0xa6
 8006036:	0092      	lsls	r2, r2, #2
 8006038:	1899      	adds	r1, r3, r2
 800603a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800603c:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800603e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006040:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006042:	b29b      	uxth	r3, r3
 8006044:	f006 ff31 	bl	800ceaa <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	881b      	ldrh	r3, [r3, #0]
 800604e:	b29a      	uxth	r2, r3
 8006050:	2010      	movs	r0, #16
 8006052:	183b      	adds	r3, r7, r0
 8006054:	497b      	ldr	r1, [pc, #492]	@ (8006244 <PCD_EP_ISR_Handler+0x344>)
 8006056:	400a      	ands	r2, r1
 8006058:	801a      	strh	r2, [r3, #0]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	183a      	adds	r2, r7, r0
 8006060:	8812      	ldrh	r2, [r2, #0]
 8006062:	2180      	movs	r1, #128	@ 0x80
 8006064:	430a      	orrs	r2, r1
 8006066:	b292      	uxth	r2, r2
 8006068:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	0018      	movs	r0, r3
 800606e:	f00b fd15 	bl	8011a9c <HAL_PCD_SetupStageCallback>
 8006072:	e335      	b.n	80066e0 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006074:	234c      	movs	r3, #76	@ 0x4c
 8006076:	18fb      	adds	r3, r7, r3
 8006078:	2200      	movs	r2, #0
 800607a:	5e9b      	ldrsh	r3, [r3, r2]
 800607c:	2b00      	cmp	r3, #0
 800607e:	db00      	blt.n	8006082 <PCD_EP_ISR_Handler+0x182>
 8006080:	e32e      	b.n	80066e0 <PCD_EP_ISR_Handler+0x7e0>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	881b      	ldrh	r3, [r3, #0]
 8006088:	b29a      	uxth	r2, r3
 800608a:	201e      	movs	r0, #30
 800608c:	183b      	adds	r3, r7, r0
 800608e:	496d      	ldr	r1, [pc, #436]	@ (8006244 <PCD_EP_ISR_Handler+0x344>)
 8006090:	400a      	ands	r2, r1
 8006092:	801a      	strh	r2, [r3, #0]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	183a      	adds	r2, r7, r0
 800609a:	8812      	ldrh	r2, [r2, #0]
 800609c:	2180      	movs	r1, #128	@ 0x80
 800609e:	430a      	orrs	r2, r1
 80060a0:	b292      	uxth	r2, r2
 80060a2:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	2250      	movs	r2, #80	@ 0x50
 80060aa:	5a9b      	ldrh	r3, [r3, r2]
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	001a      	movs	r2, r3
 80060b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060b2:	781b      	ldrb	r3, [r3, #0]
 80060b4:	00db      	lsls	r3, r3, #3
 80060b6:	18d2      	adds	r2, r2, r3
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	18d3      	adds	r3, r2, r3
 80060be:	4a60      	ldr	r2, [pc, #384]	@ (8006240 <PCD_EP_ISR_Handler+0x340>)
 80060c0:	4694      	mov	ip, r2
 80060c2:	4463      	add	r3, ip
 80060c4:	881b      	ldrh	r3, [r3, #0]
 80060c6:	059b      	lsls	r3, r3, #22
 80060c8:	0d9a      	lsrs	r2, r3, #22
 80060ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060cc:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80060ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060d0:	69db      	ldr	r3, [r3, #28]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d01a      	beq.n	800610c <PCD_EP_ISR_Handler+0x20c>
 80060d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060d8:	695b      	ldr	r3, [r3, #20]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d016      	beq.n	800610c <PCD_EP_ISR_Handler+0x20c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6818      	ldr	r0, [r3, #0]
 80060e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060e4:	6959      	ldr	r1, [r3, #20]
 80060e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060e8:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80060ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060ec:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80060ee:	b29b      	uxth	r3, r3
 80060f0:	f006 fedb 	bl	800ceaa <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80060f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060f6:	695a      	ldr	r2, [r3, #20]
 80060f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060fa:	69db      	ldr	r3, [r3, #28]
 80060fc:	18d2      	adds	r2, r2, r3
 80060fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006100:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2100      	movs	r1, #0
 8006106:	0018      	movs	r0, r3
 8006108:	f00b fcdd 	bl	8011ac6 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	214c      	movs	r1, #76	@ 0x4c
 8006112:	187b      	adds	r3, r7, r1
 8006114:	8812      	ldrh	r2, [r2, #0]
 8006116:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8006118:	187b      	adds	r3, r7, r1
 800611a:	881a      	ldrh	r2, [r3, #0]
 800611c:	2380      	movs	r3, #128	@ 0x80
 800611e:	011b      	lsls	r3, r3, #4
 8006120:	4013      	ands	r3, r2
 8006122:	d000      	beq.n	8006126 <PCD_EP_ISR_Handler+0x226>
 8006124:	e2dc      	b.n	80066e0 <PCD_EP_ISR_Handler+0x7e0>
 8006126:	187b      	adds	r3, r7, r1
 8006128:	881a      	ldrh	r2, [r3, #0]
 800612a:	23c0      	movs	r3, #192	@ 0xc0
 800612c:	019b      	lsls	r3, r3, #6
 800612e:	401a      	ands	r2, r3
 8006130:	23c0      	movs	r3, #192	@ 0xc0
 8006132:	019b      	lsls	r3, r3, #6
 8006134:	429a      	cmp	r2, r3
 8006136:	d100      	bne.n	800613a <PCD_EP_ISR_Handler+0x23a>
 8006138:	e2d2      	b.n	80066e0 <PCD_EP_ISR_Handler+0x7e0>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	61bb      	str	r3, [r7, #24]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2250      	movs	r2, #80	@ 0x50
 8006146:	5a9b      	ldrh	r3, [r3, r2]
 8006148:	b29b      	uxth	r3, r3
 800614a:	001a      	movs	r2, r3
 800614c:	69bb      	ldr	r3, [r7, #24]
 800614e:	189b      	adds	r3, r3, r2
 8006150:	61bb      	str	r3, [r7, #24]
 8006152:	69bb      	ldr	r3, [r7, #24]
 8006154:	4a3a      	ldr	r2, [pc, #232]	@ (8006240 <PCD_EP_ISR_Handler+0x340>)
 8006156:	4694      	mov	ip, r2
 8006158:	4463      	add	r3, ip
 800615a:	617b      	str	r3, [r7, #20]
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	881b      	ldrh	r3, [r3, #0]
 8006160:	b29b      	uxth	r3, r3
 8006162:	059b      	lsls	r3, r3, #22
 8006164:	0d9b      	lsrs	r3, r3, #22
 8006166:	b29a      	uxth	r2, r3
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	801a      	strh	r2, [r3, #0]
 800616c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800616e:	691b      	ldr	r3, [r3, #16]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d108      	bne.n	8006186 <PCD_EP_ISR_Handler+0x286>
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	881b      	ldrh	r3, [r3, #0]
 8006178:	b29b      	uxth	r3, r3
 800617a:	4a2f      	ldr	r2, [pc, #188]	@ (8006238 <PCD_EP_ISR_Handler+0x338>)
 800617c:	4313      	orrs	r3, r2
 800617e:	b29a      	uxth	r2, r3
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	801a      	strh	r2, [r3, #0]
 8006184:	e035      	b.n	80061f2 <PCD_EP_ISR_Handler+0x2f2>
 8006186:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006188:	691b      	ldr	r3, [r3, #16]
 800618a:	2b3e      	cmp	r3, #62	@ 0x3e
 800618c:	d817      	bhi.n	80061be <PCD_EP_ISR_Handler+0x2be>
 800618e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	085b      	lsrs	r3, r3, #1
 8006194:	647b      	str	r3, [r7, #68]	@ 0x44
 8006196:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006198:	691b      	ldr	r3, [r3, #16]
 800619a:	2201      	movs	r2, #1
 800619c:	4013      	ands	r3, r2
 800619e:	d002      	beq.n	80061a6 <PCD_EP_ISR_Handler+0x2a6>
 80061a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061a2:	3301      	adds	r3, #1
 80061a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	881b      	ldrh	r3, [r3, #0]
 80061aa:	b29a      	uxth	r2, r3
 80061ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061ae:	b29b      	uxth	r3, r3
 80061b0:	029b      	lsls	r3, r3, #10
 80061b2:	b29b      	uxth	r3, r3
 80061b4:	4313      	orrs	r3, r2
 80061b6:	b29a      	uxth	r2, r3
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	801a      	strh	r2, [r3, #0]
 80061bc:	e019      	b.n	80061f2 <PCD_EP_ISR_Handler+0x2f2>
 80061be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80061c0:	691b      	ldr	r3, [r3, #16]
 80061c2:	095b      	lsrs	r3, r3, #5
 80061c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80061c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80061c8:	691b      	ldr	r3, [r3, #16]
 80061ca:	221f      	movs	r2, #31
 80061cc:	4013      	ands	r3, r2
 80061ce:	d102      	bne.n	80061d6 <PCD_EP_ISR_Handler+0x2d6>
 80061d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061d2:	3b01      	subs	r3, #1
 80061d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	881b      	ldrh	r3, [r3, #0]
 80061da:	b29a      	uxth	r2, r3
 80061dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061de:	b29b      	uxth	r3, r3
 80061e0:	029b      	lsls	r3, r3, #10
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	4313      	orrs	r3, r2
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	4a13      	ldr	r2, [pc, #76]	@ (8006238 <PCD_EP_ISR_Handler+0x338>)
 80061ea:	4313      	orrs	r3, r2
 80061ec:	b29a      	uxth	r2, r3
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	881b      	ldrh	r3, [r3, #0]
 80061f8:	b29a      	uxth	r2, r3
 80061fa:	2012      	movs	r0, #18
 80061fc:	183b      	adds	r3, r7, r0
 80061fe:	4912      	ldr	r1, [pc, #72]	@ (8006248 <PCD_EP_ISR_Handler+0x348>)
 8006200:	400a      	ands	r2, r1
 8006202:	801a      	strh	r2, [r3, #0]
 8006204:	183b      	adds	r3, r7, r0
 8006206:	183a      	adds	r2, r7, r0
 8006208:	8812      	ldrh	r2, [r2, #0]
 800620a:	2180      	movs	r1, #128	@ 0x80
 800620c:	0149      	lsls	r1, r1, #5
 800620e:	404a      	eors	r2, r1
 8006210:	801a      	strh	r2, [r3, #0]
 8006212:	183b      	adds	r3, r7, r0
 8006214:	183a      	adds	r2, r7, r0
 8006216:	8812      	ldrh	r2, [r2, #0]
 8006218:	2180      	movs	r1, #128	@ 0x80
 800621a:	0189      	lsls	r1, r1, #6
 800621c:	404a      	eors	r2, r1
 800621e:	801a      	strh	r2, [r3, #0]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	183a      	adds	r2, r7, r0
 8006226:	8812      	ldrh	r2, [r2, #0]
 8006228:	4908      	ldr	r1, [pc, #32]	@ (800624c <PCD_EP_ISR_Handler+0x34c>)
 800622a:	430a      	orrs	r2, r1
 800622c:	b292      	uxth	r2, r2
 800622e:	801a      	strh	r2, [r3, #0]
 8006230:	e256      	b.n	80066e0 <PCD_EP_ISR_Handler+0x7e0>
 8006232:	46c0      	nop			@ (mov r8, r8)
 8006234:	ffff8f0f 	.word	0xffff8f0f
 8006238:	ffff8000 	.word	0xffff8000
 800623c:	00000402 	.word	0x00000402
 8006240:	00000406 	.word	0x00000406
 8006244:	00000f8f 	.word	0x00000f8f
 8006248:	ffffbf8f 	.word	0xffffbf8f
 800624c:	ffff8080 	.word	0xffff8080
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	001a      	movs	r2, r3
 8006256:	204f      	movs	r0, #79	@ 0x4f
 8006258:	183b      	adds	r3, r7, r0
 800625a:	781b      	ldrb	r3, [r3, #0]
 800625c:	009b      	lsls	r3, r3, #2
 800625e:	18d2      	adds	r2, r2, r3
 8006260:	214c      	movs	r1, #76	@ 0x4c
 8006262:	187b      	adds	r3, r7, r1
 8006264:	8812      	ldrh	r2, [r2, #0]
 8006266:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006268:	187b      	adds	r3, r7, r1
 800626a:	2200      	movs	r2, #0
 800626c:	5e9b      	ldrsh	r3, [r3, r2]
 800626e:	2b00      	cmp	r3, #0
 8006270:	db00      	blt.n	8006274 <PCD_EP_ISR_Handler+0x374>
 8006272:	e0fa      	b.n	800646a <PCD_EP_ISR_Handler+0x56a>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	001a      	movs	r2, r3
 800627a:	183b      	adds	r3, r7, r0
 800627c:	781b      	ldrb	r3, [r3, #0]
 800627e:	009b      	lsls	r3, r3, #2
 8006280:	18d3      	adds	r3, r2, r3
 8006282:	881b      	ldrh	r3, [r3, #0]
 8006284:	b29a      	uxth	r2, r3
 8006286:	244a      	movs	r4, #74	@ 0x4a
 8006288:	193b      	adds	r3, r7, r4
 800628a:	49d1      	ldr	r1, [pc, #836]	@ (80065d0 <PCD_EP_ISR_Handler+0x6d0>)
 800628c:	400a      	ands	r2, r1
 800628e:	801a      	strh	r2, [r3, #0]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	001a      	movs	r2, r3
 8006296:	183b      	adds	r3, r7, r0
 8006298:	781b      	ldrb	r3, [r3, #0]
 800629a:	009b      	lsls	r3, r3, #2
 800629c:	18d3      	adds	r3, r2, r3
 800629e:	193a      	adds	r2, r7, r4
 80062a0:	8812      	ldrh	r2, [r2, #0]
 80062a2:	2180      	movs	r1, #128	@ 0x80
 80062a4:	430a      	orrs	r2, r1
 80062a6:	b292      	uxth	r2, r2
 80062a8:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80062aa:	183b      	adds	r3, r7, r0
 80062ac:	781a      	ldrb	r2, [r3, #0]
 80062ae:	0013      	movs	r3, r2
 80062b0:	009b      	lsls	r3, r3, #2
 80062b2:	189b      	adds	r3, r3, r2
 80062b4:	00db      	lsls	r3, r3, #3
 80062b6:	3351      	adds	r3, #81	@ 0x51
 80062b8:	33ff      	adds	r3, #255	@ 0xff
 80062ba:	687a      	ldr	r2, [r7, #4]
 80062bc:	18d3      	adds	r3, r2, r3
 80062be:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80062c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80062c2:	7b1b      	ldrb	r3, [r3, #12]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d125      	bne.n	8006314 <PCD_EP_ISR_Handler+0x414>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	2250      	movs	r2, #80	@ 0x50
 80062ce:	5a9b      	ldrh	r3, [r3, r2]
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	001a      	movs	r2, r3
 80062d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80062d6:	781b      	ldrb	r3, [r3, #0]
 80062d8:	00db      	lsls	r3, r3, #3
 80062da:	18d2      	adds	r2, r2, r3
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	18d3      	adds	r3, r2, r3
 80062e2:	4abc      	ldr	r2, [pc, #752]	@ (80065d4 <PCD_EP_ISR_Handler+0x6d4>)
 80062e4:	4694      	mov	ip, r2
 80062e6:	4463      	add	r3, ip
 80062e8:	881a      	ldrh	r2, [r3, #0]
 80062ea:	2450      	movs	r4, #80	@ 0x50
 80062ec:	193b      	adds	r3, r7, r4
 80062ee:	0592      	lsls	r2, r2, #22
 80062f0:	0d92      	lsrs	r2, r2, #22
 80062f2:	801a      	strh	r2, [r3, #0]

          if (count != 0U)
 80062f4:	193b      	adds	r3, r7, r4
 80062f6:	881b      	ldrh	r3, [r3, #0]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d100      	bne.n	80062fe <PCD_EP_ISR_Handler+0x3fe>
 80062fc:	e08d      	b.n	800641a <PCD_EP_ISR_Handler+0x51a>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6818      	ldr	r0, [r3, #0]
 8006302:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006304:	6959      	ldr	r1, [r3, #20]
 8006306:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006308:	88da      	ldrh	r2, [r3, #6]
 800630a:	193b      	adds	r3, r7, r4
 800630c:	881b      	ldrh	r3, [r3, #0]
 800630e:	f006 fdcc 	bl	800ceaa <USB_ReadPMA>
 8006312:	e082      	b.n	800641a <PCD_EP_ISR_Handler+0x51a>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8006314:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006316:	78db      	ldrb	r3, [r3, #3]
 8006318:	2b02      	cmp	r3, #2
 800631a:	d10c      	bne.n	8006336 <PCD_EP_ISR_Handler+0x436>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800631c:	2350      	movs	r3, #80	@ 0x50
 800631e:	18fc      	adds	r4, r7, r3
 8006320:	234c      	movs	r3, #76	@ 0x4c
 8006322:	18fb      	adds	r3, r7, r3
 8006324:	881a      	ldrh	r2, [r3, #0]
 8006326:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	0018      	movs	r0, r3
 800632c:	f000 f9ec 	bl	8006708 <HAL_PCD_EP_DB_Receive>
 8006330:	0003      	movs	r3, r0
 8006332:	8023      	strh	r3, [r4, #0]
 8006334:	e071      	b.n	800641a <PCD_EP_ISR_Handler+0x51a>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	001a      	movs	r2, r3
 800633c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800633e:	781b      	ldrb	r3, [r3, #0]
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	18d3      	adds	r3, r2, r3
 8006344:	881b      	ldrh	r3, [r3, #0]
 8006346:	b29a      	uxth	r2, r3
 8006348:	2052      	movs	r0, #82	@ 0x52
 800634a:	183b      	adds	r3, r7, r0
 800634c:	49a2      	ldr	r1, [pc, #648]	@ (80065d8 <PCD_EP_ISR_Handler+0x6d8>)
 800634e:	400a      	ands	r2, r1
 8006350:	801a      	strh	r2, [r3, #0]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	001a      	movs	r2, r3
 8006358:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800635a:	781b      	ldrb	r3, [r3, #0]
 800635c:	009b      	lsls	r3, r3, #2
 800635e:	18d3      	adds	r3, r2, r3
 8006360:	183a      	adds	r2, r7, r0
 8006362:	8812      	ldrh	r2, [r2, #0]
 8006364:	499d      	ldr	r1, [pc, #628]	@ (80065dc <PCD_EP_ISR_Handler+0x6dc>)
 8006366:	430a      	orrs	r2, r1
 8006368:	b292      	uxth	r2, r2
 800636a:	801a      	strh	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	001a      	movs	r2, r3
 8006372:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006374:	781b      	ldrb	r3, [r3, #0]
 8006376:	009b      	lsls	r3, r3, #2
 8006378:	18d3      	adds	r3, r2, r3
 800637a:	881b      	ldrh	r3, [r3, #0]
 800637c:	b29b      	uxth	r3, r3
 800637e:	001a      	movs	r2, r3
 8006380:	2380      	movs	r3, #128	@ 0x80
 8006382:	01db      	lsls	r3, r3, #7
 8006384:	4013      	ands	r3, r2
 8006386:	d024      	beq.n	80063d2 <PCD_EP_ISR_Handler+0x4d2>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	2250      	movs	r2, #80	@ 0x50
 800638e:	5a9b      	ldrh	r3, [r3, r2]
 8006390:	b29b      	uxth	r3, r3
 8006392:	001a      	movs	r2, r3
 8006394:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006396:	781b      	ldrb	r3, [r3, #0]
 8006398:	00db      	lsls	r3, r3, #3
 800639a:	18d2      	adds	r2, r2, r3
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	18d3      	adds	r3, r2, r3
 80063a2:	4a8f      	ldr	r2, [pc, #572]	@ (80065e0 <PCD_EP_ISR_Handler+0x6e0>)
 80063a4:	4694      	mov	ip, r2
 80063a6:	4463      	add	r3, ip
 80063a8:	881a      	ldrh	r2, [r3, #0]
 80063aa:	2450      	movs	r4, #80	@ 0x50
 80063ac:	193b      	adds	r3, r7, r4
 80063ae:	0592      	lsls	r2, r2, #22
 80063b0:	0d92      	lsrs	r2, r2, #22
 80063b2:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 80063b4:	193b      	adds	r3, r7, r4
 80063b6:	881b      	ldrh	r3, [r3, #0]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d02e      	beq.n	800641a <PCD_EP_ISR_Handler+0x51a>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6818      	ldr	r0, [r3, #0]
 80063c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80063c2:	6959      	ldr	r1, [r3, #20]
 80063c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80063c6:	891a      	ldrh	r2, [r3, #8]
 80063c8:	193b      	adds	r3, r7, r4
 80063ca:	881b      	ldrh	r3, [r3, #0]
 80063cc:	f006 fd6d 	bl	800ceaa <USB_ReadPMA>
 80063d0:	e023      	b.n	800641a <PCD_EP_ISR_Handler+0x51a>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	2250      	movs	r2, #80	@ 0x50
 80063d8:	5a9b      	ldrh	r3, [r3, r2]
 80063da:	b29b      	uxth	r3, r3
 80063dc:	001a      	movs	r2, r3
 80063de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80063e0:	781b      	ldrb	r3, [r3, #0]
 80063e2:	00db      	lsls	r3, r3, #3
 80063e4:	18d2      	adds	r2, r2, r3
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	18d3      	adds	r3, r2, r3
 80063ec:	4a79      	ldr	r2, [pc, #484]	@ (80065d4 <PCD_EP_ISR_Handler+0x6d4>)
 80063ee:	4694      	mov	ip, r2
 80063f0:	4463      	add	r3, ip
 80063f2:	881a      	ldrh	r2, [r3, #0]
 80063f4:	2450      	movs	r4, #80	@ 0x50
 80063f6:	193b      	adds	r3, r7, r4
 80063f8:	0592      	lsls	r2, r2, #22
 80063fa:	0d92      	lsrs	r2, r2, #22
 80063fc:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 80063fe:	193b      	adds	r3, r7, r4
 8006400:	881b      	ldrh	r3, [r3, #0]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d009      	beq.n	800641a <PCD_EP_ISR_Handler+0x51a>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6818      	ldr	r0, [r3, #0]
 800640a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800640c:	6959      	ldr	r1, [r3, #20]
 800640e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006410:	895a      	ldrh	r2, [r3, #10]
 8006412:	193b      	adds	r3, r7, r4
 8006414:	881b      	ldrh	r3, [r3, #0]
 8006416:	f006 fd48 	bl	800ceaa <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800641a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800641c:	69da      	ldr	r2, [r3, #28]
 800641e:	2150      	movs	r1, #80	@ 0x50
 8006420:	187b      	adds	r3, r7, r1
 8006422:	881b      	ldrh	r3, [r3, #0]
 8006424:	18d2      	adds	r2, r2, r3
 8006426:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006428:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800642a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800642c:	695a      	ldr	r2, [r3, #20]
 800642e:	187b      	adds	r3, r7, r1
 8006430:	881b      	ldrh	r3, [r3, #0]
 8006432:	18d2      	adds	r2, r2, r3
 8006434:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006436:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8006438:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800643a:	699b      	ldr	r3, [r3, #24]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d005      	beq.n	800644c <PCD_EP_ISR_Handler+0x54c>
 8006440:	187b      	adds	r3, r7, r1
 8006442:	881a      	ldrh	r2, [r3, #0]
 8006444:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006446:	691b      	ldr	r3, [r3, #16]
 8006448:	429a      	cmp	r2, r3
 800644a:	d207      	bcs.n	800645c <PCD_EP_ISR_Handler+0x55c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800644c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800644e:	781a      	ldrb	r2, [r3, #0]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	0011      	movs	r1, r2
 8006454:	0018      	movs	r0, r3
 8006456:	f00b fb36 	bl	8011ac6 <HAL_PCD_DataOutStageCallback>
 800645a:	e006      	b.n	800646a <PCD_EP_ISR_Handler+0x56a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006462:	0011      	movs	r1, r2
 8006464:	0018      	movs	r0, r3
 8006466:	f005 fa6d 	bl	800b944 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800646a:	244c      	movs	r4, #76	@ 0x4c
 800646c:	193b      	adds	r3, r7, r4
 800646e:	881b      	ldrh	r3, [r3, #0]
 8006470:	2280      	movs	r2, #128	@ 0x80
 8006472:	4013      	ands	r3, r2
 8006474:	d100      	bne.n	8006478 <PCD_EP_ISR_Handler+0x578>
 8006476:	e133      	b.n	80066e0 <PCD_EP_ISR_Handler+0x7e0>
      {
        ep = &hpcd->IN_ep[epindex];
 8006478:	204f      	movs	r0, #79	@ 0x4f
 800647a:	183b      	adds	r3, r7, r0
 800647c:	781a      	ldrb	r2, [r3, #0]
 800647e:	0013      	movs	r3, r2
 8006480:	009b      	lsls	r3, r3, #2
 8006482:	189b      	adds	r3, r3, r2
 8006484:	00db      	lsls	r3, r3, #3
 8006486:	3310      	adds	r3, #16
 8006488:	687a      	ldr	r2, [r7, #4]
 800648a:	18d3      	adds	r3, r2, r3
 800648c:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	001a      	movs	r2, r3
 8006494:	183b      	adds	r3, r7, r0
 8006496:	781b      	ldrb	r3, [r3, #0]
 8006498:	009b      	lsls	r3, r3, #2
 800649a:	18d3      	adds	r3, r2, r3
 800649c:	881b      	ldrh	r3, [r3, #0]
 800649e:	b29a      	uxth	r2, r3
 80064a0:	2542      	movs	r5, #66	@ 0x42
 80064a2:	197b      	adds	r3, r7, r5
 80064a4:	494f      	ldr	r1, [pc, #316]	@ (80065e4 <PCD_EP_ISR_Handler+0x6e4>)
 80064a6:	400a      	ands	r2, r1
 80064a8:	801a      	strh	r2, [r3, #0]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	001a      	movs	r2, r3
 80064b0:	183b      	adds	r3, r7, r0
 80064b2:	781b      	ldrb	r3, [r3, #0]
 80064b4:	009b      	lsls	r3, r3, #2
 80064b6:	18d3      	adds	r3, r2, r3
 80064b8:	197a      	adds	r2, r7, r5
 80064ba:	8812      	ldrh	r2, [r2, #0]
 80064bc:	494a      	ldr	r1, [pc, #296]	@ (80065e8 <PCD_EP_ISR_Handler+0x6e8>)
 80064be:	430a      	orrs	r2, r1
 80064c0:	b292      	uxth	r2, r2
 80064c2:	801a      	strh	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 80064c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064c6:	78db      	ldrb	r3, [r3, #3]
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d000      	beq.n	80064ce <PCD_EP_ISR_Handler+0x5ce>
 80064cc:	e0af      	b.n	800662e <PCD_EP_ISR_Handler+0x72e>
        {
          ep->xfer_len = 0U;
 80064ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064d0:	2200      	movs	r2, #0
 80064d2:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80064d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064d6:	7b1b      	ldrb	r3, [r3, #12]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d100      	bne.n	80064de <PCD_EP_ISR_Handler+0x5de>
 80064dc:	e09f      	b.n	800661e <PCD_EP_ISR_Handler+0x71e>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80064de:	193b      	adds	r3, r7, r4
 80064e0:	881b      	ldrh	r3, [r3, #0]
 80064e2:	2240      	movs	r2, #64	@ 0x40
 80064e4:	4013      	ands	r3, r2
 80064e6:	d046      	beq.n	8006576 <PCD_EP_ISR_Handler+0x676>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80064e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064ea:	785b      	ldrb	r3, [r3, #1]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d125      	bne.n	800653c <PCD_EP_ISR_Handler+0x63c>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	2250      	movs	r2, #80	@ 0x50
 80064fc:	5a9b      	ldrh	r3, [r3, r2]
 80064fe:	b29b      	uxth	r3, r3
 8006500:	001a      	movs	r2, r3
 8006502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006504:	189b      	adds	r3, r3, r2
 8006506:	627b      	str	r3, [r7, #36]	@ 0x24
 8006508:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800650a:	781b      	ldrb	r3, [r3, #0]
 800650c:	00da      	lsls	r2, r3, #3
 800650e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006510:	18d3      	adds	r3, r2, r3
 8006512:	4a33      	ldr	r2, [pc, #204]	@ (80065e0 <PCD_EP_ISR_Handler+0x6e0>)
 8006514:	4694      	mov	ip, r2
 8006516:	4463      	add	r3, ip
 8006518:	623b      	str	r3, [r7, #32]
 800651a:	6a3b      	ldr	r3, [r7, #32]
 800651c:	881b      	ldrh	r3, [r3, #0]
 800651e:	b29b      	uxth	r3, r3
 8006520:	059b      	lsls	r3, r3, #22
 8006522:	0d9b      	lsrs	r3, r3, #22
 8006524:	b29a      	uxth	r2, r3
 8006526:	6a3b      	ldr	r3, [r7, #32]
 8006528:	801a      	strh	r2, [r3, #0]
 800652a:	6a3b      	ldr	r3, [r7, #32]
 800652c:	881b      	ldrh	r3, [r3, #0]
 800652e:	b29b      	uxth	r3, r3
 8006530:	4a2d      	ldr	r2, [pc, #180]	@ (80065e8 <PCD_EP_ISR_Handler+0x6e8>)
 8006532:	4313      	orrs	r3, r2
 8006534:	b29a      	uxth	r2, r3
 8006536:	6a3b      	ldr	r3, [r7, #32]
 8006538:	801a      	strh	r2, [r3, #0]
 800653a:	e070      	b.n	800661e <PCD_EP_ISR_Handler+0x71e>
 800653c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800653e:	785b      	ldrb	r3, [r3, #1]
 8006540:	2b01      	cmp	r3, #1
 8006542:	d16c      	bne.n	800661e <PCD_EP_ISR_Handler+0x71e>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	2250      	movs	r2, #80	@ 0x50
 8006550:	5a9b      	ldrh	r3, [r3, r2]
 8006552:	b29b      	uxth	r3, r3
 8006554:	001a      	movs	r2, r3
 8006556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006558:	189b      	adds	r3, r3, r2
 800655a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800655c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800655e:	781b      	ldrb	r3, [r3, #0]
 8006560:	00da      	lsls	r2, r3, #3
 8006562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006564:	18d3      	adds	r3, r2, r3
 8006566:	4a1e      	ldr	r2, [pc, #120]	@ (80065e0 <PCD_EP_ISR_Handler+0x6e0>)
 8006568:	4694      	mov	ip, r2
 800656a:	4463      	add	r3, ip
 800656c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800656e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006570:	2200      	movs	r2, #0
 8006572:	801a      	strh	r2, [r3, #0]
 8006574:	e053      	b.n	800661e <PCD_EP_ISR_Handler+0x71e>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800657c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800657e:	785b      	ldrb	r3, [r3, #1]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d133      	bne.n	80065ec <PCD_EP_ISR_Handler+0x6ec>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	637b      	str	r3, [r7, #52]	@ 0x34
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	2250      	movs	r2, #80	@ 0x50
 8006590:	5a9b      	ldrh	r3, [r3, r2]
 8006592:	b29b      	uxth	r3, r3
 8006594:	001a      	movs	r2, r3
 8006596:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006598:	189b      	adds	r3, r3, r2
 800659a:	637b      	str	r3, [r7, #52]	@ 0x34
 800659c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800659e:	781b      	ldrb	r3, [r3, #0]
 80065a0:	00da      	lsls	r2, r3, #3
 80065a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065a4:	18d3      	adds	r3, r2, r3
 80065a6:	4a0b      	ldr	r2, [pc, #44]	@ (80065d4 <PCD_EP_ISR_Handler+0x6d4>)
 80065a8:	4694      	mov	ip, r2
 80065aa:	4463      	add	r3, ip
 80065ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80065ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b0:	881b      	ldrh	r3, [r3, #0]
 80065b2:	b29b      	uxth	r3, r3
 80065b4:	059b      	lsls	r3, r3, #22
 80065b6:	0d9b      	lsrs	r3, r3, #22
 80065b8:	b29a      	uxth	r2, r3
 80065ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065bc:	801a      	strh	r2, [r3, #0]
 80065be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065c0:	881b      	ldrh	r3, [r3, #0]
 80065c2:	b29b      	uxth	r3, r3
 80065c4:	4a08      	ldr	r2, [pc, #32]	@ (80065e8 <PCD_EP_ISR_Handler+0x6e8>)
 80065c6:	4313      	orrs	r3, r2
 80065c8:	b29a      	uxth	r2, r3
 80065ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065cc:	801a      	strh	r2, [r3, #0]
 80065ce:	e026      	b.n	800661e <PCD_EP_ISR_Handler+0x71e>
 80065d0:	00000f8f 	.word	0x00000f8f
 80065d4:	00000406 	.word	0x00000406
 80065d8:	ffff8f8f 	.word	0xffff8f8f
 80065dc:	ffff80c0 	.word	0xffff80c0
 80065e0:	00000402 	.word	0x00000402
 80065e4:	ffff8f0f 	.word	0xffff8f0f
 80065e8:	ffff8000 	.word	0xffff8000
 80065ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80065ee:	785b      	ldrb	r3, [r3, #1]
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d114      	bne.n	800661e <PCD_EP_ISR_Handler+0x71e>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	2250      	movs	r2, #80	@ 0x50
 80065fa:	5a9b      	ldrh	r3, [r3, r2]
 80065fc:	b29b      	uxth	r3, r3
 80065fe:	001a      	movs	r2, r3
 8006600:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006602:	189b      	adds	r3, r3, r2
 8006604:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006606:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006608:	781b      	ldrb	r3, [r3, #0]
 800660a:	00da      	lsls	r2, r3, #3
 800660c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800660e:	18d3      	adds	r3, r2, r3
 8006610:	4a3b      	ldr	r2, [pc, #236]	@ (8006700 <PCD_EP_ISR_Handler+0x800>)
 8006612:	4694      	mov	ip, r2
 8006614:	4463      	add	r3, ip
 8006616:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800661a:	2200      	movs	r2, #0
 800661c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800661e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006620:	781a      	ldrb	r2, [r3, #0]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	0011      	movs	r1, r2
 8006626:	0018      	movs	r0, r3
 8006628:	f00b fa6e 	bl	8011b08 <HAL_PCD_DataInStageCallback>
 800662c:	e058      	b.n	80066e0 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800662e:	234c      	movs	r3, #76	@ 0x4c
 8006630:	18fb      	adds	r3, r7, r3
 8006632:	881a      	ldrh	r2, [r3, #0]
 8006634:	2380      	movs	r3, #128	@ 0x80
 8006636:	005b      	lsls	r3, r3, #1
 8006638:	4013      	ands	r3, r2
 800663a:	d149      	bne.n	80066d0 <PCD_EP_ISR_Handler+0x7d0>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	2250      	movs	r2, #80	@ 0x50
 8006642:	5a9b      	ldrh	r3, [r3, r2]
 8006644:	b29b      	uxth	r3, r3
 8006646:	001a      	movs	r2, r3
 8006648:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800664a:	781b      	ldrb	r3, [r3, #0]
 800664c:	00db      	lsls	r3, r3, #3
 800664e:	18d2      	adds	r2, r2, r3
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	18d3      	adds	r3, r2, r3
 8006656:	4a2b      	ldr	r2, [pc, #172]	@ (8006704 <PCD_EP_ISR_Handler+0x804>)
 8006658:	4694      	mov	ip, r2
 800665a:	4463      	add	r3, ip
 800665c:	881a      	ldrh	r2, [r3, #0]
 800665e:	2140      	movs	r1, #64	@ 0x40
 8006660:	187b      	adds	r3, r7, r1
 8006662:	0592      	lsls	r2, r2, #22
 8006664:	0d92      	lsrs	r2, r2, #22
 8006666:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 8006668:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800666a:	699a      	ldr	r2, [r3, #24]
 800666c:	187b      	adds	r3, r7, r1
 800666e:	881b      	ldrh	r3, [r3, #0]
 8006670:	429a      	cmp	r2, r3
 8006672:	d907      	bls.n	8006684 <PCD_EP_ISR_Handler+0x784>
            {
              ep->xfer_len -= TxPctSize;
 8006674:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006676:	699a      	ldr	r2, [r3, #24]
 8006678:	187b      	adds	r3, r7, r1
 800667a:	881b      	ldrh	r3, [r3, #0]
 800667c:	1ad2      	subs	r2, r2, r3
 800667e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006680:	619a      	str	r2, [r3, #24]
 8006682:	e002      	b.n	800668a <PCD_EP_ISR_Handler+0x78a>
            }
            else
            {
              ep->xfer_len = 0U;
 8006684:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006686:	2200      	movs	r2, #0
 8006688:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800668a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800668c:	699b      	ldr	r3, [r3, #24]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d107      	bne.n	80066a2 <PCD_EP_ISR_Handler+0x7a2>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006692:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006694:	781a      	ldrb	r2, [r3, #0]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	0011      	movs	r1, r2
 800669a:	0018      	movs	r0, r3
 800669c:	f00b fa34 	bl	8011b08 <HAL_PCD_DataInStageCallback>
 80066a0:	e01e      	b.n	80066e0 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80066a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80066a4:	695a      	ldr	r2, [r3, #20]
 80066a6:	2140      	movs	r1, #64	@ 0x40
 80066a8:	187b      	adds	r3, r7, r1
 80066aa:	881b      	ldrh	r3, [r3, #0]
 80066ac:	18d2      	adds	r2, r2, r3
 80066ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80066b0:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80066b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80066b4:	69da      	ldr	r2, [r3, #28]
 80066b6:	187b      	adds	r3, r7, r1
 80066b8:	881b      	ldrh	r3, [r3, #0]
 80066ba:	18d2      	adds	r2, r2, r3
 80066bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80066be:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80066c6:	0011      	movs	r1, r2
 80066c8:	0018      	movs	r0, r3
 80066ca:	f005 f93b 	bl	800b944 <USB_EPStartXfer>
 80066ce:	e007      	b.n	80066e0 <PCD_EP_ISR_Handler+0x7e0>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80066d0:	234c      	movs	r3, #76	@ 0x4c
 80066d2:	18fb      	adds	r3, r7, r3
 80066d4:	881a      	ldrh	r2, [r3, #0]
 80066d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	0018      	movs	r0, r3
 80066dc:	f000 f930 	bl	8006940 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	2244      	movs	r2, #68	@ 0x44
 80066e6:	5a9b      	ldrh	r3, [r3, r2]
 80066e8:	b29b      	uxth	r3, r3
 80066ea:	b21b      	sxth	r3, r3
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	da01      	bge.n	80066f4 <PCD_EP_ISR_Handler+0x7f4>
 80066f0:	f7ff fc0c 	bl	8005f0c <PCD_EP_ISR_Handler+0xc>
        }
      }
    }
  }

  return HAL_OK;
 80066f4:	2300      	movs	r3, #0
}
 80066f6:	0018      	movs	r0, r3
 80066f8:	46bd      	mov	sp, r7
 80066fa:	b016      	add	sp, #88	@ 0x58
 80066fc:	bdb0      	pop	{r4, r5, r7, pc}
 80066fe:	46c0      	nop			@ (mov r8, r8)
 8006700:	00000406 	.word	0x00000406
 8006704:	00000402 	.word	0x00000402

08006708 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006708:	b590      	push	{r4, r7, lr}
 800670a:	b089      	sub	sp, #36	@ 0x24
 800670c:	af00      	add	r7, sp, #0
 800670e:	60f8      	str	r0, [r7, #12]
 8006710:	60b9      	str	r1, [r7, #8]
 8006712:	1dbb      	adds	r3, r7, #6
 8006714:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006716:	1dbb      	adds	r3, r7, #6
 8006718:	881a      	ldrh	r2, [r3, #0]
 800671a:	2380      	movs	r3, #128	@ 0x80
 800671c:	01db      	lsls	r3, r3, #7
 800671e:	4013      	ands	r3, r2
 8006720:	d100      	bne.n	8006724 <HAL_PCD_EP_DB_Receive+0x1c>
 8006722:	e07d      	b.n	8006820 <HAL_PCD_EP_DB_Receive+0x118>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	2250      	movs	r2, #80	@ 0x50
 800672a:	5a9b      	ldrh	r3, [r3, r2]
 800672c:	b29b      	uxth	r3, r3
 800672e:	001a      	movs	r2, r3
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	781b      	ldrb	r3, [r3, #0]
 8006734:	00db      	lsls	r3, r3, #3
 8006736:	18d2      	adds	r2, r2, r3
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	18d3      	adds	r3, r2, r3
 800673e:	4a7a      	ldr	r2, [pc, #488]	@ (8006928 <HAL_PCD_EP_DB_Receive+0x220>)
 8006740:	4694      	mov	ip, r2
 8006742:	4463      	add	r3, ip
 8006744:	881a      	ldrh	r2, [r3, #0]
 8006746:	211a      	movs	r1, #26
 8006748:	187b      	adds	r3, r7, r1
 800674a:	0592      	lsls	r2, r2, #22
 800674c:	0d92      	lsrs	r2, r2, #22
 800674e:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	699a      	ldr	r2, [r3, #24]
 8006754:	187b      	adds	r3, r7, r1
 8006756:	881b      	ldrh	r3, [r3, #0]
 8006758:	429a      	cmp	r2, r3
 800675a:	d307      	bcc.n	800676c <HAL_PCD_EP_DB_Receive+0x64>
    {
      ep->xfer_len -= count;
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	699a      	ldr	r2, [r3, #24]
 8006760:	187b      	adds	r3, r7, r1
 8006762:	881b      	ldrh	r3, [r3, #0]
 8006764:	1ad2      	subs	r2, r2, r3
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	619a      	str	r2, [r3, #24]
 800676a:	e002      	b.n	8006772 <HAL_PCD_EP_DB_Receive+0x6a>
    }
    else
    {
      ep->xfer_len = 0U;
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	2200      	movs	r2, #0
 8006770:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	699b      	ldr	r3, [r3, #24]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d121      	bne.n	80067be <HAL_PCD_EP_DB_Receive+0xb6>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	001a      	movs	r2, r3
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	781b      	ldrb	r3, [r3, #0]
 8006784:	009b      	lsls	r3, r3, #2
 8006786:	18d3      	adds	r3, r2, r3
 8006788:	881b      	ldrh	r3, [r3, #0]
 800678a:	b29a      	uxth	r2, r3
 800678c:	2018      	movs	r0, #24
 800678e:	183b      	adds	r3, r7, r0
 8006790:	4966      	ldr	r1, [pc, #408]	@ (800692c <HAL_PCD_EP_DB_Receive+0x224>)
 8006792:	400a      	ands	r2, r1
 8006794:	801a      	strh	r2, [r3, #0]
 8006796:	183b      	adds	r3, r7, r0
 8006798:	183a      	adds	r2, r7, r0
 800679a:	8812      	ldrh	r2, [r2, #0]
 800679c:	2180      	movs	r1, #128	@ 0x80
 800679e:	0189      	lsls	r1, r1, #6
 80067a0:	404a      	eors	r2, r1
 80067a2:	801a      	strh	r2, [r3, #0]
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	001a      	movs	r2, r3
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	781b      	ldrb	r3, [r3, #0]
 80067ae:	009b      	lsls	r3, r3, #2
 80067b0:	18d3      	adds	r3, r2, r3
 80067b2:	183a      	adds	r2, r7, r0
 80067b4:	8812      	ldrh	r2, [r2, #0]
 80067b6:	495e      	ldr	r1, [pc, #376]	@ (8006930 <HAL_PCD_EP_DB_Receive+0x228>)
 80067b8:	430a      	orrs	r2, r1
 80067ba:	b292      	uxth	r2, r2
 80067bc:	801a      	strh	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80067be:	1dbb      	adds	r3, r7, #6
 80067c0:	881b      	ldrh	r3, [r3, #0]
 80067c2:	2240      	movs	r2, #64	@ 0x40
 80067c4:	4013      	ands	r3, r2
 80067c6:	d01a      	beq.n	80067fe <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	001a      	movs	r2, r3
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	781b      	ldrb	r3, [r3, #0]
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	18d3      	adds	r3, r2, r3
 80067d6:	881b      	ldrh	r3, [r3, #0]
 80067d8:	b29a      	uxth	r2, r3
 80067da:	2016      	movs	r0, #22
 80067dc:	183b      	adds	r3, r7, r0
 80067de:	4955      	ldr	r1, [pc, #340]	@ (8006934 <HAL_PCD_EP_DB_Receive+0x22c>)
 80067e0:	400a      	ands	r2, r1
 80067e2:	801a      	strh	r2, [r3, #0]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	001a      	movs	r2, r3
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	781b      	ldrb	r3, [r3, #0]
 80067ee:	009b      	lsls	r3, r3, #2
 80067f0:	18d3      	adds	r3, r2, r3
 80067f2:	183a      	adds	r2, r7, r0
 80067f4:	8812      	ldrh	r2, [r2, #0]
 80067f6:	4950      	ldr	r1, [pc, #320]	@ (8006938 <HAL_PCD_EP_DB_Receive+0x230>)
 80067f8:	430a      	orrs	r2, r1
 80067fa:	b292      	uxth	r2, r2
 80067fc:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 80067fe:	241a      	movs	r4, #26
 8006800:	193b      	adds	r3, r7, r4
 8006802:	881b      	ldrh	r3, [r3, #0]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d100      	bne.n	800680a <HAL_PCD_EP_DB_Receive+0x102>
 8006808:	e086      	b.n	8006918 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	6818      	ldr	r0, [r3, #0]
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	6959      	ldr	r1, [r3, #20]
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	891a      	ldrh	r2, [r3, #8]
 8006816:	193b      	adds	r3, r7, r4
 8006818:	881b      	ldrh	r3, [r3, #0]
 800681a:	f006 fb46 	bl	800ceaa <USB_ReadPMA>
 800681e:	e07b      	b.n	8006918 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	2250      	movs	r2, #80	@ 0x50
 8006826:	5a9b      	ldrh	r3, [r3, r2]
 8006828:	b29b      	uxth	r3, r3
 800682a:	001a      	movs	r2, r3
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	781b      	ldrb	r3, [r3, #0]
 8006830:	00db      	lsls	r3, r3, #3
 8006832:	18d2      	adds	r2, r2, r3
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	18d3      	adds	r3, r2, r3
 800683a:	4a40      	ldr	r2, [pc, #256]	@ (800693c <HAL_PCD_EP_DB_Receive+0x234>)
 800683c:	4694      	mov	ip, r2
 800683e:	4463      	add	r3, ip
 8006840:	881a      	ldrh	r2, [r3, #0]
 8006842:	211a      	movs	r1, #26
 8006844:	187b      	adds	r3, r7, r1
 8006846:	0592      	lsls	r2, r2, #22
 8006848:	0d92      	lsrs	r2, r2, #22
 800684a:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	699a      	ldr	r2, [r3, #24]
 8006850:	187b      	adds	r3, r7, r1
 8006852:	881b      	ldrh	r3, [r3, #0]
 8006854:	429a      	cmp	r2, r3
 8006856:	d307      	bcc.n	8006868 <HAL_PCD_EP_DB_Receive+0x160>
    {
      ep->xfer_len -= count;
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	699a      	ldr	r2, [r3, #24]
 800685c:	187b      	adds	r3, r7, r1
 800685e:	881b      	ldrh	r3, [r3, #0]
 8006860:	1ad2      	subs	r2, r2, r3
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	619a      	str	r2, [r3, #24]
 8006866:	e002      	b.n	800686e <HAL_PCD_EP_DB_Receive+0x166>
    }
    else
    {
      ep->xfer_len = 0U;
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	2200      	movs	r2, #0
 800686c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	699b      	ldr	r3, [r3, #24]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d121      	bne.n	80068ba <HAL_PCD_EP_DB_Receive+0x1b2>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	001a      	movs	r2, r3
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	781b      	ldrb	r3, [r3, #0]
 8006880:	009b      	lsls	r3, r3, #2
 8006882:	18d3      	adds	r3, r2, r3
 8006884:	881b      	ldrh	r3, [r3, #0]
 8006886:	b29a      	uxth	r2, r3
 8006888:	201e      	movs	r0, #30
 800688a:	183b      	adds	r3, r7, r0
 800688c:	4927      	ldr	r1, [pc, #156]	@ (800692c <HAL_PCD_EP_DB_Receive+0x224>)
 800688e:	400a      	ands	r2, r1
 8006890:	801a      	strh	r2, [r3, #0]
 8006892:	183b      	adds	r3, r7, r0
 8006894:	183a      	adds	r2, r7, r0
 8006896:	8812      	ldrh	r2, [r2, #0]
 8006898:	2180      	movs	r1, #128	@ 0x80
 800689a:	0189      	lsls	r1, r1, #6
 800689c:	404a      	eors	r2, r1
 800689e:	801a      	strh	r2, [r3, #0]
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	001a      	movs	r2, r3
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	781b      	ldrb	r3, [r3, #0]
 80068aa:	009b      	lsls	r3, r3, #2
 80068ac:	18d3      	adds	r3, r2, r3
 80068ae:	183a      	adds	r2, r7, r0
 80068b0:	8812      	ldrh	r2, [r2, #0]
 80068b2:	491f      	ldr	r1, [pc, #124]	@ (8006930 <HAL_PCD_EP_DB_Receive+0x228>)
 80068b4:	430a      	orrs	r2, r1
 80068b6:	b292      	uxth	r2, r2
 80068b8:	801a      	strh	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80068ba:	1dbb      	adds	r3, r7, #6
 80068bc:	881b      	ldrh	r3, [r3, #0]
 80068be:	2240      	movs	r2, #64	@ 0x40
 80068c0:	4013      	ands	r3, r2
 80068c2:	d11a      	bne.n	80068fa <HAL_PCD_EP_DB_Receive+0x1f2>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	001a      	movs	r2, r3
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	781b      	ldrb	r3, [r3, #0]
 80068ce:	009b      	lsls	r3, r3, #2
 80068d0:	18d3      	adds	r3, r2, r3
 80068d2:	881b      	ldrh	r3, [r3, #0]
 80068d4:	b29a      	uxth	r2, r3
 80068d6:	201c      	movs	r0, #28
 80068d8:	183b      	adds	r3, r7, r0
 80068da:	4916      	ldr	r1, [pc, #88]	@ (8006934 <HAL_PCD_EP_DB_Receive+0x22c>)
 80068dc:	400a      	ands	r2, r1
 80068de:	801a      	strh	r2, [r3, #0]
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	001a      	movs	r2, r3
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	781b      	ldrb	r3, [r3, #0]
 80068ea:	009b      	lsls	r3, r3, #2
 80068ec:	18d3      	adds	r3, r2, r3
 80068ee:	183a      	adds	r2, r7, r0
 80068f0:	8812      	ldrh	r2, [r2, #0]
 80068f2:	4911      	ldr	r1, [pc, #68]	@ (8006938 <HAL_PCD_EP_DB_Receive+0x230>)
 80068f4:	430a      	orrs	r2, r1
 80068f6:	b292      	uxth	r2, r2
 80068f8:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 80068fa:	241a      	movs	r4, #26
 80068fc:	193b      	adds	r3, r7, r4
 80068fe:	881b      	ldrh	r3, [r3, #0]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d009      	beq.n	8006918 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	6818      	ldr	r0, [r3, #0]
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	6959      	ldr	r1, [r3, #20]
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	895a      	ldrh	r2, [r3, #10]
 8006910:	193b      	adds	r3, r7, r4
 8006912:	881b      	ldrh	r3, [r3, #0]
 8006914:	f006 fac9 	bl	800ceaa <USB_ReadPMA>
    }
  }

  return count;
 8006918:	231a      	movs	r3, #26
 800691a:	18fb      	adds	r3, r7, r3
 800691c:	881b      	ldrh	r3, [r3, #0]
}
 800691e:	0018      	movs	r0, r3
 8006920:	46bd      	mov	sp, r7
 8006922:	b009      	add	sp, #36	@ 0x24
 8006924:	bd90      	pop	{r4, r7, pc}
 8006926:	46c0      	nop			@ (mov r8, r8)
 8006928:	00000402 	.word	0x00000402
 800692c:	ffffbf8f 	.word	0xffffbf8f
 8006930:	ffff8080 	.word	0xffff8080
 8006934:	ffff8f8f 	.word	0xffff8f8f
 8006938:	ffff80c0 	.word	0xffff80c0
 800693c:	00000406 	.word	0x00000406

08006940 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b0a4      	sub	sp, #144	@ 0x90
 8006944:	af00      	add	r7, sp, #0
 8006946:	60f8      	str	r0, [r7, #12]
 8006948:	60b9      	str	r1, [r7, #8]
 800694a:	1dbb      	adds	r3, r7, #6
 800694c:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800694e:	1dbb      	adds	r3, r7, #6
 8006950:	881b      	ldrh	r3, [r3, #0]
 8006952:	2240      	movs	r2, #64	@ 0x40
 8006954:	4013      	ands	r3, r2
 8006956:	d100      	bne.n	800695a <HAL_PCD_EP_DB_Transmit+0x1a>
 8006958:	e1e4      	b.n	8006d24 <HAL_PCD_EP_DB_Transmit+0x3e4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	2250      	movs	r2, #80	@ 0x50
 8006960:	5a9b      	ldrh	r3, [r3, r2]
 8006962:	b29b      	uxth	r3, r3
 8006964:	001a      	movs	r2, r3
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	781b      	ldrb	r3, [r3, #0]
 800696a:	00db      	lsls	r3, r3, #3
 800696c:	18d2      	adds	r2, r2, r3
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	18d3      	adds	r3, r2, r3
 8006974:	4ad0      	ldr	r2, [pc, #832]	@ (8006cb8 <HAL_PCD_EP_DB_Transmit+0x378>)
 8006976:	4694      	mov	ip, r2
 8006978:	4463      	add	r3, ip
 800697a:	881a      	ldrh	r2, [r3, #0]
 800697c:	2188      	movs	r1, #136	@ 0x88
 800697e:	187b      	adds	r3, r7, r1
 8006980:	0592      	lsls	r2, r2, #22
 8006982:	0d92      	lsrs	r2, r2, #22
 8006984:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len > TxPctSize)
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	699a      	ldr	r2, [r3, #24]
 800698a:	187b      	adds	r3, r7, r1
 800698c:	881b      	ldrh	r3, [r3, #0]
 800698e:	429a      	cmp	r2, r3
 8006990:	d907      	bls.n	80069a2 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	699a      	ldr	r2, [r3, #24]
 8006996:	187b      	adds	r3, r7, r1
 8006998:	881b      	ldrh	r3, [r3, #0]
 800699a:	1ad2      	subs	r2, r2, r3
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	619a      	str	r2, [r3, #24]
 80069a0:	e002      	b.n	80069a8 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	2200      	movs	r2, #0
 80069a6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	699b      	ldr	r3, [r3, #24]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d000      	beq.n	80069b2 <HAL_PCD_EP_DB_Transmit+0x72>
 80069b0:	e0b5      	b.n	8006b1e <HAL_PCD_EP_DB_Transmit+0x1de>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	785b      	ldrb	r3, [r3, #1]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d125      	bne.n	8006a06 <HAL_PCD_EP_DB_Transmit+0xc6>
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	2250      	movs	r2, #80	@ 0x50
 80069c6:	5a9b      	ldrh	r3, [r3, r2]
 80069c8:	b29b      	uxth	r3, r3
 80069ca:	001a      	movs	r2, r3
 80069cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069ce:	189b      	adds	r3, r3, r2
 80069d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	781b      	ldrb	r3, [r3, #0]
 80069d6:	00da      	lsls	r2, r3, #3
 80069d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069da:	18d3      	adds	r3, r2, r3
 80069dc:	4ab6      	ldr	r2, [pc, #728]	@ (8006cb8 <HAL_PCD_EP_DB_Transmit+0x378>)
 80069de:	4694      	mov	ip, r2
 80069e0:	4463      	add	r3, ip
 80069e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069e6:	881b      	ldrh	r3, [r3, #0]
 80069e8:	b29b      	uxth	r3, r3
 80069ea:	059b      	lsls	r3, r3, #22
 80069ec:	0d9b      	lsrs	r3, r3, #22
 80069ee:	b29a      	uxth	r2, r3
 80069f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069f2:	801a      	strh	r2, [r3, #0]
 80069f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069f6:	881b      	ldrh	r3, [r3, #0]
 80069f8:	b29b      	uxth	r3, r3
 80069fa:	4ab0      	ldr	r2, [pc, #704]	@ (8006cbc <HAL_PCD_EP_DB_Transmit+0x37c>)
 80069fc:	4313      	orrs	r3, r2
 80069fe:	b29a      	uxth	r2, r3
 8006a00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a02:	801a      	strh	r2, [r3, #0]
 8006a04:	e01b      	b.n	8006a3e <HAL_PCD_EP_DB_Transmit+0xfe>
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	785b      	ldrb	r3, [r3, #1]
 8006a0a:	2b01      	cmp	r3, #1
 8006a0c:	d117      	bne.n	8006a3e <HAL_PCD_EP_DB_Transmit+0xfe>
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	2250      	movs	r2, #80	@ 0x50
 8006a1a:	5a9b      	ldrh	r3, [r3, r2]
 8006a1c:	b29b      	uxth	r3, r3
 8006a1e:	001a      	movs	r2, r3
 8006a20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a22:	189b      	adds	r3, r3, r2
 8006a24:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	781b      	ldrb	r3, [r3, #0]
 8006a2a:	00da      	lsls	r2, r3, #3
 8006a2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a2e:	18d3      	adds	r3, r2, r3
 8006a30:	4aa1      	ldr	r2, [pc, #644]	@ (8006cb8 <HAL_PCD_EP_DB_Transmit+0x378>)
 8006a32:	4694      	mov	ip, r2
 8006a34:	4463      	add	r3, ip
 8006a36:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	785b      	ldrb	r3, [r3, #1]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d125      	bne.n	8006a98 <HAL_PCD_EP_DB_Transmit+0x158>
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	61fb      	str	r3, [r7, #28]
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	2250      	movs	r2, #80	@ 0x50
 8006a58:	5a9b      	ldrh	r3, [r3, r2]
 8006a5a:	b29b      	uxth	r3, r3
 8006a5c:	001a      	movs	r2, r3
 8006a5e:	69fb      	ldr	r3, [r7, #28]
 8006a60:	189b      	adds	r3, r3, r2
 8006a62:	61fb      	str	r3, [r7, #28]
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	781b      	ldrb	r3, [r3, #0]
 8006a68:	00da      	lsls	r2, r3, #3
 8006a6a:	69fb      	ldr	r3, [r7, #28]
 8006a6c:	18d3      	adds	r3, r2, r3
 8006a6e:	4a94      	ldr	r2, [pc, #592]	@ (8006cc0 <HAL_PCD_EP_DB_Transmit+0x380>)
 8006a70:	4694      	mov	ip, r2
 8006a72:	4463      	add	r3, ip
 8006a74:	61bb      	str	r3, [r7, #24]
 8006a76:	69bb      	ldr	r3, [r7, #24]
 8006a78:	881b      	ldrh	r3, [r3, #0]
 8006a7a:	b29b      	uxth	r3, r3
 8006a7c:	059b      	lsls	r3, r3, #22
 8006a7e:	0d9b      	lsrs	r3, r3, #22
 8006a80:	b29a      	uxth	r2, r3
 8006a82:	69bb      	ldr	r3, [r7, #24]
 8006a84:	801a      	strh	r2, [r3, #0]
 8006a86:	69bb      	ldr	r3, [r7, #24]
 8006a88:	881b      	ldrh	r3, [r3, #0]
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	4a8b      	ldr	r2, [pc, #556]	@ (8006cbc <HAL_PCD_EP_DB_Transmit+0x37c>)
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	b29a      	uxth	r2, r3
 8006a92:	69bb      	ldr	r3, [r7, #24]
 8006a94:	801a      	strh	r2, [r3, #0]
 8006a96:	e018      	b.n	8006aca <HAL_PCD_EP_DB_Transmit+0x18a>
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	785b      	ldrb	r3, [r3, #1]
 8006a9c:	2b01      	cmp	r3, #1
 8006a9e:	d114      	bne.n	8006aca <HAL_PCD_EP_DB_Transmit+0x18a>
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	2250      	movs	r2, #80	@ 0x50
 8006aa6:	5a9b      	ldrh	r3, [r3, r2]
 8006aa8:	b29b      	uxth	r3, r3
 8006aaa:	001a      	movs	r2, r3
 8006aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aae:	189b      	adds	r3, r3, r2
 8006ab0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	781b      	ldrb	r3, [r3, #0]
 8006ab6:	00da      	lsls	r2, r3, #3
 8006ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aba:	18d3      	adds	r3, r2, r3
 8006abc:	4a80      	ldr	r2, [pc, #512]	@ (8006cc0 <HAL_PCD_EP_DB_Transmit+0x380>)
 8006abe:	4694      	mov	ip, r2
 8006ac0:	4463      	add	r3, ip
 8006ac2:	623b      	str	r3, [r7, #32]
 8006ac4:	6a3b      	ldr	r3, [r7, #32]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	781a      	ldrb	r2, [r3, #0]
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	0011      	movs	r1, r2
 8006ad2:	0018      	movs	r0, r3
 8006ad4:	f00b f818 	bl	8011b08 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006ad8:	1dbb      	adds	r3, r7, #6
 8006ada:	881a      	ldrh	r2, [r3, #0]
 8006adc:	2380      	movs	r3, #128	@ 0x80
 8006ade:	01db      	lsls	r3, r3, #7
 8006ae0:	4013      	ands	r3, r2
 8006ae2:	d100      	bne.n	8006ae6 <HAL_PCD_EP_DB_Transmit+0x1a6>
 8006ae4:	e308      	b.n	80070f8 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	001a      	movs	r2, r3
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	781b      	ldrb	r3, [r3, #0]
 8006af0:	009b      	lsls	r3, r3, #2
 8006af2:	18d3      	adds	r3, r2, r3
 8006af4:	881b      	ldrh	r3, [r3, #0]
 8006af6:	b29a      	uxth	r2, r3
 8006af8:	2016      	movs	r0, #22
 8006afa:	183b      	adds	r3, r7, r0
 8006afc:	4971      	ldr	r1, [pc, #452]	@ (8006cc4 <HAL_PCD_EP_DB_Transmit+0x384>)
 8006afe:	400a      	ands	r2, r1
 8006b00:	801a      	strh	r2, [r3, #0]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	001a      	movs	r2, r3
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	781b      	ldrb	r3, [r3, #0]
 8006b0c:	009b      	lsls	r3, r3, #2
 8006b0e:	18d3      	adds	r3, r2, r3
 8006b10:	183a      	adds	r2, r7, r0
 8006b12:	8812      	ldrh	r2, [r2, #0]
 8006b14:	496c      	ldr	r1, [pc, #432]	@ (8006cc8 <HAL_PCD_EP_DB_Transmit+0x388>)
 8006b16:	430a      	orrs	r2, r1
 8006b18:	b292      	uxth	r2, r2
 8006b1a:	801a      	strh	r2, [r3, #0]
 8006b1c:	e2ec      	b.n	80070f8 <HAL_PCD_EP_DB_Transmit+0x7b8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006b1e:	1dbb      	adds	r3, r7, #6
 8006b20:	881a      	ldrh	r2, [r3, #0]
 8006b22:	2380      	movs	r3, #128	@ 0x80
 8006b24:	01db      	lsls	r3, r3, #7
 8006b26:	4013      	ands	r3, r2
 8006b28:	d01a      	beq.n	8006b60 <HAL_PCD_EP_DB_Transmit+0x220>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	001a      	movs	r2, r3
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	781b      	ldrb	r3, [r3, #0]
 8006b34:	009b      	lsls	r3, r3, #2
 8006b36:	18d3      	adds	r3, r2, r3
 8006b38:	881b      	ldrh	r3, [r3, #0]
 8006b3a:	b29a      	uxth	r2, r3
 8006b3c:	208a      	movs	r0, #138	@ 0x8a
 8006b3e:	183b      	adds	r3, r7, r0
 8006b40:	4960      	ldr	r1, [pc, #384]	@ (8006cc4 <HAL_PCD_EP_DB_Transmit+0x384>)
 8006b42:	400a      	ands	r2, r1
 8006b44:	801a      	strh	r2, [r3, #0]
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	001a      	movs	r2, r3
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	781b      	ldrb	r3, [r3, #0]
 8006b50:	009b      	lsls	r3, r3, #2
 8006b52:	18d3      	adds	r3, r2, r3
 8006b54:	183a      	adds	r2, r7, r0
 8006b56:	8812      	ldrh	r2, [r2, #0]
 8006b58:	495b      	ldr	r1, [pc, #364]	@ (8006cc8 <HAL_PCD_EP_DB_Transmit+0x388>)
 8006b5a:	430a      	orrs	r2, r1
 8006b5c:	b292      	uxth	r2, r2
 8006b5e:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	2224      	movs	r2, #36	@ 0x24
 8006b64:	5c9b      	ldrb	r3, [r3, r2]
 8006b66:	2b01      	cmp	r3, #1
 8006b68:	d000      	beq.n	8006b6c <HAL_PCD_EP_DB_Transmit+0x22c>
 8006b6a:	e2c5      	b.n	80070f8 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        ep->xfer_buff += TxPctSize;
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	695a      	ldr	r2, [r3, #20]
 8006b70:	2188      	movs	r1, #136	@ 0x88
 8006b72:	187b      	adds	r3, r7, r1
 8006b74:	881b      	ldrh	r3, [r3, #0]
 8006b76:	18d2      	adds	r2, r2, r3
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	69da      	ldr	r2, [r3, #28]
 8006b80:	187b      	adds	r3, r7, r1
 8006b82:	881b      	ldrh	r3, [r3, #0]
 8006b84:	18d2      	adds	r2, r2, r3
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	6a1a      	ldr	r2, [r3, #32]
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	691b      	ldr	r3, [r3, #16]
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d30c      	bcc.n	8006bb0 <HAL_PCD_EP_DB_Transmit+0x270>
        {
          len = ep->maxpacket;
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	691b      	ldr	r3, [r3, #16]
 8006b9a:	218c      	movs	r1, #140	@ 0x8c
 8006b9c:	187a      	adds	r2, r7, r1
 8006b9e:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db -= len;
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	6a1a      	ldr	r2, [r3, #32]
 8006ba4:	187b      	adds	r3, r7, r1
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	1ad2      	subs	r2, r2, r3
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	621a      	str	r2, [r3, #32]
 8006bae:	e01a      	b.n	8006be6 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	6a1b      	ldr	r3, [r3, #32]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d10a      	bne.n	8006bce <HAL_PCD_EP_DB_Transmit+0x28e>
        {
          len = TxPctSize;
 8006bb8:	2388      	movs	r3, #136	@ 0x88
 8006bba:	18fb      	adds	r3, r7, r3
 8006bbc:	881b      	ldrh	r3, [r3, #0]
 8006bbe:	228c      	movs	r2, #140	@ 0x8c
 8006bc0:	18ba      	adds	r2, r7, r2
 8006bc2:	6013      	str	r3, [r2, #0]
          ep->xfer_fill_db = 0U;
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	2224      	movs	r2, #36	@ 0x24
 8006bc8:	2100      	movs	r1, #0
 8006bca:	5499      	strb	r1, [r3, r2]
 8006bcc:	e00b      	b.n	8006be6 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	2224      	movs	r2, #36	@ 0x24
 8006bd2:	2100      	movs	r1, #0
 8006bd4:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	6a1b      	ldr	r3, [r3, #32]
 8006bda:	228c      	movs	r2, #140	@ 0x8c
 8006bdc:	18ba      	adds	r2, r7, r2
 8006bde:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db = 0U;
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	2200      	movs	r2, #0
 8006be4:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	785b      	ldrb	r3, [r3, #1]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d000      	beq.n	8006bf0 <HAL_PCD_EP_DB_Transmit+0x2b0>
 8006bee:	e06d      	b.n	8006ccc <HAL_PCD_EP_DB_Transmit+0x38c>
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	2250      	movs	r2, #80	@ 0x50
 8006bfc:	5a9b      	ldrh	r3, [r3, r2]
 8006bfe:	b29b      	uxth	r3, r3
 8006c00:	001a      	movs	r2, r3
 8006c02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c04:	189b      	adds	r3, r3, r2
 8006c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	781b      	ldrb	r3, [r3, #0]
 8006c0c:	00da      	lsls	r2, r3, #3
 8006c0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c10:	18d3      	adds	r3, r2, r3
 8006c12:	4a29      	ldr	r2, [pc, #164]	@ (8006cb8 <HAL_PCD_EP_DB_Transmit+0x378>)
 8006c14:	4694      	mov	ip, r2
 8006c16:	4463      	add	r3, ip
 8006c18:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c1c:	881b      	ldrh	r3, [r3, #0]
 8006c1e:	b29b      	uxth	r3, r3
 8006c20:	059b      	lsls	r3, r3, #22
 8006c22:	0d9b      	lsrs	r3, r3, #22
 8006c24:	b29a      	uxth	r2, r3
 8006c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c28:	801a      	strh	r2, [r3, #0]
 8006c2a:	238c      	movs	r3, #140	@ 0x8c
 8006c2c:	18fb      	adds	r3, r7, r3
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d108      	bne.n	8006c46 <HAL_PCD_EP_DB_Transmit+0x306>
 8006c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c36:	881b      	ldrh	r3, [r3, #0]
 8006c38:	b29b      	uxth	r3, r3
 8006c3a:	4a20      	ldr	r2, [pc, #128]	@ (8006cbc <HAL_PCD_EP_DB_Transmit+0x37c>)
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	b29a      	uxth	r2, r3
 8006c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c42:	801a      	strh	r2, [r3, #0]
 8006c44:	e061      	b.n	8006d0a <HAL_PCD_EP_DB_Transmit+0x3ca>
 8006c46:	228c      	movs	r2, #140	@ 0x8c
 8006c48:	18bb      	adds	r3, r7, r2
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	2b3e      	cmp	r3, #62	@ 0x3e
 8006c4e:	d817      	bhi.n	8006c80 <HAL_PCD_EP_DB_Transmit+0x340>
 8006c50:	18bb      	adds	r3, r7, r2
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	085b      	lsrs	r3, r3, #1
 8006c56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c58:	18bb      	adds	r3, r7, r2
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	2201      	movs	r2, #1
 8006c5e:	4013      	ands	r3, r2
 8006c60:	d002      	beq.n	8006c68 <HAL_PCD_EP_DB_Transmit+0x328>
 8006c62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c64:	3301      	adds	r3, #1
 8006c66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c6a:	881b      	ldrh	r3, [r3, #0]
 8006c6c:	b29a      	uxth	r2, r3
 8006c6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	029b      	lsls	r3, r3, #10
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	4313      	orrs	r3, r2
 8006c78:	b29a      	uxth	r2, r3
 8006c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c7c:	801a      	strh	r2, [r3, #0]
 8006c7e:	e044      	b.n	8006d0a <HAL_PCD_EP_DB_Transmit+0x3ca>
 8006c80:	228c      	movs	r2, #140	@ 0x8c
 8006c82:	18bb      	adds	r3, r7, r2
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	095b      	lsrs	r3, r3, #5
 8006c88:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c8a:	18bb      	adds	r3, r7, r2
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	221f      	movs	r2, #31
 8006c90:	4013      	ands	r3, r2
 8006c92:	d102      	bne.n	8006c9a <HAL_PCD_EP_DB_Transmit+0x35a>
 8006c94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c96:	3b01      	subs	r3, #1
 8006c98:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c9c:	881b      	ldrh	r3, [r3, #0]
 8006c9e:	b29a      	uxth	r2, r3
 8006ca0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ca2:	b29b      	uxth	r3, r3
 8006ca4:	029b      	lsls	r3, r3, #10
 8006ca6:	b29b      	uxth	r3, r3
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	4a03      	ldr	r2, [pc, #12]	@ (8006cbc <HAL_PCD_EP_DB_Transmit+0x37c>)
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	b29a      	uxth	r2, r3
 8006cb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cb4:	801a      	strh	r2, [r3, #0]
 8006cb6:	e028      	b.n	8006d0a <HAL_PCD_EP_DB_Transmit+0x3ca>
 8006cb8:	00000402 	.word	0x00000402
 8006cbc:	ffff8000 	.word	0xffff8000
 8006cc0:	00000406 	.word	0x00000406
 8006cc4:	ffff8f8f 	.word	0xffff8f8f
 8006cc8:	ffffc080 	.word	0xffffc080
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	785b      	ldrb	r3, [r3, #1]
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d11a      	bne.n	8006d0a <HAL_PCD_EP_DB_Transmit+0x3ca>
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	2250      	movs	r2, #80	@ 0x50
 8006ce0:	5a9b      	ldrh	r3, [r3, r2]
 8006ce2:	b29b      	uxth	r3, r3
 8006ce4:	001a      	movs	r2, r3
 8006ce6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ce8:	189b      	adds	r3, r3, r2
 8006cea:	647b      	str	r3, [r7, #68]	@ 0x44
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	781b      	ldrb	r3, [r3, #0]
 8006cf0:	00da      	lsls	r2, r3, #3
 8006cf2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006cf4:	18d3      	adds	r3, r2, r3
 8006cf6:	4ad9      	ldr	r2, [pc, #868]	@ (800705c <HAL_PCD_EP_DB_Transmit+0x71c>)
 8006cf8:	4694      	mov	ip, r2
 8006cfa:	4463      	add	r3, ip
 8006cfc:	643b      	str	r3, [r7, #64]	@ 0x40
 8006cfe:	238c      	movs	r3, #140	@ 0x8c
 8006d00:	18fb      	adds	r3, r7, r3
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	b29a      	uxth	r2, r3
 8006d06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d08:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	6818      	ldr	r0, [r3, #0]
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	6959      	ldr	r1, [r3, #20]
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	891a      	ldrh	r2, [r3, #8]
 8006d16:	238c      	movs	r3, #140	@ 0x8c
 8006d18:	18fb      	adds	r3, r7, r3
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	f006 f87b 	bl	800ce18 <USB_WritePMA>
 8006d22:	e1e9      	b.n	80070f8 <HAL_PCD_EP_DB_Transmit+0x7b8>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	2250      	movs	r2, #80	@ 0x50
 8006d2a:	5a9b      	ldrh	r3, [r3, r2]
 8006d2c:	b29b      	uxth	r3, r3
 8006d2e:	001a      	movs	r2, r3
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	781b      	ldrb	r3, [r3, #0]
 8006d34:	00db      	lsls	r3, r3, #3
 8006d36:	18d2      	adds	r2, r2, r3
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	18d3      	adds	r3, r2, r3
 8006d3e:	4ac8      	ldr	r2, [pc, #800]	@ (8007060 <HAL_PCD_EP_DB_Transmit+0x720>)
 8006d40:	4694      	mov	ip, r2
 8006d42:	4463      	add	r3, ip
 8006d44:	881a      	ldrh	r2, [r3, #0]
 8006d46:	2188      	movs	r1, #136	@ 0x88
 8006d48:	187b      	adds	r3, r7, r1
 8006d4a:	0592      	lsls	r2, r2, #22
 8006d4c:	0d92      	lsrs	r2, r2, #22
 8006d4e:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= TxPctSize)
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	699a      	ldr	r2, [r3, #24]
 8006d54:	187b      	adds	r3, r7, r1
 8006d56:	881b      	ldrh	r3, [r3, #0]
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d307      	bcc.n	8006d6c <HAL_PCD_EP_DB_Transmit+0x42c>
    {
      ep->xfer_len -= TxPctSize;
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	699a      	ldr	r2, [r3, #24]
 8006d60:	187b      	adds	r3, r7, r1
 8006d62:	881b      	ldrh	r3, [r3, #0]
 8006d64:	1ad2      	subs	r2, r2, r3
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	619a      	str	r2, [r3, #24]
 8006d6a:	e002      	b.n	8006d72 <HAL_PCD_EP_DB_Transmit+0x432>
    }
    else
    {
      ep->xfer_len = 0U;
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	699b      	ldr	r3, [r3, #24]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d000      	beq.n	8006d7c <HAL_PCD_EP_DB_Transmit+0x43c>
 8006d7a:	e0bb      	b.n	8006ef4 <HAL_PCD_EP_DB_Transmit+0x5b4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	785b      	ldrb	r3, [r3, #1]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d125      	bne.n	8006dd0 <HAL_PCD_EP_DB_Transmit+0x490>
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	2250      	movs	r2, #80	@ 0x50
 8006d90:	5a9b      	ldrh	r3, [r3, r2]
 8006d92:	b29b      	uxth	r3, r3
 8006d94:	001a      	movs	r2, r3
 8006d96:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006d98:	189b      	adds	r3, r3, r2
 8006d9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	781b      	ldrb	r3, [r3, #0]
 8006da0:	00da      	lsls	r2, r3, #3
 8006da2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006da4:	18d3      	adds	r3, r2, r3
 8006da6:	4aad      	ldr	r2, [pc, #692]	@ (800705c <HAL_PCD_EP_DB_Transmit+0x71c>)
 8006da8:	4694      	mov	ip, r2
 8006daa:	4463      	add	r3, ip
 8006dac:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006dae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006db0:	881b      	ldrh	r3, [r3, #0]
 8006db2:	b29b      	uxth	r3, r3
 8006db4:	059b      	lsls	r3, r3, #22
 8006db6:	0d9b      	lsrs	r3, r3, #22
 8006db8:	b29a      	uxth	r2, r3
 8006dba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006dbc:	801a      	strh	r2, [r3, #0]
 8006dbe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006dc0:	881b      	ldrh	r3, [r3, #0]
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	4aa7      	ldr	r2, [pc, #668]	@ (8007064 <HAL_PCD_EP_DB_Transmit+0x724>)
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	b29a      	uxth	r2, r3
 8006dca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006dcc:	801a      	strh	r2, [r3, #0]
 8006dce:	e01b      	b.n	8006e08 <HAL_PCD_EP_DB_Transmit+0x4c8>
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	785b      	ldrb	r3, [r3, #1]
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	d117      	bne.n	8006e08 <HAL_PCD_EP_DB_Transmit+0x4c8>
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	667b      	str	r3, [r7, #100]	@ 0x64
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	2250      	movs	r2, #80	@ 0x50
 8006de4:	5a9b      	ldrh	r3, [r3, r2]
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	001a      	movs	r2, r3
 8006dea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006dec:	189b      	adds	r3, r3, r2
 8006dee:	667b      	str	r3, [r7, #100]	@ 0x64
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	781b      	ldrb	r3, [r3, #0]
 8006df4:	00da      	lsls	r2, r3, #3
 8006df6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006df8:	18d3      	adds	r3, r2, r3
 8006dfa:	4a98      	ldr	r2, [pc, #608]	@ (800705c <HAL_PCD_EP_DB_Transmit+0x71c>)
 8006dfc:	4694      	mov	ip, r2
 8006dfe:	4463      	add	r3, ip
 8006e00:	663b      	str	r3, [r7, #96]	@ 0x60
 8006e02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e04:	2200      	movs	r2, #0
 8006e06:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	677b      	str	r3, [r7, #116]	@ 0x74
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	785b      	ldrb	r3, [r3, #1]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d12b      	bne.n	8006e6e <HAL_PCD_EP_DB_Transmit+0x52e>
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	2250      	movs	r2, #80	@ 0x50
 8006e22:	5a9b      	ldrh	r3, [r3, r2]
 8006e24:	b29b      	uxth	r3, r3
 8006e26:	001a      	movs	r2, r3
 8006e28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e2a:	189b      	adds	r3, r3, r2
 8006e2c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	781b      	ldrb	r3, [r3, #0]
 8006e32:	00da      	lsls	r2, r3, #3
 8006e34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e36:	18d3      	adds	r3, r2, r3
 8006e38:	4a89      	ldr	r2, [pc, #548]	@ (8007060 <HAL_PCD_EP_DB_Transmit+0x720>)
 8006e3a:	4694      	mov	ip, r2
 8006e3c:	4463      	add	r3, ip
 8006e3e:	2184      	movs	r1, #132	@ 0x84
 8006e40:	187a      	adds	r2, r7, r1
 8006e42:	6013      	str	r3, [r2, #0]
 8006e44:	187b      	adds	r3, r7, r1
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	881b      	ldrh	r3, [r3, #0]
 8006e4a:	b29b      	uxth	r3, r3
 8006e4c:	059b      	lsls	r3, r3, #22
 8006e4e:	0d9b      	lsrs	r3, r3, #22
 8006e50:	b29a      	uxth	r2, r3
 8006e52:	187b      	adds	r3, r7, r1
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	801a      	strh	r2, [r3, #0]
 8006e58:	187b      	adds	r3, r7, r1
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	881b      	ldrh	r3, [r3, #0]
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	4a80      	ldr	r2, [pc, #512]	@ (8007064 <HAL_PCD_EP_DB_Transmit+0x724>)
 8006e62:	4313      	orrs	r3, r2
 8006e64:	b29a      	uxth	r2, r3
 8006e66:	187b      	adds	r3, r7, r1
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	801a      	strh	r2, [r3, #0]
 8006e6c:	e018      	b.n	8006ea0 <HAL_PCD_EP_DB_Transmit+0x560>
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	785b      	ldrb	r3, [r3, #1]
 8006e72:	2b01      	cmp	r3, #1
 8006e74:	d114      	bne.n	8006ea0 <HAL_PCD_EP_DB_Transmit+0x560>
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	2250      	movs	r2, #80	@ 0x50
 8006e7c:	5a9b      	ldrh	r3, [r3, r2]
 8006e7e:	b29b      	uxth	r3, r3
 8006e80:	001a      	movs	r2, r3
 8006e82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e84:	189b      	adds	r3, r3, r2
 8006e86:	677b      	str	r3, [r7, #116]	@ 0x74
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	781b      	ldrb	r3, [r3, #0]
 8006e8c:	00da      	lsls	r2, r3, #3
 8006e8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e90:	18d3      	adds	r3, r2, r3
 8006e92:	4a73      	ldr	r2, [pc, #460]	@ (8007060 <HAL_PCD_EP_DB_Transmit+0x720>)
 8006e94:	4694      	mov	ip, r2
 8006e96:	4463      	add	r3, ip
 8006e98:	673b      	str	r3, [r7, #112]	@ 0x70
 8006e9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	781a      	ldrb	r2, [r3, #0]
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	0011      	movs	r1, r2
 8006ea8:	0018      	movs	r0, r3
 8006eaa:	f00a fe2d 	bl	8011b08 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006eae:	1dbb      	adds	r3, r7, #6
 8006eb0:	881a      	ldrh	r2, [r3, #0]
 8006eb2:	2380      	movs	r3, #128	@ 0x80
 8006eb4:	01db      	lsls	r3, r3, #7
 8006eb6:	4013      	ands	r3, r2
 8006eb8:	d000      	beq.n	8006ebc <HAL_PCD_EP_DB_Transmit+0x57c>
 8006eba:	e11d      	b.n	80070f8 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	001a      	movs	r2, r3
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	781b      	ldrb	r3, [r3, #0]
 8006ec6:	009b      	lsls	r3, r3, #2
 8006ec8:	18d3      	adds	r3, r2, r3
 8006eca:	881b      	ldrh	r3, [r3, #0]
 8006ecc:	b29a      	uxth	r2, r3
 8006ece:	2082      	movs	r0, #130	@ 0x82
 8006ed0:	183b      	adds	r3, r7, r0
 8006ed2:	4965      	ldr	r1, [pc, #404]	@ (8007068 <HAL_PCD_EP_DB_Transmit+0x728>)
 8006ed4:	400a      	ands	r2, r1
 8006ed6:	801a      	strh	r2, [r3, #0]
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	001a      	movs	r2, r3
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	781b      	ldrb	r3, [r3, #0]
 8006ee2:	009b      	lsls	r3, r3, #2
 8006ee4:	18d3      	adds	r3, r2, r3
 8006ee6:	183a      	adds	r2, r7, r0
 8006ee8:	8812      	ldrh	r2, [r2, #0]
 8006eea:	4960      	ldr	r1, [pc, #384]	@ (800706c <HAL_PCD_EP_DB_Transmit+0x72c>)
 8006eec:	430a      	orrs	r2, r1
 8006eee:	b292      	uxth	r2, r2
 8006ef0:	801a      	strh	r2, [r3, #0]
 8006ef2:	e101      	b.n	80070f8 <HAL_PCD_EP_DB_Transmit+0x7b8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006ef4:	1dbb      	adds	r3, r7, #6
 8006ef6:	881a      	ldrh	r2, [r3, #0]
 8006ef8:	2380      	movs	r3, #128	@ 0x80
 8006efa:	01db      	lsls	r3, r3, #7
 8006efc:	4013      	ands	r3, r2
 8006efe:	d11a      	bne.n	8006f36 <HAL_PCD_EP_DB_Transmit+0x5f6>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	001a      	movs	r2, r3
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	781b      	ldrb	r3, [r3, #0]
 8006f0a:	009b      	lsls	r3, r3, #2
 8006f0c:	18d3      	adds	r3, r2, r3
 8006f0e:	881b      	ldrh	r3, [r3, #0]
 8006f10:	b29a      	uxth	r2, r3
 8006f12:	204e      	movs	r0, #78	@ 0x4e
 8006f14:	183b      	adds	r3, r7, r0
 8006f16:	4954      	ldr	r1, [pc, #336]	@ (8007068 <HAL_PCD_EP_DB_Transmit+0x728>)
 8006f18:	400a      	ands	r2, r1
 8006f1a:	801a      	strh	r2, [r3, #0]
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	001a      	movs	r2, r3
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	781b      	ldrb	r3, [r3, #0]
 8006f26:	009b      	lsls	r3, r3, #2
 8006f28:	18d3      	adds	r3, r2, r3
 8006f2a:	183a      	adds	r2, r7, r0
 8006f2c:	8812      	ldrh	r2, [r2, #0]
 8006f2e:	494f      	ldr	r1, [pc, #316]	@ (800706c <HAL_PCD_EP_DB_Transmit+0x72c>)
 8006f30:	430a      	orrs	r2, r1
 8006f32:	b292      	uxth	r2, r2
 8006f34:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	2224      	movs	r2, #36	@ 0x24
 8006f3a:	5c9b      	ldrb	r3, [r3, r2]
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d000      	beq.n	8006f42 <HAL_PCD_EP_DB_Transmit+0x602>
 8006f40:	e0da      	b.n	80070f8 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        ep->xfer_buff += TxPctSize;
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	695a      	ldr	r2, [r3, #20]
 8006f46:	2188      	movs	r1, #136	@ 0x88
 8006f48:	187b      	adds	r3, r7, r1
 8006f4a:	881b      	ldrh	r3, [r3, #0]
 8006f4c:	18d2      	adds	r2, r2, r3
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	69da      	ldr	r2, [r3, #28]
 8006f56:	187b      	adds	r3, r7, r1
 8006f58:	881b      	ldrh	r3, [r3, #0]
 8006f5a:	18d2      	adds	r2, r2, r3
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	6a1a      	ldr	r2, [r3, #32]
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	691b      	ldr	r3, [r3, #16]
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	d30c      	bcc.n	8006f86 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	691b      	ldr	r3, [r3, #16]
 8006f70:	218c      	movs	r1, #140	@ 0x8c
 8006f72:	187a      	adds	r2, r7, r1
 8006f74:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db -= len;
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	6a1a      	ldr	r2, [r3, #32]
 8006f7a:	187b      	adds	r3, r7, r1
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	1ad2      	subs	r2, r2, r3
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	621a      	str	r2, [r3, #32]
 8006f84:	e01a      	b.n	8006fbc <HAL_PCD_EP_DB_Transmit+0x67c>
        }
        else if (ep->xfer_len_db == 0U)
 8006f86:	68bb      	ldr	r3, [r7, #8]
 8006f88:	6a1b      	ldr	r3, [r3, #32]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d10a      	bne.n	8006fa4 <HAL_PCD_EP_DB_Transmit+0x664>
        {
          len = TxPctSize;
 8006f8e:	2388      	movs	r3, #136	@ 0x88
 8006f90:	18fb      	adds	r3, r7, r3
 8006f92:	881b      	ldrh	r3, [r3, #0]
 8006f94:	228c      	movs	r2, #140	@ 0x8c
 8006f96:	18ba      	adds	r2, r7, r2
 8006f98:	6013      	str	r3, [r2, #0]
          ep->xfer_fill_db = 0U;
 8006f9a:	68bb      	ldr	r3, [r7, #8]
 8006f9c:	2224      	movs	r2, #36	@ 0x24
 8006f9e:	2100      	movs	r1, #0
 8006fa0:	5499      	strb	r1, [r3, r2]
 8006fa2:	e00b      	b.n	8006fbc <HAL_PCD_EP_DB_Transmit+0x67c>
        }
        else
        {
          len = ep->xfer_len_db;
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	6a1b      	ldr	r3, [r3, #32]
 8006fa8:	228c      	movs	r2, #140	@ 0x8c
 8006faa:	18ba      	adds	r2, r7, r2
 8006fac:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db = 0U;
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	2224      	movs	r2, #36	@ 0x24
 8006fb8:	2100      	movs	r1, #0
 8006fba:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	657b      	str	r3, [r7, #84]	@ 0x54
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	785b      	ldrb	r3, [r3, #1]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d000      	beq.n	8006fcc <HAL_PCD_EP_DB_Transmit+0x68c>
 8006fca:	e06d      	b.n	80070a8 <HAL_PCD_EP_DB_Transmit+0x768>
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	2250      	movs	r2, #80	@ 0x50
 8006fd8:	5a9b      	ldrh	r3, [r3, r2]
 8006fda:	b29b      	uxth	r3, r3
 8006fdc:	001a      	movs	r2, r3
 8006fde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006fe0:	189b      	adds	r3, r3, r2
 8006fe2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	781b      	ldrb	r3, [r3, #0]
 8006fe8:	00da      	lsls	r2, r3, #3
 8006fea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006fec:	18d3      	adds	r3, r2, r3
 8006fee:	4a1c      	ldr	r2, [pc, #112]	@ (8007060 <HAL_PCD_EP_DB_Transmit+0x720>)
 8006ff0:	4694      	mov	ip, r2
 8006ff2:	4463      	add	r3, ip
 8006ff4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006ff6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ff8:	881b      	ldrh	r3, [r3, #0]
 8006ffa:	b29b      	uxth	r3, r3
 8006ffc:	059b      	lsls	r3, r3, #22
 8006ffe:	0d9b      	lsrs	r3, r3, #22
 8007000:	b29a      	uxth	r2, r3
 8007002:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007004:	801a      	strh	r2, [r3, #0]
 8007006:	238c      	movs	r3, #140	@ 0x8c
 8007008:	18fb      	adds	r3, r7, r3
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d108      	bne.n	8007022 <HAL_PCD_EP_DB_Transmit+0x6e2>
 8007010:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007012:	881b      	ldrh	r3, [r3, #0]
 8007014:	b29b      	uxth	r3, r3
 8007016:	4a13      	ldr	r2, [pc, #76]	@ (8007064 <HAL_PCD_EP_DB_Transmit+0x724>)
 8007018:	4313      	orrs	r3, r2
 800701a:	b29a      	uxth	r2, r3
 800701c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800701e:	801a      	strh	r2, [r3, #0]
 8007020:	e05e      	b.n	80070e0 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8007022:	228c      	movs	r2, #140	@ 0x8c
 8007024:	18bb      	adds	r3, r7, r2
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	2b3e      	cmp	r3, #62	@ 0x3e
 800702a:	d821      	bhi.n	8007070 <HAL_PCD_EP_DB_Transmit+0x730>
 800702c:	18bb      	adds	r3, r7, r2
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	085b      	lsrs	r3, r3, #1
 8007032:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007034:	18bb      	adds	r3, r7, r2
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	2201      	movs	r2, #1
 800703a:	4013      	ands	r3, r2
 800703c:	d002      	beq.n	8007044 <HAL_PCD_EP_DB_Transmit+0x704>
 800703e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007040:	3301      	adds	r3, #1
 8007042:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007044:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007046:	881b      	ldrh	r3, [r3, #0]
 8007048:	b29a      	uxth	r2, r3
 800704a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800704c:	b29b      	uxth	r3, r3
 800704e:	029b      	lsls	r3, r3, #10
 8007050:	b29b      	uxth	r3, r3
 8007052:	4313      	orrs	r3, r2
 8007054:	b29a      	uxth	r2, r3
 8007056:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007058:	801a      	strh	r2, [r3, #0]
 800705a:	e041      	b.n	80070e0 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800705c:	00000402 	.word	0x00000402
 8007060:	00000406 	.word	0x00000406
 8007064:	ffff8000 	.word	0xffff8000
 8007068:	ffff8f8f 	.word	0xffff8f8f
 800706c:	ffffc080 	.word	0xffffc080
 8007070:	228c      	movs	r2, #140	@ 0x8c
 8007072:	18bb      	adds	r3, r7, r2
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	095b      	lsrs	r3, r3, #5
 8007078:	66bb      	str	r3, [r7, #104]	@ 0x68
 800707a:	18bb      	adds	r3, r7, r2
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	221f      	movs	r2, #31
 8007080:	4013      	ands	r3, r2
 8007082:	d102      	bne.n	800708a <HAL_PCD_EP_DB_Transmit+0x74a>
 8007084:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007086:	3b01      	subs	r3, #1
 8007088:	66bb      	str	r3, [r7, #104]	@ 0x68
 800708a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800708c:	881b      	ldrh	r3, [r3, #0]
 800708e:	b29a      	uxth	r2, r3
 8007090:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007092:	b29b      	uxth	r3, r3
 8007094:	029b      	lsls	r3, r3, #10
 8007096:	b29b      	uxth	r3, r3
 8007098:	4313      	orrs	r3, r2
 800709a:	b29b      	uxth	r3, r3
 800709c:	4a2c      	ldr	r2, [pc, #176]	@ (8007150 <HAL_PCD_EP_DB_Transmit+0x810>)
 800709e:	4313      	orrs	r3, r2
 80070a0:	b29a      	uxth	r2, r3
 80070a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80070a4:	801a      	strh	r2, [r3, #0]
 80070a6:	e01b      	b.n	80070e0 <HAL_PCD_EP_DB_Transmit+0x7a0>
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	785b      	ldrb	r3, [r3, #1]
 80070ac:	2b01      	cmp	r3, #1
 80070ae:	d117      	bne.n	80070e0 <HAL_PCD_EP_DB_Transmit+0x7a0>
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	2250      	movs	r2, #80	@ 0x50
 80070b6:	5a9b      	ldrh	r3, [r3, r2]
 80070b8:	b29b      	uxth	r3, r3
 80070ba:	001a      	movs	r2, r3
 80070bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80070be:	189b      	adds	r3, r3, r2
 80070c0:	657b      	str	r3, [r7, #84]	@ 0x54
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	781b      	ldrb	r3, [r3, #0]
 80070c6:	00da      	lsls	r2, r3, #3
 80070c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80070ca:	18d3      	adds	r3, r2, r3
 80070cc:	4a21      	ldr	r2, [pc, #132]	@ (8007154 <HAL_PCD_EP_DB_Transmit+0x814>)
 80070ce:	4694      	mov	ip, r2
 80070d0:	4463      	add	r3, ip
 80070d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80070d4:	238c      	movs	r3, #140	@ 0x8c
 80070d6:	18fb      	adds	r3, r7, r3
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	b29a      	uxth	r2, r3
 80070dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070de:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	6818      	ldr	r0, [r3, #0]
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	6959      	ldr	r1, [r3, #20]
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	895a      	ldrh	r2, [r3, #10]
 80070ec:	238c      	movs	r3, #140	@ 0x8c
 80070ee:	18fb      	adds	r3, r7, r3
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	f005 fe90 	bl	800ce18 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	001a      	movs	r2, r3
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	781b      	ldrb	r3, [r3, #0]
 8007102:	009b      	lsls	r3, r3, #2
 8007104:	18d3      	adds	r3, r2, r3
 8007106:	881b      	ldrh	r3, [r3, #0]
 8007108:	b29a      	uxth	r2, r3
 800710a:	2014      	movs	r0, #20
 800710c:	183b      	adds	r3, r7, r0
 800710e:	4912      	ldr	r1, [pc, #72]	@ (8007158 <HAL_PCD_EP_DB_Transmit+0x818>)
 8007110:	400a      	ands	r2, r1
 8007112:	801a      	strh	r2, [r3, #0]
 8007114:	183b      	adds	r3, r7, r0
 8007116:	183a      	adds	r2, r7, r0
 8007118:	8812      	ldrh	r2, [r2, #0]
 800711a:	2110      	movs	r1, #16
 800711c:	404a      	eors	r2, r1
 800711e:	801a      	strh	r2, [r3, #0]
 8007120:	183b      	adds	r3, r7, r0
 8007122:	183a      	adds	r2, r7, r0
 8007124:	8812      	ldrh	r2, [r2, #0]
 8007126:	2120      	movs	r1, #32
 8007128:	404a      	eors	r2, r1
 800712a:	801a      	strh	r2, [r3, #0]
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	001a      	movs	r2, r3
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	781b      	ldrb	r3, [r3, #0]
 8007136:	009b      	lsls	r3, r3, #2
 8007138:	18d3      	adds	r3, r2, r3
 800713a:	183a      	adds	r2, r7, r0
 800713c:	8812      	ldrh	r2, [r2, #0]
 800713e:	4907      	ldr	r1, [pc, #28]	@ (800715c <HAL_PCD_EP_DB_Transmit+0x81c>)
 8007140:	430a      	orrs	r2, r1
 8007142:	b292      	uxth	r2, r2
 8007144:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 8007146:	2300      	movs	r3, #0
}
 8007148:	0018      	movs	r0, r3
 800714a:	46bd      	mov	sp, r7
 800714c:	b024      	add	sp, #144	@ 0x90
 800714e:	bd80      	pop	{r7, pc}
 8007150:	ffff8000 	.word	0xffff8000
 8007154:	00000406 	.word	0x00000406
 8007158:	ffff8fbf 	.word	0xffff8fbf
 800715c:	ffff8080 	.word	0xffff8080

08007160 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8007160:	b590      	push	{r4, r7, lr}
 8007162:	b087      	sub	sp, #28
 8007164:	af00      	add	r7, sp, #0
 8007166:	60f8      	str	r0, [r7, #12]
 8007168:	0008      	movs	r0, r1
 800716a:	0011      	movs	r1, r2
 800716c:	607b      	str	r3, [r7, #4]
 800716e:	240a      	movs	r4, #10
 8007170:	193b      	adds	r3, r7, r4
 8007172:	1c02      	adds	r2, r0, #0
 8007174:	801a      	strh	r2, [r3, #0]
 8007176:	2308      	movs	r3, #8
 8007178:	18fb      	adds	r3, r7, r3
 800717a:	1c0a      	adds	r2, r1, #0
 800717c:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800717e:	0021      	movs	r1, r4
 8007180:	187b      	adds	r3, r7, r1
 8007182:	881b      	ldrh	r3, [r3, #0]
 8007184:	2280      	movs	r2, #128	@ 0x80
 8007186:	4013      	ands	r3, r2
 8007188:	b29b      	uxth	r3, r3
 800718a:	2b00      	cmp	r3, #0
 800718c:	d00c      	beq.n	80071a8 <HAL_PCDEx_PMAConfig+0x48>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800718e:	187b      	adds	r3, r7, r1
 8007190:	881b      	ldrh	r3, [r3, #0]
 8007192:	2207      	movs	r2, #7
 8007194:	401a      	ands	r2, r3
 8007196:	0013      	movs	r3, r2
 8007198:	009b      	lsls	r3, r3, #2
 800719a:	189b      	adds	r3, r3, r2
 800719c:	00db      	lsls	r3, r3, #3
 800719e:	3310      	adds	r3, #16
 80071a0:	68fa      	ldr	r2, [r7, #12]
 80071a2:	18d3      	adds	r3, r2, r3
 80071a4:	617b      	str	r3, [r7, #20]
 80071a6:	e00b      	b.n	80071c0 <HAL_PCDEx_PMAConfig+0x60>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80071a8:	230a      	movs	r3, #10
 80071aa:	18fb      	adds	r3, r7, r3
 80071ac:	881a      	ldrh	r2, [r3, #0]
 80071ae:	0013      	movs	r3, r2
 80071b0:	009b      	lsls	r3, r3, #2
 80071b2:	189b      	adds	r3, r3, r2
 80071b4:	00db      	lsls	r3, r3, #3
 80071b6:	3351      	adds	r3, #81	@ 0x51
 80071b8:	33ff      	adds	r3, #255	@ 0xff
 80071ba:	68fa      	ldr	r2, [r7, #12]
 80071bc:	18d3      	adds	r3, r2, r3
 80071be:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80071c0:	2308      	movs	r3, #8
 80071c2:	18fb      	adds	r3, r7, r3
 80071c4:	881b      	ldrh	r3, [r3, #0]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d107      	bne.n	80071da <HAL_PCDEx_PMAConfig+0x7a>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	2200      	movs	r2, #0
 80071ce:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	b29a      	uxth	r2, r3
 80071d4:	697b      	ldr	r3, [r7, #20]
 80071d6:	80da      	strh	r2, [r3, #6]
 80071d8:	e00b      	b.n	80071f2 <HAL_PCDEx_PMAConfig+0x92>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	2201      	movs	r2, #1
 80071de:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	b29a      	uxth	r2, r3
 80071e4:	697b      	ldr	r3, [r7, #20]
 80071e6:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	0c1b      	lsrs	r3, r3, #16
 80071ec:	b29a      	uxth	r2, r3
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80071f2:	2300      	movs	r3, #0
}
 80071f4:	0018      	movs	r0, r3
 80071f6:	46bd      	mov	sp, r7
 80071f8:	b007      	add	sp, #28
 80071fa:	bd90      	pop	{r4, r7, pc}

080071fc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b084      	sub	sp, #16
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800720a:	687a      	ldr	r2, [r7, #4]
 800720c:	23b4      	movs	r3, #180	@ 0xb4
 800720e:	009b      	lsls	r3, r3, #2
 8007210:	2101      	movs	r1, #1
 8007212:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8007214:	687a      	ldr	r2, [r7, #4]
 8007216:	23b2      	movs	r3, #178	@ 0xb2
 8007218:	009b      	lsls	r3, r3, #2
 800721a:	2100      	movs	r1, #0
 800721c:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	2254      	movs	r2, #84	@ 0x54
 8007222:	5a9b      	ldrh	r3, [r3, r2]
 8007224:	b29b      	uxth	r3, r3
 8007226:	2201      	movs	r2, #1
 8007228:	4313      	orrs	r3, r2
 800722a:	b299      	uxth	r1, r3
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	2254      	movs	r2, #84	@ 0x54
 8007230:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	2254      	movs	r2, #84	@ 0x54
 8007236:	5a9b      	ldrh	r3, [r3, r2]
 8007238:	b29b      	uxth	r3, r3
 800723a:	2202      	movs	r2, #2
 800723c:	4313      	orrs	r3, r2
 800723e:	b299      	uxth	r1, r3
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2254      	movs	r2, #84	@ 0x54
 8007244:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8007246:	2300      	movs	r3, #0
}
 8007248:	0018      	movs	r0, r3
 800724a:	46bd      	mov	sp, r7
 800724c:	b004      	add	sp, #16
 800724e:	bd80      	pop	{r7, pc}

08007250 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b082      	sub	sp, #8
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
 8007258:	000a      	movs	r2, r1
 800725a:	1cfb      	adds	r3, r7, #3
 800725c:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800725e:	46c0      	nop			@ (mov r8, r8)
 8007260:	46bd      	mov	sp, r7
 8007262:	b002      	add	sp, #8
 8007264:	bd80      	pop	{r7, pc}
	...

08007268 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b088      	sub	sp, #32
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d102      	bne.n	800727c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007276:	2301      	movs	r3, #1
 8007278:	f000 fb76 	bl	8007968 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	2201      	movs	r2, #1
 8007282:	4013      	ands	r3, r2
 8007284:	d100      	bne.n	8007288 <HAL_RCC_OscConfig+0x20>
 8007286:	e08e      	b.n	80073a6 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8007288:	4bc5      	ldr	r3, [pc, #788]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	220c      	movs	r2, #12
 800728e:	4013      	ands	r3, r2
 8007290:	2b04      	cmp	r3, #4
 8007292:	d00e      	beq.n	80072b2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007294:	4bc2      	ldr	r3, [pc, #776]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	220c      	movs	r2, #12
 800729a:	4013      	ands	r3, r2
 800729c:	2b08      	cmp	r3, #8
 800729e:	d117      	bne.n	80072d0 <HAL_RCC_OscConfig+0x68>
 80072a0:	4bbf      	ldr	r3, [pc, #764]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 80072a2:	685a      	ldr	r2, [r3, #4]
 80072a4:	23c0      	movs	r3, #192	@ 0xc0
 80072a6:	025b      	lsls	r3, r3, #9
 80072a8:	401a      	ands	r2, r3
 80072aa:	2380      	movs	r3, #128	@ 0x80
 80072ac:	025b      	lsls	r3, r3, #9
 80072ae:	429a      	cmp	r2, r3
 80072b0:	d10e      	bne.n	80072d0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072b2:	4bbb      	ldr	r3, [pc, #748]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 80072b4:	681a      	ldr	r2, [r3, #0]
 80072b6:	2380      	movs	r3, #128	@ 0x80
 80072b8:	029b      	lsls	r3, r3, #10
 80072ba:	4013      	ands	r3, r2
 80072bc:	d100      	bne.n	80072c0 <HAL_RCC_OscConfig+0x58>
 80072be:	e071      	b.n	80073a4 <HAL_RCC_OscConfig+0x13c>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	685b      	ldr	r3, [r3, #4]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d000      	beq.n	80072ca <HAL_RCC_OscConfig+0x62>
 80072c8:	e06c      	b.n	80073a4 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 80072ca:	2301      	movs	r3, #1
 80072cc:	f000 fb4c 	bl	8007968 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	d107      	bne.n	80072e8 <HAL_RCC_OscConfig+0x80>
 80072d8:	4bb1      	ldr	r3, [pc, #708]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 80072da:	681a      	ldr	r2, [r3, #0]
 80072dc:	4bb0      	ldr	r3, [pc, #704]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 80072de:	2180      	movs	r1, #128	@ 0x80
 80072e0:	0249      	lsls	r1, r1, #9
 80072e2:	430a      	orrs	r2, r1
 80072e4:	601a      	str	r2, [r3, #0]
 80072e6:	e02f      	b.n	8007348 <HAL_RCC_OscConfig+0xe0>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	685b      	ldr	r3, [r3, #4]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d10c      	bne.n	800730a <HAL_RCC_OscConfig+0xa2>
 80072f0:	4bab      	ldr	r3, [pc, #684]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 80072f2:	681a      	ldr	r2, [r3, #0]
 80072f4:	4baa      	ldr	r3, [pc, #680]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 80072f6:	49ab      	ldr	r1, [pc, #684]	@ (80075a4 <HAL_RCC_OscConfig+0x33c>)
 80072f8:	400a      	ands	r2, r1
 80072fa:	601a      	str	r2, [r3, #0]
 80072fc:	4ba8      	ldr	r3, [pc, #672]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 80072fe:	681a      	ldr	r2, [r3, #0]
 8007300:	4ba7      	ldr	r3, [pc, #668]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007302:	49a9      	ldr	r1, [pc, #676]	@ (80075a8 <HAL_RCC_OscConfig+0x340>)
 8007304:	400a      	ands	r2, r1
 8007306:	601a      	str	r2, [r3, #0]
 8007308:	e01e      	b.n	8007348 <HAL_RCC_OscConfig+0xe0>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	685b      	ldr	r3, [r3, #4]
 800730e:	2b05      	cmp	r3, #5
 8007310:	d10e      	bne.n	8007330 <HAL_RCC_OscConfig+0xc8>
 8007312:	4ba3      	ldr	r3, [pc, #652]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007314:	681a      	ldr	r2, [r3, #0]
 8007316:	4ba2      	ldr	r3, [pc, #648]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007318:	2180      	movs	r1, #128	@ 0x80
 800731a:	02c9      	lsls	r1, r1, #11
 800731c:	430a      	orrs	r2, r1
 800731e:	601a      	str	r2, [r3, #0]
 8007320:	4b9f      	ldr	r3, [pc, #636]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007322:	681a      	ldr	r2, [r3, #0]
 8007324:	4b9e      	ldr	r3, [pc, #632]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007326:	2180      	movs	r1, #128	@ 0x80
 8007328:	0249      	lsls	r1, r1, #9
 800732a:	430a      	orrs	r2, r1
 800732c:	601a      	str	r2, [r3, #0]
 800732e:	e00b      	b.n	8007348 <HAL_RCC_OscConfig+0xe0>
 8007330:	4b9b      	ldr	r3, [pc, #620]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	4b9a      	ldr	r3, [pc, #616]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007336:	499b      	ldr	r1, [pc, #620]	@ (80075a4 <HAL_RCC_OscConfig+0x33c>)
 8007338:	400a      	ands	r2, r1
 800733a:	601a      	str	r2, [r3, #0]
 800733c:	4b98      	ldr	r3, [pc, #608]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 800733e:	681a      	ldr	r2, [r3, #0]
 8007340:	4b97      	ldr	r3, [pc, #604]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007342:	4999      	ldr	r1, [pc, #612]	@ (80075a8 <HAL_RCC_OscConfig+0x340>)
 8007344:	400a      	ands	r2, r1
 8007346:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	685b      	ldr	r3, [r3, #4]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d014      	beq.n	800737a <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007350:	f7fd f850 	bl	80043f4 <HAL_GetTick>
 8007354:	0003      	movs	r3, r0
 8007356:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007358:	e008      	b.n	800736c <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800735a:	f7fd f84b 	bl	80043f4 <HAL_GetTick>
 800735e:	0002      	movs	r2, r0
 8007360:	69bb      	ldr	r3, [r7, #24]
 8007362:	1ad3      	subs	r3, r2, r3
 8007364:	2b64      	cmp	r3, #100	@ 0x64
 8007366:	d901      	bls.n	800736c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8007368:	2303      	movs	r3, #3
 800736a:	e2fd      	b.n	8007968 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800736c:	4b8c      	ldr	r3, [pc, #560]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 800736e:	681a      	ldr	r2, [r3, #0]
 8007370:	2380      	movs	r3, #128	@ 0x80
 8007372:	029b      	lsls	r3, r3, #10
 8007374:	4013      	ands	r3, r2
 8007376:	d0f0      	beq.n	800735a <HAL_RCC_OscConfig+0xf2>
 8007378:	e015      	b.n	80073a6 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800737a:	f7fd f83b 	bl	80043f4 <HAL_GetTick>
 800737e:	0003      	movs	r3, r0
 8007380:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007382:	e008      	b.n	8007396 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007384:	f7fd f836 	bl	80043f4 <HAL_GetTick>
 8007388:	0002      	movs	r2, r0
 800738a:	69bb      	ldr	r3, [r7, #24]
 800738c:	1ad3      	subs	r3, r2, r3
 800738e:	2b64      	cmp	r3, #100	@ 0x64
 8007390:	d901      	bls.n	8007396 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8007392:	2303      	movs	r3, #3
 8007394:	e2e8      	b.n	8007968 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007396:	4b82      	ldr	r3, [pc, #520]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007398:	681a      	ldr	r2, [r3, #0]
 800739a:	2380      	movs	r3, #128	@ 0x80
 800739c:	029b      	lsls	r3, r3, #10
 800739e:	4013      	ands	r3, r2
 80073a0:	d1f0      	bne.n	8007384 <HAL_RCC_OscConfig+0x11c>
 80073a2:	e000      	b.n	80073a6 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073a4:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	2202      	movs	r2, #2
 80073ac:	4013      	ands	r3, r2
 80073ae:	d100      	bne.n	80073b2 <HAL_RCC_OscConfig+0x14a>
 80073b0:	e06c      	b.n	800748c <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80073b2:	4b7b      	ldr	r3, [pc, #492]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	220c      	movs	r2, #12
 80073b8:	4013      	ands	r3, r2
 80073ba:	d00e      	beq.n	80073da <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80073bc:	4b78      	ldr	r3, [pc, #480]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	220c      	movs	r2, #12
 80073c2:	4013      	ands	r3, r2
 80073c4:	2b08      	cmp	r3, #8
 80073c6:	d11f      	bne.n	8007408 <HAL_RCC_OscConfig+0x1a0>
 80073c8:	4b75      	ldr	r3, [pc, #468]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 80073ca:	685a      	ldr	r2, [r3, #4]
 80073cc:	23c0      	movs	r3, #192	@ 0xc0
 80073ce:	025b      	lsls	r3, r3, #9
 80073d0:	401a      	ands	r2, r3
 80073d2:	2380      	movs	r3, #128	@ 0x80
 80073d4:	021b      	lsls	r3, r3, #8
 80073d6:	429a      	cmp	r2, r3
 80073d8:	d116      	bne.n	8007408 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073da:	4b71      	ldr	r3, [pc, #452]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	2202      	movs	r2, #2
 80073e0:	4013      	ands	r3, r2
 80073e2:	d005      	beq.n	80073f0 <HAL_RCC_OscConfig+0x188>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	68db      	ldr	r3, [r3, #12]
 80073e8:	2b01      	cmp	r3, #1
 80073ea:	d001      	beq.n	80073f0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80073ec:	2301      	movs	r3, #1
 80073ee:	e2bb      	b.n	8007968 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073f0:	4b6b      	ldr	r3, [pc, #428]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	22f8      	movs	r2, #248	@ 0xf8
 80073f6:	4393      	bics	r3, r2
 80073f8:	0019      	movs	r1, r3
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	691b      	ldr	r3, [r3, #16]
 80073fe:	00da      	lsls	r2, r3, #3
 8007400:	4b67      	ldr	r3, [pc, #412]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007402:	430a      	orrs	r2, r1
 8007404:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007406:	e041      	b.n	800748c <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	68db      	ldr	r3, [r3, #12]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d024      	beq.n	800745a <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007410:	4b63      	ldr	r3, [pc, #396]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	4b62      	ldr	r3, [pc, #392]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007416:	2101      	movs	r1, #1
 8007418:	430a      	orrs	r2, r1
 800741a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800741c:	f7fc ffea 	bl	80043f4 <HAL_GetTick>
 8007420:	0003      	movs	r3, r0
 8007422:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007424:	e008      	b.n	8007438 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007426:	f7fc ffe5 	bl	80043f4 <HAL_GetTick>
 800742a:	0002      	movs	r2, r0
 800742c:	69bb      	ldr	r3, [r7, #24]
 800742e:	1ad3      	subs	r3, r2, r3
 8007430:	2b02      	cmp	r3, #2
 8007432:	d901      	bls.n	8007438 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8007434:	2303      	movs	r3, #3
 8007436:	e297      	b.n	8007968 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007438:	4b59      	ldr	r3, [pc, #356]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	2202      	movs	r2, #2
 800743e:	4013      	ands	r3, r2
 8007440:	d0f1      	beq.n	8007426 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007442:	4b57      	ldr	r3, [pc, #348]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	22f8      	movs	r2, #248	@ 0xf8
 8007448:	4393      	bics	r3, r2
 800744a:	0019      	movs	r1, r3
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	691b      	ldr	r3, [r3, #16]
 8007450:	00da      	lsls	r2, r3, #3
 8007452:	4b53      	ldr	r3, [pc, #332]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007454:	430a      	orrs	r2, r1
 8007456:	601a      	str	r2, [r3, #0]
 8007458:	e018      	b.n	800748c <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800745a:	4b51      	ldr	r3, [pc, #324]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 800745c:	681a      	ldr	r2, [r3, #0]
 800745e:	4b50      	ldr	r3, [pc, #320]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007460:	2101      	movs	r1, #1
 8007462:	438a      	bics	r2, r1
 8007464:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007466:	f7fc ffc5 	bl	80043f4 <HAL_GetTick>
 800746a:	0003      	movs	r3, r0
 800746c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800746e:	e008      	b.n	8007482 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007470:	f7fc ffc0 	bl	80043f4 <HAL_GetTick>
 8007474:	0002      	movs	r2, r0
 8007476:	69bb      	ldr	r3, [r7, #24]
 8007478:	1ad3      	subs	r3, r2, r3
 800747a:	2b02      	cmp	r3, #2
 800747c:	d901      	bls.n	8007482 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800747e:	2303      	movs	r3, #3
 8007480:	e272      	b.n	8007968 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007482:	4b47      	ldr	r3, [pc, #284]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	2202      	movs	r2, #2
 8007488:	4013      	ands	r3, r2
 800748a:	d1f1      	bne.n	8007470 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	2208      	movs	r2, #8
 8007492:	4013      	ands	r3, r2
 8007494:	d036      	beq.n	8007504 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	69db      	ldr	r3, [r3, #28]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d019      	beq.n	80074d2 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800749e:	4b40      	ldr	r3, [pc, #256]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 80074a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80074a2:	4b3f      	ldr	r3, [pc, #252]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 80074a4:	2101      	movs	r1, #1
 80074a6:	430a      	orrs	r2, r1
 80074a8:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074aa:	f7fc ffa3 	bl	80043f4 <HAL_GetTick>
 80074ae:	0003      	movs	r3, r0
 80074b0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074b2:	e008      	b.n	80074c6 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80074b4:	f7fc ff9e 	bl	80043f4 <HAL_GetTick>
 80074b8:	0002      	movs	r2, r0
 80074ba:	69bb      	ldr	r3, [r7, #24]
 80074bc:	1ad3      	subs	r3, r2, r3
 80074be:	2b02      	cmp	r3, #2
 80074c0:	d901      	bls.n	80074c6 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80074c2:	2303      	movs	r3, #3
 80074c4:	e250      	b.n	8007968 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074c6:	4b36      	ldr	r3, [pc, #216]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 80074c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ca:	2202      	movs	r2, #2
 80074cc:	4013      	ands	r3, r2
 80074ce:	d0f1      	beq.n	80074b4 <HAL_RCC_OscConfig+0x24c>
 80074d0:	e018      	b.n	8007504 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80074d2:	4b33      	ldr	r3, [pc, #204]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 80074d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80074d6:	4b32      	ldr	r3, [pc, #200]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 80074d8:	2101      	movs	r1, #1
 80074da:	438a      	bics	r2, r1
 80074dc:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074de:	f7fc ff89 	bl	80043f4 <HAL_GetTick>
 80074e2:	0003      	movs	r3, r0
 80074e4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074e6:	e008      	b.n	80074fa <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80074e8:	f7fc ff84 	bl	80043f4 <HAL_GetTick>
 80074ec:	0002      	movs	r2, r0
 80074ee:	69bb      	ldr	r3, [r7, #24]
 80074f0:	1ad3      	subs	r3, r2, r3
 80074f2:	2b02      	cmp	r3, #2
 80074f4:	d901      	bls.n	80074fa <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80074f6:	2303      	movs	r3, #3
 80074f8:	e236      	b.n	8007968 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074fa:	4b29      	ldr	r3, [pc, #164]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 80074fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074fe:	2202      	movs	r2, #2
 8007500:	4013      	ands	r3, r2
 8007502:	d1f1      	bne.n	80074e8 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	2204      	movs	r2, #4
 800750a:	4013      	ands	r3, r2
 800750c:	d100      	bne.n	8007510 <HAL_RCC_OscConfig+0x2a8>
 800750e:	e0b5      	b.n	800767c <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007510:	201f      	movs	r0, #31
 8007512:	183b      	adds	r3, r7, r0
 8007514:	2200      	movs	r2, #0
 8007516:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007518:	4b21      	ldr	r3, [pc, #132]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 800751a:	69da      	ldr	r2, [r3, #28]
 800751c:	2380      	movs	r3, #128	@ 0x80
 800751e:	055b      	lsls	r3, r3, #21
 8007520:	4013      	ands	r3, r2
 8007522:	d110      	bne.n	8007546 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007524:	4b1e      	ldr	r3, [pc, #120]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007526:	69da      	ldr	r2, [r3, #28]
 8007528:	4b1d      	ldr	r3, [pc, #116]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 800752a:	2180      	movs	r1, #128	@ 0x80
 800752c:	0549      	lsls	r1, r1, #21
 800752e:	430a      	orrs	r2, r1
 8007530:	61da      	str	r2, [r3, #28]
 8007532:	4b1b      	ldr	r3, [pc, #108]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007534:	69da      	ldr	r2, [r3, #28]
 8007536:	2380      	movs	r3, #128	@ 0x80
 8007538:	055b      	lsls	r3, r3, #21
 800753a:	4013      	ands	r3, r2
 800753c:	60fb      	str	r3, [r7, #12]
 800753e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007540:	183b      	adds	r3, r7, r0
 8007542:	2201      	movs	r2, #1
 8007544:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007546:	4b19      	ldr	r3, [pc, #100]	@ (80075ac <HAL_RCC_OscConfig+0x344>)
 8007548:	681a      	ldr	r2, [r3, #0]
 800754a:	2380      	movs	r3, #128	@ 0x80
 800754c:	005b      	lsls	r3, r3, #1
 800754e:	4013      	ands	r3, r2
 8007550:	d11a      	bne.n	8007588 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007552:	4b16      	ldr	r3, [pc, #88]	@ (80075ac <HAL_RCC_OscConfig+0x344>)
 8007554:	681a      	ldr	r2, [r3, #0]
 8007556:	4b15      	ldr	r3, [pc, #84]	@ (80075ac <HAL_RCC_OscConfig+0x344>)
 8007558:	2180      	movs	r1, #128	@ 0x80
 800755a:	0049      	lsls	r1, r1, #1
 800755c:	430a      	orrs	r2, r1
 800755e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007560:	f7fc ff48 	bl	80043f4 <HAL_GetTick>
 8007564:	0003      	movs	r3, r0
 8007566:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007568:	e008      	b.n	800757c <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800756a:	f7fc ff43 	bl	80043f4 <HAL_GetTick>
 800756e:	0002      	movs	r2, r0
 8007570:	69bb      	ldr	r3, [r7, #24]
 8007572:	1ad3      	subs	r3, r2, r3
 8007574:	2b64      	cmp	r3, #100	@ 0x64
 8007576:	d901      	bls.n	800757c <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8007578:	2303      	movs	r3, #3
 800757a:	e1f5      	b.n	8007968 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800757c:	4b0b      	ldr	r3, [pc, #44]	@ (80075ac <HAL_RCC_OscConfig+0x344>)
 800757e:	681a      	ldr	r2, [r3, #0]
 8007580:	2380      	movs	r3, #128	@ 0x80
 8007582:	005b      	lsls	r3, r3, #1
 8007584:	4013      	ands	r3, r2
 8007586:	d0f0      	beq.n	800756a <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	689b      	ldr	r3, [r3, #8]
 800758c:	2b01      	cmp	r3, #1
 800758e:	d10f      	bne.n	80075b0 <HAL_RCC_OscConfig+0x348>
 8007590:	4b03      	ldr	r3, [pc, #12]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007592:	6a1a      	ldr	r2, [r3, #32]
 8007594:	4b02      	ldr	r3, [pc, #8]	@ (80075a0 <HAL_RCC_OscConfig+0x338>)
 8007596:	2101      	movs	r1, #1
 8007598:	430a      	orrs	r2, r1
 800759a:	621a      	str	r2, [r3, #32]
 800759c:	e036      	b.n	800760c <HAL_RCC_OscConfig+0x3a4>
 800759e:	46c0      	nop			@ (mov r8, r8)
 80075a0:	40021000 	.word	0x40021000
 80075a4:	fffeffff 	.word	0xfffeffff
 80075a8:	fffbffff 	.word	0xfffbffff
 80075ac:	40007000 	.word	0x40007000
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	689b      	ldr	r3, [r3, #8]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d10c      	bne.n	80075d2 <HAL_RCC_OscConfig+0x36a>
 80075b8:	4bca      	ldr	r3, [pc, #808]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80075ba:	6a1a      	ldr	r2, [r3, #32]
 80075bc:	4bc9      	ldr	r3, [pc, #804]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80075be:	2101      	movs	r1, #1
 80075c0:	438a      	bics	r2, r1
 80075c2:	621a      	str	r2, [r3, #32]
 80075c4:	4bc7      	ldr	r3, [pc, #796]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80075c6:	6a1a      	ldr	r2, [r3, #32]
 80075c8:	4bc6      	ldr	r3, [pc, #792]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80075ca:	2104      	movs	r1, #4
 80075cc:	438a      	bics	r2, r1
 80075ce:	621a      	str	r2, [r3, #32]
 80075d0:	e01c      	b.n	800760c <HAL_RCC_OscConfig+0x3a4>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	2b05      	cmp	r3, #5
 80075d8:	d10c      	bne.n	80075f4 <HAL_RCC_OscConfig+0x38c>
 80075da:	4bc2      	ldr	r3, [pc, #776]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80075dc:	6a1a      	ldr	r2, [r3, #32]
 80075de:	4bc1      	ldr	r3, [pc, #772]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80075e0:	2104      	movs	r1, #4
 80075e2:	430a      	orrs	r2, r1
 80075e4:	621a      	str	r2, [r3, #32]
 80075e6:	4bbf      	ldr	r3, [pc, #764]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80075e8:	6a1a      	ldr	r2, [r3, #32]
 80075ea:	4bbe      	ldr	r3, [pc, #760]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80075ec:	2101      	movs	r1, #1
 80075ee:	430a      	orrs	r2, r1
 80075f0:	621a      	str	r2, [r3, #32]
 80075f2:	e00b      	b.n	800760c <HAL_RCC_OscConfig+0x3a4>
 80075f4:	4bbb      	ldr	r3, [pc, #748]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80075f6:	6a1a      	ldr	r2, [r3, #32]
 80075f8:	4bba      	ldr	r3, [pc, #744]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80075fa:	2101      	movs	r1, #1
 80075fc:	438a      	bics	r2, r1
 80075fe:	621a      	str	r2, [r3, #32]
 8007600:	4bb8      	ldr	r3, [pc, #736]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007602:	6a1a      	ldr	r2, [r3, #32]
 8007604:	4bb7      	ldr	r3, [pc, #732]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007606:	2104      	movs	r1, #4
 8007608:	438a      	bics	r2, r1
 800760a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	689b      	ldr	r3, [r3, #8]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d014      	beq.n	800763e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007614:	f7fc feee 	bl	80043f4 <HAL_GetTick>
 8007618:	0003      	movs	r3, r0
 800761a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800761c:	e009      	b.n	8007632 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800761e:	f7fc fee9 	bl	80043f4 <HAL_GetTick>
 8007622:	0002      	movs	r2, r0
 8007624:	69bb      	ldr	r3, [r7, #24]
 8007626:	1ad3      	subs	r3, r2, r3
 8007628:	4aaf      	ldr	r2, [pc, #700]	@ (80078e8 <HAL_RCC_OscConfig+0x680>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d901      	bls.n	8007632 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800762e:	2303      	movs	r3, #3
 8007630:	e19a      	b.n	8007968 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007632:	4bac      	ldr	r3, [pc, #688]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007634:	6a1b      	ldr	r3, [r3, #32]
 8007636:	2202      	movs	r2, #2
 8007638:	4013      	ands	r3, r2
 800763a:	d0f0      	beq.n	800761e <HAL_RCC_OscConfig+0x3b6>
 800763c:	e013      	b.n	8007666 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800763e:	f7fc fed9 	bl	80043f4 <HAL_GetTick>
 8007642:	0003      	movs	r3, r0
 8007644:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007646:	e009      	b.n	800765c <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007648:	f7fc fed4 	bl	80043f4 <HAL_GetTick>
 800764c:	0002      	movs	r2, r0
 800764e:	69bb      	ldr	r3, [r7, #24]
 8007650:	1ad3      	subs	r3, r2, r3
 8007652:	4aa5      	ldr	r2, [pc, #660]	@ (80078e8 <HAL_RCC_OscConfig+0x680>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d901      	bls.n	800765c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8007658:	2303      	movs	r3, #3
 800765a:	e185      	b.n	8007968 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800765c:	4ba1      	ldr	r3, [pc, #644]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 800765e:	6a1b      	ldr	r3, [r3, #32]
 8007660:	2202      	movs	r2, #2
 8007662:	4013      	ands	r3, r2
 8007664:	d1f0      	bne.n	8007648 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007666:	231f      	movs	r3, #31
 8007668:	18fb      	adds	r3, r7, r3
 800766a:	781b      	ldrb	r3, [r3, #0]
 800766c:	2b01      	cmp	r3, #1
 800766e:	d105      	bne.n	800767c <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007670:	4b9c      	ldr	r3, [pc, #624]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007672:	69da      	ldr	r2, [r3, #28]
 8007674:	4b9b      	ldr	r3, [pc, #620]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007676:	499d      	ldr	r1, [pc, #628]	@ (80078ec <HAL_RCC_OscConfig+0x684>)
 8007678:	400a      	ands	r2, r1
 800767a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	2210      	movs	r2, #16
 8007682:	4013      	ands	r3, r2
 8007684:	d063      	beq.n	800774e <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	695b      	ldr	r3, [r3, #20]
 800768a:	2b01      	cmp	r3, #1
 800768c:	d12a      	bne.n	80076e4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800768e:	4b95      	ldr	r3, [pc, #596]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007690:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007692:	4b94      	ldr	r3, [pc, #592]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007694:	2104      	movs	r1, #4
 8007696:	430a      	orrs	r2, r1
 8007698:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800769a:	4b92      	ldr	r3, [pc, #584]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 800769c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800769e:	4b91      	ldr	r3, [pc, #580]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80076a0:	2101      	movs	r1, #1
 80076a2:	430a      	orrs	r2, r1
 80076a4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80076a6:	f7fc fea5 	bl	80043f4 <HAL_GetTick>
 80076aa:	0003      	movs	r3, r0
 80076ac:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80076ae:	e008      	b.n	80076c2 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80076b0:	f7fc fea0 	bl	80043f4 <HAL_GetTick>
 80076b4:	0002      	movs	r2, r0
 80076b6:	69bb      	ldr	r3, [r7, #24]
 80076b8:	1ad3      	subs	r3, r2, r3
 80076ba:	2b02      	cmp	r3, #2
 80076bc:	d901      	bls.n	80076c2 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80076be:	2303      	movs	r3, #3
 80076c0:	e152      	b.n	8007968 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80076c2:	4b88      	ldr	r3, [pc, #544]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80076c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076c6:	2202      	movs	r2, #2
 80076c8:	4013      	ands	r3, r2
 80076ca:	d0f1      	beq.n	80076b0 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80076cc:	4b85      	ldr	r3, [pc, #532]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80076ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076d0:	22f8      	movs	r2, #248	@ 0xf8
 80076d2:	4393      	bics	r3, r2
 80076d4:	0019      	movs	r1, r3
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	699b      	ldr	r3, [r3, #24]
 80076da:	00da      	lsls	r2, r3, #3
 80076dc:	4b81      	ldr	r3, [pc, #516]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80076de:	430a      	orrs	r2, r1
 80076e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80076e2:	e034      	b.n	800774e <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	695b      	ldr	r3, [r3, #20]
 80076e8:	3305      	adds	r3, #5
 80076ea:	d111      	bne.n	8007710 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80076ec:	4b7d      	ldr	r3, [pc, #500]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80076ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80076f0:	4b7c      	ldr	r3, [pc, #496]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80076f2:	2104      	movs	r1, #4
 80076f4:	438a      	bics	r2, r1
 80076f6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80076f8:	4b7a      	ldr	r3, [pc, #488]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80076fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076fc:	22f8      	movs	r2, #248	@ 0xf8
 80076fe:	4393      	bics	r3, r2
 8007700:	0019      	movs	r1, r3
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	699b      	ldr	r3, [r3, #24]
 8007706:	00da      	lsls	r2, r3, #3
 8007708:	4b76      	ldr	r3, [pc, #472]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 800770a:	430a      	orrs	r2, r1
 800770c:	635a      	str	r2, [r3, #52]	@ 0x34
 800770e:	e01e      	b.n	800774e <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8007710:	4b74      	ldr	r3, [pc, #464]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007712:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007714:	4b73      	ldr	r3, [pc, #460]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007716:	2104      	movs	r1, #4
 8007718:	430a      	orrs	r2, r1
 800771a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800771c:	4b71      	ldr	r3, [pc, #452]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 800771e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007720:	4b70      	ldr	r3, [pc, #448]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007722:	2101      	movs	r1, #1
 8007724:	438a      	bics	r2, r1
 8007726:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007728:	f7fc fe64 	bl	80043f4 <HAL_GetTick>
 800772c:	0003      	movs	r3, r0
 800772e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8007730:	e008      	b.n	8007744 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8007732:	f7fc fe5f 	bl	80043f4 <HAL_GetTick>
 8007736:	0002      	movs	r2, r0
 8007738:	69bb      	ldr	r3, [r7, #24]
 800773a:	1ad3      	subs	r3, r2, r3
 800773c:	2b02      	cmp	r3, #2
 800773e:	d901      	bls.n	8007744 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8007740:	2303      	movs	r3, #3
 8007742:	e111      	b.n	8007968 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8007744:	4b67      	ldr	r3, [pc, #412]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007746:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007748:	2202      	movs	r2, #2
 800774a:	4013      	ands	r3, r2
 800774c:	d1f1      	bne.n	8007732 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	2220      	movs	r2, #32
 8007754:	4013      	ands	r3, r2
 8007756:	d05c      	beq.n	8007812 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8007758:	4b62      	ldr	r3, [pc, #392]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 800775a:	685b      	ldr	r3, [r3, #4]
 800775c:	220c      	movs	r2, #12
 800775e:	4013      	ands	r3, r2
 8007760:	2b0c      	cmp	r3, #12
 8007762:	d00e      	beq.n	8007782 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8007764:	4b5f      	ldr	r3, [pc, #380]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007766:	685b      	ldr	r3, [r3, #4]
 8007768:	220c      	movs	r2, #12
 800776a:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800776c:	2b08      	cmp	r3, #8
 800776e:	d114      	bne.n	800779a <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8007770:	4b5c      	ldr	r3, [pc, #368]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007772:	685a      	ldr	r2, [r3, #4]
 8007774:	23c0      	movs	r3, #192	@ 0xc0
 8007776:	025b      	lsls	r3, r3, #9
 8007778:	401a      	ands	r2, r3
 800777a:	23c0      	movs	r3, #192	@ 0xc0
 800777c:	025b      	lsls	r3, r3, #9
 800777e:	429a      	cmp	r2, r3
 8007780:	d10b      	bne.n	800779a <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8007782:	4b58      	ldr	r3, [pc, #352]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007784:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007786:	2380      	movs	r3, #128	@ 0x80
 8007788:	029b      	lsls	r3, r3, #10
 800778a:	4013      	ands	r3, r2
 800778c:	d040      	beq.n	8007810 <HAL_RCC_OscConfig+0x5a8>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6a1b      	ldr	r3, [r3, #32]
 8007792:	2b01      	cmp	r3, #1
 8007794:	d03c      	beq.n	8007810 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8007796:	2301      	movs	r3, #1
 8007798:	e0e6      	b.n	8007968 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6a1b      	ldr	r3, [r3, #32]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d01b      	beq.n	80077da <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80077a2:	4b50      	ldr	r3, [pc, #320]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80077a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80077a6:	4b4f      	ldr	r3, [pc, #316]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80077a8:	2180      	movs	r1, #128	@ 0x80
 80077aa:	0249      	lsls	r1, r1, #9
 80077ac:	430a      	orrs	r2, r1
 80077ae:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077b0:	f7fc fe20 	bl	80043f4 <HAL_GetTick>
 80077b4:	0003      	movs	r3, r0
 80077b6:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80077b8:	e008      	b.n	80077cc <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80077ba:	f7fc fe1b 	bl	80043f4 <HAL_GetTick>
 80077be:	0002      	movs	r2, r0
 80077c0:	69bb      	ldr	r3, [r7, #24]
 80077c2:	1ad3      	subs	r3, r2, r3
 80077c4:	2b02      	cmp	r3, #2
 80077c6:	d901      	bls.n	80077cc <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80077c8:	2303      	movs	r3, #3
 80077ca:	e0cd      	b.n	8007968 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80077cc:	4b45      	ldr	r3, [pc, #276]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80077ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80077d0:	2380      	movs	r3, #128	@ 0x80
 80077d2:	029b      	lsls	r3, r3, #10
 80077d4:	4013      	ands	r3, r2
 80077d6:	d0f0      	beq.n	80077ba <HAL_RCC_OscConfig+0x552>
 80077d8:	e01b      	b.n	8007812 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80077da:	4b42      	ldr	r3, [pc, #264]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80077dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80077de:	4b41      	ldr	r3, [pc, #260]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80077e0:	4943      	ldr	r1, [pc, #268]	@ (80078f0 <HAL_RCC_OscConfig+0x688>)
 80077e2:	400a      	ands	r2, r1
 80077e4:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077e6:	f7fc fe05 	bl	80043f4 <HAL_GetTick>
 80077ea:	0003      	movs	r3, r0
 80077ec:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80077ee:	e008      	b.n	8007802 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80077f0:	f7fc fe00 	bl	80043f4 <HAL_GetTick>
 80077f4:	0002      	movs	r2, r0
 80077f6:	69bb      	ldr	r3, [r7, #24]
 80077f8:	1ad3      	subs	r3, r2, r3
 80077fa:	2b02      	cmp	r3, #2
 80077fc:	d901      	bls.n	8007802 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80077fe:	2303      	movs	r3, #3
 8007800:	e0b2      	b.n	8007968 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8007802:	4b38      	ldr	r3, [pc, #224]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007804:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007806:	2380      	movs	r3, #128	@ 0x80
 8007808:	029b      	lsls	r3, r3, #10
 800780a:	4013      	ands	r3, r2
 800780c:	d1f0      	bne.n	80077f0 <HAL_RCC_OscConfig+0x588>
 800780e:	e000      	b.n	8007812 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8007810:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007816:	2b00      	cmp	r3, #0
 8007818:	d100      	bne.n	800781c <HAL_RCC_OscConfig+0x5b4>
 800781a:	e0a4      	b.n	8007966 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800781c:	4b31      	ldr	r3, [pc, #196]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 800781e:	685b      	ldr	r3, [r3, #4]
 8007820:	220c      	movs	r2, #12
 8007822:	4013      	ands	r3, r2
 8007824:	2b08      	cmp	r3, #8
 8007826:	d100      	bne.n	800782a <HAL_RCC_OscConfig+0x5c2>
 8007828:	e078      	b.n	800791c <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800782e:	2b02      	cmp	r3, #2
 8007830:	d14c      	bne.n	80078cc <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007832:	4b2c      	ldr	r3, [pc, #176]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007834:	681a      	ldr	r2, [r3, #0]
 8007836:	4b2b      	ldr	r3, [pc, #172]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007838:	492e      	ldr	r1, [pc, #184]	@ (80078f4 <HAL_RCC_OscConfig+0x68c>)
 800783a:	400a      	ands	r2, r1
 800783c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800783e:	f7fc fdd9 	bl	80043f4 <HAL_GetTick>
 8007842:	0003      	movs	r3, r0
 8007844:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007846:	e008      	b.n	800785a <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007848:	f7fc fdd4 	bl	80043f4 <HAL_GetTick>
 800784c:	0002      	movs	r2, r0
 800784e:	69bb      	ldr	r3, [r7, #24]
 8007850:	1ad3      	subs	r3, r2, r3
 8007852:	2b02      	cmp	r3, #2
 8007854:	d901      	bls.n	800785a <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8007856:	2303      	movs	r3, #3
 8007858:	e086      	b.n	8007968 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800785a:	4b22      	ldr	r3, [pc, #136]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 800785c:	681a      	ldr	r2, [r3, #0]
 800785e:	2380      	movs	r3, #128	@ 0x80
 8007860:	049b      	lsls	r3, r3, #18
 8007862:	4013      	ands	r3, r2
 8007864:	d1f0      	bne.n	8007848 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007866:	4b1f      	ldr	r3, [pc, #124]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800786a:	220f      	movs	r2, #15
 800786c:	4393      	bics	r3, r2
 800786e:	0019      	movs	r1, r3
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007874:	4b1b      	ldr	r3, [pc, #108]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007876:	430a      	orrs	r2, r1
 8007878:	62da      	str	r2, [r3, #44]	@ 0x2c
 800787a:	4b1a      	ldr	r3, [pc, #104]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	4a1e      	ldr	r2, [pc, #120]	@ (80078f8 <HAL_RCC_OscConfig+0x690>)
 8007880:	4013      	ands	r3, r2
 8007882:	0019      	movs	r1, r3
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800788c:	431a      	orrs	r2, r3
 800788e:	4b15      	ldr	r3, [pc, #84]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007890:	430a      	orrs	r2, r1
 8007892:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007894:	4b13      	ldr	r3, [pc, #76]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 8007896:	681a      	ldr	r2, [r3, #0]
 8007898:	4b12      	ldr	r3, [pc, #72]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 800789a:	2180      	movs	r1, #128	@ 0x80
 800789c:	0449      	lsls	r1, r1, #17
 800789e:	430a      	orrs	r2, r1
 80078a0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078a2:	f7fc fda7 	bl	80043f4 <HAL_GetTick>
 80078a6:	0003      	movs	r3, r0
 80078a8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80078aa:	e008      	b.n	80078be <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078ac:	f7fc fda2 	bl	80043f4 <HAL_GetTick>
 80078b0:	0002      	movs	r2, r0
 80078b2:	69bb      	ldr	r3, [r7, #24]
 80078b4:	1ad3      	subs	r3, r2, r3
 80078b6:	2b02      	cmp	r3, #2
 80078b8:	d901      	bls.n	80078be <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80078ba:	2303      	movs	r3, #3
 80078bc:	e054      	b.n	8007968 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80078be:	4b09      	ldr	r3, [pc, #36]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80078c0:	681a      	ldr	r2, [r3, #0]
 80078c2:	2380      	movs	r3, #128	@ 0x80
 80078c4:	049b      	lsls	r3, r3, #18
 80078c6:	4013      	ands	r3, r2
 80078c8:	d0f0      	beq.n	80078ac <HAL_RCC_OscConfig+0x644>
 80078ca:	e04c      	b.n	8007966 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078cc:	4b05      	ldr	r3, [pc, #20]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80078ce:	681a      	ldr	r2, [r3, #0]
 80078d0:	4b04      	ldr	r3, [pc, #16]	@ (80078e4 <HAL_RCC_OscConfig+0x67c>)
 80078d2:	4908      	ldr	r1, [pc, #32]	@ (80078f4 <HAL_RCC_OscConfig+0x68c>)
 80078d4:	400a      	ands	r2, r1
 80078d6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078d8:	f7fc fd8c 	bl	80043f4 <HAL_GetTick>
 80078dc:	0003      	movs	r3, r0
 80078de:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80078e0:	e015      	b.n	800790e <HAL_RCC_OscConfig+0x6a6>
 80078e2:	46c0      	nop			@ (mov r8, r8)
 80078e4:	40021000 	.word	0x40021000
 80078e8:	00001388 	.word	0x00001388
 80078ec:	efffffff 	.word	0xefffffff
 80078f0:	fffeffff 	.word	0xfffeffff
 80078f4:	feffffff 	.word	0xfeffffff
 80078f8:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078fc:	f7fc fd7a 	bl	80043f4 <HAL_GetTick>
 8007900:	0002      	movs	r2, r0
 8007902:	69bb      	ldr	r3, [r7, #24]
 8007904:	1ad3      	subs	r3, r2, r3
 8007906:	2b02      	cmp	r3, #2
 8007908:	d901      	bls.n	800790e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800790a:	2303      	movs	r3, #3
 800790c:	e02c      	b.n	8007968 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800790e:	4b18      	ldr	r3, [pc, #96]	@ (8007970 <HAL_RCC_OscConfig+0x708>)
 8007910:	681a      	ldr	r2, [r3, #0]
 8007912:	2380      	movs	r3, #128	@ 0x80
 8007914:	049b      	lsls	r3, r3, #18
 8007916:	4013      	ands	r3, r2
 8007918:	d1f0      	bne.n	80078fc <HAL_RCC_OscConfig+0x694>
 800791a:	e024      	b.n	8007966 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007920:	2b01      	cmp	r3, #1
 8007922:	d101      	bne.n	8007928 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8007924:	2301      	movs	r3, #1
 8007926:	e01f      	b.n	8007968 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8007928:	4b11      	ldr	r3, [pc, #68]	@ (8007970 <HAL_RCC_OscConfig+0x708>)
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800792e:	4b10      	ldr	r3, [pc, #64]	@ (8007970 <HAL_RCC_OscConfig+0x708>)
 8007930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007932:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007934:	697a      	ldr	r2, [r7, #20]
 8007936:	23c0      	movs	r3, #192	@ 0xc0
 8007938:	025b      	lsls	r3, r3, #9
 800793a:	401a      	ands	r2, r3
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007940:	429a      	cmp	r2, r3
 8007942:	d10e      	bne.n	8007962 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	220f      	movs	r2, #15
 8007948:	401a      	ands	r2, r3
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800794e:	429a      	cmp	r2, r3
 8007950:	d107      	bne.n	8007962 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8007952:	697a      	ldr	r2, [r7, #20]
 8007954:	23f0      	movs	r3, #240	@ 0xf0
 8007956:	039b      	lsls	r3, r3, #14
 8007958:	401a      	ands	r2, r3
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800795e:	429a      	cmp	r2, r3
 8007960:	d001      	beq.n	8007966 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8007962:	2301      	movs	r3, #1
 8007964:	e000      	b.n	8007968 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8007966:	2300      	movs	r3, #0
}
 8007968:	0018      	movs	r0, r3
 800796a:	46bd      	mov	sp, r7
 800796c:	b008      	add	sp, #32
 800796e:	bd80      	pop	{r7, pc}
 8007970:	40021000 	.word	0x40021000

08007974 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b084      	sub	sp, #16
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
 800797c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d101      	bne.n	8007988 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007984:	2301      	movs	r3, #1
 8007986:	e0bf      	b.n	8007b08 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007988:	4b61      	ldr	r3, [pc, #388]	@ (8007b10 <HAL_RCC_ClockConfig+0x19c>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	2201      	movs	r2, #1
 800798e:	4013      	ands	r3, r2
 8007990:	683a      	ldr	r2, [r7, #0]
 8007992:	429a      	cmp	r2, r3
 8007994:	d911      	bls.n	80079ba <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007996:	4b5e      	ldr	r3, [pc, #376]	@ (8007b10 <HAL_RCC_ClockConfig+0x19c>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	2201      	movs	r2, #1
 800799c:	4393      	bics	r3, r2
 800799e:	0019      	movs	r1, r3
 80079a0:	4b5b      	ldr	r3, [pc, #364]	@ (8007b10 <HAL_RCC_ClockConfig+0x19c>)
 80079a2:	683a      	ldr	r2, [r7, #0]
 80079a4:	430a      	orrs	r2, r1
 80079a6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80079a8:	4b59      	ldr	r3, [pc, #356]	@ (8007b10 <HAL_RCC_ClockConfig+0x19c>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	2201      	movs	r2, #1
 80079ae:	4013      	ands	r3, r2
 80079b0:	683a      	ldr	r2, [r7, #0]
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d001      	beq.n	80079ba <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80079b6:	2301      	movs	r3, #1
 80079b8:	e0a6      	b.n	8007b08 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	2202      	movs	r2, #2
 80079c0:	4013      	ands	r3, r2
 80079c2:	d015      	beq.n	80079f0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	2204      	movs	r2, #4
 80079ca:	4013      	ands	r3, r2
 80079cc:	d006      	beq.n	80079dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80079ce:	4b51      	ldr	r3, [pc, #324]	@ (8007b14 <HAL_RCC_ClockConfig+0x1a0>)
 80079d0:	685a      	ldr	r2, [r3, #4]
 80079d2:	4b50      	ldr	r3, [pc, #320]	@ (8007b14 <HAL_RCC_ClockConfig+0x1a0>)
 80079d4:	21e0      	movs	r1, #224	@ 0xe0
 80079d6:	00c9      	lsls	r1, r1, #3
 80079d8:	430a      	orrs	r2, r1
 80079da:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80079dc:	4b4d      	ldr	r3, [pc, #308]	@ (8007b14 <HAL_RCC_ClockConfig+0x1a0>)
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	22f0      	movs	r2, #240	@ 0xf0
 80079e2:	4393      	bics	r3, r2
 80079e4:	0019      	movs	r1, r3
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	689a      	ldr	r2, [r3, #8]
 80079ea:	4b4a      	ldr	r3, [pc, #296]	@ (8007b14 <HAL_RCC_ClockConfig+0x1a0>)
 80079ec:	430a      	orrs	r2, r1
 80079ee:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	2201      	movs	r2, #1
 80079f6:	4013      	ands	r3, r2
 80079f8:	d04c      	beq.n	8007a94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	2b01      	cmp	r3, #1
 8007a00:	d107      	bne.n	8007a12 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a02:	4b44      	ldr	r3, [pc, #272]	@ (8007b14 <HAL_RCC_ClockConfig+0x1a0>)
 8007a04:	681a      	ldr	r2, [r3, #0]
 8007a06:	2380      	movs	r3, #128	@ 0x80
 8007a08:	029b      	lsls	r3, r3, #10
 8007a0a:	4013      	ands	r3, r2
 8007a0c:	d120      	bne.n	8007a50 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8007a0e:	2301      	movs	r3, #1
 8007a10:	e07a      	b.n	8007b08 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	2b02      	cmp	r3, #2
 8007a18:	d107      	bne.n	8007a2a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a1a:	4b3e      	ldr	r3, [pc, #248]	@ (8007b14 <HAL_RCC_ClockConfig+0x1a0>)
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	2380      	movs	r3, #128	@ 0x80
 8007a20:	049b      	lsls	r3, r3, #18
 8007a22:	4013      	ands	r3, r2
 8007a24:	d114      	bne.n	8007a50 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8007a26:	2301      	movs	r3, #1
 8007a28:	e06e      	b.n	8007b08 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	685b      	ldr	r3, [r3, #4]
 8007a2e:	2b03      	cmp	r3, #3
 8007a30:	d107      	bne.n	8007a42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8007a32:	4b38      	ldr	r3, [pc, #224]	@ (8007b14 <HAL_RCC_ClockConfig+0x1a0>)
 8007a34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a36:	2380      	movs	r3, #128	@ 0x80
 8007a38:	029b      	lsls	r3, r3, #10
 8007a3a:	4013      	ands	r3, r2
 8007a3c:	d108      	bne.n	8007a50 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8007a3e:	2301      	movs	r3, #1
 8007a40:	e062      	b.n	8007b08 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a42:	4b34      	ldr	r3, [pc, #208]	@ (8007b14 <HAL_RCC_ClockConfig+0x1a0>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	2202      	movs	r2, #2
 8007a48:	4013      	ands	r3, r2
 8007a4a:	d101      	bne.n	8007a50 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	e05b      	b.n	8007b08 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007a50:	4b30      	ldr	r3, [pc, #192]	@ (8007b14 <HAL_RCC_ClockConfig+0x1a0>)
 8007a52:	685b      	ldr	r3, [r3, #4]
 8007a54:	2203      	movs	r2, #3
 8007a56:	4393      	bics	r3, r2
 8007a58:	0019      	movs	r1, r3
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	685a      	ldr	r2, [r3, #4]
 8007a5e:	4b2d      	ldr	r3, [pc, #180]	@ (8007b14 <HAL_RCC_ClockConfig+0x1a0>)
 8007a60:	430a      	orrs	r2, r1
 8007a62:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007a64:	f7fc fcc6 	bl	80043f4 <HAL_GetTick>
 8007a68:	0003      	movs	r3, r0
 8007a6a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a6c:	e009      	b.n	8007a82 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a6e:	f7fc fcc1 	bl	80043f4 <HAL_GetTick>
 8007a72:	0002      	movs	r2, r0
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	1ad3      	subs	r3, r2, r3
 8007a78:	4a27      	ldr	r2, [pc, #156]	@ (8007b18 <HAL_RCC_ClockConfig+0x1a4>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d901      	bls.n	8007a82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007a7e:	2303      	movs	r3, #3
 8007a80:	e042      	b.n	8007b08 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a82:	4b24      	ldr	r3, [pc, #144]	@ (8007b14 <HAL_RCC_ClockConfig+0x1a0>)
 8007a84:	685b      	ldr	r3, [r3, #4]
 8007a86:	220c      	movs	r2, #12
 8007a88:	401a      	ands	r2, r3
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	685b      	ldr	r3, [r3, #4]
 8007a8e:	009b      	lsls	r3, r3, #2
 8007a90:	429a      	cmp	r2, r3
 8007a92:	d1ec      	bne.n	8007a6e <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007a94:	4b1e      	ldr	r3, [pc, #120]	@ (8007b10 <HAL_RCC_ClockConfig+0x19c>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	2201      	movs	r2, #1
 8007a9a:	4013      	ands	r3, r2
 8007a9c:	683a      	ldr	r2, [r7, #0]
 8007a9e:	429a      	cmp	r2, r3
 8007aa0:	d211      	bcs.n	8007ac6 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007aa2:	4b1b      	ldr	r3, [pc, #108]	@ (8007b10 <HAL_RCC_ClockConfig+0x19c>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	2201      	movs	r2, #1
 8007aa8:	4393      	bics	r3, r2
 8007aaa:	0019      	movs	r1, r3
 8007aac:	4b18      	ldr	r3, [pc, #96]	@ (8007b10 <HAL_RCC_ClockConfig+0x19c>)
 8007aae:	683a      	ldr	r2, [r7, #0]
 8007ab0:	430a      	orrs	r2, r1
 8007ab2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ab4:	4b16      	ldr	r3, [pc, #88]	@ (8007b10 <HAL_RCC_ClockConfig+0x19c>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	2201      	movs	r2, #1
 8007aba:	4013      	ands	r3, r2
 8007abc:	683a      	ldr	r2, [r7, #0]
 8007abe:	429a      	cmp	r2, r3
 8007ac0:	d001      	beq.n	8007ac6 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	e020      	b.n	8007b08 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	2204      	movs	r2, #4
 8007acc:	4013      	ands	r3, r2
 8007ace:	d009      	beq.n	8007ae4 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8007ad0:	4b10      	ldr	r3, [pc, #64]	@ (8007b14 <HAL_RCC_ClockConfig+0x1a0>)
 8007ad2:	685b      	ldr	r3, [r3, #4]
 8007ad4:	4a11      	ldr	r2, [pc, #68]	@ (8007b1c <HAL_RCC_ClockConfig+0x1a8>)
 8007ad6:	4013      	ands	r3, r2
 8007ad8:	0019      	movs	r1, r3
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	68da      	ldr	r2, [r3, #12]
 8007ade:	4b0d      	ldr	r3, [pc, #52]	@ (8007b14 <HAL_RCC_ClockConfig+0x1a0>)
 8007ae0:	430a      	orrs	r2, r1
 8007ae2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8007ae4:	f000 f820 	bl	8007b28 <HAL_RCC_GetSysClockFreq>
 8007ae8:	0001      	movs	r1, r0
 8007aea:	4b0a      	ldr	r3, [pc, #40]	@ (8007b14 <HAL_RCC_ClockConfig+0x1a0>)
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	091b      	lsrs	r3, r3, #4
 8007af0:	220f      	movs	r2, #15
 8007af2:	4013      	ands	r3, r2
 8007af4:	4a0a      	ldr	r2, [pc, #40]	@ (8007b20 <HAL_RCC_ClockConfig+0x1ac>)
 8007af6:	5cd3      	ldrb	r3, [r2, r3]
 8007af8:	000a      	movs	r2, r1
 8007afa:	40da      	lsrs	r2, r3
 8007afc:	4b09      	ldr	r3, [pc, #36]	@ (8007b24 <HAL_RCC_ClockConfig+0x1b0>)
 8007afe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8007b00:	2003      	movs	r0, #3
 8007b02:	f7fc fc31 	bl	8004368 <HAL_InitTick>
  
  return HAL_OK;
 8007b06:	2300      	movs	r3, #0
}
 8007b08:	0018      	movs	r0, r3
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	b004      	add	sp, #16
 8007b0e:	bd80      	pop	{r7, pc}
 8007b10:	40022000 	.word	0x40022000
 8007b14:	40021000 	.word	0x40021000
 8007b18:	00001388 	.word	0x00001388
 8007b1c:	fffff8ff 	.word	0xfffff8ff
 8007b20:	08016840 	.word	0x08016840
 8007b24:	20000070 	.word	0x20000070

08007b28 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b086      	sub	sp, #24
 8007b2c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	60fb      	str	r3, [r7, #12]
 8007b32:	2300      	movs	r3, #0
 8007b34:	60bb      	str	r3, [r7, #8]
 8007b36:	2300      	movs	r3, #0
 8007b38:	617b      	str	r3, [r7, #20]
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8007b3e:	2300      	movs	r3, #0
 8007b40:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8007b42:	4b2d      	ldr	r3, [pc, #180]	@ (8007bf8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8007b44:	685b      	ldr	r3, [r3, #4]
 8007b46:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	220c      	movs	r2, #12
 8007b4c:	4013      	ands	r3, r2
 8007b4e:	2b0c      	cmp	r3, #12
 8007b50:	d046      	beq.n	8007be0 <HAL_RCC_GetSysClockFreq+0xb8>
 8007b52:	d848      	bhi.n	8007be6 <HAL_RCC_GetSysClockFreq+0xbe>
 8007b54:	2b04      	cmp	r3, #4
 8007b56:	d002      	beq.n	8007b5e <HAL_RCC_GetSysClockFreq+0x36>
 8007b58:	2b08      	cmp	r3, #8
 8007b5a:	d003      	beq.n	8007b64 <HAL_RCC_GetSysClockFreq+0x3c>
 8007b5c:	e043      	b.n	8007be6 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007b5e:	4b27      	ldr	r3, [pc, #156]	@ (8007bfc <HAL_RCC_GetSysClockFreq+0xd4>)
 8007b60:	613b      	str	r3, [r7, #16]
      break;
 8007b62:	e043      	b.n	8007bec <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	0c9b      	lsrs	r3, r3, #18
 8007b68:	220f      	movs	r2, #15
 8007b6a:	4013      	ands	r3, r2
 8007b6c:	4a24      	ldr	r2, [pc, #144]	@ (8007c00 <HAL_RCC_GetSysClockFreq+0xd8>)
 8007b6e:	5cd3      	ldrb	r3, [r2, r3]
 8007b70:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8007b72:	4b21      	ldr	r3, [pc, #132]	@ (8007bf8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8007b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b76:	220f      	movs	r2, #15
 8007b78:	4013      	ands	r3, r2
 8007b7a:	4a22      	ldr	r2, [pc, #136]	@ (8007c04 <HAL_RCC_GetSysClockFreq+0xdc>)
 8007b7c:	5cd3      	ldrb	r3, [r2, r3]
 8007b7e:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007b80:	68fa      	ldr	r2, [r7, #12]
 8007b82:	23c0      	movs	r3, #192	@ 0xc0
 8007b84:	025b      	lsls	r3, r3, #9
 8007b86:	401a      	ands	r2, r3
 8007b88:	2380      	movs	r3, #128	@ 0x80
 8007b8a:	025b      	lsls	r3, r3, #9
 8007b8c:	429a      	cmp	r2, r3
 8007b8e:	d109      	bne.n	8007ba4 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8007b90:	68b9      	ldr	r1, [r7, #8]
 8007b92:	481a      	ldr	r0, [pc, #104]	@ (8007bfc <HAL_RCC_GetSysClockFreq+0xd4>)
 8007b94:	f7f8 fad4 	bl	8000140 <__udivsi3>
 8007b98:	0003      	movs	r3, r0
 8007b9a:	001a      	movs	r2, r3
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	4353      	muls	r3, r2
 8007ba0:	617b      	str	r3, [r7, #20]
 8007ba2:	e01a      	b.n	8007bda <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8007ba4:	68fa      	ldr	r2, [r7, #12]
 8007ba6:	23c0      	movs	r3, #192	@ 0xc0
 8007ba8:	025b      	lsls	r3, r3, #9
 8007baa:	401a      	ands	r2, r3
 8007bac:	23c0      	movs	r3, #192	@ 0xc0
 8007bae:	025b      	lsls	r3, r3, #9
 8007bb0:	429a      	cmp	r2, r3
 8007bb2:	d109      	bne.n	8007bc8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8007bb4:	68b9      	ldr	r1, [r7, #8]
 8007bb6:	4814      	ldr	r0, [pc, #80]	@ (8007c08 <HAL_RCC_GetSysClockFreq+0xe0>)
 8007bb8:	f7f8 fac2 	bl	8000140 <__udivsi3>
 8007bbc:	0003      	movs	r3, r0
 8007bbe:	001a      	movs	r2, r3
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	4353      	muls	r3, r2
 8007bc4:	617b      	str	r3, [r7, #20]
 8007bc6:	e008      	b.n	8007bda <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8007bc8:	68b9      	ldr	r1, [r7, #8]
 8007bca:	480c      	ldr	r0, [pc, #48]	@ (8007bfc <HAL_RCC_GetSysClockFreq+0xd4>)
 8007bcc:	f7f8 fab8 	bl	8000140 <__udivsi3>
 8007bd0:	0003      	movs	r3, r0
 8007bd2:	001a      	movs	r2, r3
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	4353      	muls	r3, r2
 8007bd8:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	613b      	str	r3, [r7, #16]
      break;
 8007bde:	e005      	b.n	8007bec <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8007be0:	4b09      	ldr	r3, [pc, #36]	@ (8007c08 <HAL_RCC_GetSysClockFreq+0xe0>)
 8007be2:	613b      	str	r3, [r7, #16]
      break;
 8007be4:	e002      	b.n	8007bec <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007be6:	4b05      	ldr	r3, [pc, #20]	@ (8007bfc <HAL_RCC_GetSysClockFreq+0xd4>)
 8007be8:	613b      	str	r3, [r7, #16]
      break;
 8007bea:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8007bec:	693b      	ldr	r3, [r7, #16]
}
 8007bee:	0018      	movs	r0, r3
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	b006      	add	sp, #24
 8007bf4:	bd80      	pop	{r7, pc}
 8007bf6:	46c0      	nop			@ (mov r8, r8)
 8007bf8:	40021000 	.word	0x40021000
 8007bfc:	007a1200 	.word	0x007a1200
 8007c00:	08016858 	.word	0x08016858
 8007c04:	08016868 	.word	0x08016868
 8007c08:	02dc6c00 	.word	0x02dc6c00

08007c0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007c10:	4b02      	ldr	r3, [pc, #8]	@ (8007c1c <HAL_RCC_GetHCLKFreq+0x10>)
 8007c12:	681b      	ldr	r3, [r3, #0]
}
 8007c14:	0018      	movs	r0, r3
 8007c16:	46bd      	mov	sp, r7
 8007c18:	bd80      	pop	{r7, pc}
 8007c1a:	46c0      	nop			@ (mov r8, r8)
 8007c1c:	20000070 	.word	0x20000070

08007c20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8007c24:	f7ff fff2 	bl	8007c0c <HAL_RCC_GetHCLKFreq>
 8007c28:	0001      	movs	r1, r0
 8007c2a:	4b06      	ldr	r3, [pc, #24]	@ (8007c44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	0a1b      	lsrs	r3, r3, #8
 8007c30:	2207      	movs	r2, #7
 8007c32:	4013      	ands	r3, r2
 8007c34:	4a04      	ldr	r2, [pc, #16]	@ (8007c48 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007c36:	5cd3      	ldrb	r3, [r2, r3]
 8007c38:	40d9      	lsrs	r1, r3
 8007c3a:	000b      	movs	r3, r1
}    
 8007c3c:	0018      	movs	r0, r3
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}
 8007c42:	46c0      	nop			@ (mov r8, r8)
 8007c44:	40021000 	.word	0x40021000
 8007c48:	08016850 	.word	0x08016850

08007c4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b086      	sub	sp, #24
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007c54:	2300      	movs	r3, #0
 8007c56:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681a      	ldr	r2, [r3, #0]
 8007c60:	2380      	movs	r3, #128	@ 0x80
 8007c62:	025b      	lsls	r3, r3, #9
 8007c64:	4013      	ands	r3, r2
 8007c66:	d100      	bne.n	8007c6a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8007c68:	e08e      	b.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8007c6a:	2017      	movs	r0, #23
 8007c6c:	183b      	adds	r3, r7, r0
 8007c6e:	2200      	movs	r2, #0
 8007c70:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007c72:	4b6e      	ldr	r3, [pc, #440]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007c74:	69da      	ldr	r2, [r3, #28]
 8007c76:	2380      	movs	r3, #128	@ 0x80
 8007c78:	055b      	lsls	r3, r3, #21
 8007c7a:	4013      	ands	r3, r2
 8007c7c:	d110      	bne.n	8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007c7e:	4b6b      	ldr	r3, [pc, #428]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007c80:	69da      	ldr	r2, [r3, #28]
 8007c82:	4b6a      	ldr	r3, [pc, #424]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007c84:	2180      	movs	r1, #128	@ 0x80
 8007c86:	0549      	lsls	r1, r1, #21
 8007c88:	430a      	orrs	r2, r1
 8007c8a:	61da      	str	r2, [r3, #28]
 8007c8c:	4b67      	ldr	r3, [pc, #412]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007c8e:	69da      	ldr	r2, [r3, #28]
 8007c90:	2380      	movs	r3, #128	@ 0x80
 8007c92:	055b      	lsls	r3, r3, #21
 8007c94:	4013      	ands	r3, r2
 8007c96:	60bb      	str	r3, [r7, #8]
 8007c98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007c9a:	183b      	adds	r3, r7, r0
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ca0:	4b63      	ldr	r3, [pc, #396]	@ (8007e30 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8007ca2:	681a      	ldr	r2, [r3, #0]
 8007ca4:	2380      	movs	r3, #128	@ 0x80
 8007ca6:	005b      	lsls	r3, r3, #1
 8007ca8:	4013      	ands	r3, r2
 8007caa:	d11a      	bne.n	8007ce2 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007cac:	4b60      	ldr	r3, [pc, #384]	@ (8007e30 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8007cae:	681a      	ldr	r2, [r3, #0]
 8007cb0:	4b5f      	ldr	r3, [pc, #380]	@ (8007e30 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8007cb2:	2180      	movs	r1, #128	@ 0x80
 8007cb4:	0049      	lsls	r1, r1, #1
 8007cb6:	430a      	orrs	r2, r1
 8007cb8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007cba:	f7fc fb9b 	bl	80043f4 <HAL_GetTick>
 8007cbe:	0003      	movs	r3, r0
 8007cc0:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007cc2:	e008      	b.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007cc4:	f7fc fb96 	bl	80043f4 <HAL_GetTick>
 8007cc8:	0002      	movs	r2, r0
 8007cca:	693b      	ldr	r3, [r7, #16]
 8007ccc:	1ad3      	subs	r3, r2, r3
 8007cce:	2b64      	cmp	r3, #100	@ 0x64
 8007cd0:	d901      	bls.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8007cd2:	2303      	movs	r3, #3
 8007cd4:	e0a6      	b.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007cd6:	4b56      	ldr	r3, [pc, #344]	@ (8007e30 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8007cd8:	681a      	ldr	r2, [r3, #0]
 8007cda:	2380      	movs	r3, #128	@ 0x80
 8007cdc:	005b      	lsls	r3, r3, #1
 8007cde:	4013      	ands	r3, r2
 8007ce0:	d0f0      	beq.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007ce2:	4b52      	ldr	r3, [pc, #328]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007ce4:	6a1a      	ldr	r2, [r3, #32]
 8007ce6:	23c0      	movs	r3, #192	@ 0xc0
 8007ce8:	009b      	lsls	r3, r3, #2
 8007cea:	4013      	ands	r3, r2
 8007cec:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d034      	beq.n	8007d5e <HAL_RCCEx_PeriphCLKConfig+0x112>
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	685a      	ldr	r2, [r3, #4]
 8007cf8:	23c0      	movs	r3, #192	@ 0xc0
 8007cfa:	009b      	lsls	r3, r3, #2
 8007cfc:	4013      	ands	r3, r2
 8007cfe:	68fa      	ldr	r2, [r7, #12]
 8007d00:	429a      	cmp	r2, r3
 8007d02:	d02c      	beq.n	8007d5e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007d04:	4b49      	ldr	r3, [pc, #292]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007d06:	6a1b      	ldr	r3, [r3, #32]
 8007d08:	4a4a      	ldr	r2, [pc, #296]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8007d0a:	4013      	ands	r3, r2
 8007d0c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007d0e:	4b47      	ldr	r3, [pc, #284]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007d10:	6a1a      	ldr	r2, [r3, #32]
 8007d12:	4b46      	ldr	r3, [pc, #280]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007d14:	2180      	movs	r1, #128	@ 0x80
 8007d16:	0249      	lsls	r1, r1, #9
 8007d18:	430a      	orrs	r2, r1
 8007d1a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007d1c:	4b43      	ldr	r3, [pc, #268]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007d1e:	6a1a      	ldr	r2, [r3, #32]
 8007d20:	4b42      	ldr	r3, [pc, #264]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007d22:	4945      	ldr	r1, [pc, #276]	@ (8007e38 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8007d24:	400a      	ands	r2, r1
 8007d26:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007d28:	4b40      	ldr	r3, [pc, #256]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007d2a:	68fa      	ldr	r2, [r7, #12]
 8007d2c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2201      	movs	r2, #1
 8007d32:	4013      	ands	r3, r2
 8007d34:	d013      	beq.n	8007d5e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d36:	f7fc fb5d 	bl	80043f4 <HAL_GetTick>
 8007d3a:	0003      	movs	r3, r0
 8007d3c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d3e:	e009      	b.n	8007d54 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d40:	f7fc fb58 	bl	80043f4 <HAL_GetTick>
 8007d44:	0002      	movs	r2, r0
 8007d46:	693b      	ldr	r3, [r7, #16]
 8007d48:	1ad3      	subs	r3, r2, r3
 8007d4a:	4a3c      	ldr	r2, [pc, #240]	@ (8007e3c <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d901      	bls.n	8007d54 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8007d50:	2303      	movs	r3, #3
 8007d52:	e067      	b.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d54:	4b35      	ldr	r3, [pc, #212]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007d56:	6a1b      	ldr	r3, [r3, #32]
 8007d58:	2202      	movs	r2, #2
 8007d5a:	4013      	ands	r3, r2
 8007d5c:	d0f0      	beq.n	8007d40 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007d5e:	4b33      	ldr	r3, [pc, #204]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007d60:	6a1b      	ldr	r3, [r3, #32]
 8007d62:	4a34      	ldr	r2, [pc, #208]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8007d64:	4013      	ands	r3, r2
 8007d66:	0019      	movs	r1, r3
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	685a      	ldr	r2, [r3, #4]
 8007d6c:	4b2f      	ldr	r3, [pc, #188]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007d6e:	430a      	orrs	r2, r1
 8007d70:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007d72:	2317      	movs	r3, #23
 8007d74:	18fb      	adds	r3, r7, r3
 8007d76:	781b      	ldrb	r3, [r3, #0]
 8007d78:	2b01      	cmp	r3, #1
 8007d7a:	d105      	bne.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d7c:	4b2b      	ldr	r3, [pc, #172]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007d7e:	69da      	ldr	r2, [r3, #28]
 8007d80:	4b2a      	ldr	r3, [pc, #168]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007d82:	492f      	ldr	r1, [pc, #188]	@ (8007e40 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8007d84:	400a      	ands	r2, r1
 8007d86:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	2201      	movs	r2, #1
 8007d8e:	4013      	ands	r3, r2
 8007d90:	d009      	beq.n	8007da6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007d92:	4b26      	ldr	r3, [pc, #152]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d96:	2203      	movs	r2, #3
 8007d98:	4393      	bics	r3, r2
 8007d9a:	0019      	movs	r1, r3
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	689a      	ldr	r2, [r3, #8]
 8007da0:	4b22      	ldr	r3, [pc, #136]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007da2:	430a      	orrs	r2, r1
 8007da4:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	2202      	movs	r2, #2
 8007dac:	4013      	ands	r3, r2
 8007dae:	d009      	beq.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007db0:	4b1e      	ldr	r3, [pc, #120]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007db2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007db4:	4a23      	ldr	r2, [pc, #140]	@ (8007e44 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007db6:	4013      	ands	r3, r2
 8007db8:	0019      	movs	r1, r3
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	68da      	ldr	r2, [r3, #12]
 8007dbe:	4b1b      	ldr	r3, [pc, #108]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007dc0:	430a      	orrs	r2, r1
 8007dc2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	2220      	movs	r2, #32
 8007dca:	4013      	ands	r3, r2
 8007dcc:	d009      	beq.n	8007de2 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007dce:	4b17      	ldr	r3, [pc, #92]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dd2:	2210      	movs	r2, #16
 8007dd4:	4393      	bics	r3, r2
 8007dd6:	0019      	movs	r1, r3
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	691a      	ldr	r2, [r3, #16]
 8007ddc:	4b13      	ldr	r3, [pc, #76]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007dde:	430a      	orrs	r2, r1
 8007de0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681a      	ldr	r2, [r3, #0]
 8007de6:	2380      	movs	r3, #128	@ 0x80
 8007de8:	029b      	lsls	r3, r3, #10
 8007dea:	4013      	ands	r3, r2
 8007dec:	d009      	beq.n	8007e02 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007dee:	4b0f      	ldr	r3, [pc, #60]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007df2:	2280      	movs	r2, #128	@ 0x80
 8007df4:	4393      	bics	r3, r2
 8007df6:	0019      	movs	r1, r3
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	699a      	ldr	r2, [r3, #24]
 8007dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007dfe:	430a      	orrs	r2, r1
 8007e00:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681a      	ldr	r2, [r3, #0]
 8007e06:	2380      	movs	r3, #128	@ 0x80
 8007e08:	00db      	lsls	r3, r3, #3
 8007e0a:	4013      	ands	r3, r2
 8007e0c:	d009      	beq.n	8007e22 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007e0e:	4b07      	ldr	r3, [pc, #28]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e12:	2240      	movs	r2, #64	@ 0x40
 8007e14:	4393      	bics	r3, r2
 8007e16:	0019      	movs	r1, r3
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	695a      	ldr	r2, [r3, #20]
 8007e1c:	4b03      	ldr	r3, [pc, #12]	@ (8007e2c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007e1e:	430a      	orrs	r2, r1
 8007e20:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8007e22:	2300      	movs	r3, #0
}
 8007e24:	0018      	movs	r0, r3
 8007e26:	46bd      	mov	sp, r7
 8007e28:	b006      	add	sp, #24
 8007e2a:	bd80      	pop	{r7, pc}
 8007e2c:	40021000 	.word	0x40021000
 8007e30:	40007000 	.word	0x40007000
 8007e34:	fffffcff 	.word	0xfffffcff
 8007e38:	fffeffff 	.word	0xfffeffff
 8007e3c:	00001388 	.word	0x00001388
 8007e40:	efffffff 	.word	0xefffffff
 8007e44:	fffcffff 	.word	0xfffcffff

08007e48 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b084      	sub	sp, #16
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d101      	bne.n	8007e5a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007e56:	2301      	movs	r3, #1
 8007e58:	e0a8      	b.n	8007fac <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d109      	bne.n	8007e76 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	685a      	ldr	r2, [r3, #4]
 8007e66:	2382      	movs	r3, #130	@ 0x82
 8007e68:	005b      	lsls	r3, r3, #1
 8007e6a:	429a      	cmp	r2, r3
 8007e6c:	d009      	beq.n	8007e82 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2200      	movs	r2, #0
 8007e72:	61da      	str	r2, [r3, #28]
 8007e74:	e005      	b.n	8007e82 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2200      	movs	r2, #0
 8007e86:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	225d      	movs	r2, #93	@ 0x5d
 8007e8c:	5c9b      	ldrb	r3, [r3, r2]
 8007e8e:	b2db      	uxtb	r3, r3
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d107      	bne.n	8007ea4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	225c      	movs	r2, #92	@ 0x5c
 8007e98:	2100      	movs	r1, #0
 8007e9a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	0018      	movs	r0, r3
 8007ea0:	f7fb ff84 	bl	8003dac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	225d      	movs	r2, #93	@ 0x5d
 8007ea8:	2102      	movs	r1, #2
 8007eaa:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	681a      	ldr	r2, [r3, #0]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	2140      	movs	r1, #64	@ 0x40
 8007eb8:	438a      	bics	r2, r1
 8007eba:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	68da      	ldr	r2, [r3, #12]
 8007ec0:	23e0      	movs	r3, #224	@ 0xe0
 8007ec2:	00db      	lsls	r3, r3, #3
 8007ec4:	429a      	cmp	r2, r3
 8007ec6:	d902      	bls.n	8007ece <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007ec8:	2300      	movs	r3, #0
 8007eca:	60fb      	str	r3, [r7, #12]
 8007ecc:	e002      	b.n	8007ed4 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007ece:	2380      	movs	r3, #128	@ 0x80
 8007ed0:	015b      	lsls	r3, r3, #5
 8007ed2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	68da      	ldr	r2, [r3, #12]
 8007ed8:	23f0      	movs	r3, #240	@ 0xf0
 8007eda:	011b      	lsls	r3, r3, #4
 8007edc:	429a      	cmp	r2, r3
 8007ede:	d008      	beq.n	8007ef2 <HAL_SPI_Init+0xaa>
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	68da      	ldr	r2, [r3, #12]
 8007ee4:	23e0      	movs	r3, #224	@ 0xe0
 8007ee6:	00db      	lsls	r3, r3, #3
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d002      	beq.n	8007ef2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	685a      	ldr	r2, [r3, #4]
 8007ef6:	2382      	movs	r3, #130	@ 0x82
 8007ef8:	005b      	lsls	r3, r3, #1
 8007efa:	401a      	ands	r2, r3
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6899      	ldr	r1, [r3, #8]
 8007f00:	2384      	movs	r3, #132	@ 0x84
 8007f02:	021b      	lsls	r3, r3, #8
 8007f04:	400b      	ands	r3, r1
 8007f06:	431a      	orrs	r2, r3
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	691b      	ldr	r3, [r3, #16]
 8007f0c:	2102      	movs	r1, #2
 8007f0e:	400b      	ands	r3, r1
 8007f10:	431a      	orrs	r2, r3
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	695b      	ldr	r3, [r3, #20]
 8007f16:	2101      	movs	r1, #1
 8007f18:	400b      	ands	r3, r1
 8007f1a:	431a      	orrs	r2, r3
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6999      	ldr	r1, [r3, #24]
 8007f20:	2380      	movs	r3, #128	@ 0x80
 8007f22:	009b      	lsls	r3, r3, #2
 8007f24:	400b      	ands	r3, r1
 8007f26:	431a      	orrs	r2, r3
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	69db      	ldr	r3, [r3, #28]
 8007f2c:	2138      	movs	r1, #56	@ 0x38
 8007f2e:	400b      	ands	r3, r1
 8007f30:	431a      	orrs	r2, r3
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6a1b      	ldr	r3, [r3, #32]
 8007f36:	2180      	movs	r1, #128	@ 0x80
 8007f38:	400b      	ands	r3, r1
 8007f3a:	431a      	orrs	r2, r3
 8007f3c:	0011      	movs	r1, r2
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007f42:	2380      	movs	r3, #128	@ 0x80
 8007f44:	019b      	lsls	r3, r3, #6
 8007f46:	401a      	ands	r2, r3
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	430a      	orrs	r2, r1
 8007f4e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	699b      	ldr	r3, [r3, #24]
 8007f54:	0c1b      	lsrs	r3, r3, #16
 8007f56:	2204      	movs	r2, #4
 8007f58:	401a      	ands	r2, r3
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f5e:	2110      	movs	r1, #16
 8007f60:	400b      	ands	r3, r1
 8007f62:	431a      	orrs	r2, r3
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f68:	2108      	movs	r1, #8
 8007f6a:	400b      	ands	r3, r1
 8007f6c:	431a      	orrs	r2, r3
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	68d9      	ldr	r1, [r3, #12]
 8007f72:	23f0      	movs	r3, #240	@ 0xf0
 8007f74:	011b      	lsls	r3, r3, #4
 8007f76:	400b      	ands	r3, r1
 8007f78:	431a      	orrs	r2, r3
 8007f7a:	0011      	movs	r1, r2
 8007f7c:	68fa      	ldr	r2, [r7, #12]
 8007f7e:	2380      	movs	r3, #128	@ 0x80
 8007f80:	015b      	lsls	r3, r3, #5
 8007f82:	401a      	ands	r2, r3
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	430a      	orrs	r2, r1
 8007f8a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	69da      	ldr	r2, [r3, #28]
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4907      	ldr	r1, [pc, #28]	@ (8007fb4 <HAL_SPI_Init+0x16c>)
 8007f98:	400a      	ands	r2, r1
 8007f9a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	225d      	movs	r2, #93	@ 0x5d
 8007fa6:	2101      	movs	r1, #1
 8007fa8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007faa:	2300      	movs	r3, #0
}
 8007fac:	0018      	movs	r0, r3
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	b004      	add	sp, #16
 8007fb2:	bd80      	pop	{r7, pc}
 8007fb4:	fffff7ff 	.word	0xfffff7ff

08007fb8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b088      	sub	sp, #32
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	60f8      	str	r0, [r7, #12]
 8007fc0:	60b9      	str	r1, [r7, #8]
 8007fc2:	603b      	str	r3, [r7, #0]
 8007fc4:	1dbb      	adds	r3, r7, #6
 8007fc6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007fc8:	231f      	movs	r3, #31
 8007fca:	18fb      	adds	r3, r7, r3
 8007fcc:	2200      	movs	r2, #0
 8007fce:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	225c      	movs	r2, #92	@ 0x5c
 8007fd4:	5c9b      	ldrb	r3, [r3, r2]
 8007fd6:	2b01      	cmp	r3, #1
 8007fd8:	d101      	bne.n	8007fde <HAL_SPI_Transmit+0x26>
 8007fda:	2302      	movs	r3, #2
 8007fdc:	e147      	b.n	800826e <HAL_SPI_Transmit+0x2b6>
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	225c      	movs	r2, #92	@ 0x5c
 8007fe2:	2101      	movs	r1, #1
 8007fe4:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007fe6:	f7fc fa05 	bl	80043f4 <HAL_GetTick>
 8007fea:	0003      	movs	r3, r0
 8007fec:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007fee:	2316      	movs	r3, #22
 8007ff0:	18fb      	adds	r3, r7, r3
 8007ff2:	1dba      	adds	r2, r7, #6
 8007ff4:	8812      	ldrh	r2, [r2, #0]
 8007ff6:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	225d      	movs	r2, #93	@ 0x5d
 8007ffc:	5c9b      	ldrb	r3, [r3, r2]
 8007ffe:	b2db      	uxtb	r3, r3
 8008000:	2b01      	cmp	r3, #1
 8008002:	d004      	beq.n	800800e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8008004:	231f      	movs	r3, #31
 8008006:	18fb      	adds	r3, r7, r3
 8008008:	2202      	movs	r2, #2
 800800a:	701a      	strb	r2, [r3, #0]
    goto error;
 800800c:	e128      	b.n	8008260 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d003      	beq.n	800801c <HAL_SPI_Transmit+0x64>
 8008014:	1dbb      	adds	r3, r7, #6
 8008016:	881b      	ldrh	r3, [r3, #0]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d104      	bne.n	8008026 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800801c:	231f      	movs	r3, #31
 800801e:	18fb      	adds	r3, r7, r3
 8008020:	2201      	movs	r2, #1
 8008022:	701a      	strb	r2, [r3, #0]
    goto error;
 8008024:	e11c      	b.n	8008260 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	225d      	movs	r2, #93	@ 0x5d
 800802a:	2103      	movs	r1, #3
 800802c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	2200      	movs	r2, #0
 8008032:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	68ba      	ldr	r2, [r7, #8]
 8008038:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	1dba      	adds	r2, r7, #6
 800803e:	8812      	ldrh	r2, [r2, #0]
 8008040:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	1dba      	adds	r2, r7, #6
 8008046:	8812      	ldrh	r2, [r2, #0]
 8008048:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	2200      	movs	r2, #0
 800804e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	2244      	movs	r2, #68	@ 0x44
 8008054:	2100      	movs	r1, #0
 8008056:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	2246      	movs	r2, #70	@ 0x46
 800805c:	2100      	movs	r1, #0
 800805e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	2200      	movs	r2, #0
 8008064:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	2200      	movs	r2, #0
 800806a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	689a      	ldr	r2, [r3, #8]
 8008070:	2380      	movs	r3, #128	@ 0x80
 8008072:	021b      	lsls	r3, r3, #8
 8008074:	429a      	cmp	r2, r3
 8008076:	d110      	bne.n	800809a <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	681a      	ldr	r2, [r3, #0]
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	2140      	movs	r1, #64	@ 0x40
 8008084:	438a      	bics	r2, r1
 8008086:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	2180      	movs	r1, #128	@ 0x80
 8008094:	01c9      	lsls	r1, r1, #7
 8008096:	430a      	orrs	r2, r1
 8008098:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	2240      	movs	r2, #64	@ 0x40
 80080a2:	4013      	ands	r3, r2
 80080a4:	2b40      	cmp	r3, #64	@ 0x40
 80080a6:	d007      	beq.n	80080b8 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	681a      	ldr	r2, [r3, #0]
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	2140      	movs	r1, #64	@ 0x40
 80080b4:	430a      	orrs	r2, r1
 80080b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	68da      	ldr	r2, [r3, #12]
 80080bc:	23e0      	movs	r3, #224	@ 0xe0
 80080be:	00db      	lsls	r3, r3, #3
 80080c0:	429a      	cmp	r2, r3
 80080c2:	d952      	bls.n	800816a <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	685b      	ldr	r3, [r3, #4]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d004      	beq.n	80080d6 <HAL_SPI_Transmit+0x11e>
 80080cc:	2316      	movs	r3, #22
 80080ce:	18fb      	adds	r3, r7, r3
 80080d0:	881b      	ldrh	r3, [r3, #0]
 80080d2:	2b01      	cmp	r3, #1
 80080d4:	d143      	bne.n	800815e <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080da:	881a      	ldrh	r2, [r3, #0]
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080e6:	1c9a      	adds	r2, r3, #2
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80080f0:	b29b      	uxth	r3, r3
 80080f2:	3b01      	subs	r3, #1
 80080f4:	b29a      	uxth	r2, r3
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80080fa:	e030      	b.n	800815e <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	689b      	ldr	r3, [r3, #8]
 8008102:	2202      	movs	r2, #2
 8008104:	4013      	ands	r3, r2
 8008106:	2b02      	cmp	r3, #2
 8008108:	d112      	bne.n	8008130 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800810e:	881a      	ldrh	r2, [r3, #0]
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800811a:	1c9a      	adds	r2, r3, #2
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008124:	b29b      	uxth	r3, r3
 8008126:	3b01      	subs	r3, #1
 8008128:	b29a      	uxth	r2, r3
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800812e:	e016      	b.n	800815e <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008130:	f7fc f960 	bl	80043f4 <HAL_GetTick>
 8008134:	0002      	movs	r2, r0
 8008136:	69bb      	ldr	r3, [r7, #24]
 8008138:	1ad3      	subs	r3, r2, r3
 800813a:	683a      	ldr	r2, [r7, #0]
 800813c:	429a      	cmp	r2, r3
 800813e:	d802      	bhi.n	8008146 <HAL_SPI_Transmit+0x18e>
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	3301      	adds	r3, #1
 8008144:	d102      	bne.n	800814c <HAL_SPI_Transmit+0x194>
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d108      	bne.n	800815e <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 800814c:	231f      	movs	r3, #31
 800814e:	18fb      	adds	r3, r7, r3
 8008150:	2203      	movs	r2, #3
 8008152:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	225d      	movs	r2, #93	@ 0x5d
 8008158:	2101      	movs	r1, #1
 800815a:	5499      	strb	r1, [r3, r2]
          goto error;
 800815c:	e080      	b.n	8008260 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008162:	b29b      	uxth	r3, r3
 8008164:	2b00      	cmp	r3, #0
 8008166:	d1c9      	bne.n	80080fc <HAL_SPI_Transmit+0x144>
 8008168:	e053      	b.n	8008212 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d004      	beq.n	800817c <HAL_SPI_Transmit+0x1c4>
 8008172:	2316      	movs	r3, #22
 8008174:	18fb      	adds	r3, r7, r3
 8008176:	881b      	ldrh	r3, [r3, #0]
 8008178:	2b01      	cmp	r3, #1
 800817a:	d145      	bne.n	8008208 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	330c      	adds	r3, #12
 8008186:	7812      	ldrb	r2, [r2, #0]
 8008188:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800818e:	1c5a      	adds	r2, r3, #1
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008198:	b29b      	uxth	r3, r3
 800819a:	3b01      	subs	r3, #1
 800819c:	b29a      	uxth	r2, r3
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80081a2:	e031      	b.n	8008208 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	689b      	ldr	r3, [r3, #8]
 80081aa:	2202      	movs	r2, #2
 80081ac:	4013      	ands	r3, r2
 80081ae:	2b02      	cmp	r3, #2
 80081b0:	d113      	bne.n	80081da <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	330c      	adds	r3, #12
 80081bc:	7812      	ldrb	r2, [r2, #0]
 80081be:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081c4:	1c5a      	adds	r2, r3, #1
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081ce:	b29b      	uxth	r3, r3
 80081d0:	3b01      	subs	r3, #1
 80081d2:	b29a      	uxth	r2, r3
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80081d8:	e016      	b.n	8008208 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80081da:	f7fc f90b 	bl	80043f4 <HAL_GetTick>
 80081de:	0002      	movs	r2, r0
 80081e0:	69bb      	ldr	r3, [r7, #24]
 80081e2:	1ad3      	subs	r3, r2, r3
 80081e4:	683a      	ldr	r2, [r7, #0]
 80081e6:	429a      	cmp	r2, r3
 80081e8:	d802      	bhi.n	80081f0 <HAL_SPI_Transmit+0x238>
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	3301      	adds	r3, #1
 80081ee:	d102      	bne.n	80081f6 <HAL_SPI_Transmit+0x23e>
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d108      	bne.n	8008208 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 80081f6:	231f      	movs	r3, #31
 80081f8:	18fb      	adds	r3, r7, r3
 80081fa:	2203      	movs	r2, #3
 80081fc:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	225d      	movs	r2, #93	@ 0x5d
 8008202:	2101      	movs	r1, #1
 8008204:	5499      	strb	r1, [r3, r2]
          goto error;
 8008206:	e02b      	b.n	8008260 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800820c:	b29b      	uxth	r3, r3
 800820e:	2b00      	cmp	r3, #0
 8008210:	d1c8      	bne.n	80081a4 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008212:	69ba      	ldr	r2, [r7, #24]
 8008214:	6839      	ldr	r1, [r7, #0]
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	0018      	movs	r0, r3
 800821a:	f000 fe9b 	bl	8008f54 <SPI_EndRxTxTransaction>
 800821e:	1e03      	subs	r3, r0, #0
 8008220:	d002      	beq.n	8008228 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	2220      	movs	r2, #32
 8008226:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	689b      	ldr	r3, [r3, #8]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d10a      	bne.n	8008246 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008230:	2300      	movs	r3, #0
 8008232:	613b      	str	r3, [r7, #16]
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	68db      	ldr	r3, [r3, #12]
 800823a:	613b      	str	r3, [r7, #16]
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	689b      	ldr	r3, [r3, #8]
 8008242:	613b      	str	r3, [r7, #16]
 8008244:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800824a:	2b00      	cmp	r3, #0
 800824c:	d004      	beq.n	8008258 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 800824e:	231f      	movs	r3, #31
 8008250:	18fb      	adds	r3, r7, r3
 8008252:	2201      	movs	r2, #1
 8008254:	701a      	strb	r2, [r3, #0]
 8008256:	e003      	b.n	8008260 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	225d      	movs	r2, #93	@ 0x5d
 800825c:	2101      	movs	r1, #1
 800825e:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	225c      	movs	r2, #92	@ 0x5c
 8008264:	2100      	movs	r1, #0
 8008266:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8008268:	231f      	movs	r3, #31
 800826a:	18fb      	adds	r3, r7, r3
 800826c:	781b      	ldrb	r3, [r3, #0]
}
 800826e:	0018      	movs	r0, r3
 8008270:	46bd      	mov	sp, r7
 8008272:	b008      	add	sp, #32
 8008274:	bd80      	pop	{r7, pc}
	...

08008278 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008278:	b590      	push	{r4, r7, lr}
 800827a:	b089      	sub	sp, #36	@ 0x24
 800827c:	af02      	add	r7, sp, #8
 800827e:	60f8      	str	r0, [r7, #12]
 8008280:	60b9      	str	r1, [r7, #8]
 8008282:	603b      	str	r3, [r7, #0]
 8008284:	1dbb      	adds	r3, r7, #6
 8008286:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008288:	2117      	movs	r1, #23
 800828a:	187b      	adds	r3, r7, r1
 800828c:	2200      	movs	r2, #0
 800828e:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	225d      	movs	r2, #93	@ 0x5d
 8008294:	5c9b      	ldrb	r3, [r3, r2]
 8008296:	b2db      	uxtb	r3, r3
 8008298:	2b01      	cmp	r3, #1
 800829a:	d003      	beq.n	80082a4 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 800829c:	187b      	adds	r3, r7, r1
 800829e:	2202      	movs	r2, #2
 80082a0:	701a      	strb	r2, [r3, #0]
    goto error;
 80082a2:	e12b      	b.n	80084fc <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	685a      	ldr	r2, [r3, #4]
 80082a8:	2382      	movs	r3, #130	@ 0x82
 80082aa:	005b      	lsls	r3, r3, #1
 80082ac:	429a      	cmp	r2, r3
 80082ae:	d113      	bne.n	80082d8 <HAL_SPI_Receive+0x60>
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	689b      	ldr	r3, [r3, #8]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d10f      	bne.n	80082d8 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	225d      	movs	r2, #93	@ 0x5d
 80082bc:	2104      	movs	r1, #4
 80082be:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80082c0:	1dbb      	adds	r3, r7, #6
 80082c2:	881c      	ldrh	r4, [r3, #0]
 80082c4:	68ba      	ldr	r2, [r7, #8]
 80082c6:	68b9      	ldr	r1, [r7, #8]
 80082c8:	68f8      	ldr	r0, [r7, #12]
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	9300      	str	r3, [sp, #0]
 80082ce:	0023      	movs	r3, r4
 80082d0:	f000 f924 	bl	800851c <HAL_SPI_TransmitReceive>
 80082d4:	0003      	movs	r3, r0
 80082d6:	e118      	b.n	800850a <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	225c      	movs	r2, #92	@ 0x5c
 80082dc:	5c9b      	ldrb	r3, [r3, r2]
 80082de:	2b01      	cmp	r3, #1
 80082e0:	d101      	bne.n	80082e6 <HAL_SPI_Receive+0x6e>
 80082e2:	2302      	movs	r3, #2
 80082e4:	e111      	b.n	800850a <HAL_SPI_Receive+0x292>
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	225c      	movs	r2, #92	@ 0x5c
 80082ea:	2101      	movs	r1, #1
 80082ec:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80082ee:	f7fc f881 	bl	80043f4 <HAL_GetTick>
 80082f2:	0003      	movs	r3, r0
 80082f4:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d003      	beq.n	8008304 <HAL_SPI_Receive+0x8c>
 80082fc:	1dbb      	adds	r3, r7, #6
 80082fe:	881b      	ldrh	r3, [r3, #0]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d104      	bne.n	800830e <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 8008304:	2317      	movs	r3, #23
 8008306:	18fb      	adds	r3, r7, r3
 8008308:	2201      	movs	r2, #1
 800830a:	701a      	strb	r2, [r3, #0]
    goto error;
 800830c:	e0f6      	b.n	80084fc <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	225d      	movs	r2, #93	@ 0x5d
 8008312:	2104      	movs	r1, #4
 8008314:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	2200      	movs	r2, #0
 800831a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	68ba      	ldr	r2, [r7, #8]
 8008320:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	1dba      	adds	r2, r7, #6
 8008326:	2144      	movs	r1, #68	@ 0x44
 8008328:	8812      	ldrh	r2, [r2, #0]
 800832a:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	1dba      	adds	r2, r7, #6
 8008330:	2146      	movs	r1, #70	@ 0x46
 8008332:	8812      	ldrh	r2, [r2, #0]
 8008334:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2200      	movs	r2, #0
 800833a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	2200      	movs	r2, #0
 8008340:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2200      	movs	r2, #0
 8008346:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	2200      	movs	r2, #0
 800834c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2200      	movs	r2, #0
 8008352:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	68da      	ldr	r2, [r3, #12]
 8008358:	23e0      	movs	r3, #224	@ 0xe0
 800835a:	00db      	lsls	r3, r3, #3
 800835c:	429a      	cmp	r2, r3
 800835e:	d908      	bls.n	8008372 <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	685a      	ldr	r2, [r3, #4]
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	496a      	ldr	r1, [pc, #424]	@ (8008514 <HAL_SPI_Receive+0x29c>)
 800836c:	400a      	ands	r2, r1
 800836e:	605a      	str	r2, [r3, #4]
 8008370:	e008      	b.n	8008384 <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	685a      	ldr	r2, [r3, #4]
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	2180      	movs	r1, #128	@ 0x80
 800837e:	0149      	lsls	r1, r1, #5
 8008380:	430a      	orrs	r2, r1
 8008382:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	689a      	ldr	r2, [r3, #8]
 8008388:	2380      	movs	r3, #128	@ 0x80
 800838a:	021b      	lsls	r3, r3, #8
 800838c:	429a      	cmp	r2, r3
 800838e:	d10f      	bne.n	80083b0 <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	681a      	ldr	r2, [r3, #0]
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	2140      	movs	r1, #64	@ 0x40
 800839c:	438a      	bics	r2, r1
 800839e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	681a      	ldr	r2, [r3, #0]
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	495b      	ldr	r1, [pc, #364]	@ (8008518 <HAL_SPI_Receive+0x2a0>)
 80083ac:	400a      	ands	r2, r1
 80083ae:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	2240      	movs	r2, #64	@ 0x40
 80083b8:	4013      	ands	r3, r2
 80083ba:	2b40      	cmp	r3, #64	@ 0x40
 80083bc:	d007      	beq.n	80083ce <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	681a      	ldr	r2, [r3, #0]
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	2140      	movs	r1, #64	@ 0x40
 80083ca:	430a      	orrs	r2, r1
 80083cc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	68da      	ldr	r2, [r3, #12]
 80083d2:	23e0      	movs	r3, #224	@ 0xe0
 80083d4:	00db      	lsls	r3, r3, #3
 80083d6:	429a      	cmp	r2, r3
 80083d8:	d900      	bls.n	80083dc <HAL_SPI_Receive+0x164>
 80083da:	e071      	b.n	80084c0 <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80083dc:	e035      	b.n	800844a <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	689b      	ldr	r3, [r3, #8]
 80083e4:	2201      	movs	r2, #1
 80083e6:	4013      	ands	r3, r2
 80083e8:	2b01      	cmp	r3, #1
 80083ea:	d117      	bne.n	800841c <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	330c      	adds	r3, #12
 80083f2:	001a      	movs	r2, r3
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083f8:	7812      	ldrb	r2, [r2, #0]
 80083fa:	b2d2      	uxtb	r2, r2
 80083fc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008402:	1c5a      	adds	r2, r3, #1
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	2246      	movs	r2, #70	@ 0x46
 800840c:	5a9b      	ldrh	r3, [r3, r2]
 800840e:	b29b      	uxth	r3, r3
 8008410:	3b01      	subs	r3, #1
 8008412:	b299      	uxth	r1, r3
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2246      	movs	r2, #70	@ 0x46
 8008418:	5299      	strh	r1, [r3, r2]
 800841a:	e016      	b.n	800844a <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800841c:	f7fb ffea 	bl	80043f4 <HAL_GetTick>
 8008420:	0002      	movs	r2, r0
 8008422:	693b      	ldr	r3, [r7, #16]
 8008424:	1ad3      	subs	r3, r2, r3
 8008426:	683a      	ldr	r2, [r7, #0]
 8008428:	429a      	cmp	r2, r3
 800842a:	d802      	bhi.n	8008432 <HAL_SPI_Receive+0x1ba>
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	3301      	adds	r3, #1
 8008430:	d102      	bne.n	8008438 <HAL_SPI_Receive+0x1c0>
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d108      	bne.n	800844a <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 8008438:	2317      	movs	r3, #23
 800843a:	18fb      	adds	r3, r7, r3
 800843c:	2203      	movs	r2, #3
 800843e:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	225d      	movs	r2, #93	@ 0x5d
 8008444:	2101      	movs	r1, #1
 8008446:	5499      	strb	r1, [r3, r2]
          goto error;
 8008448:	e058      	b.n	80084fc <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	2246      	movs	r2, #70	@ 0x46
 800844e:	5a9b      	ldrh	r3, [r3, r2]
 8008450:	b29b      	uxth	r3, r3
 8008452:	2b00      	cmp	r3, #0
 8008454:	d1c3      	bne.n	80083de <HAL_SPI_Receive+0x166>
 8008456:	e039      	b.n	80084cc <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	2201      	movs	r2, #1
 8008460:	4013      	ands	r3, r2
 8008462:	2b01      	cmp	r3, #1
 8008464:	d115      	bne.n	8008492 <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	68da      	ldr	r2, [r3, #12]
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008470:	b292      	uxth	r2, r2
 8008472:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008478:	1c9a      	adds	r2, r3, #2
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	2246      	movs	r2, #70	@ 0x46
 8008482:	5a9b      	ldrh	r3, [r3, r2]
 8008484:	b29b      	uxth	r3, r3
 8008486:	3b01      	subs	r3, #1
 8008488:	b299      	uxth	r1, r3
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	2246      	movs	r2, #70	@ 0x46
 800848e:	5299      	strh	r1, [r3, r2]
 8008490:	e016      	b.n	80084c0 <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008492:	f7fb ffaf 	bl	80043f4 <HAL_GetTick>
 8008496:	0002      	movs	r2, r0
 8008498:	693b      	ldr	r3, [r7, #16]
 800849a:	1ad3      	subs	r3, r2, r3
 800849c:	683a      	ldr	r2, [r7, #0]
 800849e:	429a      	cmp	r2, r3
 80084a0:	d802      	bhi.n	80084a8 <HAL_SPI_Receive+0x230>
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	3301      	adds	r3, #1
 80084a6:	d102      	bne.n	80084ae <HAL_SPI_Receive+0x236>
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d108      	bne.n	80084c0 <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 80084ae:	2317      	movs	r3, #23
 80084b0:	18fb      	adds	r3, r7, r3
 80084b2:	2203      	movs	r2, #3
 80084b4:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	225d      	movs	r2, #93	@ 0x5d
 80084ba:	2101      	movs	r1, #1
 80084bc:	5499      	strb	r1, [r3, r2]
          goto error;
 80084be:	e01d      	b.n	80084fc <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	2246      	movs	r2, #70	@ 0x46
 80084c4:	5a9b      	ldrh	r3, [r3, r2]
 80084c6:	b29b      	uxth	r3, r3
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d1c5      	bne.n	8008458 <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80084cc:	693a      	ldr	r2, [r7, #16]
 80084ce:	6839      	ldr	r1, [r7, #0]
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	0018      	movs	r0, r3
 80084d4:	f000 fce0 	bl	8008e98 <SPI_EndRxTransaction>
 80084d8:	1e03      	subs	r3, r0, #0
 80084da:	d002      	beq.n	80084e2 <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	2220      	movs	r2, #32
 80084e0:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d004      	beq.n	80084f4 <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 80084ea:	2317      	movs	r3, #23
 80084ec:	18fb      	adds	r3, r7, r3
 80084ee:	2201      	movs	r2, #1
 80084f0:	701a      	strb	r2, [r3, #0]
 80084f2:	e003      	b.n	80084fc <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	225d      	movs	r2, #93	@ 0x5d
 80084f8:	2101      	movs	r1, #1
 80084fa:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	225c      	movs	r2, #92	@ 0x5c
 8008500:	2100      	movs	r1, #0
 8008502:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8008504:	2317      	movs	r3, #23
 8008506:	18fb      	adds	r3, r7, r3
 8008508:	781b      	ldrb	r3, [r3, #0]
}
 800850a:	0018      	movs	r0, r3
 800850c:	46bd      	mov	sp, r7
 800850e:	b007      	add	sp, #28
 8008510:	bd90      	pop	{r4, r7, pc}
 8008512:	46c0      	nop			@ (mov r8, r8)
 8008514:	ffffefff 	.word	0xffffefff
 8008518:	ffffbfff 	.word	0xffffbfff

0800851c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b08a      	sub	sp, #40	@ 0x28
 8008520:	af00      	add	r7, sp, #0
 8008522:	60f8      	str	r0, [r7, #12]
 8008524:	60b9      	str	r1, [r7, #8]
 8008526:	607a      	str	r2, [r7, #4]
 8008528:	001a      	movs	r2, r3
 800852a:	1cbb      	adds	r3, r7, #2
 800852c:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800852e:	2301      	movs	r3, #1
 8008530:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008532:	2323      	movs	r3, #35	@ 0x23
 8008534:	18fb      	adds	r3, r7, r3
 8008536:	2200      	movs	r2, #0
 8008538:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	225c      	movs	r2, #92	@ 0x5c
 800853e:	5c9b      	ldrb	r3, [r3, r2]
 8008540:	2b01      	cmp	r3, #1
 8008542:	d101      	bne.n	8008548 <HAL_SPI_TransmitReceive+0x2c>
 8008544:	2302      	movs	r3, #2
 8008546:	e1c4      	b.n	80088d2 <HAL_SPI_TransmitReceive+0x3b6>
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	225c      	movs	r2, #92	@ 0x5c
 800854c:	2101      	movs	r1, #1
 800854e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008550:	f7fb ff50 	bl	80043f4 <HAL_GetTick>
 8008554:	0003      	movs	r3, r0
 8008556:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008558:	201b      	movs	r0, #27
 800855a:	183b      	adds	r3, r7, r0
 800855c:	68fa      	ldr	r2, [r7, #12]
 800855e:	215d      	movs	r1, #93	@ 0x5d
 8008560:	5c52      	ldrb	r2, [r2, r1]
 8008562:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	685b      	ldr	r3, [r3, #4]
 8008568:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800856a:	2312      	movs	r3, #18
 800856c:	18fb      	adds	r3, r7, r3
 800856e:	1cba      	adds	r2, r7, #2
 8008570:	8812      	ldrh	r2, [r2, #0]
 8008572:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008574:	183b      	adds	r3, r7, r0
 8008576:	781b      	ldrb	r3, [r3, #0]
 8008578:	2b01      	cmp	r3, #1
 800857a:	d011      	beq.n	80085a0 <HAL_SPI_TransmitReceive+0x84>
 800857c:	697a      	ldr	r2, [r7, #20]
 800857e:	2382      	movs	r3, #130	@ 0x82
 8008580:	005b      	lsls	r3, r3, #1
 8008582:	429a      	cmp	r2, r3
 8008584:	d107      	bne.n	8008596 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d103      	bne.n	8008596 <HAL_SPI_TransmitReceive+0x7a>
 800858e:	183b      	adds	r3, r7, r0
 8008590:	781b      	ldrb	r3, [r3, #0]
 8008592:	2b04      	cmp	r3, #4
 8008594:	d004      	beq.n	80085a0 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8008596:	2323      	movs	r3, #35	@ 0x23
 8008598:	18fb      	adds	r3, r7, r3
 800859a:	2202      	movs	r2, #2
 800859c:	701a      	strb	r2, [r3, #0]
    goto error;
 800859e:	e191      	b.n	80088c4 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d006      	beq.n	80085b4 <HAL_SPI_TransmitReceive+0x98>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d003      	beq.n	80085b4 <HAL_SPI_TransmitReceive+0x98>
 80085ac:	1cbb      	adds	r3, r7, #2
 80085ae:	881b      	ldrh	r3, [r3, #0]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d104      	bne.n	80085be <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80085b4:	2323      	movs	r3, #35	@ 0x23
 80085b6:	18fb      	adds	r3, r7, r3
 80085b8:	2201      	movs	r2, #1
 80085ba:	701a      	strb	r2, [r3, #0]
    goto error;
 80085bc:	e182      	b.n	80088c4 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	225d      	movs	r2, #93	@ 0x5d
 80085c2:	5c9b      	ldrb	r3, [r3, r2]
 80085c4:	b2db      	uxtb	r3, r3
 80085c6:	2b04      	cmp	r3, #4
 80085c8:	d003      	beq.n	80085d2 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	225d      	movs	r2, #93	@ 0x5d
 80085ce:	2105      	movs	r1, #5
 80085d0:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	2200      	movs	r2, #0
 80085d6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	1cba      	adds	r2, r7, #2
 80085e2:	2146      	movs	r1, #70	@ 0x46
 80085e4:	8812      	ldrh	r2, [r2, #0]
 80085e6:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	1cba      	adds	r2, r7, #2
 80085ec:	2144      	movs	r1, #68	@ 0x44
 80085ee:	8812      	ldrh	r2, [r2, #0]
 80085f0:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	68ba      	ldr	r2, [r7, #8]
 80085f6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	1cba      	adds	r2, r7, #2
 80085fc:	8812      	ldrh	r2, [r2, #0]
 80085fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	1cba      	adds	r2, r7, #2
 8008604:	8812      	ldrh	r2, [r2, #0]
 8008606:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2200      	movs	r2, #0
 800860c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	2200      	movs	r2, #0
 8008612:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	68da      	ldr	r2, [r3, #12]
 8008618:	23e0      	movs	r3, #224	@ 0xe0
 800861a:	00db      	lsls	r3, r3, #3
 800861c:	429a      	cmp	r2, r3
 800861e:	d908      	bls.n	8008632 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	685a      	ldr	r2, [r3, #4]
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	49ac      	ldr	r1, [pc, #688]	@ (80088dc <HAL_SPI_TransmitReceive+0x3c0>)
 800862c:	400a      	ands	r2, r1
 800862e:	605a      	str	r2, [r3, #4]
 8008630:	e008      	b.n	8008644 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	685a      	ldr	r2, [r3, #4]
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	2180      	movs	r1, #128	@ 0x80
 800863e:	0149      	lsls	r1, r1, #5
 8008640:	430a      	orrs	r2, r1
 8008642:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	2240      	movs	r2, #64	@ 0x40
 800864c:	4013      	ands	r3, r2
 800864e:	2b40      	cmp	r3, #64	@ 0x40
 8008650:	d007      	beq.n	8008662 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	681a      	ldr	r2, [r3, #0]
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	2140      	movs	r1, #64	@ 0x40
 800865e:	430a      	orrs	r2, r1
 8008660:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	68da      	ldr	r2, [r3, #12]
 8008666:	23e0      	movs	r3, #224	@ 0xe0
 8008668:	00db      	lsls	r3, r3, #3
 800866a:	429a      	cmp	r2, r3
 800866c:	d800      	bhi.n	8008670 <HAL_SPI_TransmitReceive+0x154>
 800866e:	e083      	b.n	8008778 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	685b      	ldr	r3, [r3, #4]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d005      	beq.n	8008684 <HAL_SPI_TransmitReceive+0x168>
 8008678:	2312      	movs	r3, #18
 800867a:	18fb      	adds	r3, r7, r3
 800867c:	881b      	ldrh	r3, [r3, #0]
 800867e:	2b01      	cmp	r3, #1
 8008680:	d000      	beq.n	8008684 <HAL_SPI_TransmitReceive+0x168>
 8008682:	e06d      	b.n	8008760 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008688:	881a      	ldrh	r2, [r3, #0]
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008694:	1c9a      	adds	r2, r3, #2
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800869e:	b29b      	uxth	r3, r3
 80086a0:	3b01      	subs	r3, #1
 80086a2:	b29a      	uxth	r2, r3
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80086a8:	e05a      	b.n	8008760 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	689b      	ldr	r3, [r3, #8]
 80086b0:	2202      	movs	r2, #2
 80086b2:	4013      	ands	r3, r2
 80086b4:	2b02      	cmp	r3, #2
 80086b6:	d11b      	bne.n	80086f0 <HAL_SPI_TransmitReceive+0x1d4>
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80086bc:	b29b      	uxth	r3, r3
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d016      	beq.n	80086f0 <HAL_SPI_TransmitReceive+0x1d4>
 80086c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c4:	2b01      	cmp	r3, #1
 80086c6:	d113      	bne.n	80086f0 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086cc:	881a      	ldrh	r2, [r3, #0]
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086d8:	1c9a      	adds	r2, r3, #2
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80086e2:	b29b      	uxth	r3, r3
 80086e4:	3b01      	subs	r3, #1
 80086e6:	b29a      	uxth	r2, r3
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80086ec:	2300      	movs	r3, #0
 80086ee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	689b      	ldr	r3, [r3, #8]
 80086f6:	2201      	movs	r2, #1
 80086f8:	4013      	ands	r3, r2
 80086fa:	2b01      	cmp	r3, #1
 80086fc:	d11c      	bne.n	8008738 <HAL_SPI_TransmitReceive+0x21c>
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	2246      	movs	r2, #70	@ 0x46
 8008702:	5a9b      	ldrh	r3, [r3, r2]
 8008704:	b29b      	uxth	r3, r3
 8008706:	2b00      	cmp	r3, #0
 8008708:	d016      	beq.n	8008738 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	68da      	ldr	r2, [r3, #12]
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008714:	b292      	uxth	r2, r2
 8008716:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800871c:	1c9a      	adds	r2, r3, #2
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	2246      	movs	r2, #70	@ 0x46
 8008726:	5a9b      	ldrh	r3, [r3, r2]
 8008728:	b29b      	uxth	r3, r3
 800872a:	3b01      	subs	r3, #1
 800872c:	b299      	uxth	r1, r3
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	2246      	movs	r2, #70	@ 0x46
 8008732:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008734:	2301      	movs	r3, #1
 8008736:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008738:	f7fb fe5c 	bl	80043f4 <HAL_GetTick>
 800873c:	0002      	movs	r2, r0
 800873e:	69fb      	ldr	r3, [r7, #28]
 8008740:	1ad3      	subs	r3, r2, r3
 8008742:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008744:	429a      	cmp	r2, r3
 8008746:	d80b      	bhi.n	8008760 <HAL_SPI_TransmitReceive+0x244>
 8008748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800874a:	3301      	adds	r3, #1
 800874c:	d008      	beq.n	8008760 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 800874e:	2323      	movs	r3, #35	@ 0x23
 8008750:	18fb      	adds	r3, r7, r3
 8008752:	2203      	movs	r2, #3
 8008754:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	225d      	movs	r2, #93	@ 0x5d
 800875a:	2101      	movs	r1, #1
 800875c:	5499      	strb	r1, [r3, r2]
        goto error;
 800875e:	e0b1      	b.n	80088c4 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008764:	b29b      	uxth	r3, r3
 8008766:	2b00      	cmp	r3, #0
 8008768:	d19f      	bne.n	80086aa <HAL_SPI_TransmitReceive+0x18e>
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	2246      	movs	r2, #70	@ 0x46
 800876e:	5a9b      	ldrh	r3, [r3, r2]
 8008770:	b29b      	uxth	r3, r3
 8008772:	2b00      	cmp	r3, #0
 8008774:	d199      	bne.n	80086aa <HAL_SPI_TransmitReceive+0x18e>
 8008776:	e089      	b.n	800888c <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	685b      	ldr	r3, [r3, #4]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d005      	beq.n	800878c <HAL_SPI_TransmitReceive+0x270>
 8008780:	2312      	movs	r3, #18
 8008782:	18fb      	adds	r3, r7, r3
 8008784:	881b      	ldrh	r3, [r3, #0]
 8008786:	2b01      	cmp	r3, #1
 8008788:	d000      	beq.n	800878c <HAL_SPI_TransmitReceive+0x270>
 800878a:	e074      	b.n	8008876 <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	330c      	adds	r3, #12
 8008796:	7812      	ldrb	r2, [r2, #0]
 8008798:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800879e:	1c5a      	adds	r2, r3, #1
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087a8:	b29b      	uxth	r3, r3
 80087aa:	3b01      	subs	r3, #1
 80087ac:	b29a      	uxth	r2, r3
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80087b2:	e060      	b.n	8008876 <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	689b      	ldr	r3, [r3, #8]
 80087ba:	2202      	movs	r2, #2
 80087bc:	4013      	ands	r3, r2
 80087be:	2b02      	cmp	r3, #2
 80087c0:	d11c      	bne.n	80087fc <HAL_SPI_TransmitReceive+0x2e0>
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087c6:	b29b      	uxth	r3, r3
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d017      	beq.n	80087fc <HAL_SPI_TransmitReceive+0x2e0>
 80087cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ce:	2b01      	cmp	r3, #1
 80087d0:	d114      	bne.n	80087fc <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	330c      	adds	r3, #12
 80087dc:	7812      	ldrb	r2, [r2, #0]
 80087de:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087e4:	1c5a      	adds	r2, r3, #1
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087ee:	b29b      	uxth	r3, r3
 80087f0:	3b01      	subs	r3, #1
 80087f2:	b29a      	uxth	r2, r3
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80087f8:	2300      	movs	r3, #0
 80087fa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	689b      	ldr	r3, [r3, #8]
 8008802:	2201      	movs	r2, #1
 8008804:	4013      	ands	r3, r2
 8008806:	2b01      	cmp	r3, #1
 8008808:	d11e      	bne.n	8008848 <HAL_SPI_TransmitReceive+0x32c>
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	2246      	movs	r2, #70	@ 0x46
 800880e:	5a9b      	ldrh	r3, [r3, r2]
 8008810:	b29b      	uxth	r3, r3
 8008812:	2b00      	cmp	r3, #0
 8008814:	d018      	beq.n	8008848 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	330c      	adds	r3, #12
 800881c:	001a      	movs	r2, r3
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008822:	7812      	ldrb	r2, [r2, #0]
 8008824:	b2d2      	uxtb	r2, r2
 8008826:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800882c:	1c5a      	adds	r2, r3, #1
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	2246      	movs	r2, #70	@ 0x46
 8008836:	5a9b      	ldrh	r3, [r3, r2]
 8008838:	b29b      	uxth	r3, r3
 800883a:	3b01      	subs	r3, #1
 800883c:	b299      	uxth	r1, r3
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	2246      	movs	r2, #70	@ 0x46
 8008842:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008844:	2301      	movs	r3, #1
 8008846:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008848:	f7fb fdd4 	bl	80043f4 <HAL_GetTick>
 800884c:	0002      	movs	r2, r0
 800884e:	69fb      	ldr	r3, [r7, #28]
 8008850:	1ad3      	subs	r3, r2, r3
 8008852:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008854:	429a      	cmp	r2, r3
 8008856:	d802      	bhi.n	800885e <HAL_SPI_TransmitReceive+0x342>
 8008858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800885a:	3301      	adds	r3, #1
 800885c:	d102      	bne.n	8008864 <HAL_SPI_TransmitReceive+0x348>
 800885e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008860:	2b00      	cmp	r3, #0
 8008862:	d108      	bne.n	8008876 <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8008864:	2323      	movs	r3, #35	@ 0x23
 8008866:	18fb      	adds	r3, r7, r3
 8008868:	2203      	movs	r2, #3
 800886a:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	225d      	movs	r2, #93	@ 0x5d
 8008870:	2101      	movs	r1, #1
 8008872:	5499      	strb	r1, [r3, r2]
        goto error;
 8008874:	e026      	b.n	80088c4 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800887a:	b29b      	uxth	r3, r3
 800887c:	2b00      	cmp	r3, #0
 800887e:	d199      	bne.n	80087b4 <HAL_SPI_TransmitReceive+0x298>
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	2246      	movs	r2, #70	@ 0x46
 8008884:	5a9b      	ldrh	r3, [r3, r2]
 8008886:	b29b      	uxth	r3, r3
 8008888:	2b00      	cmp	r3, #0
 800888a:	d193      	bne.n	80087b4 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800888c:	69fa      	ldr	r2, [r7, #28]
 800888e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	0018      	movs	r0, r3
 8008894:	f000 fb5e 	bl	8008f54 <SPI_EndRxTxTransaction>
 8008898:	1e03      	subs	r3, r0, #0
 800889a:	d006      	beq.n	80088aa <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 800889c:	2323      	movs	r3, #35	@ 0x23
 800889e:	18fb      	adds	r3, r7, r3
 80088a0:	2201      	movs	r2, #1
 80088a2:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	2220      	movs	r2, #32
 80088a8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d004      	beq.n	80088bc <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 80088b2:	2323      	movs	r3, #35	@ 0x23
 80088b4:	18fb      	adds	r3, r7, r3
 80088b6:	2201      	movs	r2, #1
 80088b8:	701a      	strb	r2, [r3, #0]
 80088ba:	e003      	b.n	80088c4 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	225d      	movs	r2, #93	@ 0x5d
 80088c0:	2101      	movs	r1, #1
 80088c2:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	225c      	movs	r2, #92	@ 0x5c
 80088c8:	2100      	movs	r1, #0
 80088ca:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80088cc:	2323      	movs	r3, #35	@ 0x23
 80088ce:	18fb      	adds	r3, r7, r3
 80088d0:	781b      	ldrb	r3, [r3, #0]
}
 80088d2:	0018      	movs	r0, r3
 80088d4:	46bd      	mov	sp, r7
 80088d6:	b00a      	add	sp, #40	@ 0x28
 80088d8:	bd80      	pop	{r7, pc}
 80088da:	46c0      	nop			@ (mov r8, r8)
 80088dc:	ffffefff 	.word	0xffffefff

080088e0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	b086      	sub	sp, #24
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	60f8      	str	r0, [r7, #12]
 80088e8:	60b9      	str	r1, [r7, #8]
 80088ea:	1dbb      	adds	r3, r7, #6
 80088ec:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80088ee:	2317      	movs	r3, #23
 80088f0:	18fb      	adds	r3, r7, r3
 80088f2:	2200      	movs	r2, #0
 80088f4:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	225c      	movs	r2, #92	@ 0x5c
 80088fa:	5c9b      	ldrb	r3, [r3, r2]
 80088fc:	2b01      	cmp	r3, #1
 80088fe:	d101      	bne.n	8008904 <HAL_SPI_Transmit_DMA+0x24>
 8008900:	2302      	movs	r3, #2
 8008902:	e0e3      	b.n	8008acc <HAL_SPI_Transmit_DMA+0x1ec>
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	225c      	movs	r2, #92	@ 0x5c
 8008908:	2101      	movs	r1, #1
 800890a:	5499      	strb	r1, [r3, r2]

  if (hspi->State != HAL_SPI_STATE_READY)
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	225d      	movs	r2, #93	@ 0x5d
 8008910:	5c9b      	ldrb	r3, [r3, r2]
 8008912:	b2db      	uxtb	r3, r3
 8008914:	2b01      	cmp	r3, #1
 8008916:	d004      	beq.n	8008922 <HAL_SPI_Transmit_DMA+0x42>
  {
    errorcode = HAL_BUSY;
 8008918:	2317      	movs	r3, #23
 800891a:	18fb      	adds	r3, r7, r3
 800891c:	2202      	movs	r2, #2
 800891e:	701a      	strb	r2, [r3, #0]
    goto error;
 8008920:	e0cd      	b.n	8008abe <HAL_SPI_Transmit_DMA+0x1de>
  }

  if ((pData == NULL) || (Size == 0U))
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d003      	beq.n	8008930 <HAL_SPI_Transmit_DMA+0x50>
 8008928:	1dbb      	adds	r3, r7, #6
 800892a:	881b      	ldrh	r3, [r3, #0]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d104      	bne.n	800893a <HAL_SPI_Transmit_DMA+0x5a>
  {
    errorcode = HAL_ERROR;
 8008930:	2317      	movs	r3, #23
 8008932:	18fb      	adds	r3, r7, r3
 8008934:	2201      	movs	r2, #1
 8008936:	701a      	strb	r2, [r3, #0]
    goto error;
 8008938:	e0c1      	b.n	8008abe <HAL_SPI_Transmit_DMA+0x1de>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	225d      	movs	r2, #93	@ 0x5d
 800893e:	2103      	movs	r1, #3
 8008940:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	2200      	movs	r2, #0
 8008946:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	68ba      	ldr	r2, [r7, #8]
 800894c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	1dba      	adds	r2, r7, #6
 8008952:	8812      	ldrh	r2, [r2, #0]
 8008954:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	1dba      	adds	r2, r7, #6
 800895a:	8812      	ldrh	r2, [r2, #0]
 800895c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	2200      	movs	r2, #0
 8008962:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	2200      	movs	r2, #0
 8008968:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	2200      	movs	r2, #0
 800896e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	2244      	movs	r2, #68	@ 0x44
 8008974:	2100      	movs	r1, #0
 8008976:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	2246      	movs	r2, #70	@ 0x46
 800897c:	2100      	movs	r1, #0
 800897e:	5299      	strh	r1, [r3, r2]

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	689a      	ldr	r2, [r3, #8]
 8008984:	2380      	movs	r3, #128	@ 0x80
 8008986:	021b      	lsls	r3, r3, #8
 8008988:	429a      	cmp	r2, r3
 800898a:	d110      	bne.n	80089ae <HAL_SPI_Transmit_DMA+0xce>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	681a      	ldr	r2, [r3, #0]
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	2140      	movs	r1, #64	@ 0x40
 8008998:	438a      	bics	r2, r1
 800899a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	681a      	ldr	r2, [r3, #0]
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	2180      	movs	r1, #128	@ 0x80
 80089a8:	01c9      	lsls	r1, r1, #7
 80089aa:	430a      	orrs	r2, r1
 80089ac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089b2:	4a48      	ldr	r2, [pc, #288]	@ (8008ad4 <HAL_SPI_Transmit_DMA+0x1f4>)
 80089b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089ba:	4a47      	ldr	r2, [pc, #284]	@ (8008ad8 <HAL_SPI_Transmit_DMA+0x1f8>)
 80089bc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089c2:	4a46      	ldr	r2, [pc, #280]	@ (8008adc <HAL_SPI_Transmit_DMA+0x1fc>)
 80089c4:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089ca:	2200      	movs	r2, #0
 80089cc:	635a      	str	r2, [r3, #52]	@ 0x34

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	685a      	ldr	r2, [r3, #4]
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	4941      	ldr	r1, [pc, #260]	@ (8008ae0 <HAL_SPI_Transmit_DMA+0x200>)
 80089da:	400a      	ands	r2, r1
 80089dc:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	68da      	ldr	r2, [r3, #12]
 80089e2:	23e0      	movs	r3, #224	@ 0xe0
 80089e4:	00db      	lsls	r3, r3, #3
 80089e6:	429a      	cmp	r2, r3
 80089e8:	d82f      	bhi.n	8008a4a <HAL_SPI_Transmit_DMA+0x16a>
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089ee:	695a      	ldr	r2, [r3, #20]
 80089f0:	2380      	movs	r3, #128	@ 0x80
 80089f2:	00db      	lsls	r3, r3, #3
 80089f4:	429a      	cmp	r2, r3
 80089f6:	d128      	bne.n	8008a4a <HAL_SPI_Transmit_DMA+0x16a>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80089fc:	b29b      	uxth	r3, r3
 80089fe:	001a      	movs	r2, r3
 8008a00:	2301      	movs	r3, #1
 8008a02:	4013      	ands	r3, r2
 8008a04:	d10f      	bne.n	8008a26 <HAL_SPI_Transmit_DMA+0x146>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	685a      	ldr	r2, [r3, #4]
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4933      	ldr	r1, [pc, #204]	@ (8008ae0 <HAL_SPI_Transmit_DMA+0x200>)
 8008a12:	400a      	ands	r2, r1
 8008a14:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a1a:	b29b      	uxth	r3, r3
 8008a1c:	085b      	lsrs	r3, r3, #1
 8008a1e:	b29a      	uxth	r2, r3
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008a24:	e011      	b.n	8008a4a <HAL_SPI_Transmit_DMA+0x16a>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	685a      	ldr	r2, [r3, #4]
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	2180      	movs	r1, #128	@ 0x80
 8008a32:	01c9      	lsls	r1, r1, #7
 8008a34:	430a      	orrs	r2, r1
 8008a36:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a3c:	b29b      	uxth	r3, r3
 8008a3e:	085b      	lsrs	r3, r3, #1
 8008a40:	b29b      	uxth	r3, r3
 8008a42:	3301      	adds	r3, #1
 8008a44:	b29a      	uxth	r2, r3
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a52:	0019      	movs	r1, r3
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	330c      	adds	r3, #12
 8008a5a:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a60:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8008a62:	f7fc fa17 	bl	8004e94 <HAL_DMA_Start_IT>
 8008a66:	1e03      	subs	r3, r0, #0
 8008a68:	d00a      	beq.n	8008a80 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a6e:	2210      	movs	r2, #16
 8008a70:	431a      	orrs	r2, r3
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 8008a76:	2317      	movs	r3, #23
 8008a78:	18fb      	adds	r3, r7, r3
 8008a7a:	2201      	movs	r2, #1
 8008a7c:	701a      	strb	r2, [r3, #0]

    goto error;
 8008a7e:	e01e      	b.n	8008abe <HAL_SPI_Transmit_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	2240      	movs	r2, #64	@ 0x40
 8008a88:	4013      	ands	r3, r2
 8008a8a:	2b40      	cmp	r3, #64	@ 0x40
 8008a8c:	d007      	beq.n	8008a9e <HAL_SPI_Transmit_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	681a      	ldr	r2, [r3, #0]
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	2140      	movs	r1, #64	@ 0x40
 8008a9a:	430a      	orrs	r2, r1
 8008a9c:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	685a      	ldr	r2, [r3, #4]
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	2120      	movs	r1, #32
 8008aaa:	430a      	orrs	r2, r1
 8008aac:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	685a      	ldr	r2, [r3, #4]
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	2102      	movs	r1, #2
 8008aba:	430a      	orrs	r2, r1
 8008abc:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	225c      	movs	r2, #92	@ 0x5c
 8008ac2:	2100      	movs	r1, #0
 8008ac4:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8008ac6:	2317      	movs	r3, #23
 8008ac8:	18fb      	adds	r3, r7, r3
 8008aca:	781b      	ldrb	r3, [r3, #0]
}
 8008acc:	0018      	movs	r0, r3
 8008ace:	46bd      	mov	sp, r7
 8008ad0:	b006      	add	sp, #24
 8008ad2:	bd80      	pop	{r7, pc}
 8008ad4:	08008bd9 	.word	0x08008bd9
 8008ad8:	08008b2d 	.word	0x08008b2d
 8008adc:	08008bf7 	.word	0x08008bf7
 8008ae0:	ffffbfff 	.word	0xffffbfff

08008ae4 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b082      	sub	sp, #8
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8008aec:	46c0      	nop			@ (mov r8, r8)
 8008aee:	46bd      	mov	sp, r7
 8008af0:	b002      	add	sp, #8
 8008af2:	bd80      	pop	{r7, pc}

08008af4 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b082      	sub	sp, #8
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8008afc:	46c0      	nop			@ (mov r8, r8)
 8008afe:	46bd      	mov	sp, r7
 8008b00:	b002      	add	sp, #8
 8008b02:	bd80      	pop	{r7, pc}

08008b04 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b082      	sub	sp, #8
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008b0c:	46c0      	nop			@ (mov r8, r8)
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	b002      	add	sp, #8
 8008b12:	bd80      	pop	{r7, pc}

08008b14 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b082      	sub	sp, #8
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	225d      	movs	r2, #93	@ 0x5d
 8008b20:	5c9b      	ldrb	r3, [r3, r2]
 8008b22:	b2db      	uxtb	r3, r3
}
 8008b24:	0018      	movs	r0, r3
 8008b26:	46bd      	mov	sp, r7
 8008b28:	b002      	add	sp, #8
 8008b2a:	bd80      	pop	{r7, pc}

08008b2c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b086      	sub	sp, #24
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b38:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008b3a:	f7fb fc5b 	bl	80043f4 <HAL_GetTick>
 8008b3e:	0003      	movs	r3, r0
 8008b40:	613b      	str	r3, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	2220      	movs	r2, #32
 8008b4a:	4013      	ands	r3, r2
 8008b4c:	2b20      	cmp	r3, #32
 8008b4e:	d03c      	beq.n	8008bca <SPI_DMATransmitCplt+0x9e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8008b50:	697b      	ldr	r3, [r7, #20]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	685a      	ldr	r2, [r3, #4]
 8008b56:	697b      	ldr	r3, [r7, #20]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	2120      	movs	r1, #32
 8008b5c:	438a      	bics	r2, r1
 8008b5e:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8008b60:	697b      	ldr	r3, [r7, #20]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	685a      	ldr	r2, [r3, #4]
 8008b66:	697b      	ldr	r3, [r7, #20]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	2102      	movs	r1, #2
 8008b6c:	438a      	bics	r2, r1
 8008b6e:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008b70:	693a      	ldr	r2, [r7, #16]
 8008b72:	697b      	ldr	r3, [r7, #20]
 8008b74:	2164      	movs	r1, #100	@ 0x64
 8008b76:	0018      	movs	r0, r3
 8008b78:	f000 f9ec 	bl	8008f54 <SPI_EndRxTxTransaction>
 8008b7c:	1e03      	subs	r3, r0, #0
 8008b7e:	d005      	beq.n	8008b8c <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b80:	697b      	ldr	r3, [r7, #20]
 8008b82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b84:	2220      	movs	r2, #32
 8008b86:	431a      	orrs	r2, r3
 8008b88:	697b      	ldr	r3, [r7, #20]
 8008b8a:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008b8c:	697b      	ldr	r3, [r7, #20]
 8008b8e:	689b      	ldr	r3, [r3, #8]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d10a      	bne.n	8008baa <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008b94:	2300      	movs	r3, #0
 8008b96:	60fb      	str	r3, [r7, #12]
 8008b98:	697b      	ldr	r3, [r7, #20]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	68db      	ldr	r3, [r3, #12]
 8008b9e:	60fb      	str	r3, [r7, #12]
 8008ba0:	697b      	ldr	r3, [r7, #20]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	689b      	ldr	r3, [r3, #8]
 8008ba6:	60fb      	str	r3, [r7, #12]
 8008ba8:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8008baa:	697b      	ldr	r3, [r7, #20]
 8008bac:	2200      	movs	r2, #0
 8008bae:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8008bb0:	697b      	ldr	r3, [r7, #20]
 8008bb2:	225d      	movs	r2, #93	@ 0x5d
 8008bb4:	2101      	movs	r1, #1
 8008bb6:	5499      	strb	r1, [r3, r2]

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008bb8:	697b      	ldr	r3, [r7, #20]
 8008bba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d004      	beq.n	8008bca <SPI_DMATransmitCplt+0x9e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8008bc0:	697b      	ldr	r3, [r7, #20]
 8008bc2:	0018      	movs	r0, r3
 8008bc4:	f7ff ff9e 	bl	8008b04 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8008bc8:	e003      	b.n	8008bd2 <SPI_DMATransmitCplt+0xa6>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8008bca:	697b      	ldr	r3, [r7, #20]
 8008bcc:	0018      	movs	r0, r3
 8008bce:	f7ff ff89 	bl	8008ae4 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	b006      	add	sp, #24
 8008bd6:	bd80      	pop	{r7, pc}

08008bd8 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b084      	sub	sp, #16
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008be4:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	0018      	movs	r0, r3
 8008bea:	f7ff ff83 	bl	8008af4 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008bee:	46c0      	nop			@ (mov r8, r8)
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	b004      	add	sp, #16
 8008bf4:	bd80      	pop	{r7, pc}

08008bf6 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8008bf6:	b580      	push	{r7, lr}
 8008bf8:	b084      	sub	sp, #16
 8008bfa:	af00      	add	r7, sp, #0
 8008bfc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c02:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	685a      	ldr	r2, [r3, #4]
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	2103      	movs	r1, #3
 8008c10:	438a      	bics	r2, r1
 8008c12:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c18:	2210      	movs	r2, #16
 8008c1a:	431a      	orrs	r2, r3
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	225d      	movs	r2, #93	@ 0x5d
 8008c24:	2101      	movs	r1, #1
 8008c26:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	0018      	movs	r0, r3
 8008c2c:	f7ff ff6a 	bl	8008b04 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008c30:	46c0      	nop			@ (mov r8, r8)
 8008c32:	46bd      	mov	sp, r7
 8008c34:	b004      	add	sp, #16
 8008c36:	bd80      	pop	{r7, pc}

08008c38 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008c38:	b580      	push	{r7, lr}
 8008c3a:	b088      	sub	sp, #32
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	60f8      	str	r0, [r7, #12]
 8008c40:	60b9      	str	r1, [r7, #8]
 8008c42:	603b      	str	r3, [r7, #0]
 8008c44:	1dfb      	adds	r3, r7, #7
 8008c46:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008c48:	f7fb fbd4 	bl	80043f4 <HAL_GetTick>
 8008c4c:	0002      	movs	r2, r0
 8008c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c50:	1a9b      	subs	r3, r3, r2
 8008c52:	683a      	ldr	r2, [r7, #0]
 8008c54:	18d3      	adds	r3, r2, r3
 8008c56:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008c58:	f7fb fbcc 	bl	80043f4 <HAL_GetTick>
 8008c5c:	0003      	movs	r3, r0
 8008c5e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008c60:	4b3a      	ldr	r3, [pc, #232]	@ (8008d4c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	015b      	lsls	r3, r3, #5
 8008c66:	0d1b      	lsrs	r3, r3, #20
 8008c68:	69fa      	ldr	r2, [r7, #28]
 8008c6a:	4353      	muls	r3, r2
 8008c6c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008c6e:	e058      	b.n	8008d22 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	3301      	adds	r3, #1
 8008c74:	d055      	beq.n	8008d22 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008c76:	f7fb fbbd 	bl	80043f4 <HAL_GetTick>
 8008c7a:	0002      	movs	r2, r0
 8008c7c:	69bb      	ldr	r3, [r7, #24]
 8008c7e:	1ad3      	subs	r3, r2, r3
 8008c80:	69fa      	ldr	r2, [r7, #28]
 8008c82:	429a      	cmp	r2, r3
 8008c84:	d902      	bls.n	8008c8c <SPI_WaitFlagStateUntilTimeout+0x54>
 8008c86:	69fb      	ldr	r3, [r7, #28]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d142      	bne.n	8008d12 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	685a      	ldr	r2, [r3, #4]
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	21e0      	movs	r1, #224	@ 0xe0
 8008c98:	438a      	bics	r2, r1
 8008c9a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	685a      	ldr	r2, [r3, #4]
 8008ca0:	2382      	movs	r3, #130	@ 0x82
 8008ca2:	005b      	lsls	r3, r3, #1
 8008ca4:	429a      	cmp	r2, r3
 8008ca6:	d113      	bne.n	8008cd0 <SPI_WaitFlagStateUntilTimeout+0x98>
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	689a      	ldr	r2, [r3, #8]
 8008cac:	2380      	movs	r3, #128	@ 0x80
 8008cae:	021b      	lsls	r3, r3, #8
 8008cb0:	429a      	cmp	r2, r3
 8008cb2:	d005      	beq.n	8008cc0 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	689a      	ldr	r2, [r3, #8]
 8008cb8:	2380      	movs	r3, #128	@ 0x80
 8008cba:	00db      	lsls	r3, r3, #3
 8008cbc:	429a      	cmp	r2, r3
 8008cbe:	d107      	bne.n	8008cd0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	681a      	ldr	r2, [r3, #0]
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	2140      	movs	r1, #64	@ 0x40
 8008ccc:	438a      	bics	r2, r1
 8008cce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008cd4:	2380      	movs	r3, #128	@ 0x80
 8008cd6:	019b      	lsls	r3, r3, #6
 8008cd8:	429a      	cmp	r2, r3
 8008cda:	d110      	bne.n	8008cfe <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	681a      	ldr	r2, [r3, #0]
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	491a      	ldr	r1, [pc, #104]	@ (8008d50 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8008ce8:	400a      	ands	r2, r1
 8008cea:	601a      	str	r2, [r3, #0]
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	681a      	ldr	r2, [r3, #0]
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	2180      	movs	r1, #128	@ 0x80
 8008cf8:	0189      	lsls	r1, r1, #6
 8008cfa:	430a      	orrs	r2, r1
 8008cfc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	225d      	movs	r2, #93	@ 0x5d
 8008d02:	2101      	movs	r1, #1
 8008d04:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	225c      	movs	r2, #92	@ 0x5c
 8008d0a:	2100      	movs	r1, #0
 8008d0c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008d0e:	2303      	movs	r3, #3
 8008d10:	e017      	b.n	8008d42 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d101      	bne.n	8008d1c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8008d18:	2300      	movs	r3, #0
 8008d1a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	3b01      	subs	r3, #1
 8008d20:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	689b      	ldr	r3, [r3, #8]
 8008d28:	68ba      	ldr	r2, [r7, #8]
 8008d2a:	4013      	ands	r3, r2
 8008d2c:	68ba      	ldr	r2, [r7, #8]
 8008d2e:	1ad3      	subs	r3, r2, r3
 8008d30:	425a      	negs	r2, r3
 8008d32:	4153      	adcs	r3, r2
 8008d34:	b2db      	uxtb	r3, r3
 8008d36:	001a      	movs	r2, r3
 8008d38:	1dfb      	adds	r3, r7, #7
 8008d3a:	781b      	ldrb	r3, [r3, #0]
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	d197      	bne.n	8008c70 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008d40:	2300      	movs	r3, #0
}
 8008d42:	0018      	movs	r0, r3
 8008d44:	46bd      	mov	sp, r7
 8008d46:	b008      	add	sp, #32
 8008d48:	bd80      	pop	{r7, pc}
 8008d4a:	46c0      	nop			@ (mov r8, r8)
 8008d4c:	20000070 	.word	0x20000070
 8008d50:	ffffdfff 	.word	0xffffdfff

08008d54 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b08a      	sub	sp, #40	@ 0x28
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	60f8      	str	r0, [r7, #12]
 8008d5c:	60b9      	str	r1, [r7, #8]
 8008d5e:	607a      	str	r2, [r7, #4]
 8008d60:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008d62:	2317      	movs	r3, #23
 8008d64:	18fb      	adds	r3, r7, r3
 8008d66:	2200      	movs	r2, #0
 8008d68:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008d6a:	f7fb fb43 	bl	80043f4 <HAL_GetTick>
 8008d6e:	0002      	movs	r2, r0
 8008d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d72:	1a9b      	subs	r3, r3, r2
 8008d74:	683a      	ldr	r2, [r7, #0]
 8008d76:	18d3      	adds	r3, r2, r3
 8008d78:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8008d7a:	f7fb fb3b 	bl	80043f4 <HAL_GetTick>
 8008d7e:	0003      	movs	r3, r0
 8008d80:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	330c      	adds	r3, #12
 8008d88:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008d8a:	4b41      	ldr	r3, [pc, #260]	@ (8008e90 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8008d8c:	681a      	ldr	r2, [r3, #0]
 8008d8e:	0013      	movs	r3, r2
 8008d90:	009b      	lsls	r3, r3, #2
 8008d92:	189b      	adds	r3, r3, r2
 8008d94:	00da      	lsls	r2, r3, #3
 8008d96:	1ad3      	subs	r3, r2, r3
 8008d98:	0d1b      	lsrs	r3, r3, #20
 8008d9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d9c:	4353      	muls	r3, r2
 8008d9e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008da0:	e068      	b.n	8008e74 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008da2:	68ba      	ldr	r2, [r7, #8]
 8008da4:	23c0      	movs	r3, #192	@ 0xc0
 8008da6:	00db      	lsls	r3, r3, #3
 8008da8:	429a      	cmp	r2, r3
 8008daa:	d10a      	bne.n	8008dc2 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d107      	bne.n	8008dc2 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008db2:	69fb      	ldr	r3, [r7, #28]
 8008db4:	781b      	ldrb	r3, [r3, #0]
 8008db6:	b2da      	uxtb	r2, r3
 8008db8:	2117      	movs	r1, #23
 8008dba:	187b      	adds	r3, r7, r1
 8008dbc:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008dbe:	187b      	adds	r3, r7, r1
 8008dc0:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	3301      	adds	r3, #1
 8008dc6:	d055      	beq.n	8008e74 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008dc8:	f7fb fb14 	bl	80043f4 <HAL_GetTick>
 8008dcc:	0002      	movs	r2, r0
 8008dce:	6a3b      	ldr	r3, [r7, #32]
 8008dd0:	1ad3      	subs	r3, r2, r3
 8008dd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008dd4:	429a      	cmp	r2, r3
 8008dd6:	d902      	bls.n	8008dde <SPI_WaitFifoStateUntilTimeout+0x8a>
 8008dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d142      	bne.n	8008e64 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	685a      	ldr	r2, [r3, #4]
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	21e0      	movs	r1, #224	@ 0xe0
 8008dea:	438a      	bics	r2, r1
 8008dec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	685a      	ldr	r2, [r3, #4]
 8008df2:	2382      	movs	r3, #130	@ 0x82
 8008df4:	005b      	lsls	r3, r3, #1
 8008df6:	429a      	cmp	r2, r3
 8008df8:	d113      	bne.n	8008e22 <SPI_WaitFifoStateUntilTimeout+0xce>
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	689a      	ldr	r2, [r3, #8]
 8008dfe:	2380      	movs	r3, #128	@ 0x80
 8008e00:	021b      	lsls	r3, r3, #8
 8008e02:	429a      	cmp	r2, r3
 8008e04:	d005      	beq.n	8008e12 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	689a      	ldr	r2, [r3, #8]
 8008e0a:	2380      	movs	r3, #128	@ 0x80
 8008e0c:	00db      	lsls	r3, r3, #3
 8008e0e:	429a      	cmp	r2, r3
 8008e10:	d107      	bne.n	8008e22 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	681a      	ldr	r2, [r3, #0]
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	2140      	movs	r1, #64	@ 0x40
 8008e1e:	438a      	bics	r2, r1
 8008e20:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008e26:	2380      	movs	r3, #128	@ 0x80
 8008e28:	019b      	lsls	r3, r3, #6
 8008e2a:	429a      	cmp	r2, r3
 8008e2c:	d110      	bne.n	8008e50 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	681a      	ldr	r2, [r3, #0]
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	4916      	ldr	r1, [pc, #88]	@ (8008e94 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8008e3a:	400a      	ands	r2, r1
 8008e3c:	601a      	str	r2, [r3, #0]
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	681a      	ldr	r2, [r3, #0]
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	2180      	movs	r1, #128	@ 0x80
 8008e4a:	0189      	lsls	r1, r1, #6
 8008e4c:	430a      	orrs	r2, r1
 8008e4e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	225d      	movs	r2, #93	@ 0x5d
 8008e54:	2101      	movs	r1, #1
 8008e56:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	225c      	movs	r2, #92	@ 0x5c
 8008e5c:	2100      	movs	r1, #0
 8008e5e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008e60:	2303      	movs	r3, #3
 8008e62:	e010      	b.n	8008e86 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008e64:	69bb      	ldr	r3, [r7, #24]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d101      	bne.n	8008e6e <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8008e6e:	69bb      	ldr	r3, [r7, #24]
 8008e70:	3b01      	subs	r3, #1
 8008e72:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	689b      	ldr	r3, [r3, #8]
 8008e7a:	68ba      	ldr	r2, [r7, #8]
 8008e7c:	4013      	ands	r3, r2
 8008e7e:	687a      	ldr	r2, [r7, #4]
 8008e80:	429a      	cmp	r2, r3
 8008e82:	d18e      	bne.n	8008da2 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8008e84:	2300      	movs	r3, #0
}
 8008e86:	0018      	movs	r0, r3
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	b00a      	add	sp, #40	@ 0x28
 8008e8c:	bd80      	pop	{r7, pc}
 8008e8e:	46c0      	nop			@ (mov r8, r8)
 8008e90:	20000070 	.word	0x20000070
 8008e94:	ffffdfff 	.word	0xffffdfff

08008e98 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b086      	sub	sp, #24
 8008e9c:	af02      	add	r7, sp, #8
 8008e9e:	60f8      	str	r0, [r7, #12]
 8008ea0:	60b9      	str	r1, [r7, #8]
 8008ea2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	685a      	ldr	r2, [r3, #4]
 8008ea8:	2382      	movs	r3, #130	@ 0x82
 8008eaa:	005b      	lsls	r3, r3, #1
 8008eac:	429a      	cmp	r2, r3
 8008eae:	d113      	bne.n	8008ed8 <SPI_EndRxTransaction+0x40>
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	689a      	ldr	r2, [r3, #8]
 8008eb4:	2380      	movs	r3, #128	@ 0x80
 8008eb6:	021b      	lsls	r3, r3, #8
 8008eb8:	429a      	cmp	r2, r3
 8008eba:	d005      	beq.n	8008ec8 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	689a      	ldr	r2, [r3, #8]
 8008ec0:	2380      	movs	r3, #128	@ 0x80
 8008ec2:	00db      	lsls	r3, r3, #3
 8008ec4:	429a      	cmp	r2, r3
 8008ec6:	d107      	bne.n	8008ed8 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	681a      	ldr	r2, [r3, #0]
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	2140      	movs	r1, #64	@ 0x40
 8008ed4:	438a      	bics	r2, r1
 8008ed6:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008ed8:	68ba      	ldr	r2, [r7, #8]
 8008eda:	68f8      	ldr	r0, [r7, #12]
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	9300      	str	r3, [sp, #0]
 8008ee0:	0013      	movs	r3, r2
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	2180      	movs	r1, #128	@ 0x80
 8008ee6:	f7ff fea7 	bl	8008c38 <SPI_WaitFlagStateUntilTimeout>
 8008eea:	1e03      	subs	r3, r0, #0
 8008eec:	d007      	beq.n	8008efe <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ef2:	2220      	movs	r2, #32
 8008ef4:	431a      	orrs	r2, r3
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008efa:	2303      	movs	r3, #3
 8008efc:	e026      	b.n	8008f4c <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	685a      	ldr	r2, [r3, #4]
 8008f02:	2382      	movs	r3, #130	@ 0x82
 8008f04:	005b      	lsls	r3, r3, #1
 8008f06:	429a      	cmp	r2, r3
 8008f08:	d11f      	bne.n	8008f4a <SPI_EndRxTransaction+0xb2>
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	689a      	ldr	r2, [r3, #8]
 8008f0e:	2380      	movs	r3, #128	@ 0x80
 8008f10:	021b      	lsls	r3, r3, #8
 8008f12:	429a      	cmp	r2, r3
 8008f14:	d005      	beq.n	8008f22 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	689a      	ldr	r2, [r3, #8]
 8008f1a:	2380      	movs	r3, #128	@ 0x80
 8008f1c:	00db      	lsls	r3, r3, #3
 8008f1e:	429a      	cmp	r2, r3
 8008f20:	d113      	bne.n	8008f4a <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008f22:	68ba      	ldr	r2, [r7, #8]
 8008f24:	23c0      	movs	r3, #192	@ 0xc0
 8008f26:	00d9      	lsls	r1, r3, #3
 8008f28:	68f8      	ldr	r0, [r7, #12]
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	9300      	str	r3, [sp, #0]
 8008f2e:	0013      	movs	r3, r2
 8008f30:	2200      	movs	r2, #0
 8008f32:	f7ff ff0f 	bl	8008d54 <SPI_WaitFifoStateUntilTimeout>
 8008f36:	1e03      	subs	r3, r0, #0
 8008f38:	d007      	beq.n	8008f4a <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f3e:	2220      	movs	r2, #32
 8008f40:	431a      	orrs	r2, r3
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8008f46:	2303      	movs	r3, #3
 8008f48:	e000      	b.n	8008f4c <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8008f4a:	2300      	movs	r3, #0
}
 8008f4c:	0018      	movs	r0, r3
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	b004      	add	sp, #16
 8008f52:	bd80      	pop	{r7, pc}

08008f54 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b086      	sub	sp, #24
 8008f58:	af02      	add	r7, sp, #8
 8008f5a:	60f8      	str	r0, [r7, #12]
 8008f5c:	60b9      	str	r1, [r7, #8]
 8008f5e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008f60:	68ba      	ldr	r2, [r7, #8]
 8008f62:	23c0      	movs	r3, #192	@ 0xc0
 8008f64:	0159      	lsls	r1, r3, #5
 8008f66:	68f8      	ldr	r0, [r7, #12]
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	9300      	str	r3, [sp, #0]
 8008f6c:	0013      	movs	r3, r2
 8008f6e:	2200      	movs	r2, #0
 8008f70:	f7ff fef0 	bl	8008d54 <SPI_WaitFifoStateUntilTimeout>
 8008f74:	1e03      	subs	r3, r0, #0
 8008f76:	d007      	beq.n	8008f88 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f7c:	2220      	movs	r2, #32
 8008f7e:	431a      	orrs	r2, r3
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008f84:	2303      	movs	r3, #3
 8008f86:	e027      	b.n	8008fd8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008f88:	68ba      	ldr	r2, [r7, #8]
 8008f8a:	68f8      	ldr	r0, [r7, #12]
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	9300      	str	r3, [sp, #0]
 8008f90:	0013      	movs	r3, r2
 8008f92:	2200      	movs	r2, #0
 8008f94:	2180      	movs	r1, #128	@ 0x80
 8008f96:	f7ff fe4f 	bl	8008c38 <SPI_WaitFlagStateUntilTimeout>
 8008f9a:	1e03      	subs	r3, r0, #0
 8008f9c:	d007      	beq.n	8008fae <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fa2:	2220      	movs	r2, #32
 8008fa4:	431a      	orrs	r2, r3
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008faa:	2303      	movs	r3, #3
 8008fac:	e014      	b.n	8008fd8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008fae:	68ba      	ldr	r2, [r7, #8]
 8008fb0:	23c0      	movs	r3, #192	@ 0xc0
 8008fb2:	00d9      	lsls	r1, r3, #3
 8008fb4:	68f8      	ldr	r0, [r7, #12]
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	9300      	str	r3, [sp, #0]
 8008fba:	0013      	movs	r3, r2
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	f7ff fec9 	bl	8008d54 <SPI_WaitFifoStateUntilTimeout>
 8008fc2:	1e03      	subs	r3, r0, #0
 8008fc4:	d007      	beq.n	8008fd6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fca:	2220      	movs	r2, #32
 8008fcc:	431a      	orrs	r2, r3
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008fd2:	2303      	movs	r3, #3
 8008fd4:	e000      	b.n	8008fd8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008fd6:	2300      	movs	r3, #0
}
 8008fd8:	0018      	movs	r0, r3
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	b004      	add	sp, #16
 8008fde:	bd80      	pop	{r7, pc}

08008fe0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b082      	sub	sp, #8
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d101      	bne.n	8008ff2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008fee:	2301      	movs	r3, #1
 8008ff0:	e042      	b.n	8009078 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	223d      	movs	r2, #61	@ 0x3d
 8008ff6:	5c9b      	ldrb	r3, [r3, r2]
 8008ff8:	b2db      	uxtb	r3, r3
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d107      	bne.n	800900e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	223c      	movs	r2, #60	@ 0x3c
 8009002:	2100      	movs	r1, #0
 8009004:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	0018      	movs	r0, r3
 800900a:	f7fa ff9b 	bl	8003f44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	223d      	movs	r2, #61	@ 0x3d
 8009012:	2102      	movs	r1, #2
 8009014:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681a      	ldr	r2, [r3, #0]
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	3304      	adds	r3, #4
 800901e:	0019      	movs	r1, r3
 8009020:	0010      	movs	r0, r2
 8009022:	f000 fa17 	bl	8009454 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	2246      	movs	r2, #70	@ 0x46
 800902a:	2101      	movs	r1, #1
 800902c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	223e      	movs	r2, #62	@ 0x3e
 8009032:	2101      	movs	r1, #1
 8009034:	5499      	strb	r1, [r3, r2]
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	223f      	movs	r2, #63	@ 0x3f
 800903a:	2101      	movs	r1, #1
 800903c:	5499      	strb	r1, [r3, r2]
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2240      	movs	r2, #64	@ 0x40
 8009042:	2101      	movs	r1, #1
 8009044:	5499      	strb	r1, [r3, r2]
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2241      	movs	r2, #65	@ 0x41
 800904a:	2101      	movs	r1, #1
 800904c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2242      	movs	r2, #66	@ 0x42
 8009052:	2101      	movs	r1, #1
 8009054:	5499      	strb	r1, [r3, r2]
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2243      	movs	r2, #67	@ 0x43
 800905a:	2101      	movs	r1, #1
 800905c:	5499      	strb	r1, [r3, r2]
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2244      	movs	r2, #68	@ 0x44
 8009062:	2101      	movs	r1, #1
 8009064:	5499      	strb	r1, [r3, r2]
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2245      	movs	r2, #69	@ 0x45
 800906a:	2101      	movs	r1, #1
 800906c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	223d      	movs	r2, #61	@ 0x3d
 8009072:	2101      	movs	r1, #1
 8009074:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009076:	2300      	movs	r3, #0
}
 8009078:	0018      	movs	r0, r3
 800907a:	46bd      	mov	sp, r7
 800907c:	b002      	add	sp, #8
 800907e:	bd80      	pop	{r7, pc}

08009080 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009080:	b580      	push	{r7, lr}
 8009082:	b084      	sub	sp, #16
 8009084:	af00      	add	r7, sp, #0
 8009086:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	68db      	ldr	r3, [r3, #12]
 800908e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	691b      	ldr	r3, [r3, #16]
 8009096:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	2202      	movs	r2, #2
 800909c:	4013      	ands	r3, r2
 800909e:	d021      	beq.n	80090e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	2202      	movs	r2, #2
 80090a4:	4013      	ands	r3, r2
 80090a6:	d01d      	beq.n	80090e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	2203      	movs	r2, #3
 80090ae:	4252      	negs	r2, r2
 80090b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	2201      	movs	r2, #1
 80090b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	699b      	ldr	r3, [r3, #24]
 80090be:	2203      	movs	r2, #3
 80090c0:	4013      	ands	r3, r2
 80090c2:	d004      	beq.n	80090ce <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	0018      	movs	r0, r3
 80090c8:	f000 f9ac 	bl	8009424 <HAL_TIM_IC_CaptureCallback>
 80090cc:	e007      	b.n	80090de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	0018      	movs	r0, r3
 80090d2:	f000 f99f 	bl	8009414 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	0018      	movs	r0, r3
 80090da:	f000 f9ab 	bl	8009434 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2200      	movs	r2, #0
 80090e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	2204      	movs	r2, #4
 80090e8:	4013      	ands	r3, r2
 80090ea:	d022      	beq.n	8009132 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	2204      	movs	r2, #4
 80090f0:	4013      	ands	r3, r2
 80090f2:	d01e      	beq.n	8009132 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	2205      	movs	r2, #5
 80090fa:	4252      	negs	r2, r2
 80090fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	2202      	movs	r2, #2
 8009102:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	699a      	ldr	r2, [r3, #24]
 800910a:	23c0      	movs	r3, #192	@ 0xc0
 800910c:	009b      	lsls	r3, r3, #2
 800910e:	4013      	ands	r3, r2
 8009110:	d004      	beq.n	800911c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	0018      	movs	r0, r3
 8009116:	f000 f985 	bl	8009424 <HAL_TIM_IC_CaptureCallback>
 800911a:	e007      	b.n	800912c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	0018      	movs	r0, r3
 8009120:	f000 f978 	bl	8009414 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	0018      	movs	r0, r3
 8009128:	f000 f984 	bl	8009434 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2200      	movs	r2, #0
 8009130:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	2208      	movs	r2, #8
 8009136:	4013      	ands	r3, r2
 8009138:	d021      	beq.n	800917e <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	2208      	movs	r2, #8
 800913e:	4013      	ands	r3, r2
 8009140:	d01d      	beq.n	800917e <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	2209      	movs	r2, #9
 8009148:	4252      	negs	r2, r2
 800914a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2204      	movs	r2, #4
 8009150:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	69db      	ldr	r3, [r3, #28]
 8009158:	2203      	movs	r2, #3
 800915a:	4013      	ands	r3, r2
 800915c:	d004      	beq.n	8009168 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	0018      	movs	r0, r3
 8009162:	f000 f95f 	bl	8009424 <HAL_TIM_IC_CaptureCallback>
 8009166:	e007      	b.n	8009178 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	0018      	movs	r0, r3
 800916c:	f000 f952 	bl	8009414 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	0018      	movs	r0, r3
 8009174:	f000 f95e 	bl	8009434 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2200      	movs	r2, #0
 800917c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	2210      	movs	r2, #16
 8009182:	4013      	ands	r3, r2
 8009184:	d022      	beq.n	80091cc <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	2210      	movs	r2, #16
 800918a:	4013      	ands	r3, r2
 800918c:	d01e      	beq.n	80091cc <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	2211      	movs	r2, #17
 8009194:	4252      	negs	r2, r2
 8009196:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2208      	movs	r2, #8
 800919c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	69da      	ldr	r2, [r3, #28]
 80091a4:	23c0      	movs	r3, #192	@ 0xc0
 80091a6:	009b      	lsls	r3, r3, #2
 80091a8:	4013      	ands	r3, r2
 80091aa:	d004      	beq.n	80091b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	0018      	movs	r0, r3
 80091b0:	f000 f938 	bl	8009424 <HAL_TIM_IC_CaptureCallback>
 80091b4:	e007      	b.n	80091c6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	0018      	movs	r0, r3
 80091ba:	f000 f92b 	bl	8009414 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	0018      	movs	r0, r3
 80091c2:	f000 f937 	bl	8009434 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2200      	movs	r2, #0
 80091ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	2201      	movs	r2, #1
 80091d0:	4013      	ands	r3, r2
 80091d2:	d00c      	beq.n	80091ee <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	2201      	movs	r2, #1
 80091d8:	4013      	ands	r3, r2
 80091da:	d008      	beq.n	80091ee <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	2202      	movs	r2, #2
 80091e2:	4252      	negs	r2, r2
 80091e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	0018      	movs	r0, r3
 80091ea:	f000 f90b 	bl	8009404 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	2280      	movs	r2, #128	@ 0x80
 80091f2:	4013      	ands	r3, r2
 80091f4:	d00c      	beq.n	8009210 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	2280      	movs	r2, #128	@ 0x80
 80091fa:	4013      	ands	r3, r2
 80091fc:	d008      	beq.n	8009210 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	2281      	movs	r2, #129	@ 0x81
 8009204:	4252      	negs	r2, r2
 8009206:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	0018      	movs	r0, r3
 800920c:	f000 fab0 	bl	8009770 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	2240      	movs	r2, #64	@ 0x40
 8009214:	4013      	ands	r3, r2
 8009216:	d00c      	beq.n	8009232 <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	2240      	movs	r2, #64	@ 0x40
 800921c:	4013      	ands	r3, r2
 800921e:	d008      	beq.n	8009232 <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	2241      	movs	r2, #65	@ 0x41
 8009226:	4252      	negs	r2, r2
 8009228:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	0018      	movs	r0, r3
 800922e:	f000 f909 	bl	8009444 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	2220      	movs	r2, #32
 8009236:	4013      	ands	r3, r2
 8009238:	d00c      	beq.n	8009254 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	2220      	movs	r2, #32
 800923e:	4013      	ands	r3, r2
 8009240:	d008      	beq.n	8009254 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	2221      	movs	r2, #33	@ 0x21
 8009248:	4252      	negs	r2, r2
 800924a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	0018      	movs	r0, r3
 8009250:	f000 fa86 	bl	8009760 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009254:	46c0      	nop			@ (mov r8, r8)
 8009256:	46bd      	mov	sp, r7
 8009258:	b004      	add	sp, #16
 800925a:	bd80      	pop	{r7, pc}

0800925c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b084      	sub	sp, #16
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
 8009264:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009266:	230f      	movs	r3, #15
 8009268:	18fb      	adds	r3, r7, r3
 800926a:	2200      	movs	r2, #0
 800926c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	223c      	movs	r2, #60	@ 0x3c
 8009272:	5c9b      	ldrb	r3, [r3, r2]
 8009274:	2b01      	cmp	r3, #1
 8009276:	d101      	bne.n	800927c <HAL_TIM_ConfigClockSource+0x20>
 8009278:	2302      	movs	r3, #2
 800927a:	e0bc      	b.n	80093f6 <HAL_TIM_ConfigClockSource+0x19a>
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	223c      	movs	r2, #60	@ 0x3c
 8009280:	2101      	movs	r1, #1
 8009282:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	223d      	movs	r2, #61	@ 0x3d
 8009288:	2102      	movs	r1, #2
 800928a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	689b      	ldr	r3, [r3, #8]
 8009292:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009294:	68bb      	ldr	r3, [r7, #8]
 8009296:	2277      	movs	r2, #119	@ 0x77
 8009298:	4393      	bics	r3, r2
 800929a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	4a58      	ldr	r2, [pc, #352]	@ (8009400 <HAL_TIM_ConfigClockSource+0x1a4>)
 80092a0:	4013      	ands	r3, r2
 80092a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	68ba      	ldr	r2, [r7, #8]
 80092aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	2280      	movs	r2, #128	@ 0x80
 80092b2:	0192      	lsls	r2, r2, #6
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d040      	beq.n	800933a <HAL_TIM_ConfigClockSource+0xde>
 80092b8:	2280      	movs	r2, #128	@ 0x80
 80092ba:	0192      	lsls	r2, r2, #6
 80092bc:	4293      	cmp	r3, r2
 80092be:	d900      	bls.n	80092c2 <HAL_TIM_ConfigClockSource+0x66>
 80092c0:	e088      	b.n	80093d4 <HAL_TIM_ConfigClockSource+0x178>
 80092c2:	2280      	movs	r2, #128	@ 0x80
 80092c4:	0152      	lsls	r2, r2, #5
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d100      	bne.n	80092cc <HAL_TIM_ConfigClockSource+0x70>
 80092ca:	e088      	b.n	80093de <HAL_TIM_ConfigClockSource+0x182>
 80092cc:	2280      	movs	r2, #128	@ 0x80
 80092ce:	0152      	lsls	r2, r2, #5
 80092d0:	4293      	cmp	r3, r2
 80092d2:	d900      	bls.n	80092d6 <HAL_TIM_ConfigClockSource+0x7a>
 80092d4:	e07e      	b.n	80093d4 <HAL_TIM_ConfigClockSource+0x178>
 80092d6:	2b70      	cmp	r3, #112	@ 0x70
 80092d8:	d018      	beq.n	800930c <HAL_TIM_ConfigClockSource+0xb0>
 80092da:	d900      	bls.n	80092de <HAL_TIM_ConfigClockSource+0x82>
 80092dc:	e07a      	b.n	80093d4 <HAL_TIM_ConfigClockSource+0x178>
 80092de:	2b60      	cmp	r3, #96	@ 0x60
 80092e0:	d04f      	beq.n	8009382 <HAL_TIM_ConfigClockSource+0x126>
 80092e2:	d900      	bls.n	80092e6 <HAL_TIM_ConfigClockSource+0x8a>
 80092e4:	e076      	b.n	80093d4 <HAL_TIM_ConfigClockSource+0x178>
 80092e6:	2b50      	cmp	r3, #80	@ 0x50
 80092e8:	d03b      	beq.n	8009362 <HAL_TIM_ConfigClockSource+0x106>
 80092ea:	d900      	bls.n	80092ee <HAL_TIM_ConfigClockSource+0x92>
 80092ec:	e072      	b.n	80093d4 <HAL_TIM_ConfigClockSource+0x178>
 80092ee:	2b40      	cmp	r3, #64	@ 0x40
 80092f0:	d057      	beq.n	80093a2 <HAL_TIM_ConfigClockSource+0x146>
 80092f2:	d900      	bls.n	80092f6 <HAL_TIM_ConfigClockSource+0x9a>
 80092f4:	e06e      	b.n	80093d4 <HAL_TIM_ConfigClockSource+0x178>
 80092f6:	2b30      	cmp	r3, #48	@ 0x30
 80092f8:	d063      	beq.n	80093c2 <HAL_TIM_ConfigClockSource+0x166>
 80092fa:	d86b      	bhi.n	80093d4 <HAL_TIM_ConfigClockSource+0x178>
 80092fc:	2b20      	cmp	r3, #32
 80092fe:	d060      	beq.n	80093c2 <HAL_TIM_ConfigClockSource+0x166>
 8009300:	d868      	bhi.n	80093d4 <HAL_TIM_ConfigClockSource+0x178>
 8009302:	2b00      	cmp	r3, #0
 8009304:	d05d      	beq.n	80093c2 <HAL_TIM_ConfigClockSource+0x166>
 8009306:	2b10      	cmp	r3, #16
 8009308:	d05b      	beq.n	80093c2 <HAL_TIM_ConfigClockSource+0x166>
 800930a:	e063      	b.n	80093d4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800931c:	f000 f9a2 	bl	8009664 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	689b      	ldr	r3, [r3, #8]
 8009326:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	2277      	movs	r2, #119	@ 0x77
 800932c:	4313      	orrs	r3, r2
 800932e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	68ba      	ldr	r2, [r7, #8]
 8009336:	609a      	str	r2, [r3, #8]
      break;
 8009338:	e052      	b.n	80093e0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009346:	683b      	ldr	r3, [r7, #0]
 8009348:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800934a:	f000 f98b 	bl	8009664 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	689a      	ldr	r2, [r3, #8]
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	2180      	movs	r1, #128	@ 0x80
 800935a:	01c9      	lsls	r1, r1, #7
 800935c:	430a      	orrs	r2, r1
 800935e:	609a      	str	r2, [r3, #8]
      break;
 8009360:	e03e      	b.n	80093e0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800936e:	001a      	movs	r2, r3
 8009370:	f000 f8fe 	bl	8009570 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	2150      	movs	r1, #80	@ 0x50
 800937a:	0018      	movs	r0, r3
 800937c:	f000 f958 	bl	8009630 <TIM_ITRx_SetConfig>
      break;
 8009380:	e02e      	b.n	80093e0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800938e:	001a      	movs	r2, r3
 8009390:	f000 f91c 	bl	80095cc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	2160      	movs	r1, #96	@ 0x60
 800939a:	0018      	movs	r0, r3
 800939c:	f000 f948 	bl	8009630 <TIM_ITRx_SetConfig>
      break;
 80093a0:	e01e      	b.n	80093e0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80093ae:	001a      	movs	r2, r3
 80093b0:	f000 f8de 	bl	8009570 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	2140      	movs	r1, #64	@ 0x40
 80093ba:	0018      	movs	r0, r3
 80093bc:	f000 f938 	bl	8009630 <TIM_ITRx_SetConfig>
      break;
 80093c0:	e00e      	b.n	80093e0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681a      	ldr	r2, [r3, #0]
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	0019      	movs	r1, r3
 80093cc:	0010      	movs	r0, r2
 80093ce:	f000 f92f 	bl	8009630 <TIM_ITRx_SetConfig>
      break;
 80093d2:	e005      	b.n	80093e0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80093d4:	230f      	movs	r3, #15
 80093d6:	18fb      	adds	r3, r7, r3
 80093d8:	2201      	movs	r2, #1
 80093da:	701a      	strb	r2, [r3, #0]
      break;
 80093dc:	e000      	b.n	80093e0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80093de:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	223d      	movs	r2, #61	@ 0x3d
 80093e4:	2101      	movs	r1, #1
 80093e6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	223c      	movs	r2, #60	@ 0x3c
 80093ec:	2100      	movs	r1, #0
 80093ee:	5499      	strb	r1, [r3, r2]

  return status;
 80093f0:	230f      	movs	r3, #15
 80093f2:	18fb      	adds	r3, r7, r3
 80093f4:	781b      	ldrb	r3, [r3, #0]
}
 80093f6:	0018      	movs	r0, r3
 80093f8:	46bd      	mov	sp, r7
 80093fa:	b004      	add	sp, #16
 80093fc:	bd80      	pop	{r7, pc}
 80093fe:	46c0      	nop			@ (mov r8, r8)
 8009400:	ffff00ff 	.word	0xffff00ff

08009404 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b082      	sub	sp, #8
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800940c:	46c0      	nop			@ (mov r8, r8)
 800940e:	46bd      	mov	sp, r7
 8009410:	b002      	add	sp, #8
 8009412:	bd80      	pop	{r7, pc}

08009414 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b082      	sub	sp, #8
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800941c:	46c0      	nop			@ (mov r8, r8)
 800941e:	46bd      	mov	sp, r7
 8009420:	b002      	add	sp, #8
 8009422:	bd80      	pop	{r7, pc}

08009424 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b082      	sub	sp, #8
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800942c:	46c0      	nop			@ (mov r8, r8)
 800942e:	46bd      	mov	sp, r7
 8009430:	b002      	add	sp, #8
 8009432:	bd80      	pop	{r7, pc}

08009434 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b082      	sub	sp, #8
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800943c:	46c0      	nop			@ (mov r8, r8)
 800943e:	46bd      	mov	sp, r7
 8009440:	b002      	add	sp, #8
 8009442:	bd80      	pop	{r7, pc}

08009444 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b082      	sub	sp, #8
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800944c:	46c0      	nop			@ (mov r8, r8)
 800944e:	46bd      	mov	sp, r7
 8009450:	b002      	add	sp, #8
 8009452:	bd80      	pop	{r7, pc}

08009454 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b084      	sub	sp, #16
 8009458:	af00      	add	r7, sp, #0
 800945a:	6078      	str	r0, [r7, #4]
 800945c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	4a3b      	ldr	r2, [pc, #236]	@ (8009554 <TIM_Base_SetConfig+0x100>)
 8009468:	4293      	cmp	r3, r2
 800946a:	d008      	beq.n	800947e <TIM_Base_SetConfig+0x2a>
 800946c:	687a      	ldr	r2, [r7, #4]
 800946e:	2380      	movs	r3, #128	@ 0x80
 8009470:	05db      	lsls	r3, r3, #23
 8009472:	429a      	cmp	r2, r3
 8009474:	d003      	beq.n	800947e <TIM_Base_SetConfig+0x2a>
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	4a37      	ldr	r2, [pc, #220]	@ (8009558 <TIM_Base_SetConfig+0x104>)
 800947a:	4293      	cmp	r3, r2
 800947c:	d108      	bne.n	8009490 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	2270      	movs	r2, #112	@ 0x70
 8009482:	4393      	bics	r3, r2
 8009484:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	685b      	ldr	r3, [r3, #4]
 800948a:	68fa      	ldr	r2, [r7, #12]
 800948c:	4313      	orrs	r3, r2
 800948e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	4a30      	ldr	r2, [pc, #192]	@ (8009554 <TIM_Base_SetConfig+0x100>)
 8009494:	4293      	cmp	r3, r2
 8009496:	d018      	beq.n	80094ca <TIM_Base_SetConfig+0x76>
 8009498:	687a      	ldr	r2, [r7, #4]
 800949a:	2380      	movs	r3, #128	@ 0x80
 800949c:	05db      	lsls	r3, r3, #23
 800949e:	429a      	cmp	r2, r3
 80094a0:	d013      	beq.n	80094ca <TIM_Base_SetConfig+0x76>
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	4a2c      	ldr	r2, [pc, #176]	@ (8009558 <TIM_Base_SetConfig+0x104>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d00f      	beq.n	80094ca <TIM_Base_SetConfig+0x76>
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	4a2b      	ldr	r2, [pc, #172]	@ (800955c <TIM_Base_SetConfig+0x108>)
 80094ae:	4293      	cmp	r3, r2
 80094b0:	d00b      	beq.n	80094ca <TIM_Base_SetConfig+0x76>
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	4a2a      	ldr	r2, [pc, #168]	@ (8009560 <TIM_Base_SetConfig+0x10c>)
 80094b6:	4293      	cmp	r3, r2
 80094b8:	d007      	beq.n	80094ca <TIM_Base_SetConfig+0x76>
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	4a29      	ldr	r2, [pc, #164]	@ (8009564 <TIM_Base_SetConfig+0x110>)
 80094be:	4293      	cmp	r3, r2
 80094c0:	d003      	beq.n	80094ca <TIM_Base_SetConfig+0x76>
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	4a28      	ldr	r2, [pc, #160]	@ (8009568 <TIM_Base_SetConfig+0x114>)
 80094c6:	4293      	cmp	r3, r2
 80094c8:	d108      	bne.n	80094dc <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	4a27      	ldr	r2, [pc, #156]	@ (800956c <TIM_Base_SetConfig+0x118>)
 80094ce:	4013      	ands	r3, r2
 80094d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	68db      	ldr	r3, [r3, #12]
 80094d6:	68fa      	ldr	r2, [r7, #12]
 80094d8:	4313      	orrs	r3, r2
 80094da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	2280      	movs	r2, #128	@ 0x80
 80094e0:	4393      	bics	r3, r2
 80094e2:	001a      	movs	r2, r3
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	695b      	ldr	r3, [r3, #20]
 80094e8:	4313      	orrs	r3, r2
 80094ea:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	68fa      	ldr	r2, [r7, #12]
 80094f0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	689a      	ldr	r2, [r3, #8]
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	681a      	ldr	r2, [r3, #0]
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	4a13      	ldr	r2, [pc, #76]	@ (8009554 <TIM_Base_SetConfig+0x100>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d00b      	beq.n	8009522 <TIM_Base_SetConfig+0xce>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	4a14      	ldr	r2, [pc, #80]	@ (8009560 <TIM_Base_SetConfig+0x10c>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d007      	beq.n	8009522 <TIM_Base_SetConfig+0xce>
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	4a13      	ldr	r2, [pc, #76]	@ (8009564 <TIM_Base_SetConfig+0x110>)
 8009516:	4293      	cmp	r3, r2
 8009518:	d003      	beq.n	8009522 <TIM_Base_SetConfig+0xce>
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	4a12      	ldr	r2, [pc, #72]	@ (8009568 <TIM_Base_SetConfig+0x114>)
 800951e:	4293      	cmp	r3, r2
 8009520:	d103      	bne.n	800952a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	691a      	ldr	r2, [r3, #16]
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2201      	movs	r2, #1
 800952e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	691b      	ldr	r3, [r3, #16]
 8009534:	2201      	movs	r2, #1
 8009536:	4013      	ands	r3, r2
 8009538:	2b01      	cmp	r3, #1
 800953a:	d106      	bne.n	800954a <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	691b      	ldr	r3, [r3, #16]
 8009540:	2201      	movs	r2, #1
 8009542:	4393      	bics	r3, r2
 8009544:	001a      	movs	r2, r3
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	611a      	str	r2, [r3, #16]
  }
}
 800954a:	46c0      	nop			@ (mov r8, r8)
 800954c:	46bd      	mov	sp, r7
 800954e:	b004      	add	sp, #16
 8009550:	bd80      	pop	{r7, pc}
 8009552:	46c0      	nop			@ (mov r8, r8)
 8009554:	40012c00 	.word	0x40012c00
 8009558:	40000400 	.word	0x40000400
 800955c:	40002000 	.word	0x40002000
 8009560:	40014000 	.word	0x40014000
 8009564:	40014400 	.word	0x40014400
 8009568:	40014800 	.word	0x40014800
 800956c:	fffffcff 	.word	0xfffffcff

08009570 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b086      	sub	sp, #24
 8009574:	af00      	add	r7, sp, #0
 8009576:	60f8      	str	r0, [r7, #12]
 8009578:	60b9      	str	r1, [r7, #8]
 800957a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	6a1b      	ldr	r3, [r3, #32]
 8009580:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	6a1b      	ldr	r3, [r3, #32]
 8009586:	2201      	movs	r2, #1
 8009588:	4393      	bics	r3, r2
 800958a:	001a      	movs	r2, r3
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	699b      	ldr	r3, [r3, #24]
 8009594:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	22f0      	movs	r2, #240	@ 0xf0
 800959a:	4393      	bics	r3, r2
 800959c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	011b      	lsls	r3, r3, #4
 80095a2:	693a      	ldr	r2, [r7, #16]
 80095a4:	4313      	orrs	r3, r2
 80095a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80095a8:	697b      	ldr	r3, [r7, #20]
 80095aa:	220a      	movs	r2, #10
 80095ac:	4393      	bics	r3, r2
 80095ae:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80095b0:	697a      	ldr	r2, [r7, #20]
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	4313      	orrs	r3, r2
 80095b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	693a      	ldr	r2, [r7, #16]
 80095bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	697a      	ldr	r2, [r7, #20]
 80095c2:	621a      	str	r2, [r3, #32]
}
 80095c4:	46c0      	nop			@ (mov r8, r8)
 80095c6:	46bd      	mov	sp, r7
 80095c8:	b006      	add	sp, #24
 80095ca:	bd80      	pop	{r7, pc}

080095cc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b086      	sub	sp, #24
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	60f8      	str	r0, [r7, #12]
 80095d4:	60b9      	str	r1, [r7, #8]
 80095d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	6a1b      	ldr	r3, [r3, #32]
 80095dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	6a1b      	ldr	r3, [r3, #32]
 80095e2:	2210      	movs	r2, #16
 80095e4:	4393      	bics	r3, r2
 80095e6:	001a      	movs	r2, r3
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	699b      	ldr	r3, [r3, #24]
 80095f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80095f2:	693b      	ldr	r3, [r7, #16]
 80095f4:	4a0d      	ldr	r2, [pc, #52]	@ (800962c <TIM_TI2_ConfigInputStage+0x60>)
 80095f6:	4013      	ands	r3, r2
 80095f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	031b      	lsls	r3, r3, #12
 80095fe:	693a      	ldr	r2, [r7, #16]
 8009600:	4313      	orrs	r3, r2
 8009602:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009604:	697b      	ldr	r3, [r7, #20]
 8009606:	22a0      	movs	r2, #160	@ 0xa0
 8009608:	4393      	bics	r3, r2
 800960a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800960c:	68bb      	ldr	r3, [r7, #8]
 800960e:	011b      	lsls	r3, r3, #4
 8009610:	697a      	ldr	r2, [r7, #20]
 8009612:	4313      	orrs	r3, r2
 8009614:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	693a      	ldr	r2, [r7, #16]
 800961a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	697a      	ldr	r2, [r7, #20]
 8009620:	621a      	str	r2, [r3, #32]
}
 8009622:	46c0      	nop			@ (mov r8, r8)
 8009624:	46bd      	mov	sp, r7
 8009626:	b006      	add	sp, #24
 8009628:	bd80      	pop	{r7, pc}
 800962a:	46c0      	nop			@ (mov r8, r8)
 800962c:	ffff0fff 	.word	0xffff0fff

08009630 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b084      	sub	sp, #16
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	689b      	ldr	r3, [r3, #8]
 800963e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	2270      	movs	r2, #112	@ 0x70
 8009644:	4393      	bics	r3, r2
 8009646:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009648:	683a      	ldr	r2, [r7, #0]
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	4313      	orrs	r3, r2
 800964e:	2207      	movs	r2, #7
 8009650:	4313      	orrs	r3, r2
 8009652:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	68fa      	ldr	r2, [r7, #12]
 8009658:	609a      	str	r2, [r3, #8]
}
 800965a:	46c0      	nop			@ (mov r8, r8)
 800965c:	46bd      	mov	sp, r7
 800965e:	b004      	add	sp, #16
 8009660:	bd80      	pop	{r7, pc}
	...

08009664 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b086      	sub	sp, #24
 8009668:	af00      	add	r7, sp, #0
 800966a:	60f8      	str	r0, [r7, #12]
 800966c:	60b9      	str	r1, [r7, #8]
 800966e:	607a      	str	r2, [r7, #4]
 8009670:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	689b      	ldr	r3, [r3, #8]
 8009676:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009678:	697b      	ldr	r3, [r7, #20]
 800967a:	4a09      	ldr	r2, [pc, #36]	@ (80096a0 <TIM_ETR_SetConfig+0x3c>)
 800967c:	4013      	ands	r3, r2
 800967e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	021a      	lsls	r2, r3, #8
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	431a      	orrs	r2, r3
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	4313      	orrs	r3, r2
 800968c:	697a      	ldr	r2, [r7, #20]
 800968e:	4313      	orrs	r3, r2
 8009690:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	697a      	ldr	r2, [r7, #20]
 8009696:	609a      	str	r2, [r3, #8]
}
 8009698:	46c0      	nop			@ (mov r8, r8)
 800969a:	46bd      	mov	sp, r7
 800969c:	b006      	add	sp, #24
 800969e:	bd80      	pop	{r7, pc}
 80096a0:	ffff00ff 	.word	0xffff00ff

080096a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b084      	sub	sp, #16
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
 80096ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	223c      	movs	r2, #60	@ 0x3c
 80096b2:	5c9b      	ldrb	r3, [r3, r2]
 80096b4:	2b01      	cmp	r3, #1
 80096b6:	d101      	bne.n	80096bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80096b8:	2302      	movs	r3, #2
 80096ba:	e047      	b.n	800974c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	223c      	movs	r2, #60	@ 0x3c
 80096c0:	2101      	movs	r1, #1
 80096c2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	223d      	movs	r2, #61	@ 0x3d
 80096c8:	2102      	movs	r1, #2
 80096ca:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	685b      	ldr	r3, [r3, #4]
 80096d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	689b      	ldr	r3, [r3, #8]
 80096da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	2270      	movs	r2, #112	@ 0x70
 80096e0:	4393      	bics	r3, r2
 80096e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	68fa      	ldr	r2, [r7, #12]
 80096ea:	4313      	orrs	r3, r2
 80096ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	68fa      	ldr	r2, [r7, #12]
 80096f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	4a16      	ldr	r2, [pc, #88]	@ (8009754 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80096fc:	4293      	cmp	r3, r2
 80096fe:	d00f      	beq.n	8009720 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681a      	ldr	r2, [r3, #0]
 8009704:	2380      	movs	r3, #128	@ 0x80
 8009706:	05db      	lsls	r3, r3, #23
 8009708:	429a      	cmp	r2, r3
 800970a:	d009      	beq.n	8009720 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	4a11      	ldr	r2, [pc, #68]	@ (8009758 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8009712:	4293      	cmp	r3, r2
 8009714:	d004      	beq.n	8009720 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	4a10      	ldr	r2, [pc, #64]	@ (800975c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800971c:	4293      	cmp	r3, r2
 800971e:	d10c      	bne.n	800973a <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009720:	68bb      	ldr	r3, [r7, #8]
 8009722:	2280      	movs	r2, #128	@ 0x80
 8009724:	4393      	bics	r3, r2
 8009726:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	685b      	ldr	r3, [r3, #4]
 800972c:	68ba      	ldr	r2, [r7, #8]
 800972e:	4313      	orrs	r3, r2
 8009730:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	68ba      	ldr	r2, [r7, #8]
 8009738:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	223d      	movs	r2, #61	@ 0x3d
 800973e:	2101      	movs	r1, #1
 8009740:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	223c      	movs	r2, #60	@ 0x3c
 8009746:	2100      	movs	r1, #0
 8009748:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800974a:	2300      	movs	r3, #0
}
 800974c:	0018      	movs	r0, r3
 800974e:	46bd      	mov	sp, r7
 8009750:	b004      	add	sp, #16
 8009752:	bd80      	pop	{r7, pc}
 8009754:	40012c00 	.word	0x40012c00
 8009758:	40000400 	.word	0x40000400
 800975c:	40014000 	.word	0x40014000

08009760 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b082      	sub	sp, #8
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009768:	46c0      	nop			@ (mov r8, r8)
 800976a:	46bd      	mov	sp, r7
 800976c:	b002      	add	sp, #8
 800976e:	bd80      	pop	{r7, pc}

08009770 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b082      	sub	sp, #8
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009778:	46c0      	nop			@ (mov r8, r8)
 800977a:	46bd      	mov	sp, r7
 800977c:	b002      	add	sp, #8
 800977e:	bd80      	pop	{r7, pc}

08009780 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b082      	sub	sp, #8
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d101      	bne.n	8009792 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800978e:	2301      	movs	r3, #1
 8009790:	e053      	b.n	800983a <HAL_UART_Init+0xba>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009796:	2b00      	cmp	r3, #0
 8009798:	d116      	bne.n	80097c8 <HAL_UART_Init+0x48>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2278      	movs	r2, #120	@ 0x78
 800979e:	2100      	movs	r1, #0
 80097a0:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	0018      	movs	r0, r3
 80097a6:	f000 fbeb 	bl	8009f80 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	22b0      	movs	r2, #176	@ 0xb0
 80097ae:	589b      	ldr	r3, [r3, r2]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d103      	bne.n	80097bc <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	21b0      	movs	r1, #176	@ 0xb0
 80097b8:	4a22      	ldr	r2, [pc, #136]	@ (8009844 <HAL_UART_Init+0xc4>)
 80097ba:	505a      	str	r2, [r3, r1]
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	22b0      	movs	r2, #176	@ 0xb0
 80097c0:	589b      	ldr	r3, [r3, r2]
 80097c2:	687a      	ldr	r2, [r7, #4]
 80097c4:	0010      	movs	r0, r2
 80097c6:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2224      	movs	r2, #36	@ 0x24
 80097cc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	681a      	ldr	r2, [r3, #0]
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	2101      	movs	r1, #1
 80097da:	438a      	bics	r2, r1
 80097dc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d003      	beq.n	80097ee <HAL_UART_Init+0x6e>
  {
    UART_AdvFeatureConfig(huart);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	0018      	movs	r0, r3
 80097ea:	f000 fd95 	bl	800a318 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	0018      	movs	r0, r3
 80097f2:	f000 fc09 	bl	800a008 <UART_SetConfig>
 80097f6:	0003      	movs	r3, r0
 80097f8:	2b01      	cmp	r3, #1
 80097fa:	d101      	bne.n	8009800 <HAL_UART_Init+0x80>
  {
    return HAL_ERROR;
 80097fc:	2301      	movs	r3, #1
 80097fe:	e01c      	b.n	800983a <HAL_UART_Init+0xba>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	685a      	ldr	r2, [r3, #4]
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	490f      	ldr	r1, [pc, #60]	@ (8009848 <HAL_UART_Init+0xc8>)
 800980c:	400a      	ands	r2, r1
 800980e:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	689a      	ldr	r2, [r3, #8]
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	212a      	movs	r1, #42	@ 0x2a
 800981c:	438a      	bics	r2, r1
 800981e:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	681a      	ldr	r2, [r3, #0]
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	2101      	movs	r1, #1
 800982c:	430a      	orrs	r2, r1
 800982e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	0018      	movs	r0, r3
 8009834:	f000 fe24 	bl	800a480 <UART_CheckIdleState>
 8009838:	0003      	movs	r3, r0
}
 800983a:	0018      	movs	r0, r3
 800983c:	46bd      	mov	sp, r7
 800983e:	b002      	add	sp, #8
 8009840:	bd80      	pop	{r7, pc}
 8009842:	46c0      	nop			@ (mov r8, r8)
 8009844:	08003f91 	.word	0x08003f91
 8009848:	ffffb7ff 	.word	0xffffb7ff

0800984c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b088      	sub	sp, #32
 8009850:	af00      	add	r7, sp, #0
 8009852:	60f8      	str	r0, [r7, #12]
 8009854:	60b9      	str	r1, [r7, #8]
 8009856:	1dbb      	adds	r3, r7, #6
 8009858:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800985e:	2b20      	cmp	r3, #32
 8009860:	d15b      	bne.n	800991a <HAL_UART_Transmit_IT+0xce>
  {
    if ((pData == NULL) || (Size == 0U))
 8009862:	68bb      	ldr	r3, [r7, #8]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d003      	beq.n	8009870 <HAL_UART_Transmit_IT+0x24>
 8009868:	1dbb      	adds	r3, r7, #6
 800986a:	881b      	ldrh	r3, [r3, #0]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d101      	bne.n	8009874 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8009870:	2301      	movs	r3, #1
 8009872:	e053      	b.n	800991c <HAL_UART_Transmit_IT+0xd0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	689a      	ldr	r2, [r3, #8]
 8009878:	2380      	movs	r3, #128	@ 0x80
 800987a:	015b      	lsls	r3, r3, #5
 800987c:	429a      	cmp	r2, r3
 800987e:	d109      	bne.n	8009894 <HAL_UART_Transmit_IT+0x48>
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	691b      	ldr	r3, [r3, #16]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d105      	bne.n	8009894 <HAL_UART_Transmit_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8009888:	68bb      	ldr	r3, [r7, #8]
 800988a:	2201      	movs	r2, #1
 800988c:	4013      	ands	r3, r2
 800988e:	d001      	beq.n	8009894 <HAL_UART_Transmit_IT+0x48>
      {
        return  HAL_ERROR;
 8009890:	2301      	movs	r3, #1
 8009892:	e043      	b.n	800991c <HAL_UART_Transmit_IT+0xd0>
      }
    }

    huart->pTxBuffPtr  = pData;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	68ba      	ldr	r2, [r7, #8]
 8009898:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	1dba      	adds	r2, r7, #6
 800989e:	2150      	movs	r1, #80	@ 0x50
 80098a0:	8812      	ldrh	r2, [r2, #0]
 80098a2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	1dba      	adds	r2, r7, #6
 80098a8:	2152      	movs	r1, #82	@ 0x52
 80098aa:	8812      	ldrh	r2, [r2, #0]
 80098ac:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	2200      	movs	r2, #0
 80098b2:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	2284      	movs	r2, #132	@ 0x84
 80098b8:	2100      	movs	r1, #0
 80098ba:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	2221      	movs	r2, #33	@ 0x21
 80098c0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	689a      	ldr	r2, [r3, #8]
 80098c6:	2380      	movs	r3, #128	@ 0x80
 80098c8:	015b      	lsls	r3, r3, #5
 80098ca:	429a      	cmp	r2, r3
 80098cc:	d107      	bne.n	80098de <HAL_UART_Transmit_IT+0x92>
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	691b      	ldr	r3, [r3, #16]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d103      	bne.n	80098de <HAL_UART_Transmit_IT+0x92>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	4a12      	ldr	r2, [pc, #72]	@ (8009924 <HAL_UART_Transmit_IT+0xd8>)
 80098da:	66da      	str	r2, [r3, #108]	@ 0x6c
 80098dc:	e002      	b.n	80098e4 <HAL_UART_Transmit_IT+0x98>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	4a11      	ldr	r2, [pc, #68]	@ (8009928 <HAL_UART_Transmit_IT+0xdc>)
 80098e2:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80098e4:	f3ef 8310 	mrs	r3, PRIMASK
 80098e8:	613b      	str	r3, [r7, #16]
  return(result);
 80098ea:	693b      	ldr	r3, [r7, #16]
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80098ec:	61fb      	str	r3, [r7, #28]
 80098ee:	2301      	movs	r3, #1
 80098f0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098f2:	697b      	ldr	r3, [r7, #20]
 80098f4:	f383 8810 	msr	PRIMASK, r3
}
 80098f8:	46c0      	nop			@ (mov r8, r8)
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	681a      	ldr	r2, [r3, #0]
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	2180      	movs	r1, #128	@ 0x80
 8009906:	430a      	orrs	r2, r1
 8009908:	601a      	str	r2, [r3, #0]
 800990a:	69fb      	ldr	r3, [r7, #28]
 800990c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800990e:	69bb      	ldr	r3, [r7, #24]
 8009910:	f383 8810 	msr	PRIMASK, r3
}
 8009914:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 8009916:	2300      	movs	r3, #0
 8009918:	e000      	b.n	800991c <HAL_UART_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 800991a:	2302      	movs	r3, #2
  }
}
 800991c:	0018      	movs	r0, r3
 800991e:	46bd      	mov	sp, r7
 8009920:	b008      	add	sp, #32
 8009922:	bd80      	pop	{r7, pc}
 8009924:	0800abe5 	.word	0x0800abe5
 8009928:	0800ab33 	.word	0x0800ab33

0800992c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800992c:	b590      	push	{r4, r7, lr}
 800992e:	b0ab      	sub	sp, #172	@ 0xac
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	69db      	ldr	r3, [r3, #28]
 800993a:	22a4      	movs	r2, #164	@ 0xa4
 800993c:	18b9      	adds	r1, r7, r2
 800993e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	20a0      	movs	r0, #160	@ 0xa0
 8009948:	1839      	adds	r1, r7, r0
 800994a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	689b      	ldr	r3, [r3, #8]
 8009952:	219c      	movs	r1, #156	@ 0x9c
 8009954:	1879      	adds	r1, r7, r1
 8009956:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009958:	0011      	movs	r1, r2
 800995a:	18bb      	adds	r3, r7, r2
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	4a9c      	ldr	r2, [pc, #624]	@ (8009bd0 <HAL_UART_IRQHandler+0x2a4>)
 8009960:	4013      	ands	r3, r2
 8009962:	2298      	movs	r2, #152	@ 0x98
 8009964:	18bc      	adds	r4, r7, r2
 8009966:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8009968:	18bb      	adds	r3, r7, r2
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d114      	bne.n	800999a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009970:	187b      	adds	r3, r7, r1
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	2220      	movs	r2, #32
 8009976:	4013      	ands	r3, r2
 8009978:	d00f      	beq.n	800999a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800997a:	183b      	adds	r3, r7, r0
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	2220      	movs	r2, #32
 8009980:	4013      	ands	r3, r2
 8009982:	d00a      	beq.n	800999a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009988:	2b00      	cmp	r3, #0
 800998a:	d100      	bne.n	800998e <HAL_UART_IRQHandler+0x62>
 800998c:	e2a8      	b.n	8009ee0 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009992:	687a      	ldr	r2, [r7, #4]
 8009994:	0010      	movs	r0, r2
 8009996:	4798      	blx	r3
      }
      return;
 8009998:	e2a2      	b.n	8009ee0 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800999a:	2398      	movs	r3, #152	@ 0x98
 800999c:	18fb      	adds	r3, r7, r3
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d100      	bne.n	80099a6 <HAL_UART_IRQHandler+0x7a>
 80099a4:	e11a      	b.n	8009bdc <HAL_UART_IRQHandler+0x2b0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80099a6:	239c      	movs	r3, #156	@ 0x9c
 80099a8:	18fb      	adds	r3, r7, r3
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	2201      	movs	r2, #1
 80099ae:	4013      	ands	r3, r2
 80099b0:	d106      	bne.n	80099c0 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80099b2:	23a0      	movs	r3, #160	@ 0xa0
 80099b4:	18fb      	adds	r3, r7, r3
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	4a86      	ldr	r2, [pc, #536]	@ (8009bd4 <HAL_UART_IRQHandler+0x2a8>)
 80099ba:	4013      	ands	r3, r2
 80099bc:	d100      	bne.n	80099c0 <HAL_UART_IRQHandler+0x94>
 80099be:	e10d      	b.n	8009bdc <HAL_UART_IRQHandler+0x2b0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80099c0:	23a4      	movs	r3, #164	@ 0xa4
 80099c2:	18fb      	adds	r3, r7, r3
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	2201      	movs	r2, #1
 80099c8:	4013      	ands	r3, r2
 80099ca:	d012      	beq.n	80099f2 <HAL_UART_IRQHandler+0xc6>
 80099cc:	23a0      	movs	r3, #160	@ 0xa0
 80099ce:	18fb      	adds	r3, r7, r3
 80099d0:	681a      	ldr	r2, [r3, #0]
 80099d2:	2380      	movs	r3, #128	@ 0x80
 80099d4:	005b      	lsls	r3, r3, #1
 80099d6:	4013      	ands	r3, r2
 80099d8:	d00b      	beq.n	80099f2 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	2201      	movs	r2, #1
 80099e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	2284      	movs	r2, #132	@ 0x84
 80099e6:	589b      	ldr	r3, [r3, r2]
 80099e8:	2201      	movs	r2, #1
 80099ea:	431a      	orrs	r2, r3
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2184      	movs	r1, #132	@ 0x84
 80099f0:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80099f2:	23a4      	movs	r3, #164	@ 0xa4
 80099f4:	18fb      	adds	r3, r7, r3
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	2202      	movs	r2, #2
 80099fa:	4013      	ands	r3, r2
 80099fc:	d011      	beq.n	8009a22 <HAL_UART_IRQHandler+0xf6>
 80099fe:	239c      	movs	r3, #156	@ 0x9c
 8009a00:	18fb      	adds	r3, r7, r3
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	2201      	movs	r2, #1
 8009a06:	4013      	ands	r3, r2
 8009a08:	d00b      	beq.n	8009a22 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	2202      	movs	r2, #2
 8009a10:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	2284      	movs	r2, #132	@ 0x84
 8009a16:	589b      	ldr	r3, [r3, r2]
 8009a18:	2204      	movs	r2, #4
 8009a1a:	431a      	orrs	r2, r3
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2184      	movs	r1, #132	@ 0x84
 8009a20:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009a22:	23a4      	movs	r3, #164	@ 0xa4
 8009a24:	18fb      	adds	r3, r7, r3
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	2204      	movs	r2, #4
 8009a2a:	4013      	ands	r3, r2
 8009a2c:	d011      	beq.n	8009a52 <HAL_UART_IRQHandler+0x126>
 8009a2e:	239c      	movs	r3, #156	@ 0x9c
 8009a30:	18fb      	adds	r3, r7, r3
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	2201      	movs	r2, #1
 8009a36:	4013      	ands	r3, r2
 8009a38:	d00b      	beq.n	8009a52 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	2204      	movs	r2, #4
 8009a40:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2284      	movs	r2, #132	@ 0x84
 8009a46:	589b      	ldr	r3, [r3, r2]
 8009a48:	2202      	movs	r2, #2
 8009a4a:	431a      	orrs	r2, r3
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2184      	movs	r1, #132	@ 0x84
 8009a50:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009a52:	23a4      	movs	r3, #164	@ 0xa4
 8009a54:	18fb      	adds	r3, r7, r3
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	2208      	movs	r2, #8
 8009a5a:	4013      	ands	r3, r2
 8009a5c:	d017      	beq.n	8009a8e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009a5e:	23a0      	movs	r3, #160	@ 0xa0
 8009a60:	18fb      	adds	r3, r7, r3
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	2220      	movs	r2, #32
 8009a66:	4013      	ands	r3, r2
 8009a68:	d105      	bne.n	8009a76 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009a6a:	239c      	movs	r3, #156	@ 0x9c
 8009a6c:	18fb      	adds	r3, r7, r3
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	2201      	movs	r2, #1
 8009a72:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009a74:	d00b      	beq.n	8009a8e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	2208      	movs	r2, #8
 8009a7c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2284      	movs	r2, #132	@ 0x84
 8009a82:	589b      	ldr	r3, [r3, r2]
 8009a84:	2208      	movs	r2, #8
 8009a86:	431a      	orrs	r2, r3
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2184      	movs	r1, #132	@ 0x84
 8009a8c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009a8e:	23a4      	movs	r3, #164	@ 0xa4
 8009a90:	18fb      	adds	r3, r7, r3
 8009a92:	681a      	ldr	r2, [r3, #0]
 8009a94:	2380      	movs	r3, #128	@ 0x80
 8009a96:	011b      	lsls	r3, r3, #4
 8009a98:	4013      	ands	r3, r2
 8009a9a:	d013      	beq.n	8009ac4 <HAL_UART_IRQHandler+0x198>
 8009a9c:	23a0      	movs	r3, #160	@ 0xa0
 8009a9e:	18fb      	adds	r3, r7, r3
 8009aa0:	681a      	ldr	r2, [r3, #0]
 8009aa2:	2380      	movs	r3, #128	@ 0x80
 8009aa4:	04db      	lsls	r3, r3, #19
 8009aa6:	4013      	ands	r3, r2
 8009aa8:	d00c      	beq.n	8009ac4 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	2280      	movs	r2, #128	@ 0x80
 8009ab0:	0112      	lsls	r2, r2, #4
 8009ab2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2284      	movs	r2, #132	@ 0x84
 8009ab8:	589b      	ldr	r3, [r3, r2]
 8009aba:	2220      	movs	r2, #32
 8009abc:	431a      	orrs	r2, r3
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	2184      	movs	r1, #132	@ 0x84
 8009ac2:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2284      	movs	r2, #132	@ 0x84
 8009ac8:	589b      	ldr	r3, [r3, r2]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d100      	bne.n	8009ad0 <HAL_UART_IRQHandler+0x1a4>
 8009ace:	e209      	b.n	8009ee4 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8009ad0:	23a4      	movs	r3, #164	@ 0xa4
 8009ad2:	18fb      	adds	r3, r7, r3
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	2220      	movs	r2, #32
 8009ad8:	4013      	ands	r3, r2
 8009ada:	d00e      	beq.n	8009afa <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009adc:	23a0      	movs	r3, #160	@ 0xa0
 8009ade:	18fb      	adds	r3, r7, r3
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	2220      	movs	r2, #32
 8009ae4:	4013      	ands	r3, r2
 8009ae6:	d008      	beq.n	8009afa <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d004      	beq.n	8009afa <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009af4:	687a      	ldr	r2, [r7, #4]
 8009af6:	0010      	movs	r0, r2
 8009af8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2284      	movs	r2, #132	@ 0x84
 8009afe:	589b      	ldr	r3, [r3, r2]
 8009b00:	2194      	movs	r1, #148	@ 0x94
 8009b02:	187a      	adds	r2, r7, r1
 8009b04:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	689b      	ldr	r3, [r3, #8]
 8009b0c:	2240      	movs	r2, #64	@ 0x40
 8009b0e:	4013      	ands	r3, r2
 8009b10:	2b40      	cmp	r3, #64	@ 0x40
 8009b12:	d004      	beq.n	8009b1e <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009b14:	187b      	adds	r3, r7, r1
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	2228      	movs	r2, #40	@ 0x28
 8009b1a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009b1c:	d04b      	beq.n	8009bb6 <HAL_UART_IRQHandler+0x28a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	0018      	movs	r0, r3
 8009b22:	f000 fe89 	bl	800a838 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	689b      	ldr	r3, [r3, #8]
 8009b2c:	2240      	movs	r2, #64	@ 0x40
 8009b2e:	4013      	ands	r3, r2
 8009b30:	2b40      	cmp	r3, #64	@ 0x40
 8009b32:	d139      	bne.n	8009ba8 <HAL_UART_IRQHandler+0x27c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009b34:	f3ef 8310 	mrs	r3, PRIMASK
 8009b38:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8009b3a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b3c:	2090      	movs	r0, #144	@ 0x90
 8009b3e:	183a      	adds	r2, r7, r0
 8009b40:	6013      	str	r3, [r2, #0]
 8009b42:	2301      	movs	r3, #1
 8009b44:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b46:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b48:	f383 8810 	msr	PRIMASK, r3
}
 8009b4c:	46c0      	nop			@ (mov r8, r8)
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	689a      	ldr	r2, [r3, #8]
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	2140      	movs	r1, #64	@ 0x40
 8009b5a:	438a      	bics	r2, r1
 8009b5c:	609a      	str	r2, [r3, #8]
 8009b5e:	183b      	adds	r3, r7, r0
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009b66:	f383 8810 	msr	PRIMASK, r3
}
 8009b6a:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d012      	beq.n	8009b9a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b78:	4a17      	ldr	r2, [pc, #92]	@ (8009bd8 <HAL_UART_IRQHandler+0x2ac>)
 8009b7a:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b80:	0018      	movs	r0, r3
 8009b82:	f7fb fa25 	bl	8004fd0 <HAL_DMA_Abort_IT>
 8009b86:	1e03      	subs	r3, r0, #0
 8009b88:	d020      	beq.n	8009bcc <HAL_UART_IRQHandler+0x2a0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b94:	0018      	movs	r0, r3
 8009b96:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b98:	e018      	b.n	8009bcc <HAL_UART_IRQHandler+0x2a0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2298      	movs	r2, #152	@ 0x98
 8009b9e:	589b      	ldr	r3, [r3, r2]
 8009ba0:	687a      	ldr	r2, [r7, #4]
 8009ba2:	0010      	movs	r0, r2
 8009ba4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ba6:	e011      	b.n	8009bcc <HAL_UART_IRQHandler+0x2a0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2298      	movs	r2, #152	@ 0x98
 8009bac:	589b      	ldr	r3, [r3, r2]
 8009bae:	687a      	ldr	r2, [r7, #4]
 8009bb0:	0010      	movs	r0, r2
 8009bb2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bb4:	e00a      	b.n	8009bcc <HAL_UART_IRQHandler+0x2a0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	2298      	movs	r2, #152	@ 0x98
 8009bba:	589b      	ldr	r3, [r3, r2]
 8009bbc:	687a      	ldr	r2, [r7, #4]
 8009bbe:	0010      	movs	r0, r2
 8009bc0:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2284      	movs	r2, #132	@ 0x84
 8009bc6:	2100      	movs	r1, #0
 8009bc8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8009bca:	e18b      	b.n	8009ee4 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bcc:	46c0      	nop			@ (mov r8, r8)
    return;
 8009bce:	e189      	b.n	8009ee4 <HAL_UART_IRQHandler+0x5b8>
 8009bd0:	0000080f 	.word	0x0000080f
 8009bd4:	04000120 	.word	0x04000120
 8009bd8:	0800ab01 	.word	0x0800ab01

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009be0:	2b01      	cmp	r3, #1
 8009be2:	d000      	beq.n	8009be6 <HAL_UART_IRQHandler+0x2ba>
 8009be4:	e13b      	b.n	8009e5e <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009be6:	23a4      	movs	r3, #164	@ 0xa4
 8009be8:	18fb      	adds	r3, r7, r3
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	2210      	movs	r2, #16
 8009bee:	4013      	ands	r3, r2
 8009bf0:	d100      	bne.n	8009bf4 <HAL_UART_IRQHandler+0x2c8>
 8009bf2:	e134      	b.n	8009e5e <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009bf4:	23a0      	movs	r3, #160	@ 0xa0
 8009bf6:	18fb      	adds	r3, r7, r3
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	2210      	movs	r2, #16
 8009bfc:	4013      	ands	r3, r2
 8009bfe:	d100      	bne.n	8009c02 <HAL_UART_IRQHandler+0x2d6>
 8009c00:	e12d      	b.n	8009e5e <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	2210      	movs	r2, #16
 8009c08:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	689b      	ldr	r3, [r3, #8]
 8009c10:	2240      	movs	r2, #64	@ 0x40
 8009c12:	4013      	ands	r3, r2
 8009c14:	2b40      	cmp	r3, #64	@ 0x40
 8009c16:	d000      	beq.n	8009c1a <HAL_UART_IRQHandler+0x2ee>
 8009c18:	e0a0      	b.n	8009d5c <HAL_UART_IRQHandler+0x430>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	685a      	ldr	r2, [r3, #4]
 8009c22:	217e      	movs	r1, #126	@ 0x7e
 8009c24:	187b      	adds	r3, r7, r1
 8009c26:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8009c28:	187b      	adds	r3, r7, r1
 8009c2a:	881b      	ldrh	r3, [r3, #0]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d100      	bne.n	8009c32 <HAL_UART_IRQHandler+0x306>
 8009c30:	e15a      	b.n	8009ee8 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2258      	movs	r2, #88	@ 0x58
 8009c36:	5a9b      	ldrh	r3, [r3, r2]
 8009c38:	187a      	adds	r2, r7, r1
 8009c3a:	8812      	ldrh	r2, [r2, #0]
 8009c3c:	429a      	cmp	r2, r3
 8009c3e:	d300      	bcc.n	8009c42 <HAL_UART_IRQHandler+0x316>
 8009c40:	e152      	b.n	8009ee8 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	187a      	adds	r2, r7, r1
 8009c46:	215a      	movs	r1, #90	@ 0x5a
 8009c48:	8812      	ldrh	r2, [r2, #0]
 8009c4a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c50:	699b      	ldr	r3, [r3, #24]
 8009c52:	2b20      	cmp	r3, #32
 8009c54:	d06f      	beq.n	8009d36 <HAL_UART_IRQHandler+0x40a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009c56:	f3ef 8310 	mrs	r3, PRIMASK
 8009c5a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8009c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c5e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009c60:	2301      	movs	r3, #1
 8009c62:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c66:	f383 8810 	msr	PRIMASK, r3
}
 8009c6a:	46c0      	nop			@ (mov r8, r8)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	681a      	ldr	r2, [r3, #0]
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	49a0      	ldr	r1, [pc, #640]	@ (8009ef8 <HAL_UART_IRQHandler+0x5cc>)
 8009c78:	400a      	ands	r2, r1
 8009c7a:	601a      	str	r2, [r3, #0]
 8009c7c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c7e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c82:	f383 8810 	msr	PRIMASK, r3
}
 8009c86:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009c88:	f3ef 8310 	mrs	r3, PRIMASK
 8009c8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8009c8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c90:	677b      	str	r3, [r7, #116]	@ 0x74
 8009c92:	2301      	movs	r3, #1
 8009c94:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c98:	f383 8810 	msr	PRIMASK, r3
}
 8009c9c:	46c0      	nop			@ (mov r8, r8)
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	689a      	ldr	r2, [r3, #8]
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	2101      	movs	r1, #1
 8009caa:	438a      	bics	r2, r1
 8009cac:	609a      	str	r2, [r3, #8]
 8009cae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009cb0:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009cb2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009cb4:	f383 8810 	msr	PRIMASK, r3
}
 8009cb8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009cba:	f3ef 8310 	mrs	r3, PRIMASK
 8009cbe:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8009cc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009cc2:	673b      	str	r3, [r7, #112]	@ 0x70
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009cc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009cca:	f383 8810 	msr	PRIMASK, r3
}
 8009cce:	46c0      	nop			@ (mov r8, r8)
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	689a      	ldr	r2, [r3, #8]
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	2140      	movs	r1, #64	@ 0x40
 8009cdc:	438a      	bics	r2, r1
 8009cde:	609a      	str	r2, [r3, #8]
 8009ce0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009ce2:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ce4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ce6:	f383 8810 	msr	PRIMASK, r3
}
 8009cea:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2280      	movs	r2, #128	@ 0x80
 8009cf0:	2120      	movs	r1, #32
 8009cf2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009cfa:	f3ef 8310 	mrs	r3, PRIMASK
 8009cfe:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8009d00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d02:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009d04:	2301      	movs	r3, #1
 8009d06:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d08:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009d0a:	f383 8810 	msr	PRIMASK, r3
}
 8009d0e:	46c0      	nop			@ (mov r8, r8)
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	681a      	ldr	r2, [r3, #0]
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	2110      	movs	r1, #16
 8009d1c:	438a      	bics	r2, r1
 8009d1e:	601a      	str	r2, [r3, #0]
 8009d20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d22:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d24:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009d26:	f383 8810 	msr	PRIMASK, r3
}
 8009d2a:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009d30:	0018      	movs	r0, r3
 8009d32:	f7fb f915 	bl	8004f60 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2202      	movs	r2, #2
 8009d3a:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	22ac      	movs	r2, #172	@ 0xac
 8009d40:	589b      	ldr	r3, [r3, r2]
 8009d42:	687a      	ldr	r2, [r7, #4]
 8009d44:	2158      	movs	r1, #88	@ 0x58
 8009d46:	5a51      	ldrh	r1, [r2, r1]
 8009d48:	687a      	ldr	r2, [r7, #4]
 8009d4a:	205a      	movs	r0, #90	@ 0x5a
 8009d4c:	5a12      	ldrh	r2, [r2, r0]
 8009d4e:	b292      	uxth	r2, r2
 8009d50:	1a8a      	subs	r2, r1, r2
 8009d52:	b291      	uxth	r1, r2
 8009d54:	687a      	ldr	r2, [r7, #4]
 8009d56:	0010      	movs	r0, r2
 8009d58:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009d5a:	e0c5      	b.n	8009ee8 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2258      	movs	r2, #88	@ 0x58
 8009d60:	5a99      	ldrh	r1, [r3, r2]
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	225a      	movs	r2, #90	@ 0x5a
 8009d66:	5a9b      	ldrh	r3, [r3, r2]
 8009d68:	b29a      	uxth	r2, r3
 8009d6a:	208e      	movs	r0, #142	@ 0x8e
 8009d6c:	183b      	adds	r3, r7, r0
 8009d6e:	1a8a      	subs	r2, r1, r2
 8009d70:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	225a      	movs	r2, #90	@ 0x5a
 8009d76:	5a9b      	ldrh	r3, [r3, r2]
 8009d78:	b29b      	uxth	r3, r3
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d100      	bne.n	8009d80 <HAL_UART_IRQHandler+0x454>
 8009d7e:	e0b5      	b.n	8009eec <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8009d80:	183b      	adds	r3, r7, r0
 8009d82:	881b      	ldrh	r3, [r3, #0]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d100      	bne.n	8009d8a <HAL_UART_IRQHandler+0x45e>
 8009d88:	e0b0      	b.n	8009eec <HAL_UART_IRQHandler+0x5c0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009d8a:	f3ef 8310 	mrs	r3, PRIMASK
 8009d8e:	60fb      	str	r3, [r7, #12]
  return(result);
 8009d90:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009d92:	2488      	movs	r4, #136	@ 0x88
 8009d94:	193a      	adds	r2, r7, r4
 8009d96:	6013      	str	r3, [r2, #0]
 8009d98:	2301      	movs	r3, #1
 8009d9a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d9c:	693b      	ldr	r3, [r7, #16]
 8009d9e:	f383 8810 	msr	PRIMASK, r3
}
 8009da2:	46c0      	nop			@ (mov r8, r8)
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	681a      	ldr	r2, [r3, #0]
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	4953      	ldr	r1, [pc, #332]	@ (8009efc <HAL_UART_IRQHandler+0x5d0>)
 8009db0:	400a      	ands	r2, r1
 8009db2:	601a      	str	r2, [r3, #0]
 8009db4:	193b      	adds	r3, r7, r4
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009dba:	697b      	ldr	r3, [r7, #20]
 8009dbc:	f383 8810 	msr	PRIMASK, r3
}
 8009dc0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009dc2:	f3ef 8310 	mrs	r3, PRIMASK
 8009dc6:	61bb      	str	r3, [r7, #24]
  return(result);
 8009dc8:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009dca:	2484      	movs	r4, #132	@ 0x84
 8009dcc:	193a      	adds	r2, r7, r4
 8009dce:	6013      	str	r3, [r2, #0]
 8009dd0:	2301      	movs	r3, #1
 8009dd2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009dd4:	69fb      	ldr	r3, [r7, #28]
 8009dd6:	f383 8810 	msr	PRIMASK, r3
}
 8009dda:	46c0      	nop			@ (mov r8, r8)
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	689a      	ldr	r2, [r3, #8]
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	2101      	movs	r1, #1
 8009de8:	438a      	bics	r2, r1
 8009dea:	609a      	str	r2, [r3, #8]
 8009dec:	193b      	adds	r3, r7, r4
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009df2:	6a3b      	ldr	r3, [r7, #32]
 8009df4:	f383 8810 	msr	PRIMASK, r3
}
 8009df8:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2280      	movs	r2, #128	@ 0x80
 8009dfe:	2120      	movs	r1, #32
 8009e00:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2200      	movs	r2, #0
 8009e06:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009e0e:	f3ef 8310 	mrs	r3, PRIMASK
 8009e12:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8009e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e16:	2480      	movs	r4, #128	@ 0x80
 8009e18:	193a      	adds	r2, r7, r4
 8009e1a:	6013      	str	r3, [r2, #0]
 8009e1c:	2301      	movs	r3, #1
 8009e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e22:	f383 8810 	msr	PRIMASK, r3
}
 8009e26:	46c0      	nop			@ (mov r8, r8)
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	681a      	ldr	r2, [r3, #0]
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	2110      	movs	r1, #16
 8009e34:	438a      	bics	r2, r1
 8009e36:	601a      	str	r2, [r3, #0]
 8009e38:	193b      	adds	r3, r7, r4
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e40:	f383 8810 	msr	PRIMASK, r3
}
 8009e44:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	2202      	movs	r2, #2
 8009e4a:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	22ac      	movs	r2, #172	@ 0xac
 8009e50:	589b      	ldr	r3, [r3, r2]
 8009e52:	183a      	adds	r2, r7, r0
 8009e54:	8811      	ldrh	r1, [r2, #0]
 8009e56:	687a      	ldr	r2, [r7, #4]
 8009e58:	0010      	movs	r0, r2
 8009e5a:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009e5c:	e046      	b.n	8009eec <HAL_UART_IRQHandler+0x5c0>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009e5e:	23a4      	movs	r3, #164	@ 0xa4
 8009e60:	18fb      	adds	r3, r7, r3
 8009e62:	681a      	ldr	r2, [r3, #0]
 8009e64:	2380      	movs	r3, #128	@ 0x80
 8009e66:	035b      	lsls	r3, r3, #13
 8009e68:	4013      	ands	r3, r2
 8009e6a:	d012      	beq.n	8009e92 <HAL_UART_IRQHandler+0x566>
 8009e6c:	239c      	movs	r3, #156	@ 0x9c
 8009e6e:	18fb      	adds	r3, r7, r3
 8009e70:	681a      	ldr	r2, [r3, #0]
 8009e72:	2380      	movs	r3, #128	@ 0x80
 8009e74:	03db      	lsls	r3, r3, #15
 8009e76:	4013      	ands	r3, r2
 8009e78:	d00b      	beq.n	8009e92 <HAL_UART_IRQHandler+0x566>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	2280      	movs	r2, #128	@ 0x80
 8009e80:	0352      	lsls	r2, r2, #13
 8009e82:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	22a8      	movs	r2, #168	@ 0xa8
 8009e88:	589b      	ldr	r3, [r3, r2]
 8009e8a:	687a      	ldr	r2, [r7, #4]
 8009e8c:	0010      	movs	r0, r2
 8009e8e:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009e90:	e02f      	b.n	8009ef2 <HAL_UART_IRQHandler+0x5c6>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009e92:	23a4      	movs	r3, #164	@ 0xa4
 8009e94:	18fb      	adds	r3, r7, r3
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	2280      	movs	r2, #128	@ 0x80
 8009e9a:	4013      	ands	r3, r2
 8009e9c:	d00f      	beq.n	8009ebe <HAL_UART_IRQHandler+0x592>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009e9e:	23a0      	movs	r3, #160	@ 0xa0
 8009ea0:	18fb      	adds	r3, r7, r3
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	2280      	movs	r2, #128	@ 0x80
 8009ea6:	4013      	ands	r3, r2
 8009ea8:	d009      	beq.n	8009ebe <HAL_UART_IRQHandler+0x592>
  {
    if (huart->TxISR != NULL)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d01e      	beq.n	8009ef0 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009eb6:	687a      	ldr	r2, [r7, #4]
 8009eb8:	0010      	movs	r0, r2
 8009eba:	4798      	blx	r3
    }
    return;
 8009ebc:	e018      	b.n	8009ef0 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009ebe:	23a4      	movs	r3, #164	@ 0xa4
 8009ec0:	18fb      	adds	r3, r7, r3
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	2240      	movs	r2, #64	@ 0x40
 8009ec6:	4013      	ands	r3, r2
 8009ec8:	d013      	beq.n	8009ef2 <HAL_UART_IRQHandler+0x5c6>
 8009eca:	23a0      	movs	r3, #160	@ 0xa0
 8009ecc:	18fb      	adds	r3, r7, r3
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	2240      	movs	r2, #64	@ 0x40
 8009ed2:	4013      	ands	r3, r2
 8009ed4:	d00d      	beq.n	8009ef2 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	0018      	movs	r0, r3
 8009eda:	f000 fee1 	bl	800aca0 <UART_EndTransmit_IT>
    return;
 8009ede:	e008      	b.n	8009ef2 <HAL_UART_IRQHandler+0x5c6>
      return;
 8009ee0:	46c0      	nop			@ (mov r8, r8)
 8009ee2:	e006      	b.n	8009ef2 <HAL_UART_IRQHandler+0x5c6>
    return;
 8009ee4:	46c0      	nop			@ (mov r8, r8)
 8009ee6:	e004      	b.n	8009ef2 <HAL_UART_IRQHandler+0x5c6>
      return;
 8009ee8:	46c0      	nop			@ (mov r8, r8)
 8009eea:	e002      	b.n	8009ef2 <HAL_UART_IRQHandler+0x5c6>
      return;
 8009eec:	46c0      	nop			@ (mov r8, r8)
 8009eee:	e000      	b.n	8009ef2 <HAL_UART_IRQHandler+0x5c6>
    return;
 8009ef0:	46c0      	nop			@ (mov r8, r8)
  }

}
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	b02b      	add	sp, #172	@ 0xac
 8009ef6:	bd90      	pop	{r4, r7, pc}
 8009ef8:	fffffeff 	.word	0xfffffeff
 8009efc:	fffffedf 	.word	0xfffffedf

08009f00 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b082      	sub	sp, #8
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009f08:	46c0      	nop			@ (mov r8, r8)
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	b002      	add	sp, #8
 8009f0e:	bd80      	pop	{r7, pc}

08009f10 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b082      	sub	sp, #8
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009f18:	46c0      	nop			@ (mov r8, r8)
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	b002      	add	sp, #8
 8009f1e:	bd80      	pop	{r7, pc}

08009f20 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b082      	sub	sp, #8
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009f28:	46c0      	nop			@ (mov r8, r8)
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	b002      	add	sp, #8
 8009f2e:	bd80      	pop	{r7, pc}

08009f30 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b082      	sub	sp, #8
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009f38:	46c0      	nop			@ (mov r8, r8)
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	b002      	add	sp, #8
 8009f3e:	bd80      	pop	{r7, pc}

08009f40 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009f40:	b580      	push	{r7, lr}
 8009f42:	b082      	sub	sp, #8
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009f48:	46c0      	nop			@ (mov r8, r8)
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	b002      	add	sp, #8
 8009f4e:	bd80      	pop	{r7, pc}

08009f50 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b082      	sub	sp, #8
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8009f58:	46c0      	nop			@ (mov r8, r8)
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	b002      	add	sp, #8
 8009f5e:	bd80      	pop	{r7, pc}

08009f60 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b082      	sub	sp, #8
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8009f68:	46c0      	nop			@ (mov r8, r8)
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	b002      	add	sp, #8
 8009f6e:	bd80      	pop	{r7, pc}

08009f70 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b082      	sub	sp, #8
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8009f78:	46c0      	nop			@ (mov r8, r8)
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	b002      	add	sp, #8
 8009f7e:	bd80      	pop	{r7, pc}

08009f80 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b082      	sub	sp, #8
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	2188      	movs	r1, #136	@ 0x88
 8009f8c:	4a14      	ldr	r2, [pc, #80]	@ (8009fe0 <UART_InitCallbacksToDefault+0x60>)
 8009f8e:	505a      	str	r2, [r3, r1]
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	218c      	movs	r1, #140	@ 0x8c
 8009f94:	4a13      	ldr	r2, [pc, #76]	@ (8009fe4 <UART_InitCallbacksToDefault+0x64>)
 8009f96:	505a      	str	r2, [r3, r1]
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2190      	movs	r1, #144	@ 0x90
 8009f9c:	4a12      	ldr	r2, [pc, #72]	@ (8009fe8 <UART_InitCallbacksToDefault+0x68>)
 8009f9e:	505a      	str	r2, [r3, r1]
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2194      	movs	r1, #148	@ 0x94
 8009fa4:	4a11      	ldr	r2, [pc, #68]	@ (8009fec <UART_InitCallbacksToDefault+0x6c>)
 8009fa6:	505a      	str	r2, [r3, r1]
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	2198      	movs	r1, #152	@ 0x98
 8009fac:	4a10      	ldr	r2, [pc, #64]	@ (8009ff0 <UART_InitCallbacksToDefault+0x70>)
 8009fae:	505a      	str	r2, [r3, r1]
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	219c      	movs	r1, #156	@ 0x9c
 8009fb4:	4a0f      	ldr	r2, [pc, #60]	@ (8009ff4 <UART_InitCallbacksToDefault+0x74>)
 8009fb6:	505a      	str	r2, [r3, r1]
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	21a0      	movs	r1, #160	@ 0xa0
 8009fbc:	4a0e      	ldr	r2, [pc, #56]	@ (8009ff8 <UART_InitCallbacksToDefault+0x78>)
 8009fbe:	505a      	str	r2, [r3, r1]
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	21a4      	movs	r1, #164	@ 0xa4
 8009fc4:	4a0d      	ldr	r2, [pc, #52]	@ (8009ffc <UART_InitCallbacksToDefault+0x7c>)
 8009fc6:	505a      	str	r2, [r3, r1]
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	21a8      	movs	r1, #168	@ 0xa8
 8009fcc:	4a0c      	ldr	r2, [pc, #48]	@ (800a000 <UART_InitCallbacksToDefault+0x80>)
 8009fce:	505a      	str	r2, [r3, r1]
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	21ac      	movs	r1, #172	@ 0xac
 8009fd4:	4a0b      	ldr	r2, [pc, #44]	@ (800a004 <UART_InitCallbacksToDefault+0x84>)
 8009fd6:	505a      	str	r2, [r3, r1]

}
 8009fd8:	46c0      	nop			@ (mov r8, r8)
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	b002      	add	sp, #8
 8009fde:	bd80      	pop	{r7, pc}
 8009fe0:	08009f11 	.word	0x08009f11
 8009fe4:	08009f01 	.word	0x08009f01
 8009fe8:	08009f31 	.word	0x08009f31
 8009fec:	08009f21 	.word	0x08009f21
 8009ff0:	08009f41 	.word	0x08009f41
 8009ff4:	08009f51 	.word	0x08009f51
 8009ff8:	08009f61 	.word	0x08009f61
 8009ffc:	08009f71 	.word	0x08009f71
 800a000:	0800acfb 	.word	0x0800acfb
 800a004:	08003be5 	.word	0x08003be5

0800a008 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b088      	sub	sp, #32
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a010:	231e      	movs	r3, #30
 800a012:	18fb      	adds	r3, r7, r3
 800a014:	2200      	movs	r2, #0
 800a016:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	689a      	ldr	r2, [r3, #8]
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	691b      	ldr	r3, [r3, #16]
 800a020:	431a      	orrs	r2, r3
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	695b      	ldr	r3, [r3, #20]
 800a026:	431a      	orrs	r2, r3
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	69db      	ldr	r3, [r3, #28]
 800a02c:	4313      	orrs	r3, r2
 800a02e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	4aaf      	ldr	r2, [pc, #700]	@ (800a2f4 <UART_SetConfig+0x2ec>)
 800a038:	4013      	ands	r3, r2
 800a03a:	0019      	movs	r1, r3
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	697a      	ldr	r2, [r7, #20]
 800a042:	430a      	orrs	r2, r1
 800a044:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	685b      	ldr	r3, [r3, #4]
 800a04c:	4aaa      	ldr	r2, [pc, #680]	@ (800a2f8 <UART_SetConfig+0x2f0>)
 800a04e:	4013      	ands	r3, r2
 800a050:	0019      	movs	r1, r3
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	68da      	ldr	r2, [r3, #12]
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	430a      	orrs	r2, r1
 800a05c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	699b      	ldr	r3, [r3, #24]
 800a062:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	6a1b      	ldr	r3, [r3, #32]
 800a068:	697a      	ldr	r2, [r7, #20]
 800a06a:	4313      	orrs	r3, r2
 800a06c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	689b      	ldr	r3, [r3, #8]
 800a074:	4aa1      	ldr	r2, [pc, #644]	@ (800a2fc <UART_SetConfig+0x2f4>)
 800a076:	4013      	ands	r3, r2
 800a078:	0019      	movs	r1, r3
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	697a      	ldr	r2, [r7, #20]
 800a080:	430a      	orrs	r2, r1
 800a082:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	4a9d      	ldr	r2, [pc, #628]	@ (800a300 <UART_SetConfig+0x2f8>)
 800a08a:	4293      	cmp	r3, r2
 800a08c:	d127      	bne.n	800a0de <UART_SetConfig+0xd6>
 800a08e:	4b9d      	ldr	r3, [pc, #628]	@ (800a304 <UART_SetConfig+0x2fc>)
 800a090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a092:	2203      	movs	r2, #3
 800a094:	4013      	ands	r3, r2
 800a096:	2b03      	cmp	r3, #3
 800a098:	d00d      	beq.n	800a0b6 <UART_SetConfig+0xae>
 800a09a:	d81b      	bhi.n	800a0d4 <UART_SetConfig+0xcc>
 800a09c:	2b02      	cmp	r3, #2
 800a09e:	d014      	beq.n	800a0ca <UART_SetConfig+0xc2>
 800a0a0:	d818      	bhi.n	800a0d4 <UART_SetConfig+0xcc>
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d002      	beq.n	800a0ac <UART_SetConfig+0xa4>
 800a0a6:	2b01      	cmp	r3, #1
 800a0a8:	d00a      	beq.n	800a0c0 <UART_SetConfig+0xb8>
 800a0aa:	e013      	b.n	800a0d4 <UART_SetConfig+0xcc>
 800a0ac:	231f      	movs	r3, #31
 800a0ae:	18fb      	adds	r3, r7, r3
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	701a      	strb	r2, [r3, #0]
 800a0b4:	e065      	b.n	800a182 <UART_SetConfig+0x17a>
 800a0b6:	231f      	movs	r3, #31
 800a0b8:	18fb      	adds	r3, r7, r3
 800a0ba:	2202      	movs	r2, #2
 800a0bc:	701a      	strb	r2, [r3, #0]
 800a0be:	e060      	b.n	800a182 <UART_SetConfig+0x17a>
 800a0c0:	231f      	movs	r3, #31
 800a0c2:	18fb      	adds	r3, r7, r3
 800a0c4:	2204      	movs	r2, #4
 800a0c6:	701a      	strb	r2, [r3, #0]
 800a0c8:	e05b      	b.n	800a182 <UART_SetConfig+0x17a>
 800a0ca:	231f      	movs	r3, #31
 800a0cc:	18fb      	adds	r3, r7, r3
 800a0ce:	2208      	movs	r2, #8
 800a0d0:	701a      	strb	r2, [r3, #0]
 800a0d2:	e056      	b.n	800a182 <UART_SetConfig+0x17a>
 800a0d4:	231f      	movs	r3, #31
 800a0d6:	18fb      	adds	r3, r7, r3
 800a0d8:	2210      	movs	r2, #16
 800a0da:	701a      	strb	r2, [r3, #0]
 800a0dc:	e051      	b.n	800a182 <UART_SetConfig+0x17a>
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	4a89      	ldr	r2, [pc, #548]	@ (800a308 <UART_SetConfig+0x300>)
 800a0e4:	4293      	cmp	r3, r2
 800a0e6:	d134      	bne.n	800a152 <UART_SetConfig+0x14a>
 800a0e8:	4b86      	ldr	r3, [pc, #536]	@ (800a304 <UART_SetConfig+0x2fc>)
 800a0ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a0ec:	23c0      	movs	r3, #192	@ 0xc0
 800a0ee:	029b      	lsls	r3, r3, #10
 800a0f0:	4013      	ands	r3, r2
 800a0f2:	22c0      	movs	r2, #192	@ 0xc0
 800a0f4:	0292      	lsls	r2, r2, #10
 800a0f6:	4293      	cmp	r3, r2
 800a0f8:	d017      	beq.n	800a12a <UART_SetConfig+0x122>
 800a0fa:	22c0      	movs	r2, #192	@ 0xc0
 800a0fc:	0292      	lsls	r2, r2, #10
 800a0fe:	4293      	cmp	r3, r2
 800a100:	d822      	bhi.n	800a148 <UART_SetConfig+0x140>
 800a102:	2280      	movs	r2, #128	@ 0x80
 800a104:	0292      	lsls	r2, r2, #10
 800a106:	4293      	cmp	r3, r2
 800a108:	d019      	beq.n	800a13e <UART_SetConfig+0x136>
 800a10a:	2280      	movs	r2, #128	@ 0x80
 800a10c:	0292      	lsls	r2, r2, #10
 800a10e:	4293      	cmp	r3, r2
 800a110:	d81a      	bhi.n	800a148 <UART_SetConfig+0x140>
 800a112:	2b00      	cmp	r3, #0
 800a114:	d004      	beq.n	800a120 <UART_SetConfig+0x118>
 800a116:	2280      	movs	r2, #128	@ 0x80
 800a118:	0252      	lsls	r2, r2, #9
 800a11a:	4293      	cmp	r3, r2
 800a11c:	d00a      	beq.n	800a134 <UART_SetConfig+0x12c>
 800a11e:	e013      	b.n	800a148 <UART_SetConfig+0x140>
 800a120:	231f      	movs	r3, #31
 800a122:	18fb      	adds	r3, r7, r3
 800a124:	2200      	movs	r2, #0
 800a126:	701a      	strb	r2, [r3, #0]
 800a128:	e02b      	b.n	800a182 <UART_SetConfig+0x17a>
 800a12a:	231f      	movs	r3, #31
 800a12c:	18fb      	adds	r3, r7, r3
 800a12e:	2202      	movs	r2, #2
 800a130:	701a      	strb	r2, [r3, #0]
 800a132:	e026      	b.n	800a182 <UART_SetConfig+0x17a>
 800a134:	231f      	movs	r3, #31
 800a136:	18fb      	adds	r3, r7, r3
 800a138:	2204      	movs	r2, #4
 800a13a:	701a      	strb	r2, [r3, #0]
 800a13c:	e021      	b.n	800a182 <UART_SetConfig+0x17a>
 800a13e:	231f      	movs	r3, #31
 800a140:	18fb      	adds	r3, r7, r3
 800a142:	2208      	movs	r2, #8
 800a144:	701a      	strb	r2, [r3, #0]
 800a146:	e01c      	b.n	800a182 <UART_SetConfig+0x17a>
 800a148:	231f      	movs	r3, #31
 800a14a:	18fb      	adds	r3, r7, r3
 800a14c:	2210      	movs	r2, #16
 800a14e:	701a      	strb	r2, [r3, #0]
 800a150:	e017      	b.n	800a182 <UART_SetConfig+0x17a>
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	4a6d      	ldr	r2, [pc, #436]	@ (800a30c <UART_SetConfig+0x304>)
 800a158:	4293      	cmp	r3, r2
 800a15a:	d104      	bne.n	800a166 <UART_SetConfig+0x15e>
 800a15c:	231f      	movs	r3, #31
 800a15e:	18fb      	adds	r3, r7, r3
 800a160:	2200      	movs	r2, #0
 800a162:	701a      	strb	r2, [r3, #0]
 800a164:	e00d      	b.n	800a182 <UART_SetConfig+0x17a>
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	4a69      	ldr	r2, [pc, #420]	@ (800a310 <UART_SetConfig+0x308>)
 800a16c:	4293      	cmp	r3, r2
 800a16e:	d104      	bne.n	800a17a <UART_SetConfig+0x172>
 800a170:	231f      	movs	r3, #31
 800a172:	18fb      	adds	r3, r7, r3
 800a174:	2200      	movs	r2, #0
 800a176:	701a      	strb	r2, [r3, #0]
 800a178:	e003      	b.n	800a182 <UART_SetConfig+0x17a>
 800a17a:	231f      	movs	r3, #31
 800a17c:	18fb      	adds	r3, r7, r3
 800a17e:	2210      	movs	r2, #16
 800a180:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	69da      	ldr	r2, [r3, #28]
 800a186:	2380      	movs	r3, #128	@ 0x80
 800a188:	021b      	lsls	r3, r3, #8
 800a18a:	429a      	cmp	r2, r3
 800a18c:	d15c      	bne.n	800a248 <UART_SetConfig+0x240>
  {
    switch (clocksource)
 800a18e:	231f      	movs	r3, #31
 800a190:	18fb      	adds	r3, r7, r3
 800a192:	781b      	ldrb	r3, [r3, #0]
 800a194:	2b08      	cmp	r3, #8
 800a196:	d015      	beq.n	800a1c4 <UART_SetConfig+0x1bc>
 800a198:	dc18      	bgt.n	800a1cc <UART_SetConfig+0x1c4>
 800a19a:	2b04      	cmp	r3, #4
 800a19c:	d00d      	beq.n	800a1ba <UART_SetConfig+0x1b2>
 800a19e:	dc15      	bgt.n	800a1cc <UART_SetConfig+0x1c4>
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d002      	beq.n	800a1aa <UART_SetConfig+0x1a2>
 800a1a4:	2b02      	cmp	r3, #2
 800a1a6:	d005      	beq.n	800a1b4 <UART_SetConfig+0x1ac>
 800a1a8:	e010      	b.n	800a1cc <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a1aa:	f7fd fd39 	bl	8007c20 <HAL_RCC_GetPCLK1Freq>
 800a1ae:	0003      	movs	r3, r0
 800a1b0:	61bb      	str	r3, [r7, #24]
        break;
 800a1b2:	e012      	b.n	800a1da <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a1b4:	4b57      	ldr	r3, [pc, #348]	@ (800a314 <UART_SetConfig+0x30c>)
 800a1b6:	61bb      	str	r3, [r7, #24]
        break;
 800a1b8:	e00f      	b.n	800a1da <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a1ba:	f7fd fcb5 	bl	8007b28 <HAL_RCC_GetSysClockFreq>
 800a1be:	0003      	movs	r3, r0
 800a1c0:	61bb      	str	r3, [r7, #24]
        break;
 800a1c2:	e00a      	b.n	800a1da <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a1c4:	2380      	movs	r3, #128	@ 0x80
 800a1c6:	021b      	lsls	r3, r3, #8
 800a1c8:	61bb      	str	r3, [r7, #24]
        break;
 800a1ca:	e006      	b.n	800a1da <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a1d0:	231e      	movs	r3, #30
 800a1d2:	18fb      	adds	r3, r7, r3
 800a1d4:	2201      	movs	r2, #1
 800a1d6:	701a      	strb	r2, [r3, #0]
        break;
 800a1d8:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a1da:	69bb      	ldr	r3, [r7, #24]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d100      	bne.n	800a1e2 <UART_SetConfig+0x1da>
 800a1e0:	e07a      	b.n	800a2d8 <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a1e2:	69bb      	ldr	r3, [r7, #24]
 800a1e4:	005a      	lsls	r2, r3, #1
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	685b      	ldr	r3, [r3, #4]
 800a1ea:	085b      	lsrs	r3, r3, #1
 800a1ec:	18d2      	adds	r2, r2, r3
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	685b      	ldr	r3, [r3, #4]
 800a1f2:	0019      	movs	r1, r3
 800a1f4:	0010      	movs	r0, r2
 800a1f6:	f7f5 ffa3 	bl	8000140 <__udivsi3>
 800a1fa:	0003      	movs	r3, r0
 800a1fc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a1fe:	693b      	ldr	r3, [r7, #16]
 800a200:	2b0f      	cmp	r3, #15
 800a202:	d91c      	bls.n	800a23e <UART_SetConfig+0x236>
 800a204:	693a      	ldr	r2, [r7, #16]
 800a206:	2380      	movs	r3, #128	@ 0x80
 800a208:	025b      	lsls	r3, r3, #9
 800a20a:	429a      	cmp	r2, r3
 800a20c:	d217      	bcs.n	800a23e <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a20e:	693b      	ldr	r3, [r7, #16]
 800a210:	b29a      	uxth	r2, r3
 800a212:	200e      	movs	r0, #14
 800a214:	183b      	adds	r3, r7, r0
 800a216:	210f      	movs	r1, #15
 800a218:	438a      	bics	r2, r1
 800a21a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a21c:	693b      	ldr	r3, [r7, #16]
 800a21e:	085b      	lsrs	r3, r3, #1
 800a220:	b29b      	uxth	r3, r3
 800a222:	2207      	movs	r2, #7
 800a224:	4013      	ands	r3, r2
 800a226:	b299      	uxth	r1, r3
 800a228:	183b      	adds	r3, r7, r0
 800a22a:	183a      	adds	r2, r7, r0
 800a22c:	8812      	ldrh	r2, [r2, #0]
 800a22e:	430a      	orrs	r2, r1
 800a230:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	183a      	adds	r2, r7, r0
 800a238:	8812      	ldrh	r2, [r2, #0]
 800a23a:	60da      	str	r2, [r3, #12]
 800a23c:	e04c      	b.n	800a2d8 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 800a23e:	231e      	movs	r3, #30
 800a240:	18fb      	adds	r3, r7, r3
 800a242:	2201      	movs	r2, #1
 800a244:	701a      	strb	r2, [r3, #0]
 800a246:	e047      	b.n	800a2d8 <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a248:	231f      	movs	r3, #31
 800a24a:	18fb      	adds	r3, r7, r3
 800a24c:	781b      	ldrb	r3, [r3, #0]
 800a24e:	2b08      	cmp	r3, #8
 800a250:	d015      	beq.n	800a27e <UART_SetConfig+0x276>
 800a252:	dc18      	bgt.n	800a286 <UART_SetConfig+0x27e>
 800a254:	2b04      	cmp	r3, #4
 800a256:	d00d      	beq.n	800a274 <UART_SetConfig+0x26c>
 800a258:	dc15      	bgt.n	800a286 <UART_SetConfig+0x27e>
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d002      	beq.n	800a264 <UART_SetConfig+0x25c>
 800a25e:	2b02      	cmp	r3, #2
 800a260:	d005      	beq.n	800a26e <UART_SetConfig+0x266>
 800a262:	e010      	b.n	800a286 <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a264:	f7fd fcdc 	bl	8007c20 <HAL_RCC_GetPCLK1Freq>
 800a268:	0003      	movs	r3, r0
 800a26a:	61bb      	str	r3, [r7, #24]
        break;
 800a26c:	e012      	b.n	800a294 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a26e:	4b29      	ldr	r3, [pc, #164]	@ (800a314 <UART_SetConfig+0x30c>)
 800a270:	61bb      	str	r3, [r7, #24]
        break;
 800a272:	e00f      	b.n	800a294 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a274:	f7fd fc58 	bl	8007b28 <HAL_RCC_GetSysClockFreq>
 800a278:	0003      	movs	r3, r0
 800a27a:	61bb      	str	r3, [r7, #24]
        break;
 800a27c:	e00a      	b.n	800a294 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a27e:	2380      	movs	r3, #128	@ 0x80
 800a280:	021b      	lsls	r3, r3, #8
 800a282:	61bb      	str	r3, [r7, #24]
        break;
 800a284:	e006      	b.n	800a294 <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 800a286:	2300      	movs	r3, #0
 800a288:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a28a:	231e      	movs	r3, #30
 800a28c:	18fb      	adds	r3, r7, r3
 800a28e:	2201      	movs	r2, #1
 800a290:	701a      	strb	r2, [r3, #0]
        break;
 800a292:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800a294:	69bb      	ldr	r3, [r7, #24]
 800a296:	2b00      	cmp	r3, #0
 800a298:	d01e      	beq.n	800a2d8 <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	685b      	ldr	r3, [r3, #4]
 800a29e:	085a      	lsrs	r2, r3, #1
 800a2a0:	69bb      	ldr	r3, [r7, #24]
 800a2a2:	18d2      	adds	r2, r2, r3
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	685b      	ldr	r3, [r3, #4]
 800a2a8:	0019      	movs	r1, r3
 800a2aa:	0010      	movs	r0, r2
 800a2ac:	f7f5 ff48 	bl	8000140 <__udivsi3>
 800a2b0:	0003      	movs	r3, r0
 800a2b2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a2b4:	693b      	ldr	r3, [r7, #16]
 800a2b6:	2b0f      	cmp	r3, #15
 800a2b8:	d90a      	bls.n	800a2d0 <UART_SetConfig+0x2c8>
 800a2ba:	693a      	ldr	r2, [r7, #16]
 800a2bc:	2380      	movs	r3, #128	@ 0x80
 800a2be:	025b      	lsls	r3, r3, #9
 800a2c0:	429a      	cmp	r2, r3
 800a2c2:	d205      	bcs.n	800a2d0 <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a2c4:	693b      	ldr	r3, [r7, #16]
 800a2c6:	b29a      	uxth	r2, r3
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	60da      	str	r2, [r3, #12]
 800a2ce:	e003      	b.n	800a2d8 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 800a2d0:	231e      	movs	r3, #30
 800a2d2:	18fb      	adds	r3, r7, r3
 800a2d4:	2201      	movs	r2, #1
 800a2d6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2200      	movs	r2, #0
 800a2dc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800a2e4:	231e      	movs	r3, #30
 800a2e6:	18fb      	adds	r3, r7, r3
 800a2e8:	781b      	ldrb	r3, [r3, #0]
}
 800a2ea:	0018      	movs	r0, r3
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	b008      	add	sp, #32
 800a2f0:	bd80      	pop	{r7, pc}
 800a2f2:	46c0      	nop			@ (mov r8, r8)
 800a2f4:	efff69f3 	.word	0xefff69f3
 800a2f8:	ffffcfff 	.word	0xffffcfff
 800a2fc:	fffff4ff 	.word	0xfffff4ff
 800a300:	40013800 	.word	0x40013800
 800a304:	40021000 	.word	0x40021000
 800a308:	40004400 	.word	0x40004400
 800a30c:	40004800 	.word	0x40004800
 800a310:	40004c00 	.word	0x40004c00
 800a314:	007a1200 	.word	0x007a1200

0800a318 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	b082      	sub	sp, #8
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a324:	2208      	movs	r2, #8
 800a326:	4013      	ands	r3, r2
 800a328:	d00b      	beq.n	800a342 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	685b      	ldr	r3, [r3, #4]
 800a330:	4a4a      	ldr	r2, [pc, #296]	@ (800a45c <UART_AdvFeatureConfig+0x144>)
 800a332:	4013      	ands	r3, r2
 800a334:	0019      	movs	r1, r3
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	430a      	orrs	r2, r1
 800a340:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a346:	2201      	movs	r2, #1
 800a348:	4013      	ands	r3, r2
 800a34a:	d00b      	beq.n	800a364 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	685b      	ldr	r3, [r3, #4]
 800a352:	4a43      	ldr	r2, [pc, #268]	@ (800a460 <UART_AdvFeatureConfig+0x148>)
 800a354:	4013      	ands	r3, r2
 800a356:	0019      	movs	r1, r3
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	430a      	orrs	r2, r1
 800a362:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a368:	2202      	movs	r2, #2
 800a36a:	4013      	ands	r3, r2
 800a36c:	d00b      	beq.n	800a386 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	685b      	ldr	r3, [r3, #4]
 800a374:	4a3b      	ldr	r2, [pc, #236]	@ (800a464 <UART_AdvFeatureConfig+0x14c>)
 800a376:	4013      	ands	r3, r2
 800a378:	0019      	movs	r1, r3
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	430a      	orrs	r2, r1
 800a384:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a38a:	2204      	movs	r2, #4
 800a38c:	4013      	ands	r3, r2
 800a38e:	d00b      	beq.n	800a3a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	685b      	ldr	r3, [r3, #4]
 800a396:	4a34      	ldr	r2, [pc, #208]	@ (800a468 <UART_AdvFeatureConfig+0x150>)
 800a398:	4013      	ands	r3, r2
 800a39a:	0019      	movs	r1, r3
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	430a      	orrs	r2, r1
 800a3a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3ac:	2210      	movs	r2, #16
 800a3ae:	4013      	ands	r3, r2
 800a3b0:	d00b      	beq.n	800a3ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	689b      	ldr	r3, [r3, #8]
 800a3b8:	4a2c      	ldr	r2, [pc, #176]	@ (800a46c <UART_AdvFeatureConfig+0x154>)
 800a3ba:	4013      	ands	r3, r2
 800a3bc:	0019      	movs	r1, r3
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	430a      	orrs	r2, r1
 800a3c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3ce:	2220      	movs	r2, #32
 800a3d0:	4013      	ands	r3, r2
 800a3d2:	d00b      	beq.n	800a3ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	689b      	ldr	r3, [r3, #8]
 800a3da:	4a25      	ldr	r2, [pc, #148]	@ (800a470 <UART_AdvFeatureConfig+0x158>)
 800a3dc:	4013      	ands	r3, r2
 800a3de:	0019      	movs	r1, r3
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	430a      	orrs	r2, r1
 800a3ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3f0:	2240      	movs	r2, #64	@ 0x40
 800a3f2:	4013      	ands	r3, r2
 800a3f4:	d01d      	beq.n	800a432 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	685b      	ldr	r3, [r3, #4]
 800a3fc:	4a1d      	ldr	r2, [pc, #116]	@ (800a474 <UART_AdvFeatureConfig+0x15c>)
 800a3fe:	4013      	ands	r3, r2
 800a400:	0019      	movs	r1, r3
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	430a      	orrs	r2, r1
 800a40c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a412:	2380      	movs	r3, #128	@ 0x80
 800a414:	035b      	lsls	r3, r3, #13
 800a416:	429a      	cmp	r2, r3
 800a418:	d10b      	bne.n	800a432 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	685b      	ldr	r3, [r3, #4]
 800a420:	4a15      	ldr	r2, [pc, #84]	@ (800a478 <UART_AdvFeatureConfig+0x160>)
 800a422:	4013      	ands	r3, r2
 800a424:	0019      	movs	r1, r3
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	430a      	orrs	r2, r1
 800a430:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a436:	2280      	movs	r2, #128	@ 0x80
 800a438:	4013      	ands	r3, r2
 800a43a:	d00b      	beq.n	800a454 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	685b      	ldr	r3, [r3, #4]
 800a442:	4a0e      	ldr	r2, [pc, #56]	@ (800a47c <UART_AdvFeatureConfig+0x164>)
 800a444:	4013      	ands	r3, r2
 800a446:	0019      	movs	r1, r3
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	430a      	orrs	r2, r1
 800a452:	605a      	str	r2, [r3, #4]
  }
}
 800a454:	46c0      	nop			@ (mov r8, r8)
 800a456:	46bd      	mov	sp, r7
 800a458:	b002      	add	sp, #8
 800a45a:	bd80      	pop	{r7, pc}
 800a45c:	ffff7fff 	.word	0xffff7fff
 800a460:	fffdffff 	.word	0xfffdffff
 800a464:	fffeffff 	.word	0xfffeffff
 800a468:	fffbffff 	.word	0xfffbffff
 800a46c:	ffffefff 	.word	0xffffefff
 800a470:	ffffdfff 	.word	0xffffdfff
 800a474:	ffefffff 	.word	0xffefffff
 800a478:	ff9fffff 	.word	0xff9fffff
 800a47c:	fff7ffff 	.word	0xfff7ffff

0800a480 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b092      	sub	sp, #72	@ 0x48
 800a484:	af02      	add	r7, sp, #8
 800a486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	2284      	movs	r2, #132	@ 0x84
 800a48c:	2100      	movs	r1, #0
 800a48e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a490:	f7f9 ffb0 	bl	80043f4 <HAL_GetTick>
 800a494:	0003      	movs	r3, r0
 800a496:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	2208      	movs	r2, #8
 800a4a0:	4013      	ands	r3, r2
 800a4a2:	2b08      	cmp	r3, #8
 800a4a4:	d12c      	bne.n	800a500 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a4a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a4a8:	2280      	movs	r2, #128	@ 0x80
 800a4aa:	0391      	lsls	r1, r2, #14
 800a4ac:	6878      	ldr	r0, [r7, #4]
 800a4ae:	4a46      	ldr	r2, [pc, #280]	@ (800a5c8 <UART_CheckIdleState+0x148>)
 800a4b0:	9200      	str	r2, [sp, #0]
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	f000 f88c 	bl	800a5d0 <UART_WaitOnFlagUntilTimeout>
 800a4b8:	1e03      	subs	r3, r0, #0
 800a4ba:	d021      	beq.n	800a500 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a4bc:	f3ef 8310 	mrs	r3, PRIMASK
 800a4c0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800a4c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a4c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a4c6:	2301      	movs	r3, #1
 800a4c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a4ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4cc:	f383 8810 	msr	PRIMASK, r3
}
 800a4d0:	46c0      	nop			@ (mov r8, r8)
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	681a      	ldr	r2, [r3, #0]
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	2180      	movs	r1, #128	@ 0x80
 800a4de:	438a      	bics	r2, r1
 800a4e0:	601a      	str	r2, [r3, #0]
 800a4e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a4e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4e8:	f383 8810 	msr	PRIMASK, r3
}
 800a4ec:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	2220      	movs	r2, #32
 800a4f2:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2278      	movs	r2, #120	@ 0x78
 800a4f8:	2100      	movs	r1, #0
 800a4fa:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a4fc:	2303      	movs	r3, #3
 800a4fe:	e05f      	b.n	800a5c0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	2204      	movs	r2, #4
 800a508:	4013      	ands	r3, r2
 800a50a:	2b04      	cmp	r3, #4
 800a50c:	d146      	bne.n	800a59c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a50e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a510:	2280      	movs	r2, #128	@ 0x80
 800a512:	03d1      	lsls	r1, r2, #15
 800a514:	6878      	ldr	r0, [r7, #4]
 800a516:	4a2c      	ldr	r2, [pc, #176]	@ (800a5c8 <UART_CheckIdleState+0x148>)
 800a518:	9200      	str	r2, [sp, #0]
 800a51a:	2200      	movs	r2, #0
 800a51c:	f000 f858 	bl	800a5d0 <UART_WaitOnFlagUntilTimeout>
 800a520:	1e03      	subs	r3, r0, #0
 800a522:	d03b      	beq.n	800a59c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a524:	f3ef 8310 	mrs	r3, PRIMASK
 800a528:	60fb      	str	r3, [r7, #12]
  return(result);
 800a52a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a52c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a52e:	2301      	movs	r3, #1
 800a530:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a532:	693b      	ldr	r3, [r7, #16]
 800a534:	f383 8810 	msr	PRIMASK, r3
}
 800a538:	46c0      	nop			@ (mov r8, r8)
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	681a      	ldr	r2, [r3, #0]
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	4921      	ldr	r1, [pc, #132]	@ (800a5cc <UART_CheckIdleState+0x14c>)
 800a546:	400a      	ands	r2, r1
 800a548:	601a      	str	r2, [r3, #0]
 800a54a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a54c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a54e:	697b      	ldr	r3, [r7, #20]
 800a550:	f383 8810 	msr	PRIMASK, r3
}
 800a554:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a556:	f3ef 8310 	mrs	r3, PRIMASK
 800a55a:	61bb      	str	r3, [r7, #24]
  return(result);
 800a55c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a55e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a560:	2301      	movs	r3, #1
 800a562:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a564:	69fb      	ldr	r3, [r7, #28]
 800a566:	f383 8810 	msr	PRIMASK, r3
}
 800a56a:	46c0      	nop			@ (mov r8, r8)
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	689a      	ldr	r2, [r3, #8]
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	2101      	movs	r1, #1
 800a578:	438a      	bics	r2, r1
 800a57a:	609a      	str	r2, [r3, #8]
 800a57c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a57e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a580:	6a3b      	ldr	r3, [r7, #32]
 800a582:	f383 8810 	msr	PRIMASK, r3
}
 800a586:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	2280      	movs	r2, #128	@ 0x80
 800a58c:	2120      	movs	r1, #32
 800a58e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	2278      	movs	r2, #120	@ 0x78
 800a594:	2100      	movs	r1, #0
 800a596:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a598:	2303      	movs	r3, #3
 800a59a:	e011      	b.n	800a5c0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2220      	movs	r2, #32
 800a5a0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	2280      	movs	r2, #128	@ 0x80
 800a5a6:	2120      	movs	r1, #32
 800a5a8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	2278      	movs	r2, #120	@ 0x78
 800a5ba:	2100      	movs	r1, #0
 800a5bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a5be:	2300      	movs	r3, #0
}
 800a5c0:	0018      	movs	r0, r3
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	b010      	add	sp, #64	@ 0x40
 800a5c6:	bd80      	pop	{r7, pc}
 800a5c8:	01ffffff 	.word	0x01ffffff
 800a5cc:	fffffedf 	.word	0xfffffedf

0800a5d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b084      	sub	sp, #16
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	60f8      	str	r0, [r7, #12]
 800a5d8:	60b9      	str	r1, [r7, #8]
 800a5da:	603b      	str	r3, [r7, #0]
 800a5dc:	1dfb      	adds	r3, r7, #7
 800a5de:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a5e0:	e051      	b.n	800a686 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a5e2:	69bb      	ldr	r3, [r7, #24]
 800a5e4:	3301      	adds	r3, #1
 800a5e6:	d04e      	beq.n	800a686 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a5e8:	f7f9 ff04 	bl	80043f4 <HAL_GetTick>
 800a5ec:	0002      	movs	r2, r0
 800a5ee:	683b      	ldr	r3, [r7, #0]
 800a5f0:	1ad3      	subs	r3, r2, r3
 800a5f2:	69ba      	ldr	r2, [r7, #24]
 800a5f4:	429a      	cmp	r2, r3
 800a5f6:	d302      	bcc.n	800a5fe <UART_WaitOnFlagUntilTimeout+0x2e>
 800a5f8:	69bb      	ldr	r3, [r7, #24]
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d101      	bne.n	800a602 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800a5fe:	2303      	movs	r3, #3
 800a600:	e051      	b.n	800a6a6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	2204      	movs	r2, #4
 800a60a:	4013      	ands	r3, r2
 800a60c:	d03b      	beq.n	800a686 <UART_WaitOnFlagUntilTimeout+0xb6>
 800a60e:	68bb      	ldr	r3, [r7, #8]
 800a610:	2b80      	cmp	r3, #128	@ 0x80
 800a612:	d038      	beq.n	800a686 <UART_WaitOnFlagUntilTimeout+0xb6>
 800a614:	68bb      	ldr	r3, [r7, #8]
 800a616:	2b40      	cmp	r3, #64	@ 0x40
 800a618:	d035      	beq.n	800a686 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	69db      	ldr	r3, [r3, #28]
 800a620:	2208      	movs	r2, #8
 800a622:	4013      	ands	r3, r2
 800a624:	2b08      	cmp	r3, #8
 800a626:	d111      	bne.n	800a64c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	2208      	movs	r2, #8
 800a62e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	0018      	movs	r0, r3
 800a634:	f000 f900 	bl	800a838 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	2284      	movs	r2, #132	@ 0x84
 800a63c:	2108      	movs	r1, #8
 800a63e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	2278      	movs	r2, #120	@ 0x78
 800a644:	2100      	movs	r1, #0
 800a646:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800a648:	2301      	movs	r3, #1
 800a64a:	e02c      	b.n	800a6a6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	69da      	ldr	r2, [r3, #28]
 800a652:	2380      	movs	r3, #128	@ 0x80
 800a654:	011b      	lsls	r3, r3, #4
 800a656:	401a      	ands	r2, r3
 800a658:	2380      	movs	r3, #128	@ 0x80
 800a65a:	011b      	lsls	r3, r3, #4
 800a65c:	429a      	cmp	r2, r3
 800a65e:	d112      	bne.n	800a686 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	2280      	movs	r2, #128	@ 0x80
 800a666:	0112      	lsls	r2, r2, #4
 800a668:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	0018      	movs	r0, r3
 800a66e:	f000 f8e3 	bl	800a838 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	2284      	movs	r2, #132	@ 0x84
 800a676:	2120      	movs	r1, #32
 800a678:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	2278      	movs	r2, #120	@ 0x78
 800a67e:	2100      	movs	r1, #0
 800a680:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800a682:	2303      	movs	r3, #3
 800a684:	e00f      	b.n	800a6a6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	69db      	ldr	r3, [r3, #28]
 800a68c:	68ba      	ldr	r2, [r7, #8]
 800a68e:	4013      	ands	r3, r2
 800a690:	68ba      	ldr	r2, [r7, #8]
 800a692:	1ad3      	subs	r3, r2, r3
 800a694:	425a      	negs	r2, r3
 800a696:	4153      	adcs	r3, r2
 800a698:	b2db      	uxtb	r3, r3
 800a69a:	001a      	movs	r2, r3
 800a69c:	1dfb      	adds	r3, r7, #7
 800a69e:	781b      	ldrb	r3, [r3, #0]
 800a6a0:	429a      	cmp	r2, r3
 800a6a2:	d09e      	beq.n	800a5e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a6a4:	2300      	movs	r3, #0
}
 800a6a6:	0018      	movs	r0, r3
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	b004      	add	sp, #16
 800a6ac:	bd80      	pop	{r7, pc}
	...

0800a6b0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	b090      	sub	sp, #64	@ 0x40
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	60f8      	str	r0, [r7, #12]
 800a6b8:	60b9      	str	r1, [r7, #8]
 800a6ba:	1dbb      	adds	r3, r7, #6
 800a6bc:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	68ba      	ldr	r2, [r7, #8]
 800a6c2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	1dba      	adds	r2, r7, #6
 800a6c8:	2158      	movs	r1, #88	@ 0x58
 800a6ca:	8812      	ldrh	r2, [r2, #0]
 800a6cc:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	2284      	movs	r2, #132	@ 0x84
 800a6d2:	2100      	movs	r1, #0
 800a6d4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	2280      	movs	r2, #128	@ 0x80
 800a6da:	2122      	movs	r1, #34	@ 0x22
 800a6dc:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d028      	beq.n	800a738 <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a6ea:	4a3e      	ldr	r2, [pc, #248]	@ (800a7e4 <UART_Start_Receive_DMA+0x134>)
 800a6ec:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a6f2:	4a3d      	ldr	r2, [pc, #244]	@ (800a7e8 <UART_Start_Receive_DMA+0x138>)
 800a6f4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a6fa:	4a3c      	ldr	r2, [pc, #240]	@ (800a7ec <UART_Start_Receive_DMA+0x13c>)
 800a6fc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a702:	2200      	movs	r2, #0
 800a704:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	3324      	adds	r3, #36	@ 0x24
 800a710:	0019      	movs	r1, r3
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a716:	001a      	movs	r2, r3
 800a718:	1dbb      	adds	r3, r7, #6
 800a71a:	881b      	ldrh	r3, [r3, #0]
 800a71c:	f7fa fbba 	bl	8004e94 <HAL_DMA_Start_IT>
 800a720:	1e03      	subs	r3, r0, #0
 800a722:	d009      	beq.n	800a738 <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	2284      	movs	r2, #132	@ 0x84
 800a728:	2110      	movs	r1, #16
 800a72a:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	2280      	movs	r2, #128	@ 0x80
 800a730:	2120      	movs	r1, #32
 800a732:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 800a734:	2301      	movs	r3, #1
 800a736:	e050      	b.n	800a7da <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	691b      	ldr	r3, [r3, #16]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d019      	beq.n	800a774 <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a740:	f3ef 8310 	mrs	r3, PRIMASK
 800a744:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 800a746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a748:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a74a:	2301      	movs	r3, #1
 800a74c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a74e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a750:	f383 8810 	msr	PRIMASK, r3
}
 800a754:	46c0      	nop			@ (mov r8, r8)
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	681a      	ldr	r2, [r3, #0]
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	2180      	movs	r1, #128	@ 0x80
 800a762:	0049      	lsls	r1, r1, #1
 800a764:	430a      	orrs	r2, r1
 800a766:	601a      	str	r2, [r3, #0]
 800a768:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a76a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a76c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a76e:	f383 8810 	msr	PRIMASK, r3
}
 800a772:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a774:	f3ef 8310 	mrs	r3, PRIMASK
 800a778:	613b      	str	r3, [r7, #16]
  return(result);
 800a77a:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a77c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a77e:	2301      	movs	r3, #1
 800a780:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a782:	697b      	ldr	r3, [r7, #20]
 800a784:	f383 8810 	msr	PRIMASK, r3
}
 800a788:	46c0      	nop			@ (mov r8, r8)
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	689a      	ldr	r2, [r3, #8]
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	2101      	movs	r1, #1
 800a796:	430a      	orrs	r2, r1
 800a798:	609a      	str	r2, [r3, #8]
 800a79a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a79c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a79e:	69bb      	ldr	r3, [r7, #24]
 800a7a0:	f383 8810 	msr	PRIMASK, r3
}
 800a7a4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a7a6:	f3ef 8310 	mrs	r3, PRIMASK
 800a7aa:	61fb      	str	r3, [r7, #28]
  return(result);
 800a7ac:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a7ae:	637b      	str	r3, [r7, #52]	@ 0x34
 800a7b0:	2301      	movs	r3, #1
 800a7b2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a7b4:	6a3b      	ldr	r3, [r7, #32]
 800a7b6:	f383 8810 	msr	PRIMASK, r3
}
 800a7ba:	46c0      	nop			@ (mov r8, r8)
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	689a      	ldr	r2, [r3, #8]
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	2140      	movs	r1, #64	@ 0x40
 800a7c8:	430a      	orrs	r2, r1
 800a7ca:	609a      	str	r2, [r3, #8]
 800a7cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7ce:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a7d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7d2:	f383 8810 	msr	PRIMASK, r3
}
 800a7d6:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 800a7d8:	2300      	movs	r3, #0
}
 800a7da:	0018      	movs	r0, r3
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	b010      	add	sp, #64	@ 0x40
 800a7e0:	bd80      	pop	{r7, pc}
 800a7e2:	46c0      	nop			@ (mov r8, r8)
 800a7e4:	0800a901 	.word	0x0800a901
 800a7e8:	0800aa31 	.word	0x0800aa31
 800a7ec:	0800aa79 	.word	0x0800aa79

0800a7f0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a7f0:	b580      	push	{r7, lr}
 800a7f2:	b086      	sub	sp, #24
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a7f8:	f3ef 8310 	mrs	r3, PRIMASK
 800a7fc:	60bb      	str	r3, [r7, #8]
  return(result);
 800a7fe:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a800:	617b      	str	r3, [r7, #20]
 800a802:	2301      	movs	r3, #1
 800a804:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	f383 8810 	msr	PRIMASK, r3
}
 800a80c:	46c0      	nop			@ (mov r8, r8)
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	681a      	ldr	r2, [r3, #0]
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	21c0      	movs	r1, #192	@ 0xc0
 800a81a:	438a      	bics	r2, r1
 800a81c:	601a      	str	r2, [r3, #0]
 800a81e:	697b      	ldr	r3, [r7, #20]
 800a820:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a822:	693b      	ldr	r3, [r7, #16]
 800a824:	f383 8810 	msr	PRIMASK, r3
}
 800a828:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2220      	movs	r2, #32
 800a82e:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800a830:	46c0      	nop			@ (mov r8, r8)
 800a832:	46bd      	mov	sp, r7
 800a834:	b006      	add	sp, #24
 800a836:	bd80      	pop	{r7, pc}

0800a838 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a838:	b580      	push	{r7, lr}
 800a83a:	b08e      	sub	sp, #56	@ 0x38
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a840:	f3ef 8310 	mrs	r3, PRIMASK
 800a844:	617b      	str	r3, [r7, #20]
  return(result);
 800a846:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a848:	637b      	str	r3, [r7, #52]	@ 0x34
 800a84a:	2301      	movs	r3, #1
 800a84c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a84e:	69bb      	ldr	r3, [r7, #24]
 800a850:	f383 8810 	msr	PRIMASK, r3
}
 800a854:	46c0      	nop			@ (mov r8, r8)
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	681a      	ldr	r2, [r3, #0]
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	4926      	ldr	r1, [pc, #152]	@ (800a8fc <UART_EndRxTransfer+0xc4>)
 800a862:	400a      	ands	r2, r1
 800a864:	601a      	str	r2, [r3, #0]
 800a866:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a868:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a86a:	69fb      	ldr	r3, [r7, #28]
 800a86c:	f383 8810 	msr	PRIMASK, r3
}
 800a870:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a872:	f3ef 8310 	mrs	r3, PRIMASK
 800a876:	623b      	str	r3, [r7, #32]
  return(result);
 800a878:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a87a:	633b      	str	r3, [r7, #48]	@ 0x30
 800a87c:	2301      	movs	r3, #1
 800a87e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a882:	f383 8810 	msr	PRIMASK, r3
}
 800a886:	46c0      	nop			@ (mov r8, r8)
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	689a      	ldr	r2, [r3, #8]
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	2101      	movs	r1, #1
 800a894:	438a      	bics	r2, r1
 800a896:	609a      	str	r2, [r3, #8]
 800a898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a89a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a89c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a89e:	f383 8810 	msr	PRIMASK, r3
}
 800a8a2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a8a8:	2b01      	cmp	r3, #1
 800a8aa:	d118      	bne.n	800a8de <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a8ac:	f3ef 8310 	mrs	r3, PRIMASK
 800a8b0:	60bb      	str	r3, [r7, #8]
  return(result);
 800a8b2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a8b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a8b6:	2301      	movs	r3, #1
 800a8b8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	f383 8810 	msr	PRIMASK, r3
}
 800a8c0:	46c0      	nop			@ (mov r8, r8)
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	681a      	ldr	r2, [r3, #0]
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	2110      	movs	r1, #16
 800a8ce:	438a      	bics	r2, r1
 800a8d0:	601a      	str	r2, [r3, #0]
 800a8d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8d4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a8d6:	693b      	ldr	r3, [r7, #16]
 800a8d8:	f383 8810 	msr	PRIMASK, r3
}
 800a8dc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	2280      	movs	r2, #128	@ 0x80
 800a8e2:	2120      	movs	r1, #32
 800a8e4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	2200      	movs	r2, #0
 800a8ea:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a8f2:	46c0      	nop			@ (mov r8, r8)
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	b00e      	add	sp, #56	@ 0x38
 800a8f8:	bd80      	pop	{r7, pc}
 800a8fa:	46c0      	nop			@ (mov r8, r8)
 800a8fc:	fffffedf 	.word	0xfffffedf

0800a900 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b094      	sub	sp, #80	@ 0x50
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a90c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	699b      	ldr	r3, [r3, #24]
 800a912:	2b20      	cmp	r3, #32
 800a914:	d06f      	beq.n	800a9f6 <UART_DMAReceiveCplt+0xf6>
  {
    huart->RxXferCount = 0U;
 800a916:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a918:	225a      	movs	r2, #90	@ 0x5a
 800a91a:	2100      	movs	r1, #0
 800a91c:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a91e:	f3ef 8310 	mrs	r3, PRIMASK
 800a922:	61bb      	str	r3, [r7, #24]
  return(result);
 800a924:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a926:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a928:	2301      	movs	r3, #1
 800a92a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a92c:	69fb      	ldr	r3, [r7, #28]
 800a92e:	f383 8810 	msr	PRIMASK, r3
}
 800a932:	46c0      	nop			@ (mov r8, r8)
 800a934:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	681a      	ldr	r2, [r3, #0]
 800a93a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	493b      	ldr	r1, [pc, #236]	@ (800aa2c <UART_DMAReceiveCplt+0x12c>)
 800a940:	400a      	ands	r2, r1
 800a942:	601a      	str	r2, [r3, #0]
 800a944:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a946:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a948:	6a3b      	ldr	r3, [r7, #32]
 800a94a:	f383 8810 	msr	PRIMASK, r3
}
 800a94e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a950:	f3ef 8310 	mrs	r3, PRIMASK
 800a954:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800a956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a958:	647b      	str	r3, [r7, #68]	@ 0x44
 800a95a:	2301      	movs	r3, #1
 800a95c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a95e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a960:	f383 8810 	msr	PRIMASK, r3
}
 800a964:	46c0      	nop			@ (mov r8, r8)
 800a966:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	689a      	ldr	r2, [r3, #8]
 800a96c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	2101      	movs	r1, #1
 800a972:	438a      	bics	r2, r1
 800a974:	609a      	str	r2, [r3, #8]
 800a976:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a978:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a97a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a97c:	f383 8810 	msr	PRIMASK, r3
}
 800a980:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a982:	f3ef 8310 	mrs	r3, PRIMASK
 800a986:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800a988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a98a:	643b      	str	r3, [r7, #64]	@ 0x40
 800a98c:	2301      	movs	r3, #1
 800a98e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a990:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a992:	f383 8810 	msr	PRIMASK, r3
}
 800a996:	46c0      	nop			@ (mov r8, r8)
 800a998:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	689a      	ldr	r2, [r3, #8]
 800a99e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	2140      	movs	r1, #64	@ 0x40
 800a9a4:	438a      	bics	r2, r1
 800a9a6:	609a      	str	r2, [r3, #8]
 800a9a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a9ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9ae:	f383 8810 	msr	PRIMASK, r3
}
 800a9b2:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a9b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9b6:	2280      	movs	r2, #128	@ 0x80
 800a9b8:	2120      	movs	r1, #32
 800a9ba:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a9bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a9c0:	2b01      	cmp	r3, #1
 800a9c2:	d118      	bne.n	800a9f6 <UART_DMAReceiveCplt+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a9c4:	f3ef 8310 	mrs	r3, PRIMASK
 800a9c8:	60fb      	str	r3, [r7, #12]
  return(result);
 800a9ca:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a9cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a9ce:	2301      	movs	r3, #1
 800a9d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a9d2:	693b      	ldr	r3, [r7, #16]
 800a9d4:	f383 8810 	msr	PRIMASK, r3
}
 800a9d8:	46c0      	nop			@ (mov r8, r8)
 800a9da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	681a      	ldr	r2, [r3, #0]
 800a9e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	2110      	movs	r1, #16
 800a9e6:	438a      	bics	r2, r1
 800a9e8:	601a      	str	r2, [r3, #0]
 800a9ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9ec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a9ee:	697b      	ldr	r3, [r7, #20]
 800a9f0:	f383 8810 	msr	PRIMASK, r3
}
 800a9f4:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a9f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9f8:	2200      	movs	r2, #0
 800a9fa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a9fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa00:	2b01      	cmp	r3, #1
 800aa02:	d109      	bne.n	800aa18 <UART_DMAReceiveCplt+0x118>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800aa04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa06:	22ac      	movs	r2, #172	@ 0xac
 800aa08:	589b      	ldr	r3, [r3, r2]
 800aa0a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800aa0c:	2158      	movs	r1, #88	@ 0x58
 800aa0e:	5a51      	ldrh	r1, [r2, r1]
 800aa10:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800aa12:	0010      	movs	r0, r2
 800aa14:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800aa16:	e005      	b.n	800aa24 <UART_DMAReceiveCplt+0x124>
    huart->RxCpltCallback(huart);
 800aa18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa1a:	2294      	movs	r2, #148	@ 0x94
 800aa1c:	589b      	ldr	r3, [r3, r2]
 800aa1e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800aa20:	0010      	movs	r0, r2
 800aa22:	4798      	blx	r3
}
 800aa24:	46c0      	nop			@ (mov r8, r8)
 800aa26:	46bd      	mov	sp, r7
 800aa28:	b014      	add	sp, #80	@ 0x50
 800aa2a:	bd80      	pop	{r7, pc}
 800aa2c:	fffffeff 	.word	0xfffffeff

0800aa30 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800aa30:	b580      	push	{r7, lr}
 800aa32:	b084      	sub	sp, #16
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa3c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	2201      	movs	r2, #1
 800aa42:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa48:	2b01      	cmp	r3, #1
 800aa4a:	d10b      	bne.n	800aa64 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	22ac      	movs	r2, #172	@ 0xac
 800aa50:	589b      	ldr	r3, [r3, r2]
 800aa52:	68fa      	ldr	r2, [r7, #12]
 800aa54:	2158      	movs	r1, #88	@ 0x58
 800aa56:	5a52      	ldrh	r2, [r2, r1]
 800aa58:	0852      	lsrs	r2, r2, #1
 800aa5a:	b291      	uxth	r1, r2
 800aa5c:	68fa      	ldr	r2, [r7, #12]
 800aa5e:	0010      	movs	r0, r2
 800aa60:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800aa62:	e005      	b.n	800aa70 <UART_DMARxHalfCplt+0x40>
    huart->RxHalfCpltCallback(huart);
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	2290      	movs	r2, #144	@ 0x90
 800aa68:	589b      	ldr	r3, [r3, r2]
 800aa6a:	68fa      	ldr	r2, [r7, #12]
 800aa6c:	0010      	movs	r0, r2
 800aa6e:	4798      	blx	r3
}
 800aa70:	46c0      	nop			@ (mov r8, r8)
 800aa72:	46bd      	mov	sp, r7
 800aa74:	b004      	add	sp, #16
 800aa76:	bd80      	pop	{r7, pc}

0800aa78 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b086      	sub	sp, #24
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa84:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800aa86:	697b      	ldr	r3, [r7, #20]
 800aa88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800aa8a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800aa8c:	697b      	ldr	r3, [r7, #20]
 800aa8e:	2280      	movs	r2, #128	@ 0x80
 800aa90:	589b      	ldr	r3, [r3, r2]
 800aa92:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800aa94:	697b      	ldr	r3, [r7, #20]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	689b      	ldr	r3, [r3, #8]
 800aa9a:	2280      	movs	r2, #128	@ 0x80
 800aa9c:	4013      	ands	r3, r2
 800aa9e:	2b80      	cmp	r3, #128	@ 0x80
 800aaa0:	d10a      	bne.n	800aab8 <UART_DMAError+0x40>
 800aaa2:	693b      	ldr	r3, [r7, #16]
 800aaa4:	2b21      	cmp	r3, #33	@ 0x21
 800aaa6:	d107      	bne.n	800aab8 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800aaa8:	697b      	ldr	r3, [r7, #20]
 800aaaa:	2252      	movs	r2, #82	@ 0x52
 800aaac:	2100      	movs	r1, #0
 800aaae:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 800aab0:	697b      	ldr	r3, [r7, #20]
 800aab2:	0018      	movs	r0, r3
 800aab4:	f7ff fe9c 	bl	800a7f0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800aab8:	697b      	ldr	r3, [r7, #20]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	689b      	ldr	r3, [r3, #8]
 800aabe:	2240      	movs	r2, #64	@ 0x40
 800aac0:	4013      	ands	r3, r2
 800aac2:	2b40      	cmp	r3, #64	@ 0x40
 800aac4:	d10a      	bne.n	800aadc <UART_DMAError+0x64>
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	2b22      	cmp	r3, #34	@ 0x22
 800aaca:	d107      	bne.n	800aadc <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800aacc:	697b      	ldr	r3, [r7, #20]
 800aace:	225a      	movs	r2, #90	@ 0x5a
 800aad0:	2100      	movs	r1, #0
 800aad2:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800aad4:	697b      	ldr	r3, [r7, #20]
 800aad6:	0018      	movs	r0, r3
 800aad8:	f7ff feae 	bl	800a838 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800aadc:	697b      	ldr	r3, [r7, #20]
 800aade:	2284      	movs	r2, #132	@ 0x84
 800aae0:	589b      	ldr	r3, [r3, r2]
 800aae2:	2210      	movs	r2, #16
 800aae4:	431a      	orrs	r2, r3
 800aae6:	697b      	ldr	r3, [r7, #20]
 800aae8:	2184      	movs	r1, #132	@ 0x84
 800aaea:	505a      	str	r2, [r3, r1]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800aaec:	697b      	ldr	r3, [r7, #20]
 800aaee:	2298      	movs	r2, #152	@ 0x98
 800aaf0:	589b      	ldr	r3, [r3, r2]
 800aaf2:	697a      	ldr	r2, [r7, #20]
 800aaf4:	0010      	movs	r0, r2
 800aaf6:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aaf8:	46c0      	nop			@ (mov r8, r8)
 800aafa:	46bd      	mov	sp, r7
 800aafc:	b006      	add	sp, #24
 800aafe:	bd80      	pop	{r7, pc}

0800ab00 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	b084      	sub	sp, #16
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab0c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	225a      	movs	r2, #90	@ 0x5a
 800ab12:	2100      	movs	r1, #0
 800ab14:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	2252      	movs	r2, #82	@ 0x52
 800ab1a:	2100      	movs	r1, #0
 800ab1c:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	2298      	movs	r2, #152	@ 0x98
 800ab22:	589b      	ldr	r3, [r3, r2]
 800ab24:	68fa      	ldr	r2, [r7, #12]
 800ab26:	0010      	movs	r0, r2
 800ab28:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab2a:	46c0      	nop			@ (mov r8, r8)
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	b004      	add	sp, #16
 800ab30:	bd80      	pop	{r7, pc}

0800ab32 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ab32:	b580      	push	{r7, lr}
 800ab34:	b08a      	sub	sp, #40	@ 0x28
 800ab36:	af00      	add	r7, sp, #0
 800ab38:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ab3e:	2b21      	cmp	r3, #33	@ 0x21
 800ab40:	d14c      	bne.n	800abdc <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	2252      	movs	r2, #82	@ 0x52
 800ab46:	5a9b      	ldrh	r3, [r3, r2]
 800ab48:	b29b      	uxth	r3, r3
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d132      	bne.n	800abb4 <UART_TxISR_8BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ab4e:	f3ef 8310 	mrs	r3, PRIMASK
 800ab52:	60bb      	str	r3, [r7, #8]
  return(result);
 800ab54:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800ab56:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab58:	2301      	movs	r3, #1
 800ab5a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	f383 8810 	msr	PRIMASK, r3
}
 800ab62:	46c0      	nop			@ (mov r8, r8)
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	681a      	ldr	r2, [r3, #0]
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	2180      	movs	r1, #128	@ 0x80
 800ab70:	438a      	bics	r2, r1
 800ab72:	601a      	str	r2, [r3, #0]
 800ab74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab76:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab78:	693b      	ldr	r3, [r7, #16]
 800ab7a:	f383 8810 	msr	PRIMASK, r3
}
 800ab7e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ab80:	f3ef 8310 	mrs	r3, PRIMASK
 800ab84:	617b      	str	r3, [r7, #20]
  return(result);
 800ab86:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ab88:	623b      	str	r3, [r7, #32]
 800ab8a:	2301      	movs	r3, #1
 800ab8c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab8e:	69bb      	ldr	r3, [r7, #24]
 800ab90:	f383 8810 	msr	PRIMASK, r3
}
 800ab94:	46c0      	nop			@ (mov r8, r8)
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	681a      	ldr	r2, [r3, #0]
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	2140      	movs	r1, #64	@ 0x40
 800aba2:	430a      	orrs	r2, r1
 800aba4:	601a      	str	r2, [r3, #0]
 800aba6:	6a3b      	ldr	r3, [r7, #32]
 800aba8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800abaa:	69fb      	ldr	r3, [r7, #28]
 800abac:	f383 8810 	msr	PRIMASK, r3
}
 800abb0:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800abb2:	e013      	b.n	800abdc <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800abb8:	781a      	ldrb	r2, [r3, #0]
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800abc4:	1c5a      	adds	r2, r3, #1
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	2252      	movs	r2, #82	@ 0x52
 800abce:	5a9b      	ldrh	r3, [r3, r2]
 800abd0:	b29b      	uxth	r3, r3
 800abd2:	3b01      	subs	r3, #1
 800abd4:	b299      	uxth	r1, r3
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	2252      	movs	r2, #82	@ 0x52
 800abda:	5299      	strh	r1, [r3, r2]
}
 800abdc:	46c0      	nop			@ (mov r8, r8)
 800abde:	46bd      	mov	sp, r7
 800abe0:	b00a      	add	sp, #40	@ 0x28
 800abe2:	bd80      	pop	{r7, pc}

0800abe4 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b08c      	sub	sp, #48	@ 0x30
 800abe8:	af00      	add	r7, sp, #0
 800abea:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800abf0:	2b21      	cmp	r3, #33	@ 0x21
 800abf2:	d151      	bne.n	800ac98 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	2252      	movs	r2, #82	@ 0x52
 800abf8:	5a9b      	ldrh	r3, [r3, r2]
 800abfa:	b29b      	uxth	r3, r3
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d132      	bne.n	800ac66 <UART_TxISR_16BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ac00:	f3ef 8310 	mrs	r3, PRIMASK
 800ac04:	60fb      	str	r3, [r7, #12]
  return(result);
 800ac06:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800ac08:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ac0a:	2301      	movs	r3, #1
 800ac0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ac0e:	693b      	ldr	r3, [r7, #16]
 800ac10:	f383 8810 	msr	PRIMASK, r3
}
 800ac14:	46c0      	nop			@ (mov r8, r8)
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	681a      	ldr	r2, [r3, #0]
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	2180      	movs	r1, #128	@ 0x80
 800ac22:	438a      	bics	r2, r1
 800ac24:	601a      	str	r2, [r3, #0]
 800ac26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac28:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ac2a:	697b      	ldr	r3, [r7, #20]
 800ac2c:	f383 8810 	msr	PRIMASK, r3
}
 800ac30:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ac32:	f3ef 8310 	mrs	r3, PRIMASK
 800ac36:	61bb      	str	r3, [r7, #24]
  return(result);
 800ac38:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ac3a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac3c:	2301      	movs	r3, #1
 800ac3e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ac40:	69fb      	ldr	r3, [r7, #28]
 800ac42:	f383 8810 	msr	PRIMASK, r3
}
 800ac46:	46c0      	nop			@ (mov r8, r8)
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	681a      	ldr	r2, [r3, #0]
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	2140      	movs	r1, #64	@ 0x40
 800ac54:	430a      	orrs	r2, r1
 800ac56:	601a      	str	r2, [r3, #0]
 800ac58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac5a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ac5c:	6a3b      	ldr	r3, [r7, #32]
 800ac5e:	f383 8810 	msr	PRIMASK, r3
}
 800ac62:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800ac64:	e018      	b.n	800ac98 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800ac6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac6e:	881a      	ldrh	r2, [r3, #0]
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	05d2      	lsls	r2, r2, #23
 800ac76:	0dd2      	lsrs	r2, r2, #23
 800ac78:	b292      	uxth	r2, r2
 800ac7a:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac80:	1c9a      	adds	r2, r3, #2
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2252      	movs	r2, #82	@ 0x52
 800ac8a:	5a9b      	ldrh	r3, [r3, r2]
 800ac8c:	b29b      	uxth	r3, r3
 800ac8e:	3b01      	subs	r3, #1
 800ac90:	b299      	uxth	r1, r3
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	2252      	movs	r2, #82	@ 0x52
 800ac96:	5299      	strh	r1, [r3, r2]
}
 800ac98:	46c0      	nop			@ (mov r8, r8)
 800ac9a:	46bd      	mov	sp, r7
 800ac9c:	b00c      	add	sp, #48	@ 0x30
 800ac9e:	bd80      	pop	{r7, pc}

0800aca0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b086      	sub	sp, #24
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aca8:	f3ef 8310 	mrs	r3, PRIMASK
 800acac:	60bb      	str	r3, [r7, #8]
  return(result);
 800acae:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800acb0:	617b      	str	r3, [r7, #20]
 800acb2:	2301      	movs	r3, #1
 800acb4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	f383 8810 	msr	PRIMASK, r3
}
 800acbc:	46c0      	nop			@ (mov r8, r8)
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	681a      	ldr	r2, [r3, #0]
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	2140      	movs	r1, #64	@ 0x40
 800acca:	438a      	bics	r2, r1
 800accc:	601a      	str	r2, [r3, #0]
 800acce:	697b      	ldr	r3, [r7, #20]
 800acd0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800acd2:	693b      	ldr	r3, [r7, #16]
 800acd4:	f383 8810 	msr	PRIMASK, r3
}
 800acd8:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	2220      	movs	r2, #32
 800acde:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	2200      	movs	r2, #0
 800ace4:	66da      	str	r2, [r3, #108]	@ 0x6c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	228c      	movs	r2, #140	@ 0x8c
 800acea:	589b      	ldr	r3, [r3, r2]
 800acec:	687a      	ldr	r2, [r7, #4]
 800acee:	0010      	movs	r0, r2
 800acf0:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800acf2:	46c0      	nop			@ (mov r8, r8)
 800acf4:	46bd      	mov	sp, r7
 800acf6:	b006      	add	sp, #24
 800acf8:	bd80      	pop	{r7, pc}

0800acfa <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800acfa:	b580      	push	{r7, lr}
 800acfc:	b082      	sub	sp, #8
 800acfe:	af00      	add	r7, sp, #0
 800ad00:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ad02:	46c0      	nop			@ (mov r8, r8)
 800ad04:	46bd      	mov	sp, r7
 800ad06:	b002      	add	sp, #8
 800ad08:	bd80      	pop	{r7, pc}

0800ad0a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ad0a:	b5b0      	push	{r4, r5, r7, lr}
 800ad0c:	b08a      	sub	sp, #40	@ 0x28
 800ad0e:	af00      	add	r7, sp, #0
 800ad10:	60f8      	str	r0, [r7, #12]
 800ad12:	60b9      	str	r1, [r7, #8]
 800ad14:	1dbb      	adds	r3, r7, #6
 800ad16:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	2280      	movs	r2, #128	@ 0x80
 800ad1c:	589b      	ldr	r3, [r3, r2]
 800ad1e:	2b20      	cmp	r3, #32
 800ad20:	d156      	bne.n	800add0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 800ad22:	68bb      	ldr	r3, [r7, #8]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d003      	beq.n	800ad30 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800ad28:	1dbb      	adds	r3, r7, #6
 800ad2a:	881b      	ldrh	r3, [r3, #0]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d101      	bne.n	800ad34 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800ad30:	2301      	movs	r3, #1
 800ad32:	e04e      	b.n	800add2 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	689a      	ldr	r2, [r3, #8]
 800ad38:	2380      	movs	r3, #128	@ 0x80
 800ad3a:	015b      	lsls	r3, r3, #5
 800ad3c:	429a      	cmp	r2, r3
 800ad3e:	d109      	bne.n	800ad54 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	691b      	ldr	r3, [r3, #16]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d105      	bne.n	800ad54 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800ad48:	68bb      	ldr	r3, [r7, #8]
 800ad4a:	2201      	movs	r2, #1
 800ad4c:	4013      	ands	r3, r2
 800ad4e:	d001      	beq.n	800ad54 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 800ad50:	2301      	movs	r3, #1
 800ad52:	e03e      	b.n	800add2 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	2201      	movs	r2, #1
 800ad58:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	2200      	movs	r2, #0
 800ad5e:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800ad60:	2527      	movs	r5, #39	@ 0x27
 800ad62:	197c      	adds	r4, r7, r5
 800ad64:	1dbb      	adds	r3, r7, #6
 800ad66:	881a      	ldrh	r2, [r3, #0]
 800ad68:	68b9      	ldr	r1, [r7, #8]
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	0018      	movs	r0, r3
 800ad6e:	f7ff fc9f 	bl	800a6b0 <UART_Start_Receive_DMA>
 800ad72:	0003      	movs	r3, r0
 800ad74:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800ad76:	197b      	adds	r3, r7, r5
 800ad78:	781b      	ldrb	r3, [r3, #0]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d124      	bne.n	800adc8 <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad82:	2b01      	cmp	r3, #1
 800ad84:	d11c      	bne.n	800adc0 <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	2210      	movs	r2, #16
 800ad8c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ad8e:	f3ef 8310 	mrs	r3, PRIMASK
 800ad92:	617b      	str	r3, [r7, #20]
  return(result);
 800ad94:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad96:	623b      	str	r3, [r7, #32]
 800ad98:	2301      	movs	r3, #1
 800ad9a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ad9c:	69bb      	ldr	r3, [r7, #24]
 800ad9e:	f383 8810 	msr	PRIMASK, r3
}
 800ada2:	46c0      	nop			@ (mov r8, r8)
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	681a      	ldr	r2, [r3, #0]
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	2110      	movs	r1, #16
 800adb0:	430a      	orrs	r2, r1
 800adb2:	601a      	str	r2, [r3, #0]
 800adb4:	6a3b      	ldr	r3, [r7, #32]
 800adb6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800adb8:	69fb      	ldr	r3, [r7, #28]
 800adba:	f383 8810 	msr	PRIMASK, r3
}
 800adbe:	e003      	b.n	800adc8 <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800adc0:	2327      	movs	r3, #39	@ 0x27
 800adc2:	18fb      	adds	r3, r7, r3
 800adc4:	2201      	movs	r2, #1
 800adc6:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 800adc8:	2327      	movs	r3, #39	@ 0x27
 800adca:	18fb      	adds	r3, r7, r3
 800adcc:	781b      	ldrb	r3, [r3, #0]
 800adce:	e000      	b.n	800add2 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 800add0:	2302      	movs	r3, #2
  }
}
 800add2:	0018      	movs	r0, r3
 800add4:	46bd      	mov	sp, r7
 800add6:	b00a      	add	sp, #40	@ 0x28
 800add8:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800addc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800addc:	b580      	push	{r7, lr}
 800adde:	b084      	sub	sp, #16
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	2244      	movs	r2, #68	@ 0x44
 800ade8:	2100      	movs	r1, #0
 800adea:	5299      	strh	r1, [r3, r2]

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800adec:	4b05      	ldr	r3, [pc, #20]	@ (800ae04 <USB_EnableGlobalInt+0x28>)
 800adee:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	b299      	uxth	r1, r3
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	2240      	movs	r2, #64	@ 0x40
 800adf8:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800adfa:	2300      	movs	r3, #0
}
 800adfc:	0018      	movs	r0, r3
 800adfe:	46bd      	mov	sp, r7
 800ae00:	b004      	add	sp, #16
 800ae02:	bd80      	pop	{r7, pc}
 800ae04:	0000bf80 	.word	0x0000bf80

0800ae08 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800ae08:	b580      	push	{r7, lr}
 800ae0a:	b084      	sub	sp, #16
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800ae10:	4b09      	ldr	r3, [pc, #36]	@ (800ae38 <USB_DisableGlobalInt+0x30>)
 800ae12:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2240      	movs	r2, #64	@ 0x40
 800ae18:	5a9b      	ldrh	r3, [r3, r2]
 800ae1a:	b29b      	uxth	r3, r3
 800ae1c:	68fa      	ldr	r2, [r7, #12]
 800ae1e:	b292      	uxth	r2, r2
 800ae20:	43d2      	mvns	r2, r2
 800ae22:	b292      	uxth	r2, r2
 800ae24:	4013      	ands	r3, r2
 800ae26:	b299      	uxth	r1, r3
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	2240      	movs	r2, #64	@ 0x40
 800ae2c:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800ae2e:	2300      	movs	r3, #0
}
 800ae30:	0018      	movs	r0, r3
 800ae32:	46bd      	mov	sp, r7
 800ae34:	b004      	add	sp, #16
 800ae36:	bd80      	pop	{r7, pc}
 800ae38:	0000bf80 	.word	0x0000bf80

0800ae3c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	b084      	sub	sp, #16
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	60f8      	str	r0, [r7, #12]
 800ae44:	1d3b      	adds	r3, r7, #4
 800ae46:	6019      	str	r1, [r3, #0]
 800ae48:	605a      	str	r2, [r3, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	2240      	movs	r2, #64	@ 0x40
 800ae4e:	2101      	movs	r1, #1
 800ae50:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	2240      	movs	r2, #64	@ 0x40
 800ae56:	2100      	movs	r1, #0
 800ae58:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	2244      	movs	r2, #68	@ 0x44
 800ae5e:	2100      	movs	r1, #0
 800ae60:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	2250      	movs	r2, #80	@ 0x50
 800ae66:	2100      	movs	r1, #0
 800ae68:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800ae6a:	2300      	movs	r3, #0
}
 800ae6c:	0018      	movs	r0, r3
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	b004      	add	sp, #16
 800ae72:	bd80      	pop	{r7, pc}

0800ae74 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b09c      	sub	sp, #112	@ 0x70
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
 800ae7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800ae7e:	236f      	movs	r3, #111	@ 0x6f
 800ae80:	18fb      	adds	r3, r7, r3
 800ae82:	2200      	movs	r2, #0
 800ae84:	701a      	strb	r2, [r3, #0]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800ae86:	687a      	ldr	r2, [r7, #4]
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	781b      	ldrb	r3, [r3, #0]
 800ae8c:	009b      	lsls	r3, r3, #2
 800ae8e:	18d3      	adds	r3, r2, r3
 800ae90:	881b      	ldrh	r3, [r3, #0]
 800ae92:	b29a      	uxth	r2, r3
 800ae94:	236c      	movs	r3, #108	@ 0x6c
 800ae96:	18fb      	adds	r3, r7, r3
 800ae98:	49a1      	ldr	r1, [pc, #644]	@ (800b120 <USB_ActivateEndpoint+0x2ac>)
 800ae9a:	400a      	ands	r2, r1
 800ae9c:	801a      	strh	r2, [r3, #0]

  /* initialize Endpoint */
  switch (ep->type)
 800ae9e:	683b      	ldr	r3, [r7, #0]
 800aea0:	78db      	ldrb	r3, [r3, #3]
 800aea2:	2b03      	cmp	r3, #3
 800aea4:	d017      	beq.n	800aed6 <USB_ActivateEndpoint+0x62>
 800aea6:	dc28      	bgt.n	800aefa <USB_ActivateEndpoint+0x86>
 800aea8:	2b02      	cmp	r3, #2
 800aeaa:	d00e      	beq.n	800aeca <USB_ActivateEndpoint+0x56>
 800aeac:	dc25      	bgt.n	800aefa <USB_ActivateEndpoint+0x86>
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d002      	beq.n	800aeb8 <USB_ActivateEndpoint+0x44>
 800aeb2:	2b01      	cmp	r3, #1
 800aeb4:	d018      	beq.n	800aee8 <USB_ActivateEndpoint+0x74>
 800aeb6:	e020      	b.n	800aefa <USB_ActivateEndpoint+0x86>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800aeb8:	226c      	movs	r2, #108	@ 0x6c
 800aeba:	18bb      	adds	r3, r7, r2
 800aebc:	18ba      	adds	r2, r7, r2
 800aebe:	8812      	ldrh	r2, [r2, #0]
 800aec0:	2180      	movs	r1, #128	@ 0x80
 800aec2:	0089      	lsls	r1, r1, #2
 800aec4:	430a      	orrs	r2, r1
 800aec6:	801a      	strh	r2, [r3, #0]
      break;
 800aec8:	e01c      	b.n	800af04 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
 800aeca:	226c      	movs	r2, #108	@ 0x6c
 800aecc:	18bb      	adds	r3, r7, r2
 800aece:	18ba      	adds	r2, r7, r2
 800aed0:	8812      	ldrh	r2, [r2, #0]
 800aed2:	801a      	strh	r2, [r3, #0]
      break;
 800aed4:	e016      	b.n	800af04 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800aed6:	226c      	movs	r2, #108	@ 0x6c
 800aed8:	18bb      	adds	r3, r7, r2
 800aeda:	18ba      	adds	r2, r7, r2
 800aedc:	8812      	ldrh	r2, [r2, #0]
 800aede:	21c0      	movs	r1, #192	@ 0xc0
 800aee0:	00c9      	lsls	r1, r1, #3
 800aee2:	430a      	orrs	r2, r1
 800aee4:	801a      	strh	r2, [r3, #0]
      break;
 800aee6:	e00d      	b.n	800af04 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800aee8:	226c      	movs	r2, #108	@ 0x6c
 800aeea:	18bb      	adds	r3, r7, r2
 800aeec:	18ba      	adds	r2, r7, r2
 800aeee:	8812      	ldrh	r2, [r2, #0]
 800aef0:	2180      	movs	r1, #128	@ 0x80
 800aef2:	00c9      	lsls	r1, r1, #3
 800aef4:	430a      	orrs	r2, r1
 800aef6:	801a      	strh	r2, [r3, #0]
      break;
 800aef8:	e004      	b.n	800af04 <USB_ActivateEndpoint+0x90>

    default:
      ret = HAL_ERROR;
 800aefa:	236f      	movs	r3, #111	@ 0x6f
 800aefc:	18fb      	adds	r3, r7, r3
 800aefe:	2201      	movs	r2, #1
 800af00:	701a      	strb	r2, [r3, #0]
      break;
 800af02:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800af04:	687a      	ldr	r2, [r7, #4]
 800af06:	683b      	ldr	r3, [r7, #0]
 800af08:	781b      	ldrb	r3, [r3, #0]
 800af0a:	009b      	lsls	r3, r3, #2
 800af0c:	18d3      	adds	r3, r2, r3
 800af0e:	226c      	movs	r2, #108	@ 0x6c
 800af10:	18ba      	adds	r2, r7, r2
 800af12:	8812      	ldrh	r2, [r2, #0]
 800af14:	4983      	ldr	r1, [pc, #524]	@ (800b124 <USB_ActivateEndpoint+0x2b0>)
 800af16:	430a      	orrs	r2, r1
 800af18:	b292      	uxth	r2, r2
 800af1a:	801a      	strh	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800af1c:	687a      	ldr	r2, [r7, #4]
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	781b      	ldrb	r3, [r3, #0]
 800af22:	009b      	lsls	r3, r3, #2
 800af24:	18d3      	adds	r3, r2, r3
 800af26:	881b      	ldrh	r3, [r3, #0]
 800af28:	b29b      	uxth	r3, r3
 800af2a:	b21b      	sxth	r3, r3
 800af2c:	4a7e      	ldr	r2, [pc, #504]	@ (800b128 <USB_ActivateEndpoint+0x2b4>)
 800af2e:	4013      	ands	r3, r2
 800af30:	b21a      	sxth	r2, r3
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	781b      	ldrb	r3, [r3, #0]
 800af36:	b21b      	sxth	r3, r3
 800af38:	4313      	orrs	r3, r2
 800af3a:	b21a      	sxth	r2, r3
 800af3c:	2166      	movs	r1, #102	@ 0x66
 800af3e:	187b      	adds	r3, r7, r1
 800af40:	801a      	strh	r2, [r3, #0]
 800af42:	687a      	ldr	r2, [r7, #4]
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	781b      	ldrb	r3, [r3, #0]
 800af48:	009b      	lsls	r3, r3, #2
 800af4a:	18d3      	adds	r3, r2, r3
 800af4c:	187a      	adds	r2, r7, r1
 800af4e:	8812      	ldrh	r2, [r2, #0]
 800af50:	4974      	ldr	r1, [pc, #464]	@ (800b124 <USB_ActivateEndpoint+0x2b0>)
 800af52:	430a      	orrs	r2, r1
 800af54:	b292      	uxth	r2, r2
 800af56:	801a      	strh	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 800af58:	683b      	ldr	r3, [r7, #0]
 800af5a:	7b1b      	ldrb	r3, [r3, #12]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d000      	beq.n	800af62 <USB_ActivateEndpoint+0xee>
 800af60:	e177      	b.n	800b252 <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	785b      	ldrb	r3, [r3, #1]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d100      	bne.n	800af6c <USB_ActivateEndpoint+0xf8>
 800af6a:	e07a      	b.n	800b062 <USB_ActivateEndpoint+0x1ee>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	61bb      	str	r3, [r7, #24]
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	2250      	movs	r2, #80	@ 0x50
 800af74:	5a9b      	ldrh	r3, [r3, r2]
 800af76:	b29b      	uxth	r3, r3
 800af78:	001a      	movs	r2, r3
 800af7a:	69bb      	ldr	r3, [r7, #24]
 800af7c:	189b      	adds	r3, r3, r2
 800af7e:	61bb      	str	r3, [r7, #24]
 800af80:	683b      	ldr	r3, [r7, #0]
 800af82:	781b      	ldrb	r3, [r3, #0]
 800af84:	00da      	lsls	r2, r3, #3
 800af86:	69bb      	ldr	r3, [r7, #24]
 800af88:	18d3      	adds	r3, r2, r3
 800af8a:	2280      	movs	r2, #128	@ 0x80
 800af8c:	00d2      	lsls	r2, r2, #3
 800af8e:	4694      	mov	ip, r2
 800af90:	4463      	add	r3, ip
 800af92:	617b      	str	r3, [r7, #20]
 800af94:	683b      	ldr	r3, [r7, #0]
 800af96:	88db      	ldrh	r3, [r3, #6]
 800af98:	085b      	lsrs	r3, r3, #1
 800af9a:	b29b      	uxth	r3, r3
 800af9c:	18db      	adds	r3, r3, r3
 800af9e:	b29a      	uxth	r2, r3
 800afa0:	697b      	ldr	r3, [r7, #20]
 800afa2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800afa4:	687a      	ldr	r2, [r7, #4]
 800afa6:	683b      	ldr	r3, [r7, #0]
 800afa8:	781b      	ldrb	r3, [r3, #0]
 800afaa:	009b      	lsls	r3, r3, #2
 800afac:	18d2      	adds	r2, r2, r3
 800afae:	2112      	movs	r1, #18
 800afb0:	187b      	adds	r3, r7, r1
 800afb2:	8812      	ldrh	r2, [r2, #0]
 800afb4:	801a      	strh	r2, [r3, #0]
 800afb6:	187b      	adds	r3, r7, r1
 800afb8:	881b      	ldrh	r3, [r3, #0]
 800afba:	2240      	movs	r2, #64	@ 0x40
 800afbc:	4013      	ands	r3, r2
 800afbe:	d016      	beq.n	800afee <USB_ActivateEndpoint+0x17a>
 800afc0:	687a      	ldr	r2, [r7, #4]
 800afc2:	683b      	ldr	r3, [r7, #0]
 800afc4:	781b      	ldrb	r3, [r3, #0]
 800afc6:	009b      	lsls	r3, r3, #2
 800afc8:	18d3      	adds	r3, r2, r3
 800afca:	881b      	ldrh	r3, [r3, #0]
 800afcc:	b29a      	uxth	r2, r3
 800afce:	2010      	movs	r0, #16
 800afd0:	183b      	adds	r3, r7, r0
 800afd2:	4955      	ldr	r1, [pc, #340]	@ (800b128 <USB_ActivateEndpoint+0x2b4>)
 800afd4:	400a      	ands	r2, r1
 800afd6:	801a      	strh	r2, [r3, #0]
 800afd8:	687a      	ldr	r2, [r7, #4]
 800afda:	683b      	ldr	r3, [r7, #0]
 800afdc:	781b      	ldrb	r3, [r3, #0]
 800afde:	009b      	lsls	r3, r3, #2
 800afe0:	18d3      	adds	r3, r2, r3
 800afe2:	183a      	adds	r2, r7, r0
 800afe4:	8812      	ldrh	r2, [r2, #0]
 800afe6:	4951      	ldr	r1, [pc, #324]	@ (800b12c <USB_ActivateEndpoint+0x2b8>)
 800afe8:	430a      	orrs	r2, r1
 800afea:	b292      	uxth	r2, r2
 800afec:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800afee:	683b      	ldr	r3, [r7, #0]
 800aff0:	78db      	ldrb	r3, [r3, #3]
 800aff2:	2b01      	cmp	r3, #1
 800aff4:	d01d      	beq.n	800b032 <USB_ActivateEndpoint+0x1be>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800aff6:	687a      	ldr	r2, [r7, #4]
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	781b      	ldrb	r3, [r3, #0]
 800affc:	009b      	lsls	r3, r3, #2
 800affe:	18d3      	adds	r3, r2, r3
 800b000:	881b      	ldrh	r3, [r3, #0]
 800b002:	b29a      	uxth	r2, r3
 800b004:	200c      	movs	r0, #12
 800b006:	183b      	adds	r3, r7, r0
 800b008:	4949      	ldr	r1, [pc, #292]	@ (800b130 <USB_ActivateEndpoint+0x2bc>)
 800b00a:	400a      	ands	r2, r1
 800b00c:	801a      	strh	r2, [r3, #0]
 800b00e:	183b      	adds	r3, r7, r0
 800b010:	183a      	adds	r2, r7, r0
 800b012:	8812      	ldrh	r2, [r2, #0]
 800b014:	2120      	movs	r1, #32
 800b016:	404a      	eors	r2, r1
 800b018:	801a      	strh	r2, [r3, #0]
 800b01a:	687a      	ldr	r2, [r7, #4]
 800b01c:	683b      	ldr	r3, [r7, #0]
 800b01e:	781b      	ldrb	r3, [r3, #0]
 800b020:	009b      	lsls	r3, r3, #2
 800b022:	18d3      	adds	r3, r2, r3
 800b024:	183a      	adds	r2, r7, r0
 800b026:	8812      	ldrh	r2, [r2, #0]
 800b028:	493e      	ldr	r1, [pc, #248]	@ (800b124 <USB_ActivateEndpoint+0x2b0>)
 800b02a:	430a      	orrs	r2, r1
 800b02c:	b292      	uxth	r2, r2
 800b02e:	801a      	strh	r2, [r3, #0]
 800b030:	e2b5      	b.n	800b59e <USB_ActivateEndpoint+0x72a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b032:	687a      	ldr	r2, [r7, #4]
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	781b      	ldrb	r3, [r3, #0]
 800b038:	009b      	lsls	r3, r3, #2
 800b03a:	18d3      	adds	r3, r2, r3
 800b03c:	881b      	ldrh	r3, [r3, #0]
 800b03e:	b29a      	uxth	r2, r3
 800b040:	200e      	movs	r0, #14
 800b042:	183b      	adds	r3, r7, r0
 800b044:	493a      	ldr	r1, [pc, #232]	@ (800b130 <USB_ActivateEndpoint+0x2bc>)
 800b046:	400a      	ands	r2, r1
 800b048:	801a      	strh	r2, [r3, #0]
 800b04a:	687a      	ldr	r2, [r7, #4]
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	781b      	ldrb	r3, [r3, #0]
 800b050:	009b      	lsls	r3, r3, #2
 800b052:	18d3      	adds	r3, r2, r3
 800b054:	183a      	adds	r2, r7, r0
 800b056:	8812      	ldrh	r2, [r2, #0]
 800b058:	4932      	ldr	r1, [pc, #200]	@ (800b124 <USB_ActivateEndpoint+0x2b0>)
 800b05a:	430a      	orrs	r2, r1
 800b05c:	b292      	uxth	r2, r2
 800b05e:	801a      	strh	r2, [r3, #0]
 800b060:	e29d      	b.n	800b59e <USB_ActivateEndpoint+0x72a>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	633b      	str	r3, [r7, #48]	@ 0x30
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	2250      	movs	r2, #80	@ 0x50
 800b06a:	5a9b      	ldrh	r3, [r3, r2]
 800b06c:	b29b      	uxth	r3, r3
 800b06e:	001a      	movs	r2, r3
 800b070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b072:	189b      	adds	r3, r3, r2
 800b074:	633b      	str	r3, [r7, #48]	@ 0x30
 800b076:	683b      	ldr	r3, [r7, #0]
 800b078:	781b      	ldrb	r3, [r3, #0]
 800b07a:	00da      	lsls	r2, r3, #3
 800b07c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b07e:	18d3      	adds	r3, r2, r3
 800b080:	4a2c      	ldr	r2, [pc, #176]	@ (800b134 <USB_ActivateEndpoint+0x2c0>)
 800b082:	4694      	mov	ip, r2
 800b084:	4463      	add	r3, ip
 800b086:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	88db      	ldrh	r3, [r3, #6]
 800b08c:	085b      	lsrs	r3, r3, #1
 800b08e:	b29b      	uxth	r3, r3
 800b090:	18db      	adds	r3, r3, r3
 800b092:	b29a      	uxth	r2, r3
 800b094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b096:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	2250      	movs	r2, #80	@ 0x50
 800b0a0:	5a9b      	ldrh	r3, [r3, r2]
 800b0a2:	b29b      	uxth	r3, r3
 800b0a4:	001a      	movs	r2, r3
 800b0a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0a8:	189b      	adds	r3, r3, r2
 800b0aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b0ac:	683b      	ldr	r3, [r7, #0]
 800b0ae:	781b      	ldrb	r3, [r3, #0]
 800b0b0:	00da      	lsls	r2, r3, #3
 800b0b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0b4:	18d3      	adds	r3, r2, r3
 800b0b6:	4a20      	ldr	r2, [pc, #128]	@ (800b138 <USB_ActivateEndpoint+0x2c4>)
 800b0b8:	4694      	mov	ip, r2
 800b0ba:	4463      	add	r3, ip
 800b0bc:	627b      	str	r3, [r7, #36]	@ 0x24
 800b0be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0c0:	881b      	ldrh	r3, [r3, #0]
 800b0c2:	b29b      	uxth	r3, r3
 800b0c4:	059b      	lsls	r3, r3, #22
 800b0c6:	0d9b      	lsrs	r3, r3, #22
 800b0c8:	b29a      	uxth	r2, r3
 800b0ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0cc:	801a      	strh	r2, [r3, #0]
 800b0ce:	683b      	ldr	r3, [r7, #0]
 800b0d0:	691b      	ldr	r3, [r3, #16]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d108      	bne.n	800b0e8 <USB_ActivateEndpoint+0x274>
 800b0d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0d8:	881b      	ldrh	r3, [r3, #0]
 800b0da:	b29b      	uxth	r3, r3
 800b0dc:	4a17      	ldr	r2, [pc, #92]	@ (800b13c <USB_ActivateEndpoint+0x2c8>)
 800b0de:	4313      	orrs	r3, r2
 800b0e0:	b29a      	uxth	r2, r3
 800b0e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0e4:	801a      	strh	r2, [r3, #0]
 800b0e6:	e045      	b.n	800b174 <USB_ActivateEndpoint+0x300>
 800b0e8:	683b      	ldr	r3, [r7, #0]
 800b0ea:	691b      	ldr	r3, [r3, #16]
 800b0ec:	2b3e      	cmp	r3, #62	@ 0x3e
 800b0ee:	d827      	bhi.n	800b140 <USB_ActivateEndpoint+0x2cc>
 800b0f0:	683b      	ldr	r3, [r7, #0]
 800b0f2:	691b      	ldr	r3, [r3, #16]
 800b0f4:	085b      	lsrs	r3, r3, #1
 800b0f6:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b0f8:	683b      	ldr	r3, [r7, #0]
 800b0fa:	691b      	ldr	r3, [r3, #16]
 800b0fc:	2201      	movs	r2, #1
 800b0fe:	4013      	ands	r3, r2
 800b100:	d002      	beq.n	800b108 <USB_ActivateEndpoint+0x294>
 800b102:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b104:	3301      	adds	r3, #1
 800b106:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b10a:	881b      	ldrh	r3, [r3, #0]
 800b10c:	b29a      	uxth	r2, r3
 800b10e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b110:	b29b      	uxth	r3, r3
 800b112:	029b      	lsls	r3, r3, #10
 800b114:	b29b      	uxth	r3, r3
 800b116:	4313      	orrs	r3, r2
 800b118:	b29a      	uxth	r2, r3
 800b11a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b11c:	801a      	strh	r2, [r3, #0]
 800b11e:	e029      	b.n	800b174 <USB_ActivateEndpoint+0x300>
 800b120:	ffff898f 	.word	0xffff898f
 800b124:	ffff8080 	.word	0xffff8080
 800b128:	ffff8f8f 	.word	0xffff8f8f
 800b12c:	ffff80c0 	.word	0xffff80c0
 800b130:	ffff8fbf 	.word	0xffff8fbf
 800b134:	00000404 	.word	0x00000404
 800b138:	00000406 	.word	0x00000406
 800b13c:	ffff8000 	.word	0xffff8000
 800b140:	683b      	ldr	r3, [r7, #0]
 800b142:	691b      	ldr	r3, [r3, #16]
 800b144:	095b      	lsrs	r3, r3, #5
 800b146:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	691b      	ldr	r3, [r3, #16]
 800b14c:	221f      	movs	r2, #31
 800b14e:	4013      	ands	r3, r2
 800b150:	d102      	bne.n	800b158 <USB_ActivateEndpoint+0x2e4>
 800b152:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b154:	3b01      	subs	r3, #1
 800b156:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b15a:	881b      	ldrh	r3, [r3, #0]
 800b15c:	b29a      	uxth	r2, r3
 800b15e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b160:	b29b      	uxth	r3, r3
 800b162:	029b      	lsls	r3, r3, #10
 800b164:	b29b      	uxth	r3, r3
 800b166:	4313      	orrs	r3, r2
 800b168:	b29b      	uxth	r3, r3
 800b16a:	4ab5      	ldr	r2, [pc, #724]	@ (800b440 <USB_ActivateEndpoint+0x5cc>)
 800b16c:	4313      	orrs	r3, r2
 800b16e:	b29a      	uxth	r2, r3
 800b170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b172:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b174:	687a      	ldr	r2, [r7, #4]
 800b176:	683b      	ldr	r3, [r7, #0]
 800b178:	781b      	ldrb	r3, [r3, #0]
 800b17a:	009b      	lsls	r3, r3, #2
 800b17c:	18d2      	adds	r2, r2, r3
 800b17e:	2122      	movs	r1, #34	@ 0x22
 800b180:	187b      	adds	r3, r7, r1
 800b182:	8812      	ldrh	r2, [r2, #0]
 800b184:	801a      	strh	r2, [r3, #0]
 800b186:	187b      	adds	r3, r7, r1
 800b188:	881a      	ldrh	r2, [r3, #0]
 800b18a:	2380      	movs	r3, #128	@ 0x80
 800b18c:	01db      	lsls	r3, r3, #7
 800b18e:	4013      	ands	r3, r2
 800b190:	d016      	beq.n	800b1c0 <USB_ActivateEndpoint+0x34c>
 800b192:	687a      	ldr	r2, [r7, #4]
 800b194:	683b      	ldr	r3, [r7, #0]
 800b196:	781b      	ldrb	r3, [r3, #0]
 800b198:	009b      	lsls	r3, r3, #2
 800b19a:	18d3      	adds	r3, r2, r3
 800b19c:	881b      	ldrh	r3, [r3, #0]
 800b19e:	b29a      	uxth	r2, r3
 800b1a0:	2020      	movs	r0, #32
 800b1a2:	183b      	adds	r3, r7, r0
 800b1a4:	49a7      	ldr	r1, [pc, #668]	@ (800b444 <USB_ActivateEndpoint+0x5d0>)
 800b1a6:	400a      	ands	r2, r1
 800b1a8:	801a      	strh	r2, [r3, #0]
 800b1aa:	687a      	ldr	r2, [r7, #4]
 800b1ac:	683b      	ldr	r3, [r7, #0]
 800b1ae:	781b      	ldrb	r3, [r3, #0]
 800b1b0:	009b      	lsls	r3, r3, #2
 800b1b2:	18d3      	adds	r3, r2, r3
 800b1b4:	183a      	adds	r2, r7, r0
 800b1b6:	8812      	ldrh	r2, [r2, #0]
 800b1b8:	49a3      	ldr	r1, [pc, #652]	@ (800b448 <USB_ActivateEndpoint+0x5d4>)
 800b1ba:	430a      	orrs	r2, r1
 800b1bc:	b292      	uxth	r2, r2
 800b1be:	801a      	strh	r2, [r3, #0]

      if (ep->num == 0U)
 800b1c0:	683b      	ldr	r3, [r7, #0]
 800b1c2:	781b      	ldrb	r3, [r3, #0]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d125      	bne.n	800b214 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b1c8:	687a      	ldr	r2, [r7, #4]
 800b1ca:	683b      	ldr	r3, [r7, #0]
 800b1cc:	781b      	ldrb	r3, [r3, #0]
 800b1ce:	009b      	lsls	r3, r3, #2
 800b1d0:	18d3      	adds	r3, r2, r3
 800b1d2:	881b      	ldrh	r3, [r3, #0]
 800b1d4:	b29a      	uxth	r2, r3
 800b1d6:	201c      	movs	r0, #28
 800b1d8:	183b      	adds	r3, r7, r0
 800b1da:	499c      	ldr	r1, [pc, #624]	@ (800b44c <USB_ActivateEndpoint+0x5d8>)
 800b1dc:	400a      	ands	r2, r1
 800b1de:	801a      	strh	r2, [r3, #0]
 800b1e0:	183b      	adds	r3, r7, r0
 800b1e2:	183a      	adds	r2, r7, r0
 800b1e4:	8812      	ldrh	r2, [r2, #0]
 800b1e6:	2180      	movs	r1, #128	@ 0x80
 800b1e8:	0149      	lsls	r1, r1, #5
 800b1ea:	404a      	eors	r2, r1
 800b1ec:	801a      	strh	r2, [r3, #0]
 800b1ee:	183b      	adds	r3, r7, r0
 800b1f0:	183a      	adds	r2, r7, r0
 800b1f2:	8812      	ldrh	r2, [r2, #0]
 800b1f4:	2180      	movs	r1, #128	@ 0x80
 800b1f6:	0189      	lsls	r1, r1, #6
 800b1f8:	404a      	eors	r2, r1
 800b1fa:	801a      	strh	r2, [r3, #0]
 800b1fc:	687a      	ldr	r2, [r7, #4]
 800b1fe:	683b      	ldr	r3, [r7, #0]
 800b200:	781b      	ldrb	r3, [r3, #0]
 800b202:	009b      	lsls	r3, r3, #2
 800b204:	18d3      	adds	r3, r2, r3
 800b206:	183a      	adds	r2, r7, r0
 800b208:	8812      	ldrh	r2, [r2, #0]
 800b20a:	4991      	ldr	r1, [pc, #580]	@ (800b450 <USB_ActivateEndpoint+0x5dc>)
 800b20c:	430a      	orrs	r2, r1
 800b20e:	b292      	uxth	r2, r2
 800b210:	801a      	strh	r2, [r3, #0]
 800b212:	e1c4      	b.n	800b59e <USB_ActivateEndpoint+0x72a>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800b214:	687a      	ldr	r2, [r7, #4]
 800b216:	683b      	ldr	r3, [r7, #0]
 800b218:	781b      	ldrb	r3, [r3, #0]
 800b21a:	009b      	lsls	r3, r3, #2
 800b21c:	18d3      	adds	r3, r2, r3
 800b21e:	881b      	ldrh	r3, [r3, #0]
 800b220:	b29a      	uxth	r2, r3
 800b222:	201e      	movs	r0, #30
 800b224:	183b      	adds	r3, r7, r0
 800b226:	4989      	ldr	r1, [pc, #548]	@ (800b44c <USB_ActivateEndpoint+0x5d8>)
 800b228:	400a      	ands	r2, r1
 800b22a:	801a      	strh	r2, [r3, #0]
 800b22c:	183b      	adds	r3, r7, r0
 800b22e:	183a      	adds	r2, r7, r0
 800b230:	8812      	ldrh	r2, [r2, #0]
 800b232:	2180      	movs	r1, #128	@ 0x80
 800b234:	0189      	lsls	r1, r1, #6
 800b236:	404a      	eors	r2, r1
 800b238:	801a      	strh	r2, [r3, #0]
 800b23a:	687a      	ldr	r2, [r7, #4]
 800b23c:	683b      	ldr	r3, [r7, #0]
 800b23e:	781b      	ldrb	r3, [r3, #0]
 800b240:	009b      	lsls	r3, r3, #2
 800b242:	18d3      	adds	r3, r2, r3
 800b244:	183a      	adds	r2, r7, r0
 800b246:	8812      	ldrh	r2, [r2, #0]
 800b248:	4981      	ldr	r1, [pc, #516]	@ (800b450 <USB_ActivateEndpoint+0x5dc>)
 800b24a:	430a      	orrs	r2, r1
 800b24c:	b292      	uxth	r2, r2
 800b24e:	801a      	strh	r2, [r3, #0]
 800b250:	e1a5      	b.n	800b59e <USB_ActivateEndpoint+0x72a>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	78db      	ldrb	r3, [r3, #3]
 800b256:	2b02      	cmp	r3, #2
 800b258:	d117      	bne.n	800b28a <USB_ActivateEndpoint+0x416>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b25a:	687a      	ldr	r2, [r7, #4]
 800b25c:	683b      	ldr	r3, [r7, #0]
 800b25e:	781b      	ldrb	r3, [r3, #0]
 800b260:	009b      	lsls	r3, r3, #2
 800b262:	18d3      	adds	r3, r2, r3
 800b264:	881b      	ldrh	r3, [r3, #0]
 800b266:	b29a      	uxth	r2, r3
 800b268:	2062      	movs	r0, #98	@ 0x62
 800b26a:	183b      	adds	r3, r7, r0
 800b26c:	4975      	ldr	r1, [pc, #468]	@ (800b444 <USB_ActivateEndpoint+0x5d0>)
 800b26e:	400a      	ands	r2, r1
 800b270:	801a      	strh	r2, [r3, #0]
 800b272:	687a      	ldr	r2, [r7, #4]
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	781b      	ldrb	r3, [r3, #0]
 800b278:	009b      	lsls	r3, r3, #2
 800b27a:	18d3      	adds	r3, r2, r3
 800b27c:	183a      	adds	r2, r7, r0
 800b27e:	8812      	ldrh	r2, [r2, #0]
 800b280:	4974      	ldr	r1, [pc, #464]	@ (800b454 <USB_ActivateEndpoint+0x5e0>)
 800b282:	430a      	orrs	r2, r1
 800b284:	b292      	uxth	r2, r2
 800b286:	801a      	strh	r2, [r3, #0]
 800b288:	e016      	b.n	800b2b8 <USB_ActivateEndpoint+0x444>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800b28a:	687a      	ldr	r2, [r7, #4]
 800b28c:	683b      	ldr	r3, [r7, #0]
 800b28e:	781b      	ldrb	r3, [r3, #0]
 800b290:	009b      	lsls	r3, r3, #2
 800b292:	18d3      	adds	r3, r2, r3
 800b294:	881b      	ldrh	r3, [r3, #0]
 800b296:	b29a      	uxth	r2, r3
 800b298:	2064      	movs	r0, #100	@ 0x64
 800b29a:	183b      	adds	r3, r7, r0
 800b29c:	496e      	ldr	r1, [pc, #440]	@ (800b458 <USB_ActivateEndpoint+0x5e4>)
 800b29e:	400a      	ands	r2, r1
 800b2a0:	801a      	strh	r2, [r3, #0]
 800b2a2:	687a      	ldr	r2, [r7, #4]
 800b2a4:	683b      	ldr	r3, [r7, #0]
 800b2a6:	781b      	ldrb	r3, [r3, #0]
 800b2a8:	009b      	lsls	r3, r3, #2
 800b2aa:	18d3      	adds	r3, r2, r3
 800b2ac:	183a      	adds	r2, r7, r0
 800b2ae:	8812      	ldrh	r2, [r2, #0]
 800b2b0:	4967      	ldr	r1, [pc, #412]	@ (800b450 <USB_ActivateEndpoint+0x5dc>)
 800b2b2:	430a      	orrs	r2, r1
 800b2b4:	b292      	uxth	r2, r2
 800b2b6:	801a      	strh	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	2250      	movs	r2, #80	@ 0x50
 800b2c0:	5a9b      	ldrh	r3, [r3, r2]
 800b2c2:	b29b      	uxth	r3, r3
 800b2c4:	001a      	movs	r2, r3
 800b2c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b2c8:	189b      	adds	r3, r3, r2
 800b2ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	781b      	ldrb	r3, [r3, #0]
 800b2d0:	00da      	lsls	r2, r3, #3
 800b2d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b2d4:	18d3      	adds	r3, r2, r3
 800b2d6:	2280      	movs	r2, #128	@ 0x80
 800b2d8:	00d2      	lsls	r2, r2, #3
 800b2da:	4694      	mov	ip, r2
 800b2dc:	4463      	add	r3, ip
 800b2de:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b2e0:	683b      	ldr	r3, [r7, #0]
 800b2e2:	891b      	ldrh	r3, [r3, #8]
 800b2e4:	085b      	lsrs	r3, r3, #1
 800b2e6:	b29b      	uxth	r3, r3
 800b2e8:	18db      	adds	r3, r3, r3
 800b2ea:	b29a      	uxth	r2, r3
 800b2ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b2ee:	801a      	strh	r2, [r3, #0]
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	657b      	str	r3, [r7, #84]	@ 0x54
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	2250      	movs	r2, #80	@ 0x50
 800b2f8:	5a9b      	ldrh	r3, [r3, r2]
 800b2fa:	b29b      	uxth	r3, r3
 800b2fc:	001a      	movs	r2, r3
 800b2fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b300:	189b      	adds	r3, r3, r2
 800b302:	657b      	str	r3, [r7, #84]	@ 0x54
 800b304:	683b      	ldr	r3, [r7, #0]
 800b306:	781b      	ldrb	r3, [r3, #0]
 800b308:	00da      	lsls	r2, r3, #3
 800b30a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b30c:	18d3      	adds	r3, r2, r3
 800b30e:	4a53      	ldr	r2, [pc, #332]	@ (800b45c <USB_ActivateEndpoint+0x5e8>)
 800b310:	4694      	mov	ip, r2
 800b312:	4463      	add	r3, ip
 800b314:	653b      	str	r3, [r7, #80]	@ 0x50
 800b316:	683b      	ldr	r3, [r7, #0]
 800b318:	895b      	ldrh	r3, [r3, #10]
 800b31a:	085b      	lsrs	r3, r3, #1
 800b31c:	b29b      	uxth	r3, r3
 800b31e:	18db      	adds	r3, r3, r3
 800b320:	b29a      	uxth	r2, r3
 800b322:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b324:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800b326:	683b      	ldr	r3, [r7, #0]
 800b328:	785b      	ldrb	r3, [r3, #1]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d000      	beq.n	800b330 <USB_ActivateEndpoint+0x4bc>
 800b32e:	e09b      	b.n	800b468 <USB_ActivateEndpoint+0x5f4>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b330:	687a      	ldr	r2, [r7, #4]
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	781b      	ldrb	r3, [r3, #0]
 800b336:	009b      	lsls	r3, r3, #2
 800b338:	18d2      	adds	r2, r2, r3
 800b33a:	2140      	movs	r1, #64	@ 0x40
 800b33c:	187b      	adds	r3, r7, r1
 800b33e:	8812      	ldrh	r2, [r2, #0]
 800b340:	801a      	strh	r2, [r3, #0]
 800b342:	187b      	adds	r3, r7, r1
 800b344:	881a      	ldrh	r2, [r3, #0]
 800b346:	2380      	movs	r3, #128	@ 0x80
 800b348:	01db      	lsls	r3, r3, #7
 800b34a:	4013      	ands	r3, r2
 800b34c:	d016      	beq.n	800b37c <USB_ActivateEndpoint+0x508>
 800b34e:	687a      	ldr	r2, [r7, #4]
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	781b      	ldrb	r3, [r3, #0]
 800b354:	009b      	lsls	r3, r3, #2
 800b356:	18d3      	adds	r3, r2, r3
 800b358:	881b      	ldrh	r3, [r3, #0]
 800b35a:	b29a      	uxth	r2, r3
 800b35c:	203e      	movs	r0, #62	@ 0x3e
 800b35e:	183b      	adds	r3, r7, r0
 800b360:	4938      	ldr	r1, [pc, #224]	@ (800b444 <USB_ActivateEndpoint+0x5d0>)
 800b362:	400a      	ands	r2, r1
 800b364:	801a      	strh	r2, [r3, #0]
 800b366:	687a      	ldr	r2, [r7, #4]
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	781b      	ldrb	r3, [r3, #0]
 800b36c:	009b      	lsls	r3, r3, #2
 800b36e:	18d3      	adds	r3, r2, r3
 800b370:	183a      	adds	r2, r7, r0
 800b372:	8812      	ldrh	r2, [r2, #0]
 800b374:	4934      	ldr	r1, [pc, #208]	@ (800b448 <USB_ActivateEndpoint+0x5d4>)
 800b376:	430a      	orrs	r2, r1
 800b378:	b292      	uxth	r2, r2
 800b37a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b37c:	687a      	ldr	r2, [r7, #4]
 800b37e:	683b      	ldr	r3, [r7, #0]
 800b380:	781b      	ldrb	r3, [r3, #0]
 800b382:	009b      	lsls	r3, r3, #2
 800b384:	18d2      	adds	r2, r2, r3
 800b386:	213c      	movs	r1, #60	@ 0x3c
 800b388:	187b      	adds	r3, r7, r1
 800b38a:	8812      	ldrh	r2, [r2, #0]
 800b38c:	801a      	strh	r2, [r3, #0]
 800b38e:	187b      	adds	r3, r7, r1
 800b390:	881b      	ldrh	r3, [r3, #0]
 800b392:	2240      	movs	r2, #64	@ 0x40
 800b394:	4013      	ands	r3, r2
 800b396:	d016      	beq.n	800b3c6 <USB_ActivateEndpoint+0x552>
 800b398:	687a      	ldr	r2, [r7, #4]
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	781b      	ldrb	r3, [r3, #0]
 800b39e:	009b      	lsls	r3, r3, #2
 800b3a0:	18d3      	adds	r3, r2, r3
 800b3a2:	881b      	ldrh	r3, [r3, #0]
 800b3a4:	b29a      	uxth	r2, r3
 800b3a6:	203a      	movs	r0, #58	@ 0x3a
 800b3a8:	183b      	adds	r3, r7, r0
 800b3aa:	4926      	ldr	r1, [pc, #152]	@ (800b444 <USB_ActivateEndpoint+0x5d0>)
 800b3ac:	400a      	ands	r2, r1
 800b3ae:	801a      	strh	r2, [r3, #0]
 800b3b0:	687a      	ldr	r2, [r7, #4]
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	781b      	ldrb	r3, [r3, #0]
 800b3b6:	009b      	lsls	r3, r3, #2
 800b3b8:	18d3      	adds	r3, r2, r3
 800b3ba:	183a      	adds	r2, r7, r0
 800b3bc:	8812      	ldrh	r2, [r2, #0]
 800b3be:	4928      	ldr	r1, [pc, #160]	@ (800b460 <USB_ActivateEndpoint+0x5ec>)
 800b3c0:	430a      	orrs	r2, r1
 800b3c2:	b292      	uxth	r2, r2
 800b3c4:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b3c6:	687a      	ldr	r2, [r7, #4]
 800b3c8:	683b      	ldr	r3, [r7, #0]
 800b3ca:	781b      	ldrb	r3, [r3, #0]
 800b3cc:	009b      	lsls	r3, r3, #2
 800b3ce:	18d3      	adds	r3, r2, r3
 800b3d0:	881b      	ldrh	r3, [r3, #0]
 800b3d2:	b29a      	uxth	r2, r3
 800b3d4:	2038      	movs	r0, #56	@ 0x38
 800b3d6:	183b      	adds	r3, r7, r0
 800b3d8:	491c      	ldr	r1, [pc, #112]	@ (800b44c <USB_ActivateEndpoint+0x5d8>)
 800b3da:	400a      	ands	r2, r1
 800b3dc:	801a      	strh	r2, [r3, #0]
 800b3de:	183b      	adds	r3, r7, r0
 800b3e0:	183a      	adds	r2, r7, r0
 800b3e2:	8812      	ldrh	r2, [r2, #0]
 800b3e4:	2180      	movs	r1, #128	@ 0x80
 800b3e6:	0149      	lsls	r1, r1, #5
 800b3e8:	404a      	eors	r2, r1
 800b3ea:	801a      	strh	r2, [r3, #0]
 800b3ec:	183b      	adds	r3, r7, r0
 800b3ee:	183a      	adds	r2, r7, r0
 800b3f0:	8812      	ldrh	r2, [r2, #0]
 800b3f2:	2180      	movs	r1, #128	@ 0x80
 800b3f4:	0189      	lsls	r1, r1, #6
 800b3f6:	404a      	eors	r2, r1
 800b3f8:	801a      	strh	r2, [r3, #0]
 800b3fa:	687a      	ldr	r2, [r7, #4]
 800b3fc:	683b      	ldr	r3, [r7, #0]
 800b3fe:	781b      	ldrb	r3, [r3, #0]
 800b400:	009b      	lsls	r3, r3, #2
 800b402:	18d3      	adds	r3, r2, r3
 800b404:	183a      	adds	r2, r7, r0
 800b406:	8812      	ldrh	r2, [r2, #0]
 800b408:	4911      	ldr	r1, [pc, #68]	@ (800b450 <USB_ActivateEndpoint+0x5dc>)
 800b40a:	430a      	orrs	r2, r1
 800b40c:	b292      	uxth	r2, r2
 800b40e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b410:	687a      	ldr	r2, [r7, #4]
 800b412:	683b      	ldr	r3, [r7, #0]
 800b414:	781b      	ldrb	r3, [r3, #0]
 800b416:	009b      	lsls	r3, r3, #2
 800b418:	18d3      	adds	r3, r2, r3
 800b41a:	881b      	ldrh	r3, [r3, #0]
 800b41c:	b29a      	uxth	r2, r3
 800b41e:	2036      	movs	r0, #54	@ 0x36
 800b420:	183b      	adds	r3, r7, r0
 800b422:	4910      	ldr	r1, [pc, #64]	@ (800b464 <USB_ActivateEndpoint+0x5f0>)
 800b424:	400a      	ands	r2, r1
 800b426:	801a      	strh	r2, [r3, #0]
 800b428:	687a      	ldr	r2, [r7, #4]
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	781b      	ldrb	r3, [r3, #0]
 800b42e:	009b      	lsls	r3, r3, #2
 800b430:	18d3      	adds	r3, r2, r3
 800b432:	183a      	adds	r2, r7, r0
 800b434:	8812      	ldrh	r2, [r2, #0]
 800b436:	4906      	ldr	r1, [pc, #24]	@ (800b450 <USB_ActivateEndpoint+0x5dc>)
 800b438:	430a      	orrs	r2, r1
 800b43a:	b292      	uxth	r2, r2
 800b43c:	801a      	strh	r2, [r3, #0]
 800b43e:	e0ae      	b.n	800b59e <USB_ActivateEndpoint+0x72a>
 800b440:	ffff8000 	.word	0xffff8000
 800b444:	ffff8f8f 	.word	0xffff8f8f
 800b448:	ffffc080 	.word	0xffffc080
 800b44c:	ffffbf8f 	.word	0xffffbf8f
 800b450:	ffff8080 	.word	0xffff8080
 800b454:	ffff8180 	.word	0xffff8180
 800b458:	ffff8e8f 	.word	0xffff8e8f
 800b45c:	00000404 	.word	0x00000404
 800b460:	ffff80c0 	.word	0xffff80c0
 800b464:	ffff8fbf 	.word	0xffff8fbf
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b468:	687a      	ldr	r2, [r7, #4]
 800b46a:	683b      	ldr	r3, [r7, #0]
 800b46c:	781b      	ldrb	r3, [r3, #0]
 800b46e:	009b      	lsls	r3, r3, #2
 800b470:	18d2      	adds	r2, r2, r3
 800b472:	214e      	movs	r1, #78	@ 0x4e
 800b474:	187b      	adds	r3, r7, r1
 800b476:	8812      	ldrh	r2, [r2, #0]
 800b478:	801a      	strh	r2, [r3, #0]
 800b47a:	187b      	adds	r3, r7, r1
 800b47c:	881a      	ldrh	r2, [r3, #0]
 800b47e:	2380      	movs	r3, #128	@ 0x80
 800b480:	01db      	lsls	r3, r3, #7
 800b482:	4013      	ands	r3, r2
 800b484:	d016      	beq.n	800b4b4 <USB_ActivateEndpoint+0x640>
 800b486:	687a      	ldr	r2, [r7, #4]
 800b488:	683b      	ldr	r3, [r7, #0]
 800b48a:	781b      	ldrb	r3, [r3, #0]
 800b48c:	009b      	lsls	r3, r3, #2
 800b48e:	18d3      	adds	r3, r2, r3
 800b490:	881b      	ldrh	r3, [r3, #0]
 800b492:	b29a      	uxth	r2, r3
 800b494:	204c      	movs	r0, #76	@ 0x4c
 800b496:	183b      	adds	r3, r7, r0
 800b498:	4944      	ldr	r1, [pc, #272]	@ (800b5ac <USB_ActivateEndpoint+0x738>)
 800b49a:	400a      	ands	r2, r1
 800b49c:	801a      	strh	r2, [r3, #0]
 800b49e:	687a      	ldr	r2, [r7, #4]
 800b4a0:	683b      	ldr	r3, [r7, #0]
 800b4a2:	781b      	ldrb	r3, [r3, #0]
 800b4a4:	009b      	lsls	r3, r3, #2
 800b4a6:	18d3      	adds	r3, r2, r3
 800b4a8:	183a      	adds	r2, r7, r0
 800b4aa:	8812      	ldrh	r2, [r2, #0]
 800b4ac:	4940      	ldr	r1, [pc, #256]	@ (800b5b0 <USB_ActivateEndpoint+0x73c>)
 800b4ae:	430a      	orrs	r2, r1
 800b4b0:	b292      	uxth	r2, r2
 800b4b2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b4b4:	687a      	ldr	r2, [r7, #4]
 800b4b6:	683b      	ldr	r3, [r7, #0]
 800b4b8:	781b      	ldrb	r3, [r3, #0]
 800b4ba:	009b      	lsls	r3, r3, #2
 800b4bc:	18d2      	adds	r2, r2, r3
 800b4be:	214a      	movs	r1, #74	@ 0x4a
 800b4c0:	187b      	adds	r3, r7, r1
 800b4c2:	8812      	ldrh	r2, [r2, #0]
 800b4c4:	801a      	strh	r2, [r3, #0]
 800b4c6:	187b      	adds	r3, r7, r1
 800b4c8:	881b      	ldrh	r3, [r3, #0]
 800b4ca:	2240      	movs	r2, #64	@ 0x40
 800b4cc:	4013      	ands	r3, r2
 800b4ce:	d016      	beq.n	800b4fe <USB_ActivateEndpoint+0x68a>
 800b4d0:	687a      	ldr	r2, [r7, #4]
 800b4d2:	683b      	ldr	r3, [r7, #0]
 800b4d4:	781b      	ldrb	r3, [r3, #0]
 800b4d6:	009b      	lsls	r3, r3, #2
 800b4d8:	18d3      	adds	r3, r2, r3
 800b4da:	881b      	ldrh	r3, [r3, #0]
 800b4dc:	b29a      	uxth	r2, r3
 800b4de:	2048      	movs	r0, #72	@ 0x48
 800b4e0:	183b      	adds	r3, r7, r0
 800b4e2:	4932      	ldr	r1, [pc, #200]	@ (800b5ac <USB_ActivateEndpoint+0x738>)
 800b4e4:	400a      	ands	r2, r1
 800b4e6:	801a      	strh	r2, [r3, #0]
 800b4e8:	687a      	ldr	r2, [r7, #4]
 800b4ea:	683b      	ldr	r3, [r7, #0]
 800b4ec:	781b      	ldrb	r3, [r3, #0]
 800b4ee:	009b      	lsls	r3, r3, #2
 800b4f0:	18d3      	adds	r3, r2, r3
 800b4f2:	183a      	adds	r2, r7, r0
 800b4f4:	8812      	ldrh	r2, [r2, #0]
 800b4f6:	492f      	ldr	r1, [pc, #188]	@ (800b5b4 <USB_ActivateEndpoint+0x740>)
 800b4f8:	430a      	orrs	r2, r1
 800b4fa:	b292      	uxth	r2, r2
 800b4fc:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	78db      	ldrb	r3, [r3, #3]
 800b502:	2b01      	cmp	r3, #1
 800b504:	d01d      	beq.n	800b542 <USB_ActivateEndpoint+0x6ce>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b506:	687a      	ldr	r2, [r7, #4]
 800b508:	683b      	ldr	r3, [r7, #0]
 800b50a:	781b      	ldrb	r3, [r3, #0]
 800b50c:	009b      	lsls	r3, r3, #2
 800b50e:	18d3      	adds	r3, r2, r3
 800b510:	881b      	ldrh	r3, [r3, #0]
 800b512:	b29a      	uxth	r2, r3
 800b514:	2044      	movs	r0, #68	@ 0x44
 800b516:	183b      	adds	r3, r7, r0
 800b518:	4927      	ldr	r1, [pc, #156]	@ (800b5b8 <USB_ActivateEndpoint+0x744>)
 800b51a:	400a      	ands	r2, r1
 800b51c:	801a      	strh	r2, [r3, #0]
 800b51e:	183b      	adds	r3, r7, r0
 800b520:	183a      	adds	r2, r7, r0
 800b522:	8812      	ldrh	r2, [r2, #0]
 800b524:	2120      	movs	r1, #32
 800b526:	404a      	eors	r2, r1
 800b528:	801a      	strh	r2, [r3, #0]
 800b52a:	687a      	ldr	r2, [r7, #4]
 800b52c:	683b      	ldr	r3, [r7, #0]
 800b52e:	781b      	ldrb	r3, [r3, #0]
 800b530:	009b      	lsls	r3, r3, #2
 800b532:	18d3      	adds	r3, r2, r3
 800b534:	183a      	adds	r2, r7, r0
 800b536:	8812      	ldrh	r2, [r2, #0]
 800b538:	4920      	ldr	r1, [pc, #128]	@ (800b5bc <USB_ActivateEndpoint+0x748>)
 800b53a:	430a      	orrs	r2, r1
 800b53c:	b292      	uxth	r2, r2
 800b53e:	801a      	strh	r2, [r3, #0]
 800b540:	e016      	b.n	800b570 <USB_ActivateEndpoint+0x6fc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b542:	687a      	ldr	r2, [r7, #4]
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	781b      	ldrb	r3, [r3, #0]
 800b548:	009b      	lsls	r3, r3, #2
 800b54a:	18d3      	adds	r3, r2, r3
 800b54c:	881b      	ldrh	r3, [r3, #0]
 800b54e:	b29a      	uxth	r2, r3
 800b550:	2046      	movs	r0, #70	@ 0x46
 800b552:	183b      	adds	r3, r7, r0
 800b554:	4918      	ldr	r1, [pc, #96]	@ (800b5b8 <USB_ActivateEndpoint+0x744>)
 800b556:	400a      	ands	r2, r1
 800b558:	801a      	strh	r2, [r3, #0]
 800b55a:	687a      	ldr	r2, [r7, #4]
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	781b      	ldrb	r3, [r3, #0]
 800b560:	009b      	lsls	r3, r3, #2
 800b562:	18d3      	adds	r3, r2, r3
 800b564:	183a      	adds	r2, r7, r0
 800b566:	8812      	ldrh	r2, [r2, #0]
 800b568:	4914      	ldr	r1, [pc, #80]	@ (800b5bc <USB_ActivateEndpoint+0x748>)
 800b56a:	430a      	orrs	r2, r1
 800b56c:	b292      	uxth	r2, r2
 800b56e:	801a      	strh	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b570:	687a      	ldr	r2, [r7, #4]
 800b572:	683b      	ldr	r3, [r7, #0]
 800b574:	781b      	ldrb	r3, [r3, #0]
 800b576:	009b      	lsls	r3, r3, #2
 800b578:	18d3      	adds	r3, r2, r3
 800b57a:	881b      	ldrh	r3, [r3, #0]
 800b57c:	b29a      	uxth	r2, r3
 800b57e:	2042      	movs	r0, #66	@ 0x42
 800b580:	183b      	adds	r3, r7, r0
 800b582:	490f      	ldr	r1, [pc, #60]	@ (800b5c0 <USB_ActivateEndpoint+0x74c>)
 800b584:	400a      	ands	r2, r1
 800b586:	801a      	strh	r2, [r3, #0]
 800b588:	687a      	ldr	r2, [r7, #4]
 800b58a:	683b      	ldr	r3, [r7, #0]
 800b58c:	781b      	ldrb	r3, [r3, #0]
 800b58e:	009b      	lsls	r3, r3, #2
 800b590:	18d3      	adds	r3, r2, r3
 800b592:	183a      	adds	r2, r7, r0
 800b594:	8812      	ldrh	r2, [r2, #0]
 800b596:	4909      	ldr	r1, [pc, #36]	@ (800b5bc <USB_ActivateEndpoint+0x748>)
 800b598:	430a      	orrs	r2, r1
 800b59a:	b292      	uxth	r2, r2
 800b59c:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800b59e:	236f      	movs	r3, #111	@ 0x6f
 800b5a0:	18fb      	adds	r3, r7, r3
 800b5a2:	781b      	ldrb	r3, [r3, #0]
}
 800b5a4:	0018      	movs	r0, r3
 800b5a6:	46bd      	mov	sp, r7
 800b5a8:	b01c      	add	sp, #112	@ 0x70
 800b5aa:	bd80      	pop	{r7, pc}
 800b5ac:	ffff8f8f 	.word	0xffff8f8f
 800b5b0:	ffffc080 	.word	0xffffc080
 800b5b4:	ffff80c0 	.word	0xffff80c0
 800b5b8:	ffff8fbf 	.word	0xffff8fbf
 800b5bc:	ffff8080 	.word	0xffff8080
 800b5c0:	ffffbf8f 	.word	0xffffbf8f

0800b5c4 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b5c4:	b580      	push	{r7, lr}
 800b5c6:	b08c      	sub	sp, #48	@ 0x30
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]
 800b5cc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	7b1b      	ldrb	r3, [r3, #12]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d000      	beq.n	800b5d8 <USB_DeactivateEndpoint+0x14>
 800b5d6:	e07e      	b.n	800b6d6 <USB_DeactivateEndpoint+0x112>
  {
    if (ep->is_in != 0U)
 800b5d8:	683b      	ldr	r3, [r7, #0]
 800b5da:	785b      	ldrb	r3, [r3, #1]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d03c      	beq.n	800b65a <USB_DeactivateEndpoint+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b5e0:	687a      	ldr	r2, [r7, #4]
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	781b      	ldrb	r3, [r3, #0]
 800b5e6:	009b      	lsls	r3, r3, #2
 800b5e8:	18d2      	adds	r2, r2, r3
 800b5ea:	210c      	movs	r1, #12
 800b5ec:	187b      	adds	r3, r7, r1
 800b5ee:	8812      	ldrh	r2, [r2, #0]
 800b5f0:	801a      	strh	r2, [r3, #0]
 800b5f2:	187b      	adds	r3, r7, r1
 800b5f4:	881b      	ldrh	r3, [r3, #0]
 800b5f6:	2240      	movs	r2, #64	@ 0x40
 800b5f8:	4013      	ands	r3, r2
 800b5fa:	d016      	beq.n	800b62a <USB_DeactivateEndpoint+0x66>
 800b5fc:	687a      	ldr	r2, [r7, #4]
 800b5fe:	683b      	ldr	r3, [r7, #0]
 800b600:	781b      	ldrb	r3, [r3, #0]
 800b602:	009b      	lsls	r3, r3, #2
 800b604:	18d3      	adds	r3, r2, r3
 800b606:	881b      	ldrh	r3, [r3, #0]
 800b608:	b29a      	uxth	r2, r3
 800b60a:	200a      	movs	r0, #10
 800b60c:	183b      	adds	r3, r7, r0
 800b60e:	49c7      	ldr	r1, [pc, #796]	@ (800b92c <USB_DeactivateEndpoint+0x368>)
 800b610:	400a      	ands	r2, r1
 800b612:	801a      	strh	r2, [r3, #0]
 800b614:	687a      	ldr	r2, [r7, #4]
 800b616:	683b      	ldr	r3, [r7, #0]
 800b618:	781b      	ldrb	r3, [r3, #0]
 800b61a:	009b      	lsls	r3, r3, #2
 800b61c:	18d3      	adds	r3, r2, r3
 800b61e:	183a      	adds	r2, r7, r0
 800b620:	8812      	ldrh	r2, [r2, #0]
 800b622:	49c3      	ldr	r1, [pc, #780]	@ (800b930 <USB_DeactivateEndpoint+0x36c>)
 800b624:	430a      	orrs	r2, r1
 800b626:	b292      	uxth	r2, r2
 800b628:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b62a:	687a      	ldr	r2, [r7, #4]
 800b62c:	683b      	ldr	r3, [r7, #0]
 800b62e:	781b      	ldrb	r3, [r3, #0]
 800b630:	009b      	lsls	r3, r3, #2
 800b632:	18d3      	adds	r3, r2, r3
 800b634:	881b      	ldrh	r3, [r3, #0]
 800b636:	b29a      	uxth	r2, r3
 800b638:	2008      	movs	r0, #8
 800b63a:	183b      	adds	r3, r7, r0
 800b63c:	49bd      	ldr	r1, [pc, #756]	@ (800b934 <USB_DeactivateEndpoint+0x370>)
 800b63e:	400a      	ands	r2, r1
 800b640:	801a      	strh	r2, [r3, #0]
 800b642:	687a      	ldr	r2, [r7, #4]
 800b644:	683b      	ldr	r3, [r7, #0]
 800b646:	781b      	ldrb	r3, [r3, #0]
 800b648:	009b      	lsls	r3, r3, #2
 800b64a:	18d3      	adds	r3, r2, r3
 800b64c:	183a      	adds	r2, r7, r0
 800b64e:	8812      	ldrh	r2, [r2, #0]
 800b650:	49b9      	ldr	r1, [pc, #740]	@ (800b938 <USB_DeactivateEndpoint+0x374>)
 800b652:	430a      	orrs	r2, r1
 800b654:	b292      	uxth	r2, r2
 800b656:	801a      	strh	r2, [r3, #0]
 800b658:	e163      	b.n	800b922 <USB_DeactivateEndpoint+0x35e>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b65a:	687a      	ldr	r2, [r7, #4]
 800b65c:	683b      	ldr	r3, [r7, #0]
 800b65e:	781b      	ldrb	r3, [r3, #0]
 800b660:	009b      	lsls	r3, r3, #2
 800b662:	18d2      	adds	r2, r2, r3
 800b664:	2112      	movs	r1, #18
 800b666:	187b      	adds	r3, r7, r1
 800b668:	8812      	ldrh	r2, [r2, #0]
 800b66a:	801a      	strh	r2, [r3, #0]
 800b66c:	187b      	adds	r3, r7, r1
 800b66e:	881a      	ldrh	r2, [r3, #0]
 800b670:	2380      	movs	r3, #128	@ 0x80
 800b672:	01db      	lsls	r3, r3, #7
 800b674:	4013      	ands	r3, r2
 800b676:	d016      	beq.n	800b6a6 <USB_DeactivateEndpoint+0xe2>
 800b678:	687a      	ldr	r2, [r7, #4]
 800b67a:	683b      	ldr	r3, [r7, #0]
 800b67c:	781b      	ldrb	r3, [r3, #0]
 800b67e:	009b      	lsls	r3, r3, #2
 800b680:	18d3      	adds	r3, r2, r3
 800b682:	881b      	ldrh	r3, [r3, #0]
 800b684:	b29a      	uxth	r2, r3
 800b686:	2010      	movs	r0, #16
 800b688:	183b      	adds	r3, r7, r0
 800b68a:	49a8      	ldr	r1, [pc, #672]	@ (800b92c <USB_DeactivateEndpoint+0x368>)
 800b68c:	400a      	ands	r2, r1
 800b68e:	801a      	strh	r2, [r3, #0]
 800b690:	687a      	ldr	r2, [r7, #4]
 800b692:	683b      	ldr	r3, [r7, #0]
 800b694:	781b      	ldrb	r3, [r3, #0]
 800b696:	009b      	lsls	r3, r3, #2
 800b698:	18d3      	adds	r3, r2, r3
 800b69a:	183a      	adds	r2, r7, r0
 800b69c:	8812      	ldrh	r2, [r2, #0]
 800b69e:	49a7      	ldr	r1, [pc, #668]	@ (800b93c <USB_DeactivateEndpoint+0x378>)
 800b6a0:	430a      	orrs	r2, r1
 800b6a2:	b292      	uxth	r2, r2
 800b6a4:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b6a6:	687a      	ldr	r2, [r7, #4]
 800b6a8:	683b      	ldr	r3, [r7, #0]
 800b6aa:	781b      	ldrb	r3, [r3, #0]
 800b6ac:	009b      	lsls	r3, r3, #2
 800b6ae:	18d3      	adds	r3, r2, r3
 800b6b0:	881b      	ldrh	r3, [r3, #0]
 800b6b2:	b29a      	uxth	r2, r3
 800b6b4:	200e      	movs	r0, #14
 800b6b6:	183b      	adds	r3, r7, r0
 800b6b8:	49a1      	ldr	r1, [pc, #644]	@ (800b940 <USB_DeactivateEndpoint+0x37c>)
 800b6ba:	400a      	ands	r2, r1
 800b6bc:	801a      	strh	r2, [r3, #0]
 800b6be:	687a      	ldr	r2, [r7, #4]
 800b6c0:	683b      	ldr	r3, [r7, #0]
 800b6c2:	781b      	ldrb	r3, [r3, #0]
 800b6c4:	009b      	lsls	r3, r3, #2
 800b6c6:	18d3      	adds	r3, r2, r3
 800b6c8:	183a      	adds	r2, r7, r0
 800b6ca:	8812      	ldrh	r2, [r2, #0]
 800b6cc:	499a      	ldr	r1, [pc, #616]	@ (800b938 <USB_DeactivateEndpoint+0x374>)
 800b6ce:	430a      	orrs	r2, r1
 800b6d0:	b292      	uxth	r2, r2
 800b6d2:	801a      	strh	r2, [r3, #0]
 800b6d4:	e125      	b.n	800b922 <USB_DeactivateEndpoint+0x35e>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800b6d6:	683b      	ldr	r3, [r7, #0]
 800b6d8:	785b      	ldrb	r3, [r3, #1]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d000      	beq.n	800b6e0 <USB_DeactivateEndpoint+0x11c>
 800b6de:	e090      	b.n	800b802 <USB_DeactivateEndpoint+0x23e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b6e0:	687a      	ldr	r2, [r7, #4]
 800b6e2:	683b      	ldr	r3, [r7, #0]
 800b6e4:	781b      	ldrb	r3, [r3, #0]
 800b6e6:	009b      	lsls	r3, r3, #2
 800b6e8:	18d2      	adds	r2, r2, r3
 800b6ea:	2120      	movs	r1, #32
 800b6ec:	187b      	adds	r3, r7, r1
 800b6ee:	8812      	ldrh	r2, [r2, #0]
 800b6f0:	801a      	strh	r2, [r3, #0]
 800b6f2:	187b      	adds	r3, r7, r1
 800b6f4:	881a      	ldrh	r2, [r3, #0]
 800b6f6:	2380      	movs	r3, #128	@ 0x80
 800b6f8:	01db      	lsls	r3, r3, #7
 800b6fa:	4013      	ands	r3, r2
 800b6fc:	d016      	beq.n	800b72c <USB_DeactivateEndpoint+0x168>
 800b6fe:	687a      	ldr	r2, [r7, #4]
 800b700:	683b      	ldr	r3, [r7, #0]
 800b702:	781b      	ldrb	r3, [r3, #0]
 800b704:	009b      	lsls	r3, r3, #2
 800b706:	18d3      	adds	r3, r2, r3
 800b708:	881b      	ldrh	r3, [r3, #0]
 800b70a:	b29a      	uxth	r2, r3
 800b70c:	201e      	movs	r0, #30
 800b70e:	183b      	adds	r3, r7, r0
 800b710:	4986      	ldr	r1, [pc, #536]	@ (800b92c <USB_DeactivateEndpoint+0x368>)
 800b712:	400a      	ands	r2, r1
 800b714:	801a      	strh	r2, [r3, #0]
 800b716:	687a      	ldr	r2, [r7, #4]
 800b718:	683b      	ldr	r3, [r7, #0]
 800b71a:	781b      	ldrb	r3, [r3, #0]
 800b71c:	009b      	lsls	r3, r3, #2
 800b71e:	18d3      	adds	r3, r2, r3
 800b720:	183a      	adds	r2, r7, r0
 800b722:	8812      	ldrh	r2, [r2, #0]
 800b724:	4985      	ldr	r1, [pc, #532]	@ (800b93c <USB_DeactivateEndpoint+0x378>)
 800b726:	430a      	orrs	r2, r1
 800b728:	b292      	uxth	r2, r2
 800b72a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b72c:	687a      	ldr	r2, [r7, #4]
 800b72e:	683b      	ldr	r3, [r7, #0]
 800b730:	781b      	ldrb	r3, [r3, #0]
 800b732:	009b      	lsls	r3, r3, #2
 800b734:	18d2      	adds	r2, r2, r3
 800b736:	211c      	movs	r1, #28
 800b738:	187b      	adds	r3, r7, r1
 800b73a:	8812      	ldrh	r2, [r2, #0]
 800b73c:	801a      	strh	r2, [r3, #0]
 800b73e:	187b      	adds	r3, r7, r1
 800b740:	881b      	ldrh	r3, [r3, #0]
 800b742:	2240      	movs	r2, #64	@ 0x40
 800b744:	4013      	ands	r3, r2
 800b746:	d016      	beq.n	800b776 <USB_DeactivateEndpoint+0x1b2>
 800b748:	687a      	ldr	r2, [r7, #4]
 800b74a:	683b      	ldr	r3, [r7, #0]
 800b74c:	781b      	ldrb	r3, [r3, #0]
 800b74e:	009b      	lsls	r3, r3, #2
 800b750:	18d3      	adds	r3, r2, r3
 800b752:	881b      	ldrh	r3, [r3, #0]
 800b754:	b29a      	uxth	r2, r3
 800b756:	201a      	movs	r0, #26
 800b758:	183b      	adds	r3, r7, r0
 800b75a:	4974      	ldr	r1, [pc, #464]	@ (800b92c <USB_DeactivateEndpoint+0x368>)
 800b75c:	400a      	ands	r2, r1
 800b75e:	801a      	strh	r2, [r3, #0]
 800b760:	687a      	ldr	r2, [r7, #4]
 800b762:	683b      	ldr	r3, [r7, #0]
 800b764:	781b      	ldrb	r3, [r3, #0]
 800b766:	009b      	lsls	r3, r3, #2
 800b768:	18d3      	adds	r3, r2, r3
 800b76a:	183a      	adds	r2, r7, r0
 800b76c:	8812      	ldrh	r2, [r2, #0]
 800b76e:	4970      	ldr	r1, [pc, #448]	@ (800b930 <USB_DeactivateEndpoint+0x36c>)
 800b770:	430a      	orrs	r2, r1
 800b772:	b292      	uxth	r2, r2
 800b774:	801a      	strh	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800b776:	687a      	ldr	r2, [r7, #4]
 800b778:	683b      	ldr	r3, [r7, #0]
 800b77a:	781b      	ldrb	r3, [r3, #0]
 800b77c:	009b      	lsls	r3, r3, #2
 800b77e:	18d3      	adds	r3, r2, r3
 800b780:	881b      	ldrh	r3, [r3, #0]
 800b782:	b29a      	uxth	r2, r3
 800b784:	2018      	movs	r0, #24
 800b786:	183b      	adds	r3, r7, r0
 800b788:	4968      	ldr	r1, [pc, #416]	@ (800b92c <USB_DeactivateEndpoint+0x368>)
 800b78a:	400a      	ands	r2, r1
 800b78c:	801a      	strh	r2, [r3, #0]
 800b78e:	687a      	ldr	r2, [r7, #4]
 800b790:	683b      	ldr	r3, [r7, #0]
 800b792:	781b      	ldrb	r3, [r3, #0]
 800b794:	009b      	lsls	r3, r3, #2
 800b796:	18d3      	adds	r3, r2, r3
 800b798:	183a      	adds	r2, r7, r0
 800b79a:	8812      	ldrh	r2, [r2, #0]
 800b79c:	4964      	ldr	r1, [pc, #400]	@ (800b930 <USB_DeactivateEndpoint+0x36c>)
 800b79e:	430a      	orrs	r2, r1
 800b7a0:	b292      	uxth	r2, r2
 800b7a2:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b7a4:	687a      	ldr	r2, [r7, #4]
 800b7a6:	683b      	ldr	r3, [r7, #0]
 800b7a8:	781b      	ldrb	r3, [r3, #0]
 800b7aa:	009b      	lsls	r3, r3, #2
 800b7ac:	18d3      	adds	r3, r2, r3
 800b7ae:	881b      	ldrh	r3, [r3, #0]
 800b7b0:	b29a      	uxth	r2, r3
 800b7b2:	2016      	movs	r0, #22
 800b7b4:	183b      	adds	r3, r7, r0
 800b7b6:	4962      	ldr	r1, [pc, #392]	@ (800b940 <USB_DeactivateEndpoint+0x37c>)
 800b7b8:	400a      	ands	r2, r1
 800b7ba:	801a      	strh	r2, [r3, #0]
 800b7bc:	687a      	ldr	r2, [r7, #4]
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	781b      	ldrb	r3, [r3, #0]
 800b7c2:	009b      	lsls	r3, r3, #2
 800b7c4:	18d3      	adds	r3, r2, r3
 800b7c6:	183a      	adds	r2, r7, r0
 800b7c8:	8812      	ldrh	r2, [r2, #0]
 800b7ca:	495b      	ldr	r1, [pc, #364]	@ (800b938 <USB_DeactivateEndpoint+0x374>)
 800b7cc:	430a      	orrs	r2, r1
 800b7ce:	b292      	uxth	r2, r2
 800b7d0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b7d2:	687a      	ldr	r2, [r7, #4]
 800b7d4:	683b      	ldr	r3, [r7, #0]
 800b7d6:	781b      	ldrb	r3, [r3, #0]
 800b7d8:	009b      	lsls	r3, r3, #2
 800b7da:	18d3      	adds	r3, r2, r3
 800b7dc:	881b      	ldrh	r3, [r3, #0]
 800b7de:	b29a      	uxth	r2, r3
 800b7e0:	2014      	movs	r0, #20
 800b7e2:	183b      	adds	r3, r7, r0
 800b7e4:	4953      	ldr	r1, [pc, #332]	@ (800b934 <USB_DeactivateEndpoint+0x370>)
 800b7e6:	400a      	ands	r2, r1
 800b7e8:	801a      	strh	r2, [r3, #0]
 800b7ea:	687a      	ldr	r2, [r7, #4]
 800b7ec:	683b      	ldr	r3, [r7, #0]
 800b7ee:	781b      	ldrb	r3, [r3, #0]
 800b7f0:	009b      	lsls	r3, r3, #2
 800b7f2:	18d3      	adds	r3, r2, r3
 800b7f4:	183a      	adds	r2, r7, r0
 800b7f6:	8812      	ldrh	r2, [r2, #0]
 800b7f8:	494f      	ldr	r1, [pc, #316]	@ (800b938 <USB_DeactivateEndpoint+0x374>)
 800b7fa:	430a      	orrs	r2, r1
 800b7fc:	b292      	uxth	r2, r2
 800b7fe:	801a      	strh	r2, [r3, #0]
 800b800:	e08f      	b.n	800b922 <USB_DeactivateEndpoint+0x35e>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b802:	687a      	ldr	r2, [r7, #4]
 800b804:	683b      	ldr	r3, [r7, #0]
 800b806:	781b      	ldrb	r3, [r3, #0]
 800b808:	009b      	lsls	r3, r3, #2
 800b80a:	18d2      	adds	r2, r2, r3
 800b80c:	212e      	movs	r1, #46	@ 0x2e
 800b80e:	187b      	adds	r3, r7, r1
 800b810:	8812      	ldrh	r2, [r2, #0]
 800b812:	801a      	strh	r2, [r3, #0]
 800b814:	187b      	adds	r3, r7, r1
 800b816:	881a      	ldrh	r2, [r3, #0]
 800b818:	2380      	movs	r3, #128	@ 0x80
 800b81a:	01db      	lsls	r3, r3, #7
 800b81c:	4013      	ands	r3, r2
 800b81e:	d016      	beq.n	800b84e <USB_DeactivateEndpoint+0x28a>
 800b820:	687a      	ldr	r2, [r7, #4]
 800b822:	683b      	ldr	r3, [r7, #0]
 800b824:	781b      	ldrb	r3, [r3, #0]
 800b826:	009b      	lsls	r3, r3, #2
 800b828:	18d3      	adds	r3, r2, r3
 800b82a:	881b      	ldrh	r3, [r3, #0]
 800b82c:	b29a      	uxth	r2, r3
 800b82e:	202c      	movs	r0, #44	@ 0x2c
 800b830:	183b      	adds	r3, r7, r0
 800b832:	493e      	ldr	r1, [pc, #248]	@ (800b92c <USB_DeactivateEndpoint+0x368>)
 800b834:	400a      	ands	r2, r1
 800b836:	801a      	strh	r2, [r3, #0]
 800b838:	687a      	ldr	r2, [r7, #4]
 800b83a:	683b      	ldr	r3, [r7, #0]
 800b83c:	781b      	ldrb	r3, [r3, #0]
 800b83e:	009b      	lsls	r3, r3, #2
 800b840:	18d3      	adds	r3, r2, r3
 800b842:	183a      	adds	r2, r7, r0
 800b844:	8812      	ldrh	r2, [r2, #0]
 800b846:	493d      	ldr	r1, [pc, #244]	@ (800b93c <USB_DeactivateEndpoint+0x378>)
 800b848:	430a      	orrs	r2, r1
 800b84a:	b292      	uxth	r2, r2
 800b84c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b84e:	687a      	ldr	r2, [r7, #4]
 800b850:	683b      	ldr	r3, [r7, #0]
 800b852:	781b      	ldrb	r3, [r3, #0]
 800b854:	009b      	lsls	r3, r3, #2
 800b856:	18d2      	adds	r2, r2, r3
 800b858:	212a      	movs	r1, #42	@ 0x2a
 800b85a:	187b      	adds	r3, r7, r1
 800b85c:	8812      	ldrh	r2, [r2, #0]
 800b85e:	801a      	strh	r2, [r3, #0]
 800b860:	187b      	adds	r3, r7, r1
 800b862:	881b      	ldrh	r3, [r3, #0]
 800b864:	2240      	movs	r2, #64	@ 0x40
 800b866:	4013      	ands	r3, r2
 800b868:	d016      	beq.n	800b898 <USB_DeactivateEndpoint+0x2d4>
 800b86a:	687a      	ldr	r2, [r7, #4]
 800b86c:	683b      	ldr	r3, [r7, #0]
 800b86e:	781b      	ldrb	r3, [r3, #0]
 800b870:	009b      	lsls	r3, r3, #2
 800b872:	18d3      	adds	r3, r2, r3
 800b874:	881b      	ldrh	r3, [r3, #0]
 800b876:	b29a      	uxth	r2, r3
 800b878:	2028      	movs	r0, #40	@ 0x28
 800b87a:	183b      	adds	r3, r7, r0
 800b87c:	492b      	ldr	r1, [pc, #172]	@ (800b92c <USB_DeactivateEndpoint+0x368>)
 800b87e:	400a      	ands	r2, r1
 800b880:	801a      	strh	r2, [r3, #0]
 800b882:	687a      	ldr	r2, [r7, #4]
 800b884:	683b      	ldr	r3, [r7, #0]
 800b886:	781b      	ldrb	r3, [r3, #0]
 800b888:	009b      	lsls	r3, r3, #2
 800b88a:	18d3      	adds	r3, r2, r3
 800b88c:	183a      	adds	r2, r7, r0
 800b88e:	8812      	ldrh	r2, [r2, #0]
 800b890:	4927      	ldr	r1, [pc, #156]	@ (800b930 <USB_DeactivateEndpoint+0x36c>)
 800b892:	430a      	orrs	r2, r1
 800b894:	b292      	uxth	r2, r2
 800b896:	801a      	strh	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800b898:	687a      	ldr	r2, [r7, #4]
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	781b      	ldrb	r3, [r3, #0]
 800b89e:	009b      	lsls	r3, r3, #2
 800b8a0:	18d3      	adds	r3, r2, r3
 800b8a2:	881b      	ldrh	r3, [r3, #0]
 800b8a4:	b29a      	uxth	r2, r3
 800b8a6:	2026      	movs	r0, #38	@ 0x26
 800b8a8:	183b      	adds	r3, r7, r0
 800b8aa:	4920      	ldr	r1, [pc, #128]	@ (800b92c <USB_DeactivateEndpoint+0x368>)
 800b8ac:	400a      	ands	r2, r1
 800b8ae:	801a      	strh	r2, [r3, #0]
 800b8b0:	687a      	ldr	r2, [r7, #4]
 800b8b2:	683b      	ldr	r3, [r7, #0]
 800b8b4:	781b      	ldrb	r3, [r3, #0]
 800b8b6:	009b      	lsls	r3, r3, #2
 800b8b8:	18d3      	adds	r3, r2, r3
 800b8ba:	183a      	adds	r2, r7, r0
 800b8bc:	8812      	ldrh	r2, [r2, #0]
 800b8be:	491f      	ldr	r1, [pc, #124]	@ (800b93c <USB_DeactivateEndpoint+0x378>)
 800b8c0:	430a      	orrs	r2, r1
 800b8c2:	b292      	uxth	r2, r2
 800b8c4:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b8c6:	687a      	ldr	r2, [r7, #4]
 800b8c8:	683b      	ldr	r3, [r7, #0]
 800b8ca:	781b      	ldrb	r3, [r3, #0]
 800b8cc:	009b      	lsls	r3, r3, #2
 800b8ce:	18d3      	adds	r3, r2, r3
 800b8d0:	881b      	ldrh	r3, [r3, #0]
 800b8d2:	b29a      	uxth	r2, r3
 800b8d4:	2024      	movs	r0, #36	@ 0x24
 800b8d6:	183b      	adds	r3, r7, r0
 800b8d8:	4916      	ldr	r1, [pc, #88]	@ (800b934 <USB_DeactivateEndpoint+0x370>)
 800b8da:	400a      	ands	r2, r1
 800b8dc:	801a      	strh	r2, [r3, #0]
 800b8de:	687a      	ldr	r2, [r7, #4]
 800b8e0:	683b      	ldr	r3, [r7, #0]
 800b8e2:	781b      	ldrb	r3, [r3, #0]
 800b8e4:	009b      	lsls	r3, r3, #2
 800b8e6:	18d3      	adds	r3, r2, r3
 800b8e8:	183a      	adds	r2, r7, r0
 800b8ea:	8812      	ldrh	r2, [r2, #0]
 800b8ec:	4912      	ldr	r1, [pc, #72]	@ (800b938 <USB_DeactivateEndpoint+0x374>)
 800b8ee:	430a      	orrs	r2, r1
 800b8f0:	b292      	uxth	r2, r2
 800b8f2:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b8f4:	687a      	ldr	r2, [r7, #4]
 800b8f6:	683b      	ldr	r3, [r7, #0]
 800b8f8:	781b      	ldrb	r3, [r3, #0]
 800b8fa:	009b      	lsls	r3, r3, #2
 800b8fc:	18d3      	adds	r3, r2, r3
 800b8fe:	881b      	ldrh	r3, [r3, #0]
 800b900:	b29a      	uxth	r2, r3
 800b902:	2022      	movs	r0, #34	@ 0x22
 800b904:	183b      	adds	r3, r7, r0
 800b906:	490e      	ldr	r1, [pc, #56]	@ (800b940 <USB_DeactivateEndpoint+0x37c>)
 800b908:	400a      	ands	r2, r1
 800b90a:	801a      	strh	r2, [r3, #0]
 800b90c:	687a      	ldr	r2, [r7, #4]
 800b90e:	683b      	ldr	r3, [r7, #0]
 800b910:	781b      	ldrb	r3, [r3, #0]
 800b912:	009b      	lsls	r3, r3, #2
 800b914:	18d3      	adds	r3, r2, r3
 800b916:	183a      	adds	r2, r7, r0
 800b918:	8812      	ldrh	r2, [r2, #0]
 800b91a:	4907      	ldr	r1, [pc, #28]	@ (800b938 <USB_DeactivateEndpoint+0x374>)
 800b91c:	430a      	orrs	r2, r1
 800b91e:	b292      	uxth	r2, r2
 800b920:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b922:	2300      	movs	r3, #0
}
 800b924:	0018      	movs	r0, r3
 800b926:	46bd      	mov	sp, r7
 800b928:	b00c      	add	sp, #48	@ 0x30
 800b92a:	bd80      	pop	{r7, pc}
 800b92c:	ffff8f8f 	.word	0xffff8f8f
 800b930:	ffff80c0 	.word	0xffff80c0
 800b934:	ffff8fbf 	.word	0xffff8fbf
 800b938:	ffff8080 	.word	0xffff8080
 800b93c:	ffffc080 	.word	0xffffc080
 800b940:	ffffbf8f 	.word	0xffffbf8f

0800b944 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b944:	b590      	push	{r4, r7, lr}
 800b946:	b0c3      	sub	sp, #268	@ 0x10c
 800b948:	af00      	add	r7, sp, #0
 800b94a:	6078      	str	r0, [r7, #4]
 800b94c:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b94e:	683b      	ldr	r3, [r7, #0]
 800b950:	785b      	ldrb	r3, [r3, #1]
 800b952:	2b01      	cmp	r3, #1
 800b954:	d001      	beq.n	800b95a <USB_EPStartXfer+0x16>
 800b956:	f000 fd2d 	bl	800c3b4 <USB_EPStartXfer+0xa70>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800b95a:	683b      	ldr	r3, [r7, #0]
 800b95c:	699a      	ldr	r2, [r3, #24]
 800b95e:	683b      	ldr	r3, [r7, #0]
 800b960:	691b      	ldr	r3, [r3, #16]
 800b962:	429a      	cmp	r2, r3
 800b964:	d905      	bls.n	800b972 <USB_EPStartXfer+0x2e>
    {
      len = ep->maxpacket;
 800b966:	683b      	ldr	r3, [r7, #0]
 800b968:	691b      	ldr	r3, [r3, #16]
 800b96a:	1d7a      	adds	r2, r7, #5
 800b96c:	32ff      	adds	r2, #255	@ 0xff
 800b96e:	6013      	str	r3, [r2, #0]
 800b970:	e004      	b.n	800b97c <USB_EPStartXfer+0x38>
    }
    else
    {
      len = ep->xfer_len;
 800b972:	683b      	ldr	r3, [r7, #0]
 800b974:	699b      	ldr	r3, [r3, #24]
 800b976:	1d7a      	adds	r2, r7, #5
 800b978:	32ff      	adds	r2, #255	@ 0xff
 800b97a:	6013      	str	r3, [r2, #0]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800b97c:	683b      	ldr	r3, [r7, #0]
 800b97e:	7b1b      	ldrb	r3, [r3, #12]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d125      	bne.n	800b9d0 <USB_EPStartXfer+0x8c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800b984:	683b      	ldr	r3, [r7, #0]
 800b986:	6959      	ldr	r1, [r3, #20]
 800b988:	683b      	ldr	r3, [r7, #0]
 800b98a:	88da      	ldrh	r2, [r3, #6]
 800b98c:	1d7b      	adds	r3, r7, #5
 800b98e:	33ff      	adds	r3, #255	@ 0xff
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	b29b      	uxth	r3, r3
 800b994:	6878      	ldr	r0, [r7, #4]
 800b996:	f001 fa3f 	bl	800ce18 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	613b      	str	r3, [r7, #16]
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	2250      	movs	r2, #80	@ 0x50
 800b9a2:	5a9b      	ldrh	r3, [r3, r2]
 800b9a4:	b29b      	uxth	r3, r3
 800b9a6:	001a      	movs	r2, r3
 800b9a8:	693b      	ldr	r3, [r7, #16]
 800b9aa:	189b      	adds	r3, r3, r2
 800b9ac:	613b      	str	r3, [r7, #16]
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	781b      	ldrb	r3, [r3, #0]
 800b9b2:	00da      	lsls	r2, r3, #3
 800b9b4:	693b      	ldr	r3, [r7, #16]
 800b9b6:	18d3      	adds	r3, r2, r3
 800b9b8:	4ad7      	ldr	r2, [pc, #860]	@ (800bd18 <USB_EPStartXfer+0x3d4>)
 800b9ba:	4694      	mov	ip, r2
 800b9bc:	4463      	add	r3, ip
 800b9be:	60fb      	str	r3, [r7, #12]
 800b9c0:	1d7b      	adds	r3, r7, #5
 800b9c2:	33ff      	adds	r3, #255	@ 0xff
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	b29a      	uxth	r2, r3
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	801a      	strh	r2, [r3, #0]
 800b9cc:	f000 fccd 	bl	800c36a <USB_EPStartXfer+0xa26>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800b9d0:	683b      	ldr	r3, [r7, #0]
 800b9d2:	78db      	ldrb	r3, [r3, #3]
 800b9d4:	2b02      	cmp	r3, #2
 800b9d6:	d000      	beq.n	800b9da <USB_EPStartXfer+0x96>
 800b9d8:	e362      	b.n	800c0a0 <USB_EPStartXfer+0x75c>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800b9da:	683b      	ldr	r3, [r7, #0]
 800b9dc:	6a1a      	ldr	r2, [r3, #32]
 800b9de:	683b      	ldr	r3, [r7, #0]
 800b9e0:	691b      	ldr	r3, [r3, #16]
 800b9e2:	429a      	cmp	r2, r3
 800b9e4:	d800      	bhi.n	800b9e8 <USB_EPStartXfer+0xa4>
 800b9e6:	e309      	b.n	800bffc <USB_EPStartXfer+0x6b8>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b9e8:	687a      	ldr	r2, [r7, #4]
 800b9ea:	683b      	ldr	r3, [r7, #0]
 800b9ec:	781b      	ldrb	r3, [r3, #0]
 800b9ee:	009b      	lsls	r3, r3, #2
 800b9f0:	18d3      	adds	r3, r2, r3
 800b9f2:	881b      	ldrh	r3, [r3, #0]
 800b9f4:	b29a      	uxth	r2, r3
 800b9f6:	2056      	movs	r0, #86	@ 0x56
 800b9f8:	183b      	adds	r3, r7, r0
 800b9fa:	49c8      	ldr	r1, [pc, #800]	@ (800bd1c <USB_EPStartXfer+0x3d8>)
 800b9fc:	400a      	ands	r2, r1
 800b9fe:	801a      	strh	r2, [r3, #0]
 800ba00:	687a      	ldr	r2, [r7, #4]
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	781b      	ldrb	r3, [r3, #0]
 800ba06:	009b      	lsls	r3, r3, #2
 800ba08:	18d3      	adds	r3, r2, r3
 800ba0a:	183a      	adds	r2, r7, r0
 800ba0c:	8812      	ldrh	r2, [r2, #0]
 800ba0e:	49c4      	ldr	r1, [pc, #784]	@ (800bd20 <USB_EPStartXfer+0x3dc>)
 800ba10:	430a      	orrs	r2, r1
 800ba12:	b292      	uxth	r2, r2
 800ba14:	801a      	strh	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800ba16:	683b      	ldr	r3, [r7, #0]
 800ba18:	6a1a      	ldr	r2, [r3, #32]
 800ba1a:	1d7b      	adds	r3, r7, #5
 800ba1c:	33ff      	adds	r3, #255	@ 0xff
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	1ad2      	subs	r2, r2, r3
 800ba22:	683b      	ldr	r3, [r7, #0]
 800ba24:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ba26:	687a      	ldr	r2, [r7, #4]
 800ba28:	683b      	ldr	r3, [r7, #0]
 800ba2a:	781b      	ldrb	r3, [r3, #0]
 800ba2c:	009b      	lsls	r3, r3, #2
 800ba2e:	18d3      	adds	r3, r2, r3
 800ba30:	881b      	ldrh	r3, [r3, #0]
 800ba32:	b29b      	uxth	r3, r3
 800ba34:	001a      	movs	r2, r3
 800ba36:	2340      	movs	r3, #64	@ 0x40
 800ba38:	4013      	ands	r3, r2
 800ba3a:	d100      	bne.n	800ba3e <USB_EPStartXfer+0xfa>
 800ba3c:	e176      	b.n	800bd2c <USB_EPStartXfer+0x3e8>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	633b      	str	r3, [r7, #48]	@ 0x30
 800ba42:	683b      	ldr	r3, [r7, #0]
 800ba44:	785b      	ldrb	r3, [r3, #1]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d000      	beq.n	800ba4c <USB_EPStartXfer+0x108>
 800ba4a:	e074      	b.n	800bb36 <USB_EPStartXfer+0x1f2>
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2250      	movs	r2, #80	@ 0x50
 800ba54:	5a9b      	ldrh	r3, [r3, r2]
 800ba56:	b29b      	uxth	r3, r3
 800ba58:	001a      	movs	r2, r3
 800ba5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba5c:	189b      	adds	r3, r3, r2
 800ba5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ba60:	683b      	ldr	r3, [r7, #0]
 800ba62:	781b      	ldrb	r3, [r3, #0]
 800ba64:	00da      	lsls	r2, r3, #3
 800ba66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba68:	18d3      	adds	r3, r2, r3
 800ba6a:	4aae      	ldr	r2, [pc, #696]	@ (800bd24 <USB_EPStartXfer+0x3e0>)
 800ba6c:	4694      	mov	ip, r2
 800ba6e:	4463      	add	r3, ip
 800ba70:	627b      	str	r3, [r7, #36]	@ 0x24
 800ba72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba74:	881b      	ldrh	r3, [r3, #0]
 800ba76:	b29b      	uxth	r3, r3
 800ba78:	059b      	lsls	r3, r3, #22
 800ba7a:	0d9b      	lsrs	r3, r3, #22
 800ba7c:	b29a      	uxth	r2, r3
 800ba7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba80:	801a      	strh	r2, [r3, #0]
 800ba82:	1d7b      	adds	r3, r7, #5
 800ba84:	33ff      	adds	r3, #255	@ 0xff
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d108      	bne.n	800ba9e <USB_EPStartXfer+0x15a>
 800ba8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba8e:	881b      	ldrh	r3, [r3, #0]
 800ba90:	b29b      	uxth	r3, r3
 800ba92:	4aa5      	ldr	r2, [pc, #660]	@ (800bd28 <USB_EPStartXfer+0x3e4>)
 800ba94:	4313      	orrs	r3, r2
 800ba96:	b29a      	uxth	r2, r3
 800ba98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba9a:	801a      	strh	r2, [r3, #0]
 800ba9c:	e066      	b.n	800bb6c <USB_EPStartXfer+0x228>
 800ba9e:	1d7b      	adds	r3, r7, #5
 800baa0:	33ff      	adds	r3, #255	@ 0xff
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	2b3e      	cmp	r3, #62	@ 0x3e
 800baa6:	d821      	bhi.n	800baec <USB_EPStartXfer+0x1a8>
 800baa8:	1d7b      	adds	r3, r7, #5
 800baaa:	33ff      	adds	r3, #255	@ 0xff
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	085b      	lsrs	r3, r3, #1
 800bab0:	1c7a      	adds	r2, r7, #1
 800bab2:	32ff      	adds	r2, #255	@ 0xff
 800bab4:	6013      	str	r3, [r2, #0]
 800bab6:	1d7b      	adds	r3, r7, #5
 800bab8:	33ff      	adds	r3, #255	@ 0xff
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	2201      	movs	r2, #1
 800babe:	4013      	ands	r3, r2
 800bac0:	d006      	beq.n	800bad0 <USB_EPStartXfer+0x18c>
 800bac2:	1c7b      	adds	r3, r7, #1
 800bac4:	33ff      	adds	r3, #255	@ 0xff
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	3301      	adds	r3, #1
 800baca:	1c7a      	adds	r2, r7, #1
 800bacc:	32ff      	adds	r2, #255	@ 0xff
 800bace:	6013      	str	r3, [r2, #0]
 800bad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bad2:	881b      	ldrh	r3, [r3, #0]
 800bad4:	b29a      	uxth	r2, r3
 800bad6:	1c7b      	adds	r3, r7, #1
 800bad8:	33ff      	adds	r3, #255	@ 0xff
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	b29b      	uxth	r3, r3
 800bade:	029b      	lsls	r3, r3, #10
 800bae0:	b29b      	uxth	r3, r3
 800bae2:	4313      	orrs	r3, r2
 800bae4:	b29a      	uxth	r2, r3
 800bae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bae8:	801a      	strh	r2, [r3, #0]
 800baea:	e03f      	b.n	800bb6c <USB_EPStartXfer+0x228>
 800baec:	1d7b      	adds	r3, r7, #5
 800baee:	33ff      	adds	r3, #255	@ 0xff
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	095b      	lsrs	r3, r3, #5
 800baf4:	1c7a      	adds	r2, r7, #1
 800baf6:	32ff      	adds	r2, #255	@ 0xff
 800baf8:	6013      	str	r3, [r2, #0]
 800bafa:	1d7b      	adds	r3, r7, #5
 800bafc:	33ff      	adds	r3, #255	@ 0xff
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	221f      	movs	r2, #31
 800bb02:	4013      	ands	r3, r2
 800bb04:	d106      	bne.n	800bb14 <USB_EPStartXfer+0x1d0>
 800bb06:	1c7b      	adds	r3, r7, #1
 800bb08:	33ff      	adds	r3, #255	@ 0xff
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	3b01      	subs	r3, #1
 800bb0e:	1c7a      	adds	r2, r7, #1
 800bb10:	32ff      	adds	r2, #255	@ 0xff
 800bb12:	6013      	str	r3, [r2, #0]
 800bb14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb16:	881b      	ldrh	r3, [r3, #0]
 800bb18:	b29a      	uxth	r2, r3
 800bb1a:	1c7b      	adds	r3, r7, #1
 800bb1c:	33ff      	adds	r3, #255	@ 0xff
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	b29b      	uxth	r3, r3
 800bb22:	029b      	lsls	r3, r3, #10
 800bb24:	b29b      	uxth	r3, r3
 800bb26:	4313      	orrs	r3, r2
 800bb28:	b29b      	uxth	r3, r3
 800bb2a:	4a7f      	ldr	r2, [pc, #508]	@ (800bd28 <USB_EPStartXfer+0x3e4>)
 800bb2c:	4313      	orrs	r3, r2
 800bb2e:	b29a      	uxth	r2, r3
 800bb30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb32:	801a      	strh	r2, [r3, #0]
 800bb34:	e01a      	b.n	800bb6c <USB_EPStartXfer+0x228>
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	785b      	ldrb	r3, [r3, #1]
 800bb3a:	2b01      	cmp	r3, #1
 800bb3c:	d116      	bne.n	800bb6c <USB_EPStartXfer+0x228>
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	2250      	movs	r2, #80	@ 0x50
 800bb42:	5a9b      	ldrh	r3, [r3, r2]
 800bb44:	b29b      	uxth	r3, r3
 800bb46:	001a      	movs	r2, r3
 800bb48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb4a:	189b      	adds	r3, r3, r2
 800bb4c:	633b      	str	r3, [r7, #48]	@ 0x30
 800bb4e:	683b      	ldr	r3, [r7, #0]
 800bb50:	781b      	ldrb	r3, [r3, #0]
 800bb52:	00da      	lsls	r2, r3, #3
 800bb54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb56:	18d3      	adds	r3, r2, r3
 800bb58:	4a72      	ldr	r2, [pc, #456]	@ (800bd24 <USB_EPStartXfer+0x3e0>)
 800bb5a:	4694      	mov	ip, r2
 800bb5c:	4463      	add	r3, ip
 800bb5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bb60:	1d7b      	adds	r3, r7, #5
 800bb62:	33ff      	adds	r3, #255	@ 0xff
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	b29a      	uxth	r2, r3
 800bb68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb6a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800bb6c:	2076      	movs	r0, #118	@ 0x76
 800bb6e:	183b      	adds	r3, r7, r0
 800bb70:	683a      	ldr	r2, [r7, #0]
 800bb72:	8952      	ldrh	r2, [r2, #10]
 800bb74:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bb76:	683b      	ldr	r3, [r7, #0]
 800bb78:	6959      	ldr	r1, [r3, #20]
 800bb7a:	1d7b      	adds	r3, r7, #5
 800bb7c:	33ff      	adds	r3, #255	@ 0xff
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	b29c      	uxth	r4, r3
 800bb82:	183b      	adds	r3, r7, r0
 800bb84:	881a      	ldrh	r2, [r3, #0]
 800bb86:	6878      	ldr	r0, [r7, #4]
 800bb88:	0023      	movs	r3, r4
 800bb8a:	f001 f945 	bl	800ce18 <USB_WritePMA>
            ep->xfer_buff += len;
 800bb8e:	683b      	ldr	r3, [r7, #0]
 800bb90:	695a      	ldr	r2, [r3, #20]
 800bb92:	1d7b      	adds	r3, r7, #5
 800bb94:	33ff      	adds	r3, #255	@ 0xff
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	18d2      	adds	r2, r2, r3
 800bb9a:	683b      	ldr	r3, [r7, #0]
 800bb9c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800bb9e:	683b      	ldr	r3, [r7, #0]
 800bba0:	6a1a      	ldr	r2, [r3, #32]
 800bba2:	683b      	ldr	r3, [r7, #0]
 800bba4:	691b      	ldr	r3, [r3, #16]
 800bba6:	429a      	cmp	r2, r3
 800bba8:	d908      	bls.n	800bbbc <USB_EPStartXfer+0x278>
            {
              ep->xfer_len_db -= len;
 800bbaa:	683b      	ldr	r3, [r7, #0]
 800bbac:	6a1a      	ldr	r2, [r3, #32]
 800bbae:	1d7b      	adds	r3, r7, #5
 800bbb0:	33ff      	adds	r3, #255	@ 0xff
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	1ad2      	subs	r2, r2, r3
 800bbb6:	683b      	ldr	r3, [r7, #0]
 800bbb8:	621a      	str	r2, [r3, #32]
 800bbba:	e007      	b.n	800bbcc <USB_EPStartXfer+0x288>
            }
            else
            {
              len = ep->xfer_len_db;
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	6a1b      	ldr	r3, [r3, #32]
 800bbc0:	1d7a      	adds	r2, r7, #5
 800bbc2:	32ff      	adds	r2, #255	@ 0xff
 800bbc4:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 800bbc6:	683b      	ldr	r3, [r7, #0]
 800bbc8:	2200      	movs	r2, #0
 800bbca:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bbcc:	683b      	ldr	r3, [r7, #0]
 800bbce:	785b      	ldrb	r3, [r3, #1]
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d000      	beq.n	800bbd6 <USB_EPStartXfer+0x292>
 800bbd4:	e070      	b.n	800bcb8 <USB_EPStartXfer+0x374>
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	61bb      	str	r3, [r7, #24]
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	2250      	movs	r2, #80	@ 0x50
 800bbde:	5a9b      	ldrh	r3, [r3, r2]
 800bbe0:	b29b      	uxth	r3, r3
 800bbe2:	001a      	movs	r2, r3
 800bbe4:	69bb      	ldr	r3, [r7, #24]
 800bbe6:	189b      	adds	r3, r3, r2
 800bbe8:	61bb      	str	r3, [r7, #24]
 800bbea:	683b      	ldr	r3, [r7, #0]
 800bbec:	781b      	ldrb	r3, [r3, #0]
 800bbee:	00da      	lsls	r2, r3, #3
 800bbf0:	69bb      	ldr	r3, [r7, #24]
 800bbf2:	18d3      	adds	r3, r2, r3
 800bbf4:	4a48      	ldr	r2, [pc, #288]	@ (800bd18 <USB_EPStartXfer+0x3d4>)
 800bbf6:	4694      	mov	ip, r2
 800bbf8:	4463      	add	r3, ip
 800bbfa:	617b      	str	r3, [r7, #20]
 800bbfc:	697b      	ldr	r3, [r7, #20]
 800bbfe:	881b      	ldrh	r3, [r3, #0]
 800bc00:	b29b      	uxth	r3, r3
 800bc02:	059b      	lsls	r3, r3, #22
 800bc04:	0d9b      	lsrs	r3, r3, #22
 800bc06:	b29a      	uxth	r2, r3
 800bc08:	697b      	ldr	r3, [r7, #20]
 800bc0a:	801a      	strh	r2, [r3, #0]
 800bc0c:	1d7b      	adds	r3, r7, #5
 800bc0e:	33ff      	adds	r3, #255	@ 0xff
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d108      	bne.n	800bc28 <USB_EPStartXfer+0x2e4>
 800bc16:	697b      	ldr	r3, [r7, #20]
 800bc18:	881b      	ldrh	r3, [r3, #0]
 800bc1a:	b29b      	uxth	r3, r3
 800bc1c:	4a42      	ldr	r2, [pc, #264]	@ (800bd28 <USB_EPStartXfer+0x3e4>)
 800bc1e:	4313      	orrs	r3, r2
 800bc20:	b29a      	uxth	r2, r3
 800bc22:	697b      	ldr	r3, [r7, #20]
 800bc24:	801a      	strh	r2, [r3, #0]
 800bc26:	e064      	b.n	800bcf2 <USB_EPStartXfer+0x3ae>
 800bc28:	1d7b      	adds	r3, r7, #5
 800bc2a:	33ff      	adds	r3, #255	@ 0xff
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	2b3e      	cmp	r3, #62	@ 0x3e
 800bc30:	d81f      	bhi.n	800bc72 <USB_EPStartXfer+0x32e>
 800bc32:	1d7b      	adds	r3, r7, #5
 800bc34:	33ff      	adds	r3, #255	@ 0xff
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	085b      	lsrs	r3, r3, #1
 800bc3a:	21fc      	movs	r1, #252	@ 0xfc
 800bc3c:	187a      	adds	r2, r7, r1
 800bc3e:	6013      	str	r3, [r2, #0]
 800bc40:	1d7b      	adds	r3, r7, #5
 800bc42:	33ff      	adds	r3, #255	@ 0xff
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	2201      	movs	r2, #1
 800bc48:	4013      	ands	r3, r2
 800bc4a:	d004      	beq.n	800bc56 <USB_EPStartXfer+0x312>
 800bc4c:	187b      	adds	r3, r7, r1
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	3301      	adds	r3, #1
 800bc52:	187a      	adds	r2, r7, r1
 800bc54:	6013      	str	r3, [r2, #0]
 800bc56:	697b      	ldr	r3, [r7, #20]
 800bc58:	881b      	ldrh	r3, [r3, #0]
 800bc5a:	b29a      	uxth	r2, r3
 800bc5c:	23fc      	movs	r3, #252	@ 0xfc
 800bc5e:	18fb      	adds	r3, r7, r3
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	b29b      	uxth	r3, r3
 800bc64:	029b      	lsls	r3, r3, #10
 800bc66:	b29b      	uxth	r3, r3
 800bc68:	4313      	orrs	r3, r2
 800bc6a:	b29a      	uxth	r2, r3
 800bc6c:	697b      	ldr	r3, [r7, #20]
 800bc6e:	801a      	strh	r2, [r3, #0]
 800bc70:	e03f      	b.n	800bcf2 <USB_EPStartXfer+0x3ae>
 800bc72:	1d7b      	adds	r3, r7, #5
 800bc74:	33ff      	adds	r3, #255	@ 0xff
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	095b      	lsrs	r3, r3, #5
 800bc7a:	21fc      	movs	r1, #252	@ 0xfc
 800bc7c:	187a      	adds	r2, r7, r1
 800bc7e:	6013      	str	r3, [r2, #0]
 800bc80:	1d7b      	adds	r3, r7, #5
 800bc82:	33ff      	adds	r3, #255	@ 0xff
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	221f      	movs	r2, #31
 800bc88:	4013      	ands	r3, r2
 800bc8a:	d104      	bne.n	800bc96 <USB_EPStartXfer+0x352>
 800bc8c:	187b      	adds	r3, r7, r1
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	3b01      	subs	r3, #1
 800bc92:	187a      	adds	r2, r7, r1
 800bc94:	6013      	str	r3, [r2, #0]
 800bc96:	697b      	ldr	r3, [r7, #20]
 800bc98:	881b      	ldrh	r3, [r3, #0]
 800bc9a:	b29a      	uxth	r2, r3
 800bc9c:	23fc      	movs	r3, #252	@ 0xfc
 800bc9e:	18fb      	adds	r3, r7, r3
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	b29b      	uxth	r3, r3
 800bca4:	029b      	lsls	r3, r3, #10
 800bca6:	b29b      	uxth	r3, r3
 800bca8:	4313      	orrs	r3, r2
 800bcaa:	b29b      	uxth	r3, r3
 800bcac:	4a1e      	ldr	r2, [pc, #120]	@ (800bd28 <USB_EPStartXfer+0x3e4>)
 800bcae:	4313      	orrs	r3, r2
 800bcb0:	b29a      	uxth	r2, r3
 800bcb2:	697b      	ldr	r3, [r7, #20]
 800bcb4:	801a      	strh	r2, [r3, #0]
 800bcb6:	e01c      	b.n	800bcf2 <USB_EPStartXfer+0x3ae>
 800bcb8:	683b      	ldr	r3, [r7, #0]
 800bcba:	785b      	ldrb	r3, [r3, #1]
 800bcbc:	2b01      	cmp	r3, #1
 800bcbe:	d118      	bne.n	800bcf2 <USB_EPStartXfer+0x3ae>
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	623b      	str	r3, [r7, #32]
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	2250      	movs	r2, #80	@ 0x50
 800bcc8:	5a9b      	ldrh	r3, [r3, r2]
 800bcca:	b29b      	uxth	r3, r3
 800bccc:	001a      	movs	r2, r3
 800bcce:	6a3b      	ldr	r3, [r7, #32]
 800bcd0:	189b      	adds	r3, r3, r2
 800bcd2:	623b      	str	r3, [r7, #32]
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	781b      	ldrb	r3, [r3, #0]
 800bcd8:	00da      	lsls	r2, r3, #3
 800bcda:	6a3b      	ldr	r3, [r7, #32]
 800bcdc:	18d3      	adds	r3, r2, r3
 800bcde:	4a0e      	ldr	r2, [pc, #56]	@ (800bd18 <USB_EPStartXfer+0x3d4>)
 800bce0:	4694      	mov	ip, r2
 800bce2:	4463      	add	r3, ip
 800bce4:	61fb      	str	r3, [r7, #28]
 800bce6:	1d7b      	adds	r3, r7, #5
 800bce8:	33ff      	adds	r3, #255	@ 0xff
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	b29a      	uxth	r2, r3
 800bcee:	69fb      	ldr	r3, [r7, #28]
 800bcf0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800bcf2:	2076      	movs	r0, #118	@ 0x76
 800bcf4:	183b      	adds	r3, r7, r0
 800bcf6:	683a      	ldr	r2, [r7, #0]
 800bcf8:	8912      	ldrh	r2, [r2, #8]
 800bcfa:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bcfc:	683b      	ldr	r3, [r7, #0]
 800bcfe:	6959      	ldr	r1, [r3, #20]
 800bd00:	1d7b      	adds	r3, r7, #5
 800bd02:	33ff      	adds	r3, #255	@ 0xff
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	b29c      	uxth	r4, r3
 800bd08:	183b      	adds	r3, r7, r0
 800bd0a:	881a      	ldrh	r2, [r3, #0]
 800bd0c:	6878      	ldr	r0, [r7, #4]
 800bd0e:	0023      	movs	r3, r4
 800bd10:	f001 f882 	bl	800ce18 <USB_WritePMA>
 800bd14:	e329      	b.n	800c36a <USB_EPStartXfer+0xa26>
 800bd16:	46c0      	nop			@ (mov r8, r8)
 800bd18:	00000402 	.word	0x00000402
 800bd1c:	ffff8f8f 	.word	0xffff8f8f
 800bd20:	ffff8180 	.word	0xffff8180
 800bd24:	00000406 	.word	0x00000406
 800bd28:	ffff8000 	.word	0xffff8000
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bd2c:	683b      	ldr	r3, [r7, #0]
 800bd2e:	785b      	ldrb	r3, [r3, #1]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d000      	beq.n	800bd36 <USB_EPStartXfer+0x3f2>
 800bd34:	e070      	b.n	800be18 <USB_EPStartXfer+0x4d4>
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	2250      	movs	r2, #80	@ 0x50
 800bd3e:	5a9b      	ldrh	r3, [r3, r2]
 800bd40:	b29b      	uxth	r3, r3
 800bd42:	001a      	movs	r2, r3
 800bd44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd46:	189b      	adds	r3, r3, r2
 800bd48:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bd4a:	683b      	ldr	r3, [r7, #0]
 800bd4c:	781b      	ldrb	r3, [r3, #0]
 800bd4e:	00da      	lsls	r2, r3, #3
 800bd50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd52:	18d3      	adds	r3, r2, r3
 800bd54:	4acd      	ldr	r2, [pc, #820]	@ (800c08c <USB_EPStartXfer+0x748>)
 800bd56:	4694      	mov	ip, r2
 800bd58:	4463      	add	r3, ip
 800bd5a:	647b      	str	r3, [r7, #68]	@ 0x44
 800bd5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd5e:	881b      	ldrh	r3, [r3, #0]
 800bd60:	b29b      	uxth	r3, r3
 800bd62:	059b      	lsls	r3, r3, #22
 800bd64:	0d9b      	lsrs	r3, r3, #22
 800bd66:	b29a      	uxth	r2, r3
 800bd68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd6a:	801a      	strh	r2, [r3, #0]
 800bd6c:	1d7b      	adds	r3, r7, #5
 800bd6e:	33ff      	adds	r3, #255	@ 0xff
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d108      	bne.n	800bd88 <USB_EPStartXfer+0x444>
 800bd76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd78:	881b      	ldrh	r3, [r3, #0]
 800bd7a:	b29b      	uxth	r3, r3
 800bd7c:	4ac4      	ldr	r2, [pc, #784]	@ (800c090 <USB_EPStartXfer+0x74c>)
 800bd7e:	4313      	orrs	r3, r2
 800bd80:	b29a      	uxth	r2, r3
 800bd82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd84:	801a      	strh	r2, [r3, #0]
 800bd86:	e064      	b.n	800be52 <USB_EPStartXfer+0x50e>
 800bd88:	1d7b      	adds	r3, r7, #5
 800bd8a:	33ff      	adds	r3, #255	@ 0xff
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	2b3e      	cmp	r3, #62	@ 0x3e
 800bd90:	d81f      	bhi.n	800bdd2 <USB_EPStartXfer+0x48e>
 800bd92:	1d7b      	adds	r3, r7, #5
 800bd94:	33ff      	adds	r3, #255	@ 0xff
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	085b      	lsrs	r3, r3, #1
 800bd9a:	21f8      	movs	r1, #248	@ 0xf8
 800bd9c:	187a      	adds	r2, r7, r1
 800bd9e:	6013      	str	r3, [r2, #0]
 800bda0:	1d7b      	adds	r3, r7, #5
 800bda2:	33ff      	adds	r3, #255	@ 0xff
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	2201      	movs	r2, #1
 800bda8:	4013      	ands	r3, r2
 800bdaa:	d004      	beq.n	800bdb6 <USB_EPStartXfer+0x472>
 800bdac:	187b      	adds	r3, r7, r1
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	3301      	adds	r3, #1
 800bdb2:	187a      	adds	r2, r7, r1
 800bdb4:	6013      	str	r3, [r2, #0]
 800bdb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bdb8:	881b      	ldrh	r3, [r3, #0]
 800bdba:	b29a      	uxth	r2, r3
 800bdbc:	23f8      	movs	r3, #248	@ 0xf8
 800bdbe:	18fb      	adds	r3, r7, r3
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	b29b      	uxth	r3, r3
 800bdc4:	029b      	lsls	r3, r3, #10
 800bdc6:	b29b      	uxth	r3, r3
 800bdc8:	4313      	orrs	r3, r2
 800bdca:	b29a      	uxth	r2, r3
 800bdcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bdce:	801a      	strh	r2, [r3, #0]
 800bdd0:	e03f      	b.n	800be52 <USB_EPStartXfer+0x50e>
 800bdd2:	1d7b      	adds	r3, r7, #5
 800bdd4:	33ff      	adds	r3, #255	@ 0xff
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	095b      	lsrs	r3, r3, #5
 800bdda:	21f8      	movs	r1, #248	@ 0xf8
 800bddc:	187a      	adds	r2, r7, r1
 800bdde:	6013      	str	r3, [r2, #0]
 800bde0:	1d7b      	adds	r3, r7, #5
 800bde2:	33ff      	adds	r3, #255	@ 0xff
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	221f      	movs	r2, #31
 800bde8:	4013      	ands	r3, r2
 800bdea:	d104      	bne.n	800bdf6 <USB_EPStartXfer+0x4b2>
 800bdec:	187b      	adds	r3, r7, r1
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	3b01      	subs	r3, #1
 800bdf2:	187a      	adds	r2, r7, r1
 800bdf4:	6013      	str	r3, [r2, #0]
 800bdf6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bdf8:	881b      	ldrh	r3, [r3, #0]
 800bdfa:	b29a      	uxth	r2, r3
 800bdfc:	23f8      	movs	r3, #248	@ 0xf8
 800bdfe:	18fb      	adds	r3, r7, r3
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	b29b      	uxth	r3, r3
 800be04:	029b      	lsls	r3, r3, #10
 800be06:	b29b      	uxth	r3, r3
 800be08:	4313      	orrs	r3, r2
 800be0a:	b29b      	uxth	r3, r3
 800be0c:	4aa0      	ldr	r2, [pc, #640]	@ (800c090 <USB_EPStartXfer+0x74c>)
 800be0e:	4313      	orrs	r3, r2
 800be10:	b29a      	uxth	r2, r3
 800be12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be14:	801a      	strh	r2, [r3, #0]
 800be16:	e01c      	b.n	800be52 <USB_EPStartXfer+0x50e>
 800be18:	683b      	ldr	r3, [r7, #0]
 800be1a:	785b      	ldrb	r3, [r3, #1]
 800be1c:	2b01      	cmp	r3, #1
 800be1e:	d118      	bne.n	800be52 <USB_EPStartXfer+0x50e>
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	653b      	str	r3, [r7, #80]	@ 0x50
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	2250      	movs	r2, #80	@ 0x50
 800be28:	5a9b      	ldrh	r3, [r3, r2]
 800be2a:	b29b      	uxth	r3, r3
 800be2c:	001a      	movs	r2, r3
 800be2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be30:	189b      	adds	r3, r3, r2
 800be32:	653b      	str	r3, [r7, #80]	@ 0x50
 800be34:	683b      	ldr	r3, [r7, #0]
 800be36:	781b      	ldrb	r3, [r3, #0]
 800be38:	00da      	lsls	r2, r3, #3
 800be3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be3c:	18d3      	adds	r3, r2, r3
 800be3e:	4a93      	ldr	r2, [pc, #588]	@ (800c08c <USB_EPStartXfer+0x748>)
 800be40:	4694      	mov	ip, r2
 800be42:	4463      	add	r3, ip
 800be44:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800be46:	1d7b      	adds	r3, r7, #5
 800be48:	33ff      	adds	r3, #255	@ 0xff
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	b29a      	uxth	r2, r3
 800be4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800be50:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800be52:	2076      	movs	r0, #118	@ 0x76
 800be54:	183b      	adds	r3, r7, r0
 800be56:	683a      	ldr	r2, [r7, #0]
 800be58:	8912      	ldrh	r2, [r2, #8]
 800be5a:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800be5c:	683b      	ldr	r3, [r7, #0]
 800be5e:	6959      	ldr	r1, [r3, #20]
 800be60:	1d7b      	adds	r3, r7, #5
 800be62:	33ff      	adds	r3, #255	@ 0xff
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	b29c      	uxth	r4, r3
 800be68:	183b      	adds	r3, r7, r0
 800be6a:	881a      	ldrh	r2, [r3, #0]
 800be6c:	6878      	ldr	r0, [r7, #4]
 800be6e:	0023      	movs	r3, r4
 800be70:	f000 ffd2 	bl	800ce18 <USB_WritePMA>
            ep->xfer_buff += len;
 800be74:	683b      	ldr	r3, [r7, #0]
 800be76:	695a      	ldr	r2, [r3, #20]
 800be78:	1d7b      	adds	r3, r7, #5
 800be7a:	33ff      	adds	r3, #255	@ 0xff
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	18d2      	adds	r2, r2, r3
 800be80:	683b      	ldr	r3, [r7, #0]
 800be82:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800be84:	683b      	ldr	r3, [r7, #0]
 800be86:	6a1a      	ldr	r2, [r3, #32]
 800be88:	683b      	ldr	r3, [r7, #0]
 800be8a:	691b      	ldr	r3, [r3, #16]
 800be8c:	429a      	cmp	r2, r3
 800be8e:	d908      	bls.n	800bea2 <USB_EPStartXfer+0x55e>
            {
              ep->xfer_len_db -= len;
 800be90:	683b      	ldr	r3, [r7, #0]
 800be92:	6a1a      	ldr	r2, [r3, #32]
 800be94:	1d7b      	adds	r3, r7, #5
 800be96:	33ff      	adds	r3, #255	@ 0xff
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	1ad2      	subs	r2, r2, r3
 800be9c:	683b      	ldr	r3, [r7, #0]
 800be9e:	621a      	str	r2, [r3, #32]
 800bea0:	e007      	b.n	800beb2 <USB_EPStartXfer+0x56e>
            }
            else
            {
              len = ep->xfer_len_db;
 800bea2:	683b      	ldr	r3, [r7, #0]
 800bea4:	6a1b      	ldr	r3, [r3, #32]
 800bea6:	1d7a      	adds	r2, r7, #5
 800bea8:	32ff      	adds	r2, #255	@ 0xff
 800beaa:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 800beac:	683b      	ldr	r3, [r7, #0]
 800beae:	2200      	movs	r2, #0
 800beb0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	643b      	str	r3, [r7, #64]	@ 0x40
 800beb6:	683b      	ldr	r3, [r7, #0]
 800beb8:	785b      	ldrb	r3, [r3, #1]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d000      	beq.n	800bec0 <USB_EPStartXfer+0x57c>
 800bebe:	e070      	b.n	800bfa2 <USB_EPStartXfer+0x65e>
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	2250      	movs	r2, #80	@ 0x50
 800bec8:	5a9b      	ldrh	r3, [r3, r2]
 800beca:	b29b      	uxth	r3, r3
 800becc:	001a      	movs	r2, r3
 800bece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bed0:	189b      	adds	r3, r3, r2
 800bed2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bed4:	683b      	ldr	r3, [r7, #0]
 800bed6:	781b      	ldrb	r3, [r3, #0]
 800bed8:	00da      	lsls	r2, r3, #3
 800beda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bedc:	18d3      	adds	r3, r2, r3
 800bede:	4a6d      	ldr	r2, [pc, #436]	@ (800c094 <USB_EPStartXfer+0x750>)
 800bee0:	4694      	mov	ip, r2
 800bee2:	4463      	add	r3, ip
 800bee4:	637b      	str	r3, [r7, #52]	@ 0x34
 800bee6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bee8:	881b      	ldrh	r3, [r3, #0]
 800beea:	b29b      	uxth	r3, r3
 800beec:	059b      	lsls	r3, r3, #22
 800beee:	0d9b      	lsrs	r3, r3, #22
 800bef0:	b29a      	uxth	r2, r3
 800bef2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bef4:	801a      	strh	r2, [r3, #0]
 800bef6:	1d7b      	adds	r3, r7, #5
 800bef8:	33ff      	adds	r3, #255	@ 0xff
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	2b00      	cmp	r3, #0
 800befe:	d108      	bne.n	800bf12 <USB_EPStartXfer+0x5ce>
 800bf00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf02:	881b      	ldrh	r3, [r3, #0]
 800bf04:	b29b      	uxth	r3, r3
 800bf06:	4a62      	ldr	r2, [pc, #392]	@ (800c090 <USB_EPStartXfer+0x74c>)
 800bf08:	4313      	orrs	r3, r2
 800bf0a:	b29a      	uxth	r2, r3
 800bf0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf0e:	801a      	strh	r2, [r3, #0]
 800bf10:	e062      	b.n	800bfd8 <USB_EPStartXfer+0x694>
 800bf12:	1d7b      	adds	r3, r7, #5
 800bf14:	33ff      	adds	r3, #255	@ 0xff
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	2b3e      	cmp	r3, #62	@ 0x3e
 800bf1a:	d81f      	bhi.n	800bf5c <USB_EPStartXfer+0x618>
 800bf1c:	1d7b      	adds	r3, r7, #5
 800bf1e:	33ff      	adds	r3, #255	@ 0xff
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	085b      	lsrs	r3, r3, #1
 800bf24:	21f4      	movs	r1, #244	@ 0xf4
 800bf26:	187a      	adds	r2, r7, r1
 800bf28:	6013      	str	r3, [r2, #0]
 800bf2a:	1d7b      	adds	r3, r7, #5
 800bf2c:	33ff      	adds	r3, #255	@ 0xff
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	2201      	movs	r2, #1
 800bf32:	4013      	ands	r3, r2
 800bf34:	d004      	beq.n	800bf40 <USB_EPStartXfer+0x5fc>
 800bf36:	187b      	adds	r3, r7, r1
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	3301      	adds	r3, #1
 800bf3c:	187a      	adds	r2, r7, r1
 800bf3e:	6013      	str	r3, [r2, #0]
 800bf40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf42:	881b      	ldrh	r3, [r3, #0]
 800bf44:	b29a      	uxth	r2, r3
 800bf46:	23f4      	movs	r3, #244	@ 0xf4
 800bf48:	18fb      	adds	r3, r7, r3
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	b29b      	uxth	r3, r3
 800bf4e:	029b      	lsls	r3, r3, #10
 800bf50:	b29b      	uxth	r3, r3
 800bf52:	4313      	orrs	r3, r2
 800bf54:	b29a      	uxth	r2, r3
 800bf56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf58:	801a      	strh	r2, [r3, #0]
 800bf5a:	e03d      	b.n	800bfd8 <USB_EPStartXfer+0x694>
 800bf5c:	1d7b      	adds	r3, r7, #5
 800bf5e:	33ff      	adds	r3, #255	@ 0xff
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	095b      	lsrs	r3, r3, #5
 800bf64:	21f4      	movs	r1, #244	@ 0xf4
 800bf66:	187a      	adds	r2, r7, r1
 800bf68:	6013      	str	r3, [r2, #0]
 800bf6a:	1d7b      	adds	r3, r7, #5
 800bf6c:	33ff      	adds	r3, #255	@ 0xff
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	221f      	movs	r2, #31
 800bf72:	4013      	ands	r3, r2
 800bf74:	d104      	bne.n	800bf80 <USB_EPStartXfer+0x63c>
 800bf76:	187b      	adds	r3, r7, r1
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	3b01      	subs	r3, #1
 800bf7c:	187a      	adds	r2, r7, r1
 800bf7e:	6013      	str	r3, [r2, #0]
 800bf80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf82:	881b      	ldrh	r3, [r3, #0]
 800bf84:	b29a      	uxth	r2, r3
 800bf86:	23f4      	movs	r3, #244	@ 0xf4
 800bf88:	18fb      	adds	r3, r7, r3
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	b29b      	uxth	r3, r3
 800bf8e:	029b      	lsls	r3, r3, #10
 800bf90:	b29b      	uxth	r3, r3
 800bf92:	4313      	orrs	r3, r2
 800bf94:	b29b      	uxth	r3, r3
 800bf96:	4a3e      	ldr	r2, [pc, #248]	@ (800c090 <USB_EPStartXfer+0x74c>)
 800bf98:	4313      	orrs	r3, r2
 800bf9a:	b29a      	uxth	r2, r3
 800bf9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf9e:	801a      	strh	r2, [r3, #0]
 800bfa0:	e01a      	b.n	800bfd8 <USB_EPStartXfer+0x694>
 800bfa2:	683b      	ldr	r3, [r7, #0]
 800bfa4:	785b      	ldrb	r3, [r3, #1]
 800bfa6:	2b01      	cmp	r3, #1
 800bfa8:	d116      	bne.n	800bfd8 <USB_EPStartXfer+0x694>
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	2250      	movs	r2, #80	@ 0x50
 800bfae:	5a9b      	ldrh	r3, [r3, r2]
 800bfb0:	b29b      	uxth	r3, r3
 800bfb2:	001a      	movs	r2, r3
 800bfb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bfb6:	189b      	adds	r3, r3, r2
 800bfb8:	643b      	str	r3, [r7, #64]	@ 0x40
 800bfba:	683b      	ldr	r3, [r7, #0]
 800bfbc:	781b      	ldrb	r3, [r3, #0]
 800bfbe:	00da      	lsls	r2, r3, #3
 800bfc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bfc2:	18d3      	adds	r3, r2, r3
 800bfc4:	4a33      	ldr	r2, [pc, #204]	@ (800c094 <USB_EPStartXfer+0x750>)
 800bfc6:	4694      	mov	ip, r2
 800bfc8:	4463      	add	r3, ip
 800bfca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bfcc:	1d7b      	adds	r3, r7, #5
 800bfce:	33ff      	adds	r3, #255	@ 0xff
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	b29a      	uxth	r2, r3
 800bfd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bfd6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800bfd8:	2076      	movs	r0, #118	@ 0x76
 800bfda:	183b      	adds	r3, r7, r0
 800bfdc:	683a      	ldr	r2, [r7, #0]
 800bfde:	8952      	ldrh	r2, [r2, #10]
 800bfe0:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bfe2:	683b      	ldr	r3, [r7, #0]
 800bfe4:	6959      	ldr	r1, [r3, #20]
 800bfe6:	1d7b      	adds	r3, r7, #5
 800bfe8:	33ff      	adds	r3, #255	@ 0xff
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	b29c      	uxth	r4, r3
 800bfee:	183b      	adds	r3, r7, r0
 800bff0:	881a      	ldrh	r2, [r3, #0]
 800bff2:	6878      	ldr	r0, [r7, #4]
 800bff4:	0023      	movs	r3, r4
 800bff6:	f000 ff0f 	bl	800ce18 <USB_WritePMA>
 800bffa:	e1b6      	b.n	800c36a <USB_EPStartXfer+0xa26>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800bffc:	683b      	ldr	r3, [r7, #0]
 800bffe:	6a1b      	ldr	r3, [r3, #32]
 800c000:	1d7a      	adds	r2, r7, #5
 800c002:	32ff      	adds	r2, #255	@ 0xff
 800c004:	6013      	str	r3, [r2, #0]

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800c006:	687a      	ldr	r2, [r7, #4]
 800c008:	683b      	ldr	r3, [r7, #0]
 800c00a:	781b      	ldrb	r3, [r3, #0]
 800c00c:	009b      	lsls	r3, r3, #2
 800c00e:	18d3      	adds	r3, r2, r3
 800c010:	881b      	ldrh	r3, [r3, #0]
 800c012:	b29a      	uxth	r2, r3
 800c014:	2062      	movs	r0, #98	@ 0x62
 800c016:	183b      	adds	r3, r7, r0
 800c018:	491f      	ldr	r1, [pc, #124]	@ (800c098 <USB_EPStartXfer+0x754>)
 800c01a:	400a      	ands	r2, r1
 800c01c:	801a      	strh	r2, [r3, #0]
 800c01e:	687a      	ldr	r2, [r7, #4]
 800c020:	683b      	ldr	r3, [r7, #0]
 800c022:	781b      	ldrb	r3, [r3, #0]
 800c024:	009b      	lsls	r3, r3, #2
 800c026:	18d3      	adds	r3, r2, r3
 800c028:	183a      	adds	r2, r7, r0
 800c02a:	8812      	ldrh	r2, [r2, #0]
 800c02c:	491b      	ldr	r1, [pc, #108]	@ (800c09c <USB_EPStartXfer+0x758>)
 800c02e:	430a      	orrs	r2, r1
 800c030:	b292      	uxth	r2, r2
 800c032:	801a      	strh	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	2250      	movs	r2, #80	@ 0x50
 800c03c:	5a9b      	ldrh	r3, [r3, r2]
 800c03e:	b29b      	uxth	r3, r3
 800c040:	001a      	movs	r2, r3
 800c042:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c044:	189b      	adds	r3, r3, r2
 800c046:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c048:	683b      	ldr	r3, [r7, #0]
 800c04a:	781b      	ldrb	r3, [r3, #0]
 800c04c:	00da      	lsls	r2, r3, #3
 800c04e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c050:	18d3      	adds	r3, r2, r3
 800c052:	4a0e      	ldr	r2, [pc, #56]	@ (800c08c <USB_EPStartXfer+0x748>)
 800c054:	4694      	mov	ip, r2
 800c056:	4463      	add	r3, ip
 800c058:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c05a:	1d7b      	adds	r3, r7, #5
 800c05c:	33ff      	adds	r3, #255	@ 0xff
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	b29a      	uxth	r2, r3
 800c062:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c064:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800c066:	2076      	movs	r0, #118	@ 0x76
 800c068:	183b      	adds	r3, r7, r0
 800c06a:	683a      	ldr	r2, [r7, #0]
 800c06c:	8912      	ldrh	r2, [r2, #8]
 800c06e:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c070:	683b      	ldr	r3, [r7, #0]
 800c072:	6959      	ldr	r1, [r3, #20]
 800c074:	1d7b      	adds	r3, r7, #5
 800c076:	33ff      	adds	r3, #255	@ 0xff
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	b29c      	uxth	r4, r3
 800c07c:	183b      	adds	r3, r7, r0
 800c07e:	881a      	ldrh	r2, [r3, #0]
 800c080:	6878      	ldr	r0, [r7, #4]
 800c082:	0023      	movs	r3, r4
 800c084:	f000 fec8 	bl	800ce18 <USB_WritePMA>
 800c088:	e16f      	b.n	800c36a <USB_EPStartXfer+0xa26>
 800c08a:	46c0      	nop			@ (mov r8, r8)
 800c08c:	00000402 	.word	0x00000402
 800c090:	ffff8000 	.word	0xffff8000
 800c094:	00000406 	.word	0x00000406
 800c098:	ffff8e8f 	.word	0xffff8e8f
 800c09c:	ffff8080 	.word	0xffff8080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800c0a0:	683b      	ldr	r3, [r7, #0]
 800c0a2:	6a1a      	ldr	r2, [r3, #32]
 800c0a4:	1d7b      	adds	r3, r7, #5
 800c0a6:	33ff      	adds	r3, #255	@ 0xff
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	1ad2      	subs	r2, r2, r3
 800c0ac:	683b      	ldr	r3, [r7, #0]
 800c0ae:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800c0b0:	687a      	ldr	r2, [r7, #4]
 800c0b2:	683b      	ldr	r3, [r7, #0]
 800c0b4:	781b      	ldrb	r3, [r3, #0]
 800c0b6:	009b      	lsls	r3, r3, #2
 800c0b8:	18d3      	adds	r3, r2, r3
 800c0ba:	881b      	ldrh	r3, [r3, #0]
 800c0bc:	b29b      	uxth	r3, r3
 800c0be:	001a      	movs	r2, r3
 800c0c0:	2340      	movs	r3, #64	@ 0x40
 800c0c2:	4013      	ands	r3, r2
 800c0c4:	d100      	bne.n	800c0c8 <USB_EPStartXfer+0x784>
 800c0c6:	e0a4      	b.n	800c212 <USB_EPStartXfer+0x8ce>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	673b      	str	r3, [r7, #112]	@ 0x70
 800c0cc:	683b      	ldr	r3, [r7, #0]
 800c0ce:	785b      	ldrb	r3, [r3, #1]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d000      	beq.n	800c0d6 <USB_EPStartXfer+0x792>
 800c0d4:	e070      	b.n	800c1b8 <USB_EPStartXfer+0x874>
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	2250      	movs	r2, #80	@ 0x50
 800c0de:	5a9b      	ldrh	r3, [r3, r2]
 800c0e0:	b29b      	uxth	r3, r3
 800c0e2:	001a      	movs	r2, r3
 800c0e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c0e6:	189b      	adds	r3, r3, r2
 800c0e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c0ea:	683b      	ldr	r3, [r7, #0]
 800c0ec:	781b      	ldrb	r3, [r3, #0]
 800c0ee:	00da      	lsls	r2, r3, #3
 800c0f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c0f2:	18d3      	adds	r3, r2, r3
 800c0f4:	4ada      	ldr	r2, [pc, #872]	@ (800c460 <USB_EPStartXfer+0xb1c>)
 800c0f6:	4694      	mov	ip, r2
 800c0f8:	4463      	add	r3, ip
 800c0fa:	667b      	str	r3, [r7, #100]	@ 0x64
 800c0fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c0fe:	881b      	ldrh	r3, [r3, #0]
 800c100:	b29b      	uxth	r3, r3
 800c102:	059b      	lsls	r3, r3, #22
 800c104:	0d9b      	lsrs	r3, r3, #22
 800c106:	b29a      	uxth	r2, r3
 800c108:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c10a:	801a      	strh	r2, [r3, #0]
 800c10c:	1d7b      	adds	r3, r7, #5
 800c10e:	33ff      	adds	r3, #255	@ 0xff
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	2b00      	cmp	r3, #0
 800c114:	d108      	bne.n	800c128 <USB_EPStartXfer+0x7e4>
 800c116:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c118:	881b      	ldrh	r3, [r3, #0]
 800c11a:	b29b      	uxth	r3, r3
 800c11c:	4ad1      	ldr	r2, [pc, #836]	@ (800c464 <USB_EPStartXfer+0xb20>)
 800c11e:	4313      	orrs	r3, r2
 800c120:	b29a      	uxth	r2, r3
 800c122:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c124:	801a      	strh	r2, [r3, #0]
 800c126:	e062      	b.n	800c1ee <USB_EPStartXfer+0x8aa>
 800c128:	1d7b      	adds	r3, r7, #5
 800c12a:	33ff      	adds	r3, #255	@ 0xff
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	2b3e      	cmp	r3, #62	@ 0x3e
 800c130:	d81f      	bhi.n	800c172 <USB_EPStartXfer+0x82e>
 800c132:	1d7b      	adds	r3, r7, #5
 800c134:	33ff      	adds	r3, #255	@ 0xff
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	085b      	lsrs	r3, r3, #1
 800c13a:	21f0      	movs	r1, #240	@ 0xf0
 800c13c:	187a      	adds	r2, r7, r1
 800c13e:	6013      	str	r3, [r2, #0]
 800c140:	1d7b      	adds	r3, r7, #5
 800c142:	33ff      	adds	r3, #255	@ 0xff
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	2201      	movs	r2, #1
 800c148:	4013      	ands	r3, r2
 800c14a:	d004      	beq.n	800c156 <USB_EPStartXfer+0x812>
 800c14c:	187b      	adds	r3, r7, r1
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	3301      	adds	r3, #1
 800c152:	187a      	adds	r2, r7, r1
 800c154:	6013      	str	r3, [r2, #0]
 800c156:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c158:	881b      	ldrh	r3, [r3, #0]
 800c15a:	b29a      	uxth	r2, r3
 800c15c:	23f0      	movs	r3, #240	@ 0xf0
 800c15e:	18fb      	adds	r3, r7, r3
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	b29b      	uxth	r3, r3
 800c164:	029b      	lsls	r3, r3, #10
 800c166:	b29b      	uxth	r3, r3
 800c168:	4313      	orrs	r3, r2
 800c16a:	b29a      	uxth	r2, r3
 800c16c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c16e:	801a      	strh	r2, [r3, #0]
 800c170:	e03d      	b.n	800c1ee <USB_EPStartXfer+0x8aa>
 800c172:	1d7b      	adds	r3, r7, #5
 800c174:	33ff      	adds	r3, #255	@ 0xff
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	095b      	lsrs	r3, r3, #5
 800c17a:	21f0      	movs	r1, #240	@ 0xf0
 800c17c:	187a      	adds	r2, r7, r1
 800c17e:	6013      	str	r3, [r2, #0]
 800c180:	1d7b      	adds	r3, r7, #5
 800c182:	33ff      	adds	r3, #255	@ 0xff
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	221f      	movs	r2, #31
 800c188:	4013      	ands	r3, r2
 800c18a:	d104      	bne.n	800c196 <USB_EPStartXfer+0x852>
 800c18c:	187b      	adds	r3, r7, r1
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	3b01      	subs	r3, #1
 800c192:	187a      	adds	r2, r7, r1
 800c194:	6013      	str	r3, [r2, #0]
 800c196:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c198:	881b      	ldrh	r3, [r3, #0]
 800c19a:	b29a      	uxth	r2, r3
 800c19c:	23f0      	movs	r3, #240	@ 0xf0
 800c19e:	18fb      	adds	r3, r7, r3
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	b29b      	uxth	r3, r3
 800c1a4:	029b      	lsls	r3, r3, #10
 800c1a6:	b29b      	uxth	r3, r3
 800c1a8:	4313      	orrs	r3, r2
 800c1aa:	b29b      	uxth	r3, r3
 800c1ac:	4aad      	ldr	r2, [pc, #692]	@ (800c464 <USB_EPStartXfer+0xb20>)
 800c1ae:	4313      	orrs	r3, r2
 800c1b0:	b29a      	uxth	r2, r3
 800c1b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c1b4:	801a      	strh	r2, [r3, #0]
 800c1b6:	e01a      	b.n	800c1ee <USB_EPStartXfer+0x8aa>
 800c1b8:	683b      	ldr	r3, [r7, #0]
 800c1ba:	785b      	ldrb	r3, [r3, #1]
 800c1bc:	2b01      	cmp	r3, #1
 800c1be:	d116      	bne.n	800c1ee <USB_EPStartXfer+0x8aa>
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	2250      	movs	r2, #80	@ 0x50
 800c1c4:	5a9b      	ldrh	r3, [r3, r2]
 800c1c6:	b29b      	uxth	r3, r3
 800c1c8:	001a      	movs	r2, r3
 800c1ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c1cc:	189b      	adds	r3, r3, r2
 800c1ce:	673b      	str	r3, [r7, #112]	@ 0x70
 800c1d0:	683b      	ldr	r3, [r7, #0]
 800c1d2:	781b      	ldrb	r3, [r3, #0]
 800c1d4:	00da      	lsls	r2, r3, #3
 800c1d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c1d8:	18d3      	adds	r3, r2, r3
 800c1da:	4aa1      	ldr	r2, [pc, #644]	@ (800c460 <USB_EPStartXfer+0xb1c>)
 800c1dc:	4694      	mov	ip, r2
 800c1de:	4463      	add	r3, ip
 800c1e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c1e2:	1d7b      	adds	r3, r7, #5
 800c1e4:	33ff      	adds	r3, #255	@ 0xff
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	b29a      	uxth	r2, r3
 800c1ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c1ec:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800c1ee:	2076      	movs	r0, #118	@ 0x76
 800c1f0:	183b      	adds	r3, r7, r0
 800c1f2:	683a      	ldr	r2, [r7, #0]
 800c1f4:	8952      	ldrh	r2, [r2, #10]
 800c1f6:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	6959      	ldr	r1, [r3, #20]
 800c1fc:	1d7b      	adds	r3, r7, #5
 800c1fe:	33ff      	adds	r3, #255	@ 0xff
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	b29c      	uxth	r4, r3
 800c204:	183b      	adds	r3, r7, r0
 800c206:	881a      	ldrh	r2, [r3, #0]
 800c208:	6878      	ldr	r0, [r7, #4]
 800c20a:	0023      	movs	r3, r4
 800c20c:	f000 fe04 	bl	800ce18 <USB_WritePMA>
 800c210:	e0ab      	b.n	800c36a <USB_EPStartXfer+0xa26>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800c212:	683b      	ldr	r3, [r7, #0]
 800c214:	785b      	ldrb	r3, [r3, #1]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d000      	beq.n	800c21c <USB_EPStartXfer+0x8d8>
 800c21a:	e070      	b.n	800c2fe <USB_EPStartXfer+0x9ba>
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	2250      	movs	r2, #80	@ 0x50
 800c224:	5a9b      	ldrh	r3, [r3, r2]
 800c226:	b29b      	uxth	r3, r3
 800c228:	001a      	movs	r2, r3
 800c22a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c22c:	189b      	adds	r3, r3, r2
 800c22e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c230:	683b      	ldr	r3, [r7, #0]
 800c232:	781b      	ldrb	r3, [r3, #0]
 800c234:	00da      	lsls	r2, r3, #3
 800c236:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c238:	18d3      	adds	r3, r2, r3
 800c23a:	4a8b      	ldr	r2, [pc, #556]	@ (800c468 <USB_EPStartXfer+0xb24>)
 800c23c:	4694      	mov	ip, r2
 800c23e:	4463      	add	r3, ip
 800c240:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c242:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c244:	881b      	ldrh	r3, [r3, #0]
 800c246:	b29b      	uxth	r3, r3
 800c248:	059b      	lsls	r3, r3, #22
 800c24a:	0d9b      	lsrs	r3, r3, #22
 800c24c:	b29a      	uxth	r2, r3
 800c24e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c250:	801a      	strh	r2, [r3, #0]
 800c252:	1d7b      	adds	r3, r7, #5
 800c254:	33ff      	adds	r3, #255	@ 0xff
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d108      	bne.n	800c26e <USB_EPStartXfer+0x92a>
 800c25c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c25e:	881b      	ldrh	r3, [r3, #0]
 800c260:	b29b      	uxth	r3, r3
 800c262:	4a80      	ldr	r2, [pc, #512]	@ (800c464 <USB_EPStartXfer+0xb20>)
 800c264:	4313      	orrs	r3, r2
 800c266:	b29a      	uxth	r2, r3
 800c268:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c26a:	801a      	strh	r2, [r3, #0]
 800c26c:	e06c      	b.n	800c348 <USB_EPStartXfer+0xa04>
 800c26e:	1d7b      	adds	r3, r7, #5
 800c270:	33ff      	adds	r3, #255	@ 0xff
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	2b3e      	cmp	r3, #62	@ 0x3e
 800c276:	d81f      	bhi.n	800c2b8 <USB_EPStartXfer+0x974>
 800c278:	1d7b      	adds	r3, r7, #5
 800c27a:	33ff      	adds	r3, #255	@ 0xff
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	085b      	lsrs	r3, r3, #1
 800c280:	21ec      	movs	r1, #236	@ 0xec
 800c282:	187a      	adds	r2, r7, r1
 800c284:	6013      	str	r3, [r2, #0]
 800c286:	1d7b      	adds	r3, r7, #5
 800c288:	33ff      	adds	r3, #255	@ 0xff
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	2201      	movs	r2, #1
 800c28e:	4013      	ands	r3, r2
 800c290:	d004      	beq.n	800c29c <USB_EPStartXfer+0x958>
 800c292:	187b      	adds	r3, r7, r1
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	3301      	adds	r3, #1
 800c298:	187a      	adds	r2, r7, r1
 800c29a:	6013      	str	r3, [r2, #0]
 800c29c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c29e:	881b      	ldrh	r3, [r3, #0]
 800c2a0:	b29a      	uxth	r2, r3
 800c2a2:	23ec      	movs	r3, #236	@ 0xec
 800c2a4:	18fb      	adds	r3, r7, r3
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	b29b      	uxth	r3, r3
 800c2aa:	029b      	lsls	r3, r3, #10
 800c2ac:	b29b      	uxth	r3, r3
 800c2ae:	4313      	orrs	r3, r2
 800c2b0:	b29a      	uxth	r2, r3
 800c2b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c2b4:	801a      	strh	r2, [r3, #0]
 800c2b6:	e047      	b.n	800c348 <USB_EPStartXfer+0xa04>
 800c2b8:	1d7b      	adds	r3, r7, #5
 800c2ba:	33ff      	adds	r3, #255	@ 0xff
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	095b      	lsrs	r3, r3, #5
 800c2c0:	21ec      	movs	r1, #236	@ 0xec
 800c2c2:	187a      	adds	r2, r7, r1
 800c2c4:	6013      	str	r3, [r2, #0]
 800c2c6:	1d7b      	adds	r3, r7, #5
 800c2c8:	33ff      	adds	r3, #255	@ 0xff
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	221f      	movs	r2, #31
 800c2ce:	4013      	ands	r3, r2
 800c2d0:	d104      	bne.n	800c2dc <USB_EPStartXfer+0x998>
 800c2d2:	187b      	adds	r3, r7, r1
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	3b01      	subs	r3, #1
 800c2d8:	187a      	adds	r2, r7, r1
 800c2da:	6013      	str	r3, [r2, #0]
 800c2dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c2de:	881b      	ldrh	r3, [r3, #0]
 800c2e0:	b29a      	uxth	r2, r3
 800c2e2:	23ec      	movs	r3, #236	@ 0xec
 800c2e4:	18fb      	adds	r3, r7, r3
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	b29b      	uxth	r3, r3
 800c2ea:	029b      	lsls	r3, r3, #10
 800c2ec:	b29b      	uxth	r3, r3
 800c2ee:	4313      	orrs	r3, r2
 800c2f0:	b29b      	uxth	r3, r3
 800c2f2:	4a5c      	ldr	r2, [pc, #368]	@ (800c464 <USB_EPStartXfer+0xb20>)
 800c2f4:	4313      	orrs	r3, r2
 800c2f6:	b29a      	uxth	r2, r3
 800c2f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c2fa:	801a      	strh	r2, [r3, #0]
 800c2fc:	e024      	b.n	800c348 <USB_EPStartXfer+0xa04>
 800c2fe:	683b      	ldr	r3, [r7, #0]
 800c300:	785b      	ldrb	r3, [r3, #1]
 800c302:	2b01      	cmp	r3, #1
 800c304:	d120      	bne.n	800c348 <USB_EPStartXfer+0xa04>
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	2184      	movs	r1, #132	@ 0x84
 800c30a:	187a      	adds	r2, r7, r1
 800c30c:	6013      	str	r3, [r2, #0]
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	2250      	movs	r2, #80	@ 0x50
 800c312:	5a9b      	ldrh	r3, [r3, r2]
 800c314:	b29b      	uxth	r3, r3
 800c316:	001a      	movs	r2, r3
 800c318:	187b      	adds	r3, r7, r1
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	189b      	adds	r3, r3, r2
 800c31e:	187a      	adds	r2, r7, r1
 800c320:	6013      	str	r3, [r2, #0]
 800c322:	683b      	ldr	r3, [r7, #0]
 800c324:	781b      	ldrb	r3, [r3, #0]
 800c326:	00da      	lsls	r2, r3, #3
 800c328:	187b      	adds	r3, r7, r1
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	18d3      	adds	r3, r2, r3
 800c32e:	4a4e      	ldr	r2, [pc, #312]	@ (800c468 <USB_EPStartXfer+0xb24>)
 800c330:	4694      	mov	ip, r2
 800c332:	4463      	add	r3, ip
 800c334:	2180      	movs	r1, #128	@ 0x80
 800c336:	187a      	adds	r2, r7, r1
 800c338:	6013      	str	r3, [r2, #0]
 800c33a:	1d7b      	adds	r3, r7, #5
 800c33c:	33ff      	adds	r3, #255	@ 0xff
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	b29a      	uxth	r2, r3
 800c342:	187b      	adds	r3, r7, r1
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800c348:	2076      	movs	r0, #118	@ 0x76
 800c34a:	183b      	adds	r3, r7, r0
 800c34c:	683a      	ldr	r2, [r7, #0]
 800c34e:	8912      	ldrh	r2, [r2, #8]
 800c350:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c352:	683b      	ldr	r3, [r7, #0]
 800c354:	6959      	ldr	r1, [r3, #20]
 800c356:	1d7b      	adds	r3, r7, #5
 800c358:	33ff      	adds	r3, #255	@ 0xff
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	b29c      	uxth	r4, r3
 800c35e:	183b      	adds	r3, r7, r0
 800c360:	881a      	ldrh	r2, [r3, #0]
 800c362:	6878      	ldr	r0, [r7, #4]
 800c364:	0023      	movs	r3, r4
 800c366:	f000 fd57 	bl	800ce18 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800c36a:	687a      	ldr	r2, [r7, #4]
 800c36c:	683b      	ldr	r3, [r7, #0]
 800c36e:	781b      	ldrb	r3, [r3, #0]
 800c370:	009b      	lsls	r3, r3, #2
 800c372:	18d3      	adds	r3, r2, r3
 800c374:	881b      	ldrh	r3, [r3, #0]
 800c376:	b29a      	uxth	r2, r3
 800c378:	200a      	movs	r0, #10
 800c37a:	183b      	adds	r3, r7, r0
 800c37c:	493b      	ldr	r1, [pc, #236]	@ (800c46c <USB_EPStartXfer+0xb28>)
 800c37e:	400a      	ands	r2, r1
 800c380:	801a      	strh	r2, [r3, #0]
 800c382:	183b      	adds	r3, r7, r0
 800c384:	183a      	adds	r2, r7, r0
 800c386:	8812      	ldrh	r2, [r2, #0]
 800c388:	2110      	movs	r1, #16
 800c38a:	404a      	eors	r2, r1
 800c38c:	801a      	strh	r2, [r3, #0]
 800c38e:	183b      	adds	r3, r7, r0
 800c390:	183a      	adds	r2, r7, r0
 800c392:	8812      	ldrh	r2, [r2, #0]
 800c394:	2120      	movs	r1, #32
 800c396:	404a      	eors	r2, r1
 800c398:	801a      	strh	r2, [r3, #0]
 800c39a:	687a      	ldr	r2, [r7, #4]
 800c39c:	683b      	ldr	r3, [r7, #0]
 800c39e:	781b      	ldrb	r3, [r3, #0]
 800c3a0:	009b      	lsls	r3, r3, #2
 800c3a2:	18d3      	adds	r3, r2, r3
 800c3a4:	183a      	adds	r2, r7, r0
 800c3a6:	8812      	ldrh	r2, [r2, #0]
 800c3a8:	4931      	ldr	r1, [pc, #196]	@ (800c470 <USB_EPStartXfer+0xb2c>)
 800c3aa:	430a      	orrs	r2, r1
 800c3ac:	b292      	uxth	r2, r2
 800c3ae:	801a      	strh	r2, [r3, #0]
 800c3b0:	f000 fbe9 	bl	800cb86 <USB_EPStartXfer+0x1242>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800c3b4:	683b      	ldr	r3, [r7, #0]
 800c3b6:	7b1b      	ldrb	r3, [r3, #12]
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d000      	beq.n	800c3be <USB_EPStartXfer+0xa7a>
 800c3bc:	e0a8      	b.n	800c510 <USB_EPStartXfer+0xbcc>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800c3be:	683b      	ldr	r3, [r7, #0]
 800c3c0:	699a      	ldr	r2, [r3, #24]
 800c3c2:	683b      	ldr	r3, [r7, #0]
 800c3c4:	691b      	ldr	r3, [r3, #16]
 800c3c6:	429a      	cmp	r2, r3
 800c3c8:	d90d      	bls.n	800c3e6 <USB_EPStartXfer+0xaa2>
      {
        len = ep->maxpacket;
 800c3ca:	683b      	ldr	r3, [r7, #0]
 800c3cc:	691b      	ldr	r3, [r3, #16]
 800c3ce:	1d7a      	adds	r2, r7, #5
 800c3d0:	32ff      	adds	r2, #255	@ 0xff
 800c3d2:	6013      	str	r3, [r2, #0]
        ep->xfer_len -= len;
 800c3d4:	683b      	ldr	r3, [r7, #0]
 800c3d6:	699a      	ldr	r2, [r3, #24]
 800c3d8:	1d7b      	adds	r3, r7, #5
 800c3da:	33ff      	adds	r3, #255	@ 0xff
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	1ad2      	subs	r2, r2, r3
 800c3e0:	683b      	ldr	r3, [r7, #0]
 800c3e2:	619a      	str	r2, [r3, #24]
 800c3e4:	e007      	b.n	800c3f6 <USB_EPStartXfer+0xab2>
      }
      else
      {
        len = ep->xfer_len;
 800c3e6:	683b      	ldr	r3, [r7, #0]
 800c3e8:	699b      	ldr	r3, [r3, #24]
 800c3ea:	1d7a      	adds	r2, r7, #5
 800c3ec:	32ff      	adds	r2, #255	@ 0xff
 800c3ee:	6013      	str	r3, [r2, #0]
        ep->xfer_len = 0U;
 800c3f0:	683b      	ldr	r3, [r7, #0]
 800c3f2:	2200      	movs	r2, #0
 800c3f4:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	2190      	movs	r1, #144	@ 0x90
 800c3fa:	187a      	adds	r2, r7, r1
 800c3fc:	6013      	str	r3, [r2, #0]
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	2250      	movs	r2, #80	@ 0x50
 800c402:	5a9b      	ldrh	r3, [r3, r2]
 800c404:	b29b      	uxth	r3, r3
 800c406:	001a      	movs	r2, r3
 800c408:	187b      	adds	r3, r7, r1
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	189b      	adds	r3, r3, r2
 800c40e:	187a      	adds	r2, r7, r1
 800c410:	6013      	str	r3, [r2, #0]
 800c412:	683b      	ldr	r3, [r7, #0]
 800c414:	781b      	ldrb	r3, [r3, #0]
 800c416:	00da      	lsls	r2, r3, #3
 800c418:	187b      	adds	r3, r7, r1
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	18d3      	adds	r3, r2, r3
 800c41e:	4a10      	ldr	r2, [pc, #64]	@ (800c460 <USB_EPStartXfer+0xb1c>)
 800c420:	4694      	mov	ip, r2
 800c422:	4463      	add	r3, ip
 800c424:	218c      	movs	r1, #140	@ 0x8c
 800c426:	187a      	adds	r2, r7, r1
 800c428:	6013      	str	r3, [r2, #0]
 800c42a:	187b      	adds	r3, r7, r1
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	881b      	ldrh	r3, [r3, #0]
 800c430:	b29b      	uxth	r3, r3
 800c432:	059b      	lsls	r3, r3, #22
 800c434:	0d9b      	lsrs	r3, r3, #22
 800c436:	b29a      	uxth	r2, r3
 800c438:	187b      	adds	r3, r7, r1
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	801a      	strh	r2, [r3, #0]
 800c43e:	1d7b      	adds	r3, r7, #5
 800c440:	33ff      	adds	r3, #255	@ 0xff
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	2b00      	cmp	r3, #0
 800c446:	d115      	bne.n	800c474 <USB_EPStartXfer+0xb30>
 800c448:	187b      	adds	r3, r7, r1
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	881b      	ldrh	r3, [r3, #0]
 800c44e:	b29b      	uxth	r3, r3
 800c450:	4a04      	ldr	r2, [pc, #16]	@ (800c464 <USB_EPStartXfer+0xb20>)
 800c452:	4313      	orrs	r3, r2
 800c454:	b29a      	uxth	r2, r3
 800c456:	187b      	adds	r3, r7, r1
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	801a      	strh	r2, [r3, #0]
 800c45c:	e36e      	b.n	800cb3c <USB_EPStartXfer+0x11f8>
 800c45e:	46c0      	nop			@ (mov r8, r8)
 800c460:	00000406 	.word	0x00000406
 800c464:	ffff8000 	.word	0xffff8000
 800c468:	00000402 	.word	0x00000402
 800c46c:	ffff8fbf 	.word	0xffff8fbf
 800c470:	ffff8080 	.word	0xffff8080
 800c474:	1d7b      	adds	r3, r7, #5
 800c476:	33ff      	adds	r3, #255	@ 0xff
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	2b3e      	cmp	r3, #62	@ 0x3e
 800c47c:	d822      	bhi.n	800c4c4 <USB_EPStartXfer+0xb80>
 800c47e:	1d7b      	adds	r3, r7, #5
 800c480:	33ff      	adds	r3, #255	@ 0xff
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	085b      	lsrs	r3, r3, #1
 800c486:	21e8      	movs	r1, #232	@ 0xe8
 800c488:	187a      	adds	r2, r7, r1
 800c48a:	6013      	str	r3, [r2, #0]
 800c48c:	1d7b      	adds	r3, r7, #5
 800c48e:	33ff      	adds	r3, #255	@ 0xff
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	2201      	movs	r2, #1
 800c494:	4013      	ands	r3, r2
 800c496:	d004      	beq.n	800c4a2 <USB_EPStartXfer+0xb5e>
 800c498:	187b      	adds	r3, r7, r1
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	3301      	adds	r3, #1
 800c49e:	187a      	adds	r2, r7, r1
 800c4a0:	6013      	str	r3, [r2, #0]
 800c4a2:	218c      	movs	r1, #140	@ 0x8c
 800c4a4:	187b      	adds	r3, r7, r1
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	881b      	ldrh	r3, [r3, #0]
 800c4aa:	b29a      	uxth	r2, r3
 800c4ac:	23e8      	movs	r3, #232	@ 0xe8
 800c4ae:	18fb      	adds	r3, r7, r3
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	b29b      	uxth	r3, r3
 800c4b4:	029b      	lsls	r3, r3, #10
 800c4b6:	b29b      	uxth	r3, r3
 800c4b8:	4313      	orrs	r3, r2
 800c4ba:	b29a      	uxth	r2, r3
 800c4bc:	187b      	adds	r3, r7, r1
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	801a      	strh	r2, [r3, #0]
 800c4c2:	e33b      	b.n	800cb3c <USB_EPStartXfer+0x11f8>
 800c4c4:	1d7b      	adds	r3, r7, #5
 800c4c6:	33ff      	adds	r3, #255	@ 0xff
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	095b      	lsrs	r3, r3, #5
 800c4cc:	21e8      	movs	r1, #232	@ 0xe8
 800c4ce:	187a      	adds	r2, r7, r1
 800c4d0:	6013      	str	r3, [r2, #0]
 800c4d2:	1d7b      	adds	r3, r7, #5
 800c4d4:	33ff      	adds	r3, #255	@ 0xff
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	221f      	movs	r2, #31
 800c4da:	4013      	ands	r3, r2
 800c4dc:	d104      	bne.n	800c4e8 <USB_EPStartXfer+0xba4>
 800c4de:	187b      	adds	r3, r7, r1
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	3b01      	subs	r3, #1
 800c4e4:	187a      	adds	r2, r7, r1
 800c4e6:	6013      	str	r3, [r2, #0]
 800c4e8:	218c      	movs	r1, #140	@ 0x8c
 800c4ea:	187b      	adds	r3, r7, r1
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	881b      	ldrh	r3, [r3, #0]
 800c4f0:	b29a      	uxth	r2, r3
 800c4f2:	23e8      	movs	r3, #232	@ 0xe8
 800c4f4:	18fb      	adds	r3, r7, r3
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	b29b      	uxth	r3, r3
 800c4fa:	029b      	lsls	r3, r3, #10
 800c4fc:	b29b      	uxth	r3, r3
 800c4fe:	4313      	orrs	r3, r2
 800c500:	b29b      	uxth	r3, r3
 800c502:	4ad7      	ldr	r2, [pc, #860]	@ (800c860 <USB_EPStartXfer+0xf1c>)
 800c504:	4313      	orrs	r3, r2
 800c506:	b29a      	uxth	r2, r3
 800c508:	187b      	adds	r3, r7, r1
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	801a      	strh	r2, [r3, #0]
 800c50e:	e315      	b.n	800cb3c <USB_EPStartXfer+0x11f8>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800c510:	683b      	ldr	r3, [r7, #0]
 800c512:	78db      	ldrb	r3, [r3, #3]
 800c514:	2b02      	cmp	r3, #2
 800c516:	d000      	beq.n	800c51a <USB_EPStartXfer+0xbd6>
 800c518:	e189      	b.n	800c82e <USB_EPStartXfer+0xeea>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800c51a:	683b      	ldr	r3, [r7, #0]
 800c51c:	785b      	ldrb	r3, [r3, #1]
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d000      	beq.n	800c524 <USB_EPStartXfer+0xbe0>
 800c522:	e07b      	b.n	800c61c <USB_EPStartXfer+0xcd8>
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	21ac      	movs	r1, #172	@ 0xac
 800c528:	187a      	adds	r2, r7, r1
 800c52a:	6013      	str	r3, [r2, #0]
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	2250      	movs	r2, #80	@ 0x50
 800c530:	5a9b      	ldrh	r3, [r3, r2]
 800c532:	b29b      	uxth	r3, r3
 800c534:	001a      	movs	r2, r3
 800c536:	187b      	adds	r3, r7, r1
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	189b      	adds	r3, r3, r2
 800c53c:	187a      	adds	r2, r7, r1
 800c53e:	6013      	str	r3, [r2, #0]
 800c540:	683b      	ldr	r3, [r7, #0]
 800c542:	781b      	ldrb	r3, [r3, #0]
 800c544:	00da      	lsls	r2, r3, #3
 800c546:	187b      	adds	r3, r7, r1
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	18d3      	adds	r3, r2, r3
 800c54c:	4ac5      	ldr	r2, [pc, #788]	@ (800c864 <USB_EPStartXfer+0xf20>)
 800c54e:	4694      	mov	ip, r2
 800c550:	4463      	add	r3, ip
 800c552:	21a8      	movs	r1, #168	@ 0xa8
 800c554:	187a      	adds	r2, r7, r1
 800c556:	6013      	str	r3, [r2, #0]
 800c558:	187b      	adds	r3, r7, r1
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	881b      	ldrh	r3, [r3, #0]
 800c55e:	b29b      	uxth	r3, r3
 800c560:	059b      	lsls	r3, r3, #22
 800c562:	0d9b      	lsrs	r3, r3, #22
 800c564:	b29a      	uxth	r2, r3
 800c566:	187b      	adds	r3, r7, r1
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	801a      	strh	r2, [r3, #0]
 800c56c:	683b      	ldr	r3, [r7, #0]
 800c56e:	691b      	ldr	r3, [r3, #16]
 800c570:	2b00      	cmp	r3, #0
 800c572:	d10a      	bne.n	800c58a <USB_EPStartXfer+0xc46>
 800c574:	187b      	adds	r3, r7, r1
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	881b      	ldrh	r3, [r3, #0]
 800c57a:	b29b      	uxth	r3, r3
 800c57c:	4ab8      	ldr	r2, [pc, #736]	@ (800c860 <USB_EPStartXfer+0xf1c>)
 800c57e:	4313      	orrs	r3, r2
 800c580:	b29a      	uxth	r2, r3
 800c582:	187b      	adds	r3, r7, r1
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	801a      	strh	r2, [r3, #0]
 800c588:	e06c      	b.n	800c664 <USB_EPStartXfer+0xd20>
 800c58a:	683b      	ldr	r3, [r7, #0]
 800c58c:	691b      	ldr	r3, [r3, #16]
 800c58e:	2b3e      	cmp	r3, #62	@ 0x3e
 800c590:	d820      	bhi.n	800c5d4 <USB_EPStartXfer+0xc90>
 800c592:	683b      	ldr	r3, [r7, #0]
 800c594:	691b      	ldr	r3, [r3, #16]
 800c596:	085b      	lsrs	r3, r3, #1
 800c598:	21e4      	movs	r1, #228	@ 0xe4
 800c59a:	187a      	adds	r2, r7, r1
 800c59c:	6013      	str	r3, [r2, #0]
 800c59e:	683b      	ldr	r3, [r7, #0]
 800c5a0:	691b      	ldr	r3, [r3, #16]
 800c5a2:	2201      	movs	r2, #1
 800c5a4:	4013      	ands	r3, r2
 800c5a6:	d004      	beq.n	800c5b2 <USB_EPStartXfer+0xc6e>
 800c5a8:	187b      	adds	r3, r7, r1
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	3301      	adds	r3, #1
 800c5ae:	187a      	adds	r2, r7, r1
 800c5b0:	6013      	str	r3, [r2, #0]
 800c5b2:	21a8      	movs	r1, #168	@ 0xa8
 800c5b4:	187b      	adds	r3, r7, r1
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	881b      	ldrh	r3, [r3, #0]
 800c5ba:	b29a      	uxth	r2, r3
 800c5bc:	23e4      	movs	r3, #228	@ 0xe4
 800c5be:	18fb      	adds	r3, r7, r3
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	b29b      	uxth	r3, r3
 800c5c4:	029b      	lsls	r3, r3, #10
 800c5c6:	b29b      	uxth	r3, r3
 800c5c8:	4313      	orrs	r3, r2
 800c5ca:	b29a      	uxth	r2, r3
 800c5cc:	187b      	adds	r3, r7, r1
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	801a      	strh	r2, [r3, #0]
 800c5d2:	e047      	b.n	800c664 <USB_EPStartXfer+0xd20>
 800c5d4:	683b      	ldr	r3, [r7, #0]
 800c5d6:	691b      	ldr	r3, [r3, #16]
 800c5d8:	095b      	lsrs	r3, r3, #5
 800c5da:	21e4      	movs	r1, #228	@ 0xe4
 800c5dc:	187a      	adds	r2, r7, r1
 800c5de:	6013      	str	r3, [r2, #0]
 800c5e0:	683b      	ldr	r3, [r7, #0]
 800c5e2:	691b      	ldr	r3, [r3, #16]
 800c5e4:	221f      	movs	r2, #31
 800c5e6:	4013      	ands	r3, r2
 800c5e8:	d104      	bne.n	800c5f4 <USB_EPStartXfer+0xcb0>
 800c5ea:	187b      	adds	r3, r7, r1
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	3b01      	subs	r3, #1
 800c5f0:	187a      	adds	r2, r7, r1
 800c5f2:	6013      	str	r3, [r2, #0]
 800c5f4:	21a8      	movs	r1, #168	@ 0xa8
 800c5f6:	187b      	adds	r3, r7, r1
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	881b      	ldrh	r3, [r3, #0]
 800c5fc:	b29a      	uxth	r2, r3
 800c5fe:	23e4      	movs	r3, #228	@ 0xe4
 800c600:	18fb      	adds	r3, r7, r3
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	b29b      	uxth	r3, r3
 800c606:	029b      	lsls	r3, r3, #10
 800c608:	b29b      	uxth	r3, r3
 800c60a:	4313      	orrs	r3, r2
 800c60c:	b29b      	uxth	r3, r3
 800c60e:	4a94      	ldr	r2, [pc, #592]	@ (800c860 <USB_EPStartXfer+0xf1c>)
 800c610:	4313      	orrs	r3, r2
 800c612:	b29a      	uxth	r2, r3
 800c614:	187b      	adds	r3, r7, r1
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	801a      	strh	r2, [r3, #0]
 800c61a:	e023      	b.n	800c664 <USB_EPStartXfer+0xd20>
 800c61c:	683b      	ldr	r3, [r7, #0]
 800c61e:	785b      	ldrb	r3, [r3, #1]
 800c620:	2b01      	cmp	r3, #1
 800c622:	d11f      	bne.n	800c664 <USB_EPStartXfer+0xd20>
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	21b4      	movs	r1, #180	@ 0xb4
 800c628:	187a      	adds	r2, r7, r1
 800c62a:	6013      	str	r3, [r2, #0]
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	2250      	movs	r2, #80	@ 0x50
 800c630:	5a9b      	ldrh	r3, [r3, r2]
 800c632:	b29b      	uxth	r3, r3
 800c634:	001a      	movs	r2, r3
 800c636:	187b      	adds	r3, r7, r1
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	189b      	adds	r3, r3, r2
 800c63c:	187a      	adds	r2, r7, r1
 800c63e:	6013      	str	r3, [r2, #0]
 800c640:	683b      	ldr	r3, [r7, #0]
 800c642:	781b      	ldrb	r3, [r3, #0]
 800c644:	00da      	lsls	r2, r3, #3
 800c646:	187b      	adds	r3, r7, r1
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	18d3      	adds	r3, r2, r3
 800c64c:	4a85      	ldr	r2, [pc, #532]	@ (800c864 <USB_EPStartXfer+0xf20>)
 800c64e:	4694      	mov	ip, r2
 800c650:	4463      	add	r3, ip
 800c652:	21b0      	movs	r1, #176	@ 0xb0
 800c654:	187a      	adds	r2, r7, r1
 800c656:	6013      	str	r3, [r2, #0]
 800c658:	683b      	ldr	r3, [r7, #0]
 800c65a:	691b      	ldr	r3, [r3, #16]
 800c65c:	b29a      	uxth	r2, r3
 800c65e:	187b      	adds	r3, r7, r1
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	801a      	strh	r2, [r3, #0]
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	22a4      	movs	r2, #164	@ 0xa4
 800c668:	18ba      	adds	r2, r7, r2
 800c66a:	6013      	str	r3, [r2, #0]
 800c66c:	683b      	ldr	r3, [r7, #0]
 800c66e:	785b      	ldrb	r3, [r3, #1]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d000      	beq.n	800c676 <USB_EPStartXfer+0xd32>
 800c674:	e07b      	b.n	800c76e <USB_EPStartXfer+0xe2a>
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	219c      	movs	r1, #156	@ 0x9c
 800c67a:	187a      	adds	r2, r7, r1
 800c67c:	6013      	str	r3, [r2, #0]
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	2250      	movs	r2, #80	@ 0x50
 800c682:	5a9b      	ldrh	r3, [r3, r2]
 800c684:	b29b      	uxth	r3, r3
 800c686:	001a      	movs	r2, r3
 800c688:	187b      	adds	r3, r7, r1
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	189b      	adds	r3, r3, r2
 800c68e:	187a      	adds	r2, r7, r1
 800c690:	6013      	str	r3, [r2, #0]
 800c692:	683b      	ldr	r3, [r7, #0]
 800c694:	781b      	ldrb	r3, [r3, #0]
 800c696:	00da      	lsls	r2, r3, #3
 800c698:	187b      	adds	r3, r7, r1
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	18d3      	adds	r3, r2, r3
 800c69e:	4a72      	ldr	r2, [pc, #456]	@ (800c868 <USB_EPStartXfer+0xf24>)
 800c6a0:	4694      	mov	ip, r2
 800c6a2:	4463      	add	r3, ip
 800c6a4:	2198      	movs	r1, #152	@ 0x98
 800c6a6:	187a      	adds	r2, r7, r1
 800c6a8:	6013      	str	r3, [r2, #0]
 800c6aa:	187b      	adds	r3, r7, r1
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	881b      	ldrh	r3, [r3, #0]
 800c6b0:	b29b      	uxth	r3, r3
 800c6b2:	059b      	lsls	r3, r3, #22
 800c6b4:	0d9b      	lsrs	r3, r3, #22
 800c6b6:	b29a      	uxth	r2, r3
 800c6b8:	187b      	adds	r3, r7, r1
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	801a      	strh	r2, [r3, #0]
 800c6be:	683b      	ldr	r3, [r7, #0]
 800c6c0:	691b      	ldr	r3, [r3, #16]
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d10a      	bne.n	800c6dc <USB_EPStartXfer+0xd98>
 800c6c6:	187b      	adds	r3, r7, r1
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	881b      	ldrh	r3, [r3, #0]
 800c6cc:	b29b      	uxth	r3, r3
 800c6ce:	4a64      	ldr	r2, [pc, #400]	@ (800c860 <USB_EPStartXfer+0xf1c>)
 800c6d0:	4313      	orrs	r3, r2
 800c6d2:	b29a      	uxth	r2, r3
 800c6d4:	187b      	adds	r3, r7, r1
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	801a      	strh	r2, [r3, #0]
 800c6da:	e069      	b.n	800c7b0 <USB_EPStartXfer+0xe6c>
 800c6dc:	683b      	ldr	r3, [r7, #0]
 800c6de:	691b      	ldr	r3, [r3, #16]
 800c6e0:	2b3e      	cmp	r3, #62	@ 0x3e
 800c6e2:	d820      	bhi.n	800c726 <USB_EPStartXfer+0xde2>
 800c6e4:	683b      	ldr	r3, [r7, #0]
 800c6e6:	691b      	ldr	r3, [r3, #16]
 800c6e8:	085b      	lsrs	r3, r3, #1
 800c6ea:	21e0      	movs	r1, #224	@ 0xe0
 800c6ec:	187a      	adds	r2, r7, r1
 800c6ee:	6013      	str	r3, [r2, #0]
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	691b      	ldr	r3, [r3, #16]
 800c6f4:	2201      	movs	r2, #1
 800c6f6:	4013      	ands	r3, r2
 800c6f8:	d004      	beq.n	800c704 <USB_EPStartXfer+0xdc0>
 800c6fa:	187b      	adds	r3, r7, r1
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	3301      	adds	r3, #1
 800c700:	187a      	adds	r2, r7, r1
 800c702:	6013      	str	r3, [r2, #0]
 800c704:	2198      	movs	r1, #152	@ 0x98
 800c706:	187b      	adds	r3, r7, r1
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	881b      	ldrh	r3, [r3, #0]
 800c70c:	b29a      	uxth	r2, r3
 800c70e:	23e0      	movs	r3, #224	@ 0xe0
 800c710:	18fb      	adds	r3, r7, r3
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	b29b      	uxth	r3, r3
 800c716:	029b      	lsls	r3, r3, #10
 800c718:	b29b      	uxth	r3, r3
 800c71a:	4313      	orrs	r3, r2
 800c71c:	b29a      	uxth	r2, r3
 800c71e:	187b      	adds	r3, r7, r1
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	801a      	strh	r2, [r3, #0]
 800c724:	e044      	b.n	800c7b0 <USB_EPStartXfer+0xe6c>
 800c726:	683b      	ldr	r3, [r7, #0]
 800c728:	691b      	ldr	r3, [r3, #16]
 800c72a:	095b      	lsrs	r3, r3, #5
 800c72c:	21e0      	movs	r1, #224	@ 0xe0
 800c72e:	187a      	adds	r2, r7, r1
 800c730:	6013      	str	r3, [r2, #0]
 800c732:	683b      	ldr	r3, [r7, #0]
 800c734:	691b      	ldr	r3, [r3, #16]
 800c736:	221f      	movs	r2, #31
 800c738:	4013      	ands	r3, r2
 800c73a:	d104      	bne.n	800c746 <USB_EPStartXfer+0xe02>
 800c73c:	187b      	adds	r3, r7, r1
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	3b01      	subs	r3, #1
 800c742:	187a      	adds	r2, r7, r1
 800c744:	6013      	str	r3, [r2, #0]
 800c746:	2198      	movs	r1, #152	@ 0x98
 800c748:	187b      	adds	r3, r7, r1
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	881b      	ldrh	r3, [r3, #0]
 800c74e:	b29a      	uxth	r2, r3
 800c750:	23e0      	movs	r3, #224	@ 0xe0
 800c752:	18fb      	adds	r3, r7, r3
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	b29b      	uxth	r3, r3
 800c758:	029b      	lsls	r3, r3, #10
 800c75a:	b29b      	uxth	r3, r3
 800c75c:	4313      	orrs	r3, r2
 800c75e:	b29b      	uxth	r3, r3
 800c760:	4a3f      	ldr	r2, [pc, #252]	@ (800c860 <USB_EPStartXfer+0xf1c>)
 800c762:	4313      	orrs	r3, r2
 800c764:	b29a      	uxth	r2, r3
 800c766:	187b      	adds	r3, r7, r1
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	801a      	strh	r2, [r3, #0]
 800c76c:	e020      	b.n	800c7b0 <USB_EPStartXfer+0xe6c>
 800c76e:	683b      	ldr	r3, [r7, #0]
 800c770:	785b      	ldrb	r3, [r3, #1]
 800c772:	2b01      	cmp	r3, #1
 800c774:	d11c      	bne.n	800c7b0 <USB_EPStartXfer+0xe6c>
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	2250      	movs	r2, #80	@ 0x50
 800c77a:	5a9b      	ldrh	r3, [r3, r2]
 800c77c:	b29b      	uxth	r3, r3
 800c77e:	001a      	movs	r2, r3
 800c780:	21a4      	movs	r1, #164	@ 0xa4
 800c782:	187b      	adds	r3, r7, r1
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	189b      	adds	r3, r3, r2
 800c788:	187a      	adds	r2, r7, r1
 800c78a:	6013      	str	r3, [r2, #0]
 800c78c:	683b      	ldr	r3, [r7, #0]
 800c78e:	781b      	ldrb	r3, [r3, #0]
 800c790:	00da      	lsls	r2, r3, #3
 800c792:	187b      	adds	r3, r7, r1
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	18d3      	adds	r3, r2, r3
 800c798:	4a33      	ldr	r2, [pc, #204]	@ (800c868 <USB_EPStartXfer+0xf24>)
 800c79a:	4694      	mov	ip, r2
 800c79c:	4463      	add	r3, ip
 800c79e:	21a0      	movs	r1, #160	@ 0xa0
 800c7a0:	187a      	adds	r2, r7, r1
 800c7a2:	6013      	str	r3, [r2, #0]
 800c7a4:	683b      	ldr	r3, [r7, #0]
 800c7a6:	691b      	ldr	r3, [r3, #16]
 800c7a8:	b29a      	uxth	r2, r3
 800c7aa:	187b      	adds	r3, r7, r1
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800c7b0:	683b      	ldr	r3, [r7, #0]
 800c7b2:	69db      	ldr	r3, [r3, #28]
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d100      	bne.n	800c7ba <USB_EPStartXfer+0xe76>
 800c7b8:	e1c0      	b.n	800cb3c <USB_EPStartXfer+0x11f8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800c7ba:	687a      	ldr	r2, [r7, #4]
 800c7bc:	683b      	ldr	r3, [r7, #0]
 800c7be:	781b      	ldrb	r3, [r3, #0]
 800c7c0:	009b      	lsls	r3, r3, #2
 800c7c2:	18d2      	adds	r2, r2, r3
 800c7c4:	2196      	movs	r1, #150	@ 0x96
 800c7c6:	187b      	adds	r3, r7, r1
 800c7c8:	8812      	ldrh	r2, [r2, #0]
 800c7ca:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c7cc:	187b      	adds	r3, r7, r1
 800c7ce:	881a      	ldrh	r2, [r3, #0]
 800c7d0:	2380      	movs	r3, #128	@ 0x80
 800c7d2:	01db      	lsls	r3, r3, #7
 800c7d4:	4013      	ands	r3, r2
 800c7d6:	d004      	beq.n	800c7e2 <USB_EPStartXfer+0xe9e>
 800c7d8:	187b      	adds	r3, r7, r1
 800c7da:	881b      	ldrh	r3, [r3, #0]
 800c7dc:	2240      	movs	r2, #64	@ 0x40
 800c7de:	4013      	ands	r3, r2
 800c7e0:	d10d      	bne.n	800c7fe <USB_EPStartXfer+0xeba>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c7e2:	2196      	movs	r1, #150	@ 0x96
 800c7e4:	187b      	adds	r3, r7, r1
 800c7e6:	881a      	ldrh	r2, [r3, #0]
 800c7e8:	2380      	movs	r3, #128	@ 0x80
 800c7ea:	01db      	lsls	r3, r3, #7
 800c7ec:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c7ee:	d000      	beq.n	800c7f2 <USB_EPStartXfer+0xeae>
 800c7f0:	e1a4      	b.n	800cb3c <USB_EPStartXfer+0x11f8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c7f2:	187b      	adds	r3, r7, r1
 800c7f4:	881b      	ldrh	r3, [r3, #0]
 800c7f6:	2240      	movs	r2, #64	@ 0x40
 800c7f8:	4013      	ands	r3, r2
 800c7fa:	d000      	beq.n	800c7fe <USB_EPStartXfer+0xeba>
 800c7fc:	e19e      	b.n	800cb3c <USB_EPStartXfer+0x11f8>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800c7fe:	687a      	ldr	r2, [r7, #4]
 800c800:	683b      	ldr	r3, [r7, #0]
 800c802:	781b      	ldrb	r3, [r3, #0]
 800c804:	009b      	lsls	r3, r3, #2
 800c806:	18d3      	adds	r3, r2, r3
 800c808:	881b      	ldrh	r3, [r3, #0]
 800c80a:	b29a      	uxth	r2, r3
 800c80c:	2094      	movs	r0, #148	@ 0x94
 800c80e:	183b      	adds	r3, r7, r0
 800c810:	4916      	ldr	r1, [pc, #88]	@ (800c86c <USB_EPStartXfer+0xf28>)
 800c812:	400a      	ands	r2, r1
 800c814:	801a      	strh	r2, [r3, #0]
 800c816:	687a      	ldr	r2, [r7, #4]
 800c818:	683b      	ldr	r3, [r7, #0]
 800c81a:	781b      	ldrb	r3, [r3, #0]
 800c81c:	009b      	lsls	r3, r3, #2
 800c81e:	18d3      	adds	r3, r2, r3
 800c820:	183a      	adds	r2, r7, r0
 800c822:	8812      	ldrh	r2, [r2, #0]
 800c824:	4912      	ldr	r1, [pc, #72]	@ (800c870 <USB_EPStartXfer+0xf2c>)
 800c826:	430a      	orrs	r2, r1
 800c828:	b292      	uxth	r2, r2
 800c82a:	801a      	strh	r2, [r3, #0]
 800c82c:	e186      	b.n	800cb3c <USB_EPStartXfer+0x11f8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800c82e:	683b      	ldr	r3, [r7, #0]
 800c830:	78db      	ldrb	r3, [r3, #3]
 800c832:	2b01      	cmp	r3, #1
 800c834:	d000      	beq.n	800c838 <USB_EPStartXfer+0xef4>
 800c836:	e17f      	b.n	800cb38 <USB_EPStartXfer+0x11f4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800c838:	683b      	ldr	r3, [r7, #0]
 800c83a:	699a      	ldr	r2, [r3, #24]
 800c83c:	683b      	ldr	r3, [r7, #0]
 800c83e:	691b      	ldr	r3, [r3, #16]
 800c840:	429a      	cmp	r2, r3
 800c842:	d917      	bls.n	800c874 <USB_EPStartXfer+0xf30>
        {
          len = ep->maxpacket;
 800c844:	683b      	ldr	r3, [r7, #0]
 800c846:	691b      	ldr	r3, [r3, #16]
 800c848:	1d7a      	adds	r2, r7, #5
 800c84a:	32ff      	adds	r2, #255	@ 0xff
 800c84c:	6013      	str	r3, [r2, #0]
          ep->xfer_len -= len;
 800c84e:	683b      	ldr	r3, [r7, #0]
 800c850:	699a      	ldr	r2, [r3, #24]
 800c852:	1d7b      	adds	r3, r7, #5
 800c854:	33ff      	adds	r3, #255	@ 0xff
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	1ad2      	subs	r2, r2, r3
 800c85a:	683b      	ldr	r3, [r7, #0]
 800c85c:	619a      	str	r2, [r3, #24]
 800c85e:	e011      	b.n	800c884 <USB_EPStartXfer+0xf40>
 800c860:	ffff8000 	.word	0xffff8000
 800c864:	00000402 	.word	0x00000402
 800c868:	00000406 	.word	0x00000406
 800c86c:	ffff8f8f 	.word	0xffff8f8f
 800c870:	ffff80c0 	.word	0xffff80c0
        }
        else
        {
          len = ep->xfer_len;
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	699b      	ldr	r3, [r3, #24]
 800c878:	1d7a      	adds	r2, r7, #5
 800c87a:	32ff      	adds	r2, #255	@ 0xff
 800c87c:	6013      	str	r3, [r2, #0]
          ep->xfer_len = 0U;
 800c87e:	683b      	ldr	r3, [r7, #0]
 800c880:	2200      	movs	r2, #0
 800c882:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800c884:	683b      	ldr	r3, [r7, #0]
 800c886:	785b      	ldrb	r3, [r3, #1]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d000      	beq.n	800c88e <USB_EPStartXfer+0xf4a>
 800c88c:	e081      	b.n	800c992 <USB_EPStartXfer+0x104e>
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	21cc      	movs	r1, #204	@ 0xcc
 800c892:	187a      	adds	r2, r7, r1
 800c894:	6013      	str	r3, [r2, #0]
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	2250      	movs	r2, #80	@ 0x50
 800c89a:	5a9b      	ldrh	r3, [r3, r2]
 800c89c:	b29b      	uxth	r3, r3
 800c89e:	001a      	movs	r2, r3
 800c8a0:	187b      	adds	r3, r7, r1
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	189b      	adds	r3, r3, r2
 800c8a6:	187a      	adds	r2, r7, r1
 800c8a8:	6013      	str	r3, [r2, #0]
 800c8aa:	683b      	ldr	r3, [r7, #0]
 800c8ac:	781b      	ldrb	r3, [r3, #0]
 800c8ae:	00da      	lsls	r2, r3, #3
 800c8b0:	187b      	adds	r3, r7, r1
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	18d3      	adds	r3, r2, r3
 800c8b6:	4ab6      	ldr	r2, [pc, #728]	@ (800cb90 <USB_EPStartXfer+0x124c>)
 800c8b8:	4694      	mov	ip, r2
 800c8ba:	4463      	add	r3, ip
 800c8bc:	21c8      	movs	r1, #200	@ 0xc8
 800c8be:	187a      	adds	r2, r7, r1
 800c8c0:	6013      	str	r3, [r2, #0]
 800c8c2:	187b      	adds	r3, r7, r1
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	881b      	ldrh	r3, [r3, #0]
 800c8c8:	b29b      	uxth	r3, r3
 800c8ca:	059b      	lsls	r3, r3, #22
 800c8cc:	0d9b      	lsrs	r3, r3, #22
 800c8ce:	b29a      	uxth	r2, r3
 800c8d0:	187b      	adds	r3, r7, r1
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	801a      	strh	r2, [r3, #0]
 800c8d6:	1d7b      	adds	r3, r7, #5
 800c8d8:	33ff      	adds	r3, #255	@ 0xff
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d10a      	bne.n	800c8f6 <USB_EPStartXfer+0xfb2>
 800c8e0:	187b      	adds	r3, r7, r1
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	881b      	ldrh	r3, [r3, #0]
 800c8e6:	b29b      	uxth	r3, r3
 800c8e8:	4aaa      	ldr	r2, [pc, #680]	@ (800cb94 <USB_EPStartXfer+0x1250>)
 800c8ea:	4313      	orrs	r3, r2
 800c8ec:	b29a      	uxth	r2, r3
 800c8ee:	187b      	adds	r3, r7, r1
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	801a      	strh	r2, [r3, #0]
 800c8f4:	e072      	b.n	800c9dc <USB_EPStartXfer+0x1098>
 800c8f6:	1d7b      	adds	r3, r7, #5
 800c8f8:	33ff      	adds	r3, #255	@ 0xff
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	2b3e      	cmp	r3, #62	@ 0x3e
 800c8fe:	d822      	bhi.n	800c946 <USB_EPStartXfer+0x1002>
 800c900:	1d7b      	adds	r3, r7, #5
 800c902:	33ff      	adds	r3, #255	@ 0xff
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	085b      	lsrs	r3, r3, #1
 800c908:	21dc      	movs	r1, #220	@ 0xdc
 800c90a:	187a      	adds	r2, r7, r1
 800c90c:	6013      	str	r3, [r2, #0]
 800c90e:	1d7b      	adds	r3, r7, #5
 800c910:	33ff      	adds	r3, #255	@ 0xff
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	2201      	movs	r2, #1
 800c916:	4013      	ands	r3, r2
 800c918:	d004      	beq.n	800c924 <USB_EPStartXfer+0xfe0>
 800c91a:	187b      	adds	r3, r7, r1
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	3301      	adds	r3, #1
 800c920:	187a      	adds	r2, r7, r1
 800c922:	6013      	str	r3, [r2, #0]
 800c924:	21c8      	movs	r1, #200	@ 0xc8
 800c926:	187b      	adds	r3, r7, r1
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	881b      	ldrh	r3, [r3, #0]
 800c92c:	b29a      	uxth	r2, r3
 800c92e:	23dc      	movs	r3, #220	@ 0xdc
 800c930:	18fb      	adds	r3, r7, r3
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	b29b      	uxth	r3, r3
 800c936:	029b      	lsls	r3, r3, #10
 800c938:	b29b      	uxth	r3, r3
 800c93a:	4313      	orrs	r3, r2
 800c93c:	b29a      	uxth	r2, r3
 800c93e:	187b      	adds	r3, r7, r1
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	801a      	strh	r2, [r3, #0]
 800c944:	e04a      	b.n	800c9dc <USB_EPStartXfer+0x1098>
 800c946:	1d7b      	adds	r3, r7, #5
 800c948:	33ff      	adds	r3, #255	@ 0xff
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	095b      	lsrs	r3, r3, #5
 800c94e:	21dc      	movs	r1, #220	@ 0xdc
 800c950:	187a      	adds	r2, r7, r1
 800c952:	6013      	str	r3, [r2, #0]
 800c954:	1d7b      	adds	r3, r7, #5
 800c956:	33ff      	adds	r3, #255	@ 0xff
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	221f      	movs	r2, #31
 800c95c:	4013      	ands	r3, r2
 800c95e:	d104      	bne.n	800c96a <USB_EPStartXfer+0x1026>
 800c960:	187b      	adds	r3, r7, r1
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	3b01      	subs	r3, #1
 800c966:	187a      	adds	r2, r7, r1
 800c968:	6013      	str	r3, [r2, #0]
 800c96a:	21c8      	movs	r1, #200	@ 0xc8
 800c96c:	187b      	adds	r3, r7, r1
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	881b      	ldrh	r3, [r3, #0]
 800c972:	b29a      	uxth	r2, r3
 800c974:	23dc      	movs	r3, #220	@ 0xdc
 800c976:	18fb      	adds	r3, r7, r3
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	b29b      	uxth	r3, r3
 800c97c:	029b      	lsls	r3, r3, #10
 800c97e:	b29b      	uxth	r3, r3
 800c980:	4313      	orrs	r3, r2
 800c982:	b29b      	uxth	r3, r3
 800c984:	4a83      	ldr	r2, [pc, #524]	@ (800cb94 <USB_EPStartXfer+0x1250>)
 800c986:	4313      	orrs	r3, r2
 800c988:	b29a      	uxth	r2, r3
 800c98a:	187b      	adds	r3, r7, r1
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	801a      	strh	r2, [r3, #0]
 800c990:	e024      	b.n	800c9dc <USB_EPStartXfer+0x1098>
 800c992:	683b      	ldr	r3, [r7, #0]
 800c994:	785b      	ldrb	r3, [r3, #1]
 800c996:	2b01      	cmp	r3, #1
 800c998:	d120      	bne.n	800c9dc <USB_EPStartXfer+0x1098>
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	21d4      	movs	r1, #212	@ 0xd4
 800c99e:	187a      	adds	r2, r7, r1
 800c9a0:	6013      	str	r3, [r2, #0]
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	2250      	movs	r2, #80	@ 0x50
 800c9a6:	5a9b      	ldrh	r3, [r3, r2]
 800c9a8:	b29b      	uxth	r3, r3
 800c9aa:	001a      	movs	r2, r3
 800c9ac:	187b      	adds	r3, r7, r1
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	189b      	adds	r3, r3, r2
 800c9b2:	187a      	adds	r2, r7, r1
 800c9b4:	6013      	str	r3, [r2, #0]
 800c9b6:	683b      	ldr	r3, [r7, #0]
 800c9b8:	781b      	ldrb	r3, [r3, #0]
 800c9ba:	00da      	lsls	r2, r3, #3
 800c9bc:	187b      	adds	r3, r7, r1
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	18d3      	adds	r3, r2, r3
 800c9c2:	4a73      	ldr	r2, [pc, #460]	@ (800cb90 <USB_EPStartXfer+0x124c>)
 800c9c4:	4694      	mov	ip, r2
 800c9c6:	4463      	add	r3, ip
 800c9c8:	21d0      	movs	r1, #208	@ 0xd0
 800c9ca:	187a      	adds	r2, r7, r1
 800c9cc:	6013      	str	r3, [r2, #0]
 800c9ce:	1d7b      	adds	r3, r7, #5
 800c9d0:	33ff      	adds	r3, #255	@ 0xff
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	b29a      	uxth	r2, r3
 800c9d6:	187b      	adds	r3, r7, r1
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	801a      	strh	r2, [r3, #0]
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	22c4      	movs	r2, #196	@ 0xc4
 800c9e0:	18ba      	adds	r2, r7, r2
 800c9e2:	6013      	str	r3, [r2, #0]
 800c9e4:	683b      	ldr	r3, [r7, #0]
 800c9e6:	785b      	ldrb	r3, [r3, #1]
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d000      	beq.n	800c9ee <USB_EPStartXfer+0x10aa>
 800c9ec:	e081      	b.n	800caf2 <USB_EPStartXfer+0x11ae>
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	21bc      	movs	r1, #188	@ 0xbc
 800c9f2:	187a      	adds	r2, r7, r1
 800c9f4:	6013      	str	r3, [r2, #0]
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	2250      	movs	r2, #80	@ 0x50
 800c9fa:	5a9b      	ldrh	r3, [r3, r2]
 800c9fc:	b29b      	uxth	r3, r3
 800c9fe:	001a      	movs	r2, r3
 800ca00:	187b      	adds	r3, r7, r1
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	189b      	adds	r3, r3, r2
 800ca06:	187a      	adds	r2, r7, r1
 800ca08:	6013      	str	r3, [r2, #0]
 800ca0a:	683b      	ldr	r3, [r7, #0]
 800ca0c:	781b      	ldrb	r3, [r3, #0]
 800ca0e:	00da      	lsls	r2, r3, #3
 800ca10:	187b      	adds	r3, r7, r1
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	18d3      	adds	r3, r2, r3
 800ca16:	4a60      	ldr	r2, [pc, #384]	@ (800cb98 <USB_EPStartXfer+0x1254>)
 800ca18:	4694      	mov	ip, r2
 800ca1a:	4463      	add	r3, ip
 800ca1c:	21b8      	movs	r1, #184	@ 0xb8
 800ca1e:	187a      	adds	r2, r7, r1
 800ca20:	6013      	str	r3, [r2, #0]
 800ca22:	187b      	adds	r3, r7, r1
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	881b      	ldrh	r3, [r3, #0]
 800ca28:	b29b      	uxth	r3, r3
 800ca2a:	059b      	lsls	r3, r3, #22
 800ca2c:	0d9b      	lsrs	r3, r3, #22
 800ca2e:	b29a      	uxth	r2, r3
 800ca30:	187b      	adds	r3, r7, r1
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	801a      	strh	r2, [r3, #0]
 800ca36:	1d7b      	adds	r3, r7, #5
 800ca38:	33ff      	adds	r3, #255	@ 0xff
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d10a      	bne.n	800ca56 <USB_EPStartXfer+0x1112>
 800ca40:	187b      	adds	r3, r7, r1
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	881b      	ldrh	r3, [r3, #0]
 800ca46:	b29b      	uxth	r3, r3
 800ca48:	4a52      	ldr	r2, [pc, #328]	@ (800cb94 <USB_EPStartXfer+0x1250>)
 800ca4a:	4313      	orrs	r3, r2
 800ca4c:	b29a      	uxth	r2, r3
 800ca4e:	187b      	adds	r3, r7, r1
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	801a      	strh	r2, [r3, #0]
 800ca54:	e072      	b.n	800cb3c <USB_EPStartXfer+0x11f8>
 800ca56:	1d7b      	adds	r3, r7, #5
 800ca58:	33ff      	adds	r3, #255	@ 0xff
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	2b3e      	cmp	r3, #62	@ 0x3e
 800ca5e:	d822      	bhi.n	800caa6 <USB_EPStartXfer+0x1162>
 800ca60:	1d7b      	adds	r3, r7, #5
 800ca62:	33ff      	adds	r3, #255	@ 0xff
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	085b      	lsrs	r3, r3, #1
 800ca68:	21d8      	movs	r1, #216	@ 0xd8
 800ca6a:	187a      	adds	r2, r7, r1
 800ca6c:	6013      	str	r3, [r2, #0]
 800ca6e:	1d7b      	adds	r3, r7, #5
 800ca70:	33ff      	adds	r3, #255	@ 0xff
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	2201      	movs	r2, #1
 800ca76:	4013      	ands	r3, r2
 800ca78:	d004      	beq.n	800ca84 <USB_EPStartXfer+0x1140>
 800ca7a:	187b      	adds	r3, r7, r1
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	3301      	adds	r3, #1
 800ca80:	187a      	adds	r2, r7, r1
 800ca82:	6013      	str	r3, [r2, #0]
 800ca84:	21b8      	movs	r1, #184	@ 0xb8
 800ca86:	187b      	adds	r3, r7, r1
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	881b      	ldrh	r3, [r3, #0]
 800ca8c:	b29a      	uxth	r2, r3
 800ca8e:	23d8      	movs	r3, #216	@ 0xd8
 800ca90:	18fb      	adds	r3, r7, r3
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	b29b      	uxth	r3, r3
 800ca96:	029b      	lsls	r3, r3, #10
 800ca98:	b29b      	uxth	r3, r3
 800ca9a:	4313      	orrs	r3, r2
 800ca9c:	b29a      	uxth	r2, r3
 800ca9e:	187b      	adds	r3, r7, r1
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	801a      	strh	r2, [r3, #0]
 800caa4:	e04a      	b.n	800cb3c <USB_EPStartXfer+0x11f8>
 800caa6:	1d7b      	adds	r3, r7, #5
 800caa8:	33ff      	adds	r3, #255	@ 0xff
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	095b      	lsrs	r3, r3, #5
 800caae:	21d8      	movs	r1, #216	@ 0xd8
 800cab0:	187a      	adds	r2, r7, r1
 800cab2:	6013      	str	r3, [r2, #0]
 800cab4:	1d7b      	adds	r3, r7, #5
 800cab6:	33ff      	adds	r3, #255	@ 0xff
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	221f      	movs	r2, #31
 800cabc:	4013      	ands	r3, r2
 800cabe:	d104      	bne.n	800caca <USB_EPStartXfer+0x1186>
 800cac0:	187b      	adds	r3, r7, r1
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	3b01      	subs	r3, #1
 800cac6:	187a      	adds	r2, r7, r1
 800cac8:	6013      	str	r3, [r2, #0]
 800caca:	21b8      	movs	r1, #184	@ 0xb8
 800cacc:	187b      	adds	r3, r7, r1
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	881b      	ldrh	r3, [r3, #0]
 800cad2:	b29a      	uxth	r2, r3
 800cad4:	23d8      	movs	r3, #216	@ 0xd8
 800cad6:	18fb      	adds	r3, r7, r3
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	b29b      	uxth	r3, r3
 800cadc:	029b      	lsls	r3, r3, #10
 800cade:	b29b      	uxth	r3, r3
 800cae0:	4313      	orrs	r3, r2
 800cae2:	b29b      	uxth	r3, r3
 800cae4:	4a2b      	ldr	r2, [pc, #172]	@ (800cb94 <USB_EPStartXfer+0x1250>)
 800cae6:	4313      	orrs	r3, r2
 800cae8:	b29a      	uxth	r2, r3
 800caea:	187b      	adds	r3, r7, r1
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	801a      	strh	r2, [r3, #0]
 800caf0:	e024      	b.n	800cb3c <USB_EPStartXfer+0x11f8>
 800caf2:	683b      	ldr	r3, [r7, #0]
 800caf4:	785b      	ldrb	r3, [r3, #1]
 800caf6:	2b01      	cmp	r3, #1
 800caf8:	d120      	bne.n	800cb3c <USB_EPStartXfer+0x11f8>
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	2250      	movs	r2, #80	@ 0x50
 800cafe:	5a9b      	ldrh	r3, [r3, r2]
 800cb00:	b29b      	uxth	r3, r3
 800cb02:	001a      	movs	r2, r3
 800cb04:	21c4      	movs	r1, #196	@ 0xc4
 800cb06:	187b      	adds	r3, r7, r1
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	189b      	adds	r3, r3, r2
 800cb0c:	187a      	adds	r2, r7, r1
 800cb0e:	6013      	str	r3, [r2, #0]
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	781b      	ldrb	r3, [r3, #0]
 800cb14:	00da      	lsls	r2, r3, #3
 800cb16:	187b      	adds	r3, r7, r1
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	18d3      	adds	r3, r2, r3
 800cb1c:	4a1e      	ldr	r2, [pc, #120]	@ (800cb98 <USB_EPStartXfer+0x1254>)
 800cb1e:	4694      	mov	ip, r2
 800cb20:	4463      	add	r3, ip
 800cb22:	21c0      	movs	r1, #192	@ 0xc0
 800cb24:	187a      	adds	r2, r7, r1
 800cb26:	6013      	str	r3, [r2, #0]
 800cb28:	1d7b      	adds	r3, r7, #5
 800cb2a:	33ff      	adds	r3, #255	@ 0xff
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	b29a      	uxth	r2, r3
 800cb30:	187b      	adds	r3, r7, r1
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	801a      	strh	r2, [r3, #0]
 800cb36:	e001      	b.n	800cb3c <USB_EPStartXfer+0x11f8>
      }
      else
      {
        return HAL_ERROR;
 800cb38:	2301      	movs	r3, #1
 800cb3a:	e025      	b.n	800cb88 <USB_EPStartXfer+0x1244>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800cb3c:	687a      	ldr	r2, [r7, #4]
 800cb3e:	683b      	ldr	r3, [r7, #0]
 800cb40:	781b      	ldrb	r3, [r3, #0]
 800cb42:	009b      	lsls	r3, r3, #2
 800cb44:	18d3      	adds	r3, r2, r3
 800cb46:	881b      	ldrh	r3, [r3, #0]
 800cb48:	b29a      	uxth	r2, r3
 800cb4a:	208a      	movs	r0, #138	@ 0x8a
 800cb4c:	183b      	adds	r3, r7, r0
 800cb4e:	4913      	ldr	r1, [pc, #76]	@ (800cb9c <USB_EPStartXfer+0x1258>)
 800cb50:	400a      	ands	r2, r1
 800cb52:	801a      	strh	r2, [r3, #0]
 800cb54:	183b      	adds	r3, r7, r0
 800cb56:	183a      	adds	r2, r7, r0
 800cb58:	8812      	ldrh	r2, [r2, #0]
 800cb5a:	2180      	movs	r1, #128	@ 0x80
 800cb5c:	0149      	lsls	r1, r1, #5
 800cb5e:	404a      	eors	r2, r1
 800cb60:	801a      	strh	r2, [r3, #0]
 800cb62:	183b      	adds	r3, r7, r0
 800cb64:	183a      	adds	r2, r7, r0
 800cb66:	8812      	ldrh	r2, [r2, #0]
 800cb68:	2180      	movs	r1, #128	@ 0x80
 800cb6a:	0189      	lsls	r1, r1, #6
 800cb6c:	404a      	eors	r2, r1
 800cb6e:	801a      	strh	r2, [r3, #0]
 800cb70:	687a      	ldr	r2, [r7, #4]
 800cb72:	683b      	ldr	r3, [r7, #0]
 800cb74:	781b      	ldrb	r3, [r3, #0]
 800cb76:	009b      	lsls	r3, r3, #2
 800cb78:	18d3      	adds	r3, r2, r3
 800cb7a:	183a      	adds	r2, r7, r0
 800cb7c:	8812      	ldrh	r2, [r2, #0]
 800cb7e:	4908      	ldr	r1, [pc, #32]	@ (800cba0 <USB_EPStartXfer+0x125c>)
 800cb80:	430a      	orrs	r2, r1
 800cb82:	b292      	uxth	r2, r2
 800cb84:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 800cb86:	2300      	movs	r3, #0
}
 800cb88:	0018      	movs	r0, r3
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	b043      	add	sp, #268	@ 0x10c
 800cb8e:	bd90      	pop	{r4, r7, pc}
 800cb90:	00000402 	.word	0x00000402
 800cb94:	ffff8000 	.word	0xffff8000
 800cb98:	00000406 	.word	0x00000406
 800cb9c:	ffffbf8f 	.word	0xffffbf8f
 800cba0:	ffff8080 	.word	0xffff8080

0800cba4 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800cba4:	b580      	push	{r7, lr}
 800cba6:	b084      	sub	sp, #16
 800cba8:	af00      	add	r7, sp, #0
 800cbaa:	6078      	str	r0, [r7, #4]
 800cbac:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800cbae:	683b      	ldr	r3, [r7, #0]
 800cbb0:	785b      	ldrb	r3, [r3, #1]
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d01d      	beq.n	800cbf2 <USB_EPSetStall+0x4e>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800cbb6:	687a      	ldr	r2, [r7, #4]
 800cbb8:	683b      	ldr	r3, [r7, #0]
 800cbba:	781b      	ldrb	r3, [r3, #0]
 800cbbc:	009b      	lsls	r3, r3, #2
 800cbbe:	18d3      	adds	r3, r2, r3
 800cbc0:	881b      	ldrh	r3, [r3, #0]
 800cbc2:	b29a      	uxth	r2, r3
 800cbc4:	200c      	movs	r0, #12
 800cbc6:	183b      	adds	r3, r7, r0
 800cbc8:	491b      	ldr	r1, [pc, #108]	@ (800cc38 <USB_EPSetStall+0x94>)
 800cbca:	400a      	ands	r2, r1
 800cbcc:	801a      	strh	r2, [r3, #0]
 800cbce:	183b      	adds	r3, r7, r0
 800cbd0:	183a      	adds	r2, r7, r0
 800cbd2:	8812      	ldrh	r2, [r2, #0]
 800cbd4:	2110      	movs	r1, #16
 800cbd6:	404a      	eors	r2, r1
 800cbd8:	801a      	strh	r2, [r3, #0]
 800cbda:	687a      	ldr	r2, [r7, #4]
 800cbdc:	683b      	ldr	r3, [r7, #0]
 800cbde:	781b      	ldrb	r3, [r3, #0]
 800cbe0:	009b      	lsls	r3, r3, #2
 800cbe2:	18d3      	adds	r3, r2, r3
 800cbe4:	183a      	adds	r2, r7, r0
 800cbe6:	8812      	ldrh	r2, [r2, #0]
 800cbe8:	4914      	ldr	r1, [pc, #80]	@ (800cc3c <USB_EPSetStall+0x98>)
 800cbea:	430a      	orrs	r2, r1
 800cbec:	b292      	uxth	r2, r2
 800cbee:	801a      	strh	r2, [r3, #0]
 800cbf0:	e01d      	b.n	800cc2e <USB_EPSetStall+0x8a>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800cbf2:	687a      	ldr	r2, [r7, #4]
 800cbf4:	683b      	ldr	r3, [r7, #0]
 800cbf6:	781b      	ldrb	r3, [r3, #0]
 800cbf8:	009b      	lsls	r3, r3, #2
 800cbfa:	18d3      	adds	r3, r2, r3
 800cbfc:	881b      	ldrh	r3, [r3, #0]
 800cbfe:	b29a      	uxth	r2, r3
 800cc00:	200e      	movs	r0, #14
 800cc02:	183b      	adds	r3, r7, r0
 800cc04:	490e      	ldr	r1, [pc, #56]	@ (800cc40 <USB_EPSetStall+0x9c>)
 800cc06:	400a      	ands	r2, r1
 800cc08:	801a      	strh	r2, [r3, #0]
 800cc0a:	183b      	adds	r3, r7, r0
 800cc0c:	183a      	adds	r2, r7, r0
 800cc0e:	8812      	ldrh	r2, [r2, #0]
 800cc10:	2180      	movs	r1, #128	@ 0x80
 800cc12:	0149      	lsls	r1, r1, #5
 800cc14:	404a      	eors	r2, r1
 800cc16:	801a      	strh	r2, [r3, #0]
 800cc18:	687a      	ldr	r2, [r7, #4]
 800cc1a:	683b      	ldr	r3, [r7, #0]
 800cc1c:	781b      	ldrb	r3, [r3, #0]
 800cc1e:	009b      	lsls	r3, r3, #2
 800cc20:	18d3      	adds	r3, r2, r3
 800cc22:	183a      	adds	r2, r7, r0
 800cc24:	8812      	ldrh	r2, [r2, #0]
 800cc26:	4905      	ldr	r1, [pc, #20]	@ (800cc3c <USB_EPSetStall+0x98>)
 800cc28:	430a      	orrs	r2, r1
 800cc2a:	b292      	uxth	r2, r2
 800cc2c:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 800cc2e:	2300      	movs	r3, #0
}
 800cc30:	0018      	movs	r0, r3
 800cc32:	46bd      	mov	sp, r7
 800cc34:	b004      	add	sp, #16
 800cc36:	bd80      	pop	{r7, pc}
 800cc38:	ffff8fbf 	.word	0xffff8fbf
 800cc3c:	ffff8080 	.word	0xffff8080
 800cc40:	ffffbf8f 	.word	0xffffbf8f

0800cc44 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800cc44:	b580      	push	{r7, lr}
 800cc46:	b086      	sub	sp, #24
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	6078      	str	r0, [r7, #4]
 800cc4c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800cc4e:	683b      	ldr	r3, [r7, #0]
 800cc50:	7b1b      	ldrb	r3, [r3, #12]
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d000      	beq.n	800cc58 <USB_EPClearStall+0x14>
 800cc56:	e095      	b.n	800cd84 <USB_EPClearStall+0x140>
  {
    if (ep->is_in != 0U)
 800cc58:	683b      	ldr	r3, [r7, #0]
 800cc5a:	785b      	ldrb	r3, [r3, #1]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d046      	beq.n	800ccee <USB_EPClearStall+0xaa>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cc60:	687a      	ldr	r2, [r7, #4]
 800cc62:	683b      	ldr	r3, [r7, #0]
 800cc64:	781b      	ldrb	r3, [r3, #0]
 800cc66:	009b      	lsls	r3, r3, #2
 800cc68:	18d2      	adds	r2, r2, r3
 800cc6a:	2110      	movs	r1, #16
 800cc6c:	187b      	adds	r3, r7, r1
 800cc6e:	8812      	ldrh	r2, [r2, #0]
 800cc70:	801a      	strh	r2, [r3, #0]
 800cc72:	187b      	adds	r3, r7, r1
 800cc74:	881b      	ldrh	r3, [r3, #0]
 800cc76:	2240      	movs	r2, #64	@ 0x40
 800cc78:	4013      	ands	r3, r2
 800cc7a:	d016      	beq.n	800ccaa <USB_EPClearStall+0x66>
 800cc7c:	687a      	ldr	r2, [r7, #4]
 800cc7e:	683b      	ldr	r3, [r7, #0]
 800cc80:	781b      	ldrb	r3, [r3, #0]
 800cc82:	009b      	lsls	r3, r3, #2
 800cc84:	18d3      	adds	r3, r2, r3
 800cc86:	881b      	ldrh	r3, [r3, #0]
 800cc88:	b29a      	uxth	r2, r3
 800cc8a:	200e      	movs	r0, #14
 800cc8c:	183b      	adds	r3, r7, r0
 800cc8e:	4940      	ldr	r1, [pc, #256]	@ (800cd90 <USB_EPClearStall+0x14c>)
 800cc90:	400a      	ands	r2, r1
 800cc92:	801a      	strh	r2, [r3, #0]
 800cc94:	687a      	ldr	r2, [r7, #4]
 800cc96:	683b      	ldr	r3, [r7, #0]
 800cc98:	781b      	ldrb	r3, [r3, #0]
 800cc9a:	009b      	lsls	r3, r3, #2
 800cc9c:	18d3      	adds	r3, r2, r3
 800cc9e:	183a      	adds	r2, r7, r0
 800cca0:	8812      	ldrh	r2, [r2, #0]
 800cca2:	493c      	ldr	r1, [pc, #240]	@ (800cd94 <USB_EPClearStall+0x150>)
 800cca4:	430a      	orrs	r2, r1
 800cca6:	b292      	uxth	r2, r2
 800cca8:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ccaa:	683b      	ldr	r3, [r7, #0]
 800ccac:	78db      	ldrb	r3, [r3, #3]
 800ccae:	2b01      	cmp	r3, #1
 800ccb0:	d068      	beq.n	800cd84 <USB_EPClearStall+0x140>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ccb2:	687a      	ldr	r2, [r7, #4]
 800ccb4:	683b      	ldr	r3, [r7, #0]
 800ccb6:	781b      	ldrb	r3, [r3, #0]
 800ccb8:	009b      	lsls	r3, r3, #2
 800ccba:	18d3      	adds	r3, r2, r3
 800ccbc:	881b      	ldrh	r3, [r3, #0]
 800ccbe:	b29a      	uxth	r2, r3
 800ccc0:	200c      	movs	r0, #12
 800ccc2:	183b      	adds	r3, r7, r0
 800ccc4:	4934      	ldr	r1, [pc, #208]	@ (800cd98 <USB_EPClearStall+0x154>)
 800ccc6:	400a      	ands	r2, r1
 800ccc8:	801a      	strh	r2, [r3, #0]
 800ccca:	183b      	adds	r3, r7, r0
 800cccc:	183a      	adds	r2, r7, r0
 800ccce:	8812      	ldrh	r2, [r2, #0]
 800ccd0:	2120      	movs	r1, #32
 800ccd2:	404a      	eors	r2, r1
 800ccd4:	801a      	strh	r2, [r3, #0]
 800ccd6:	687a      	ldr	r2, [r7, #4]
 800ccd8:	683b      	ldr	r3, [r7, #0]
 800ccda:	781b      	ldrb	r3, [r3, #0]
 800ccdc:	009b      	lsls	r3, r3, #2
 800ccde:	18d3      	adds	r3, r2, r3
 800cce0:	183a      	adds	r2, r7, r0
 800cce2:	8812      	ldrh	r2, [r2, #0]
 800cce4:	492d      	ldr	r1, [pc, #180]	@ (800cd9c <USB_EPClearStall+0x158>)
 800cce6:	430a      	orrs	r2, r1
 800cce8:	b292      	uxth	r2, r2
 800ccea:	801a      	strh	r2, [r3, #0]
 800ccec:	e04a      	b.n	800cd84 <USB_EPClearStall+0x140>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ccee:	687a      	ldr	r2, [r7, #4]
 800ccf0:	683b      	ldr	r3, [r7, #0]
 800ccf2:	781b      	ldrb	r3, [r3, #0]
 800ccf4:	009b      	lsls	r3, r3, #2
 800ccf6:	18d2      	adds	r2, r2, r3
 800ccf8:	2116      	movs	r1, #22
 800ccfa:	187b      	adds	r3, r7, r1
 800ccfc:	8812      	ldrh	r2, [r2, #0]
 800ccfe:	801a      	strh	r2, [r3, #0]
 800cd00:	187b      	adds	r3, r7, r1
 800cd02:	881a      	ldrh	r2, [r3, #0]
 800cd04:	2380      	movs	r3, #128	@ 0x80
 800cd06:	01db      	lsls	r3, r3, #7
 800cd08:	4013      	ands	r3, r2
 800cd0a:	d016      	beq.n	800cd3a <USB_EPClearStall+0xf6>
 800cd0c:	687a      	ldr	r2, [r7, #4]
 800cd0e:	683b      	ldr	r3, [r7, #0]
 800cd10:	781b      	ldrb	r3, [r3, #0]
 800cd12:	009b      	lsls	r3, r3, #2
 800cd14:	18d3      	adds	r3, r2, r3
 800cd16:	881b      	ldrh	r3, [r3, #0]
 800cd18:	b29a      	uxth	r2, r3
 800cd1a:	2014      	movs	r0, #20
 800cd1c:	183b      	adds	r3, r7, r0
 800cd1e:	491c      	ldr	r1, [pc, #112]	@ (800cd90 <USB_EPClearStall+0x14c>)
 800cd20:	400a      	ands	r2, r1
 800cd22:	801a      	strh	r2, [r3, #0]
 800cd24:	687a      	ldr	r2, [r7, #4]
 800cd26:	683b      	ldr	r3, [r7, #0]
 800cd28:	781b      	ldrb	r3, [r3, #0]
 800cd2a:	009b      	lsls	r3, r3, #2
 800cd2c:	18d3      	adds	r3, r2, r3
 800cd2e:	183a      	adds	r2, r7, r0
 800cd30:	8812      	ldrh	r2, [r2, #0]
 800cd32:	491b      	ldr	r1, [pc, #108]	@ (800cda0 <USB_EPClearStall+0x15c>)
 800cd34:	430a      	orrs	r2, r1
 800cd36:	b292      	uxth	r2, r2
 800cd38:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800cd3a:	687a      	ldr	r2, [r7, #4]
 800cd3c:	683b      	ldr	r3, [r7, #0]
 800cd3e:	781b      	ldrb	r3, [r3, #0]
 800cd40:	009b      	lsls	r3, r3, #2
 800cd42:	18d3      	adds	r3, r2, r3
 800cd44:	881b      	ldrh	r3, [r3, #0]
 800cd46:	b29a      	uxth	r2, r3
 800cd48:	2012      	movs	r0, #18
 800cd4a:	183b      	adds	r3, r7, r0
 800cd4c:	4915      	ldr	r1, [pc, #84]	@ (800cda4 <USB_EPClearStall+0x160>)
 800cd4e:	400a      	ands	r2, r1
 800cd50:	801a      	strh	r2, [r3, #0]
 800cd52:	183b      	adds	r3, r7, r0
 800cd54:	183a      	adds	r2, r7, r0
 800cd56:	8812      	ldrh	r2, [r2, #0]
 800cd58:	2180      	movs	r1, #128	@ 0x80
 800cd5a:	0149      	lsls	r1, r1, #5
 800cd5c:	404a      	eors	r2, r1
 800cd5e:	801a      	strh	r2, [r3, #0]
 800cd60:	183b      	adds	r3, r7, r0
 800cd62:	183a      	adds	r2, r7, r0
 800cd64:	8812      	ldrh	r2, [r2, #0]
 800cd66:	2180      	movs	r1, #128	@ 0x80
 800cd68:	0189      	lsls	r1, r1, #6
 800cd6a:	404a      	eors	r2, r1
 800cd6c:	801a      	strh	r2, [r3, #0]
 800cd6e:	687a      	ldr	r2, [r7, #4]
 800cd70:	683b      	ldr	r3, [r7, #0]
 800cd72:	781b      	ldrb	r3, [r3, #0]
 800cd74:	009b      	lsls	r3, r3, #2
 800cd76:	18d3      	adds	r3, r2, r3
 800cd78:	183a      	adds	r2, r7, r0
 800cd7a:	8812      	ldrh	r2, [r2, #0]
 800cd7c:	4907      	ldr	r1, [pc, #28]	@ (800cd9c <USB_EPClearStall+0x158>)
 800cd7e:	430a      	orrs	r2, r1
 800cd80:	b292      	uxth	r2, r2
 800cd82:	801a      	strh	r2, [r3, #0]
    }
  }

  return HAL_OK;
 800cd84:	2300      	movs	r3, #0
}
 800cd86:	0018      	movs	r0, r3
 800cd88:	46bd      	mov	sp, r7
 800cd8a:	b006      	add	sp, #24
 800cd8c:	bd80      	pop	{r7, pc}
 800cd8e:	46c0      	nop			@ (mov r8, r8)
 800cd90:	ffff8f8f 	.word	0xffff8f8f
 800cd94:	ffff80c0 	.word	0xffff80c0
 800cd98:	ffff8fbf 	.word	0xffff8fbf
 800cd9c:	ffff8080 	.word	0xffff8080
 800cda0:	ffffc080 	.word	0xffffc080
 800cda4:	ffffbf8f 	.word	0xffffbf8f

0800cda8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800cda8:	b580      	push	{r7, lr}
 800cdaa:	b082      	sub	sp, #8
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
 800cdb0:	000a      	movs	r2, r1
 800cdb2:	1cfb      	adds	r3, r7, #3
 800cdb4:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 800cdb6:	1cfb      	adds	r3, r7, #3
 800cdb8:	781b      	ldrb	r3, [r3, #0]
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d103      	bne.n	800cdc6 <USB_SetDevAddress+0x1e>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	224c      	movs	r2, #76	@ 0x4c
 800cdc2:	2180      	movs	r1, #128	@ 0x80
 800cdc4:	5299      	strh	r1, [r3, r2]
  }

  return HAL_OK;
 800cdc6:	2300      	movs	r3, #0
}
 800cdc8:	0018      	movs	r0, r3
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	b002      	add	sp, #8
 800cdce:	bd80      	pop	{r7, pc}

0800cdd0 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800cdd0:	b580      	push	{r7, lr}
 800cdd2:	b082      	sub	sp, #8
 800cdd4:	af00      	add	r7, sp, #0
 800cdd6:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	2258      	movs	r2, #88	@ 0x58
 800cddc:	5a9b      	ldrh	r3, [r3, r2]
 800cdde:	b29b      	uxth	r3, r3
 800cde0:	4a05      	ldr	r2, [pc, #20]	@ (800cdf8 <USB_DevConnect+0x28>)
 800cde2:	4313      	orrs	r3, r2
 800cde4:	b299      	uxth	r1, r3
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	2258      	movs	r2, #88	@ 0x58
 800cdea:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800cdec:	2300      	movs	r3, #0
}
 800cdee:	0018      	movs	r0, r3
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	b002      	add	sp, #8
 800cdf4:	bd80      	pop	{r7, pc}
 800cdf6:	46c0      	nop			@ (mov r8, r8)
 800cdf8:	ffff8000 	.word	0xffff8000

0800cdfc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800cdfc:	b580      	push	{r7, lr}
 800cdfe:	b084      	sub	sp, #16
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	2244      	movs	r2, #68	@ 0x44
 800ce08:	5a9b      	ldrh	r3, [r3, r2]
 800ce0a:	b29b      	uxth	r3, r3
 800ce0c:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800ce0e:	68fb      	ldr	r3, [r7, #12]
}
 800ce10:	0018      	movs	r0, r3
 800ce12:	46bd      	mov	sp, r7
 800ce14:	b004      	add	sp, #16
 800ce16:	bd80      	pop	{r7, pc}

0800ce18 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ce18:	b580      	push	{r7, lr}
 800ce1a:	b08a      	sub	sp, #40	@ 0x28
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	60f8      	str	r0, [r7, #12]
 800ce20:	60b9      	str	r1, [r7, #8]
 800ce22:	0019      	movs	r1, r3
 800ce24:	1dbb      	adds	r3, r7, #6
 800ce26:	801a      	strh	r2, [r3, #0]
 800ce28:	1d3b      	adds	r3, r7, #4
 800ce2a:	1c0a      	adds	r2, r1, #0
 800ce2c:	801a      	strh	r2, [r3, #0]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800ce2e:	1d3b      	adds	r3, r7, #4
 800ce30:	881b      	ldrh	r3, [r3, #0]
 800ce32:	3301      	adds	r3, #1
 800ce34:	085b      	lsrs	r3, r3, #1
 800ce36:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800ce3c:	68bb      	ldr	r3, [r7, #8]
 800ce3e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800ce40:	1dbb      	adds	r3, r7, #6
 800ce42:	881a      	ldrh	r2, [r3, #0]
 800ce44:	697b      	ldr	r3, [r7, #20]
 800ce46:	18d3      	adds	r3, r2, r3
 800ce48:	2280      	movs	r2, #128	@ 0x80
 800ce4a:	00d2      	lsls	r2, r2, #3
 800ce4c:	4694      	mov	ip, r2
 800ce4e:	4463      	add	r3, ip
 800ce50:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800ce52:	69bb      	ldr	r3, [r7, #24]
 800ce54:	627b      	str	r3, [r7, #36]	@ 0x24
 800ce56:	e020      	b.n	800ce9a <USB_WritePMA+0x82>
  {
    WrVal = pBuf[0];
 800ce58:	69fb      	ldr	r3, [r7, #28]
 800ce5a:	781a      	ldrb	r2, [r3, #0]
 800ce5c:	2112      	movs	r1, #18
 800ce5e:	187b      	adds	r3, r7, r1
 800ce60:	801a      	strh	r2, [r3, #0]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800ce62:	69fb      	ldr	r3, [r7, #28]
 800ce64:	3301      	adds	r3, #1
 800ce66:	781b      	ldrb	r3, [r3, #0]
 800ce68:	021b      	lsls	r3, r3, #8
 800ce6a:	b21a      	sxth	r2, r3
 800ce6c:	187b      	adds	r3, r7, r1
 800ce6e:	2000      	movs	r0, #0
 800ce70:	5e1b      	ldrsh	r3, [r3, r0]
 800ce72:	4313      	orrs	r3, r2
 800ce74:	b21a      	sxth	r2, r3
 800ce76:	187b      	adds	r3, r7, r1
 800ce78:	801a      	strh	r2, [r3, #0]
    *pdwVal = (WrVal & 0xFFFFU);
 800ce7a:	6a3b      	ldr	r3, [r7, #32]
 800ce7c:	187a      	adds	r2, r7, r1
 800ce7e:	8812      	ldrh	r2, [r2, #0]
 800ce80:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800ce82:	6a3b      	ldr	r3, [r7, #32]
 800ce84:	3302      	adds	r3, #2
 800ce86:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800ce88:	69fb      	ldr	r3, [r7, #28]
 800ce8a:	3301      	adds	r3, #1
 800ce8c:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800ce8e:	69fb      	ldr	r3, [r7, #28]
 800ce90:	3301      	adds	r3, #1
 800ce92:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800ce94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce96:	3b01      	subs	r3, #1
 800ce98:	627b      	str	r3, [r7, #36]	@ 0x24
 800ce9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d1db      	bne.n	800ce58 <USB_WritePMA+0x40>
  }
}
 800cea0:	46c0      	nop			@ (mov r8, r8)
 800cea2:	46c0      	nop			@ (mov r8, r8)
 800cea4:	46bd      	mov	sp, r7
 800cea6:	b00a      	add	sp, #40	@ 0x28
 800cea8:	bd80      	pop	{r7, pc}

0800ceaa <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ceaa:	b580      	push	{r7, lr}
 800ceac:	b08a      	sub	sp, #40	@ 0x28
 800ceae:	af00      	add	r7, sp, #0
 800ceb0:	60f8      	str	r0, [r7, #12]
 800ceb2:	60b9      	str	r1, [r7, #8]
 800ceb4:	0019      	movs	r1, r3
 800ceb6:	1dbb      	adds	r3, r7, #6
 800ceb8:	801a      	strh	r2, [r3, #0]
 800ceba:	1d3b      	adds	r3, r7, #4
 800cebc:	1c0a      	adds	r2, r1, #0
 800cebe:	801a      	strh	r2, [r3, #0]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800cec0:	1d3b      	adds	r3, r7, #4
 800cec2:	881b      	ldrh	r3, [r3, #0]
 800cec4:	085b      	lsrs	r3, r3, #1
 800cec6:	b29b      	uxth	r3, r3
 800cec8:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800cece:	68bb      	ldr	r3, [r7, #8]
 800ced0:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800ced2:	1dbb      	adds	r3, r7, #6
 800ced4:	881a      	ldrh	r2, [r3, #0]
 800ced6:	697b      	ldr	r3, [r7, #20]
 800ced8:	18d3      	adds	r3, r2, r3
 800ceda:	2280      	movs	r2, #128	@ 0x80
 800cedc:	00d2      	lsls	r2, r2, #3
 800cede:	4694      	mov	ip, r2
 800cee0:	4463      	add	r3, ip
 800cee2:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800cee4:	69bb      	ldr	r3, [r7, #24]
 800cee6:	627b      	str	r3, [r7, #36]	@ 0x24
 800cee8:	e018      	b.n	800cf1c <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800ceea:	6a3b      	ldr	r3, [r7, #32]
 800ceec:	881b      	ldrh	r3, [r3, #0]
 800ceee:	b29b      	uxth	r3, r3
 800cef0:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800cef2:	6a3b      	ldr	r3, [r7, #32]
 800cef4:	3302      	adds	r3, #2
 800cef6:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800cef8:	693b      	ldr	r3, [r7, #16]
 800cefa:	b2da      	uxtb	r2, r3
 800cefc:	69fb      	ldr	r3, [r7, #28]
 800cefe:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800cf00:	69fb      	ldr	r3, [r7, #28]
 800cf02:	3301      	adds	r3, #1
 800cf04:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800cf06:	693b      	ldr	r3, [r7, #16]
 800cf08:	0a1b      	lsrs	r3, r3, #8
 800cf0a:	b2da      	uxtb	r2, r3
 800cf0c:	69fb      	ldr	r3, [r7, #28]
 800cf0e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800cf10:	69fb      	ldr	r3, [r7, #28]
 800cf12:	3301      	adds	r3, #1
 800cf14:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800cf16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf18:	3b01      	subs	r3, #1
 800cf1a:	627b      	str	r3, [r7, #36]	@ 0x24
 800cf1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d1e3      	bne.n	800ceea <USB_ReadPMA+0x40>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800cf22:	1d3b      	adds	r3, r7, #4
 800cf24:	881b      	ldrh	r3, [r3, #0]
 800cf26:	2201      	movs	r2, #1
 800cf28:	4013      	ands	r3, r2
 800cf2a:	b29b      	uxth	r3, r3
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d007      	beq.n	800cf40 <USB_ReadPMA+0x96>
  {
    RdVal = *pdwVal;
 800cf30:	6a3b      	ldr	r3, [r7, #32]
 800cf32:	881b      	ldrh	r3, [r3, #0]
 800cf34:	b29b      	uxth	r3, r3
 800cf36:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800cf38:	693b      	ldr	r3, [r7, #16]
 800cf3a:	b2da      	uxtb	r2, r3
 800cf3c:	69fb      	ldr	r3, [r7, #28]
 800cf3e:	701a      	strb	r2, [r3, #0]
  }
}
 800cf40:	46c0      	nop			@ (mov r8, r8)
 800cf42:	46bd      	mov	sp, r7
 800cf44:	b00a      	add	sp, #40	@ 0x28
 800cf46:	bd80      	pop	{r7, pc}

0800cf48 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b084      	sub	sp, #16
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	6078      	str	r0, [r7, #4]
 800cf50:	000a      	movs	r2, r1
 800cf52:	1cfb      	adds	r3, r7, #3
 800cf54:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 800cf56:	230f      	movs	r3, #15
 800cf58:	18fb      	adds	r3, r7, r3
 800cf5a:	2200      	movs	r2, #0
 800cf5c:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	7c1b      	ldrb	r3, [r3, #16]
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d116      	bne.n	800cf94 <USBD_CDC_Init+0x4c>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800cf66:	2380      	movs	r3, #128	@ 0x80
 800cf68:	009b      	lsls	r3, r3, #2
 800cf6a:	6878      	ldr	r0, [r7, #4]
 800cf6c:	2202      	movs	r2, #2
 800cf6e:	2181      	movs	r1, #129	@ 0x81
 800cf70:	f004 fedf 	bl	8011d32 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	2201      	movs	r2, #1
 800cf78:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800cf7a:	2380      	movs	r3, #128	@ 0x80
 800cf7c:	009b      	lsls	r3, r3, #2
 800cf7e:	6878      	ldr	r0, [r7, #4]
 800cf80:	2202      	movs	r2, #2
 800cf82:	2101      	movs	r1, #1
 800cf84:	f004 fed5 	bl	8011d32 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800cf88:	687a      	ldr	r2, [r7, #4]
 800cf8a:	23b6      	movs	r3, #182	@ 0xb6
 800cf8c:	005b      	lsls	r3, r3, #1
 800cf8e:	2101      	movs	r1, #1
 800cf90:	50d1      	str	r1, [r2, r3]
 800cf92:	e013      	b.n	800cfbc <USBD_CDC_Init+0x74>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800cf94:	6878      	ldr	r0, [r7, #4]
 800cf96:	2340      	movs	r3, #64	@ 0x40
 800cf98:	2202      	movs	r2, #2
 800cf9a:	2181      	movs	r1, #129	@ 0x81
 800cf9c:	f004 fec9 	bl	8011d32 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	2201      	movs	r2, #1
 800cfa4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800cfa6:	6878      	ldr	r0, [r7, #4]
 800cfa8:	2340      	movs	r3, #64	@ 0x40
 800cfaa:	2202      	movs	r2, #2
 800cfac:	2101      	movs	r1, #1
 800cfae:	f004 fec0 	bl	8011d32 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800cfb2:	687a      	ldr	r2, [r7, #4]
 800cfb4:	23b6      	movs	r3, #182	@ 0xb6
 800cfb6:	005b      	lsls	r3, r3, #1
 800cfb8:	2101      	movs	r1, #1
 800cfba:	50d1      	str	r1, [r2, r3]
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800cfbc:	6878      	ldr	r0, [r7, #4]
 800cfbe:	2308      	movs	r3, #8
 800cfc0:	2203      	movs	r2, #3
 800cfc2:	2182      	movs	r1, #130	@ 0x82
 800cfc4:	f004 feb5 	bl	8011d32 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	2201      	movs	r2, #1
 800cfcc:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800cfce:	2387      	movs	r3, #135	@ 0x87
 800cfd0:	009b      	lsls	r3, r3, #2
 800cfd2:	0018      	movs	r0, r3
 800cfd4:	f005 f844 	bl	8012060 <USBD_static_malloc>
 800cfd8:	0001      	movs	r1, r0
 800cfda:	687a      	ldr	r2, [r7, #4]
 800cfdc:	23ae      	movs	r3, #174	@ 0xae
 800cfde:	009b      	lsls	r3, r3, #2
 800cfe0:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData == NULL)
 800cfe2:	687a      	ldr	r2, [r7, #4]
 800cfe4:	23ae      	movs	r3, #174	@ 0xae
 800cfe6:	009b      	lsls	r3, r3, #2
 800cfe8:	58d3      	ldr	r3, [r2, r3]
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d104      	bne.n	800cff8 <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800cfee:	230f      	movs	r3, #15
 800cff0:	18fb      	adds	r3, r7, r3
 800cff2:	2201      	movs	r2, #1
 800cff4:	701a      	strb	r2, [r3, #0]
 800cff6:	e02c      	b.n	800d052 <USBD_CDC_Init+0x10a>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800cff8:	687a      	ldr	r2, [r7, #4]
 800cffa:	23ae      	movs	r3, #174	@ 0xae
 800cffc:	009b      	lsls	r3, r3, #2
 800cffe:	58d3      	ldr	r3, [r2, r3]
 800d000:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800d002:	687a      	ldr	r2, [r7, #4]
 800d004:	23af      	movs	r3, #175	@ 0xaf
 800d006:	009b      	lsls	r3, r3, #2
 800d008:	58d3      	ldr	r3, [r2, r3]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800d00e:	68ba      	ldr	r2, [r7, #8]
 800d010:	2385      	movs	r3, #133	@ 0x85
 800d012:	009b      	lsls	r3, r3, #2
 800d014:	2100      	movs	r1, #0
 800d016:	50d1      	str	r1, [r2, r3]
    hcdc->RxState = 0U;
 800d018:	68ba      	ldr	r2, [r7, #8]
 800d01a:	2386      	movs	r3, #134	@ 0x86
 800d01c:	009b      	lsls	r3, r3, #2
 800d01e:	2100      	movs	r1, #0
 800d020:	50d1      	str	r1, [r2, r3]

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	7c1b      	ldrb	r3, [r3, #16]
 800d026:	2b00      	cmp	r3, #0
 800d028:	d10a      	bne.n	800d040 <USBD_CDC_Init+0xf8>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d02a:	68ba      	ldr	r2, [r7, #8]
 800d02c:	2381      	movs	r3, #129	@ 0x81
 800d02e:	009b      	lsls	r3, r3, #2
 800d030:	58d2      	ldr	r2, [r2, r3]
 800d032:	2380      	movs	r3, #128	@ 0x80
 800d034:	009b      	lsls	r3, r3, #2
 800d036:	6878      	ldr	r0, [r7, #4]
 800d038:	2101      	movs	r1, #1
 800d03a:	f004 ffc4 	bl	8011fc6 <USBD_LL_PrepareReceive>
 800d03e:	e008      	b.n	800d052 <USBD_CDC_Init+0x10a>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d040:	68ba      	ldr	r2, [r7, #8]
 800d042:	2381      	movs	r3, #129	@ 0x81
 800d044:	009b      	lsls	r3, r3, #2
 800d046:	58d2      	ldr	r2, [r2, r3]
 800d048:	6878      	ldr	r0, [r7, #4]
 800d04a:	2340      	movs	r3, #64	@ 0x40
 800d04c:	2101      	movs	r1, #1
 800d04e:	f004 ffba 	bl	8011fc6 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800d052:	230f      	movs	r3, #15
 800d054:	18fb      	adds	r3, r7, r3
 800d056:	781b      	ldrb	r3, [r3, #0]
}
 800d058:	0018      	movs	r0, r3
 800d05a:	46bd      	mov	sp, r7
 800d05c:	b004      	add	sp, #16
 800d05e:	bd80      	pop	{r7, pc}

0800d060 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d060:	b580      	push	{r7, lr}
 800d062:	b084      	sub	sp, #16
 800d064:	af00      	add	r7, sp, #0
 800d066:	6078      	str	r0, [r7, #4]
 800d068:	000a      	movs	r2, r1
 800d06a:	1cfb      	adds	r3, r7, #3
 800d06c:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 800d06e:	230f      	movs	r3, #15
 800d070:	18fb      	adds	r3, r7, r3
 800d072:	2200      	movs	r2, #0
 800d074:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	2181      	movs	r1, #129	@ 0x81
 800d07a:	0018      	movs	r0, r3
 800d07c:	f004 fe90 	bl	8011da0 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	2200      	movs	r2, #0
 800d084:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	2101      	movs	r1, #1
 800d08a:	0018      	movs	r0, r3
 800d08c:	f004 fe88 	bl	8011da0 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800d090:	687a      	ldr	r2, [r7, #4]
 800d092:	23b6      	movs	r3, #182	@ 0xb6
 800d094:	005b      	lsls	r3, r3, #1
 800d096:	2100      	movs	r1, #0
 800d098:	50d1      	str	r1, [r2, r3]

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	2182      	movs	r1, #130	@ 0x82
 800d09e:	0018      	movs	r0, r3
 800d0a0:	f004 fe7e 	bl	8011da0 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	2200      	movs	r2, #0
 800d0a8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800d0aa:	687a      	ldr	r2, [r7, #4]
 800d0ac:	23ae      	movs	r3, #174	@ 0xae
 800d0ae:	009b      	lsls	r3, r3, #2
 800d0b0:	58d3      	ldr	r3, [r2, r3]
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d011      	beq.n	800d0da <USBD_CDC_DeInit+0x7a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800d0b6:	687a      	ldr	r2, [r7, #4]
 800d0b8:	23af      	movs	r3, #175	@ 0xaf
 800d0ba:	009b      	lsls	r3, r3, #2
 800d0bc:	58d3      	ldr	r3, [r2, r3]
 800d0be:	685b      	ldr	r3, [r3, #4]
 800d0c0:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800d0c2:	687a      	ldr	r2, [r7, #4]
 800d0c4:	23ae      	movs	r3, #174	@ 0xae
 800d0c6:	009b      	lsls	r3, r3, #2
 800d0c8:	58d3      	ldr	r3, [r2, r3]
 800d0ca:	0018      	movs	r0, r3
 800d0cc:	f004 ffd4 	bl	8012078 <USBD_static_free>
    pdev->pClassData = NULL;
 800d0d0:	687a      	ldr	r2, [r7, #4]
 800d0d2:	23ae      	movs	r3, #174	@ 0xae
 800d0d4:	009b      	lsls	r3, r3, #2
 800d0d6:	2100      	movs	r1, #0
 800d0d8:	50d1      	str	r1, [r2, r3]
  }

  return ret;
 800d0da:	230f      	movs	r3, #15
 800d0dc:	18fb      	adds	r3, r7, r3
 800d0de:	781b      	ldrb	r3, [r3, #0]
}
 800d0e0:	0018      	movs	r0, r3
 800d0e2:	46bd      	mov	sp, r7
 800d0e4:	b004      	add	sp, #16
 800d0e6:	bd80      	pop	{r7, pc}

0800d0e8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800d0e8:	b580      	push	{r7, lr}
 800d0ea:	b086      	sub	sp, #24
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	6078      	str	r0, [r7, #4]
 800d0f0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d0f2:	687a      	ldr	r2, [r7, #4]
 800d0f4:	23ae      	movs	r3, #174	@ 0xae
 800d0f6:	009b      	lsls	r3, r3, #2
 800d0f8:	58d3      	ldr	r3, [r2, r3]
 800d0fa:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800d0fc:	230f      	movs	r3, #15
 800d0fe:	18fb      	adds	r3, r7, r3
 800d100:	2200      	movs	r2, #0
 800d102:	701a      	strb	r2, [r3, #0]
  uint16_t status_info = 0U;
 800d104:	230c      	movs	r3, #12
 800d106:	18fb      	adds	r3, r7, r3
 800d108:	2200      	movs	r2, #0
 800d10a:	801a      	strh	r2, [r3, #0]
  uint8_t ret = USBD_OK;
 800d10c:	2317      	movs	r3, #23
 800d10e:	18fb      	adds	r3, r7, r3
 800d110:	2200      	movs	r2, #0
 800d112:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d114:	683b      	ldr	r3, [r7, #0]
 800d116:	781b      	ldrb	r3, [r3, #0]
 800d118:	001a      	movs	r2, r3
 800d11a:	2360      	movs	r3, #96	@ 0x60
 800d11c:	4013      	ands	r3, r2
 800d11e:	d03d      	beq.n	800d19c <USBD_CDC_Setup+0xb4>
 800d120:	2b20      	cmp	r3, #32
 800d122:	d000      	beq.n	800d126 <USBD_CDC_Setup+0x3e>
 800d124:	e094      	b.n	800d250 <USBD_CDC_Setup+0x168>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800d126:	683b      	ldr	r3, [r7, #0]
 800d128:	88db      	ldrh	r3, [r3, #6]
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d02b      	beq.n	800d186 <USBD_CDC_Setup+0x9e>
      {
        if (req->bmRequest & 0x80U)
 800d12e:	683b      	ldr	r3, [r7, #0]
 800d130:	781b      	ldrb	r3, [r3, #0]
 800d132:	b25b      	sxtb	r3, r3
 800d134:	2b00      	cmp	r3, #0
 800d136:	da12      	bge.n	800d15e <USBD_CDC_Setup+0x76>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d138:	687a      	ldr	r2, [r7, #4]
 800d13a:	23af      	movs	r3, #175	@ 0xaf
 800d13c:	009b      	lsls	r3, r3, #2
 800d13e:	58d3      	ldr	r3, [r2, r3]
 800d140:	689b      	ldr	r3, [r3, #8]
 800d142:	683a      	ldr	r2, [r7, #0]
 800d144:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800d146:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d148:	683a      	ldr	r2, [r7, #0]
 800d14a:	88d2      	ldrh	r2, [r2, #6]
 800d14c:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800d14e:	6939      	ldr	r1, [r7, #16]
 800d150:	683b      	ldr	r3, [r7, #0]
 800d152:	88da      	ldrh	r2, [r3, #6]
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	0018      	movs	r0, r3
 800d158:	f001 fbaf 	bl	800e8ba <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800d15c:	e083      	b.n	800d266 <USBD_CDC_Setup+0x17e>
          hcdc->CmdOpCode = req->bRequest;
 800d15e:	683b      	ldr	r3, [r7, #0]
 800d160:	7859      	ldrb	r1, [r3, #1]
 800d162:	693a      	ldr	r2, [r7, #16]
 800d164:	2380      	movs	r3, #128	@ 0x80
 800d166:	009b      	lsls	r3, r3, #2
 800d168:	54d1      	strb	r1, [r2, r3]
          hcdc->CmdLength = (uint8_t)req->wLength;
 800d16a:	683b      	ldr	r3, [r7, #0]
 800d16c:	88db      	ldrh	r3, [r3, #6]
 800d16e:	b2d9      	uxtb	r1, r3
 800d170:	693b      	ldr	r3, [r7, #16]
 800d172:	4a40      	ldr	r2, [pc, #256]	@ (800d274 <USBD_CDC_Setup+0x18c>)
 800d174:	5499      	strb	r1, [r3, r2]
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800d176:	6939      	ldr	r1, [r7, #16]
 800d178:	683b      	ldr	r3, [r7, #0]
 800d17a:	88da      	ldrh	r2, [r3, #6]
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	0018      	movs	r0, r3
 800d180:	f001 fbce 	bl	800e920 <USBD_CtlPrepareRx>
      break;
 800d184:	e06f      	b.n	800d266 <USBD_CDC_Setup+0x17e>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d186:	687a      	ldr	r2, [r7, #4]
 800d188:	23af      	movs	r3, #175	@ 0xaf
 800d18a:	009b      	lsls	r3, r3, #2
 800d18c:	58d3      	ldr	r3, [r2, r3]
 800d18e:	689b      	ldr	r3, [r3, #8]
 800d190:	683a      	ldr	r2, [r7, #0]
 800d192:	7850      	ldrb	r0, [r2, #1]
 800d194:	6839      	ldr	r1, [r7, #0]
 800d196:	2200      	movs	r2, #0
 800d198:	4798      	blx	r3
      break;
 800d19a:	e064      	b.n	800d266 <USBD_CDC_Setup+0x17e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d19c:	683b      	ldr	r3, [r7, #0]
 800d19e:	785b      	ldrb	r3, [r3, #1]
 800d1a0:	2b0b      	cmp	r3, #11
 800d1a2:	d037      	beq.n	800d214 <USBD_CDC_Setup+0x12c>
 800d1a4:	dc47      	bgt.n	800d236 <USBD_CDC_Setup+0x14e>
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d002      	beq.n	800d1b0 <USBD_CDC_Setup+0xc8>
 800d1aa:	2b0a      	cmp	r3, #10
 800d1ac:	d019      	beq.n	800d1e2 <USBD_CDC_Setup+0xfa>
 800d1ae:	e042      	b.n	800d236 <USBD_CDC_Setup+0x14e>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d1b0:	687a      	ldr	r2, [r7, #4]
 800d1b2:	23a7      	movs	r3, #167	@ 0xa7
 800d1b4:	009b      	lsls	r3, r3, #2
 800d1b6:	5cd3      	ldrb	r3, [r2, r3]
 800d1b8:	2b03      	cmp	r3, #3
 800d1ba:	d107      	bne.n	800d1cc <USBD_CDC_Setup+0xe4>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800d1bc:	230c      	movs	r3, #12
 800d1be:	18f9      	adds	r1, r7, r3
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	2202      	movs	r2, #2
 800d1c4:	0018      	movs	r0, r3
 800d1c6:	f001 fb78 	bl	800e8ba <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d1ca:	e040      	b.n	800d24e <USBD_CDC_Setup+0x166>
            USBD_CtlError(pdev, req);
 800d1cc:	683a      	ldr	r2, [r7, #0]
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	0011      	movs	r1, r2
 800d1d2:	0018      	movs	r0, r3
 800d1d4:	f001 faf3 	bl	800e7be <USBD_CtlError>
            ret = USBD_FAIL;
 800d1d8:	2317      	movs	r3, #23
 800d1da:	18fb      	adds	r3, r7, r3
 800d1dc:	2202      	movs	r2, #2
 800d1de:	701a      	strb	r2, [r3, #0]
          break;
 800d1e0:	e035      	b.n	800d24e <USBD_CDC_Setup+0x166>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d1e2:	687a      	ldr	r2, [r7, #4]
 800d1e4:	23a7      	movs	r3, #167	@ 0xa7
 800d1e6:	009b      	lsls	r3, r3, #2
 800d1e8:	5cd3      	ldrb	r3, [r2, r3]
 800d1ea:	2b03      	cmp	r3, #3
 800d1ec:	d107      	bne.n	800d1fe <USBD_CDC_Setup+0x116>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800d1ee:	230f      	movs	r3, #15
 800d1f0:	18f9      	adds	r1, r7, r3
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	2201      	movs	r2, #1
 800d1f6:	0018      	movs	r0, r3
 800d1f8:	f001 fb5f 	bl	800e8ba <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d1fc:	e027      	b.n	800d24e <USBD_CDC_Setup+0x166>
            USBD_CtlError(pdev, req);
 800d1fe:	683a      	ldr	r2, [r7, #0]
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	0011      	movs	r1, r2
 800d204:	0018      	movs	r0, r3
 800d206:	f001 fada 	bl	800e7be <USBD_CtlError>
            ret = USBD_FAIL;
 800d20a:	2317      	movs	r3, #23
 800d20c:	18fb      	adds	r3, r7, r3
 800d20e:	2202      	movs	r2, #2
 800d210:	701a      	strb	r2, [r3, #0]
          break;
 800d212:	e01c      	b.n	800d24e <USBD_CDC_Setup+0x166>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d214:	687a      	ldr	r2, [r7, #4]
 800d216:	23a7      	movs	r3, #167	@ 0xa7
 800d218:	009b      	lsls	r3, r3, #2
 800d21a:	5cd3      	ldrb	r3, [r2, r3]
 800d21c:	2b03      	cmp	r3, #3
 800d21e:	d015      	beq.n	800d24c <USBD_CDC_Setup+0x164>
          {
            USBD_CtlError(pdev, req);
 800d220:	683a      	ldr	r2, [r7, #0]
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	0011      	movs	r1, r2
 800d226:	0018      	movs	r0, r3
 800d228:	f001 fac9 	bl	800e7be <USBD_CtlError>
            ret = USBD_FAIL;
 800d22c:	2317      	movs	r3, #23
 800d22e:	18fb      	adds	r3, r7, r3
 800d230:	2202      	movs	r2, #2
 800d232:	701a      	strb	r2, [r3, #0]
          }
          break;
 800d234:	e00a      	b.n	800d24c <USBD_CDC_Setup+0x164>

        default:
          USBD_CtlError(pdev, req);
 800d236:	683a      	ldr	r2, [r7, #0]
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	0011      	movs	r1, r2
 800d23c:	0018      	movs	r0, r3
 800d23e:	f001 fabe 	bl	800e7be <USBD_CtlError>
          ret = USBD_FAIL;
 800d242:	2317      	movs	r3, #23
 800d244:	18fb      	adds	r3, r7, r3
 800d246:	2202      	movs	r2, #2
 800d248:	701a      	strb	r2, [r3, #0]
          break;
 800d24a:	e000      	b.n	800d24e <USBD_CDC_Setup+0x166>
          break;
 800d24c:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800d24e:	e00a      	b.n	800d266 <USBD_CDC_Setup+0x17e>

    default:
      USBD_CtlError(pdev, req);
 800d250:	683a      	ldr	r2, [r7, #0]
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	0011      	movs	r1, r2
 800d256:	0018      	movs	r0, r3
 800d258:	f001 fab1 	bl	800e7be <USBD_CtlError>
      ret = USBD_FAIL;
 800d25c:	2317      	movs	r3, #23
 800d25e:	18fb      	adds	r3, r7, r3
 800d260:	2202      	movs	r2, #2
 800d262:	701a      	strb	r2, [r3, #0]
      break;
 800d264:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800d266:	2317      	movs	r3, #23
 800d268:	18fb      	adds	r3, r7, r3
 800d26a:	781b      	ldrb	r3, [r3, #0]
}
 800d26c:	0018      	movs	r0, r3
 800d26e:	46bd      	mov	sp, r7
 800d270:	b006      	add	sp, #24
 800d272:	bd80      	pop	{r7, pc}
 800d274:	00000201 	.word	0x00000201

0800d278 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d278:	b580      	push	{r7, lr}
 800d27a:	b084      	sub	sp, #16
 800d27c:	af00      	add	r7, sp, #0
 800d27e:	6078      	str	r0, [r7, #4]
 800d280:	000a      	movs	r2, r1
 800d282:	1cfb      	adds	r3, r7, #3
 800d284:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d286:	687a      	ldr	r2, [r7, #4]
 800d288:	23ae      	movs	r3, #174	@ 0xae
 800d28a:	009b      	lsls	r3, r3, #2
 800d28c:	58d3      	ldr	r3, [r2, r3]
 800d28e:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800d290:	687a      	ldr	r2, [r7, #4]
 800d292:	23b0      	movs	r3, #176	@ 0xb0
 800d294:	009b      	lsls	r3, r3, #2
 800d296:	58d3      	ldr	r3, [r2, r3]
 800d298:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800d29a:	687a      	ldr	r2, [r7, #4]
 800d29c:	23ae      	movs	r3, #174	@ 0xae
 800d29e:	009b      	lsls	r3, r3, #2
 800d2a0:	58d3      	ldr	r3, [r2, r3]
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d03e      	beq.n	800d324 <USBD_CDC_DataIn+0xac>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800d2a6:	1cfb      	adds	r3, r7, #3
 800d2a8:	781a      	ldrb	r2, [r3, #0]
 800d2aa:	6879      	ldr	r1, [r7, #4]
 800d2ac:	0013      	movs	r3, r2
 800d2ae:	009b      	lsls	r3, r3, #2
 800d2b0:	189b      	adds	r3, r3, r2
 800d2b2:	009b      	lsls	r3, r3, #2
 800d2b4:	18cb      	adds	r3, r1, r3
 800d2b6:	331c      	adds	r3, #28
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d02b      	beq.n	800d316 <USBD_CDC_DataIn+0x9e>
 800d2be:	1cfb      	adds	r3, r7, #3
 800d2c0:	781a      	ldrb	r2, [r3, #0]
 800d2c2:	6879      	ldr	r1, [r7, #4]
 800d2c4:	0013      	movs	r3, r2
 800d2c6:	009b      	lsls	r3, r3, #2
 800d2c8:	189b      	adds	r3, r3, r2
 800d2ca:	009b      	lsls	r3, r3, #2
 800d2cc:	18cb      	adds	r3, r1, r3
 800d2ce:	331c      	adds	r3, #28
 800d2d0:	6818      	ldr	r0, [r3, #0]
 800d2d2:	1cfb      	adds	r3, r7, #3
 800d2d4:	781a      	ldrb	r2, [r3, #0]
 800d2d6:	68b9      	ldr	r1, [r7, #8]
 800d2d8:	0013      	movs	r3, r2
 800d2da:	009b      	lsls	r3, r3, #2
 800d2dc:	189b      	adds	r3, r3, r2
 800d2de:	00db      	lsls	r3, r3, #3
 800d2e0:	18cb      	adds	r3, r1, r3
 800d2e2:	3320      	adds	r3, #32
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	0019      	movs	r1, r3
 800d2e8:	f7f2 ffb0 	bl	800024c <__aeabi_uidivmod>
 800d2ec:	1e0b      	subs	r3, r1, #0
 800d2ee:	d112      	bne.n	800d316 <USBD_CDC_DataIn+0x9e>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800d2f0:	1cfb      	adds	r3, r7, #3
 800d2f2:	781a      	ldrb	r2, [r3, #0]
 800d2f4:	6879      	ldr	r1, [r7, #4]
 800d2f6:	0013      	movs	r3, r2
 800d2f8:	009b      	lsls	r3, r3, #2
 800d2fa:	189b      	adds	r3, r3, r2
 800d2fc:	009b      	lsls	r3, r3, #2
 800d2fe:	18cb      	adds	r3, r1, r3
 800d300:	331c      	adds	r3, #28
 800d302:	2200      	movs	r2, #0
 800d304:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d306:	1cfb      	adds	r3, r7, #3
 800d308:	7819      	ldrb	r1, [r3, #0]
 800d30a:	6878      	ldr	r0, [r7, #4]
 800d30c:	2300      	movs	r3, #0
 800d30e:	2200      	movs	r2, #0
 800d310:	f004 fe22 	bl	8011f58 <USBD_LL_Transmit>
 800d314:	e004      	b.n	800d320 <USBD_CDC_DataIn+0xa8>
    }
    else
    {
      hcdc->TxState = 0U;
 800d316:	68fa      	ldr	r2, [r7, #12]
 800d318:	2385      	movs	r3, #133	@ 0x85
 800d31a:	009b      	lsls	r3, r3, #2
 800d31c:	2100      	movs	r1, #0
 800d31e:	50d1      	str	r1, [r2, r3]
    }
    return USBD_OK;
 800d320:	2300      	movs	r3, #0
 800d322:	e000      	b.n	800d326 <USBD_CDC_DataIn+0xae>
  }
  else
  {
    return USBD_FAIL;
 800d324:	2302      	movs	r3, #2
  }
}
 800d326:	0018      	movs	r0, r3
 800d328:	46bd      	mov	sp, r7
 800d32a:	b004      	add	sp, #16
 800d32c:	bd80      	pop	{r7, pc}

0800d32e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d32e:	b580      	push	{r7, lr}
 800d330:	b084      	sub	sp, #16
 800d332:	af00      	add	r7, sp, #0
 800d334:	6078      	str	r0, [r7, #4]
 800d336:	000a      	movs	r2, r1
 800d338:	1cfb      	adds	r3, r7, #3
 800d33a:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d33c:	687a      	ldr	r2, [r7, #4]
 800d33e:	23ae      	movs	r3, #174	@ 0xae
 800d340:	009b      	lsls	r3, r3, #2
 800d342:	58d3      	ldr	r3, [r2, r3]
 800d344:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d346:	1cfb      	adds	r3, r7, #3
 800d348:	781a      	ldrb	r2, [r3, #0]
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	0011      	movs	r1, r2
 800d34e:	0018      	movs	r0, r3
 800d350:	f004 fe70 	bl	8012034 <USBD_LL_GetRxDataSize>
 800d354:	0001      	movs	r1, r0
 800d356:	68fa      	ldr	r2, [r7, #12]
 800d358:	2383      	movs	r3, #131	@ 0x83
 800d35a:	009b      	lsls	r3, r3, #2
 800d35c:	50d1      	str	r1, [r2, r3]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800d35e:	687a      	ldr	r2, [r7, #4]
 800d360:	23ae      	movs	r3, #174	@ 0xae
 800d362:	009b      	lsls	r3, r3, #2
 800d364:	58d3      	ldr	r3, [r2, r3]
 800d366:	2b00      	cmp	r3, #0
 800d368:	d011      	beq.n	800d38e <USBD_CDC_DataOut+0x60>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d36a:	687a      	ldr	r2, [r7, #4]
 800d36c:	23af      	movs	r3, #175	@ 0xaf
 800d36e:	009b      	lsls	r3, r3, #2
 800d370:	58d3      	ldr	r3, [r2, r3]
 800d372:	68da      	ldr	r2, [r3, #12]
 800d374:	68f9      	ldr	r1, [r7, #12]
 800d376:	2381      	movs	r3, #129	@ 0x81
 800d378:	009b      	lsls	r3, r3, #2
 800d37a:	58c8      	ldr	r0, [r1, r3]
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	2183      	movs	r1, #131	@ 0x83
 800d380:	0089      	lsls	r1, r1, #2
 800d382:	468c      	mov	ip, r1
 800d384:	4463      	add	r3, ip
 800d386:	0019      	movs	r1, r3
 800d388:	4790      	blx	r2

    return USBD_OK;
 800d38a:	2300      	movs	r3, #0
 800d38c:	e000      	b.n	800d390 <USBD_CDC_DataOut+0x62>
  }
  else
  {
    return USBD_FAIL;
 800d38e:	2302      	movs	r3, #2
  }
}
 800d390:	0018      	movs	r0, r3
 800d392:	46bd      	mov	sp, r7
 800d394:	b004      	add	sp, #16
 800d396:	bd80      	pop	{r7, pc}

0800d398 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d398:	b590      	push	{r4, r7, lr}
 800d39a:	b085      	sub	sp, #20
 800d39c:	af00      	add	r7, sp, #0
 800d39e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d3a0:	687a      	ldr	r2, [r7, #4]
 800d3a2:	23ae      	movs	r3, #174	@ 0xae
 800d3a4:	009b      	lsls	r3, r3, #2
 800d3a6:	58d3      	ldr	r3, [r2, r3]
 800d3a8:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d3aa:	687a      	ldr	r2, [r7, #4]
 800d3ac:	23af      	movs	r3, #175	@ 0xaf
 800d3ae:	009b      	lsls	r3, r3, #2
 800d3b0:	58d3      	ldr	r3, [r2, r3]
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d018      	beq.n	800d3e8 <USBD_CDC_EP0_RxReady+0x50>
 800d3b6:	68fa      	ldr	r2, [r7, #12]
 800d3b8:	2380      	movs	r3, #128	@ 0x80
 800d3ba:	009b      	lsls	r3, r3, #2
 800d3bc:	5cd3      	ldrb	r3, [r2, r3]
 800d3be:	2bff      	cmp	r3, #255	@ 0xff
 800d3c0:	d012      	beq.n	800d3e8 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d3c2:	687a      	ldr	r2, [r7, #4]
 800d3c4:	23af      	movs	r3, #175	@ 0xaf
 800d3c6:	009b      	lsls	r3, r3, #2
 800d3c8:	58d3      	ldr	r3, [r2, r3]
 800d3ca:	689b      	ldr	r3, [r3, #8]
 800d3cc:	68f9      	ldr	r1, [r7, #12]
 800d3ce:	2280      	movs	r2, #128	@ 0x80
 800d3d0:	0092      	lsls	r2, r2, #2
 800d3d2:	5c88      	ldrb	r0, [r1, r2]
                                                      (uint8_t *)(void *)hcdc->data,
 800d3d4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800d3d6:	68fa      	ldr	r2, [r7, #12]
 800d3d8:	4c06      	ldr	r4, [pc, #24]	@ (800d3f4 <USBD_CDC_EP0_RxReady+0x5c>)
 800d3da:	5d12      	ldrb	r2, [r2, r4]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d3dc:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d3de:	68fa      	ldr	r2, [r7, #12]
 800d3e0:	2380      	movs	r3, #128	@ 0x80
 800d3e2:	009b      	lsls	r3, r3, #2
 800d3e4:	21ff      	movs	r1, #255	@ 0xff
 800d3e6:	54d1      	strb	r1, [r2, r3]

  }
  return USBD_OK;
 800d3e8:	2300      	movs	r3, #0
}
 800d3ea:	0018      	movs	r0, r3
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	b005      	add	sp, #20
 800d3f0:	bd90      	pop	{r4, r7, pc}
 800d3f2:	46c0      	nop			@ (mov r8, r8)
 800d3f4:	00000201 	.word	0x00000201

0800d3f8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d3f8:	b580      	push	{r7, lr}
 800d3fa:	b082      	sub	sp, #8
 800d3fc:	af00      	add	r7, sp, #0
 800d3fe:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	2243      	movs	r2, #67	@ 0x43
 800d404:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800d406:	4b02      	ldr	r3, [pc, #8]	@ (800d410 <USBD_CDC_GetFSCfgDesc+0x18>)
}
 800d408:	0018      	movs	r0, r3
 800d40a:	46bd      	mov	sp, r7
 800d40c:	b002      	add	sp, #8
 800d40e:	bd80      	pop	{r7, pc}
 800d410:	20000104 	.word	0x20000104

0800d414 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d414:	b580      	push	{r7, lr}
 800d416:	b082      	sub	sp, #8
 800d418:	af00      	add	r7, sp, #0
 800d41a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	2243      	movs	r2, #67	@ 0x43
 800d420:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800d422:	4b02      	ldr	r3, [pc, #8]	@ (800d42c <USBD_CDC_GetHSCfgDesc+0x18>)
}
 800d424:	0018      	movs	r0, r3
 800d426:	46bd      	mov	sp, r7
 800d428:	b002      	add	sp, #8
 800d42a:	bd80      	pop	{r7, pc}
 800d42c:	200000c0 	.word	0x200000c0

0800d430 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d430:	b580      	push	{r7, lr}
 800d432:	b082      	sub	sp, #8
 800d434:	af00      	add	r7, sp, #0
 800d436:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	2243      	movs	r2, #67	@ 0x43
 800d43c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800d43e:	4b02      	ldr	r3, [pc, #8]	@ (800d448 <USBD_CDC_GetOtherSpeedCfgDesc+0x18>)
}
 800d440:	0018      	movs	r0, r3
 800d442:	46bd      	mov	sp, r7
 800d444:	b002      	add	sp, #8
 800d446:	bd80      	pop	{r7, pc}
 800d448:	20000148 	.word	0x20000148

0800d44c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d44c:	b580      	push	{r7, lr}
 800d44e:	b082      	sub	sp, #8
 800d450:	af00      	add	r7, sp, #0
 800d452:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	220a      	movs	r2, #10
 800d458:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800d45a:	4b02      	ldr	r3, [pc, #8]	@ (800d464 <USBD_CDC_GetDeviceQualifierDescriptor+0x18>)
}
 800d45c:	0018      	movs	r0, r3
 800d45e:	46bd      	mov	sp, r7
 800d460:	b002      	add	sp, #8
 800d462:	bd80      	pop	{r7, pc}
 800d464:	2000007c 	.word	0x2000007c

0800d468 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800d468:	b580      	push	{r7, lr}
 800d46a:	b084      	sub	sp, #16
 800d46c:	af00      	add	r7, sp, #0
 800d46e:	6078      	str	r0, [r7, #4]
 800d470:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800d472:	200f      	movs	r0, #15
 800d474:	183b      	adds	r3, r7, r0
 800d476:	2202      	movs	r2, #2
 800d478:	701a      	strb	r2, [r3, #0]

  if (fops != NULL)
 800d47a:	683b      	ldr	r3, [r7, #0]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d007      	beq.n	800d490 <USBD_CDC_RegisterInterface+0x28>
  {
    pdev->pUserData = fops;
 800d480:	687a      	ldr	r2, [r7, #4]
 800d482:	23af      	movs	r3, #175	@ 0xaf
 800d484:	009b      	lsls	r3, r3, #2
 800d486:	6839      	ldr	r1, [r7, #0]
 800d488:	50d1      	str	r1, [r2, r3]
    ret = USBD_OK;
 800d48a:	183b      	adds	r3, r7, r0
 800d48c:	2200      	movs	r2, #0
 800d48e:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 800d490:	230f      	movs	r3, #15
 800d492:	18fb      	adds	r3, r7, r3
 800d494:	781b      	ldrb	r3, [r3, #0]
}
 800d496:	0018      	movs	r0, r3
 800d498:	46bd      	mov	sp, r7
 800d49a:	b004      	add	sp, #16
 800d49c:	bd80      	pop	{r7, pc}

0800d49e <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800d49e:	b580      	push	{r7, lr}
 800d4a0:	b086      	sub	sp, #24
 800d4a2:	af00      	add	r7, sp, #0
 800d4a4:	60f8      	str	r0, [r7, #12]
 800d4a6:	60b9      	str	r1, [r7, #8]
 800d4a8:	1dbb      	adds	r3, r7, #6
 800d4aa:	801a      	strh	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d4ac:	68fa      	ldr	r2, [r7, #12]
 800d4ae:	23ae      	movs	r3, #174	@ 0xae
 800d4b0:	009b      	lsls	r3, r3, #2
 800d4b2:	58d3      	ldr	r3, [r2, r3]
 800d4b4:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800d4b6:	697a      	ldr	r2, [r7, #20]
 800d4b8:	2382      	movs	r3, #130	@ 0x82
 800d4ba:	009b      	lsls	r3, r3, #2
 800d4bc:	68b9      	ldr	r1, [r7, #8]
 800d4be:	50d1      	str	r1, [r2, r3]
  hcdc->TxLength = length;
 800d4c0:	1dbb      	adds	r3, r7, #6
 800d4c2:	8819      	ldrh	r1, [r3, #0]
 800d4c4:	697a      	ldr	r2, [r7, #20]
 800d4c6:	2384      	movs	r3, #132	@ 0x84
 800d4c8:	009b      	lsls	r3, r3, #2
 800d4ca:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800d4cc:	2300      	movs	r3, #0
}
 800d4ce:	0018      	movs	r0, r3
 800d4d0:	46bd      	mov	sp, r7
 800d4d2:	b006      	add	sp, #24
 800d4d4:	bd80      	pop	{r7, pc}

0800d4d6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800d4d6:	b580      	push	{r7, lr}
 800d4d8:	b084      	sub	sp, #16
 800d4da:	af00      	add	r7, sp, #0
 800d4dc:	6078      	str	r0, [r7, #4]
 800d4de:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d4e0:	687a      	ldr	r2, [r7, #4]
 800d4e2:	23ae      	movs	r3, #174	@ 0xae
 800d4e4:	009b      	lsls	r3, r3, #2
 800d4e6:	58d3      	ldr	r3, [r2, r3]
 800d4e8:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800d4ea:	68fa      	ldr	r2, [r7, #12]
 800d4ec:	2381      	movs	r3, #129	@ 0x81
 800d4ee:	009b      	lsls	r3, r3, #2
 800d4f0:	6839      	ldr	r1, [r7, #0]
 800d4f2:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800d4f4:	2300      	movs	r3, #0
}
 800d4f6:	0018      	movs	r0, r3
 800d4f8:	46bd      	mov	sp, r7
 800d4fa:	b004      	add	sp, #16
 800d4fc:	bd80      	pop	{r7, pc}

0800d4fe <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800d4fe:	b580      	push	{r7, lr}
 800d500:	b084      	sub	sp, #16
 800d502:	af00      	add	r7, sp, #0
 800d504:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d506:	687a      	ldr	r2, [r7, #4]
 800d508:	23ae      	movs	r3, #174	@ 0xae
 800d50a:	009b      	lsls	r3, r3, #2
 800d50c:	58d3      	ldr	r3, [r2, r3]
 800d50e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800d510:	687a      	ldr	r2, [r7, #4]
 800d512:	23ae      	movs	r3, #174	@ 0xae
 800d514:	009b      	lsls	r3, r3, #2
 800d516:	58d3      	ldr	r3, [r2, r3]
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d022      	beq.n	800d562 <USBD_CDC_TransmitPacket+0x64>
  {
    if (hcdc->TxState == 0U)
 800d51c:	68fa      	ldr	r2, [r7, #12]
 800d51e:	2385      	movs	r3, #133	@ 0x85
 800d520:	009b      	lsls	r3, r3, #2
 800d522:	58d3      	ldr	r3, [r2, r3]
 800d524:	2b00      	cmp	r3, #0
 800d526:	d11a      	bne.n	800d55e <USBD_CDC_TransmitPacket+0x60>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800d528:	68fa      	ldr	r2, [r7, #12]
 800d52a:	2385      	movs	r3, #133	@ 0x85
 800d52c:	009b      	lsls	r3, r3, #2
 800d52e:	2101      	movs	r1, #1
 800d530:	50d1      	str	r1, [r2, r3]

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800d532:	68fa      	ldr	r2, [r7, #12]
 800d534:	2384      	movs	r3, #132	@ 0x84
 800d536:	009b      	lsls	r3, r3, #2
 800d538:	58d2      	ldr	r2, [r2, r3]
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800d53e:	68fa      	ldr	r2, [r7, #12]
 800d540:	2382      	movs	r3, #130	@ 0x82
 800d542:	009b      	lsls	r3, r3, #2
 800d544:	58d1      	ldr	r1, [r2, r3]
                       (uint16_t)hcdc->TxLength);
 800d546:	68fa      	ldr	r2, [r7, #12]
 800d548:	2384      	movs	r3, #132	@ 0x84
 800d54a:	009b      	lsls	r3, r3, #2
 800d54c:	58d3      	ldr	r3, [r2, r3]
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800d54e:	b29b      	uxth	r3, r3
 800d550:	6878      	ldr	r0, [r7, #4]
 800d552:	000a      	movs	r2, r1
 800d554:	2181      	movs	r1, #129	@ 0x81
 800d556:	f004 fcff 	bl	8011f58 <USBD_LL_Transmit>

      return USBD_OK;
 800d55a:	2300      	movs	r3, #0
 800d55c:	e002      	b.n	800d564 <USBD_CDC_TransmitPacket+0x66>
    }
    else
    {
      return USBD_BUSY;
 800d55e:	2301      	movs	r3, #1
 800d560:	e000      	b.n	800d564 <USBD_CDC_TransmitPacket+0x66>
    }
  }
  else
  {
    return USBD_FAIL;
 800d562:	2302      	movs	r3, #2
  }
}
 800d564:	0018      	movs	r0, r3
 800d566:	46bd      	mov	sp, r7
 800d568:	b004      	add	sp, #16
 800d56a:	bd80      	pop	{r7, pc}

0800d56c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d56c:	b580      	push	{r7, lr}
 800d56e:	b084      	sub	sp, #16
 800d570:	af00      	add	r7, sp, #0
 800d572:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d574:	687a      	ldr	r2, [r7, #4]
 800d576:	23ae      	movs	r3, #174	@ 0xae
 800d578:	009b      	lsls	r3, r3, #2
 800d57a:	58d3      	ldr	r3, [r2, r3]
 800d57c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800d57e:	687a      	ldr	r2, [r7, #4]
 800d580:	23ae      	movs	r3, #174	@ 0xae
 800d582:	009b      	lsls	r3, r3, #2
 800d584:	58d3      	ldr	r3, [r2, r3]
 800d586:	2b00      	cmp	r3, #0
 800d588:	d019      	beq.n	800d5be <USBD_CDC_ReceivePacket+0x52>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	7c1b      	ldrb	r3, [r3, #16]
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d10a      	bne.n	800d5a8 <USBD_CDC_ReceivePacket+0x3c>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800d592:	68fa      	ldr	r2, [r7, #12]
 800d594:	2381      	movs	r3, #129	@ 0x81
 800d596:	009b      	lsls	r3, r3, #2
 800d598:	58d2      	ldr	r2, [r2, r3]
 800d59a:	2380      	movs	r3, #128	@ 0x80
 800d59c:	009b      	lsls	r3, r3, #2
 800d59e:	6878      	ldr	r0, [r7, #4]
 800d5a0:	2101      	movs	r1, #1
 800d5a2:	f004 fd10 	bl	8011fc6 <USBD_LL_PrepareReceive>
 800d5a6:	e008      	b.n	800d5ba <USBD_CDC_ReceivePacket+0x4e>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800d5a8:	68fa      	ldr	r2, [r7, #12]
 800d5aa:	2381      	movs	r3, #129	@ 0x81
 800d5ac:	009b      	lsls	r3, r3, #2
 800d5ae:	58d2      	ldr	r2, [r2, r3]
 800d5b0:	6878      	ldr	r0, [r7, #4]
 800d5b2:	2340      	movs	r3, #64	@ 0x40
 800d5b4:	2101      	movs	r1, #1
 800d5b6:	f004 fd06 	bl	8011fc6 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800d5ba:	2300      	movs	r3, #0
 800d5bc:	e000      	b.n	800d5c0 <USBD_CDC_ReceivePacket+0x54>
  }
  else
  {
    return USBD_FAIL;
 800d5be:	2302      	movs	r3, #2
  }
}
 800d5c0:	0018      	movs	r0, r3
 800d5c2:	46bd      	mov	sp, r7
 800d5c4:	b004      	add	sp, #16
 800d5c6:	bd80      	pop	{r7, pc}

0800d5c8 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d5c8:	b580      	push	{r7, lr}
 800d5ca:	b084      	sub	sp, #16
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	60f8      	str	r0, [r7, #12]
 800d5d0:	60b9      	str	r1, [r7, #8]
 800d5d2:	1dfb      	adds	r3, r7, #7
 800d5d4:	701a      	strb	r2, [r3, #0]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d101      	bne.n	800d5e0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800d5dc:	2302      	movs	r3, #2
 800d5de:	e020      	b.n	800d622 <USBD_Init+0x5a>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800d5e0:	68fa      	ldr	r2, [r7, #12]
 800d5e2:	23ad      	movs	r3, #173	@ 0xad
 800d5e4:	009b      	lsls	r3, r3, #2
 800d5e6:	58d3      	ldr	r3, [r2, r3]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d004      	beq.n	800d5f6 <USBD_Init+0x2e>
  {
    pdev->pClass = NULL;
 800d5ec:	68fa      	ldr	r2, [r7, #12]
 800d5ee:	23ad      	movs	r3, #173	@ 0xad
 800d5f0:	009b      	lsls	r3, r3, #2
 800d5f2:	2100      	movs	r1, #0
 800d5f4:	50d1      	str	r1, [r2, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d5f6:	68bb      	ldr	r3, [r7, #8]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d004      	beq.n	800d606 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d5fc:	68fa      	ldr	r2, [r7, #12]
 800d5fe:	23ac      	movs	r3, #172	@ 0xac
 800d600:	009b      	lsls	r3, r3, #2
 800d602:	68b9      	ldr	r1, [r7, #8]
 800d604:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d606:	68fa      	ldr	r2, [r7, #12]
 800d608:	23a7      	movs	r3, #167	@ 0xa7
 800d60a:	009b      	lsls	r3, r3, #2
 800d60c:	2101      	movs	r1, #1
 800d60e:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	1dfa      	adds	r2, r7, #7
 800d614:	7812      	ldrb	r2, [r2, #0]
 800d616:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	0018      	movs	r0, r3
 800d61c:	f004 fb00 	bl	8011c20 <USBD_LL_Init>

  return USBD_OK;
 800d620:	2300      	movs	r3, #0
}
 800d622:	0018      	movs	r0, r3
 800d624:	46bd      	mov	sp, r7
 800d626:	b004      	add	sp, #16
 800d628:	bd80      	pop	{r7, pc}

0800d62a <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d62a:	b580      	push	{r7, lr}
 800d62c:	b084      	sub	sp, #16
 800d62e:	af00      	add	r7, sp, #0
 800d630:	6078      	str	r0, [r7, #4]
 800d632:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800d634:	200f      	movs	r0, #15
 800d636:	183b      	adds	r3, r7, r0
 800d638:	2200      	movs	r2, #0
 800d63a:	701a      	strb	r2, [r3, #0]
  if (pclass != NULL)
 800d63c:	683b      	ldr	r3, [r7, #0]
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d008      	beq.n	800d654 <USBD_RegisterClass+0x2a>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800d642:	687a      	ldr	r2, [r7, #4]
 800d644:	23ad      	movs	r3, #173	@ 0xad
 800d646:	009b      	lsls	r3, r3, #2
 800d648:	6839      	ldr	r1, [r7, #0]
 800d64a:	50d1      	str	r1, [r2, r3]
    status = USBD_OK;
 800d64c:	183b      	adds	r3, r7, r0
 800d64e:	2200      	movs	r2, #0
 800d650:	701a      	strb	r2, [r3, #0]
 800d652:	e003      	b.n	800d65c <USBD_RegisterClass+0x32>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800d654:	230f      	movs	r3, #15
 800d656:	18fb      	adds	r3, r7, r3
 800d658:	2202      	movs	r2, #2
 800d65a:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800d65c:	230f      	movs	r3, #15
 800d65e:	18fb      	adds	r3, r7, r3
 800d660:	781b      	ldrb	r3, [r3, #0]
}
 800d662:	0018      	movs	r0, r3
 800d664:	46bd      	mov	sp, r7
 800d666:	b004      	add	sp, #16
 800d668:	bd80      	pop	{r7, pc}

0800d66a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d66a:	b580      	push	{r7, lr}
 800d66c:	b082      	sub	sp, #8
 800d66e:	af00      	add	r7, sp, #0
 800d670:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	0018      	movs	r0, r3
 800d676:	f004 fb37 	bl	8011ce8 <USBD_LL_Start>

  return USBD_OK;
 800d67a:	2300      	movs	r3, #0
}
 800d67c:	0018      	movs	r0, r3
 800d67e:	46bd      	mov	sp, r7
 800d680:	b002      	add	sp, #8
 800d682:	bd80      	pop	{r7, pc}

0800d684 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800d684:	b580      	push	{r7, lr}
 800d686:	b082      	sub	sp, #8
 800d688:	af00      	add	r7, sp, #0
 800d68a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d68c:	2300      	movs	r3, #0
}
 800d68e:	0018      	movs	r0, r3
 800d690:	46bd      	mov	sp, r7
 800d692:	b002      	add	sp, #8
 800d694:	bd80      	pop	{r7, pc}

0800d696 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800d696:	b590      	push	{r4, r7, lr}
 800d698:	b085      	sub	sp, #20
 800d69a:	af00      	add	r7, sp, #0
 800d69c:	6078      	str	r0, [r7, #4]
 800d69e:	000a      	movs	r2, r1
 800d6a0:	1cfb      	adds	r3, r7, #3
 800d6a2:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800d6a4:	240f      	movs	r4, #15
 800d6a6:	193b      	adds	r3, r7, r4
 800d6a8:	2202      	movs	r2, #2
 800d6aa:	701a      	strb	r2, [r3, #0]

  if (pdev->pClass != NULL)
 800d6ac:	687a      	ldr	r2, [r7, #4]
 800d6ae:	23ad      	movs	r3, #173	@ 0xad
 800d6b0:	009b      	lsls	r3, r3, #2
 800d6b2:	58d3      	ldr	r3, [r2, r3]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d00e      	beq.n	800d6d6 <USBD_SetClassConfig+0x40>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800d6b8:	687a      	ldr	r2, [r7, #4]
 800d6ba:	23ad      	movs	r3, #173	@ 0xad
 800d6bc:	009b      	lsls	r3, r3, #2
 800d6be:	58d3      	ldr	r3, [r2, r3]
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	1cfa      	adds	r2, r7, #3
 800d6c4:	7811      	ldrb	r1, [r2, #0]
 800d6c6:	687a      	ldr	r2, [r7, #4]
 800d6c8:	0010      	movs	r0, r2
 800d6ca:	4798      	blx	r3
 800d6cc:	1e03      	subs	r3, r0, #0
 800d6ce:	d102      	bne.n	800d6d6 <USBD_SetClassConfig+0x40>
    {
      ret = USBD_OK;
 800d6d0:	193b      	adds	r3, r7, r4
 800d6d2:	2200      	movs	r2, #0
 800d6d4:	701a      	strb	r2, [r3, #0]
    }
  }

  return ret;
 800d6d6:	230f      	movs	r3, #15
 800d6d8:	18fb      	adds	r3, r7, r3
 800d6da:	781b      	ldrb	r3, [r3, #0]
}
 800d6dc:	0018      	movs	r0, r3
 800d6de:	46bd      	mov	sp, r7
 800d6e0:	b005      	add	sp, #20
 800d6e2:	bd90      	pop	{r4, r7, pc}

0800d6e4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800d6e4:	b580      	push	{r7, lr}
 800d6e6:	b082      	sub	sp, #8
 800d6e8:	af00      	add	r7, sp, #0
 800d6ea:	6078      	str	r0, [r7, #4]
 800d6ec:	000a      	movs	r2, r1
 800d6ee:	1cfb      	adds	r3, r7, #3
 800d6f0:	701a      	strb	r2, [r3, #0]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800d6f2:	687a      	ldr	r2, [r7, #4]
 800d6f4:	23ad      	movs	r3, #173	@ 0xad
 800d6f6:	009b      	lsls	r3, r3, #2
 800d6f8:	58d3      	ldr	r3, [r2, r3]
 800d6fa:	685b      	ldr	r3, [r3, #4]
 800d6fc:	1cfa      	adds	r2, r7, #3
 800d6fe:	7811      	ldrb	r1, [r2, #0]
 800d700:	687a      	ldr	r2, [r7, #4]
 800d702:	0010      	movs	r0, r2
 800d704:	4798      	blx	r3

  return USBD_OK;
 800d706:	2300      	movs	r3, #0
}
 800d708:	0018      	movs	r0, r3
 800d70a:	46bd      	mov	sp, r7
 800d70c:	b002      	add	sp, #8
 800d70e:	bd80      	pop	{r7, pc}

0800d710 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d710:	b580      	push	{r7, lr}
 800d712:	b082      	sub	sp, #8
 800d714:	af00      	add	r7, sp, #0
 800d716:	6078      	str	r0, [r7, #4]
 800d718:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	22aa      	movs	r2, #170	@ 0xaa
 800d71e:	0092      	lsls	r2, r2, #2
 800d720:	4694      	mov	ip, r2
 800d722:	4463      	add	r3, ip
 800d724:	683a      	ldr	r2, [r7, #0]
 800d726:	0011      	movs	r1, r2
 800d728:	0018      	movs	r0, r3
 800d72a:	f001 f810 	bl	800e74e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d72e:	687a      	ldr	r2, [r7, #4]
 800d730:	23a5      	movs	r3, #165	@ 0xa5
 800d732:	009b      	lsls	r3, r3, #2
 800d734:	2101      	movs	r1, #1
 800d736:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	4a23      	ldr	r2, [pc, #140]	@ (800d7c8 <USBD_LL_SetupStage+0xb8>)
 800d73c:	5a9b      	ldrh	r3, [r3, r2]
 800d73e:	0019      	movs	r1, r3
 800d740:	687a      	ldr	r2, [r7, #4]
 800d742:	23a6      	movs	r3, #166	@ 0xa6
 800d744:	009b      	lsls	r3, r3, #2
 800d746:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 800d748:	687a      	ldr	r2, [r7, #4]
 800d74a:	23aa      	movs	r3, #170	@ 0xaa
 800d74c:	009b      	lsls	r3, r3, #2
 800d74e:	5cd3      	ldrb	r3, [r2, r3]
 800d750:	001a      	movs	r2, r3
 800d752:	231f      	movs	r3, #31
 800d754:	4013      	ands	r3, r2
 800d756:	2b02      	cmp	r3, #2
 800d758:	d019      	beq.n	800d78e <USBD_LL_SetupStage+0x7e>
 800d75a:	d822      	bhi.n	800d7a2 <USBD_LL_SetupStage+0x92>
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d002      	beq.n	800d766 <USBD_LL_SetupStage+0x56>
 800d760:	2b01      	cmp	r3, #1
 800d762:	d00a      	beq.n	800d77a <USBD_LL_SetupStage+0x6a>
 800d764:	e01d      	b.n	800d7a2 <USBD_LL_SetupStage+0x92>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	22aa      	movs	r2, #170	@ 0xaa
 800d76a:	0092      	lsls	r2, r2, #2
 800d76c:	189a      	adds	r2, r3, r2
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	0011      	movs	r1, r2
 800d772:	0018      	movs	r0, r3
 800d774:	f000 fa10 	bl	800db98 <USBD_StdDevReq>
      break;
 800d778:	e020      	b.n	800d7bc <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	22aa      	movs	r2, #170	@ 0xaa
 800d77e:	0092      	lsls	r2, r2, #2
 800d780:	189a      	adds	r2, r3, r2
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	0011      	movs	r1, r2
 800d786:	0018      	movs	r0, r3
 800d788:	f000 fa78 	bl	800dc7c <USBD_StdItfReq>
      break;
 800d78c:	e016      	b.n	800d7bc <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	22aa      	movs	r2, #170	@ 0xaa
 800d792:	0092      	lsls	r2, r2, #2
 800d794:	189a      	adds	r2, r3, r2
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	0011      	movs	r1, r2
 800d79a:	0018      	movs	r0, r3
 800d79c:	f000 fac5 	bl	800dd2a <USBD_StdEPReq>
      break;
 800d7a0:	e00c      	b.n	800d7bc <USBD_LL_SetupStage+0xac>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d7a2:	687a      	ldr	r2, [r7, #4]
 800d7a4:	23aa      	movs	r3, #170	@ 0xaa
 800d7a6:	009b      	lsls	r3, r3, #2
 800d7a8:	5cd3      	ldrb	r3, [r2, r3]
 800d7aa:	227f      	movs	r2, #127	@ 0x7f
 800d7ac:	4393      	bics	r3, r2
 800d7ae:	b2da      	uxtb	r2, r3
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	0011      	movs	r1, r2
 800d7b4:	0018      	movs	r0, r3
 800d7b6:	f004 fb1e 	bl	8011df6 <USBD_LL_StallEP>
      break;
 800d7ba:	46c0      	nop			@ (mov r8, r8)
  }

  return USBD_OK;
 800d7bc:	2300      	movs	r3, #0
}
 800d7be:	0018      	movs	r0, r3
 800d7c0:	46bd      	mov	sp, r7
 800d7c2:	b002      	add	sp, #8
 800d7c4:	bd80      	pop	{r7, pc}
 800d7c6:	46c0      	nop			@ (mov r8, r8)
 800d7c8:	000002ae 	.word	0x000002ae

0800d7cc <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d7cc:	b580      	push	{r7, lr}
 800d7ce:	b086      	sub	sp, #24
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	60f8      	str	r0, [r7, #12]
 800d7d4:	607a      	str	r2, [r7, #4]
 800d7d6:	200b      	movs	r0, #11
 800d7d8:	183b      	adds	r3, r7, r0
 800d7da:	1c0a      	adds	r2, r1, #0
 800d7dc:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800d7de:	183b      	adds	r3, r7, r0
 800d7e0:	781b      	ldrb	r3, [r3, #0]
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d154      	bne.n	800d890 <USBD_LL_DataOutStage+0xc4>
  {
    pep = &pdev->ep_out[0];
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	3355      	adds	r3, #85	@ 0x55
 800d7ea:	33ff      	adds	r3, #255	@ 0xff
 800d7ec:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d7ee:	68fa      	ldr	r2, [r7, #12]
 800d7f0:	23a5      	movs	r3, #165	@ 0xa5
 800d7f2:	009b      	lsls	r3, r3, #2
 800d7f4:	58d3      	ldr	r3, [r2, r3]
 800d7f6:	2b03      	cmp	r3, #3
 800d7f8:	d139      	bne.n	800d86e <USBD_LL_DataOutStage+0xa2>
    {
      if (pep->rem_length > pep->maxpacket)
 800d7fa:	697b      	ldr	r3, [r7, #20]
 800d7fc:	68da      	ldr	r2, [r3, #12]
 800d7fe:	697b      	ldr	r3, [r7, #20]
 800d800:	691b      	ldr	r3, [r3, #16]
 800d802:	429a      	cmp	r2, r3
 800d804:	d919      	bls.n	800d83a <USBD_LL_DataOutStage+0x6e>
      {
        pep->rem_length -= pep->maxpacket;
 800d806:	697b      	ldr	r3, [r7, #20]
 800d808:	68da      	ldr	r2, [r3, #12]
 800d80a:	697b      	ldr	r3, [r7, #20]
 800d80c:	691b      	ldr	r3, [r3, #16]
 800d80e:	1ad2      	subs	r2, r2, r3
 800d810:	697b      	ldr	r3, [r7, #20]
 800d812:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d814:	697b      	ldr	r3, [r7, #20]
 800d816:	68da      	ldr	r2, [r3, #12]
 800d818:	697b      	ldr	r3, [r7, #20]
 800d81a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800d81c:	429a      	cmp	r2, r3
 800d81e:	d203      	bcs.n	800d828 <USBD_LL_DataOutStage+0x5c>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d820:	697b      	ldr	r3, [r7, #20]
 800d822:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800d824:	b29b      	uxth	r3, r3
 800d826:	e002      	b.n	800d82e <USBD_LL_DataOutStage+0x62>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d828:	697b      	ldr	r3, [r7, #20]
 800d82a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800d82c:	b29b      	uxth	r3, r3
 800d82e:	6879      	ldr	r1, [r7, #4]
 800d830:	68f8      	ldr	r0, [r7, #12]
 800d832:	001a      	movs	r2, r3
 800d834:	f001 f898 	bl	800e968 <USBD_CtlContinueRx>
 800d838:	e045      	b.n	800d8c6 <USBD_LL_DataOutStage+0xfa>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800d83a:	68fa      	ldr	r2, [r7, #12]
 800d83c:	23ad      	movs	r3, #173	@ 0xad
 800d83e:	009b      	lsls	r3, r3, #2
 800d840:	58d3      	ldr	r3, [r2, r3]
 800d842:	691b      	ldr	r3, [r3, #16]
 800d844:	2b00      	cmp	r3, #0
 800d846:	d00d      	beq.n	800d864 <USBD_LL_DataOutStage+0x98>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d848:	68fa      	ldr	r2, [r7, #12]
 800d84a:	23a7      	movs	r3, #167	@ 0xa7
 800d84c:	009b      	lsls	r3, r3, #2
 800d84e:	5cd3      	ldrb	r3, [r2, r3]
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800d850:	2b03      	cmp	r3, #3
 800d852:	d107      	bne.n	800d864 <USBD_LL_DataOutStage+0x98>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800d854:	68fa      	ldr	r2, [r7, #12]
 800d856:	23ad      	movs	r3, #173	@ 0xad
 800d858:	009b      	lsls	r3, r3, #2
 800d85a:	58d3      	ldr	r3, [r2, r3]
 800d85c:	691b      	ldr	r3, [r3, #16]
 800d85e:	68fa      	ldr	r2, [r7, #12]
 800d860:	0010      	movs	r0, r2
 800d862:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	0018      	movs	r0, r3
 800d868:	f001 f891 	bl	800e98e <USBD_CtlSendStatus>
 800d86c:	e02b      	b.n	800d8c6 <USBD_LL_DataOutStage+0xfa>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800d86e:	68fa      	ldr	r2, [r7, #12]
 800d870:	23a5      	movs	r3, #165	@ 0xa5
 800d872:	009b      	lsls	r3, r3, #2
 800d874:	58d3      	ldr	r3, [r2, r3]
 800d876:	2b05      	cmp	r3, #5
 800d878:	d125      	bne.n	800d8c6 <USBD_LL_DataOutStage+0xfa>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800d87a:	68fa      	ldr	r2, [r7, #12]
 800d87c:	23a5      	movs	r3, #165	@ 0xa5
 800d87e:	009b      	lsls	r3, r3, #2
 800d880:	2100      	movs	r1, #0
 800d882:	50d1      	str	r1, [r2, r3]
        USBD_LL_StallEP(pdev, 0U);
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	2100      	movs	r1, #0
 800d888:	0018      	movs	r0, r3
 800d88a:	f004 fab4 	bl	8011df6 <USBD_LL_StallEP>
 800d88e:	e01a      	b.n	800d8c6 <USBD_LL_DataOutStage+0xfa>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800d890:	68fa      	ldr	r2, [r7, #12]
 800d892:	23ad      	movs	r3, #173	@ 0xad
 800d894:	009b      	lsls	r3, r3, #2
 800d896:	58d3      	ldr	r3, [r2, r3]
 800d898:	699b      	ldr	r3, [r3, #24]
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d011      	beq.n	800d8c2 <USBD_LL_DataOutStage+0xf6>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d89e:	68fa      	ldr	r2, [r7, #12]
 800d8a0:	23a7      	movs	r3, #167	@ 0xa7
 800d8a2:	009b      	lsls	r3, r3, #2
 800d8a4:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataOut != NULL) &&
 800d8a6:	2b03      	cmp	r3, #3
 800d8a8:	d10b      	bne.n	800d8c2 <USBD_LL_DataOutStage+0xf6>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800d8aa:	68fa      	ldr	r2, [r7, #12]
 800d8ac:	23ad      	movs	r3, #173	@ 0xad
 800d8ae:	009b      	lsls	r3, r3, #2
 800d8b0:	58d3      	ldr	r3, [r2, r3]
 800d8b2:	699b      	ldr	r3, [r3, #24]
 800d8b4:	220b      	movs	r2, #11
 800d8b6:	18ba      	adds	r2, r7, r2
 800d8b8:	7811      	ldrb	r1, [r2, #0]
 800d8ba:	68fa      	ldr	r2, [r7, #12]
 800d8bc:	0010      	movs	r0, r2
 800d8be:	4798      	blx	r3
 800d8c0:	e001      	b.n	800d8c6 <USBD_LL_DataOutStage+0xfa>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800d8c2:	2302      	movs	r3, #2
 800d8c4:	e000      	b.n	800d8c8 <USBD_LL_DataOutStage+0xfc>
  }

  return USBD_OK;
 800d8c6:	2300      	movs	r3, #0
}
 800d8c8:	0018      	movs	r0, r3
 800d8ca:	46bd      	mov	sp, r7
 800d8cc:	b006      	add	sp, #24
 800d8ce:	bd80      	pop	{r7, pc}

0800d8d0 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d8d0:	b580      	push	{r7, lr}
 800d8d2:	b086      	sub	sp, #24
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	60f8      	str	r0, [r7, #12]
 800d8d8:	607a      	str	r2, [r7, #4]
 800d8da:	200b      	movs	r0, #11
 800d8dc:	183b      	adds	r3, r7, r0
 800d8de:	1c0a      	adds	r2, r1, #0
 800d8e0:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800d8e2:	183b      	adds	r3, r7, r0
 800d8e4:	781b      	ldrb	r3, [r3, #0]
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d000      	beq.n	800d8ec <USBD_LL_DataInStage+0x1c>
 800d8ea:	e08e      	b.n	800da0a <USBD_LL_DataInStage+0x13a>
  {
    pep = &pdev->ep_in[0];
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	3314      	adds	r3, #20
 800d8f0:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d8f2:	68fa      	ldr	r2, [r7, #12]
 800d8f4:	23a5      	movs	r3, #165	@ 0xa5
 800d8f6:	009b      	lsls	r3, r3, #2
 800d8f8:	58d3      	ldr	r3, [r2, r3]
 800d8fa:	2b02      	cmp	r3, #2
 800d8fc:	d164      	bne.n	800d9c8 <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 800d8fe:	697b      	ldr	r3, [r7, #20]
 800d900:	68da      	ldr	r2, [r3, #12]
 800d902:	697b      	ldr	r3, [r7, #20]
 800d904:	691b      	ldr	r3, [r3, #16]
 800d906:	429a      	cmp	r2, r3
 800d908:	d915      	bls.n	800d936 <USBD_LL_DataInStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800d90a:	697b      	ldr	r3, [r7, #20]
 800d90c:	68da      	ldr	r2, [r3, #12]
 800d90e:	697b      	ldr	r3, [r7, #20]
 800d910:	691b      	ldr	r3, [r3, #16]
 800d912:	1ad2      	subs	r2, r2, r3
 800d914:	697b      	ldr	r3, [r7, #20]
 800d916:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800d918:	697b      	ldr	r3, [r7, #20]
 800d91a:	68db      	ldr	r3, [r3, #12]
 800d91c:	b29a      	uxth	r2, r3
 800d91e:	6879      	ldr	r1, [r7, #4]
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	0018      	movs	r0, r3
 800d924:	f000 ffe9 	bl	800e8fa <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d928:	68f8      	ldr	r0, [r7, #12]
 800d92a:	2300      	movs	r3, #0
 800d92c:	2200      	movs	r2, #0
 800d92e:	2100      	movs	r1, #0
 800d930:	f004 fb49 	bl	8011fc6 <USBD_LL_PrepareReceive>
 800d934:	e059      	b.n	800d9ea <USBD_LL_DataInStage+0x11a>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800d936:	697b      	ldr	r3, [r7, #20]
 800d938:	689a      	ldr	r2, [r3, #8]
 800d93a:	697b      	ldr	r3, [r7, #20]
 800d93c:	691b      	ldr	r3, [r3, #16]
 800d93e:	0019      	movs	r1, r3
 800d940:	0010      	movs	r0, r2
 800d942:	f7f2 fc83 	bl	800024c <__aeabi_uidivmod>
 800d946:	1e0b      	subs	r3, r1, #0
 800d948:	d11f      	bne.n	800d98a <USBD_LL_DataInStage+0xba>
            (pep->total_length >= pep->maxpacket) &&
 800d94a:	697b      	ldr	r3, [r7, #20]
 800d94c:	689a      	ldr	r2, [r3, #8]
 800d94e:	697b      	ldr	r3, [r7, #20]
 800d950:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800d952:	429a      	cmp	r2, r3
 800d954:	d319      	bcc.n	800d98a <USBD_LL_DataInStage+0xba>
            (pep->total_length < pdev->ep0_data_len))
 800d956:	697b      	ldr	r3, [r7, #20]
 800d958:	689a      	ldr	r2, [r3, #8]
 800d95a:	68f9      	ldr	r1, [r7, #12]
 800d95c:	23a6      	movs	r3, #166	@ 0xa6
 800d95e:	009b      	lsls	r3, r3, #2
 800d960:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 800d962:	429a      	cmp	r2, r3
 800d964:	d211      	bcs.n	800d98a <USBD_LL_DataInStage+0xba>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	2200      	movs	r2, #0
 800d96a:	2100      	movs	r1, #0
 800d96c:	0018      	movs	r0, r3
 800d96e:	f000 ffc4 	bl	800e8fa <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d972:	68fa      	ldr	r2, [r7, #12]
 800d974:	23a6      	movs	r3, #166	@ 0xa6
 800d976:	009b      	lsls	r3, r3, #2
 800d978:	2100      	movs	r1, #0
 800d97a:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d97c:	68f8      	ldr	r0, [r7, #12]
 800d97e:	2300      	movs	r3, #0
 800d980:	2200      	movs	r2, #0
 800d982:	2100      	movs	r1, #0
 800d984:	f004 fb1f 	bl	8011fc6 <USBD_LL_PrepareReceive>
 800d988:	e02f      	b.n	800d9ea <USBD_LL_DataInStage+0x11a>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800d98a:	68fa      	ldr	r2, [r7, #12]
 800d98c:	23ad      	movs	r3, #173	@ 0xad
 800d98e:	009b      	lsls	r3, r3, #2
 800d990:	58d3      	ldr	r3, [r2, r3]
 800d992:	68db      	ldr	r3, [r3, #12]
 800d994:	2b00      	cmp	r3, #0
 800d996:	d00d      	beq.n	800d9b4 <USBD_LL_DataInStage+0xe4>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d998:	68fa      	ldr	r2, [r7, #12]
 800d99a:	23a7      	movs	r3, #167	@ 0xa7
 800d99c:	009b      	lsls	r3, r3, #2
 800d99e:	5cd3      	ldrb	r3, [r2, r3]
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800d9a0:	2b03      	cmp	r3, #3
 800d9a2:	d107      	bne.n	800d9b4 <USBD_LL_DataInStage+0xe4>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800d9a4:	68fa      	ldr	r2, [r7, #12]
 800d9a6:	23ad      	movs	r3, #173	@ 0xad
 800d9a8:	009b      	lsls	r3, r3, #2
 800d9aa:	58d3      	ldr	r3, [r2, r3]
 800d9ac:	68db      	ldr	r3, [r3, #12]
 800d9ae:	68fa      	ldr	r2, [r7, #12]
 800d9b0:	0010      	movs	r0, r2
 800d9b2:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	2180      	movs	r1, #128	@ 0x80
 800d9b8:	0018      	movs	r0, r3
 800d9ba:	f004 fa1c 	bl	8011df6 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	0018      	movs	r0, r3
 800d9c2:	f000 fff8 	bl	800e9b6 <USBD_CtlReceiveStatus>
 800d9c6:	e010      	b.n	800d9ea <USBD_LL_DataInStage+0x11a>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800d9c8:	68fa      	ldr	r2, [r7, #12]
 800d9ca:	23a5      	movs	r3, #165	@ 0xa5
 800d9cc:	009b      	lsls	r3, r3, #2
 800d9ce:	58d3      	ldr	r3, [r2, r3]
 800d9d0:	2b04      	cmp	r3, #4
 800d9d2:	d005      	beq.n	800d9e0 <USBD_LL_DataInStage+0x110>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800d9d4:	68fa      	ldr	r2, [r7, #12]
 800d9d6:	23a5      	movs	r3, #165	@ 0xa5
 800d9d8:	009b      	lsls	r3, r3, #2
 800d9da:	58d3      	ldr	r3, [r2, r3]
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d104      	bne.n	800d9ea <USBD_LL_DataInStage+0x11a>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	2180      	movs	r1, #128	@ 0x80
 800d9e4:	0018      	movs	r0, r3
 800d9e6:	f004 fa06 	bl	8011df6 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800d9ea:	68fa      	ldr	r2, [r7, #12]
 800d9ec:	23a8      	movs	r3, #168	@ 0xa8
 800d9ee:	009b      	lsls	r3, r3, #2
 800d9f0:	5cd3      	ldrb	r3, [r2, r3]
 800d9f2:	2b01      	cmp	r3, #1
 800d9f4:	d124      	bne.n	800da40 <USBD_LL_DataInStage+0x170>
    {
      USBD_RunTestMode(pdev);
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	0018      	movs	r0, r3
 800d9fa:	f7ff fe43 	bl	800d684 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d9fe:	68fa      	ldr	r2, [r7, #12]
 800da00:	23a8      	movs	r3, #168	@ 0xa8
 800da02:	009b      	lsls	r3, r3, #2
 800da04:	2100      	movs	r1, #0
 800da06:	54d1      	strb	r1, [r2, r3]
 800da08:	e01a      	b.n	800da40 <USBD_LL_DataInStage+0x170>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800da0a:	68fa      	ldr	r2, [r7, #12]
 800da0c:	23ad      	movs	r3, #173	@ 0xad
 800da0e:	009b      	lsls	r3, r3, #2
 800da10:	58d3      	ldr	r3, [r2, r3]
 800da12:	695b      	ldr	r3, [r3, #20]
 800da14:	2b00      	cmp	r3, #0
 800da16:	d011      	beq.n	800da3c <USBD_LL_DataInStage+0x16c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800da18:	68fa      	ldr	r2, [r7, #12]
 800da1a:	23a7      	movs	r3, #167	@ 0xa7
 800da1c:	009b      	lsls	r3, r3, #2
 800da1e:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataIn != NULL) &&
 800da20:	2b03      	cmp	r3, #3
 800da22:	d10b      	bne.n	800da3c <USBD_LL_DataInStage+0x16c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800da24:	68fa      	ldr	r2, [r7, #12]
 800da26:	23ad      	movs	r3, #173	@ 0xad
 800da28:	009b      	lsls	r3, r3, #2
 800da2a:	58d3      	ldr	r3, [r2, r3]
 800da2c:	695b      	ldr	r3, [r3, #20]
 800da2e:	220b      	movs	r2, #11
 800da30:	18ba      	adds	r2, r7, r2
 800da32:	7811      	ldrb	r1, [r2, #0]
 800da34:	68fa      	ldr	r2, [r7, #12]
 800da36:	0010      	movs	r0, r2
 800da38:	4798      	blx	r3
 800da3a:	e001      	b.n	800da40 <USBD_LL_DataInStage+0x170>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800da3c:	2302      	movs	r3, #2
 800da3e:	e000      	b.n	800da42 <USBD_LL_DataInStage+0x172>
  }

  return USBD_OK;
 800da40:	2300      	movs	r3, #0
}
 800da42:	0018      	movs	r0, r3
 800da44:	46bd      	mov	sp, r7
 800da46:	b006      	add	sp, #24
 800da48:	bd80      	pop	{r7, pc}

0800da4a <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800da4a:	b580      	push	{r7, lr}
 800da4c:	b082      	sub	sp, #8
 800da4e:	af00      	add	r7, sp, #0
 800da50:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800da52:	6878      	ldr	r0, [r7, #4]
 800da54:	2340      	movs	r3, #64	@ 0x40
 800da56:	2200      	movs	r2, #0
 800da58:	2100      	movs	r1, #0
 800da5a:	f004 f96a 	bl	8011d32 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800da5e:	687a      	ldr	r2, [r7, #4]
 800da60:	23ac      	movs	r3, #172	@ 0xac
 800da62:	005b      	lsls	r3, r3, #1
 800da64:	2101      	movs	r1, #1
 800da66:	50d1      	str	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800da68:	687a      	ldr	r2, [r7, #4]
 800da6a:	23b2      	movs	r3, #178	@ 0xb2
 800da6c:	005b      	lsls	r3, r3, #1
 800da6e:	2140      	movs	r1, #64	@ 0x40
 800da70:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800da72:	6878      	ldr	r0, [r7, #4]
 800da74:	2340      	movs	r3, #64	@ 0x40
 800da76:	2200      	movs	r2, #0
 800da78:	2180      	movs	r1, #128	@ 0x80
 800da7a:	f004 f95a 	bl	8011d32 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	2201      	movs	r2, #1
 800da82:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	2240      	movs	r2, #64	@ 0x40
 800da88:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800da8a:	687a      	ldr	r2, [r7, #4]
 800da8c:	23a7      	movs	r3, #167	@ 0xa7
 800da8e:	009b      	lsls	r3, r3, #2
 800da90:	2101      	movs	r1, #1
 800da92:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 800da94:	687a      	ldr	r2, [r7, #4]
 800da96:	23a5      	movs	r3, #165	@ 0xa5
 800da98:	009b      	lsls	r3, r3, #2
 800da9a:	2100      	movs	r1, #0
 800da9c:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	2200      	movs	r2, #0
 800daa2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800daa4:	687a      	ldr	r2, [r7, #4]
 800daa6:	23a9      	movs	r3, #169	@ 0xa9
 800daa8:	009b      	lsls	r3, r3, #2
 800daaa:	2100      	movs	r1, #0
 800daac:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData)
 800daae:	687a      	ldr	r2, [r7, #4]
 800dab0:	23ae      	movs	r3, #174	@ 0xae
 800dab2:	009b      	lsls	r3, r3, #2
 800dab4:	58d3      	ldr	r3, [r2, r3]
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d00a      	beq.n	800dad0 <USBD_LL_Reset+0x86>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800daba:	687a      	ldr	r2, [r7, #4]
 800dabc:	23ad      	movs	r3, #173	@ 0xad
 800dabe:	009b      	lsls	r3, r3, #2
 800dac0:	58d3      	ldr	r3, [r2, r3]
 800dac2:	685a      	ldr	r2, [r3, #4]
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	685b      	ldr	r3, [r3, #4]
 800dac8:	b2d9      	uxtb	r1, r3
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	0018      	movs	r0, r3
 800dace:	4790      	blx	r2
  }

  return USBD_OK;
 800dad0:	2300      	movs	r3, #0
}
 800dad2:	0018      	movs	r0, r3
 800dad4:	46bd      	mov	sp, r7
 800dad6:	b002      	add	sp, #8
 800dad8:	bd80      	pop	{r7, pc}

0800dada <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800dada:	b580      	push	{r7, lr}
 800dadc:	b082      	sub	sp, #8
 800dade:	af00      	add	r7, sp, #0
 800dae0:	6078      	str	r0, [r7, #4]
 800dae2:	000a      	movs	r2, r1
 800dae4:	1cfb      	adds	r3, r7, #3
 800dae6:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	1cfa      	adds	r2, r7, #3
 800daec:	7812      	ldrb	r2, [r2, #0]
 800daee:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800daf0:	2300      	movs	r3, #0
}
 800daf2:	0018      	movs	r0, r3
 800daf4:	46bd      	mov	sp, r7
 800daf6:	b002      	add	sp, #8
 800daf8:	bd80      	pop	{r7, pc}
	...

0800dafc <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800dafc:	b580      	push	{r7, lr}
 800dafe:	b082      	sub	sp, #8
 800db00:	af00      	add	r7, sp, #0
 800db02:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800db04:	687a      	ldr	r2, [r7, #4]
 800db06:	23a7      	movs	r3, #167	@ 0xa7
 800db08:	009b      	lsls	r3, r3, #2
 800db0a:	5cd1      	ldrb	r1, [r2, r3]
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	4a06      	ldr	r2, [pc, #24]	@ (800db28 <USBD_LL_Suspend+0x2c>)
 800db10:	5499      	strb	r1, [r3, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800db12:	687a      	ldr	r2, [r7, #4]
 800db14:	23a7      	movs	r3, #167	@ 0xa7
 800db16:	009b      	lsls	r3, r3, #2
 800db18:	2104      	movs	r1, #4
 800db1a:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 800db1c:	2300      	movs	r3, #0
}
 800db1e:	0018      	movs	r0, r3
 800db20:	46bd      	mov	sp, r7
 800db22:	b002      	add	sp, #8
 800db24:	bd80      	pop	{r7, pc}
 800db26:	46c0      	nop			@ (mov r8, r8)
 800db28:	0000029d 	.word	0x0000029d

0800db2c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800db2c:	b580      	push	{r7, lr}
 800db2e:	b082      	sub	sp, #8
 800db30:	af00      	add	r7, sp, #0
 800db32:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800db34:	687a      	ldr	r2, [r7, #4]
 800db36:	23a7      	movs	r3, #167	@ 0xa7
 800db38:	009b      	lsls	r3, r3, #2
 800db3a:	5cd3      	ldrb	r3, [r2, r3]
 800db3c:	2b04      	cmp	r3, #4
 800db3e:	d106      	bne.n	800db4e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	4a05      	ldr	r2, [pc, #20]	@ (800db58 <USBD_LL_Resume+0x2c>)
 800db44:	5c99      	ldrb	r1, [r3, r2]
 800db46:	687a      	ldr	r2, [r7, #4]
 800db48:	23a7      	movs	r3, #167	@ 0xa7
 800db4a:	009b      	lsls	r3, r3, #2
 800db4c:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 800db4e:	2300      	movs	r3, #0
}
 800db50:	0018      	movs	r0, r3
 800db52:	46bd      	mov	sp, r7
 800db54:	b002      	add	sp, #8
 800db56:	bd80      	pop	{r7, pc}
 800db58:	0000029d 	.word	0x0000029d

0800db5c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800db5c:	b580      	push	{r7, lr}
 800db5e:	b082      	sub	sp, #8
 800db60:	af00      	add	r7, sp, #0
 800db62:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db64:	687a      	ldr	r2, [r7, #4]
 800db66:	23a7      	movs	r3, #167	@ 0xa7
 800db68:	009b      	lsls	r3, r3, #2
 800db6a:	5cd3      	ldrb	r3, [r2, r3]
 800db6c:	2b03      	cmp	r3, #3
 800db6e:	d10e      	bne.n	800db8e <USBD_LL_SOF+0x32>
  {
    if (pdev->pClass->SOF != NULL)
 800db70:	687a      	ldr	r2, [r7, #4]
 800db72:	23ad      	movs	r3, #173	@ 0xad
 800db74:	009b      	lsls	r3, r3, #2
 800db76:	58d3      	ldr	r3, [r2, r3]
 800db78:	69db      	ldr	r3, [r3, #28]
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d007      	beq.n	800db8e <USBD_LL_SOF+0x32>
    {
      pdev->pClass->SOF(pdev);
 800db7e:	687a      	ldr	r2, [r7, #4]
 800db80:	23ad      	movs	r3, #173	@ 0xad
 800db82:	009b      	lsls	r3, r3, #2
 800db84:	58d3      	ldr	r3, [r2, r3]
 800db86:	69db      	ldr	r3, [r3, #28]
 800db88:	687a      	ldr	r2, [r7, #4]
 800db8a:	0010      	movs	r0, r2
 800db8c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800db8e:	2300      	movs	r3, #0
}
 800db90:	0018      	movs	r0, r3
 800db92:	46bd      	mov	sp, r7
 800db94:	b002      	add	sp, #8
 800db96:	bd80      	pop	{r7, pc}

0800db98 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800db98:	b580      	push	{r7, lr}
 800db9a:	b084      	sub	sp, #16
 800db9c:	af00      	add	r7, sp, #0
 800db9e:	6078      	str	r0, [r7, #4]
 800dba0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dba2:	230f      	movs	r3, #15
 800dba4:	18fb      	adds	r3, r7, r3
 800dba6:	2200      	movs	r2, #0
 800dba8:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dbaa:	683b      	ldr	r3, [r7, #0]
 800dbac:	781b      	ldrb	r3, [r3, #0]
 800dbae:	001a      	movs	r2, r3
 800dbb0:	2360      	movs	r3, #96	@ 0x60
 800dbb2:	4013      	ands	r3, r2
 800dbb4:	2b40      	cmp	r3, #64	@ 0x40
 800dbb6:	d004      	beq.n	800dbc2 <USBD_StdDevReq+0x2a>
 800dbb8:	d84f      	bhi.n	800dc5a <USBD_StdDevReq+0xc2>
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d00b      	beq.n	800dbd6 <USBD_StdDevReq+0x3e>
 800dbbe:	2b20      	cmp	r3, #32
 800dbc0:	d14b      	bne.n	800dc5a <USBD_StdDevReq+0xc2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800dbc2:	687a      	ldr	r2, [r7, #4]
 800dbc4:	23ad      	movs	r3, #173	@ 0xad
 800dbc6:	009b      	lsls	r3, r3, #2
 800dbc8:	58d3      	ldr	r3, [r2, r3]
 800dbca:	689b      	ldr	r3, [r3, #8]
 800dbcc:	6839      	ldr	r1, [r7, #0]
 800dbce:	687a      	ldr	r2, [r7, #4]
 800dbd0:	0010      	movs	r0, r2
 800dbd2:	4798      	blx	r3
      break;
 800dbd4:	e048      	b.n	800dc68 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800dbd6:	683b      	ldr	r3, [r7, #0]
 800dbd8:	785b      	ldrb	r3, [r3, #1]
 800dbda:	2b09      	cmp	r3, #9
 800dbdc:	d835      	bhi.n	800dc4a <USBD_StdDevReq+0xb2>
 800dbde:	009a      	lsls	r2, r3, #2
 800dbe0:	4b25      	ldr	r3, [pc, #148]	@ (800dc78 <USBD_StdDevReq+0xe0>)
 800dbe2:	18d3      	adds	r3, r2, r3
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800dbe8:	683a      	ldr	r2, [r7, #0]
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	0011      	movs	r1, r2
 800dbee:	0018      	movs	r0, r3
 800dbf0:	f000 fa52 	bl	800e098 <USBD_GetDescriptor>
          break;
 800dbf4:	e030      	b.n	800dc58 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800dbf6:	683a      	ldr	r2, [r7, #0]
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	0011      	movs	r1, r2
 800dbfc:	0018      	movs	r0, r3
 800dbfe:	f000 fbfd 	bl	800e3fc <USBD_SetAddress>
          break;
 800dc02:	e029      	b.n	800dc58 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800dc04:	683a      	ldr	r2, [r7, #0]
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	0011      	movs	r1, r2
 800dc0a:	0018      	movs	r0, r3
 800dc0c:	f000 fc4a 	bl	800e4a4 <USBD_SetConfig>
          break;
 800dc10:	e022      	b.n	800dc58 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800dc12:	683a      	ldr	r2, [r7, #0]
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	0011      	movs	r1, r2
 800dc18:	0018      	movs	r0, r3
 800dc1a:	f000 fce7 	bl	800e5ec <USBD_GetConfig>
          break;
 800dc1e:	e01b      	b.n	800dc58 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800dc20:	683a      	ldr	r2, [r7, #0]
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	0011      	movs	r1, r2
 800dc26:	0018      	movs	r0, r3
 800dc28:	f000 fd1b 	bl	800e662 <USBD_GetStatus>
          break;
 800dc2c:	e014      	b.n	800dc58 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800dc2e:	683a      	ldr	r2, [r7, #0]
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	0011      	movs	r1, r2
 800dc34:	0018      	movs	r0, r3
 800dc36:	f000 fd4e 	bl	800e6d6 <USBD_SetFeature>
          break;
 800dc3a:	e00d      	b.n	800dc58 <USBD_StdDevReq+0xc0>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800dc3c:	683a      	ldr	r2, [r7, #0]
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	0011      	movs	r1, r2
 800dc42:	0018      	movs	r0, r3
 800dc44:	f000 fd5d 	bl	800e702 <USBD_ClrFeature>
          break;
 800dc48:	e006      	b.n	800dc58 <USBD_StdDevReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800dc4a:	683a      	ldr	r2, [r7, #0]
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	0011      	movs	r1, r2
 800dc50:	0018      	movs	r0, r3
 800dc52:	f000 fdb4 	bl	800e7be <USBD_CtlError>
          break;
 800dc56:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800dc58:	e006      	b.n	800dc68 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800dc5a:	683a      	ldr	r2, [r7, #0]
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	0011      	movs	r1, r2
 800dc60:	0018      	movs	r0, r3
 800dc62:	f000 fdac 	bl	800e7be <USBD_CtlError>
      break;
 800dc66:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800dc68:	230f      	movs	r3, #15
 800dc6a:	18fb      	adds	r3, r7, r3
 800dc6c:	781b      	ldrb	r3, [r3, #0]
}
 800dc6e:	0018      	movs	r0, r3
 800dc70:	46bd      	mov	sp, r7
 800dc72:	b004      	add	sp, #16
 800dc74:	bd80      	pop	{r7, pc}
 800dc76:	46c0      	nop			@ (mov r8, r8)
 800dc78:	08016878 	.word	0x08016878

0800dc7c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800dc7c:	b5b0      	push	{r4, r5, r7, lr}
 800dc7e:	b084      	sub	sp, #16
 800dc80:	af00      	add	r7, sp, #0
 800dc82:	6078      	str	r0, [r7, #4]
 800dc84:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dc86:	230f      	movs	r3, #15
 800dc88:	18fb      	adds	r3, r7, r3
 800dc8a:	2200      	movs	r2, #0
 800dc8c:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dc8e:	683b      	ldr	r3, [r7, #0]
 800dc90:	781b      	ldrb	r3, [r3, #0]
 800dc92:	001a      	movs	r2, r3
 800dc94:	2360      	movs	r3, #96	@ 0x60
 800dc96:	4013      	ands	r3, r2
 800dc98:	2b40      	cmp	r3, #64	@ 0x40
 800dc9a:	d004      	beq.n	800dca6 <USBD_StdItfReq+0x2a>
 800dc9c:	d839      	bhi.n	800dd12 <USBD_StdItfReq+0x96>
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d001      	beq.n	800dca6 <USBD_StdItfReq+0x2a>
 800dca2:	2b20      	cmp	r3, #32
 800dca4:	d135      	bne.n	800dd12 <USBD_StdItfReq+0x96>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800dca6:	687a      	ldr	r2, [r7, #4]
 800dca8:	23a7      	movs	r3, #167	@ 0xa7
 800dcaa:	009b      	lsls	r3, r3, #2
 800dcac:	5cd3      	ldrb	r3, [r2, r3]
 800dcae:	3b01      	subs	r3, #1
 800dcb0:	2b02      	cmp	r3, #2
 800dcb2:	d825      	bhi.n	800dd00 <USBD_StdItfReq+0x84>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800dcb4:	683b      	ldr	r3, [r7, #0]
 800dcb6:	889b      	ldrh	r3, [r3, #4]
 800dcb8:	b2db      	uxtb	r3, r3
 800dcba:	2b01      	cmp	r3, #1
 800dcbc:	d819      	bhi.n	800dcf2 <USBD_StdItfReq+0x76>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800dcbe:	687a      	ldr	r2, [r7, #4]
 800dcc0:	23ad      	movs	r3, #173	@ 0xad
 800dcc2:	009b      	lsls	r3, r3, #2
 800dcc4:	58d3      	ldr	r3, [r2, r3]
 800dcc6:	689b      	ldr	r3, [r3, #8]
 800dcc8:	250f      	movs	r5, #15
 800dcca:	197c      	adds	r4, r7, r5
 800dccc:	6839      	ldr	r1, [r7, #0]
 800dcce:	687a      	ldr	r2, [r7, #4]
 800dcd0:	0010      	movs	r0, r2
 800dcd2:	4798      	blx	r3
 800dcd4:	0003      	movs	r3, r0
 800dcd6:	7023      	strb	r3, [r4, #0]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800dcd8:	683b      	ldr	r3, [r7, #0]
 800dcda:	88db      	ldrh	r3, [r3, #6]
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d116      	bne.n	800dd0e <USBD_StdItfReq+0x92>
 800dce0:	197b      	adds	r3, r7, r5
 800dce2:	781b      	ldrb	r3, [r3, #0]
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d112      	bne.n	800dd0e <USBD_StdItfReq+0x92>
            {
              USBD_CtlSendStatus(pdev);
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	0018      	movs	r0, r3
 800dcec:	f000 fe4f 	bl	800e98e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800dcf0:	e00d      	b.n	800dd0e <USBD_StdItfReq+0x92>
            USBD_CtlError(pdev, req);
 800dcf2:	683a      	ldr	r2, [r7, #0]
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	0011      	movs	r1, r2
 800dcf8:	0018      	movs	r0, r3
 800dcfa:	f000 fd60 	bl	800e7be <USBD_CtlError>
          break;
 800dcfe:	e006      	b.n	800dd0e <USBD_StdItfReq+0x92>

        default:
          USBD_CtlError(pdev, req);
 800dd00:	683a      	ldr	r2, [r7, #0]
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	0011      	movs	r1, r2
 800dd06:	0018      	movs	r0, r3
 800dd08:	f000 fd59 	bl	800e7be <USBD_CtlError>
          break;
 800dd0c:	e000      	b.n	800dd10 <USBD_StdItfReq+0x94>
          break;
 800dd0e:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800dd10:	e006      	b.n	800dd20 <USBD_StdItfReq+0xa4>

    default:
      USBD_CtlError(pdev, req);
 800dd12:	683a      	ldr	r2, [r7, #0]
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	0011      	movs	r1, r2
 800dd18:	0018      	movs	r0, r3
 800dd1a:	f000 fd50 	bl	800e7be <USBD_CtlError>
      break;
 800dd1e:	46c0      	nop			@ (mov r8, r8)
  }

  return USBD_OK;
 800dd20:	2300      	movs	r3, #0
}
 800dd22:	0018      	movs	r0, r3
 800dd24:	46bd      	mov	sp, r7
 800dd26:	b004      	add	sp, #16
 800dd28:	bdb0      	pop	{r4, r5, r7, pc}

0800dd2a <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800dd2a:	b5b0      	push	{r4, r5, r7, lr}
 800dd2c:	b084      	sub	sp, #16
 800dd2e:	af00      	add	r7, sp, #0
 800dd30:	6078      	str	r0, [r7, #4]
 800dd32:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800dd34:	230f      	movs	r3, #15
 800dd36:	18fb      	adds	r3, r7, r3
 800dd38:	2200      	movs	r2, #0
 800dd3a:	701a      	strb	r2, [r3, #0]
  ep_addr  = LOBYTE(req->wIndex);
 800dd3c:	683b      	ldr	r3, [r7, #0]
 800dd3e:	889a      	ldrh	r2, [r3, #4]
 800dd40:	230e      	movs	r3, #14
 800dd42:	18fb      	adds	r3, r7, r3
 800dd44:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dd46:	683b      	ldr	r3, [r7, #0]
 800dd48:	781b      	ldrb	r3, [r3, #0]
 800dd4a:	001a      	movs	r2, r3
 800dd4c:	2360      	movs	r3, #96	@ 0x60
 800dd4e:	4013      	ands	r3, r2
 800dd50:	2b40      	cmp	r3, #64	@ 0x40
 800dd52:	d006      	beq.n	800dd62 <USBD_StdEPReq+0x38>
 800dd54:	d900      	bls.n	800dd58 <USBD_StdEPReq+0x2e>
 800dd56:	e190      	b.n	800e07a <USBD_StdEPReq+0x350>
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d00c      	beq.n	800dd76 <USBD_StdEPReq+0x4c>
 800dd5c:	2b20      	cmp	r3, #32
 800dd5e:	d000      	beq.n	800dd62 <USBD_StdEPReq+0x38>
 800dd60:	e18b      	b.n	800e07a <USBD_StdEPReq+0x350>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800dd62:	687a      	ldr	r2, [r7, #4]
 800dd64:	23ad      	movs	r3, #173	@ 0xad
 800dd66:	009b      	lsls	r3, r3, #2
 800dd68:	58d3      	ldr	r3, [r2, r3]
 800dd6a:	689b      	ldr	r3, [r3, #8]
 800dd6c:	6839      	ldr	r1, [r7, #0]
 800dd6e:	687a      	ldr	r2, [r7, #4]
 800dd70:	0010      	movs	r0, r2
 800dd72:	4798      	blx	r3
      break;
 800dd74:	e188      	b.n	800e088 <USBD_StdEPReq+0x35e>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800dd76:	683b      	ldr	r3, [r7, #0]
 800dd78:	781b      	ldrb	r3, [r3, #0]
 800dd7a:	001a      	movs	r2, r3
 800dd7c:	2360      	movs	r3, #96	@ 0x60
 800dd7e:	4013      	ands	r3, r2
 800dd80:	2b20      	cmp	r3, #32
 800dd82:	d10f      	bne.n	800dda4 <USBD_StdEPReq+0x7a>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800dd84:	687a      	ldr	r2, [r7, #4]
 800dd86:	23ad      	movs	r3, #173	@ 0xad
 800dd88:	009b      	lsls	r3, r3, #2
 800dd8a:	58d3      	ldr	r3, [r2, r3]
 800dd8c:	689b      	ldr	r3, [r3, #8]
 800dd8e:	250f      	movs	r5, #15
 800dd90:	197c      	adds	r4, r7, r5
 800dd92:	6839      	ldr	r1, [r7, #0]
 800dd94:	687a      	ldr	r2, [r7, #4]
 800dd96:	0010      	movs	r0, r2
 800dd98:	4798      	blx	r3
 800dd9a:	0003      	movs	r3, r0
 800dd9c:	7023      	strb	r3, [r4, #0]

        return ret;
 800dd9e:	197b      	adds	r3, r7, r5
 800dda0:	781b      	ldrb	r3, [r3, #0]
 800dda2:	e174      	b.n	800e08e <USBD_StdEPReq+0x364>
      }

      switch (req->bRequest)
 800dda4:	683b      	ldr	r3, [r7, #0]
 800dda6:	785b      	ldrb	r3, [r3, #1]
 800dda8:	2b03      	cmp	r3, #3
 800ddaa:	d007      	beq.n	800ddbc <USBD_StdEPReq+0x92>
 800ddac:	dd00      	ble.n	800ddb0 <USBD_StdEPReq+0x86>
 800ddae:	e15c      	b.n	800e06a <USBD_StdEPReq+0x340>
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d100      	bne.n	800ddb6 <USBD_StdEPReq+0x8c>
 800ddb4:	e092      	b.n	800dedc <USBD_StdEPReq+0x1b2>
 800ddb6:	2b01      	cmp	r3, #1
 800ddb8:	d04b      	beq.n	800de52 <USBD_StdEPReq+0x128>
 800ddba:	e156      	b.n	800e06a <USBD_StdEPReq+0x340>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ddbc:	687a      	ldr	r2, [r7, #4]
 800ddbe:	23a7      	movs	r3, #167	@ 0xa7
 800ddc0:	009b      	lsls	r3, r3, #2
 800ddc2:	5cd3      	ldrb	r3, [r2, r3]
 800ddc4:	2b02      	cmp	r3, #2
 800ddc6:	d002      	beq.n	800ddce <USBD_StdEPReq+0xa4>
 800ddc8:	2b03      	cmp	r3, #3
 800ddca:	d01d      	beq.n	800de08 <USBD_StdEPReq+0xde>
 800ddcc:	e039      	b.n	800de42 <USBD_StdEPReq+0x118>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ddce:	220e      	movs	r2, #14
 800ddd0:	18bb      	adds	r3, r7, r2
 800ddd2:	781b      	ldrb	r3, [r3, #0]
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d010      	beq.n	800ddfa <USBD_StdEPReq+0xd0>
 800ddd8:	18bb      	adds	r3, r7, r2
 800ddda:	781b      	ldrb	r3, [r3, #0]
 800dddc:	2b80      	cmp	r3, #128	@ 0x80
 800ddde:	d00c      	beq.n	800ddfa <USBD_StdEPReq+0xd0>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800dde0:	18bb      	adds	r3, r7, r2
 800dde2:	781a      	ldrb	r2, [r3, #0]
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	0011      	movs	r1, r2
 800dde8:	0018      	movs	r0, r3
 800ddea:	f004 f804 	bl	8011df6 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	2180      	movs	r1, #128	@ 0x80
 800ddf2:	0018      	movs	r0, r3
 800ddf4:	f003 ffff 	bl	8011df6 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ddf8:	e02a      	b.n	800de50 <USBD_StdEPReq+0x126>
                USBD_CtlError(pdev, req);
 800ddfa:	683a      	ldr	r2, [r7, #0]
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	0011      	movs	r1, r2
 800de00:	0018      	movs	r0, r3
 800de02:	f000 fcdc 	bl	800e7be <USBD_CtlError>
              break;
 800de06:	e023      	b.n	800de50 <USBD_StdEPReq+0x126>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800de08:	683b      	ldr	r3, [r7, #0]
 800de0a:	885b      	ldrh	r3, [r3, #2]
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d113      	bne.n	800de38 <USBD_StdEPReq+0x10e>
              {
                if ((ep_addr != 0x00U) &&
 800de10:	220e      	movs	r2, #14
 800de12:	18bb      	adds	r3, r7, r2
 800de14:	781b      	ldrb	r3, [r3, #0]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d00e      	beq.n	800de38 <USBD_StdEPReq+0x10e>
 800de1a:	18bb      	adds	r3, r7, r2
 800de1c:	781b      	ldrb	r3, [r3, #0]
 800de1e:	2b80      	cmp	r3, #128	@ 0x80
 800de20:	d00a      	beq.n	800de38 <USBD_StdEPReq+0x10e>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800de22:	683b      	ldr	r3, [r7, #0]
 800de24:	88db      	ldrh	r3, [r3, #6]
 800de26:	2b00      	cmp	r3, #0
 800de28:	d106      	bne.n	800de38 <USBD_StdEPReq+0x10e>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800de2a:	18bb      	adds	r3, r7, r2
 800de2c:	781a      	ldrb	r2, [r3, #0]
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	0011      	movs	r1, r2
 800de32:	0018      	movs	r0, r3
 800de34:	f003 ffdf 	bl	8011df6 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	0018      	movs	r0, r3
 800de3c:	f000 fda7 	bl	800e98e <USBD_CtlSendStatus>

              break;
 800de40:	e006      	b.n	800de50 <USBD_StdEPReq+0x126>

            default:
              USBD_CtlError(pdev, req);
 800de42:	683a      	ldr	r2, [r7, #0]
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	0011      	movs	r1, r2
 800de48:	0018      	movs	r0, r3
 800de4a:	f000 fcb8 	bl	800e7be <USBD_CtlError>
              break;
 800de4e:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800de50:	e112      	b.n	800e078 <USBD_StdEPReq+0x34e>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800de52:	687a      	ldr	r2, [r7, #4]
 800de54:	23a7      	movs	r3, #167	@ 0xa7
 800de56:	009b      	lsls	r3, r3, #2
 800de58:	5cd3      	ldrb	r3, [r2, r3]
 800de5a:	2b02      	cmp	r3, #2
 800de5c:	d002      	beq.n	800de64 <USBD_StdEPReq+0x13a>
 800de5e:	2b03      	cmp	r3, #3
 800de60:	d01d      	beq.n	800de9e <USBD_StdEPReq+0x174>
 800de62:	e032      	b.n	800deca <USBD_StdEPReq+0x1a0>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800de64:	220e      	movs	r2, #14
 800de66:	18bb      	adds	r3, r7, r2
 800de68:	781b      	ldrb	r3, [r3, #0]
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d010      	beq.n	800de90 <USBD_StdEPReq+0x166>
 800de6e:	18bb      	adds	r3, r7, r2
 800de70:	781b      	ldrb	r3, [r3, #0]
 800de72:	2b80      	cmp	r3, #128	@ 0x80
 800de74:	d00c      	beq.n	800de90 <USBD_StdEPReq+0x166>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800de76:	18bb      	adds	r3, r7, r2
 800de78:	781a      	ldrb	r2, [r3, #0]
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	0011      	movs	r1, r2
 800de7e:	0018      	movs	r0, r3
 800de80:	f003 ffb9 	bl	8011df6 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	2180      	movs	r1, #128	@ 0x80
 800de88:	0018      	movs	r0, r3
 800de8a:	f003 ffb4 	bl	8011df6 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800de8e:	e024      	b.n	800deda <USBD_StdEPReq+0x1b0>
                USBD_CtlError(pdev, req);
 800de90:	683a      	ldr	r2, [r7, #0]
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	0011      	movs	r1, r2
 800de96:	0018      	movs	r0, r3
 800de98:	f000 fc91 	bl	800e7be <USBD_CtlError>
              break;
 800de9c:	e01d      	b.n	800deda <USBD_StdEPReq+0x1b0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	885b      	ldrh	r3, [r3, #2]
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d118      	bne.n	800ded8 <USBD_StdEPReq+0x1ae>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800dea6:	210e      	movs	r1, #14
 800dea8:	187b      	adds	r3, r7, r1
 800deaa:	781b      	ldrb	r3, [r3, #0]
 800deac:	227f      	movs	r2, #127	@ 0x7f
 800deae:	4013      	ands	r3, r2
 800deb0:	d006      	beq.n	800dec0 <USBD_StdEPReq+0x196>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800deb2:	187b      	adds	r3, r7, r1
 800deb4:	781a      	ldrb	r2, [r3, #0]
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	0011      	movs	r1, r2
 800deba:	0018      	movs	r0, r3
 800debc:	f003 ffc6 	bl	8011e4c <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	0018      	movs	r0, r3
 800dec4:	f000 fd63 	bl	800e98e <USBD_CtlSendStatus>
              }
              break;
 800dec8:	e006      	b.n	800ded8 <USBD_StdEPReq+0x1ae>

            default:
              USBD_CtlError(pdev, req);
 800deca:	683a      	ldr	r2, [r7, #0]
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	0011      	movs	r1, r2
 800ded0:	0018      	movs	r0, r3
 800ded2:	f000 fc74 	bl	800e7be <USBD_CtlError>
              break;
 800ded6:	e000      	b.n	800deda <USBD_StdEPReq+0x1b0>
              break;
 800ded8:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800deda:	e0cd      	b.n	800e078 <USBD_StdEPReq+0x34e>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800dedc:	687a      	ldr	r2, [r7, #4]
 800dede:	23a7      	movs	r3, #167	@ 0xa7
 800dee0:	009b      	lsls	r3, r3, #2
 800dee2:	5cd3      	ldrb	r3, [r2, r3]
 800dee4:	2b02      	cmp	r3, #2
 800dee6:	d002      	beq.n	800deee <USBD_StdEPReq+0x1c4>
 800dee8:	2b03      	cmp	r3, #3
 800deea:	d03c      	beq.n	800df66 <USBD_StdEPReq+0x23c>
 800deec:	e0b5      	b.n	800e05a <USBD_StdEPReq+0x330>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800deee:	220e      	movs	r2, #14
 800def0:	18bb      	adds	r3, r7, r2
 800def2:	781b      	ldrb	r3, [r3, #0]
 800def4:	2b00      	cmp	r3, #0
 800def6:	d00a      	beq.n	800df0e <USBD_StdEPReq+0x1e4>
 800def8:	18bb      	adds	r3, r7, r2
 800defa:	781b      	ldrb	r3, [r3, #0]
 800defc:	2b80      	cmp	r3, #128	@ 0x80
 800defe:	d006      	beq.n	800df0e <USBD_StdEPReq+0x1e4>
              {
                USBD_CtlError(pdev, req);
 800df00:	683a      	ldr	r2, [r7, #0]
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	0011      	movs	r1, r2
 800df06:	0018      	movs	r0, r3
 800df08:	f000 fc59 	bl	800e7be <USBD_CtlError>
                break;
 800df0c:	e0ac      	b.n	800e068 <USBD_StdEPReq+0x33e>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800df0e:	220e      	movs	r2, #14
 800df10:	18bb      	adds	r3, r7, r2
 800df12:	781b      	ldrb	r3, [r3, #0]
 800df14:	b25b      	sxtb	r3, r3
 800df16:	2b00      	cmp	r3, #0
 800df18:	da0c      	bge.n	800df34 <USBD_StdEPReq+0x20a>
 800df1a:	18bb      	adds	r3, r7, r2
 800df1c:	781b      	ldrb	r3, [r3, #0]
 800df1e:	227f      	movs	r2, #127	@ 0x7f
 800df20:	401a      	ands	r2, r3
 800df22:	0013      	movs	r3, r2
 800df24:	009b      	lsls	r3, r3, #2
 800df26:	189b      	adds	r3, r3, r2
 800df28:	009b      	lsls	r3, r3, #2
 800df2a:	3310      	adds	r3, #16
 800df2c:	687a      	ldr	r2, [r7, #4]
 800df2e:	18d3      	adds	r3, r2, r3
 800df30:	3304      	adds	r3, #4
 800df32:	e00d      	b.n	800df50 <USBD_StdEPReq+0x226>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800df34:	230e      	movs	r3, #14
 800df36:	18fb      	adds	r3, r7, r3
 800df38:	781b      	ldrb	r3, [r3, #0]
 800df3a:	227f      	movs	r2, #127	@ 0x7f
 800df3c:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800df3e:	0013      	movs	r3, r2
 800df40:	009b      	lsls	r3, r3, #2
 800df42:	189b      	adds	r3, r3, r2
 800df44:	009b      	lsls	r3, r3, #2
 800df46:	3351      	adds	r3, #81	@ 0x51
 800df48:	33ff      	adds	r3, #255	@ 0xff
 800df4a:	687a      	ldr	r2, [r7, #4]
 800df4c:	18d3      	adds	r3, r2, r3
 800df4e:	3304      	adds	r3, #4
 800df50:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800df52:	68bb      	ldr	r3, [r7, #8]
 800df54:	2200      	movs	r2, #0
 800df56:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800df58:	68b9      	ldr	r1, [r7, #8]
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	2202      	movs	r2, #2
 800df5e:	0018      	movs	r0, r3
 800df60:	f000 fcab 	bl	800e8ba <USBD_CtlSendData>
              break;
 800df64:	e080      	b.n	800e068 <USBD_StdEPReq+0x33e>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800df66:	220e      	movs	r2, #14
 800df68:	18bb      	adds	r3, r7, r2
 800df6a:	781b      	ldrb	r3, [r3, #0]
 800df6c:	b25b      	sxtb	r3, r3
 800df6e:	2b00      	cmp	r3, #0
 800df70:	da14      	bge.n	800df9c <USBD_StdEPReq+0x272>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800df72:	18bb      	adds	r3, r7, r2
 800df74:	781b      	ldrb	r3, [r3, #0]
 800df76:	220f      	movs	r2, #15
 800df78:	401a      	ands	r2, r3
 800df7a:	6879      	ldr	r1, [r7, #4]
 800df7c:	0013      	movs	r3, r2
 800df7e:	009b      	lsls	r3, r3, #2
 800df80:	189b      	adds	r3, r3, r2
 800df82:	009b      	lsls	r3, r3, #2
 800df84:	18cb      	adds	r3, r1, r3
 800df86:	3318      	adds	r3, #24
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d11e      	bne.n	800dfcc <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 800df8e:	683a      	ldr	r2, [r7, #0]
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	0011      	movs	r1, r2
 800df94:	0018      	movs	r0, r3
 800df96:	f000 fc12 	bl	800e7be <USBD_CtlError>
                  break;
 800df9a:	e065      	b.n	800e068 <USBD_StdEPReq+0x33e>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800df9c:	230e      	movs	r3, #14
 800df9e:	18fb      	adds	r3, r7, r3
 800dfa0:	781b      	ldrb	r3, [r3, #0]
 800dfa2:	220f      	movs	r2, #15
 800dfa4:	401a      	ands	r2, r3
 800dfa6:	6878      	ldr	r0, [r7, #4]
 800dfa8:	23ac      	movs	r3, #172	@ 0xac
 800dfaa:	0059      	lsls	r1, r3, #1
 800dfac:	0013      	movs	r3, r2
 800dfae:	009b      	lsls	r3, r3, #2
 800dfb0:	189b      	adds	r3, r3, r2
 800dfb2:	009b      	lsls	r3, r3, #2
 800dfb4:	18c3      	adds	r3, r0, r3
 800dfb6:	185b      	adds	r3, r3, r1
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d106      	bne.n	800dfcc <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 800dfbe:	683a      	ldr	r2, [r7, #0]
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	0011      	movs	r1, r2
 800dfc4:	0018      	movs	r0, r3
 800dfc6:	f000 fbfa 	bl	800e7be <USBD_CtlError>
                  break;
 800dfca:	e04d      	b.n	800e068 <USBD_StdEPReq+0x33e>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dfcc:	220e      	movs	r2, #14
 800dfce:	18bb      	adds	r3, r7, r2
 800dfd0:	781b      	ldrb	r3, [r3, #0]
 800dfd2:	b25b      	sxtb	r3, r3
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	da0c      	bge.n	800dff2 <USBD_StdEPReq+0x2c8>
 800dfd8:	18bb      	adds	r3, r7, r2
 800dfda:	781b      	ldrb	r3, [r3, #0]
 800dfdc:	227f      	movs	r2, #127	@ 0x7f
 800dfde:	401a      	ands	r2, r3
 800dfe0:	0013      	movs	r3, r2
 800dfe2:	009b      	lsls	r3, r3, #2
 800dfe4:	189b      	adds	r3, r3, r2
 800dfe6:	009b      	lsls	r3, r3, #2
 800dfe8:	3310      	adds	r3, #16
 800dfea:	687a      	ldr	r2, [r7, #4]
 800dfec:	18d3      	adds	r3, r2, r3
 800dfee:	3304      	adds	r3, #4
 800dff0:	e00d      	b.n	800e00e <USBD_StdEPReq+0x2e4>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800dff2:	230e      	movs	r3, #14
 800dff4:	18fb      	adds	r3, r7, r3
 800dff6:	781b      	ldrb	r3, [r3, #0]
 800dff8:	227f      	movs	r2, #127	@ 0x7f
 800dffa:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dffc:	0013      	movs	r3, r2
 800dffe:	009b      	lsls	r3, r3, #2
 800e000:	189b      	adds	r3, r3, r2
 800e002:	009b      	lsls	r3, r3, #2
 800e004:	3351      	adds	r3, #81	@ 0x51
 800e006:	33ff      	adds	r3, #255	@ 0xff
 800e008:	687a      	ldr	r2, [r7, #4]
 800e00a:	18d3      	adds	r3, r2, r3
 800e00c:	3304      	adds	r3, #4
 800e00e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e010:	220e      	movs	r2, #14
 800e012:	18bb      	adds	r3, r7, r2
 800e014:	781b      	ldrb	r3, [r3, #0]
 800e016:	2b00      	cmp	r3, #0
 800e018:	d003      	beq.n	800e022 <USBD_StdEPReq+0x2f8>
 800e01a:	18bb      	adds	r3, r7, r2
 800e01c:	781b      	ldrb	r3, [r3, #0]
 800e01e:	2b80      	cmp	r3, #128	@ 0x80
 800e020:	d103      	bne.n	800e02a <USBD_StdEPReq+0x300>
              {
                pep->status = 0x0000U;
 800e022:	68bb      	ldr	r3, [r7, #8]
 800e024:	2200      	movs	r2, #0
 800e026:	601a      	str	r2, [r3, #0]
 800e028:	e010      	b.n	800e04c <USBD_StdEPReq+0x322>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800e02a:	230e      	movs	r3, #14
 800e02c:	18fb      	adds	r3, r7, r3
 800e02e:	781a      	ldrb	r2, [r3, #0]
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	0011      	movs	r1, r2
 800e034:	0018      	movs	r0, r3
 800e036:	f003 ff34 	bl	8011ea2 <USBD_LL_IsStallEP>
 800e03a:	1e03      	subs	r3, r0, #0
 800e03c:	d003      	beq.n	800e046 <USBD_StdEPReq+0x31c>
              {
                pep->status = 0x0001U;
 800e03e:	68bb      	ldr	r3, [r7, #8]
 800e040:	2201      	movs	r2, #1
 800e042:	601a      	str	r2, [r3, #0]
 800e044:	e002      	b.n	800e04c <USBD_StdEPReq+0x322>
              }
              else
              {
                pep->status = 0x0000U;
 800e046:	68bb      	ldr	r3, [r7, #8]
 800e048:	2200      	movs	r2, #0
 800e04a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800e04c:	68b9      	ldr	r1, [r7, #8]
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	2202      	movs	r2, #2
 800e052:	0018      	movs	r0, r3
 800e054:	f000 fc31 	bl	800e8ba <USBD_CtlSendData>
              break;
 800e058:	e006      	b.n	800e068 <USBD_StdEPReq+0x33e>

            default:
              USBD_CtlError(pdev, req);
 800e05a:	683a      	ldr	r2, [r7, #0]
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	0011      	movs	r1, r2
 800e060:	0018      	movs	r0, r3
 800e062:	f000 fbac 	bl	800e7be <USBD_CtlError>
              break;
 800e066:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800e068:	e006      	b.n	800e078 <USBD_StdEPReq+0x34e>

        default:
          USBD_CtlError(pdev, req);
 800e06a:	683a      	ldr	r2, [r7, #0]
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	0011      	movs	r1, r2
 800e070:	0018      	movs	r0, r3
 800e072:	f000 fba4 	bl	800e7be <USBD_CtlError>
          break;
 800e076:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800e078:	e006      	b.n	800e088 <USBD_StdEPReq+0x35e>

    default:
      USBD_CtlError(pdev, req);
 800e07a:	683a      	ldr	r2, [r7, #0]
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	0011      	movs	r1, r2
 800e080:	0018      	movs	r0, r3
 800e082:	f000 fb9c 	bl	800e7be <USBD_CtlError>
      break;
 800e086:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800e088:	230f      	movs	r3, #15
 800e08a:	18fb      	adds	r3, r7, r3
 800e08c:	781b      	ldrb	r3, [r3, #0]
}
 800e08e:	0018      	movs	r0, r3
 800e090:	46bd      	mov	sp, r7
 800e092:	b004      	add	sp, #16
 800e094:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800e098 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800e098:	b580      	push	{r7, lr}
 800e09a:	b084      	sub	sp, #16
 800e09c:	af00      	add	r7, sp, #0
 800e09e:	6078      	str	r0, [r7, #4]
 800e0a0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e0a2:	2308      	movs	r3, #8
 800e0a4:	18fb      	adds	r3, r7, r3
 800e0a6:	2200      	movs	r2, #0
 800e0a8:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 800e0aa:	2300      	movs	r3, #0
 800e0ac:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e0ae:	230b      	movs	r3, #11
 800e0b0:	18fb      	adds	r3, r7, r3
 800e0b2:	2200      	movs	r2, #0
 800e0b4:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 800e0b6:	683b      	ldr	r3, [r7, #0]
 800e0b8:	885b      	ldrh	r3, [r3, #2]
 800e0ba:	0a1b      	lsrs	r3, r3, #8
 800e0bc:	b29b      	uxth	r3, r3
 800e0be:	2b07      	cmp	r3, #7
 800e0c0:	d900      	bls.n	800e0c4 <USBD_GetDescriptor+0x2c>
 800e0c2:	e159      	b.n	800e378 <USBD_GetDescriptor+0x2e0>
 800e0c4:	009a      	lsls	r2, r3, #2
 800e0c6:	4bcb      	ldr	r3, [pc, #812]	@ (800e3f4 <USBD_GetDescriptor+0x35c>)
 800e0c8:	18d3      	adds	r3, r2, r3
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	469f      	mov	pc, r3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e0ce:	687a      	ldr	r2, [r7, #4]
 800e0d0:	23ac      	movs	r3, #172	@ 0xac
 800e0d2:	009b      	lsls	r3, r3, #2
 800e0d4:	58d3      	ldr	r3, [r2, r3]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	687a      	ldr	r2, [r7, #4]
 800e0da:	7c12      	ldrb	r2, [r2, #16]
 800e0dc:	2108      	movs	r1, #8
 800e0de:	1879      	adds	r1, r7, r1
 800e0e0:	0010      	movs	r0, r2
 800e0e2:	4798      	blx	r3
 800e0e4:	0003      	movs	r3, r0
 800e0e6:	60fb      	str	r3, [r7, #12]
      break;
 800e0e8:	e153      	b.n	800e392 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	7c1b      	ldrb	r3, [r3, #16]
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	d10f      	bne.n	800e112 <USBD_GetDescriptor+0x7a>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800e0f2:	687a      	ldr	r2, [r7, #4]
 800e0f4:	23ad      	movs	r3, #173	@ 0xad
 800e0f6:	009b      	lsls	r3, r3, #2
 800e0f8:	58d3      	ldr	r3, [r2, r3]
 800e0fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e0fc:	2208      	movs	r2, #8
 800e0fe:	18ba      	adds	r2, r7, r2
 800e100:	0010      	movs	r0, r2
 800e102:	4798      	blx	r3
 800e104:	0003      	movs	r3, r0
 800e106:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	3301      	adds	r3, #1
 800e10c:	2202      	movs	r2, #2
 800e10e:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e110:	e13f      	b.n	800e392 <USBD_GetDescriptor+0x2fa>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800e112:	687a      	ldr	r2, [r7, #4]
 800e114:	23ad      	movs	r3, #173	@ 0xad
 800e116:	009b      	lsls	r3, r3, #2
 800e118:	58d3      	ldr	r3, [r2, r3]
 800e11a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e11c:	2208      	movs	r2, #8
 800e11e:	18ba      	adds	r2, r7, r2
 800e120:	0010      	movs	r0, r2
 800e122:	4798      	blx	r3
 800e124:	0003      	movs	r3, r0
 800e126:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	3301      	adds	r3, #1
 800e12c:	2202      	movs	r2, #2
 800e12e:	701a      	strb	r2, [r3, #0]
      break;
 800e130:	e12f      	b.n	800e392 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e132:	683b      	ldr	r3, [r7, #0]
 800e134:	885b      	ldrh	r3, [r3, #2]
 800e136:	b2db      	uxtb	r3, r3
 800e138:	2b05      	cmp	r3, #5
 800e13a:	d900      	bls.n	800e13e <USBD_GetDescriptor+0xa6>
 800e13c:	e0d0      	b.n	800e2e0 <USBD_GetDescriptor+0x248>
 800e13e:	009a      	lsls	r2, r3, #2
 800e140:	4bad      	ldr	r3, [pc, #692]	@ (800e3f8 <USBD_GetDescriptor+0x360>)
 800e142:	18d3      	adds	r3, r2, r3
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e148:	687a      	ldr	r2, [r7, #4]
 800e14a:	23ac      	movs	r3, #172	@ 0xac
 800e14c:	009b      	lsls	r3, r3, #2
 800e14e:	58d3      	ldr	r3, [r2, r3]
 800e150:	685b      	ldr	r3, [r3, #4]
 800e152:	2b00      	cmp	r3, #0
 800e154:	d00d      	beq.n	800e172 <USBD_GetDescriptor+0xda>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e156:	687a      	ldr	r2, [r7, #4]
 800e158:	23ac      	movs	r3, #172	@ 0xac
 800e15a:	009b      	lsls	r3, r3, #2
 800e15c:	58d3      	ldr	r3, [r2, r3]
 800e15e:	685b      	ldr	r3, [r3, #4]
 800e160:	687a      	ldr	r2, [r7, #4]
 800e162:	7c12      	ldrb	r2, [r2, #16]
 800e164:	2108      	movs	r1, #8
 800e166:	1879      	adds	r1, r7, r1
 800e168:	0010      	movs	r0, r2
 800e16a:	4798      	blx	r3
 800e16c:	0003      	movs	r3, r0
 800e16e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e170:	e0c3      	b.n	800e2fa <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800e172:	683a      	ldr	r2, [r7, #0]
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	0011      	movs	r1, r2
 800e178:	0018      	movs	r0, r3
 800e17a:	f000 fb20 	bl	800e7be <USBD_CtlError>
            err++;
 800e17e:	210b      	movs	r1, #11
 800e180:	187b      	adds	r3, r7, r1
 800e182:	781a      	ldrb	r2, [r3, #0]
 800e184:	187b      	adds	r3, r7, r1
 800e186:	3201      	adds	r2, #1
 800e188:	701a      	strb	r2, [r3, #0]
          break;
 800e18a:	e0b6      	b.n	800e2fa <USBD_GetDescriptor+0x262>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e18c:	687a      	ldr	r2, [r7, #4]
 800e18e:	23ac      	movs	r3, #172	@ 0xac
 800e190:	009b      	lsls	r3, r3, #2
 800e192:	58d3      	ldr	r3, [r2, r3]
 800e194:	689b      	ldr	r3, [r3, #8]
 800e196:	2b00      	cmp	r3, #0
 800e198:	d00d      	beq.n	800e1b6 <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e19a:	687a      	ldr	r2, [r7, #4]
 800e19c:	23ac      	movs	r3, #172	@ 0xac
 800e19e:	009b      	lsls	r3, r3, #2
 800e1a0:	58d3      	ldr	r3, [r2, r3]
 800e1a2:	689b      	ldr	r3, [r3, #8]
 800e1a4:	687a      	ldr	r2, [r7, #4]
 800e1a6:	7c12      	ldrb	r2, [r2, #16]
 800e1a8:	2108      	movs	r1, #8
 800e1aa:	1879      	adds	r1, r7, r1
 800e1ac:	0010      	movs	r0, r2
 800e1ae:	4798      	blx	r3
 800e1b0:	0003      	movs	r3, r0
 800e1b2:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e1b4:	e0a1      	b.n	800e2fa <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800e1b6:	683a      	ldr	r2, [r7, #0]
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	0011      	movs	r1, r2
 800e1bc:	0018      	movs	r0, r3
 800e1be:	f000 fafe 	bl	800e7be <USBD_CtlError>
            err++;
 800e1c2:	210b      	movs	r1, #11
 800e1c4:	187b      	adds	r3, r7, r1
 800e1c6:	781a      	ldrb	r2, [r3, #0]
 800e1c8:	187b      	adds	r3, r7, r1
 800e1ca:	3201      	adds	r2, #1
 800e1cc:	701a      	strb	r2, [r3, #0]
          break;
 800e1ce:	e094      	b.n	800e2fa <USBD_GetDescriptor+0x262>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e1d0:	687a      	ldr	r2, [r7, #4]
 800e1d2:	23ac      	movs	r3, #172	@ 0xac
 800e1d4:	009b      	lsls	r3, r3, #2
 800e1d6:	58d3      	ldr	r3, [r2, r3]
 800e1d8:	68db      	ldr	r3, [r3, #12]
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d00d      	beq.n	800e1fa <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e1de:	687a      	ldr	r2, [r7, #4]
 800e1e0:	23ac      	movs	r3, #172	@ 0xac
 800e1e2:	009b      	lsls	r3, r3, #2
 800e1e4:	58d3      	ldr	r3, [r2, r3]
 800e1e6:	68db      	ldr	r3, [r3, #12]
 800e1e8:	687a      	ldr	r2, [r7, #4]
 800e1ea:	7c12      	ldrb	r2, [r2, #16]
 800e1ec:	2108      	movs	r1, #8
 800e1ee:	1879      	adds	r1, r7, r1
 800e1f0:	0010      	movs	r0, r2
 800e1f2:	4798      	blx	r3
 800e1f4:	0003      	movs	r3, r0
 800e1f6:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e1f8:	e07f      	b.n	800e2fa <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800e1fa:	683a      	ldr	r2, [r7, #0]
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	0011      	movs	r1, r2
 800e200:	0018      	movs	r0, r3
 800e202:	f000 fadc 	bl	800e7be <USBD_CtlError>
            err++;
 800e206:	210b      	movs	r1, #11
 800e208:	187b      	adds	r3, r7, r1
 800e20a:	781a      	ldrb	r2, [r3, #0]
 800e20c:	187b      	adds	r3, r7, r1
 800e20e:	3201      	adds	r2, #1
 800e210:	701a      	strb	r2, [r3, #0]
          break;
 800e212:	e072      	b.n	800e2fa <USBD_GetDescriptor+0x262>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e214:	687a      	ldr	r2, [r7, #4]
 800e216:	23ac      	movs	r3, #172	@ 0xac
 800e218:	009b      	lsls	r3, r3, #2
 800e21a:	58d3      	ldr	r3, [r2, r3]
 800e21c:	691b      	ldr	r3, [r3, #16]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d00d      	beq.n	800e23e <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e222:	687a      	ldr	r2, [r7, #4]
 800e224:	23ac      	movs	r3, #172	@ 0xac
 800e226:	009b      	lsls	r3, r3, #2
 800e228:	58d3      	ldr	r3, [r2, r3]
 800e22a:	691b      	ldr	r3, [r3, #16]
 800e22c:	687a      	ldr	r2, [r7, #4]
 800e22e:	7c12      	ldrb	r2, [r2, #16]
 800e230:	2108      	movs	r1, #8
 800e232:	1879      	adds	r1, r7, r1
 800e234:	0010      	movs	r0, r2
 800e236:	4798      	blx	r3
 800e238:	0003      	movs	r3, r0
 800e23a:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e23c:	e05d      	b.n	800e2fa <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800e23e:	683a      	ldr	r2, [r7, #0]
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	0011      	movs	r1, r2
 800e244:	0018      	movs	r0, r3
 800e246:	f000 faba 	bl	800e7be <USBD_CtlError>
            err++;
 800e24a:	210b      	movs	r1, #11
 800e24c:	187b      	adds	r3, r7, r1
 800e24e:	781a      	ldrb	r2, [r3, #0]
 800e250:	187b      	adds	r3, r7, r1
 800e252:	3201      	adds	r2, #1
 800e254:	701a      	strb	r2, [r3, #0]
          break;
 800e256:	e050      	b.n	800e2fa <USBD_GetDescriptor+0x262>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e258:	687a      	ldr	r2, [r7, #4]
 800e25a:	23ac      	movs	r3, #172	@ 0xac
 800e25c:	009b      	lsls	r3, r3, #2
 800e25e:	58d3      	ldr	r3, [r2, r3]
 800e260:	695b      	ldr	r3, [r3, #20]
 800e262:	2b00      	cmp	r3, #0
 800e264:	d00d      	beq.n	800e282 <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e266:	687a      	ldr	r2, [r7, #4]
 800e268:	23ac      	movs	r3, #172	@ 0xac
 800e26a:	009b      	lsls	r3, r3, #2
 800e26c:	58d3      	ldr	r3, [r2, r3]
 800e26e:	695b      	ldr	r3, [r3, #20]
 800e270:	687a      	ldr	r2, [r7, #4]
 800e272:	7c12      	ldrb	r2, [r2, #16]
 800e274:	2108      	movs	r1, #8
 800e276:	1879      	adds	r1, r7, r1
 800e278:	0010      	movs	r0, r2
 800e27a:	4798      	blx	r3
 800e27c:	0003      	movs	r3, r0
 800e27e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e280:	e03b      	b.n	800e2fa <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800e282:	683a      	ldr	r2, [r7, #0]
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	0011      	movs	r1, r2
 800e288:	0018      	movs	r0, r3
 800e28a:	f000 fa98 	bl	800e7be <USBD_CtlError>
            err++;
 800e28e:	210b      	movs	r1, #11
 800e290:	187b      	adds	r3, r7, r1
 800e292:	781a      	ldrb	r2, [r3, #0]
 800e294:	187b      	adds	r3, r7, r1
 800e296:	3201      	adds	r2, #1
 800e298:	701a      	strb	r2, [r3, #0]
          break;
 800e29a:	e02e      	b.n	800e2fa <USBD_GetDescriptor+0x262>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e29c:	687a      	ldr	r2, [r7, #4]
 800e29e:	23ac      	movs	r3, #172	@ 0xac
 800e2a0:	009b      	lsls	r3, r3, #2
 800e2a2:	58d3      	ldr	r3, [r2, r3]
 800e2a4:	699b      	ldr	r3, [r3, #24]
 800e2a6:	2b00      	cmp	r3, #0
 800e2a8:	d00d      	beq.n	800e2c6 <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e2aa:	687a      	ldr	r2, [r7, #4]
 800e2ac:	23ac      	movs	r3, #172	@ 0xac
 800e2ae:	009b      	lsls	r3, r3, #2
 800e2b0:	58d3      	ldr	r3, [r2, r3]
 800e2b2:	699b      	ldr	r3, [r3, #24]
 800e2b4:	687a      	ldr	r2, [r7, #4]
 800e2b6:	7c12      	ldrb	r2, [r2, #16]
 800e2b8:	2108      	movs	r1, #8
 800e2ba:	1879      	adds	r1, r7, r1
 800e2bc:	0010      	movs	r0, r2
 800e2be:	4798      	blx	r3
 800e2c0:	0003      	movs	r3, r0
 800e2c2:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e2c4:	e019      	b.n	800e2fa <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800e2c6:	683a      	ldr	r2, [r7, #0]
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	0011      	movs	r1, r2
 800e2cc:	0018      	movs	r0, r3
 800e2ce:	f000 fa76 	bl	800e7be <USBD_CtlError>
            err++;
 800e2d2:	210b      	movs	r1, #11
 800e2d4:	187b      	adds	r3, r7, r1
 800e2d6:	781a      	ldrb	r2, [r3, #0]
 800e2d8:	187b      	adds	r3, r7, r1
 800e2da:	3201      	adds	r2, #1
 800e2dc:	701a      	strb	r2, [r3, #0]
          break;
 800e2de:	e00c      	b.n	800e2fa <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800e2e0:	683a      	ldr	r2, [r7, #0]
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	0011      	movs	r1, r2
 800e2e6:	0018      	movs	r0, r3
 800e2e8:	f000 fa69 	bl	800e7be <USBD_CtlError>
          err++;
 800e2ec:	210b      	movs	r1, #11
 800e2ee:	187b      	adds	r3, r7, r1
 800e2f0:	781a      	ldrb	r2, [r3, #0]
 800e2f2:	187b      	adds	r3, r7, r1
 800e2f4:	3201      	adds	r2, #1
 800e2f6:	701a      	strb	r2, [r3, #0]
#endif
      }
      break;
 800e2f8:	e04b      	b.n	800e392 <USBD_GetDescriptor+0x2fa>
 800e2fa:	e04a      	b.n	800e392 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	7c1b      	ldrb	r3, [r3, #16]
 800e300:	2b00      	cmp	r3, #0
 800e302:	d10b      	bne.n	800e31c <USBD_GetDescriptor+0x284>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e304:	687a      	ldr	r2, [r7, #4]
 800e306:	23ad      	movs	r3, #173	@ 0xad
 800e308:	009b      	lsls	r3, r3, #2
 800e30a:	58d3      	ldr	r3, [r2, r3]
 800e30c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e30e:	2208      	movs	r2, #8
 800e310:	18ba      	adds	r2, r7, r2
 800e312:	0010      	movs	r0, r2
 800e314:	4798      	blx	r3
 800e316:	0003      	movs	r3, r0
 800e318:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e31a:	e03a      	b.n	800e392 <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 800e31c:	683a      	ldr	r2, [r7, #0]
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	0011      	movs	r1, r2
 800e322:	0018      	movs	r0, r3
 800e324:	f000 fa4b 	bl	800e7be <USBD_CtlError>
        err++;
 800e328:	210b      	movs	r1, #11
 800e32a:	187b      	adds	r3, r7, r1
 800e32c:	781a      	ldrb	r2, [r3, #0]
 800e32e:	187b      	adds	r3, r7, r1
 800e330:	3201      	adds	r2, #1
 800e332:	701a      	strb	r2, [r3, #0]
      break;
 800e334:	e02d      	b.n	800e392 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	7c1b      	ldrb	r3, [r3, #16]
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d10f      	bne.n	800e35e <USBD_GetDescriptor+0x2c6>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e33e:	687a      	ldr	r2, [r7, #4]
 800e340:	23ad      	movs	r3, #173	@ 0xad
 800e342:	009b      	lsls	r3, r3, #2
 800e344:	58d3      	ldr	r3, [r2, r3]
 800e346:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e348:	2208      	movs	r2, #8
 800e34a:	18ba      	adds	r2, r7, r2
 800e34c:	0010      	movs	r0, r2
 800e34e:	4798      	blx	r3
 800e350:	0003      	movs	r3, r0
 800e352:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e354:	68fb      	ldr	r3, [r7, #12]
 800e356:	3301      	adds	r3, #1
 800e358:	2207      	movs	r2, #7
 800e35a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e35c:	e019      	b.n	800e392 <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 800e35e:	683a      	ldr	r2, [r7, #0]
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	0011      	movs	r1, r2
 800e364:	0018      	movs	r0, r3
 800e366:	f000 fa2a 	bl	800e7be <USBD_CtlError>
        err++;
 800e36a:	210b      	movs	r1, #11
 800e36c:	187b      	adds	r3, r7, r1
 800e36e:	781a      	ldrb	r2, [r3, #0]
 800e370:	187b      	adds	r3, r7, r1
 800e372:	3201      	adds	r2, #1
 800e374:	701a      	strb	r2, [r3, #0]
      break;
 800e376:	e00c      	b.n	800e392 <USBD_GetDescriptor+0x2fa>

    default:
      USBD_CtlError(pdev, req);
 800e378:	683a      	ldr	r2, [r7, #0]
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	0011      	movs	r1, r2
 800e37e:	0018      	movs	r0, r3
 800e380:	f000 fa1d 	bl	800e7be <USBD_CtlError>
      err++;
 800e384:	210b      	movs	r1, #11
 800e386:	187b      	adds	r3, r7, r1
 800e388:	781a      	ldrb	r2, [r3, #0]
 800e38a:	187b      	adds	r3, r7, r1
 800e38c:	3201      	adds	r2, #1
 800e38e:	701a      	strb	r2, [r3, #0]
      break;
 800e390:	46c0      	nop			@ (mov r8, r8)
  }

  if (err != 0U)
 800e392:	230b      	movs	r3, #11
 800e394:	18fb      	adds	r3, r7, r3
 800e396:	781b      	ldrb	r3, [r3, #0]
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d127      	bne.n	800e3ec <USBD_GetDescriptor+0x354>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800e39c:	2108      	movs	r1, #8
 800e39e:	187b      	adds	r3, r7, r1
 800e3a0:	881b      	ldrh	r3, [r3, #0]
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d019      	beq.n	800e3da <USBD_GetDescriptor+0x342>
 800e3a6:	683b      	ldr	r3, [r7, #0]
 800e3a8:	88db      	ldrh	r3, [r3, #6]
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d015      	beq.n	800e3da <USBD_GetDescriptor+0x342>
    {
      len = MIN(len, req->wLength);
 800e3ae:	683b      	ldr	r3, [r7, #0]
 800e3b0:	88da      	ldrh	r2, [r3, #6]
 800e3b2:	187b      	adds	r3, r7, r1
 800e3b4:	881b      	ldrh	r3, [r3, #0]
 800e3b6:	1c18      	adds	r0, r3, #0
 800e3b8:	1c11      	adds	r1, r2, #0
 800e3ba:	b28a      	uxth	r2, r1
 800e3bc:	b283      	uxth	r3, r0
 800e3be:	429a      	cmp	r2, r3
 800e3c0:	d900      	bls.n	800e3c4 <USBD_GetDescriptor+0x32c>
 800e3c2:	1c01      	adds	r1, r0, #0
 800e3c4:	b28a      	uxth	r2, r1
 800e3c6:	2108      	movs	r1, #8
 800e3c8:	187b      	adds	r3, r7, r1
 800e3ca:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e3cc:	187b      	adds	r3, r7, r1
 800e3ce:	881a      	ldrh	r2, [r3, #0]
 800e3d0:	68f9      	ldr	r1, [r7, #12]
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	0018      	movs	r0, r3
 800e3d6:	f000 fa70 	bl	800e8ba <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800e3da:	683b      	ldr	r3, [r7, #0]
 800e3dc:	88db      	ldrh	r3, [r3, #6]
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d105      	bne.n	800e3ee <USBD_GetDescriptor+0x356>
    {
      (void)USBD_CtlSendStatus(pdev);
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	0018      	movs	r0, r3
 800e3e6:	f000 fad2 	bl	800e98e <USBD_CtlSendStatus>
 800e3ea:	e000      	b.n	800e3ee <USBD_GetDescriptor+0x356>
    return;
 800e3ec:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 800e3ee:	46bd      	mov	sp, r7
 800e3f0:	b004      	add	sp, #16
 800e3f2:	bd80      	pop	{r7, pc}
 800e3f4:	080168a0 	.word	0x080168a0
 800e3f8:	080168c0 	.word	0x080168c0

0800e3fc <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800e3fc:	b590      	push	{r4, r7, lr}
 800e3fe:	b085      	sub	sp, #20
 800e400:	af00      	add	r7, sp, #0
 800e402:	6078      	str	r0, [r7, #4]
 800e404:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e406:	683b      	ldr	r3, [r7, #0]
 800e408:	889b      	ldrh	r3, [r3, #4]
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	d13d      	bne.n	800e48a <USBD_SetAddress+0x8e>
 800e40e:	683b      	ldr	r3, [r7, #0]
 800e410:	88db      	ldrh	r3, [r3, #6]
 800e412:	2b00      	cmp	r3, #0
 800e414:	d139      	bne.n	800e48a <USBD_SetAddress+0x8e>
 800e416:	683b      	ldr	r3, [r7, #0]
 800e418:	885b      	ldrh	r3, [r3, #2]
 800e41a:	2b7f      	cmp	r3, #127	@ 0x7f
 800e41c:	d835      	bhi.n	800e48a <USBD_SetAddress+0x8e>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e41e:	683b      	ldr	r3, [r7, #0]
 800e420:	885b      	ldrh	r3, [r3, #2]
 800e422:	b2da      	uxtb	r2, r3
 800e424:	230f      	movs	r3, #15
 800e426:	18fb      	adds	r3, r7, r3
 800e428:	217f      	movs	r1, #127	@ 0x7f
 800e42a:	400a      	ands	r2, r1
 800e42c:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e42e:	687a      	ldr	r2, [r7, #4]
 800e430:	23a7      	movs	r3, #167	@ 0xa7
 800e432:	009b      	lsls	r3, r3, #2
 800e434:	5cd3      	ldrb	r3, [r2, r3]
 800e436:	2b03      	cmp	r3, #3
 800e438:	d106      	bne.n	800e448 <USBD_SetAddress+0x4c>
    {
      USBD_CtlError(pdev, req);
 800e43a:	683a      	ldr	r2, [r7, #0]
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	0011      	movs	r1, r2
 800e440:	0018      	movs	r0, r3
 800e442:	f000 f9bc 	bl	800e7be <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e446:	e027      	b.n	800e498 <USBD_SetAddress+0x9c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	240f      	movs	r4, #15
 800e44c:	193a      	adds	r2, r7, r4
 800e44e:	4914      	ldr	r1, [pc, #80]	@ (800e4a0 <USBD_SetAddress+0xa4>)
 800e450:	7812      	ldrb	r2, [r2, #0]
 800e452:	545a      	strb	r2, [r3, r1]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e454:	193b      	adds	r3, r7, r4
 800e456:	781a      	ldrb	r2, [r3, #0]
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	0011      	movs	r1, r2
 800e45c:	0018      	movs	r0, r3
 800e45e:	f003 fd50 	bl	8011f02 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	0018      	movs	r0, r3
 800e466:	f000 fa92 	bl	800e98e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e46a:	193b      	adds	r3, r7, r4
 800e46c:	781b      	ldrb	r3, [r3, #0]
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d005      	beq.n	800e47e <USBD_SetAddress+0x82>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e472:	687a      	ldr	r2, [r7, #4]
 800e474:	23a7      	movs	r3, #167	@ 0xa7
 800e476:	009b      	lsls	r3, r3, #2
 800e478:	2102      	movs	r1, #2
 800e47a:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e47c:	e00c      	b.n	800e498 <USBD_SetAddress+0x9c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e47e:	687a      	ldr	r2, [r7, #4]
 800e480:	23a7      	movs	r3, #167	@ 0xa7
 800e482:	009b      	lsls	r3, r3, #2
 800e484:	2101      	movs	r1, #1
 800e486:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e488:	e006      	b.n	800e498 <USBD_SetAddress+0x9c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e48a:	683a      	ldr	r2, [r7, #0]
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	0011      	movs	r1, r2
 800e490:	0018      	movs	r0, r3
 800e492:	f000 f994 	bl	800e7be <USBD_CtlError>
  }
}
 800e496:	46c0      	nop			@ (mov r8, r8)
 800e498:	46c0      	nop			@ (mov r8, r8)
 800e49a:	46bd      	mov	sp, r7
 800e49c:	b005      	add	sp, #20
 800e49e:	bd90      	pop	{r4, r7, pc}
 800e4a0:	0000029e 	.word	0x0000029e

0800e4a4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e4a4:	b580      	push	{r7, lr}
 800e4a6:	b082      	sub	sp, #8
 800e4a8:	af00      	add	r7, sp, #0
 800e4aa:	6078      	str	r0, [r7, #4]
 800e4ac:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e4ae:	683b      	ldr	r3, [r7, #0]
 800e4b0:	885b      	ldrh	r3, [r3, #2]
 800e4b2:	b2da      	uxtb	r2, r3
 800e4b4:	4b4c      	ldr	r3, [pc, #304]	@ (800e5e8 <USBD_SetConfig+0x144>)
 800e4b6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e4b8:	4b4b      	ldr	r3, [pc, #300]	@ (800e5e8 <USBD_SetConfig+0x144>)
 800e4ba:	781b      	ldrb	r3, [r3, #0]
 800e4bc:	2b01      	cmp	r3, #1
 800e4be:	d906      	bls.n	800e4ce <USBD_SetConfig+0x2a>
  {
    USBD_CtlError(pdev, req);
 800e4c0:	683a      	ldr	r2, [r7, #0]
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	0011      	movs	r1, r2
 800e4c6:	0018      	movs	r0, r3
 800e4c8:	f000 f979 	bl	800e7be <USBD_CtlError>
 800e4cc:	e088      	b.n	800e5e0 <USBD_SetConfig+0x13c>
  }
  else
  {
    switch (pdev->dev_state)
 800e4ce:	687a      	ldr	r2, [r7, #4]
 800e4d0:	23a7      	movs	r3, #167	@ 0xa7
 800e4d2:	009b      	lsls	r3, r3, #2
 800e4d4:	5cd3      	ldrb	r3, [r2, r3]
 800e4d6:	2b02      	cmp	r3, #2
 800e4d8:	d002      	beq.n	800e4e0 <USBD_SetConfig+0x3c>
 800e4da:	2b03      	cmp	r3, #3
 800e4dc:	d029      	beq.n	800e532 <USBD_SetConfig+0x8e>
 800e4de:	e071      	b.n	800e5c4 <USBD_SetConfig+0x120>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800e4e0:	4b41      	ldr	r3, [pc, #260]	@ (800e5e8 <USBD_SetConfig+0x144>)
 800e4e2:	781b      	ldrb	r3, [r3, #0]
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d01f      	beq.n	800e528 <USBD_SetConfig+0x84>
        {
          pdev->dev_config = cfgidx;
 800e4e8:	4b3f      	ldr	r3, [pc, #252]	@ (800e5e8 <USBD_SetConfig+0x144>)
 800e4ea:	781b      	ldrb	r3, [r3, #0]
 800e4ec:	001a      	movs	r2, r3
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e4f2:	687a      	ldr	r2, [r7, #4]
 800e4f4:	23a7      	movs	r3, #167	@ 0xa7
 800e4f6:	009b      	lsls	r3, r3, #2
 800e4f8:	2103      	movs	r1, #3
 800e4fa:	54d1      	strb	r1, [r2, r3]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e4fc:	4b3a      	ldr	r3, [pc, #232]	@ (800e5e8 <USBD_SetConfig+0x144>)
 800e4fe:	781a      	ldrb	r2, [r3, #0]
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	0011      	movs	r1, r2
 800e504:	0018      	movs	r0, r3
 800e506:	f7ff f8c6 	bl	800d696 <USBD_SetClassConfig>
 800e50a:	0003      	movs	r3, r0
 800e50c:	2b02      	cmp	r3, #2
 800e50e:	d106      	bne.n	800e51e <USBD_SetConfig+0x7a>
          {
            USBD_CtlError(pdev, req);
 800e510:	683a      	ldr	r2, [r7, #0]
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	0011      	movs	r1, r2
 800e516:	0018      	movs	r0, r3
 800e518:	f000 f951 	bl	800e7be <USBD_CtlError>
            return;
 800e51c:	e060      	b.n	800e5e0 <USBD_SetConfig+0x13c>
          }
          USBD_CtlSendStatus(pdev);
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	0018      	movs	r0, r3
 800e522:	f000 fa34 	bl	800e98e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800e526:	e05b      	b.n	800e5e0 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	0018      	movs	r0, r3
 800e52c:	f000 fa2f 	bl	800e98e <USBD_CtlSendStatus>
        break;
 800e530:	e056      	b.n	800e5e0 <USBD_SetConfig+0x13c>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800e532:	4b2d      	ldr	r3, [pc, #180]	@ (800e5e8 <USBD_SetConfig+0x144>)
 800e534:	781b      	ldrb	r3, [r3, #0]
 800e536:	2b00      	cmp	r3, #0
 800e538:	d115      	bne.n	800e566 <USBD_SetConfig+0xc2>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e53a:	687a      	ldr	r2, [r7, #4]
 800e53c:	23a7      	movs	r3, #167	@ 0xa7
 800e53e:	009b      	lsls	r3, r3, #2
 800e540:	2102      	movs	r1, #2
 800e542:	54d1      	strb	r1, [r2, r3]
          pdev->dev_config = cfgidx;
 800e544:	4b28      	ldr	r3, [pc, #160]	@ (800e5e8 <USBD_SetConfig+0x144>)
 800e546:	781b      	ldrb	r3, [r3, #0]
 800e548:	001a      	movs	r2, r3
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800e54e:	4b26      	ldr	r3, [pc, #152]	@ (800e5e8 <USBD_SetConfig+0x144>)
 800e550:	781a      	ldrb	r2, [r3, #0]
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	0011      	movs	r1, r2
 800e556:	0018      	movs	r0, r3
 800e558:	f7ff f8c4 	bl	800d6e4 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	0018      	movs	r0, r3
 800e560:	f000 fa15 	bl	800e98e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800e564:	e03c      	b.n	800e5e0 <USBD_SetConfig+0x13c>
        else if (cfgidx != pdev->dev_config)
 800e566:	4b20      	ldr	r3, [pc, #128]	@ (800e5e8 <USBD_SetConfig+0x144>)
 800e568:	781b      	ldrb	r3, [r3, #0]
 800e56a:	001a      	movs	r2, r3
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	685b      	ldr	r3, [r3, #4]
 800e570:	429a      	cmp	r2, r3
 800e572:	d022      	beq.n	800e5ba <USBD_SetConfig+0x116>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	685b      	ldr	r3, [r3, #4]
 800e578:	b2da      	uxtb	r2, r3
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	0011      	movs	r1, r2
 800e57e:	0018      	movs	r0, r3
 800e580:	f7ff f8b0 	bl	800d6e4 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800e584:	4b18      	ldr	r3, [pc, #96]	@ (800e5e8 <USBD_SetConfig+0x144>)
 800e586:	781b      	ldrb	r3, [r3, #0]
 800e588:	001a      	movs	r2, r3
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e58e:	4b16      	ldr	r3, [pc, #88]	@ (800e5e8 <USBD_SetConfig+0x144>)
 800e590:	781a      	ldrb	r2, [r3, #0]
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	0011      	movs	r1, r2
 800e596:	0018      	movs	r0, r3
 800e598:	f7ff f87d 	bl	800d696 <USBD_SetClassConfig>
 800e59c:	0003      	movs	r3, r0
 800e59e:	2b02      	cmp	r3, #2
 800e5a0:	d106      	bne.n	800e5b0 <USBD_SetConfig+0x10c>
            USBD_CtlError(pdev, req);
 800e5a2:	683a      	ldr	r2, [r7, #0]
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	0011      	movs	r1, r2
 800e5a8:	0018      	movs	r0, r3
 800e5aa:	f000 f908 	bl	800e7be <USBD_CtlError>
            return;
 800e5ae:	e017      	b.n	800e5e0 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	0018      	movs	r0, r3
 800e5b4:	f000 f9eb 	bl	800e98e <USBD_CtlSendStatus>
        break;
 800e5b8:	e012      	b.n	800e5e0 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	0018      	movs	r0, r3
 800e5be:	f000 f9e6 	bl	800e98e <USBD_CtlSendStatus>
        break;
 800e5c2:	e00d      	b.n	800e5e0 <USBD_SetConfig+0x13c>

      default:
        USBD_CtlError(pdev, req);
 800e5c4:	683a      	ldr	r2, [r7, #0]
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	0011      	movs	r1, r2
 800e5ca:	0018      	movs	r0, r3
 800e5cc:	f000 f8f7 	bl	800e7be <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800e5d0:	4b05      	ldr	r3, [pc, #20]	@ (800e5e8 <USBD_SetConfig+0x144>)
 800e5d2:	781a      	ldrb	r2, [r3, #0]
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	0011      	movs	r1, r2
 800e5d8:	0018      	movs	r0, r3
 800e5da:	f7ff f883 	bl	800d6e4 <USBD_ClrClassConfig>
        break;
 800e5de:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 800e5e0:	46bd      	mov	sp, r7
 800e5e2:	b002      	add	sp, #8
 800e5e4:	bd80      	pop	{r7, pc}
 800e5e6:	46c0      	nop			@ (mov r8, r8)
 800e5e8:	20000bcc 	.word	0x20000bcc

0800e5ec <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e5ec:	b580      	push	{r7, lr}
 800e5ee:	b082      	sub	sp, #8
 800e5f0:	af00      	add	r7, sp, #0
 800e5f2:	6078      	str	r0, [r7, #4]
 800e5f4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e5f6:	683b      	ldr	r3, [r7, #0]
 800e5f8:	88db      	ldrh	r3, [r3, #6]
 800e5fa:	2b01      	cmp	r3, #1
 800e5fc:	d006      	beq.n	800e60c <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 800e5fe:	683a      	ldr	r2, [r7, #0]
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	0011      	movs	r1, r2
 800e604:	0018      	movs	r0, r3
 800e606:	f000 f8da 	bl	800e7be <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e60a:	e026      	b.n	800e65a <USBD_GetConfig+0x6e>
    switch (pdev->dev_state)
 800e60c:	687a      	ldr	r2, [r7, #4]
 800e60e:	23a7      	movs	r3, #167	@ 0xa7
 800e610:	009b      	lsls	r3, r3, #2
 800e612:	5cd3      	ldrb	r3, [r2, r3]
 800e614:	2b02      	cmp	r3, #2
 800e616:	dc02      	bgt.n	800e61e <USBD_GetConfig+0x32>
 800e618:	2b00      	cmp	r3, #0
 800e61a:	dc03      	bgt.n	800e624 <USBD_GetConfig+0x38>
 800e61c:	e016      	b.n	800e64c <USBD_GetConfig+0x60>
 800e61e:	2b03      	cmp	r3, #3
 800e620:	d00c      	beq.n	800e63c <USBD_GetConfig+0x50>
 800e622:	e013      	b.n	800e64c <USBD_GetConfig+0x60>
        pdev->dev_default_config = 0U;
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	2200      	movs	r2, #0
 800e628:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	3308      	adds	r3, #8
 800e62e:	0019      	movs	r1, r3
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	2201      	movs	r2, #1
 800e634:	0018      	movs	r0, r3
 800e636:	f000 f940 	bl	800e8ba <USBD_CtlSendData>
        break;
 800e63a:	e00e      	b.n	800e65a <USBD_GetConfig+0x6e>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	1d19      	adds	r1, r3, #4
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	2201      	movs	r2, #1
 800e644:	0018      	movs	r0, r3
 800e646:	f000 f938 	bl	800e8ba <USBD_CtlSendData>
        break;
 800e64a:	e006      	b.n	800e65a <USBD_GetConfig+0x6e>
        USBD_CtlError(pdev, req);
 800e64c:	683a      	ldr	r2, [r7, #0]
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	0011      	movs	r1, r2
 800e652:	0018      	movs	r0, r3
 800e654:	f000 f8b3 	bl	800e7be <USBD_CtlError>
        break;
 800e658:	46c0      	nop			@ (mov r8, r8)
}
 800e65a:	46c0      	nop			@ (mov r8, r8)
 800e65c:	46bd      	mov	sp, r7
 800e65e:	b002      	add	sp, #8
 800e660:	bd80      	pop	{r7, pc}

0800e662 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e662:	b580      	push	{r7, lr}
 800e664:	b082      	sub	sp, #8
 800e666:	af00      	add	r7, sp, #0
 800e668:	6078      	str	r0, [r7, #4]
 800e66a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e66c:	687a      	ldr	r2, [r7, #4]
 800e66e:	23a7      	movs	r3, #167	@ 0xa7
 800e670:	009b      	lsls	r3, r3, #2
 800e672:	5cd3      	ldrb	r3, [r2, r3]
 800e674:	3b01      	subs	r3, #1
 800e676:	2b02      	cmp	r3, #2
 800e678:	d822      	bhi.n	800e6c0 <USBD_GetStatus+0x5e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e67a:	683b      	ldr	r3, [r7, #0]
 800e67c:	88db      	ldrh	r3, [r3, #6]
 800e67e:	2b02      	cmp	r3, #2
 800e680:	d006      	beq.n	800e690 <USBD_GetStatus+0x2e>
      {
        USBD_CtlError(pdev, req);
 800e682:	683a      	ldr	r2, [r7, #0]
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	0011      	movs	r1, r2
 800e688:	0018      	movs	r0, r3
 800e68a:	f000 f898 	bl	800e7be <USBD_CtlError>
        break;
 800e68e:	e01e      	b.n	800e6ce <USBD_GetStatus+0x6c>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	2201      	movs	r2, #1
 800e694:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800e696:	687a      	ldr	r2, [r7, #4]
 800e698:	23a9      	movs	r3, #169	@ 0xa9
 800e69a:	009b      	lsls	r3, r3, #2
 800e69c:	58d3      	ldr	r3, [r2, r3]
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d005      	beq.n	800e6ae <USBD_GetStatus+0x4c>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	68db      	ldr	r3, [r3, #12]
 800e6a6:	2202      	movs	r2, #2
 800e6a8:	431a      	orrs	r2, r3
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	330c      	adds	r3, #12
 800e6b2:	0019      	movs	r1, r3
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	2202      	movs	r2, #2
 800e6b8:	0018      	movs	r0, r3
 800e6ba:	f000 f8fe 	bl	800e8ba <USBD_CtlSendData>
      break;
 800e6be:	e006      	b.n	800e6ce <USBD_GetStatus+0x6c>

    default:
      USBD_CtlError(pdev, req);
 800e6c0:	683a      	ldr	r2, [r7, #0]
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	0011      	movs	r1, r2
 800e6c6:	0018      	movs	r0, r3
 800e6c8:	f000 f879 	bl	800e7be <USBD_CtlError>
      break;
 800e6cc:	46c0      	nop			@ (mov r8, r8)
  }
}
 800e6ce:	46c0      	nop			@ (mov r8, r8)
 800e6d0:	46bd      	mov	sp, r7
 800e6d2:	b002      	add	sp, #8
 800e6d4:	bd80      	pop	{r7, pc}

0800e6d6 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800e6d6:	b580      	push	{r7, lr}
 800e6d8:	b082      	sub	sp, #8
 800e6da:	af00      	add	r7, sp, #0
 800e6dc:	6078      	str	r0, [r7, #4]
 800e6de:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e6e0:	683b      	ldr	r3, [r7, #0]
 800e6e2:	885b      	ldrh	r3, [r3, #2]
 800e6e4:	2b01      	cmp	r3, #1
 800e6e6:	d108      	bne.n	800e6fa <USBD_SetFeature+0x24>
  {
    pdev->dev_remote_wakeup = 1U;
 800e6e8:	687a      	ldr	r2, [r7, #4]
 800e6ea:	23a9      	movs	r3, #169	@ 0xa9
 800e6ec:	009b      	lsls	r3, r3, #2
 800e6ee:	2101      	movs	r1, #1
 800e6f0:	50d1      	str	r1, [r2, r3]
    USBD_CtlSendStatus(pdev);
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	0018      	movs	r0, r3
 800e6f6:	f000 f94a 	bl	800e98e <USBD_CtlSendStatus>
  }
}
 800e6fa:	46c0      	nop			@ (mov r8, r8)
 800e6fc:	46bd      	mov	sp, r7
 800e6fe:	b002      	add	sp, #8
 800e700:	bd80      	pop	{r7, pc}

0800e702 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800e702:	b580      	push	{r7, lr}
 800e704:	b082      	sub	sp, #8
 800e706:	af00      	add	r7, sp, #0
 800e708:	6078      	str	r0, [r7, #4]
 800e70a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e70c:	687a      	ldr	r2, [r7, #4]
 800e70e:	23a7      	movs	r3, #167	@ 0xa7
 800e710:	009b      	lsls	r3, r3, #2
 800e712:	5cd3      	ldrb	r3, [r2, r3]
 800e714:	3b01      	subs	r3, #1
 800e716:	2b02      	cmp	r3, #2
 800e718:	d80d      	bhi.n	800e736 <USBD_ClrFeature+0x34>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e71a:	683b      	ldr	r3, [r7, #0]
 800e71c:	885b      	ldrh	r3, [r3, #2]
 800e71e:	2b01      	cmp	r3, #1
 800e720:	d110      	bne.n	800e744 <USBD_ClrFeature+0x42>
      {
        pdev->dev_remote_wakeup = 0U;
 800e722:	687a      	ldr	r2, [r7, #4]
 800e724:	23a9      	movs	r3, #169	@ 0xa9
 800e726:	009b      	lsls	r3, r3, #2
 800e728:	2100      	movs	r1, #0
 800e72a:	50d1      	str	r1, [r2, r3]
        USBD_CtlSendStatus(pdev);
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	0018      	movs	r0, r3
 800e730:	f000 f92d 	bl	800e98e <USBD_CtlSendStatus>
      }
      break;
 800e734:	e006      	b.n	800e744 <USBD_ClrFeature+0x42>

    default:
      USBD_CtlError(pdev, req);
 800e736:	683a      	ldr	r2, [r7, #0]
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	0011      	movs	r1, r2
 800e73c:	0018      	movs	r0, r3
 800e73e:	f000 f83e 	bl	800e7be <USBD_CtlError>
      break;
 800e742:	e000      	b.n	800e746 <USBD_ClrFeature+0x44>
      break;
 800e744:	46c0      	nop			@ (mov r8, r8)
  }
}
 800e746:	46c0      	nop			@ (mov r8, r8)
 800e748:	46bd      	mov	sp, r7
 800e74a:	b002      	add	sp, #8
 800e74c:	bd80      	pop	{r7, pc}

0800e74e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e74e:	b580      	push	{r7, lr}
 800e750:	b082      	sub	sp, #8
 800e752:	af00      	add	r7, sp, #0
 800e754:	6078      	str	r0, [r7, #4]
 800e756:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800e758:	683b      	ldr	r3, [r7, #0]
 800e75a:	781a      	ldrb	r2, [r3, #0]
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800e760:	683b      	ldr	r3, [r7, #0]
 800e762:	785a      	ldrb	r2, [r3, #1]
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800e768:	683b      	ldr	r3, [r7, #0]
 800e76a:	3302      	adds	r3, #2
 800e76c:	781b      	ldrb	r3, [r3, #0]
 800e76e:	001a      	movs	r2, r3
 800e770:	683b      	ldr	r3, [r7, #0]
 800e772:	3303      	adds	r3, #3
 800e774:	781b      	ldrb	r3, [r3, #0]
 800e776:	021b      	lsls	r3, r3, #8
 800e778:	b29b      	uxth	r3, r3
 800e77a:	18d3      	adds	r3, r2, r3
 800e77c:	b29a      	uxth	r2, r3
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800e782:	683b      	ldr	r3, [r7, #0]
 800e784:	3304      	adds	r3, #4
 800e786:	781b      	ldrb	r3, [r3, #0]
 800e788:	001a      	movs	r2, r3
 800e78a:	683b      	ldr	r3, [r7, #0]
 800e78c:	3305      	adds	r3, #5
 800e78e:	781b      	ldrb	r3, [r3, #0]
 800e790:	021b      	lsls	r3, r3, #8
 800e792:	b29b      	uxth	r3, r3
 800e794:	18d3      	adds	r3, r2, r3
 800e796:	b29a      	uxth	r2, r3
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800e79c:	683b      	ldr	r3, [r7, #0]
 800e79e:	3306      	adds	r3, #6
 800e7a0:	781b      	ldrb	r3, [r3, #0]
 800e7a2:	001a      	movs	r2, r3
 800e7a4:	683b      	ldr	r3, [r7, #0]
 800e7a6:	3307      	adds	r3, #7
 800e7a8:	781b      	ldrb	r3, [r3, #0]
 800e7aa:	021b      	lsls	r3, r3, #8
 800e7ac:	b29b      	uxth	r3, r3
 800e7ae:	18d3      	adds	r3, r2, r3
 800e7b0:	b29a      	uxth	r2, r3
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	80da      	strh	r2, [r3, #6]

}
 800e7b6:	46c0      	nop			@ (mov r8, r8)
 800e7b8:	46bd      	mov	sp, r7
 800e7ba:	b002      	add	sp, #8
 800e7bc:	bd80      	pop	{r7, pc}

0800e7be <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800e7be:	b580      	push	{r7, lr}
 800e7c0:	b082      	sub	sp, #8
 800e7c2:	af00      	add	r7, sp, #0
 800e7c4:	6078      	str	r0, [r7, #4]
 800e7c6:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	2180      	movs	r1, #128	@ 0x80
 800e7cc:	0018      	movs	r0, r3
 800e7ce:	f003 fb12 	bl	8011df6 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	2100      	movs	r1, #0
 800e7d6:	0018      	movs	r0, r3
 800e7d8:	f003 fb0d 	bl	8011df6 <USBD_LL_StallEP>
}
 800e7dc:	46c0      	nop			@ (mov r8, r8)
 800e7de:	46bd      	mov	sp, r7
 800e7e0:	b002      	add	sp, #8
 800e7e2:	bd80      	pop	{r7, pc}

0800e7e4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e7e4:	b590      	push	{r4, r7, lr}
 800e7e6:	b087      	sub	sp, #28
 800e7e8:	af00      	add	r7, sp, #0
 800e7ea:	60f8      	str	r0, [r7, #12]
 800e7ec:	60b9      	str	r1, [r7, #8]
 800e7ee:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e7f0:	2417      	movs	r4, #23
 800e7f2:	193b      	adds	r3, r7, r4
 800e7f4:	2200      	movs	r2, #0
 800e7f6:	701a      	strb	r2, [r3, #0]

  if (desc != NULL)
 800e7f8:	68fb      	ldr	r3, [r7, #12]
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d03c      	beq.n	800e878 <USBD_GetString+0x94>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	0018      	movs	r0, r3
 800e802:	f000 f83d 	bl	800e880 <USBD_GetLen>
 800e806:	0003      	movs	r3, r0
 800e808:	3301      	adds	r3, #1
 800e80a:	b29b      	uxth	r3, r3
 800e80c:	18db      	adds	r3, r3, r3
 800e80e:	b29a      	uxth	r2, r3
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800e814:	193b      	adds	r3, r7, r4
 800e816:	781b      	ldrb	r3, [r3, #0]
 800e818:	193a      	adds	r2, r7, r4
 800e81a:	1c59      	adds	r1, r3, #1
 800e81c:	7011      	strb	r1, [r2, #0]
 800e81e:	001a      	movs	r2, r3
 800e820:	68bb      	ldr	r3, [r7, #8]
 800e822:	189b      	adds	r3, r3, r2
 800e824:	687a      	ldr	r2, [r7, #4]
 800e826:	7812      	ldrb	r2, [r2, #0]
 800e828:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800e82a:	193b      	adds	r3, r7, r4
 800e82c:	781b      	ldrb	r3, [r3, #0]
 800e82e:	193a      	adds	r2, r7, r4
 800e830:	1c59      	adds	r1, r3, #1
 800e832:	7011      	strb	r1, [r2, #0]
 800e834:	001a      	movs	r2, r3
 800e836:	68bb      	ldr	r3, [r7, #8]
 800e838:	189b      	adds	r3, r3, r2
 800e83a:	2203      	movs	r2, #3
 800e83c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800e83e:	e017      	b.n	800e870 <USBD_GetString+0x8c>
    {
      unicode[idx++] = *desc++;
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	1c5a      	adds	r2, r3, #1
 800e844:	60fa      	str	r2, [r7, #12]
 800e846:	2417      	movs	r4, #23
 800e848:	193a      	adds	r2, r7, r4
 800e84a:	7812      	ldrb	r2, [r2, #0]
 800e84c:	1939      	adds	r1, r7, r4
 800e84e:	1c50      	adds	r0, r2, #1
 800e850:	7008      	strb	r0, [r1, #0]
 800e852:	0011      	movs	r1, r2
 800e854:	68ba      	ldr	r2, [r7, #8]
 800e856:	1852      	adds	r2, r2, r1
 800e858:	781b      	ldrb	r3, [r3, #0]
 800e85a:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800e85c:	193b      	adds	r3, r7, r4
 800e85e:	781b      	ldrb	r3, [r3, #0]
 800e860:	193a      	adds	r2, r7, r4
 800e862:	1c59      	adds	r1, r3, #1
 800e864:	7011      	strb	r1, [r2, #0]
 800e866:	001a      	movs	r2, r3
 800e868:	68bb      	ldr	r3, [r7, #8]
 800e86a:	189b      	adds	r3, r3, r2
 800e86c:	2200      	movs	r2, #0
 800e86e:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800e870:	68fb      	ldr	r3, [r7, #12]
 800e872:	781b      	ldrb	r3, [r3, #0]
 800e874:	2b00      	cmp	r3, #0
 800e876:	d1e3      	bne.n	800e840 <USBD_GetString+0x5c>
    }
  }
}
 800e878:	46c0      	nop			@ (mov r8, r8)
 800e87a:	46bd      	mov	sp, r7
 800e87c:	b007      	add	sp, #28
 800e87e:	bd90      	pop	{r4, r7, pc}

0800e880 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e880:	b580      	push	{r7, lr}
 800e882:	b084      	sub	sp, #16
 800e884:	af00      	add	r7, sp, #0
 800e886:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e888:	230f      	movs	r3, #15
 800e88a:	18fb      	adds	r3, r7, r3
 800e88c:	2200      	movs	r2, #0
 800e88e:	701a      	strb	r2, [r3, #0]

  while (*buf != '\0')
 800e890:	e008      	b.n	800e8a4 <USBD_GetLen+0x24>
  {
    len++;
 800e892:	210f      	movs	r1, #15
 800e894:	187b      	adds	r3, r7, r1
 800e896:	781a      	ldrb	r2, [r3, #0]
 800e898:	187b      	adds	r3, r7, r1
 800e89a:	3201      	adds	r2, #1
 800e89c:	701a      	strb	r2, [r3, #0]
    buf++;
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	3301      	adds	r3, #1
 800e8a2:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	781b      	ldrb	r3, [r3, #0]
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d1f2      	bne.n	800e892 <USBD_GetLen+0x12>
  }

  return len;
 800e8ac:	230f      	movs	r3, #15
 800e8ae:	18fb      	adds	r3, r7, r3
 800e8b0:	781b      	ldrb	r3, [r3, #0]
}
 800e8b2:	0018      	movs	r0, r3
 800e8b4:	46bd      	mov	sp, r7
 800e8b6:	b004      	add	sp, #16
 800e8b8:	bd80      	pop	{r7, pc}

0800e8ba <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800e8ba:	b580      	push	{r7, lr}
 800e8bc:	b084      	sub	sp, #16
 800e8be:	af00      	add	r7, sp, #0
 800e8c0:	60f8      	str	r0, [r7, #12]
 800e8c2:	60b9      	str	r1, [r7, #8]
 800e8c4:	1dbb      	adds	r3, r7, #6
 800e8c6:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e8c8:	68fa      	ldr	r2, [r7, #12]
 800e8ca:	23a5      	movs	r3, #165	@ 0xa5
 800e8cc:	009b      	lsls	r3, r3, #2
 800e8ce:	2102      	movs	r1, #2
 800e8d0:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 800e8d2:	1dbb      	adds	r3, r7, #6
 800e8d4:	881a      	ldrh	r2, [r3, #0]
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800e8da:	1dbb      	adds	r3, r7, #6
 800e8dc:	881a      	ldrh	r2, [r3, #0]
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e8e2:	1dbb      	adds	r3, r7, #6
 800e8e4:	881b      	ldrh	r3, [r3, #0]
 800e8e6:	68ba      	ldr	r2, [r7, #8]
 800e8e8:	68f8      	ldr	r0, [r7, #12]
 800e8ea:	2100      	movs	r1, #0
 800e8ec:	f003 fb34 	bl	8011f58 <USBD_LL_Transmit>

  return USBD_OK;
 800e8f0:	2300      	movs	r3, #0
}
 800e8f2:	0018      	movs	r0, r3
 800e8f4:	46bd      	mov	sp, r7
 800e8f6:	b004      	add	sp, #16
 800e8f8:	bd80      	pop	{r7, pc}

0800e8fa <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800e8fa:	b580      	push	{r7, lr}
 800e8fc:	b084      	sub	sp, #16
 800e8fe:	af00      	add	r7, sp, #0
 800e900:	60f8      	str	r0, [r7, #12]
 800e902:	60b9      	str	r1, [r7, #8]
 800e904:	1dbb      	adds	r3, r7, #6
 800e906:	801a      	strh	r2, [r3, #0]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e908:	1dbb      	adds	r3, r7, #6
 800e90a:	881b      	ldrh	r3, [r3, #0]
 800e90c:	68ba      	ldr	r2, [r7, #8]
 800e90e:	68f8      	ldr	r0, [r7, #12]
 800e910:	2100      	movs	r1, #0
 800e912:	f003 fb21 	bl	8011f58 <USBD_LL_Transmit>

  return USBD_OK;
 800e916:	2300      	movs	r3, #0
}
 800e918:	0018      	movs	r0, r3
 800e91a:	46bd      	mov	sp, r7
 800e91c:	b004      	add	sp, #16
 800e91e:	bd80      	pop	{r7, pc}

0800e920 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800e920:	b580      	push	{r7, lr}
 800e922:	b084      	sub	sp, #16
 800e924:	af00      	add	r7, sp, #0
 800e926:	60f8      	str	r0, [r7, #12]
 800e928:	60b9      	str	r1, [r7, #8]
 800e92a:	1dbb      	adds	r3, r7, #6
 800e92c:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e92e:	68fa      	ldr	r2, [r7, #12]
 800e930:	23a5      	movs	r3, #165	@ 0xa5
 800e932:	009b      	lsls	r3, r3, #2
 800e934:	2103      	movs	r1, #3
 800e936:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 800e938:	1dbb      	adds	r3, r7, #6
 800e93a:	8819      	ldrh	r1, [r3, #0]
 800e93c:	68fa      	ldr	r2, [r7, #12]
 800e93e:	23ae      	movs	r3, #174	@ 0xae
 800e940:	005b      	lsls	r3, r3, #1
 800e942:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].rem_length   = len;
 800e944:	1dbb      	adds	r3, r7, #6
 800e946:	8819      	ldrh	r1, [r3, #0]
 800e948:	68fa      	ldr	r2, [r7, #12]
 800e94a:	23b0      	movs	r3, #176	@ 0xb0
 800e94c:	005b      	lsls	r3, r3, #1
 800e94e:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e950:	1dbb      	adds	r3, r7, #6
 800e952:	881b      	ldrh	r3, [r3, #0]
 800e954:	68ba      	ldr	r2, [r7, #8]
 800e956:	68f8      	ldr	r0, [r7, #12]
 800e958:	2100      	movs	r1, #0
 800e95a:	f003 fb34 	bl	8011fc6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e95e:	2300      	movs	r3, #0
}
 800e960:	0018      	movs	r0, r3
 800e962:	46bd      	mov	sp, r7
 800e964:	b004      	add	sp, #16
 800e966:	bd80      	pop	{r7, pc}

0800e968 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800e968:	b580      	push	{r7, lr}
 800e96a:	b084      	sub	sp, #16
 800e96c:	af00      	add	r7, sp, #0
 800e96e:	60f8      	str	r0, [r7, #12]
 800e970:	60b9      	str	r1, [r7, #8]
 800e972:	1dbb      	adds	r3, r7, #6
 800e974:	801a      	strh	r2, [r3, #0]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e976:	1dbb      	adds	r3, r7, #6
 800e978:	881b      	ldrh	r3, [r3, #0]
 800e97a:	68ba      	ldr	r2, [r7, #8]
 800e97c:	68f8      	ldr	r0, [r7, #12]
 800e97e:	2100      	movs	r1, #0
 800e980:	f003 fb21 	bl	8011fc6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e984:	2300      	movs	r3, #0
}
 800e986:	0018      	movs	r0, r3
 800e988:	46bd      	mov	sp, r7
 800e98a:	b004      	add	sp, #16
 800e98c:	bd80      	pop	{r7, pc}

0800e98e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e98e:	b580      	push	{r7, lr}
 800e990:	b082      	sub	sp, #8
 800e992:	af00      	add	r7, sp, #0
 800e994:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e996:	687a      	ldr	r2, [r7, #4]
 800e998:	23a5      	movs	r3, #165	@ 0xa5
 800e99a:	009b      	lsls	r3, r3, #2
 800e99c:	2104      	movs	r1, #4
 800e99e:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e9a0:	6878      	ldr	r0, [r7, #4]
 800e9a2:	2300      	movs	r3, #0
 800e9a4:	2200      	movs	r2, #0
 800e9a6:	2100      	movs	r1, #0
 800e9a8:	f003 fad6 	bl	8011f58 <USBD_LL_Transmit>

  return USBD_OK;
 800e9ac:	2300      	movs	r3, #0
}
 800e9ae:	0018      	movs	r0, r3
 800e9b0:	46bd      	mov	sp, r7
 800e9b2:	b002      	add	sp, #8
 800e9b4:	bd80      	pop	{r7, pc}

0800e9b6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e9b6:	b580      	push	{r7, lr}
 800e9b8:	b082      	sub	sp, #8
 800e9ba:	af00      	add	r7, sp, #0
 800e9bc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e9be:	687a      	ldr	r2, [r7, #4]
 800e9c0:	23a5      	movs	r3, #165	@ 0xa5
 800e9c2:	009b      	lsls	r3, r3, #2
 800e9c4:	2105      	movs	r1, #5
 800e9c6:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e9c8:	6878      	ldr	r0, [r7, #4]
 800e9ca:	2300      	movs	r3, #0
 800e9cc:	2200      	movs	r2, #0
 800e9ce:	2100      	movs	r1, #0
 800e9d0:	f003 faf9 	bl	8011fc6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e9d4:	2300      	movs	r3, #0
}
 800e9d6:	0018      	movs	r0, r3
 800e9d8:	46bd      	mov	sp, r7
 800e9da:	b002      	add	sp, #8
 800e9dc:	bd80      	pop	{r7, pc}
	...

0800e9e0 <setSPI_Size>:
 * @param none
 * @return none
 */

static void setSPI_Size(int8_t size)
{
 800e9e0:	b580      	push	{r7, lr}
 800e9e2:	b082      	sub	sp, #8
 800e9e4:	af00      	add	r7, sp, #0
 800e9e6:	0002      	movs	r2, r0
 800e9e8:	1dfb      	adds	r3, r7, #7
 800e9ea:	701a      	strb	r2, [r3, #0]
  if (config.spi_sz != size)
 800e9ec:	4b14      	ldr	r3, [pc, #80]	@ (800ea40 <setSPI_Size+0x60>)
 800e9ee:	781b      	ldrb	r3, [r3, #0]
 800e9f0:	b25b      	sxtb	r3, r3
 800e9f2:	1dfa      	adds	r2, r7, #7
 800e9f4:	7812      	ldrb	r2, [r2, #0]
 800e9f6:	b252      	sxtb	r2, r2
 800e9f8:	429a      	cmp	r2, r3
 800e9fa:	d01d      	beq.n	800ea38 <setSPI_Size+0x58>
  {
    __HAL_SPI_DISABLE(&LCD_HANDLE);
 800e9fc:	4b11      	ldr	r3, [pc, #68]	@ (800ea44 <setSPI_Size+0x64>)
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	681a      	ldr	r2, [r3, #0]
 800ea02:	4b10      	ldr	r3, [pc, #64]	@ (800ea44 <setSPI_Size+0x64>)
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	2140      	movs	r1, #64	@ 0x40
 800ea08:	438a      	bics	r2, r1
 800ea0a:	601a      	str	r2, [r3, #0]
    config.spi_sz = size;
 800ea0c:	4b0c      	ldr	r3, [pc, #48]	@ (800ea40 <setSPI_Size+0x60>)
 800ea0e:	1dfa      	adds	r2, r7, #7
 800ea10:	7812      	ldrb	r2, [r2, #0]
 800ea12:	701a      	strb	r2, [r3, #0]

    if (size == mode_16bit)
 800ea14:	1dfb      	adds	r3, r7, #7
 800ea16:	781b      	ldrb	r3, [r3, #0]
 800ea18:	b25b      	sxtb	r3, r3
 800ea1a:	2b01      	cmp	r3, #1
 800ea1c:	d104      	bne.n	800ea28 <setSPI_Size+0x48>
    {
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_16BIT;
 800ea1e:	4b09      	ldr	r3, [pc, #36]	@ (800ea44 <setSPI_Size+0x64>)
 800ea20:	22f0      	movs	r2, #240	@ 0xf0
 800ea22:	0112      	lsls	r2, r2, #4
 800ea24:	60da      	str	r2, [r3, #12]
 800ea26:	e003      	b.n	800ea30 <setSPI_Size+0x50>
    }
    else
    {
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
 800ea28:	4b06      	ldr	r3, [pc, #24]	@ (800ea44 <setSPI_Size+0x64>)
 800ea2a:	22e0      	movs	r2, #224	@ 0xe0
 800ea2c:	00d2      	lsls	r2, r2, #3
 800ea2e:	60da      	str	r2, [r3, #12]
    }

    HAL_SPI_Init(&LCD_HANDLE); // Re-initialize to apply new data size
 800ea30:	4b04      	ldr	r3, [pc, #16]	@ (800ea44 <setSPI_Size+0x64>)
 800ea32:	0018      	movs	r0, r3
 800ea34:	f7f9 fa08 	bl	8007e48 <HAL_SPI_Init>
  }
}
 800ea38:	46c0      	nop			@ (mov r8, r8)
 800ea3a:	46bd      	mov	sp, r7
 800ea3c:	b002      	add	sp, #8
 800ea3e:	bd80      	pop	{r7, pc}
 800ea40:	2000018c 	.word	0x2000018c
 800ea44:	200005cc 	.word	0x200005cc

0800ea48 <setDMAMemMode>:
 * @param memInc Enable/disable memory address increase
 * @param mode16 Enable/disable 16 bit mode (disabled = 8 bit)
 * @return none
 */
static void setDMAMemMode(uint8_t memInc, uint8_t size)
{
 800ea48:	b580      	push	{r7, lr}
 800ea4a:	b082      	sub	sp, #8
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	0002      	movs	r2, r0
 800ea50:	1dfb      	adds	r3, r7, #7
 800ea52:	701a      	strb	r2, [r3, #0]
 800ea54:	1dbb      	adds	r3, r7, #6
 800ea56:	1c0a      	adds	r2, r1, #0
 800ea58:	701a      	strb	r2, [r3, #0]
  setSPI_Size(size);
 800ea5a:	1dbb      	adds	r3, r7, #6
 800ea5c:	781b      	ldrb	r3, [r3, #0]
 800ea5e:	b25b      	sxtb	r3, r3
 800ea60:	0018      	movs	r0, r3
 800ea62:	f7ff ffbd 	bl	800e9e0 <setSPI_Size>
  if (config.dma_sz != size || config.dma_mem_inc != memInc)
 800ea66:	4b3f      	ldr	r3, [pc, #252]	@ (800eb64 <setDMAMemMode+0x11c>)
 800ea68:	785b      	ldrb	r3, [r3, #1]
 800ea6a:	b25b      	sxtb	r3, r3
 800ea6c:	001a      	movs	r2, r3
 800ea6e:	1dbb      	adds	r3, r7, #6
 800ea70:	781b      	ldrb	r3, [r3, #0]
 800ea72:	429a      	cmp	r2, r3
 800ea74:	d107      	bne.n	800ea86 <setDMAMemMode+0x3e>
 800ea76:	4b3b      	ldr	r3, [pc, #236]	@ (800eb64 <setDMAMemMode+0x11c>)
 800ea78:	789b      	ldrb	r3, [r3, #2]
 800ea7a:	b25b      	sxtb	r3, r3
 800ea7c:	001a      	movs	r2, r3
 800ea7e:	1dfb      	adds	r3, r7, #7
 800ea80:	781b      	ldrb	r3, [r3, #0]
 800ea82:	429a      	cmp	r2, r3
 800ea84:	d06a      	beq.n	800eb5c <setDMAMemMode+0x114>
  {
    config.dma_sz = size;
 800ea86:	1dbb      	adds	r3, r7, #6
 800ea88:	2200      	movs	r2, #0
 800ea8a:	569a      	ldrsb	r2, [r3, r2]
 800ea8c:	4b35      	ldr	r3, [pc, #212]	@ (800eb64 <setDMAMemMode+0x11c>)
 800ea8e:	705a      	strb	r2, [r3, #1]
    config.dma_mem_inc = memInc;
 800ea90:	1dfb      	adds	r3, r7, #7
 800ea92:	2200      	movs	r2, #0
 800ea94:	569a      	ldrsb	r2, [r3, r2]
 800ea96:	4b33      	ldr	r3, [pc, #204]	@ (800eb64 <setDMAMemMode+0x11c>)
 800ea98:	709a      	strb	r2, [r3, #2]
    __HAL_DMA_DISABLE(LCD_HANDLE.hdmatx);
 800ea9a:	4b33      	ldr	r3, [pc, #204]	@ (800eb68 <setDMAMemMode+0x120>)
 800ea9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ea9e:	681b      	ldr	r3, [r3, #0]
 800eaa0:	681a      	ldr	r2, [r3, #0]
 800eaa2:	4b31      	ldr	r3, [pc, #196]	@ (800eb68 <setDMAMemMode+0x120>)
 800eaa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	2101      	movs	r1, #1
 800eaaa:	438a      	bics	r2, r1
 800eaac:	601a      	str	r2, [r3, #0]
    ;
#ifdef DMA_SxCR_EN
    while ((LCD_HANDLE.hdmatx->Instance->CR & DMA_SxCR_EN) != RESET)
      ;
#elif defined DMA_CCR_EN
    while ((LCD_HANDLE.hdmatx->Instance->CCR & DMA_CCR_EN) != RESET)
 800eaae:	46c0      	nop			@ (mov r8, r8)
 800eab0:	4b2d      	ldr	r3, [pc, #180]	@ (800eb68 <setDMAMemMode+0x120>)
 800eab2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	2201      	movs	r2, #1
 800eaba:	4013      	ands	r3, r2
 800eabc:	d1f8      	bne.n	800eab0 <setDMAMemMode+0x68>
      ;
#endif
    if (memInc == mem_increase)
 800eabe:	1dfb      	adds	r3, r7, #7
 800eac0:	781b      	ldrb	r3, [r3, #0]
 800eac2:	2b01      	cmp	r3, #1
 800eac4:	d10e      	bne.n	800eae4 <setDMAMemMode+0x9c>
    {
      LCD_HANDLE.hdmatx->Init.MemInc = DMA_MINC_ENABLE;
 800eac6:	4b28      	ldr	r3, [pc, #160]	@ (800eb68 <setDMAMemMode+0x120>)
 800eac8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eaca:	2280      	movs	r2, #128	@ 0x80
 800eacc:	60da      	str	r2, [r3, #12]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR |= DMA_SxCR_MINC;
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR |= DMA_CCR_MINC;
 800eace:	4b26      	ldr	r3, [pc, #152]	@ (800eb68 <setDMAMemMode+0x120>)
 800ead0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	681a      	ldr	r2, [r3, #0]
 800ead6:	4b24      	ldr	r3, [pc, #144]	@ (800eb68 <setDMAMemMode+0x120>)
 800ead8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	2180      	movs	r1, #128	@ 0x80
 800eade:	430a      	orrs	r2, r1
 800eae0:	601a      	str	r2, [r3, #0]
 800eae2:	e00d      	b.n	800eb00 <setDMAMemMode+0xb8>
#endif
    }
    else
    {
      LCD_HANDLE.hdmatx->Init.MemInc = DMA_MINC_DISABLE;
 800eae4:	4b20      	ldr	r3, [pc, #128]	@ (800eb68 <setDMAMemMode+0x120>)
 800eae6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eae8:	2200      	movs	r2, #0
 800eaea:	60da      	str	r2, [r3, #12]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR &= ~(DMA_SxCR_MINC);
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR &= ~(DMA_CCR_MINC);
 800eaec:	4b1e      	ldr	r3, [pc, #120]	@ (800eb68 <setDMAMemMode+0x120>)
 800eaee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eaf0:	681b      	ldr	r3, [r3, #0]
 800eaf2:	681a      	ldr	r2, [r3, #0]
 800eaf4:	4b1c      	ldr	r3, [pc, #112]	@ (800eb68 <setDMAMemMode+0x120>)
 800eaf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	2180      	movs	r1, #128	@ 0x80
 800eafc:	438a      	bics	r2, r1
 800eafe:	601a      	str	r2, [r3, #0]
#endif
    }

    if (size == mode_16bit)
 800eb00:	1dbb      	adds	r3, r7, #6
 800eb02:	781b      	ldrb	r3, [r3, #0]
 800eb04:	2b01      	cmp	r3, #1
 800eb06:	d117      	bne.n	800eb38 <setDMAMemMode+0xf0>
    {
      LCD_HANDLE.hdmatx->Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800eb08:	4b17      	ldr	r3, [pc, #92]	@ (800eb68 <setDMAMemMode+0x120>)
 800eb0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb0c:	2280      	movs	r2, #128	@ 0x80
 800eb0e:	0052      	lsls	r2, r2, #1
 800eb10:	611a      	str	r2, [r3, #16]
      LCD_HANDLE.hdmatx->Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800eb12:	4b15      	ldr	r3, [pc, #84]	@ (800eb68 <setDMAMemMode+0x120>)
 800eb14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb16:	2280      	movs	r2, #128	@ 0x80
 800eb18:	00d2      	lsls	r2, r2, #3
 800eb1a:	615a      	str	r2, [r3, #20]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR = (LCD_HANDLE.hdmatx->Instance->CR & ~(DMA_SxCR_PSIZE_Msk | DMA_SxCR_MSIZE_Msk)) |
                                        (1 << DMA_SxCR_PSIZE_Pos | 1 << DMA_SxCR_MSIZE_Pos);
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR = (LCD_HANDLE.hdmatx->Instance->CCR & ~(DMA_CCR_PSIZE_Msk | DMA_CCR_MSIZE_Msk)) |
 800eb1c:	4b12      	ldr	r3, [pc, #72]	@ (800eb68 <setDMAMemMode+0x120>)
 800eb1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb20:	681b      	ldr	r3, [r3, #0]
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	4a11      	ldr	r2, [pc, #68]	@ (800eb6c <setDMAMemMode+0x124>)
 800eb26:	401a      	ands	r2, r3
 800eb28:	4b0f      	ldr	r3, [pc, #60]	@ (800eb68 <setDMAMemMode+0x120>)
 800eb2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	21a0      	movs	r1, #160	@ 0xa0
 800eb30:	00c9      	lsls	r1, r1, #3
 800eb32:	430a      	orrs	r2, r1
 800eb34:	601a      	str	r2, [r3, #0]
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR = (LCD_HANDLE.hdmatx->Instance->CCR & ~(DMA_CCR_PSIZE_Msk | DMA_CCR_MSIZE_Msk));
#endif
    }
  }
}
 800eb36:	e011      	b.n	800eb5c <setDMAMemMode+0x114>
      LCD_HANDLE.hdmatx->Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800eb38:	4b0b      	ldr	r3, [pc, #44]	@ (800eb68 <setDMAMemMode+0x120>)
 800eb3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb3c:	2200      	movs	r2, #0
 800eb3e:	611a      	str	r2, [r3, #16]
      LCD_HANDLE.hdmatx->Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800eb40:	4b09      	ldr	r3, [pc, #36]	@ (800eb68 <setDMAMemMode+0x120>)
 800eb42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb44:	2200      	movs	r2, #0
 800eb46:	615a      	str	r2, [r3, #20]
      LCD_HANDLE.hdmatx->Instance->CCR = (LCD_HANDLE.hdmatx->Instance->CCR & ~(DMA_CCR_PSIZE_Msk | DMA_CCR_MSIZE_Msk));
 800eb48:	4b07      	ldr	r3, [pc, #28]	@ (800eb68 <setDMAMemMode+0x120>)
 800eb4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	681a      	ldr	r2, [r3, #0]
 800eb50:	4b05      	ldr	r3, [pc, #20]	@ (800eb68 <setDMAMemMode+0x120>)
 800eb52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	4905      	ldr	r1, [pc, #20]	@ (800eb6c <setDMAMemMode+0x124>)
 800eb58:	400a      	ands	r2, r1
 800eb5a:	601a      	str	r2, [r3, #0]
}
 800eb5c:	46c0      	nop			@ (mov r8, r8)
 800eb5e:	46bd      	mov	sp, r7
 800eb60:	b002      	add	sp, #8
 800eb62:	bd80      	pop	{r7, pc}
 800eb64:	2000018c 	.word	0x2000018c
 800eb68:	200005cc 	.word	0x200005cc
 800eb6c:	fffff0ff 	.word	0xfffff0ff

0800eb70 <LCD_WriteCommand>:
 * @brief Write command to ST7735 controller
 * @param cmd -> command to write
 * @return none
 */
static void LCD_WriteCommand(uint8_t *cmd, uint8_t argc)
{
 800eb70:	b580      	push	{r7, lr}
 800eb72:	b082      	sub	sp, #8
 800eb74:	af00      	add	r7, sp, #0
 800eb76:	6078      	str	r0, [r7, #4]
 800eb78:	000a      	movs	r2, r1
 800eb7a:	1cfb      	adds	r3, r7, #3
 800eb7c:	701a      	strb	r2, [r3, #0]
  setSPI_Size(mode_8bit);
 800eb7e:	2000      	movs	r0, #0
 800eb80:	f7ff ff2e 	bl	800e9e0 <setSPI_Size>
  LCD_PIN(LCD_DC, RESET);
 800eb84:	4b14      	ldr	r3, [pc, #80]	@ (800ebd8 <LCD_WriteCommand+0x68>)
 800eb86:	2280      	movs	r2, #128	@ 0x80
 800eb88:	0452      	lsls	r2, r2, #17
 800eb8a:	619a      	str	r2, [r3, #24]
#ifdef LCD_CS
  LCD_PIN(LCD_CS, RESET);
 800eb8c:	4b12      	ldr	r3, [pc, #72]	@ (800ebd8 <LCD_WriteCommand+0x68>)
 800eb8e:	2280      	movs	r2, #128	@ 0x80
 800eb90:	0552      	lsls	r2, r2, #21
 800eb92:	619a      	str	r2, [r3, #24]
#endif
  HAL_SPI_Transmit(&LCD_HANDLE, cmd, 1, HAL_MAX_DELAY);
 800eb94:	2301      	movs	r3, #1
 800eb96:	425b      	negs	r3, r3
 800eb98:	6879      	ldr	r1, [r7, #4]
 800eb9a:	4810      	ldr	r0, [pc, #64]	@ (800ebdc <LCD_WriteCommand+0x6c>)
 800eb9c:	2201      	movs	r2, #1
 800eb9e:	f7f9 fa0b 	bl	8007fb8 <HAL_SPI_Transmit>
  if (argc)
 800eba2:	1cfb      	adds	r3, r7, #3
 800eba4:	781b      	ldrb	r3, [r3, #0]
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d00d      	beq.n	800ebc6 <LCD_WriteCommand+0x56>
  {
    LCD_PIN(LCD_DC, SET);
 800ebaa:	4b0b      	ldr	r3, [pc, #44]	@ (800ebd8 <LCD_WriteCommand+0x68>)
 800ebac:	2280      	movs	r2, #128	@ 0x80
 800ebae:	0052      	lsls	r2, r2, #1
 800ebb0:	619a      	str	r2, [r3, #24]
    HAL_SPI_Transmit(&LCD_HANDLE, (cmd + 1), argc, HAL_MAX_DELAY);
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	1c59      	adds	r1, r3, #1
 800ebb6:	1cfb      	adds	r3, r7, #3
 800ebb8:	781b      	ldrb	r3, [r3, #0]
 800ebba:	b29a      	uxth	r2, r3
 800ebbc:	2301      	movs	r3, #1
 800ebbe:	425b      	negs	r3, r3
 800ebc0:	4806      	ldr	r0, [pc, #24]	@ (800ebdc <LCD_WriteCommand+0x6c>)
 800ebc2:	f7f9 f9f9 	bl	8007fb8 <HAL_SPI_Transmit>
  }
#ifdef LCD_CS
  LCD_PIN(LCD_CS, SET);
 800ebc6:	4b04      	ldr	r3, [pc, #16]	@ (800ebd8 <LCD_WriteCommand+0x68>)
 800ebc8:	2280      	movs	r2, #128	@ 0x80
 800ebca:	0152      	lsls	r2, r2, #5
 800ebcc:	619a      	str	r2, [r3, #24]
#endif
}
 800ebce:	46c0      	nop			@ (mov r8, r8)
 800ebd0:	46bd      	mov	sp, r7
 800ebd2:	b002      	add	sp, #8
 800ebd4:	bd80      	pop	{r7, pc}
 800ebd6:	46c0      	nop			@ (mov r8, r8)
 800ebd8:	48000400 	.word	0x48000400
 800ebdc:	200005cc 	.word	0x200005cc

0800ebe0 <LCD_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
static void LCD_WriteData(uint8_t *buff, size_t buff_size)
{
 800ebe0:	b5b0      	push	{r4, r5, r7, lr}
 800ebe2:	b084      	sub	sp, #16
 800ebe4:	af00      	add	r7, sp, #0
 800ebe6:	6078      	str	r0, [r7, #4]
 800ebe8:	6039      	str	r1, [r7, #0]
  LCD_PIN(LCD_DC, SET);
 800ebea:	4b36      	ldr	r3, [pc, #216]	@ (800ecc4 <LCD_WriteData+0xe4>)
 800ebec:	2280      	movs	r2, #128	@ 0x80
 800ebee:	0052      	lsls	r2, r2, #1
 800ebf0:	619a      	str	r2, [r3, #24]
#ifdef LCD_CS
  LCD_PIN(LCD_CS, RESET);
 800ebf2:	4b34      	ldr	r3, [pc, #208]	@ (800ecc4 <LCD_WriteData+0xe4>)
 800ebf4:	2280      	movs	r2, #128	@ 0x80
 800ebf6:	0552      	lsls	r2, r2, #21
 800ebf8:	619a      	str	r2, [r3, #24]
#endif

  // split data in small chunks because HAL can't send more than 64K at once

  while (buff_size > 0)
 800ebfa:	e058      	b.n	800ecae <LCD_WriteData+0xce>
  {
    uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 800ebfc:	683b      	ldr	r3, [r7, #0]
 800ebfe:	2280      	movs	r2, #128	@ 0x80
 800ec00:	0252      	lsls	r2, r2, #9
 800ec02:	4293      	cmp	r3, r2
 800ec04:	d300      	bcc.n	800ec08 <LCD_WriteData+0x28>
 800ec06:	4b30      	ldr	r3, [pc, #192]	@ (800ecc8 <LCD_WriteData+0xe8>)
 800ec08:	210e      	movs	r1, #14
 800ec0a:	187a      	adds	r2, r7, r1
 800ec0c:	8013      	strh	r3, [r2, #0]
#ifdef USE_DMA
    if (buff_size > DMA_Min_Pixels)
 800ec0e:	683b      	ldr	r3, [r7, #0]
 800ec10:	2b20      	cmp	r3, #32
 800ec12:	d929      	bls.n	800ec68 <LCD_WriteData+0x88>
    {
      HAL_SPI_Transmit_DMA(&LCD_HANDLE, buff, chunk_size);
 800ec14:	187b      	adds	r3, r7, r1
 800ec16:	881a      	ldrh	r2, [r3, #0]
 800ec18:	6879      	ldr	r1, [r7, #4]
 800ec1a:	4b2c      	ldr	r3, [pc, #176]	@ (800eccc <LCD_WriteData+0xec>)
 800ec1c:	0018      	movs	r0, r3
 800ec1e:	f7f9 fe5f 	bl	80088e0 <HAL_SPI_Transmit_DMA>
      while (HAL_DMA_GetState(LCD_HANDLE.hdmatx) != HAL_DMA_STATE_READY)
 800ec22:	46c0      	nop			@ (mov r8, r8)
 800ec24:	4b29      	ldr	r3, [pc, #164]	@ (800eccc <LCD_WriteData+0xec>)
 800ec26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ec28:	0018      	movs	r0, r3
 800ec2a:	f7f6 fab8 	bl	800519e <HAL_DMA_GetState>
 800ec2e:	0003      	movs	r3, r0
 800ec30:	2b01      	cmp	r3, #1
 800ec32:	d1f7      	bne.n	800ec24 <LCD_WriteData+0x44>
        ;
      if (config.dma_mem_inc == mem_increase)
 800ec34:	4b26      	ldr	r3, [pc, #152]	@ (800ecd0 <LCD_WriteData+0xf0>)
 800ec36:	789b      	ldrb	r3, [r3, #2]
 800ec38:	b25b      	sxtb	r3, r3
 800ec3a:	2b01      	cmp	r3, #1
 800ec3c:	d131      	bne.n	800eca2 <LCD_WriteData+0xc2>
      {
        if (config.dma_sz == mode_16bit)
 800ec3e:	4b24      	ldr	r3, [pc, #144]	@ (800ecd0 <LCD_WriteData+0xf0>)
 800ec40:	785b      	ldrb	r3, [r3, #1]
 800ec42:	b25b      	sxtb	r3, r3
 800ec44:	2b01      	cmp	r3, #1
 800ec46:	d106      	bne.n	800ec56 <LCD_WriteData+0x76>
          buff += chunk_size;
 800ec48:	230e      	movs	r3, #14
 800ec4a:	18fb      	adds	r3, r7, r3
 800ec4c:	881b      	ldrh	r3, [r3, #0]
 800ec4e:	687a      	ldr	r2, [r7, #4]
 800ec50:	18d3      	adds	r3, r2, r3
 800ec52:	607b      	str	r3, [r7, #4]
 800ec54:	e025      	b.n	800eca2 <LCD_WriteData+0xc2>
        else
          buff += chunk_size * 2;
 800ec56:	230e      	movs	r3, #14
 800ec58:	18fb      	adds	r3, r7, r3
 800ec5a:	881b      	ldrh	r3, [r3, #0]
 800ec5c:	005b      	lsls	r3, r3, #1
 800ec5e:	001a      	movs	r2, r3
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	189b      	adds	r3, r3, r2
 800ec64:	607b      	str	r3, [r7, #4]
 800ec66:	e01c      	b.n	800eca2 <LCD_WriteData+0xc2>
      }
    }
    else
    {
      HAL_SPI_Transmit(&LCD_HANDLE, buff, chunk_size, HAL_MAX_DELAY);
 800ec68:	2301      	movs	r3, #1
 800ec6a:	425c      	negs	r4, r3
 800ec6c:	250e      	movs	r5, #14
 800ec6e:	197b      	adds	r3, r7, r5
 800ec70:	881a      	ldrh	r2, [r3, #0]
 800ec72:	6879      	ldr	r1, [r7, #4]
 800ec74:	4815      	ldr	r0, [pc, #84]	@ (800eccc <LCD_WriteData+0xec>)
 800ec76:	0023      	movs	r3, r4
 800ec78:	f7f9 f99e 	bl	8007fb8 <HAL_SPI_Transmit>
      if (config.spi_sz == mode_16bit)
 800ec7c:	4b14      	ldr	r3, [pc, #80]	@ (800ecd0 <LCD_WriteData+0xf0>)
 800ec7e:	781b      	ldrb	r3, [r3, #0]
 800ec80:	b25b      	sxtb	r3, r3
 800ec82:	2b01      	cmp	r3, #1
 800ec84:	d105      	bne.n	800ec92 <LCD_WriteData+0xb2>
        buff += chunk_size;
 800ec86:	197b      	adds	r3, r7, r5
 800ec88:	881b      	ldrh	r3, [r3, #0]
 800ec8a:	687a      	ldr	r2, [r7, #4]
 800ec8c:	18d3      	adds	r3, r2, r3
 800ec8e:	607b      	str	r3, [r7, #4]
 800ec90:	e007      	b.n	800eca2 <LCD_WriteData+0xc2>
      else
        buff += chunk_size * 2;
 800ec92:	230e      	movs	r3, #14
 800ec94:	18fb      	adds	r3, r7, r3
 800ec96:	881b      	ldrh	r3, [r3, #0]
 800ec98:	005b      	lsls	r3, r3, #1
 800ec9a:	001a      	movs	r2, r3
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	189b      	adds	r3, r3, r2
 800eca0:	607b      	str	r3, [r7, #4]
    }
#else
    HAL_SPI_Transmit(&LCD_HANDLE, buff, chunk_size, HAL_MAX_DELAY);
#endif
    buff_size -= chunk_size;
 800eca2:	230e      	movs	r3, #14
 800eca4:	18fb      	adds	r3, r7, r3
 800eca6:	881b      	ldrh	r3, [r3, #0]
 800eca8:	683a      	ldr	r2, [r7, #0]
 800ecaa:	1ad3      	subs	r3, r2, r3
 800ecac:	603b      	str	r3, [r7, #0]
  while (buff_size > 0)
 800ecae:	683b      	ldr	r3, [r7, #0]
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d1a3      	bne.n	800ebfc <LCD_WriteData+0x1c>
  }
#ifdef LCD_CS
  LCD_PIN(LCD_CS, SET);
 800ecb4:	4b03      	ldr	r3, [pc, #12]	@ (800ecc4 <LCD_WriteData+0xe4>)
 800ecb6:	2280      	movs	r2, #128	@ 0x80
 800ecb8:	0152      	lsls	r2, r2, #5
 800ecba:	619a      	str	r2, [r3, #24]
#endif
}
 800ecbc:	46c0      	nop			@ (mov r8, r8)
 800ecbe:	46bd      	mov	sp, r7
 800ecc0:	b004      	add	sp, #16
 800ecc2:	bdb0      	pop	{r4, r5, r7, pc}
 800ecc4:	48000400 	.word	0x48000400
 800ecc8:	0000ffff 	.word	0x0000ffff
 800eccc:	200005cc 	.word	0x200005cc
 800ecd0:	2000018c 	.word	0x2000018c

0800ecd4 <LCD_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void LCD_SetAddressWindow(int16_t x0, int16_t y0, int16_t x1, int16_t y1)
{
 800ecd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ecd6:	b08b      	sub	sp, #44	@ 0x2c
 800ecd8:	af00      	add	r7, sp, #0
 800ecda:	0005      	movs	r5, r0
 800ecdc:	000c      	movs	r4, r1
 800ecde:	0010      	movs	r0, r2
 800ece0:	0019      	movs	r1, r3
 800ece2:	1dbb      	adds	r3, r7, #6
 800ece4:	1c2a      	adds	r2, r5, #0
 800ece6:	801a      	strh	r2, [r3, #0]
 800ece8:	1d3b      	adds	r3, r7, #4
 800ecea:	1c22      	adds	r2, r4, #0
 800ecec:	801a      	strh	r2, [r3, #0]
 800ecee:	1cbb      	adds	r3, r7, #2
 800ecf0:	1c02      	adds	r2, r0, #0
 800ecf2:	801a      	strh	r2, [r3, #0]
 800ecf4:	003b      	movs	r3, r7
 800ecf6:	1c0a      	adds	r2, r1, #0
 800ecf8:	801a      	strh	r2, [r3, #0]
  int16_t x_start = x0 + LCD_X_SHIFT, x_end = x1 + LCD_X_SHIFT;
 800ecfa:	2026      	movs	r0, #38	@ 0x26
 800ecfc:	183b      	adds	r3, r7, r0
 800ecfe:	1dba      	adds	r2, r7, #6
 800ed00:	8812      	ldrh	r2, [r2, #0]
 800ed02:	801a      	strh	r2, [r3, #0]
 800ed04:	2424      	movs	r4, #36	@ 0x24
 800ed06:	193b      	adds	r3, r7, r4
 800ed08:	1cba      	adds	r2, r7, #2
 800ed0a:	8812      	ldrh	r2, [r2, #0]
 800ed0c:	801a      	strh	r2, [r3, #0]
  int16_t y_start = y0 + LCD_Y_SHIFT, y_end = y1 + LCD_Y_SHIFT;
 800ed0e:	1d3b      	adds	r3, r7, #4
 800ed10:	881b      	ldrh	r3, [r3, #0]
 800ed12:	3322      	adds	r3, #34	@ 0x22
 800ed14:	b29a      	uxth	r2, r3
 800ed16:	2522      	movs	r5, #34	@ 0x22
 800ed18:	197b      	adds	r3, r7, r5
 800ed1a:	801a      	strh	r2, [r3, #0]
 800ed1c:	003b      	movs	r3, r7
 800ed1e:	881b      	ldrh	r3, [r3, #0]
 800ed20:	3322      	adds	r3, #34	@ 0x22
 800ed22:	b29a      	uxth	r2, r3
 800ed24:	2620      	movs	r6, #32
 800ed26:	19bb      	adds	r3, r7, r6
 800ed28:	801a      	strh	r2, [r3, #0]

  /* Column Address set */
  {
    uint8_t cmd[] = {CMD_CASET, x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 800ed2a:	2118      	movs	r1, #24
 800ed2c:	187b      	adds	r3, r7, r1
 800ed2e:	222a      	movs	r2, #42	@ 0x2a
 800ed30:	701a      	strb	r2, [r3, #0]
 800ed32:	183b      	adds	r3, r7, r0
 800ed34:	2200      	movs	r2, #0
 800ed36:	5e9b      	ldrsh	r3, [r3, r2]
 800ed38:	121b      	asrs	r3, r3, #8
 800ed3a:	b21b      	sxth	r3, r3
 800ed3c:	b2da      	uxtb	r2, r3
 800ed3e:	187b      	adds	r3, r7, r1
 800ed40:	705a      	strb	r2, [r3, #1]
 800ed42:	183b      	adds	r3, r7, r0
 800ed44:	881b      	ldrh	r3, [r3, #0]
 800ed46:	b2da      	uxtb	r2, r3
 800ed48:	187b      	adds	r3, r7, r1
 800ed4a:	709a      	strb	r2, [r3, #2]
 800ed4c:	193b      	adds	r3, r7, r4
 800ed4e:	2200      	movs	r2, #0
 800ed50:	5e9b      	ldrsh	r3, [r3, r2]
 800ed52:	121b      	asrs	r3, r3, #8
 800ed54:	b21b      	sxth	r3, r3
 800ed56:	b2da      	uxtb	r2, r3
 800ed58:	187b      	adds	r3, r7, r1
 800ed5a:	70da      	strb	r2, [r3, #3]
 800ed5c:	193b      	adds	r3, r7, r4
 800ed5e:	881b      	ldrh	r3, [r3, #0]
 800ed60:	b2da      	uxtb	r2, r3
 800ed62:	187b      	adds	r3, r7, r1
 800ed64:	711a      	strb	r2, [r3, #4]
    LCD_WriteCommand(cmd, sizeof(cmd) - 1);
 800ed66:	187b      	adds	r3, r7, r1
 800ed68:	2104      	movs	r1, #4
 800ed6a:	0018      	movs	r0, r3
 800ed6c:	f7ff ff00 	bl	800eb70 <LCD_WriteCommand>
  }
  /* Row Address set */
  {
    uint8_t cmd[] = {CMD_RASET, y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 800ed70:	2110      	movs	r1, #16
 800ed72:	187b      	adds	r3, r7, r1
 800ed74:	222b      	movs	r2, #43	@ 0x2b
 800ed76:	701a      	strb	r2, [r3, #0]
 800ed78:	197b      	adds	r3, r7, r5
 800ed7a:	2200      	movs	r2, #0
 800ed7c:	5e9b      	ldrsh	r3, [r3, r2]
 800ed7e:	121b      	asrs	r3, r3, #8
 800ed80:	b21b      	sxth	r3, r3
 800ed82:	b2da      	uxtb	r2, r3
 800ed84:	187b      	adds	r3, r7, r1
 800ed86:	705a      	strb	r2, [r3, #1]
 800ed88:	197b      	adds	r3, r7, r5
 800ed8a:	881b      	ldrh	r3, [r3, #0]
 800ed8c:	b2da      	uxtb	r2, r3
 800ed8e:	187b      	adds	r3, r7, r1
 800ed90:	709a      	strb	r2, [r3, #2]
 800ed92:	19bb      	adds	r3, r7, r6
 800ed94:	2200      	movs	r2, #0
 800ed96:	5e9b      	ldrsh	r3, [r3, r2]
 800ed98:	121b      	asrs	r3, r3, #8
 800ed9a:	b21b      	sxth	r3, r3
 800ed9c:	b2da      	uxtb	r2, r3
 800ed9e:	187b      	adds	r3, r7, r1
 800eda0:	70da      	strb	r2, [r3, #3]
 800eda2:	19bb      	adds	r3, r7, r6
 800eda4:	881b      	ldrh	r3, [r3, #0]
 800eda6:	b2da      	uxtb	r2, r3
 800eda8:	187b      	adds	r3, r7, r1
 800edaa:	711a      	strb	r2, [r3, #4]
    LCD_WriteCommand(cmd, sizeof(cmd) - 1);
 800edac:	187b      	adds	r3, r7, r1
 800edae:	2104      	movs	r1, #4
 800edb0:	0018      	movs	r0, r3
 800edb2:	f7ff fedd 	bl	800eb70 <LCD_WriteCommand>
  }
  {
    /* Write to RAM */
    uint8_t cmd[] = {CMD_RAMWR};
 800edb6:	210c      	movs	r1, #12
 800edb8:	187b      	adds	r3, r7, r1
 800edba:	4a06      	ldr	r2, [pc, #24]	@ (800edd4 <LCD_SetAddressWindow+0x100>)
 800edbc:	7812      	ldrb	r2, [r2, #0]
 800edbe:	701a      	strb	r2, [r3, #0]
    LCD_WriteCommand(cmd, sizeof(cmd) - 1);
 800edc0:	187b      	adds	r3, r7, r1
 800edc2:	2100      	movs	r1, #0
 800edc4:	0018      	movs	r0, r3
 800edc6:	f7ff fed3 	bl	800eb70 <LCD_WriteCommand>
  }
}
 800edca:	46c0      	nop			@ (mov r8, r8)
 800edcc:	46bd      	mov	sp, r7
 800edce:	b00b      	add	sp, #44	@ 0x2c
 800edd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800edd2:	46c0      	nop			@ (mov r8, r8)
 800edd4:	08016730 	.word	0x08016730

0800edd8 <LCD_DrawPixel>:
 * @param x&y -> coordinate to Draw
 * @param color -> color of the Pixel
 * @return none
 */
void LCD_DrawPixel(int16_t x, int16_t y, uint16_t color)
{
 800edd8:	b5b0      	push	{r4, r5, r7, lr}
 800edda:	b084      	sub	sp, #16
 800eddc:	af00      	add	r7, sp, #0
 800edde:	0004      	movs	r4, r0
 800ede0:	0008      	movs	r0, r1
 800ede2:	0011      	movs	r1, r2
 800ede4:	1dbb      	adds	r3, r7, #6
 800ede6:	1c22      	adds	r2, r4, #0
 800ede8:	801a      	strh	r2, [r3, #0]
 800edea:	1d3b      	adds	r3, r7, #4
 800edec:	1c02      	adds	r2, r0, #0
 800edee:	801a      	strh	r2, [r3, #0]
 800edf0:	1cbb      	adds	r3, r7, #2
 800edf2:	1c0a      	adds	r2, r1, #0
 800edf4:	801a      	strh	r2, [r3, #0]
  if ((x < 0) || (x > LCD_WIDTH - 1) ||
 800edf6:	1dbb      	adds	r3, r7, #6
 800edf8:	2200      	movs	r2, #0
 800edfa:	5e9b      	ldrsh	r3, [r3, r2]
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	db40      	blt.n	800ee82 <LCD_DrawPixel+0xaa>
 800ee00:	1dbb      	adds	r3, r7, #6
 800ee02:	2200      	movs	r2, #0
 800ee04:	5e9a      	ldrsh	r2, [r3, r2]
 800ee06:	23a0      	movs	r3, #160	@ 0xa0
 800ee08:	005b      	lsls	r3, r3, #1
 800ee0a:	429a      	cmp	r2, r3
 800ee0c:	da39      	bge.n	800ee82 <LCD_DrawPixel+0xaa>
 800ee0e:	1d3b      	adds	r3, r7, #4
 800ee10:	2200      	movs	r2, #0
 800ee12:	5e9b      	ldrsh	r3, [r3, r2]
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	db34      	blt.n	800ee82 <LCD_DrawPixel+0xaa>
      (y < 0) || (y > LCD_HEIGHT - 1))
 800ee18:	1d3b      	adds	r3, r7, #4
 800ee1a:	2200      	movs	r2, #0
 800ee1c:	5e9b      	ldrsh	r3, [r3, r2]
 800ee1e:	2bab      	cmp	r3, #171	@ 0xab
 800ee20:	dc2f      	bgt.n	800ee82 <LCD_DrawPixel+0xaa>
    return;

  uint8_t data[2] = {color >> 8, color & 0xFF};
 800ee22:	1cbb      	adds	r3, r7, #2
 800ee24:	881b      	ldrh	r3, [r3, #0]
 800ee26:	0a1b      	lsrs	r3, r3, #8
 800ee28:	b29b      	uxth	r3, r3
 800ee2a:	b2da      	uxtb	r2, r3
 800ee2c:	250c      	movs	r5, #12
 800ee2e:	197b      	adds	r3, r7, r5
 800ee30:	701a      	strb	r2, [r3, #0]
 800ee32:	1cbb      	adds	r3, r7, #2
 800ee34:	881b      	ldrh	r3, [r3, #0]
 800ee36:	b2da      	uxtb	r2, r3
 800ee38:	197b      	adds	r3, r7, r5
 800ee3a:	705a      	strb	r2, [r3, #1]

  LCD_SetAddressWindow(x, y, x, y);
 800ee3c:	1d3b      	adds	r3, r7, #4
 800ee3e:	2400      	movs	r4, #0
 800ee40:	5f1c      	ldrsh	r4, [r3, r4]
 800ee42:	1dbb      	adds	r3, r7, #6
 800ee44:	2200      	movs	r2, #0
 800ee46:	5e9a      	ldrsh	r2, [r3, r2]
 800ee48:	1d3b      	adds	r3, r7, #4
 800ee4a:	2100      	movs	r1, #0
 800ee4c:	5e59      	ldrsh	r1, [r3, r1]
 800ee4e:	1dbb      	adds	r3, r7, #6
 800ee50:	2000      	movs	r0, #0
 800ee52:	5e18      	ldrsh	r0, [r3, r0]
 800ee54:	0023      	movs	r3, r4
 800ee56:	f7ff ff3d 	bl	800ecd4 <LCD_SetAddressWindow>

  LCD_PIN(LCD_DC, SET);
 800ee5a:	4b0c      	ldr	r3, [pc, #48]	@ (800ee8c <LCD_DrawPixel+0xb4>)
 800ee5c:	2280      	movs	r2, #128	@ 0x80
 800ee5e:	0052      	lsls	r2, r2, #1
 800ee60:	619a      	str	r2, [r3, #24]
#ifdef LCD_CS
  LCD_PIN(LCD_CS, RESET);
 800ee62:	4b0a      	ldr	r3, [pc, #40]	@ (800ee8c <LCD_DrawPixel+0xb4>)
 800ee64:	2280      	movs	r2, #128	@ 0x80
 800ee66:	0552      	lsls	r2, r2, #21
 800ee68:	619a      	str	r2, [r3, #24]
#endif
  HAL_SPI_Transmit(&LCD_HANDLE, data, sizeof(data), HAL_MAX_DELAY);
 800ee6a:	2301      	movs	r3, #1
 800ee6c:	425b      	negs	r3, r3
 800ee6e:	1979      	adds	r1, r7, r5
 800ee70:	4807      	ldr	r0, [pc, #28]	@ (800ee90 <LCD_DrawPixel+0xb8>)
 800ee72:	2202      	movs	r2, #2
 800ee74:	f7f9 f8a0 	bl	8007fb8 <HAL_SPI_Transmit>
#ifdef LCD_CS
  LCD_PIN(LCD_CS, SET);
 800ee78:	4b04      	ldr	r3, [pc, #16]	@ (800ee8c <LCD_DrawPixel+0xb4>)
 800ee7a:	2280      	movs	r2, #128	@ 0x80
 800ee7c:	0152      	lsls	r2, r2, #5
 800ee7e:	619a      	str	r2, [r3, #24]
 800ee80:	e000      	b.n	800ee84 <LCD_DrawPixel+0xac>
    return;
 800ee82:	46c0      	nop			@ (mov r8, r8)
#endif
}
 800ee84:	46bd      	mov	sp, r7
 800ee86:	b004      	add	sp, #16
 800ee88:	bdb0      	pop	{r4, r5, r7, pc}
 800ee8a:	46c0      	nop			@ (mov r8, r8)
 800ee8c:	48000400 	.word	0x48000400
 800ee90:	200005cc 	.word	0x200005cc

0800ee94 <LCD_FillPixels>:
  fb[x + (y * LCD_WIDTH)] = color;
}
#endif

void LCD_FillPixels(uint32_t pixels, uint16_t color)
{
 800ee94:	b580      	push	{r7, lr}
 800ee96:	b094      	sub	sp, #80	@ 0x50
 800ee98:	af00      	add	r7, sp, #0
 800ee9a:	6078      	str	r0, [r7, #4]
 800ee9c:	000a      	movs	r2, r1
 800ee9e:	1cbb      	adds	r3, r7, #2
 800eea0:	801a      	strh	r2, [r3, #0]
#ifdef USE_DMA
  if (pixels > DMA_Min_Pixels)
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	2b20      	cmp	r3, #32
 800eea6:	d906      	bls.n	800eeb6 <LCD_FillPixels+0x22>
    LCD_WriteData((uint8_t *)&color, pixels);
 800eea8:	687a      	ldr	r2, [r7, #4]
 800eeaa:	1cbb      	adds	r3, r7, #2
 800eeac:	0011      	movs	r1, r2
 800eeae:	0018      	movs	r0, r3
 800eeb0:	f7ff fe96 	bl	800ebe0 <LCD_WriteData>
      pixels -= sz;
    }
#ifdef USE_DMA
  }
#endif
}
 800eeb4:	e027      	b.n	800ef06 <LCD_FillPixels+0x72>
    for (uint32_t t = 0; t < (pixels < DMA_Min_Pixels ? pixels : DMA_Min_Pixels); t++)
 800eeb6:	2300      	movs	r3, #0
 800eeb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800eeba:	e009      	b.n	800eed0 <LCD_FillPixels+0x3c>
      fill[t] = color;
 800eebc:	1cbb      	adds	r3, r7, #2
 800eebe:	8819      	ldrh	r1, [r3, #0]
 800eec0:	2308      	movs	r3, #8
 800eec2:	18fb      	adds	r3, r7, r3
 800eec4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800eec6:	0052      	lsls	r2, r2, #1
 800eec8:	52d1      	strh	r1, [r2, r3]
    for (uint32_t t = 0; t < (pixels < DMA_Min_Pixels ? pixels : DMA_Min_Pixels); t++)
 800eeca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eecc:	3301      	adds	r3, #1
 800eece:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	2b20      	cmp	r3, #32
 800eed4:	d900      	bls.n	800eed8 <LCD_FillPixels+0x44>
 800eed6:	2320      	movs	r3, #32
 800eed8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800eeda:	429a      	cmp	r2, r3
 800eedc:	d3ee      	bcc.n	800eebc <LCD_FillPixels+0x28>
    while (pixels)
 800eede:	e00f      	b.n	800ef00 <LCD_FillPixels+0x6c>
      uint32_t sz = (pixels < DMA_Min_Pixels ? pixels : DMA_Min_Pixels);
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	2b20      	cmp	r3, #32
 800eee4:	d900      	bls.n	800eee8 <LCD_FillPixels+0x54>
 800eee6:	2320      	movs	r3, #32
 800eee8:	64bb      	str	r3, [r7, #72]	@ 0x48
      LCD_WriteData((uint8_t *)fill, sz);
 800eeea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800eeec:	2308      	movs	r3, #8
 800eeee:	18fb      	adds	r3, r7, r3
 800eef0:	0011      	movs	r1, r2
 800eef2:	0018      	movs	r0, r3
 800eef4:	f7ff fe74 	bl	800ebe0 <LCD_WriteData>
      pixels -= sz;
 800eef8:	687a      	ldr	r2, [r7, #4]
 800eefa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eefc:	1ad3      	subs	r3, r2, r3
 800eefe:	607b      	str	r3, [r7, #4]
    while (pixels)
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	d1ec      	bne.n	800eee0 <LCD_FillPixels+0x4c>
}
 800ef06:	46c0      	nop			@ (mov r8, r8)
 800ef08:	46bd      	mov	sp, r7
 800ef0a:	b014      	add	sp, #80	@ 0x50
 800ef0c:	bd80      	pop	{r7, pc}
	...

0800ef10 <LCD_FillArea>:
 * @brief Set address of DisplayWindow and returns raw pixel draw for uGUI driver acceleration
 * @param xi&yi -> coordinates of window
 * @return none
 */
void (*LCD_FillArea(int16_t x0, int16_t y0, int16_t x1, int16_t y1))(uint32_t, uint16_t)
{
 800ef10:	b5b0      	push	{r4, r5, r7, lr}
 800ef12:	b082      	sub	sp, #8
 800ef14:	af00      	add	r7, sp, #0
 800ef16:	0005      	movs	r5, r0
 800ef18:	000c      	movs	r4, r1
 800ef1a:	0010      	movs	r0, r2
 800ef1c:	0019      	movs	r1, r3
 800ef1e:	1dbb      	adds	r3, r7, #6
 800ef20:	1c2a      	adds	r2, r5, #0
 800ef22:	801a      	strh	r2, [r3, #0]
 800ef24:	1d3b      	adds	r3, r7, #4
 800ef26:	1c22      	adds	r2, r4, #0
 800ef28:	801a      	strh	r2, [r3, #0]
 800ef2a:	1cbb      	adds	r3, r7, #2
 800ef2c:	1c02      	adds	r2, r0, #0
 800ef2e:	801a      	strh	r2, [r3, #0]
 800ef30:	003b      	movs	r3, r7
 800ef32:	1c0a      	adds	r2, r1, #0
 800ef34:	801a      	strh	r2, [r3, #0]
  if (x0 == -1)
 800ef36:	1dbb      	adds	r3, r7, #6
 800ef38:	2200      	movs	r2, #0
 800ef3a:	5e9b      	ldrsh	r3, [r3, r2]
 800ef3c:	3301      	adds	r3, #1
 800ef3e:	d105      	bne.n	800ef4c <LCD_FillArea+0x3c>
  {
#ifdef USE_DMA
    setDMAMemMode(mem_increase, mode_8bit);
 800ef40:	2100      	movs	r1, #0
 800ef42:	2001      	movs	r0, #1
 800ef44:	f7ff fd80 	bl	800ea48 <setDMAMemMode>
#else
    setSPI_Size(mode_8bit); // Set SPI to 8 bit
#endif
    return NULL;
 800ef48:	2300      	movs	r3, #0
 800ef4a:	e017      	b.n	800ef7c <LCD_FillArea+0x6c>
  }
  LCD_SetAddressWindow(x0, y0, x1, y1);
 800ef4c:	003b      	movs	r3, r7
 800ef4e:	2400      	movs	r4, #0
 800ef50:	5f1c      	ldrsh	r4, [r3, r4]
 800ef52:	1cbb      	adds	r3, r7, #2
 800ef54:	2200      	movs	r2, #0
 800ef56:	5e9a      	ldrsh	r2, [r3, r2]
 800ef58:	1d3b      	adds	r3, r7, #4
 800ef5a:	2100      	movs	r1, #0
 800ef5c:	5e59      	ldrsh	r1, [r3, r1]
 800ef5e:	1dbb      	adds	r3, r7, #6
 800ef60:	2000      	movs	r0, #0
 800ef62:	5e18      	ldrsh	r0, [r3, r0]
 800ef64:	0023      	movs	r3, r4
 800ef66:	f7ff feb5 	bl	800ecd4 <LCD_SetAddressWindow>
#ifdef USE_DMA
  setDMAMemMode(mem_fixed, mode_16bit);
 800ef6a:	2101      	movs	r1, #1
 800ef6c:	2000      	movs	r0, #0
 800ef6e:	f7ff fd6b 	bl	800ea48 <setDMAMemMode>
#else
  setSPI_Size(mode_16bit); // Set SPI to 16 bit
#endif
  LCD_PIN(LCD_DC, SET);
 800ef72:	4b04      	ldr	r3, [pc, #16]	@ (800ef84 <LCD_FillArea+0x74>)
 800ef74:	2280      	movs	r2, #128	@ 0x80
 800ef76:	0052      	lsls	r2, r2, #1
 800ef78:	619a      	str	r2, [r3, #24]
  return LCD_FillPixels;
 800ef7a:	4b03      	ldr	r3, [pc, #12]	@ (800ef88 <LCD_FillArea+0x78>)
}
 800ef7c:	0018      	movs	r0, r3
 800ef7e:	46bd      	mov	sp, r7
 800ef80:	b002      	add	sp, #8
 800ef82:	bdb0      	pop	{r4, r5, r7, pc}
 800ef84:	48000400 	.word	0x48000400
 800ef88:	0800ee95 	.word	0x0800ee95

0800ef8c <LCD_Fill>:
 * @param xEnd&yEnd -> coordinate of the end point
 * @param color -> color to Fill with
 * @return none
 */
int8_t LCD_Fill(uint16_t xSta, uint16_t ySta, uint16_t xEnd, uint16_t yEnd, uint16_t color)
{
 800ef8c:	b5b0      	push	{r4, r5, r7, lr}
 800ef8e:	b084      	sub	sp, #16
 800ef90:	af00      	add	r7, sp, #0
 800ef92:	0005      	movs	r5, r0
 800ef94:	000c      	movs	r4, r1
 800ef96:	0010      	movs	r0, r2
 800ef98:	0019      	movs	r1, r3
 800ef9a:	1dbb      	adds	r3, r7, #6
 800ef9c:	1c2a      	adds	r2, r5, #0
 800ef9e:	801a      	strh	r2, [r3, #0]
 800efa0:	1d3b      	adds	r3, r7, #4
 800efa2:	1c22      	adds	r2, r4, #0
 800efa4:	801a      	strh	r2, [r3, #0]
 800efa6:	1cbb      	adds	r3, r7, #2
 800efa8:	1c02      	adds	r2, r0, #0
 800efaa:	801a      	strh	r2, [r3, #0]
 800efac:	003b      	movs	r3, r7
 800efae:	1c0a      	adds	r2, r1, #0
 800efb0:	801a      	strh	r2, [r3, #0]
  uint32_t pixels = (uint32_t)(xEnd - xSta + 1) * (yEnd - ySta + 1);
 800efb2:	1cbb      	adds	r3, r7, #2
 800efb4:	881a      	ldrh	r2, [r3, #0]
 800efb6:	1dbb      	adds	r3, r7, #6
 800efb8:	881b      	ldrh	r3, [r3, #0]
 800efba:	1ad3      	subs	r3, r2, r3
 800efbc:	3301      	adds	r3, #1
 800efbe:	0019      	movs	r1, r3
 800efc0:	003b      	movs	r3, r7
 800efc2:	881a      	ldrh	r2, [r3, #0]
 800efc4:	1d3b      	adds	r3, r7, #4
 800efc6:	881b      	ldrh	r3, [r3, #0]
 800efc8:	1ad3      	subs	r3, r2, r3
 800efca:	3301      	adds	r3, #1
 800efcc:	434b      	muls	r3, r1
 800efce:	60fb      	str	r3, [r7, #12]
  LCD_SetAddressWindow(xSta, ySta, xEnd, yEnd);
 800efd0:	1dbb      	adds	r3, r7, #6
 800efd2:	2000      	movs	r0, #0
 800efd4:	5e18      	ldrsh	r0, [r3, r0]
 800efd6:	1d3b      	adds	r3, r7, #4
 800efd8:	2100      	movs	r1, #0
 800efda:	5e59      	ldrsh	r1, [r3, r1]
 800efdc:	1cbb      	adds	r3, r7, #2
 800efde:	2200      	movs	r2, #0
 800efe0:	5e9a      	ldrsh	r2, [r3, r2]
 800efe2:	003b      	movs	r3, r7
 800efe4:	2400      	movs	r4, #0
 800efe6:	5f1b      	ldrsh	r3, [r3, r4]
 800efe8:	f7ff fe74 	bl	800ecd4 <LCD_SetAddressWindow>
#ifdef USE_DMA
  setDMAMemMode(mem_fixed, mode_16bit);
 800efec:	2101      	movs	r1, #1
 800efee:	2000      	movs	r0, #0
 800eff0:	f7ff fd2a 	bl	800ea48 <setDMAMemMode>
#else
  setSPI_Size(mode_16bit);
#endif
  LCD_FillPixels(pixels, color);
 800eff4:	2320      	movs	r3, #32
 800eff6:	18fb      	adds	r3, r7, r3
 800eff8:	881a      	ldrh	r2, [r3, #0]
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	0011      	movs	r1, r2
 800effe:	0018      	movs	r0, r3
 800f000:	f7ff ff48 	bl	800ee94 <LCD_FillPixels>
#ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_8bit);
 800f004:	2100      	movs	r1, #0
 800f006:	2001      	movs	r0, #1
 800f008:	f7ff fd1e 	bl	800ea48 <setDMAMemMode>
#else
  setSPI_Size(mode_8bit);
#endif
  return UG_RESULT_OK;
 800f00c:	2300      	movs	r3, #0
}
 800f00e:	0018      	movs	r0, r3
 800f010:	46bd      	mov	sp, r7
 800f012:	b004      	add	sp, #16
 800f014:	bdb0      	pop	{r4, r5, r7, pc}

0800f016 <LCD_DrawImage>:
 * @param w&h -> width & height of the Image to Draw
 * @param data -> pointer of the Image array
 * @return none
 */
void LCD_DrawImage(uint16_t x, uint16_t y, UG_BMP *bmp)
{
 800f016:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f018:	b085      	sub	sp, #20
 800f01a:	af00      	add	r7, sp, #0
 800f01c:	603a      	str	r2, [r7, #0]
 800f01e:	1dbb      	adds	r3, r7, #6
 800f020:	1c02      	adds	r2, r0, #0
 800f022:	801a      	strh	r2, [r3, #0]
 800f024:	1d3b      	adds	r3, r7, #4
 800f026:	1c0a      	adds	r2, r1, #0
 800f028:	801a      	strh	r2, [r3, #0]
  uint16_t w = bmp->width;
 800f02a:	250e      	movs	r5, #14
 800f02c:	197b      	adds	r3, r7, r5
 800f02e:	683a      	ldr	r2, [r7, #0]
 800f030:	8892      	ldrh	r2, [r2, #4]
 800f032:	801a      	strh	r2, [r3, #0]
  uint16_t h = bmp->height;
 800f034:	260c      	movs	r6, #12
 800f036:	19bb      	adds	r3, r7, r6
 800f038:	683a      	ldr	r2, [r7, #0]
 800f03a:	88d2      	ldrh	r2, [r2, #6]
 800f03c:	801a      	strh	r2, [r3, #0]
  if ((x > LCD_WIDTH - 1) || (y > LCD_HEIGHT - 1))
 800f03e:	1dbb      	adds	r3, r7, #6
 800f040:	881a      	ldrh	r2, [r3, #0]
 800f042:	23a0      	movs	r3, #160	@ 0xa0
 800f044:	005b      	lsls	r3, r3, #1
 800f046:	429a      	cmp	r2, r3
 800f048:	d245      	bcs.n	800f0d6 <LCD_DrawImage+0xc0>
 800f04a:	1d3b      	adds	r3, r7, #4
 800f04c:	881b      	ldrh	r3, [r3, #0]
 800f04e:	2bab      	cmp	r3, #171	@ 0xab
 800f050:	d841      	bhi.n	800f0d6 <LCD_DrawImage+0xc0>
    return;
  if ((x + w - 1) > LCD_WIDTH - 1)
 800f052:	1dbb      	adds	r3, r7, #6
 800f054:	881a      	ldrh	r2, [r3, #0]
 800f056:	197b      	adds	r3, r7, r5
 800f058:	881b      	ldrh	r3, [r3, #0]
 800f05a:	18d2      	adds	r2, r2, r3
 800f05c:	23a0      	movs	r3, #160	@ 0xa0
 800f05e:	005b      	lsls	r3, r3, #1
 800f060:	429a      	cmp	r2, r3
 800f062:	dc3a      	bgt.n	800f0da <LCD_DrawImage+0xc4>
    return;
  if ((y + h - 1) > LCD_HEIGHT - 1)
 800f064:	1d3b      	adds	r3, r7, #4
 800f066:	881a      	ldrh	r2, [r3, #0]
 800f068:	19bb      	adds	r3, r7, r6
 800f06a:	881b      	ldrh	r3, [r3, #0]
 800f06c:	18d3      	adds	r3, r2, r3
 800f06e:	2bac      	cmp	r3, #172	@ 0xac
 800f070:	dc35      	bgt.n	800f0de <LCD_DrawImage+0xc8>
    return;
  if (bmp->bpp != BMP_BPP_16)
 800f072:	683b      	ldr	r3, [r7, #0]
 800f074:	7a1b      	ldrb	r3, [r3, #8]
 800f076:	2b10      	cmp	r3, #16
 800f078:	d133      	bne.n	800f0e2 <LCD_DrawImage+0xcc>
    return;
  LCD_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 800f07a:	1dbb      	adds	r3, r7, #6
 800f07c:	2000      	movs	r0, #0
 800f07e:	5e18      	ldrsh	r0, [r3, r0]
 800f080:	1d3b      	adds	r3, r7, #4
 800f082:	2100      	movs	r1, #0
 800f084:	5e59      	ldrsh	r1, [r3, r1]
 800f086:	1dba      	adds	r2, r7, #6
 800f088:	197b      	adds	r3, r7, r5
 800f08a:	8812      	ldrh	r2, [r2, #0]
 800f08c:	881b      	ldrh	r3, [r3, #0]
 800f08e:	18d3      	adds	r3, r2, r3
 800f090:	b29b      	uxth	r3, r3
 800f092:	3b01      	subs	r3, #1
 800f094:	b29b      	uxth	r3, r3
 800f096:	b21c      	sxth	r4, r3
 800f098:	1d3a      	adds	r2, r7, #4
 800f09a:	19bb      	adds	r3, r7, r6
 800f09c:	8812      	ldrh	r2, [r2, #0]
 800f09e:	881b      	ldrh	r3, [r3, #0]
 800f0a0:	18d3      	adds	r3, r2, r3
 800f0a2:	b29b      	uxth	r3, r3
 800f0a4:	3b01      	subs	r3, #1
 800f0a6:	b29b      	uxth	r3, r3
 800f0a8:	b21b      	sxth	r3, r3
 800f0aa:	0022      	movs	r2, r4
 800f0ac:	f7ff fe12 	bl	800ecd4 <LCD_SetAddressWindow>

#ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_16bit); // Set SPI and DMA to 16 bit, enable memory increase
 800f0b0:	2101      	movs	r1, #1
 800f0b2:	2001      	movs	r0, #1
 800f0b4:	f7ff fcc8 	bl	800ea48 <setDMAMemMode>
#else
  setSPI_Size(mode_16bit); // Set SPI to 16 bit
#endif
  LCD_WriteData((uint8_t *)bmp->p, w * h);
 800f0b8:	683b      	ldr	r3, [r7, #0]
 800f0ba:	6818      	ldr	r0, [r3, #0]
 800f0bc:	197b      	adds	r3, r7, r5
 800f0be:	881b      	ldrh	r3, [r3, #0]
 800f0c0:	19ba      	adds	r2, r7, r6
 800f0c2:	8812      	ldrh	r2, [r2, #0]
 800f0c4:	4353      	muls	r3, r2
 800f0c6:	0019      	movs	r1, r3
 800f0c8:	f7ff fd8a 	bl	800ebe0 <LCD_WriteData>
#ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_8bit); // Set SPI and DMA to 16 bit, enable memory increase
 800f0cc:	2100      	movs	r1, #0
 800f0ce:	2001      	movs	r0, #1
 800f0d0:	f7ff fcba 	bl	800ea48 <setDMAMemMode>
 800f0d4:	e006      	b.n	800f0e4 <LCD_DrawImage+0xce>
    return;
 800f0d6:	46c0      	nop			@ (mov r8, r8)
 800f0d8:	e004      	b.n	800f0e4 <LCD_DrawImage+0xce>
    return;
 800f0da:	46c0      	nop			@ (mov r8, r8)
 800f0dc:	e002      	b.n	800f0e4 <LCD_DrawImage+0xce>
    return;
 800f0de:	46c0      	nop			@ (mov r8, r8)
 800f0e0:	e000      	b.n	800f0e4 <LCD_DrawImage+0xce>
    return;
 800f0e2:	46c0      	nop			@ (mov r8, r8)
#else
  setSPI_Size(mode_8bit); // Set SPI to 16 bit
#endif
}
 800f0e4:	46bd      	mov	sp, r7
 800f0e6:	b005      	add	sp, #20
 800f0e8:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f0ea <LCD_DrawLine>:
 * @param x2&y2 -> coordinate of the end point
 * @param color -> color of the line to Draw
 * @return none
 */
int8_t LCD_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 800f0ea:	b5b0      	push	{r4, r5, r7, lr}
 800f0ec:	b086      	sub	sp, #24
 800f0ee:	af02      	add	r7, sp, #8
 800f0f0:	0005      	movs	r5, r0
 800f0f2:	000c      	movs	r4, r1
 800f0f4:	0010      	movs	r0, r2
 800f0f6:	0019      	movs	r1, r3
 800f0f8:	1dbb      	adds	r3, r7, #6
 800f0fa:	1c2a      	adds	r2, r5, #0
 800f0fc:	801a      	strh	r2, [r3, #0]
 800f0fe:	1d3b      	adds	r3, r7, #4
 800f100:	1c22      	adds	r2, r4, #0
 800f102:	801a      	strh	r2, [r3, #0]
 800f104:	1cbb      	adds	r3, r7, #2
 800f106:	1c02      	adds	r2, r0, #0
 800f108:	801a      	strh	r2, [r3, #0]
 800f10a:	003b      	movs	r3, r7
 800f10c:	1c0a      	adds	r2, r1, #0
 800f10e:	801a      	strh	r2, [r3, #0]

  if (x0 == x1)
 800f110:	1dba      	adds	r2, r7, #6
 800f112:	1cbb      	adds	r3, r7, #2
 800f114:	8812      	ldrh	r2, [r2, #0]
 800f116:	881b      	ldrh	r3, [r3, #0]
 800f118:	429a      	cmp	r2, r3
 800f11a:	d113      	bne.n	800f144 <LCD_DrawLine+0x5a>
  { // If horizontal
    if (y0 > y1)
 800f11c:	1d3a      	adds	r2, r7, #4
 800f11e:	003b      	movs	r3, r7
 800f120:	8812      	ldrh	r2, [r2, #0]
 800f122:	881b      	ldrh	r3, [r3, #0]
 800f124:	429a      	cmp	r2, r3
 800f126:	d92a      	bls.n	800f17e <LCD_DrawLine+0x94>
      swap(y0, y1);
 800f128:	210c      	movs	r1, #12
 800f12a:	187b      	adds	r3, r7, r1
 800f12c:	1d3a      	adds	r2, r7, #4
 800f12e:	8812      	ldrh	r2, [r2, #0]
 800f130:	801a      	strh	r2, [r3, #0]
 800f132:	1d3b      	adds	r3, r7, #4
 800f134:	003a      	movs	r2, r7
 800f136:	8812      	ldrh	r2, [r2, #0]
 800f138:	801a      	strh	r2, [r3, #0]
 800f13a:	003b      	movs	r3, r7
 800f13c:	187a      	adds	r2, r7, r1
 800f13e:	8812      	ldrh	r2, [r2, #0]
 800f140:	801a      	strh	r2, [r3, #0]
 800f142:	e01c      	b.n	800f17e <LCD_DrawLine+0x94>
  }
  else if (y0 == y1)
 800f144:	1d3a      	adds	r2, r7, #4
 800f146:	003b      	movs	r3, r7
 800f148:	8812      	ldrh	r2, [r2, #0]
 800f14a:	881b      	ldrh	r3, [r3, #0]
 800f14c:	429a      	cmp	r2, r3
 800f14e:	d113      	bne.n	800f178 <LCD_DrawLine+0x8e>
  { // If vertical
    if (x0 > x1)
 800f150:	1dba      	adds	r2, r7, #6
 800f152:	1cbb      	adds	r3, r7, #2
 800f154:	8812      	ldrh	r2, [r2, #0]
 800f156:	881b      	ldrh	r3, [r3, #0]
 800f158:	429a      	cmp	r2, r3
 800f15a:	d910      	bls.n	800f17e <LCD_DrawLine+0x94>
      swap(x0, x1);
 800f15c:	210e      	movs	r1, #14
 800f15e:	187b      	adds	r3, r7, r1
 800f160:	1dba      	adds	r2, r7, #6
 800f162:	8812      	ldrh	r2, [r2, #0]
 800f164:	801a      	strh	r2, [r3, #0]
 800f166:	1dbb      	adds	r3, r7, #6
 800f168:	1cba      	adds	r2, r7, #2
 800f16a:	8812      	ldrh	r2, [r2, #0]
 800f16c:	801a      	strh	r2, [r3, #0]
 800f16e:	1cbb      	adds	r3, r7, #2
 800f170:	187a      	adds	r2, r7, r1
 800f172:	8812      	ldrh	r2, [r2, #0]
 800f174:	801a      	strh	r2, [r3, #0]
 800f176:	e002      	b.n	800f17e <LCD_DrawLine+0x94>
  }
  else
  { // Else, return fail, draw using software
    return UG_RESULT_FAIL;
 800f178:	2301      	movs	r3, #1
 800f17a:	425b      	negs	r3, r3
 800f17c:	e00f      	b.n	800f19e <LCD_DrawLine+0xb4>
  }

  LCD_Fill(x0, y0, x1, y1, color); // Draw using acceleration
 800f17e:	003b      	movs	r3, r7
 800f180:	881c      	ldrh	r4, [r3, #0]
 800f182:	1cbb      	adds	r3, r7, #2
 800f184:	881a      	ldrh	r2, [r3, #0]
 800f186:	1d3b      	adds	r3, r7, #4
 800f188:	8819      	ldrh	r1, [r3, #0]
 800f18a:	1dbb      	adds	r3, r7, #6
 800f18c:	8818      	ldrh	r0, [r3, #0]
 800f18e:	2320      	movs	r3, #32
 800f190:	18fb      	adds	r3, r7, r3
 800f192:	881b      	ldrh	r3, [r3, #0]
 800f194:	9300      	str	r3, [sp, #0]
 800f196:	0023      	movs	r3, r4
 800f198:	f7ff fef8 	bl	800ef8c <LCD_Fill>
  return UG_RESULT_OK;
 800f19c:	2300      	movs	r3, #0
}
 800f19e:	0018      	movs	r0, r3
 800f1a0:	46bd      	mov	sp, r7
 800f1a2:	b004      	add	sp, #16
 800f1a4:	bdb0      	pop	{r4, r5, r7, pc}

0800f1a6 <LCD_PutStr>:
  UG_FontSelect(font);
  UG_PutChar(ch, x, y, color, bgcolor);
}

void LCD_PutStr(uint16_t x, uint16_t y, char *str, UG_FONT *font, uint16_t color, uint16_t bgcolor)
{
 800f1a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f1a8:	b085      	sub	sp, #20
 800f1aa:	af00      	add	r7, sp, #0
 800f1ac:	60ba      	str	r2, [r7, #8]
 800f1ae:	607b      	str	r3, [r7, #4]
 800f1b0:	240e      	movs	r4, #14
 800f1b2:	193b      	adds	r3, r7, r4
 800f1b4:	1c02      	adds	r2, r0, #0
 800f1b6:	801a      	strh	r2, [r3, #0]
 800f1b8:	250c      	movs	r5, #12
 800f1ba:	197b      	adds	r3, r7, r5
 800f1bc:	1c0a      	adds	r2, r1, #0
 800f1be:	801a      	strh	r2, [r3, #0]
  UG_FontSelect(font);
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	0018      	movs	r0, r3
 800f1c4:	f000 f970 	bl	800f4a8 <UG_FontSelect>
  UG_SetForecolor(color);
 800f1c8:	2318      	movs	r3, #24
 800f1ca:	2608      	movs	r6, #8
 800f1cc:	199b      	adds	r3, r3, r6
 800f1ce:	2208      	movs	r2, #8
 800f1d0:	4694      	mov	ip, r2
 800f1d2:	44bc      	add	ip, r7
 800f1d4:	4463      	add	r3, ip
 800f1d6:	881b      	ldrh	r3, [r3, #0]
 800f1d8:	0018      	movs	r0, r3
 800f1da:	f000 fc61 	bl	800faa0 <UG_SetForecolor>
  UG_SetBackcolor(bgcolor);
 800f1de:	231c      	movs	r3, #28
 800f1e0:	199b      	adds	r3, r3, r6
 800f1e2:	2208      	movs	r2, #8
 800f1e4:	4694      	mov	ip, r2
 800f1e6:	44bc      	add	ip, r7
 800f1e8:	4463      	add	r3, ip
 800f1ea:	881b      	ldrh	r3, [r3, #0]
 800f1ec:	0018      	movs	r0, r3
 800f1ee:	f000 fc69 	bl	800fac4 <UG_SetBackcolor>
  UG_PutString(x, y, str);
 800f1f2:	193b      	adds	r3, r7, r4
 800f1f4:	2000      	movs	r0, #0
 800f1f6:	5e18      	ldrsh	r0, [r3, r0]
 800f1f8:	197b      	adds	r3, r7, r5
 800f1fa:	2200      	movs	r2, #0
 800f1fc:	5e9b      	ldrsh	r3, [r3, r2]
 800f1fe:	68ba      	ldr	r2, [r7, #8]
 800f200:	0019      	movs	r1, r3
 800f202:	f000 fb8d 	bl	800f920 <UG_PutString>
}
 800f206:	46c0      	nop			@ (mov r8, r8)
 800f208:	46bd      	mov	sp, r7
 800f20a:	b005      	add	sp, #20
 800f20c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f20e <LCD_setPower>:
  uint8_t cmd[] = {(tear ? 0x35 /* TEON */ : 0x34 /* TEOFF */)};
  LCD_WriteCommand(cmd, sizeof(cmd) - 1);
}

void LCD_setPower(uint8_t power)
{
 800f20e:	b580      	push	{r7, lr}
 800f210:	b084      	sub	sp, #16
 800f212:	af00      	add	r7, sp, #0
 800f214:	0002      	movs	r2, r0
 800f216:	1dfb      	adds	r3, r7, #7
 800f218:	701a      	strb	r2, [r3, #0]
  uint8_t cmd[] = {(power ? CMD_DISPON /* TEON */ : CMD_DISPOFF /* TEOFF */)};
 800f21a:	1dfb      	adds	r3, r7, #7
 800f21c:	781b      	ldrb	r3, [r3, #0]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d001      	beq.n	800f226 <LCD_setPower+0x18>
 800f222:	2229      	movs	r2, #41	@ 0x29
 800f224:	e000      	b.n	800f228 <LCD_setPower+0x1a>
 800f226:	2228      	movs	r2, #40	@ 0x28
 800f228:	210c      	movs	r1, #12
 800f22a:	187b      	adds	r3, r7, r1
 800f22c:	701a      	strb	r2, [r3, #0]
  LCD_WriteCommand(cmd, sizeof(cmd) - 1);
 800f22e:	187b      	adds	r3, r7, r1
 800f230:	2100      	movs	r1, #0
 800f232:	0018      	movs	r0, r3
 800f234:	f7ff fc9c 	bl	800eb70 <LCD_WriteCommand>
}
 800f238:	46c0      	nop			@ (mov r8, r8)
 800f23a:	46bd      	mov	sp, r7
 800f23c:	b004      	add	sp, #16
 800f23e:	bd80      	pop	{r7, pc}

0800f240 <LCD_Update>:

static void LCD_Update(void)
{
 800f240:	b580      	push	{r7, lr}
 800f242:	af00      	add	r7, sp, #0
  setSPI_Size(mode_16bit); // Set SPI to 16 bit
#endif
  LCD_WriteData((uint8_t *)fb, LCD_WIDTH * LCD_HEIGHT);
#endif
#ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_8bit); // Set SPI and DMA to 16 bit, enable memory increase
 800f244:	2100      	movs	r1, #0
 800f246:	2001      	movs	r0, #1
 800f248:	f7ff fbfe 	bl	800ea48 <setDMAMemMode>
#else
  setSPI_Size(mode_8bit); // Set SPI to 16 bit
#endif
}
 800f24c:	46c0      	nop			@ (mov r8, r8)
 800f24e:	46bd      	mov	sp, r7
 800f250:	bd80      	pop	{r7, pc}
	...

0800f254 <LCD_init>:
 * @param none
 * @return none
 */

void LCD_init(void)
{
 800f254:	b580      	push	{r7, lr}
 800f256:	b082      	sub	sp, #8
 800f258:	af00      	add	r7, sp, #0
#ifdef LCD_CS
  LCD_PIN(LCD_CS, SET);
 800f25a:	4b2f      	ldr	r3, [pc, #188]	@ (800f318 <LCD_init+0xc4>)
 800f25c:	2280      	movs	r2, #128	@ 0x80
 800f25e:	0152      	lsls	r2, r2, #5
 800f260:	619a      	str	r2, [r3, #24]
#endif
#ifdef LCD_RST
  LCD_PIN(LCD_RST, RESET);
 800f262:	4b2d      	ldr	r3, [pc, #180]	@ (800f318 <LCD_init+0xc4>)
 800f264:	2280      	movs	r2, #128	@ 0x80
 800f266:	0492      	lsls	r2, r2, #18
 800f268:	619a      	str	r2, [r3, #24]
  HAL_Delay(1);
 800f26a:	2001      	movs	r0, #1
 800f26c:	f7f5 f8cc 	bl	8004408 <HAL_Delay>
  LCD_PIN(LCD_RST, SET);
 800f270:	4b29      	ldr	r3, [pc, #164]	@ (800f318 <LCD_init+0xc4>)
 800f272:	2280      	movs	r2, #128	@ 0x80
 800f274:	0092      	lsls	r2, r2, #2
 800f276:	619a      	str	r2, [r3, #24]
  HAL_Delay(200);
 800f278:	20c8      	movs	r0, #200	@ 0xc8
 800f27a:	f7f5 f8c5 	bl	8004408 <HAL_Delay>
#endif
  UG_Init(&gui, &device);
 800f27e:	4a27      	ldr	r2, [pc, #156]	@ (800f31c <LCD_init+0xc8>)
 800f280:	4b27      	ldr	r3, [pc, #156]	@ (800f320 <LCD_init+0xcc>)
 800f282:	0011      	movs	r1, r2
 800f284:	0018      	movs	r0, r3
 800f286:	f000 f86b 	bl	800f360 <UG_Init>
#ifndef LCD_LOCAL_FB
  UG_DriverRegister(DRIVER_DRAW_LINE, LCD_DrawLine);
 800f28a:	4b26      	ldr	r3, [pc, #152]	@ (800f324 <LCD_init+0xd0>)
 800f28c:	0019      	movs	r1, r3
 800f28e:	2000      	movs	r0, #0
 800f290:	f001 ff3a 	bl	8011108 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_FILL_FRAME, LCD_Fill);
 800f294:	4b24      	ldr	r3, [pc, #144]	@ (800f328 <LCD_init+0xd4>)
 800f296:	0019      	movs	r1, r3
 800f298:	2001      	movs	r0, #1
 800f29a:	f001 ff35 	bl	8011108 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_FILL_AREA, LCD_FillArea);
 800f29e:	4b23      	ldr	r3, [pc, #140]	@ (800f32c <LCD_init+0xd8>)
 800f2a0:	0019      	movs	r1, r3
 800f2a2:	2002      	movs	r0, #2
 800f2a4:	f001 ff30 	bl	8011108 <UG_DriverRegister>
  UG_DriverRegister(DRIVER_DRAW_BMP, LCD_DrawImage);
 800f2a8:	4b21      	ldr	r3, [pc, #132]	@ (800f330 <LCD_init+0xdc>)
 800f2aa:	0019      	movs	r1, r3
 800f2ac:	2003      	movs	r0, #3
 800f2ae:	f001 ff2b 	bl	8011108 <UG_DriverRegister>
#endif
  UG_FontSetHSpace(0);
 800f2b2:	2000      	movs	r0, #0
 800f2b4:	f000 fc18 	bl	800fae8 <UG_FontSetHSpace>
  UG_FontSetVSpace(0);
 800f2b8:	2000      	movs	r0, #0
 800f2ba:	f000 fc29 	bl	800fb10 <UG_FontSetVSpace>
  for (uint16_t i = 0; i < sizeof(init_cmd);)
 800f2be:	1dbb      	adds	r3, r7, #6
 800f2c0:	2200      	movs	r2, #0
 800f2c2:	801a      	strh	r2, [r3, #0]
 800f2c4:	e017      	b.n	800f2f6 <LCD_init+0xa2>
  {
    LCD_WriteCommand((uint8_t *)&init_cmd[i + 1], init_cmd[i]);
 800f2c6:	1dbb      	adds	r3, r7, #6
 800f2c8:	881b      	ldrh	r3, [r3, #0]
 800f2ca:	1c5a      	adds	r2, r3, #1
 800f2cc:	4b19      	ldr	r3, [pc, #100]	@ (800f334 <LCD_init+0xe0>)
 800f2ce:	18d0      	adds	r0, r2, r3
 800f2d0:	1dbb      	adds	r3, r7, #6
 800f2d2:	881b      	ldrh	r3, [r3, #0]
 800f2d4:	4a17      	ldr	r2, [pc, #92]	@ (800f334 <LCD_init+0xe0>)
 800f2d6:	5cd3      	ldrb	r3, [r2, r3]
 800f2d8:	0019      	movs	r1, r3
 800f2da:	f7ff fc49 	bl	800eb70 <LCD_WriteCommand>
    i += init_cmd[i] + 2;
 800f2de:	1dbb      	adds	r3, r7, #6
 800f2e0:	881b      	ldrh	r3, [r3, #0]
 800f2e2:	4a14      	ldr	r2, [pc, #80]	@ (800f334 <LCD_init+0xe0>)
 800f2e4:	5cd3      	ldrb	r3, [r2, r3]
 800f2e6:	001a      	movs	r2, r3
 800f2e8:	1dbb      	adds	r3, r7, #6
 800f2ea:	881b      	ldrh	r3, [r3, #0]
 800f2ec:	18d3      	adds	r3, r2, r3
 800f2ee:	b29a      	uxth	r2, r3
 800f2f0:	1dbb      	adds	r3, r7, #6
 800f2f2:	3202      	adds	r2, #2
 800f2f4:	801a      	strh	r2, [r3, #0]
  for (uint16_t i = 0; i < sizeof(init_cmd);)
 800f2f6:	1dbb      	adds	r3, r7, #6
 800f2f8:	881b      	ldrh	r3, [r3, #0]
 800f2fa:	2b4b      	cmp	r3, #75	@ 0x4b
 800f2fc:	d9e3      	bls.n	800f2c6 <LCD_init+0x72>
  }
  UG_FillScreen(C_BLACK); //  Clear screen
 800f2fe:	2000      	movs	r0, #0
 800f300:	f000 f8e0 	bl	800f4c4 <UG_FillScreen>
  LCD_setPower(ENABLE);
 800f304:	2001      	movs	r0, #1
 800f306:	f7ff ff82 	bl	800f20e <LCD_setPower>
  UG_Update();
 800f30a:	f001 ff23 	bl	8011154 <UG_Update>
}
 800f30e:	46c0      	nop			@ (mov r8, r8)
 800f310:	46bd      	mov	sp, r7
 800f312:	b002      	add	sp, #8
 800f314:	bd80      	pop	{r7, pc}
 800f316:	46c0      	nop			@ (mov r8, r8)
 800f318:	48000400 	.word	0x48000400
 800f31c:	20000190 	.word	0x20000190
 800f320:	20000bd0 	.word	0x20000bd0
 800f324:	0800f0eb 	.word	0x0800f0eb
 800f328:	0800ef8d 	.word	0x0800ef8d
 800f32c:	0800ef11 	.word	0x0800ef11
 800f330:	0800f017 	.word	0x0800f017
 800f334:	080168d8 	.word	0x080168d8

0800f338 <ptr_8to16>:
static UG_S16 _UG_GetCharData(UG_CHAR encoding,  const UG_U8 **p);
#ifdef UGUI_USE_UTF8
static UG_U16 _UG_DecodeUTF8(char **str);
#endif

static UG_U16 ptr_8to16(const UG_U8* p){
 800f338:	b580      	push	{r7, lr}
 800f33a:	b082      	sub	sp, #8
 800f33c:	af00      	add	r7, sp, #0
 800f33e:	6078      	str	r0, [r7, #4]
  return ( ((UG_U16)p[0]<<8) | p[1]);
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	781b      	ldrb	r3, [r3, #0]
 800f344:	021b      	lsls	r3, r3, #8
 800f346:	b21a      	sxth	r2, r3
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	3301      	adds	r3, #1
 800f34c:	781b      	ldrb	r3, [r3, #0]
 800f34e:	b21b      	sxth	r3, r3
 800f350:	4313      	orrs	r3, r2
 800f352:	b21b      	sxth	r3, r3
 800f354:	b29b      	uxth	r3, r3
}
 800f356:	0018      	movs	r0, r3
 800f358:	46bd      	mov	sp, r7
 800f35a:	b002      	add	sp, #8
 800f35c:	bd80      	pop	{r7, pc}
	...

0800f360 <UG_Init>:

/* Pointer to the gui */
static UG_GUI* gui;

UG_S16 UG_Init( UG_GUI* g, UG_DEVICE *device )
{
 800f360:	b580      	push	{r7, lr}
 800f362:	b084      	sub	sp, #16
 800f364:	af00      	add	r7, sp, #0
 800f366:	6078      	str	r0, [r7, #4]
 800f368:	6039      	str	r1, [r7, #0]
   UG_U8 i;

   g->device = device;
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	683a      	ldr	r2, [r7, #0]
 800f36e:	601a      	str	r2, [r3, #0]
#if defined(UGUI_USE_CONSOLE)
   g->console.x_start = 4;
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	2204      	movs	r2, #4
 800f374:	839a      	strh	r2, [r3, #28]
   g->console.y_start = 4;
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	2204      	movs	r2, #4
 800f37a:	83da      	strh	r2, [r3, #30]
   g->console.x_end = g->device->x_dim - g->console.x_start-1;
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	2200      	movs	r2, #0
 800f382:	5e9b      	ldrsh	r3, [r3, r2]
 800f384:	b29a      	uxth	r2, r3
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	211c      	movs	r1, #28
 800f38a:	5e5b      	ldrsh	r3, [r3, r1]
 800f38c:	b29b      	uxth	r3, r3
 800f38e:	1ad3      	subs	r3, r2, r3
 800f390:	b29b      	uxth	r3, r3
 800f392:	3b01      	subs	r3, #1
 800f394:	b29b      	uxth	r3, r3
 800f396:	b21a      	sxth	r2, r3
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	841a      	strh	r2, [r3, #32]
   g->console.y_end = g->device->y_dim - g->console.x_start-1;
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	2202      	movs	r2, #2
 800f3a2:	5e9b      	ldrsh	r3, [r3, r2]
 800f3a4:	b29a      	uxth	r2, r3
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	211c      	movs	r1, #28
 800f3aa:	5e5b      	ldrsh	r3, [r3, r1]
 800f3ac:	b29b      	uxth	r3, r3
 800f3ae:	1ad3      	subs	r3, r2, r3
 800f3b0:	b29b      	uxth	r3, r3
 800f3b2:	3b01      	subs	r3, #1
 800f3b4:	b29b      	uxth	r3, r3
 800f3b6:	b21a      	sxth	r2, r3
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	845a      	strh	r2, [r3, #34]	@ 0x22
   g->console.x_pos = g->console.x_end;
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	2220      	movs	r2, #32
 800f3c0:	5e9a      	ldrsh	r2, [r3, r2]
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	831a      	strh	r2, [r3, #24]
   g->console.y_pos = g->console.y_end;
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	2222      	movs	r2, #34	@ 0x22
 800f3ca:	5e9a      	ldrsh	r2, [r3, r2]
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	835a      	strh	r2, [r3, #26]
#endif
   g->char_h_space = 1;
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	2249      	movs	r2, #73	@ 0x49
 800f3d4:	2101      	movs	r1, #1
 800f3d6:	5499      	strb	r1, [r3, r2]
   g->char_v_space = 1;
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	224a      	movs	r2, #74	@ 0x4a
 800f3dc:	2101      	movs	r1, #1
 800f3de:	5499      	strb	r1, [r3, r2]
   g->font=NULL;
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	2200      	movs	r2, #0
 800f3e4:	629a      	str	r2, [r3, #40]	@ 0x28
   g->currentFont.bytes_per_char = 0;
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	2200      	movs	r2, #0
 800f3ea:	861a      	strh	r2, [r3, #48]	@ 0x30
   g->currentFont.char_height = 0;
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	222f      	movs	r2, #47	@ 0x2f
 800f3f0:	2100      	movs	r1, #0
 800f3f2:	5499      	strb	r1, [r3, r2]
   g->currentFont.char_width = 0;
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	222e      	movs	r2, #46	@ 0x2e
 800f3f8:	2100      	movs	r1, #0
 800f3fa:	5499      	strb	r1, [r3, r2]
   g->currentFont.number_of_chars = 0;
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	2200      	movs	r2, #0
 800f400:	865a      	strh	r2, [r3, #50]	@ 0x32
   g->currentFont.offset_size = 0;
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	2200      	movs	r2, #0
 800f406:	869a      	strh	r2, [r3, #52]	@ 0x34
   g->currentFont.widths = NULL;
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	2200      	movs	r2, #0
 800f40c:	639a      	str	r2, [r3, #56]	@ 0x38
   g->currentFont.offsets = NULL;
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	2200      	movs	r2, #0
 800f412:	63da      	str	r2, [r3, #60]	@ 0x3c
   g->currentFont.data = NULL;
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	2200      	movs	r2, #0
 800f418:	641a      	str	r2, [r3, #64]	@ 0x40
   g->currentFont.font = NULL;
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	2200      	movs	r2, #0
 800f41e:	645a      	str	r2, [r3, #68]	@ 0x44
   g->desktop_color = C_DESKTOP_COLOR;
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	2250      	movs	r2, #80	@ 0x50
 800f424:	491e      	ldr	r1, [pc, #120]	@ (800f4a0 <UG_Init+0x140>)
 800f426:	5299      	strh	r1, [r3, r2]
   g->fore_color = C_WHITE;
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	224c      	movs	r2, #76	@ 0x4c
 800f42c:	2101      	movs	r1, #1
 800f42e:	4249      	negs	r1, r1
 800f430:	5299      	strh	r1, [r3, r2]
   g->back_color = C_BLACK;
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	224e      	movs	r2, #78	@ 0x4e
 800f436:	2100      	movs	r1, #0
 800f438:	5299      	strh	r1, [r3, r2]
   g->next_window = NULL;
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	2200      	movs	r2, #0
 800f43e:	60da      	str	r2, [r3, #12]
   g->active_window = NULL;
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	2200      	movs	r2, #0
 800f444:	611a      	str	r2, [r3, #16]
   g->last_window = NULL;
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	2200      	movs	r2, #0
 800f44a:	615a      	str	r2, [r3, #20]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 800f44c:	230f      	movs	r3, #15
 800f44e:	18fb      	adds	r3, r7, r3
 800f450:	2200      	movs	r2, #0
 800f452:	701a      	strb	r2, [r3, #0]
 800f454:	e017      	b.n	800f486 <UG_Init+0x126>
   {
      g->driver[i].driver = NULL;
 800f456:	210f      	movs	r1, #15
 800f458:	187b      	adds	r3, r7, r1
 800f45a:	781b      	ldrb	r3, [r3, #0]
 800f45c:	687a      	ldr	r2, [r7, #4]
 800f45e:	330a      	adds	r3, #10
 800f460:	00db      	lsls	r3, r3, #3
 800f462:	18d3      	adds	r3, r2, r3
 800f464:	3304      	adds	r3, #4
 800f466:	2200      	movs	r2, #0
 800f468:	601a      	str	r2, [r3, #0]
      g->driver[i].state = 0;
 800f46a:	187b      	adds	r3, r7, r1
 800f46c:	781b      	ldrb	r3, [r3, #0]
 800f46e:	687a      	ldr	r2, [r7, #4]
 800f470:	330a      	adds	r3, #10
 800f472:	00db      	lsls	r3, r3, #3
 800f474:	18d3      	adds	r3, r2, r3
 800f476:	3308      	adds	r3, #8
 800f478:	2200      	movs	r2, #0
 800f47a:	701a      	strb	r2, [r3, #0]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 800f47c:	187b      	adds	r3, r7, r1
 800f47e:	781a      	ldrb	r2, [r3, #0]
 800f480:	187b      	adds	r3, r7, r1
 800f482:	3201      	adds	r2, #1
 800f484:	701a      	strb	r2, [r3, #0]
 800f486:	230f      	movs	r3, #15
 800f488:	18fb      	adds	r3, r7, r3
 800f48a:	781b      	ldrb	r3, [r3, #0]
 800f48c:	2b03      	cmp	r3, #3
 800f48e:	d9e2      	bls.n	800f456 <UG_Init+0xf6>
   }

   gui = g;
 800f490:	4b04      	ldr	r3, [pc, #16]	@ (800f4a4 <UG_Init+0x144>)
 800f492:	687a      	ldr	r2, [r7, #4]
 800f494:	601a      	str	r2, [r3, #0]
   return 1;
 800f496:	2301      	movs	r3, #1
}
 800f498:	0018      	movs	r0, r3
 800f49a:	46bd      	mov	sp, r7
 800f49c:	b004      	add	sp, #16
 800f49e:	bd80      	pop	{r7, pc}
 800f4a0:	00005c5d 	.word	0x00005c5d
 800f4a4:	20000c44 	.word	0x20000c44

0800f4a8 <UG_FontSelect>:

/*
 * Sets the GUI font
 */
void UG_FontSelect( UG_FONT* font )
{
 800f4a8:	b580      	push	{r7, lr}
 800f4aa:	b082      	sub	sp, #8
 800f4ac:	af00      	add	r7, sp, #0
 800f4ae:	6078      	str	r0, [r7, #4]
  gui->font = font;
 800f4b0:	4b03      	ldr	r3, [pc, #12]	@ (800f4c0 <UG_FontSelect+0x18>)
 800f4b2:	681b      	ldr	r3, [r3, #0]
 800f4b4:	687a      	ldr	r2, [r7, #4]
 800f4b6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800f4b8:	46c0      	nop			@ (mov r8, r8)
 800f4ba:	46bd      	mov	sp, r7
 800f4bc:	b002      	add	sp, #8
 800f4be:	bd80      	pop	{r7, pc}
 800f4c0:	20000c44 	.word	0x20000c44

0800f4c4 <UG_FillScreen>:

void UG_FillScreen( UG_COLOR c )
{
 800f4c4:	b580      	push	{r7, lr}
 800f4c6:	b084      	sub	sp, #16
 800f4c8:	af02      	add	r7, sp, #8
 800f4ca:	0002      	movs	r2, r0
 800f4cc:	1dbb      	adds	r3, r7, #6
 800f4ce:	801a      	strh	r2, [r3, #0]
   UG_FillFrame(0,0,gui->device->x_dim-1,gui->device->y_dim-1,c);
 800f4d0:	4b0e      	ldr	r3, [pc, #56]	@ (800f50c <UG_FillScreen+0x48>)
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	2200      	movs	r2, #0
 800f4d8:	5e9b      	ldrsh	r3, [r3, r2]
 800f4da:	b29b      	uxth	r3, r3
 800f4dc:	3b01      	subs	r3, #1
 800f4de:	b29b      	uxth	r3, r3
 800f4e0:	b21a      	sxth	r2, r3
 800f4e2:	4b0a      	ldr	r3, [pc, #40]	@ (800f50c <UG_FillScreen+0x48>)
 800f4e4:	681b      	ldr	r3, [r3, #0]
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	2102      	movs	r1, #2
 800f4ea:	5e5b      	ldrsh	r3, [r3, r1]
 800f4ec:	b29b      	uxth	r3, r3
 800f4ee:	3b01      	subs	r3, #1
 800f4f0:	b29b      	uxth	r3, r3
 800f4f2:	b219      	sxth	r1, r3
 800f4f4:	1dbb      	adds	r3, r7, #6
 800f4f6:	881b      	ldrh	r3, [r3, #0]
 800f4f8:	9300      	str	r3, [sp, #0]
 800f4fa:	000b      	movs	r3, r1
 800f4fc:	2100      	movs	r1, #0
 800f4fe:	2000      	movs	r0, #0
 800f500:	f000 f806 	bl	800f510 <UG_FillFrame>
}
 800f504:	46c0      	nop			@ (mov r8, r8)
 800f506:	46bd      	mov	sp, r7
 800f508:	b002      	add	sp, #8
 800f50a:	bd80      	pop	{r7, pc}
 800f50c:	20000c44 	.word	0x20000c44

0800f510 <UG_FillFrame>:

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 800f510:	b5b0      	push	{r4, r5, r7, lr}
 800f512:	b086      	sub	sp, #24
 800f514:	af02      	add	r7, sp, #8
 800f516:	0005      	movs	r5, r0
 800f518:	000c      	movs	r4, r1
 800f51a:	0010      	movs	r0, r2
 800f51c:	0019      	movs	r1, r3
 800f51e:	1dbb      	adds	r3, r7, #6
 800f520:	1c2a      	adds	r2, r5, #0
 800f522:	801a      	strh	r2, [r3, #0]
 800f524:	1d3b      	adds	r3, r7, #4
 800f526:	1c22      	adds	r2, r4, #0
 800f528:	801a      	strh	r2, [r3, #0]
 800f52a:	1cbb      	adds	r3, r7, #2
 800f52c:	1c02      	adds	r2, r0, #0
 800f52e:	801a      	strh	r2, [r3, #0]
 800f530:	003b      	movs	r3, r7
 800f532:	1c0a      	adds	r2, r1, #0
 800f534:	801a      	strh	r2, [r3, #0]
   UG_S16 n,m;

   if ( x2 < x1 )
 800f536:	1cba      	adds	r2, r7, #2
 800f538:	1dbb      	adds	r3, r7, #6
 800f53a:	2100      	movs	r1, #0
 800f53c:	5e52      	ldrsh	r2, [r2, r1]
 800f53e:	2100      	movs	r1, #0
 800f540:	5e5b      	ldrsh	r3, [r3, r1]
 800f542:	429a      	cmp	r2, r3
 800f544:	da0c      	bge.n	800f560 <UG_FillFrame+0x50>
     swap(x1,x2);
 800f546:	210a      	movs	r1, #10
 800f548:	187b      	adds	r3, r7, r1
 800f54a:	1dba      	adds	r2, r7, #6
 800f54c:	8812      	ldrh	r2, [r2, #0]
 800f54e:	801a      	strh	r2, [r3, #0]
 800f550:	1dbb      	adds	r3, r7, #6
 800f552:	1cba      	adds	r2, r7, #2
 800f554:	8812      	ldrh	r2, [r2, #0]
 800f556:	801a      	strh	r2, [r3, #0]
 800f558:	1cbb      	adds	r3, r7, #2
 800f55a:	187a      	adds	r2, r7, r1
 800f55c:	8812      	ldrh	r2, [r2, #0]
 800f55e:	801a      	strh	r2, [r3, #0]
   if ( y2 < y1 )
 800f560:	003a      	movs	r2, r7
 800f562:	1d3b      	adds	r3, r7, #4
 800f564:	2100      	movs	r1, #0
 800f566:	5e52      	ldrsh	r2, [r2, r1]
 800f568:	2100      	movs	r1, #0
 800f56a:	5e5b      	ldrsh	r3, [r3, r1]
 800f56c:	429a      	cmp	r2, r3
 800f56e:	da0c      	bge.n	800f58a <UG_FillFrame+0x7a>
     swap(y1,y2);
 800f570:	2108      	movs	r1, #8
 800f572:	187b      	adds	r3, r7, r1
 800f574:	1d3a      	adds	r2, r7, #4
 800f576:	8812      	ldrh	r2, [r2, #0]
 800f578:	801a      	strh	r2, [r3, #0]
 800f57a:	1d3b      	adds	r3, r7, #4
 800f57c:	003a      	movs	r2, r7
 800f57e:	8812      	ldrh	r2, [r2, #0]
 800f580:	801a      	strh	r2, [r3, #0]
 800f582:	003b      	movs	r3, r7
 800f584:	187a      	adds	r2, r7, r1
 800f586:	8812      	ldrh	r2, [r2, #0]
 800f588:	801a      	strh	r2, [r3, #0]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
 800f58a:	4b33      	ldr	r3, [pc, #204]	@ (800f658 <UG_FillFrame+0x148>)
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	2260      	movs	r2, #96	@ 0x60
 800f590:	5c9b      	ldrb	r3, [r3, r2]
 800f592:	001a      	movs	r2, r3
 800f594:	2302      	movs	r3, #2
 800f596:	4013      	ands	r3, r2
 800f598:	d017      	beq.n	800f5ca <UG_FillFrame+0xba>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800f59a:	4b2f      	ldr	r3, [pc, #188]	@ (800f658 <UG_FillFrame+0x148>)
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f5a0:	001d      	movs	r5, r3
 800f5a2:	003b      	movs	r3, r7
 800f5a4:	2400      	movs	r4, #0
 800f5a6:	5f1c      	ldrsh	r4, [r3, r4]
 800f5a8:	1cbb      	adds	r3, r7, #2
 800f5aa:	2200      	movs	r2, #0
 800f5ac:	5e9a      	ldrsh	r2, [r3, r2]
 800f5ae:	1d3b      	adds	r3, r7, #4
 800f5b0:	2100      	movs	r1, #0
 800f5b2:	5e59      	ldrsh	r1, [r3, r1]
 800f5b4:	1dbb      	adds	r3, r7, #6
 800f5b6:	2000      	movs	r0, #0
 800f5b8:	5e18      	ldrsh	r0, [r3, r0]
 800f5ba:	2320      	movs	r3, #32
 800f5bc:	18fb      	adds	r3, r7, r3
 800f5be:	881b      	ldrh	r3, [r3, #0]
 800f5c0:	9300      	str	r3, [sp, #0]
 800f5c2:	0023      	movs	r3, r4
 800f5c4:	47a8      	blx	r5
 800f5c6:	1e03      	subs	r3, r0, #0
 800f5c8:	d041      	beq.n	800f64e <UG_FillFrame+0x13e>
   }

   for( m=y1; m<=y2; m++ )
 800f5ca:	230c      	movs	r3, #12
 800f5cc:	18fb      	adds	r3, r7, r3
 800f5ce:	1d3a      	adds	r2, r7, #4
 800f5d0:	8812      	ldrh	r2, [r2, #0]
 800f5d2:	801a      	strh	r2, [r3, #0]
 800f5d4:	e031      	b.n	800f63a <UG_FillFrame+0x12a>
   {
      for( n=x1; n<=x2; n++ )
 800f5d6:	230e      	movs	r3, #14
 800f5d8:	18fb      	adds	r3, r7, r3
 800f5da:	1dba      	adds	r2, r7, #6
 800f5dc:	8812      	ldrh	r2, [r2, #0]
 800f5de:	801a      	strh	r2, [r3, #0]
 800f5e0:	e019      	b.n	800f616 <UG_FillFrame+0x106>
      {
         gui->device->pset(n,m,c);
 800f5e2:	4b1d      	ldr	r3, [pc, #116]	@ (800f658 <UG_FillFrame+0x148>)
 800f5e4:	681b      	ldr	r3, [r3, #0]
 800f5e6:	681b      	ldr	r3, [r3, #0]
 800f5e8:	685c      	ldr	r4, [r3, #4]
 800f5ea:	2320      	movs	r3, #32
 800f5ec:	18fb      	adds	r3, r7, r3
 800f5ee:	881a      	ldrh	r2, [r3, #0]
 800f5f0:	230c      	movs	r3, #12
 800f5f2:	18fb      	adds	r3, r7, r3
 800f5f4:	2100      	movs	r1, #0
 800f5f6:	5e59      	ldrsh	r1, [r3, r1]
 800f5f8:	250e      	movs	r5, #14
 800f5fa:	197b      	adds	r3, r7, r5
 800f5fc:	2000      	movs	r0, #0
 800f5fe:	5e1b      	ldrsh	r3, [r3, r0]
 800f600:	0018      	movs	r0, r3
 800f602:	47a0      	blx	r4
      for( n=x1; n<=x2; n++ )
 800f604:	0029      	movs	r1, r5
 800f606:	187b      	adds	r3, r7, r1
 800f608:	2200      	movs	r2, #0
 800f60a:	5e9b      	ldrsh	r3, [r3, r2]
 800f60c:	b29b      	uxth	r3, r3
 800f60e:	3301      	adds	r3, #1
 800f610:	b29a      	uxth	r2, r3
 800f612:	187b      	adds	r3, r7, r1
 800f614:	801a      	strh	r2, [r3, #0]
 800f616:	230e      	movs	r3, #14
 800f618:	18fa      	adds	r2, r7, r3
 800f61a:	1cbb      	adds	r3, r7, #2
 800f61c:	2100      	movs	r1, #0
 800f61e:	5e52      	ldrsh	r2, [r2, r1]
 800f620:	2100      	movs	r1, #0
 800f622:	5e5b      	ldrsh	r3, [r3, r1]
 800f624:	429a      	cmp	r2, r3
 800f626:	dddc      	ble.n	800f5e2 <UG_FillFrame+0xd2>
   for( m=y1; m<=y2; m++ )
 800f628:	210c      	movs	r1, #12
 800f62a:	187b      	adds	r3, r7, r1
 800f62c:	2200      	movs	r2, #0
 800f62e:	5e9b      	ldrsh	r3, [r3, r2]
 800f630:	b29b      	uxth	r3, r3
 800f632:	3301      	adds	r3, #1
 800f634:	b29a      	uxth	r2, r3
 800f636:	187b      	adds	r3, r7, r1
 800f638:	801a      	strh	r2, [r3, #0]
 800f63a:	230c      	movs	r3, #12
 800f63c:	18fa      	adds	r2, r7, r3
 800f63e:	003b      	movs	r3, r7
 800f640:	2100      	movs	r1, #0
 800f642:	5e52      	ldrsh	r2, [r2, r1]
 800f644:	2100      	movs	r1, #0
 800f646:	5e5b      	ldrsh	r3, [r3, r1]
 800f648:	429a      	cmp	r2, r3
 800f64a:	ddc4      	ble.n	800f5d6 <UG_FillFrame+0xc6>
 800f64c:	e000      	b.n	800f650 <UG_FillFrame+0x140>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800f64e:	46c0      	nop			@ (mov r8, r8)
      }
   }
}
 800f650:	46bd      	mov	sp, r7
 800f652:	b004      	add	sp, #16
 800f654:	bdb0      	pop	{r4, r5, r7, pc}
 800f656:	46c0      	nop			@ (mov r8, r8)
 800f658:	20000c44 	.word	0x20000c44

0800f65c <UG_DrawLine>:
      }
   }
}

void UG_DrawLine( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 800f65c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f65e:	b08b      	sub	sp, #44	@ 0x2c
 800f660:	af02      	add	r7, sp, #8
 800f662:	0005      	movs	r5, r0
 800f664:	000c      	movs	r4, r1
 800f666:	0010      	movs	r0, r2
 800f668:	0019      	movs	r1, r3
 800f66a:	1dbb      	adds	r3, r7, #6
 800f66c:	1c2a      	adds	r2, r5, #0
 800f66e:	801a      	strh	r2, [r3, #0]
 800f670:	1d3b      	adds	r3, r7, #4
 800f672:	1c22      	adds	r2, r4, #0
 800f674:	801a      	strh	r2, [r3, #0]
 800f676:	1cbb      	adds	r3, r7, #2
 800f678:	1c02      	adds	r2, r0, #0
 800f67a:	801a      	strh	r2, [r3, #0]
 800f67c:	003b      	movs	r3, r7
 800f67e:	1c0a      	adds	r2, r1, #0
 800f680:	801a      	strh	r2, [r3, #0]
   UG_S16 n, dx, dy, sgndx, sgndy, dxabs, dyabs, x, y, drawx, drawy;

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_DRAW_LINE].state & DRIVER_ENABLED )
 800f682:	4ba6      	ldr	r3, [pc, #664]	@ (800f91c <UG_DrawLine+0x2c0>)
 800f684:	681b      	ldr	r3, [r3, #0]
 800f686:	2258      	movs	r2, #88	@ 0x58
 800f688:	5c9b      	ldrb	r3, [r3, r2]
 800f68a:	001a      	movs	r2, r3
 800f68c:	2302      	movs	r3, #2
 800f68e:	4013      	ands	r3, r2
 800f690:	d01a      	beq.n	800f6c8 <UG_DrawLine+0x6c>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800f692:	4ba2      	ldr	r3, [pc, #648]	@ (800f91c <UG_DrawLine+0x2c0>)
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f698:	001d      	movs	r5, r3
 800f69a:	003b      	movs	r3, r7
 800f69c:	2400      	movs	r4, #0
 800f69e:	5f1c      	ldrsh	r4, [r3, r4]
 800f6a0:	1cbb      	adds	r3, r7, #2
 800f6a2:	2200      	movs	r2, #0
 800f6a4:	5e9a      	ldrsh	r2, [r3, r2]
 800f6a6:	1d3b      	adds	r3, r7, #4
 800f6a8:	2100      	movs	r1, #0
 800f6aa:	5e59      	ldrsh	r1, [r3, r1]
 800f6ac:	1dbb      	adds	r3, r7, #6
 800f6ae:	2000      	movs	r0, #0
 800f6b0:	5e18      	ldrsh	r0, [r3, r0]
 800f6b2:	2330      	movs	r3, #48	@ 0x30
 800f6b4:	2608      	movs	r6, #8
 800f6b6:	199b      	adds	r3, r3, r6
 800f6b8:	19db      	adds	r3, r3, r7
 800f6ba:	881b      	ldrh	r3, [r3, #0]
 800f6bc:	9300      	str	r3, [sp, #0]
 800f6be:	0023      	movs	r3, r4
 800f6c0:	47a8      	blx	r5
 800f6c2:	1e03      	subs	r3, r0, #0
 800f6c4:	d100      	bne.n	800f6c8 <UG_DrawLine+0x6c>
 800f6c6:	e125      	b.n	800f914 <UG_DrawLine+0x2b8>
   }

   dx = x2 - x1;
 800f6c8:	1cbb      	adds	r3, r7, #2
 800f6ca:	881a      	ldrh	r2, [r3, #0]
 800f6cc:	1dbb      	adds	r3, r7, #6
 800f6ce:	881b      	ldrh	r3, [r3, #0]
 800f6d0:	1ad3      	subs	r3, r2, r3
 800f6d2:	b29a      	uxth	r2, r3
 800f6d4:	2114      	movs	r1, #20
 800f6d6:	187b      	adds	r3, r7, r1
 800f6d8:	801a      	strh	r2, [r3, #0]
   dy = y2 - y1;
 800f6da:	003b      	movs	r3, r7
 800f6dc:	881a      	ldrh	r2, [r3, #0]
 800f6de:	1d3b      	adds	r3, r7, #4
 800f6e0:	881b      	ldrh	r3, [r3, #0]
 800f6e2:	1ad3      	subs	r3, r2, r3
 800f6e4:	b29a      	uxth	r2, r3
 800f6e6:	2012      	movs	r0, #18
 800f6e8:	183b      	adds	r3, r7, r0
 800f6ea:	801a      	strh	r2, [r3, #0]
   dxabs = (dx>0)?dx:-dx;
 800f6ec:	187b      	adds	r3, r7, r1
 800f6ee:	2200      	movs	r2, #0
 800f6f0:	5e9b      	ldrsh	r3, [r3, r2]
 800f6f2:	17da      	asrs	r2, r3, #31
 800f6f4:	189b      	adds	r3, r3, r2
 800f6f6:	4053      	eors	r3, r2
 800f6f8:	b29a      	uxth	r2, r3
 800f6fa:	2310      	movs	r3, #16
 800f6fc:	18fb      	adds	r3, r7, r3
 800f6fe:	801a      	strh	r2, [r3, #0]
   dyabs = (dy>0)?dy:-dy;
 800f700:	183b      	adds	r3, r7, r0
 800f702:	2200      	movs	r2, #0
 800f704:	5e9b      	ldrsh	r3, [r3, r2]
 800f706:	17da      	asrs	r2, r3, #31
 800f708:	189b      	adds	r3, r3, r2
 800f70a:	4053      	eors	r3, r2
 800f70c:	b29a      	uxth	r2, r3
 800f70e:	230e      	movs	r3, #14
 800f710:	18fb      	adds	r3, r7, r3
 800f712:	801a      	strh	r2, [r3, #0]
   sgndx = (dx>0)?1:-1;
 800f714:	187b      	adds	r3, r7, r1
 800f716:	2200      	movs	r2, #0
 800f718:	5e9b      	ldrsh	r3, [r3, r2]
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	dd01      	ble.n	800f722 <UG_DrawLine+0xc6>
 800f71e:	2201      	movs	r2, #1
 800f720:	e001      	b.n	800f726 <UG_DrawLine+0xca>
 800f722:	2301      	movs	r3, #1
 800f724:	425a      	negs	r2, r3
 800f726:	230c      	movs	r3, #12
 800f728:	18fb      	adds	r3, r7, r3
 800f72a:	801a      	strh	r2, [r3, #0]
   sgndy = (dy>0)?1:-1;
 800f72c:	2312      	movs	r3, #18
 800f72e:	18fb      	adds	r3, r7, r3
 800f730:	2200      	movs	r2, #0
 800f732:	5e9b      	ldrsh	r3, [r3, r2]
 800f734:	2b00      	cmp	r3, #0
 800f736:	dd01      	ble.n	800f73c <UG_DrawLine+0xe0>
 800f738:	2201      	movs	r2, #1
 800f73a:	e001      	b.n	800f740 <UG_DrawLine+0xe4>
 800f73c:	2301      	movs	r3, #1
 800f73e:	425a      	negs	r2, r3
 800f740:	230a      	movs	r3, #10
 800f742:	18fb      	adds	r3, r7, r3
 800f744:	801a      	strh	r2, [r3, #0]
   x = dyabs >> 1;
 800f746:	231c      	movs	r3, #28
 800f748:	18fb      	adds	r3, r7, r3
 800f74a:	250e      	movs	r5, #14
 800f74c:	197a      	adds	r2, r7, r5
 800f74e:	2100      	movs	r1, #0
 800f750:	5e52      	ldrsh	r2, [r2, r1]
 800f752:	1052      	asrs	r2, r2, #1
 800f754:	801a      	strh	r2, [r3, #0]
   y = dxabs >> 1;
 800f756:	231a      	movs	r3, #26
 800f758:	18fb      	adds	r3, r7, r3
 800f75a:	2610      	movs	r6, #16
 800f75c:	19ba      	adds	r2, r7, r6
 800f75e:	2100      	movs	r1, #0
 800f760:	5e52      	ldrsh	r2, [r2, r1]
 800f762:	1052      	asrs	r2, r2, #1
 800f764:	801a      	strh	r2, [r3, #0]
   drawx = x1;
 800f766:	2018      	movs	r0, #24
 800f768:	183b      	adds	r3, r7, r0
 800f76a:	1dba      	adds	r2, r7, #6
 800f76c:	8812      	ldrh	r2, [r2, #0]
 800f76e:	801a      	strh	r2, [r3, #0]
   drawy = y1;
 800f770:	2116      	movs	r1, #22
 800f772:	187b      	adds	r3, r7, r1
 800f774:	1d3a      	adds	r2, r7, #4
 800f776:	8812      	ldrh	r2, [r2, #0]
 800f778:	801a      	strh	r2, [r3, #0]

   gui->device->pset(drawx, drawy,c);
 800f77a:	4b68      	ldr	r3, [pc, #416]	@ (800f91c <UG_DrawLine+0x2c0>)
 800f77c:	681b      	ldr	r3, [r3, #0]
 800f77e:	681b      	ldr	r3, [r3, #0]
 800f780:	685c      	ldr	r4, [r3, #4]
 800f782:	2330      	movs	r3, #48	@ 0x30
 800f784:	2208      	movs	r2, #8
 800f786:	189b      	adds	r3, r3, r2
 800f788:	19db      	adds	r3, r3, r7
 800f78a:	881a      	ldrh	r2, [r3, #0]
 800f78c:	187b      	adds	r3, r7, r1
 800f78e:	2100      	movs	r1, #0
 800f790:	5e59      	ldrsh	r1, [r3, r1]
 800f792:	183b      	adds	r3, r7, r0
 800f794:	2000      	movs	r0, #0
 800f796:	5e1b      	ldrsh	r3, [r3, r0]
 800f798:	0018      	movs	r0, r3
 800f79a:	47a0      	blx	r4

   if( dxabs >= dyabs )
 800f79c:	19ba      	adds	r2, r7, r6
 800f79e:	197b      	adds	r3, r7, r5
 800f7a0:	2100      	movs	r1, #0
 800f7a2:	5e52      	ldrsh	r2, [r2, r1]
 800f7a4:	2100      	movs	r1, #0
 800f7a6:	5e5b      	ldrsh	r3, [r3, r1]
 800f7a8:	429a      	cmp	r2, r3
 800f7aa:	db59      	blt.n	800f860 <UG_DrawLine+0x204>
   {
      for( n=0; n<dxabs; n++ )
 800f7ac:	231e      	movs	r3, #30
 800f7ae:	18fb      	adds	r3, r7, r3
 800f7b0:	2200      	movs	r2, #0
 800f7b2:	801a      	strh	r2, [r3, #0]
 800f7b4:	e049      	b.n	800f84a <UG_DrawLine+0x1ee>
      {
         y += dyabs;
 800f7b6:	211a      	movs	r1, #26
 800f7b8:	187b      	adds	r3, r7, r1
 800f7ba:	881a      	ldrh	r2, [r3, #0]
 800f7bc:	230e      	movs	r3, #14
 800f7be:	18fb      	adds	r3, r7, r3
 800f7c0:	881b      	ldrh	r3, [r3, #0]
 800f7c2:	18d3      	adds	r3, r2, r3
 800f7c4:	b29a      	uxth	r2, r3
 800f7c6:	187b      	adds	r3, r7, r1
 800f7c8:	801a      	strh	r2, [r3, #0]
         if( y >= dxabs )
 800f7ca:	187a      	adds	r2, r7, r1
 800f7cc:	2010      	movs	r0, #16
 800f7ce:	183b      	adds	r3, r7, r0
 800f7d0:	2400      	movs	r4, #0
 800f7d2:	5f12      	ldrsh	r2, [r2, r4]
 800f7d4:	2400      	movs	r4, #0
 800f7d6:	5f1b      	ldrsh	r3, [r3, r4]
 800f7d8:	429a      	cmp	r2, r3
 800f7da:	db11      	blt.n	800f800 <UG_DrawLine+0x1a4>
         {
            y -= dxabs;
 800f7dc:	187b      	adds	r3, r7, r1
 800f7de:	881a      	ldrh	r2, [r3, #0]
 800f7e0:	183b      	adds	r3, r7, r0
 800f7e2:	881b      	ldrh	r3, [r3, #0]
 800f7e4:	1ad3      	subs	r3, r2, r3
 800f7e6:	b29a      	uxth	r2, r3
 800f7e8:	187b      	adds	r3, r7, r1
 800f7ea:	801a      	strh	r2, [r3, #0]
            drawy += sgndy;
 800f7ec:	2116      	movs	r1, #22
 800f7ee:	187b      	adds	r3, r7, r1
 800f7f0:	881a      	ldrh	r2, [r3, #0]
 800f7f2:	230a      	movs	r3, #10
 800f7f4:	18fb      	adds	r3, r7, r3
 800f7f6:	881b      	ldrh	r3, [r3, #0]
 800f7f8:	18d3      	adds	r3, r2, r3
 800f7fa:	b29a      	uxth	r2, r3
 800f7fc:	187b      	adds	r3, r7, r1
 800f7fe:	801a      	strh	r2, [r3, #0]
         }
         drawx += sgndx;
 800f800:	2018      	movs	r0, #24
 800f802:	183b      	adds	r3, r7, r0
 800f804:	881a      	ldrh	r2, [r3, #0]
 800f806:	230c      	movs	r3, #12
 800f808:	18fb      	adds	r3, r7, r3
 800f80a:	881b      	ldrh	r3, [r3, #0]
 800f80c:	18d3      	adds	r3, r2, r3
 800f80e:	b29a      	uxth	r2, r3
 800f810:	183b      	adds	r3, r7, r0
 800f812:	801a      	strh	r2, [r3, #0]
         gui->device->pset(drawx, drawy,c);
 800f814:	4b41      	ldr	r3, [pc, #260]	@ (800f91c <UG_DrawLine+0x2c0>)
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	681b      	ldr	r3, [r3, #0]
 800f81a:	685c      	ldr	r4, [r3, #4]
 800f81c:	2330      	movs	r3, #48	@ 0x30
 800f81e:	2208      	movs	r2, #8
 800f820:	189b      	adds	r3, r3, r2
 800f822:	19db      	adds	r3, r3, r7
 800f824:	881a      	ldrh	r2, [r3, #0]
 800f826:	2316      	movs	r3, #22
 800f828:	18fb      	adds	r3, r7, r3
 800f82a:	2100      	movs	r1, #0
 800f82c:	5e59      	ldrsh	r1, [r3, r1]
 800f82e:	183b      	adds	r3, r7, r0
 800f830:	2000      	movs	r0, #0
 800f832:	5e1b      	ldrsh	r3, [r3, r0]
 800f834:	0018      	movs	r0, r3
 800f836:	47a0      	blx	r4
      for( n=0; n<dxabs; n++ )
 800f838:	211e      	movs	r1, #30
 800f83a:	187b      	adds	r3, r7, r1
 800f83c:	2200      	movs	r2, #0
 800f83e:	5e9b      	ldrsh	r3, [r3, r2]
 800f840:	b29b      	uxth	r3, r3
 800f842:	3301      	adds	r3, #1
 800f844:	b29a      	uxth	r2, r3
 800f846:	187b      	adds	r3, r7, r1
 800f848:	801a      	strh	r2, [r3, #0]
 800f84a:	231e      	movs	r3, #30
 800f84c:	18fa      	adds	r2, r7, r3
 800f84e:	2310      	movs	r3, #16
 800f850:	18fb      	adds	r3, r7, r3
 800f852:	2100      	movs	r1, #0
 800f854:	5e52      	ldrsh	r2, [r2, r1]
 800f856:	2100      	movs	r1, #0
 800f858:	5e5b      	ldrsh	r3, [r3, r1]
 800f85a:	429a      	cmp	r2, r3
 800f85c:	dbab      	blt.n	800f7b6 <UG_DrawLine+0x15a>
 800f85e:	e05a      	b.n	800f916 <UG_DrawLine+0x2ba>
      }
   }
   else
   {
      for( n=0; n<dyabs; n++ )
 800f860:	231e      	movs	r3, #30
 800f862:	18fb      	adds	r3, r7, r3
 800f864:	2200      	movs	r2, #0
 800f866:	801a      	strh	r2, [r3, #0]
 800f868:	e049      	b.n	800f8fe <UG_DrawLine+0x2a2>
      {
         x += dxabs;
 800f86a:	211c      	movs	r1, #28
 800f86c:	187b      	adds	r3, r7, r1
 800f86e:	881a      	ldrh	r2, [r3, #0]
 800f870:	2310      	movs	r3, #16
 800f872:	18fb      	adds	r3, r7, r3
 800f874:	881b      	ldrh	r3, [r3, #0]
 800f876:	18d3      	adds	r3, r2, r3
 800f878:	b29a      	uxth	r2, r3
 800f87a:	187b      	adds	r3, r7, r1
 800f87c:	801a      	strh	r2, [r3, #0]
         if( x >= dyabs )
 800f87e:	187a      	adds	r2, r7, r1
 800f880:	200e      	movs	r0, #14
 800f882:	183b      	adds	r3, r7, r0
 800f884:	2400      	movs	r4, #0
 800f886:	5f12      	ldrsh	r2, [r2, r4]
 800f888:	2400      	movs	r4, #0
 800f88a:	5f1b      	ldrsh	r3, [r3, r4]
 800f88c:	429a      	cmp	r2, r3
 800f88e:	db11      	blt.n	800f8b4 <UG_DrawLine+0x258>
         {
            x -= dyabs;
 800f890:	187b      	adds	r3, r7, r1
 800f892:	881a      	ldrh	r2, [r3, #0]
 800f894:	183b      	adds	r3, r7, r0
 800f896:	881b      	ldrh	r3, [r3, #0]
 800f898:	1ad3      	subs	r3, r2, r3
 800f89a:	b29a      	uxth	r2, r3
 800f89c:	187b      	adds	r3, r7, r1
 800f89e:	801a      	strh	r2, [r3, #0]
            drawx += sgndx;
 800f8a0:	2118      	movs	r1, #24
 800f8a2:	187b      	adds	r3, r7, r1
 800f8a4:	881a      	ldrh	r2, [r3, #0]
 800f8a6:	230c      	movs	r3, #12
 800f8a8:	18fb      	adds	r3, r7, r3
 800f8aa:	881b      	ldrh	r3, [r3, #0]
 800f8ac:	18d3      	adds	r3, r2, r3
 800f8ae:	b29a      	uxth	r2, r3
 800f8b0:	187b      	adds	r3, r7, r1
 800f8b2:	801a      	strh	r2, [r3, #0]
         }
         drawy += sgndy;
 800f8b4:	2116      	movs	r1, #22
 800f8b6:	187b      	adds	r3, r7, r1
 800f8b8:	881a      	ldrh	r2, [r3, #0]
 800f8ba:	230a      	movs	r3, #10
 800f8bc:	18fb      	adds	r3, r7, r3
 800f8be:	881b      	ldrh	r3, [r3, #0]
 800f8c0:	18d3      	adds	r3, r2, r3
 800f8c2:	b29a      	uxth	r2, r3
 800f8c4:	187b      	adds	r3, r7, r1
 800f8c6:	801a      	strh	r2, [r3, #0]
         gui->device->pset(drawx, drawy,c);
 800f8c8:	4b14      	ldr	r3, [pc, #80]	@ (800f91c <UG_DrawLine+0x2c0>)
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	681b      	ldr	r3, [r3, #0]
 800f8ce:	685c      	ldr	r4, [r3, #4]
 800f8d0:	2330      	movs	r3, #48	@ 0x30
 800f8d2:	2208      	movs	r2, #8
 800f8d4:	189b      	adds	r3, r3, r2
 800f8d6:	19db      	adds	r3, r3, r7
 800f8d8:	881a      	ldrh	r2, [r3, #0]
 800f8da:	187b      	adds	r3, r7, r1
 800f8dc:	2100      	movs	r1, #0
 800f8de:	5e59      	ldrsh	r1, [r3, r1]
 800f8e0:	2318      	movs	r3, #24
 800f8e2:	18fb      	adds	r3, r7, r3
 800f8e4:	2000      	movs	r0, #0
 800f8e6:	5e1b      	ldrsh	r3, [r3, r0]
 800f8e8:	0018      	movs	r0, r3
 800f8ea:	47a0      	blx	r4
      for( n=0; n<dyabs; n++ )
 800f8ec:	211e      	movs	r1, #30
 800f8ee:	187b      	adds	r3, r7, r1
 800f8f0:	2200      	movs	r2, #0
 800f8f2:	5e9b      	ldrsh	r3, [r3, r2]
 800f8f4:	b29b      	uxth	r3, r3
 800f8f6:	3301      	adds	r3, #1
 800f8f8:	b29a      	uxth	r2, r3
 800f8fa:	187b      	adds	r3, r7, r1
 800f8fc:	801a      	strh	r2, [r3, #0]
 800f8fe:	231e      	movs	r3, #30
 800f900:	18fa      	adds	r2, r7, r3
 800f902:	230e      	movs	r3, #14
 800f904:	18fb      	adds	r3, r7, r3
 800f906:	2100      	movs	r1, #0
 800f908:	5e52      	ldrsh	r2, [r2, r1]
 800f90a:	2100      	movs	r1, #0
 800f90c:	5e5b      	ldrsh	r3, [r3, r1]
 800f90e:	429a      	cmp	r2, r3
 800f910:	dbab      	blt.n	800f86a <UG_DrawLine+0x20e>
 800f912:	e000      	b.n	800f916 <UG_DrawLine+0x2ba>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800f914:	46c0      	nop			@ (mov r8, r8)
      }
   }  
}
 800f916:	46bd      	mov	sp, r7
 800f918:	b009      	add	sp, #36	@ 0x24
 800f91a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f91c:	20000c44 	.word	0x20000c44

0800f920 <UG_PutString>:
    UG_DrawLine(a, y, b + 1, y, c);
  }
}

void UG_PutString( UG_S16 x, UG_S16 y, char* str )
{
 800f920:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f922:	b087      	sub	sp, #28
 800f924:	af02      	add	r7, sp, #8
 800f926:	603a      	str	r2, [r7, #0]
 800f928:	1dbb      	adds	r3, r7, #6
 800f92a:	1c02      	adds	r2, r0, #0
 800f92c:	801a      	strh	r2, [r3, #0]
 800f92e:	1d3b      	adds	r3, r7, #4
 800f930:	1c0a      	adds	r2, r1, #0
 800f932:	801a      	strh	r2, [r3, #0]
   UG_S16 xp,yp,cw;
   UG_CHAR chr;

   xp=x;
 800f934:	230e      	movs	r3, #14
 800f936:	18fb      	adds	r3, r7, r3
 800f938:	1dba      	adds	r2, r7, #6
 800f93a:	8812      	ldrh	r2, [r2, #0]
 800f93c:	801a      	strh	r2, [r3, #0]
   yp=y;
 800f93e:	230c      	movs	r3, #12
 800f940:	18fb      	adds	r3, r7, r3
 800f942:	1d3a      	adds	r2, r7, #4
 800f944:	8812      	ldrh	r2, [r2, #0]
 800f946:	801a      	strh	r2, [r3, #0]

   _UG_FontSelect(gui->font);
 800f948:	4b54      	ldr	r3, [pc, #336]	@ (800fa9c <UG_PutString+0x17c>)
 800f94a:	681b      	ldr	r3, [r3, #0]
 800f94c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f94e:	0018      	movs	r0, r3
 800f950:	f000 fade 	bl	800ff10 <_UG_FontSelect>
   while ( *str != 0 )
 800f954:	e084      	b.n	800fa60 <UG_PutString+0x140>
   {
      #ifdef UGUI_USE_UTF8
      if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 800f956:	4b51      	ldr	r3, [pc, #324]	@ (800fa9c <UG_PutString+0x17c>)
 800f958:	681b      	ldr	r3, [r3, #0]
 800f95a:	222d      	movs	r2, #45	@ 0x2d
 800f95c:	5c9b      	ldrb	r3, [r3, r2]
 800f95e:	2b00      	cmp	r3, #0
 800f960:	d108      	bne.n	800f974 <UG_PutString+0x54>
         chr = _UG_DecodeUTF8(&str);
 800f962:	230a      	movs	r3, #10
 800f964:	18fc      	adds	r4, r7, r3
 800f966:	003b      	movs	r3, r7
 800f968:	0018      	movs	r0, r3
 800f96a:	f000 f8f7 	bl	800fb5c <_UG_DecodeUTF8>
 800f96e:	0003      	movs	r3, r0
 800f970:	8023      	strh	r3, [r4, #0]
 800f972:	e006      	b.n	800f982 <UG_PutString+0x62>
      }
      else{
         chr = *str++;
 800f974:	683b      	ldr	r3, [r7, #0]
 800f976:	1c5a      	adds	r2, r3, #1
 800f978:	603a      	str	r2, [r7, #0]
 800f97a:	781a      	ldrb	r2, [r3, #0]
 800f97c:	230a      	movs	r3, #10
 800f97e:	18fb      	adds	r3, r7, r3
 800f980:	801a      	strh	r2, [r3, #0]
      }
      #else
      chr = *str++;
      #endif

      if ( chr == '\n' )
 800f982:	230a      	movs	r3, #10
 800f984:	18fb      	adds	r3, r7, r3
 800f986:	881b      	ldrh	r3, [r3, #0]
 800f988:	2b0a      	cmp	r3, #10
 800f98a:	d107      	bne.n	800f99c <UG_PutString+0x7c>
      {
         xp = gui->device->x_dim;
 800f98c:	4b43      	ldr	r3, [pc, #268]	@ (800fa9c <UG_PutString+0x17c>)
 800f98e:	681b      	ldr	r3, [r3, #0]
 800f990:	681a      	ldr	r2, [r3, #0]
 800f992:	230e      	movs	r3, #14
 800f994:	18fb      	adds	r3, r7, r3
 800f996:	8812      	ldrh	r2, [r2, #0]
 800f998:	801a      	strh	r2, [r3, #0]
         continue;
 800f99a:	e061      	b.n	800fa60 <UG_PutString+0x140>
      }
      cw = _UG_GetCharData(chr,NULL);
 800f99c:	2508      	movs	r5, #8
 800f99e:	197c      	adds	r4, r7, r5
 800f9a0:	230a      	movs	r3, #10
 800f9a2:	18fb      	adds	r3, r7, r3
 800f9a4:	881b      	ldrh	r3, [r3, #0]
 800f9a6:	2100      	movs	r1, #0
 800f9a8:	0018      	movs	r0, r3
 800f9aa:	f000 f985 	bl	800fcb8 <_UG_GetCharData>
 800f9ae:	0003      	movs	r3, r0
 800f9b0:	8023      	strh	r3, [r4, #0]
      if(cw==-1) continue;
 800f9b2:	0028      	movs	r0, r5
 800f9b4:	183b      	adds	r3, r7, r0
 800f9b6:	2200      	movs	r2, #0
 800f9b8:	5e9b      	ldrsh	r3, [r3, r2]
 800f9ba:	3301      	adds	r3, #1
 800f9bc:	d04f      	beq.n	800fa5e <UG_PutString+0x13e>
      if ( xp + cw > gui->device->x_dim - 1 )
 800f9be:	4b37      	ldr	r3, [pc, #220]	@ (800fa9c <UG_PutString+0x17c>)
 800f9c0:	681b      	ldr	r3, [r3, #0]
 800f9c2:	681b      	ldr	r3, [r3, #0]
 800f9c4:	2200      	movs	r2, #0
 800f9c6:	5e9b      	ldrsh	r3, [r3, r2]
 800f9c8:	0019      	movs	r1, r3
 800f9ca:	240e      	movs	r4, #14
 800f9cc:	193b      	adds	r3, r7, r4
 800f9ce:	2200      	movs	r2, #0
 800f9d0:	5e9a      	ldrsh	r2, [r3, r2]
 800f9d2:	183b      	adds	r3, r7, r0
 800f9d4:	2000      	movs	r0, #0
 800f9d6:	5e1b      	ldrsh	r3, [r3, r0]
 800f9d8:	18d3      	adds	r3, r2, r3
 800f9da:	4299      	cmp	r1, r3
 800f9dc:	dc16      	bgt.n	800fa0c <UG_PutString+0xec>
      {
         xp = x;
 800f9de:	193b      	adds	r3, r7, r4
 800f9e0:	1dba      	adds	r2, r7, #6
 800f9e2:	8812      	ldrh	r2, [r2, #0]
 800f9e4:	801a      	strh	r2, [r3, #0]
         yp +=  gui->currentFont.char_height+gui->char_v_space;
 800f9e6:	4b2d      	ldr	r3, [pc, #180]	@ (800fa9c <UG_PutString+0x17c>)
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	222f      	movs	r2, #47	@ 0x2f
 800f9ec:	5c9b      	ldrb	r3, [r3, r2]
 800f9ee:	b21a      	sxth	r2, r3
 800f9f0:	4b2a      	ldr	r3, [pc, #168]	@ (800fa9c <UG_PutString+0x17c>)
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	214a      	movs	r1, #74	@ 0x4a
 800f9f6:	565b      	ldrsb	r3, [r3, r1]
 800f9f8:	18d3      	adds	r3, r2, r3
 800f9fa:	b21b      	sxth	r3, r3
 800f9fc:	b29a      	uxth	r2, r3
 800f9fe:	210c      	movs	r1, #12
 800fa00:	187b      	adds	r3, r7, r1
 800fa02:	881b      	ldrh	r3, [r3, #0]
 800fa04:	18d3      	adds	r3, r2, r3
 800fa06:	b29a      	uxth	r2, r3
 800fa08:	187b      	adds	r3, r7, r1
 800fa0a:	801a      	strh	r2, [r3, #0]
      }

      _UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 800fa0c:	4b23      	ldr	r3, [pc, #140]	@ (800fa9c <UG_PutString+0x17c>)
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	224c      	movs	r2, #76	@ 0x4c
 800fa12:	5a9d      	ldrh	r5, [r3, r2]
 800fa14:	4b21      	ldr	r3, [pc, #132]	@ (800fa9c <UG_PutString+0x17c>)
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	224e      	movs	r2, #78	@ 0x4e
 800fa1a:	5a9b      	ldrh	r3, [r3, r2]
 800fa1c:	220c      	movs	r2, #12
 800fa1e:	18ba      	adds	r2, r7, r2
 800fa20:	2400      	movs	r4, #0
 800fa22:	5f14      	ldrsh	r4, [r2, r4]
 800fa24:	260e      	movs	r6, #14
 800fa26:	19ba      	adds	r2, r7, r6
 800fa28:	2100      	movs	r1, #0
 800fa2a:	5e51      	ldrsh	r1, [r2, r1]
 800fa2c:	220a      	movs	r2, #10
 800fa2e:	18ba      	adds	r2, r7, r2
 800fa30:	8810      	ldrh	r0, [r2, #0]
 800fa32:	9300      	str	r3, [sp, #0]
 800fa34:	002b      	movs	r3, r5
 800fa36:	0022      	movs	r2, r4
 800fa38:	f000 faec 	bl	8010014 <_UG_PutChar>

      xp += cw + gui->char_h_space;
 800fa3c:	4b17      	ldr	r3, [pc, #92]	@ (800fa9c <UG_PutString+0x17c>)
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	2249      	movs	r2, #73	@ 0x49
 800fa42:	569b      	ldrsb	r3, [r3, r2]
 800fa44:	b29a      	uxth	r2, r3
 800fa46:	2308      	movs	r3, #8
 800fa48:	18fb      	adds	r3, r7, r3
 800fa4a:	881b      	ldrh	r3, [r3, #0]
 800fa4c:	18d3      	adds	r3, r2, r3
 800fa4e:	b29a      	uxth	r2, r3
 800fa50:	19bb      	adds	r3, r7, r6
 800fa52:	881b      	ldrh	r3, [r3, #0]
 800fa54:	18d3      	adds	r3, r2, r3
 800fa56:	b29a      	uxth	r2, r3
 800fa58:	19bb      	adds	r3, r7, r6
 800fa5a:	801a      	strh	r2, [r3, #0]
 800fa5c:	e000      	b.n	800fa60 <UG_PutString+0x140>
      if(cw==-1) continue;
 800fa5e:	46c0      	nop			@ (mov r8, r8)
   while ( *str != 0 )
 800fa60:	683b      	ldr	r3, [r7, #0]
 800fa62:	781b      	ldrb	r3, [r3, #0]
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	d000      	beq.n	800fa6a <UG_PutString+0x14a>
 800fa68:	e775      	b.n	800f956 <UG_PutString+0x36>
   }
   if((gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED))
 800fa6a:	4b0c      	ldr	r3, [pc, #48]	@ (800fa9c <UG_PutString+0x17c>)
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	2268      	movs	r2, #104	@ 0x68
 800fa70:	5c9b      	ldrb	r3, [r3, r2]
 800fa72:	001a      	movs	r2, r3
 800fa74:	2302      	movs	r3, #2
 800fa76:	4013      	ands	r3, r2
 800fa78:	d00c      	beq.n	800fa94 <UG_PutString+0x174>
     ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(-1,-1,-1,-1);   // -1 to indicate finish
 800fa7a:	4b08      	ldr	r3, [pc, #32]	@ (800fa9c <UG_PutString+0x17c>)
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fa80:	001c      	movs	r4, r3
 800fa82:	2301      	movs	r3, #1
 800fa84:	425b      	negs	r3, r3
 800fa86:	2201      	movs	r2, #1
 800fa88:	4252      	negs	r2, r2
 800fa8a:	2101      	movs	r1, #1
 800fa8c:	4249      	negs	r1, r1
 800fa8e:	2001      	movs	r0, #1
 800fa90:	4240      	negs	r0, r0
 800fa92:	47a0      	blx	r4
}
 800fa94:	46c0      	nop			@ (mov r8, r8)
 800fa96:	46bd      	mov	sp, r7
 800fa98:	b005      	add	sp, #20
 800fa9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa9c:	20000c44 	.word	0x20000c44

0800faa0 <UG_SetForecolor>:
   gui->console.back_color = c;
}
#endif

void UG_SetForecolor( UG_COLOR c )
{
 800faa0:	b580      	push	{r7, lr}
 800faa2:	b082      	sub	sp, #8
 800faa4:	af00      	add	r7, sp, #0
 800faa6:	0002      	movs	r2, r0
 800faa8:	1dbb      	adds	r3, r7, #6
 800faaa:	801a      	strh	r2, [r3, #0]
   gui->fore_color = c;
 800faac:	4b04      	ldr	r3, [pc, #16]	@ (800fac0 <UG_SetForecolor+0x20>)
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	1dba      	adds	r2, r7, #6
 800fab2:	214c      	movs	r1, #76	@ 0x4c
 800fab4:	8812      	ldrh	r2, [r2, #0]
 800fab6:	525a      	strh	r2, [r3, r1]
}
 800fab8:	46c0      	nop			@ (mov r8, r8)
 800faba:	46bd      	mov	sp, r7
 800fabc:	b002      	add	sp, #8
 800fabe:	bd80      	pop	{r7, pc}
 800fac0:	20000c44 	.word	0x20000c44

0800fac4 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
 800fac4:	b580      	push	{r7, lr}
 800fac6:	b082      	sub	sp, #8
 800fac8:	af00      	add	r7, sp, #0
 800faca:	0002      	movs	r2, r0
 800facc:	1dbb      	adds	r3, r7, #6
 800face:	801a      	strh	r2, [r3, #0]
   gui->back_color = c;
 800fad0:	4b04      	ldr	r3, [pc, #16]	@ (800fae4 <UG_SetBackcolor+0x20>)
 800fad2:	681b      	ldr	r3, [r3, #0]
 800fad4:	1dba      	adds	r2, r7, #6
 800fad6:	214e      	movs	r1, #78	@ 0x4e
 800fad8:	8812      	ldrh	r2, [r2, #0]
 800fada:	525a      	strh	r2, [r3, r1]
}
 800fadc:	46c0      	nop			@ (mov r8, r8)
 800fade:	46bd      	mov	sp, r7
 800fae0:	b002      	add	sp, #8
 800fae2:	bd80      	pop	{r7, pc}
 800fae4:	20000c44 	.word	0x20000c44

0800fae8 <UG_FontSetHSpace>:
{
   return gui->device->y_dim;
}

void UG_FontSetHSpace( UG_U16 s )
{
 800fae8:	b580      	push	{r7, lr}
 800faea:	b082      	sub	sp, #8
 800faec:	af00      	add	r7, sp, #0
 800faee:	0002      	movs	r2, r0
 800faf0:	1dbb      	adds	r3, r7, #6
 800faf2:	801a      	strh	r2, [r3, #0]
   gui->char_h_space = s;
 800faf4:	4b05      	ldr	r3, [pc, #20]	@ (800fb0c <UG_FontSetHSpace+0x24>)
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	1dba      	adds	r2, r7, #6
 800fafa:	8812      	ldrh	r2, [r2, #0]
 800fafc:	b251      	sxtb	r1, r2
 800fafe:	2249      	movs	r2, #73	@ 0x49
 800fb00:	5499      	strb	r1, [r3, r2]
}
 800fb02:	46c0      	nop			@ (mov r8, r8)
 800fb04:	46bd      	mov	sp, r7
 800fb06:	b002      	add	sp, #8
 800fb08:	bd80      	pop	{r7, pc}
 800fb0a:	46c0      	nop			@ (mov r8, r8)
 800fb0c:	20000c44 	.word	0x20000c44

0800fb10 <UG_FontSetVSpace>:

void UG_FontSetVSpace( UG_U16 s )
{
 800fb10:	b580      	push	{r7, lr}
 800fb12:	b082      	sub	sp, #8
 800fb14:	af00      	add	r7, sp, #0
 800fb16:	0002      	movs	r2, r0
 800fb18:	1dbb      	adds	r3, r7, #6
 800fb1a:	801a      	strh	r2, [r3, #0]
   gui->char_v_space = s;
 800fb1c:	4b05      	ldr	r3, [pc, #20]	@ (800fb34 <UG_FontSetVSpace+0x24>)
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	1dba      	adds	r2, r7, #6
 800fb22:	8812      	ldrh	r2, [r2, #0]
 800fb24:	b251      	sxtb	r1, r2
 800fb26:	224a      	movs	r2, #74	@ 0x4a
 800fb28:	5499      	strb	r1, [r3, r2]
}
 800fb2a:	46c0      	nop			@ (mov r8, r8)
 800fb2c:	46bd      	mov	sp, r7
 800fb2e:	b002      	add	sp, #8
 800fb30:	bd80      	pop	{r7, pc}
 800fb32:	46c0      	nop			@ (mov r8, r8)
 800fb34:	20000c44 	.word	0x20000c44

0800fb38 <UG_FontSetTransparency>:

void UG_FontSetTransparency( UG_U8 t )
{
 800fb38:	b580      	push	{r7, lr}
 800fb3a:	b082      	sub	sp, #8
 800fb3c:	af00      	add	r7, sp, #0
 800fb3e:	0002      	movs	r2, r0
 800fb40:	1dfb      	adds	r3, r7, #7
 800fb42:	701a      	strb	r2, [r3, #0]
  gui->transparent_font=t;
 800fb44:	4b04      	ldr	r3, [pc, #16]	@ (800fb58 <UG_FontSetTransparency+0x20>)
 800fb46:	681b      	ldr	r3, [r3, #0]
 800fb48:	1dfa      	adds	r2, r7, #7
 800fb4a:	2148      	movs	r1, #72	@ 0x48
 800fb4c:	7812      	ldrb	r2, [r2, #0]
 800fb4e:	545a      	strb	r2, [r3, r1]
}
 800fb50:	46c0      	nop			@ (mov r8, r8)
 800fb52:	46bd      	mov	sp, r7
 800fb54:	b002      	add	sp, #8
 800fb56:	bd80      	pop	{r7, pc}
 800fb58:	20000c44 	.word	0x20000c44

0800fb5c <_UG_DecodeUTF8>:
 *
 * Based on https://github.com/olikraus/u8g2/blob/master/csrc/u8x8_8x8.c
 *
 */
 #ifdef UGUI_USE_UTF8
UG_CHAR _UG_DecodeUTF8(char **str) {
 800fb5c:	b580      	push	{r7, lr}
 800fb5e:	b084      	sub	sp, #16
 800fb60:	af00      	add	r7, sp, #0
 800fb62:	6078      	str	r0, [r7, #4]

  char c=**str;
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	681a      	ldr	r2, [r3, #0]
 800fb68:	210f      	movs	r1, #15
 800fb6a:	187b      	adds	r3, r7, r1
 800fb6c:	7812      	ldrb	r2, [r2, #0]
 800fb6e:	701a      	strb	r2, [r3, #0]

  if ( c < 0x80 )                 // Fast detection for simple ASCII
 800fb70:	187b      	adds	r3, r7, r1
 800fb72:	781b      	ldrb	r3, [r3, #0]
 800fb74:	b25b      	sxtb	r3, r3
 800fb76:	2b00      	cmp	r3, #0
 800fb78:	db08      	blt.n	800fb8c <_UG_DecodeUTF8+0x30>
  {
    *str = *str+1;
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	681b      	ldr	r3, [r3, #0]
 800fb7e:	1c5a      	adds	r2, r3, #1
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	601a      	str	r2, [r3, #0]
    return c;
 800fb84:	187b      	adds	r3, r7, r1
 800fb86:	781b      	ldrb	r3, [r3, #0]
 800fb88:	b29b      	uxth	r3, r3
 800fb8a:	e091      	b.n	800fcb0 <_UG_DecodeUTF8+0x154>
  }

  UG_U8 bytes_left=0;
 800fb8c:	230e      	movs	r3, #14
 800fb8e:	18fb      	adds	r3, r7, r3
 800fb90:	2200      	movs	r2, #0
 800fb92:	701a      	strb	r2, [r3, #0]
  UG_CHAR encoding=0;
 800fb94:	230c      	movs	r3, #12
 800fb96:	18fb      	adds	r3, r7, r3
 800fb98:	2200      	movs	r2, #0
 800fb9a:	801a      	strh	r2, [r3, #0]

  while(**str)
 800fb9c:	e07d      	b.n	800fc9a <_UG_DecodeUTF8+0x13e>
  {
    c=**str;
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	681a      	ldr	r2, [r3, #0]
 800fba2:	210f      	movs	r1, #15
 800fba4:	187b      	adds	r3, r7, r1
 800fba6:	7812      	ldrb	r2, [r2, #0]
 800fba8:	701a      	strb	r2, [r3, #0]
    *str = *str+1;
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	1c5a      	adds	r2, r3, #1
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	601a      	str	r2, [r3, #0]
    if ( bytes_left == 0 )
 800fbb4:	220e      	movs	r2, #14
 800fbb6:	18bb      	adds	r3, r7, r2
 800fbb8:	781b      	ldrb	r3, [r3, #0]
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d14f      	bne.n	800fc5e <_UG_DecodeUTF8+0x102>
    {
      if ( c < 0xe0 )             // 2 byte sequence
 800fbbe:	187b      	adds	r3, r7, r1
 800fbc0:	781b      	ldrb	r3, [r3, #0]
 800fbc2:	2bdf      	cmp	r3, #223	@ 0xdf
 800fbc4:	d809      	bhi.n	800fbda <_UG_DecodeUTF8+0x7e>
      {
        bytes_left = 1;
 800fbc6:	18bb      	adds	r3, r7, r2
 800fbc8:	2201      	movs	r2, #1
 800fbca:	701a      	strb	r2, [r3, #0]
        c &= 0x01f;
 800fbcc:	187b      	adds	r3, r7, r1
 800fbce:	187a      	adds	r2, r7, r1
 800fbd0:	7812      	ldrb	r2, [r2, #0]
 800fbd2:	211f      	movs	r1, #31
 800fbd4:	400a      	ands	r2, r1
 800fbd6:	701a      	strb	r2, [r3, #0]
 800fbd8:	e03a      	b.n	800fc50 <_UG_DecodeUTF8+0xf4>
      }
      else if ( c < 0xf0 )        // 3 byte sequence
 800fbda:	210f      	movs	r1, #15
 800fbdc:	187b      	adds	r3, r7, r1
 800fbde:	781b      	ldrb	r3, [r3, #0]
 800fbe0:	2bef      	cmp	r3, #239	@ 0xef
 800fbe2:	d80a      	bhi.n	800fbfa <_UG_DecodeUTF8+0x9e>
      {
        bytes_left = 2;
 800fbe4:	230e      	movs	r3, #14
 800fbe6:	18fb      	adds	r3, r7, r3
 800fbe8:	2202      	movs	r2, #2
 800fbea:	701a      	strb	r2, [r3, #0]
        c &= 15;
 800fbec:	187b      	adds	r3, r7, r1
 800fbee:	187a      	adds	r2, r7, r1
 800fbf0:	7812      	ldrb	r2, [r2, #0]
 800fbf2:	210f      	movs	r1, #15
 800fbf4:	400a      	ands	r2, r1
 800fbf6:	701a      	strb	r2, [r3, #0]
 800fbf8:	e02a      	b.n	800fc50 <_UG_DecodeUTF8+0xf4>
      }
      else if ( c < 0xf8 )        // 4 byte sequence
 800fbfa:	210f      	movs	r1, #15
 800fbfc:	187b      	adds	r3, r7, r1
 800fbfe:	781b      	ldrb	r3, [r3, #0]
 800fc00:	2bf7      	cmp	r3, #247	@ 0xf7
 800fc02:	d80a      	bhi.n	800fc1a <_UG_DecodeUTF8+0xbe>
      {
        bytes_left = 3;
 800fc04:	230e      	movs	r3, #14
 800fc06:	18fb      	adds	r3, r7, r3
 800fc08:	2203      	movs	r2, #3
 800fc0a:	701a      	strb	r2, [r3, #0]
        c &= 7;
 800fc0c:	187b      	adds	r3, r7, r1
 800fc0e:	187a      	adds	r2, r7, r1
 800fc10:	7812      	ldrb	r2, [r2, #0]
 800fc12:	2107      	movs	r1, #7
 800fc14:	400a      	ands	r2, r1
 800fc16:	701a      	strb	r2, [r3, #0]
 800fc18:	e01a      	b.n	800fc50 <_UG_DecodeUTF8+0xf4>
      }
      else if ( c < 0xfc )        // 5 byte sequence
 800fc1a:	210f      	movs	r1, #15
 800fc1c:	187b      	adds	r3, r7, r1
 800fc1e:	781b      	ldrb	r3, [r3, #0]
 800fc20:	2bfb      	cmp	r3, #251	@ 0xfb
 800fc22:	d80a      	bhi.n	800fc3a <_UG_DecodeUTF8+0xde>
      {
        bytes_left = 4;
 800fc24:	230e      	movs	r3, #14
 800fc26:	18fb      	adds	r3, r7, r3
 800fc28:	2204      	movs	r2, #4
 800fc2a:	701a      	strb	r2, [r3, #0]
        c &= 3;
 800fc2c:	187b      	adds	r3, r7, r1
 800fc2e:	187a      	adds	r2, r7, r1
 800fc30:	7812      	ldrb	r2, [r2, #0]
 800fc32:	2103      	movs	r1, #3
 800fc34:	400a      	ands	r2, r1
 800fc36:	701a      	strb	r2, [r3, #0]
 800fc38:	e00a      	b.n	800fc50 <_UG_DecodeUTF8+0xf4>
      }
      else                        // 6 byte sequence
      {
        bytes_left = 5;
 800fc3a:	230e      	movs	r3, #14
 800fc3c:	18fb      	adds	r3, r7, r3
 800fc3e:	2205      	movs	r2, #5
 800fc40:	701a      	strb	r2, [r3, #0]
        c &= 1;
 800fc42:	220f      	movs	r2, #15
 800fc44:	18bb      	adds	r3, r7, r2
 800fc46:	18ba      	adds	r2, r7, r2
 800fc48:	7812      	ldrb	r2, [r2, #0]
 800fc4a:	2101      	movs	r1, #1
 800fc4c:	400a      	ands	r2, r1
 800fc4e:	701a      	strb	r2, [r3, #0]
      }
      encoding = c;
 800fc50:	230c      	movs	r3, #12
 800fc52:	18fb      	adds	r3, r7, r3
 800fc54:	220f      	movs	r2, #15
 800fc56:	18ba      	adds	r2, r7, r2
 800fc58:	7812      	ldrb	r2, [r2, #0]
 800fc5a:	801a      	strh	r2, [r3, #0]
 800fc5c:	e01d      	b.n	800fc9a <_UG_DecodeUTF8+0x13e>
    }
    else
    {
      encoding<<=6;
 800fc5e:	210c      	movs	r1, #12
 800fc60:	187b      	adds	r3, r7, r1
 800fc62:	187a      	adds	r2, r7, r1
 800fc64:	8812      	ldrh	r2, [r2, #0]
 800fc66:	0192      	lsls	r2, r2, #6
 800fc68:	801a      	strh	r2, [r3, #0]
      encoding |= (c & 0x3F);
 800fc6a:	230f      	movs	r3, #15
 800fc6c:	18fb      	adds	r3, r7, r3
 800fc6e:	781b      	ldrb	r3, [r3, #0]
 800fc70:	b21b      	sxth	r3, r3
 800fc72:	223f      	movs	r2, #63	@ 0x3f
 800fc74:	4013      	ands	r3, r2
 800fc76:	b21a      	sxth	r2, r3
 800fc78:	187b      	adds	r3, r7, r1
 800fc7a:	2000      	movs	r0, #0
 800fc7c:	5e1b      	ldrsh	r3, [r3, r0]
 800fc7e:	4313      	orrs	r3, r2
 800fc80:	b21a      	sxth	r2, r3
 800fc82:	187b      	adds	r3, r7, r1
 800fc84:	801a      	strh	r2, [r3, #0]
      if ( --bytes_left == 0 )
 800fc86:	210e      	movs	r1, #14
 800fc88:	187b      	adds	r3, r7, r1
 800fc8a:	187a      	adds	r2, r7, r1
 800fc8c:	7812      	ldrb	r2, [r2, #0]
 800fc8e:	3a01      	subs	r2, #1
 800fc90:	701a      	strb	r2, [r3, #0]
 800fc92:	187b      	adds	r3, r7, r1
 800fc94:	781b      	ldrb	r3, [r3, #0]
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d006      	beq.n	800fca8 <_UG_DecodeUTF8+0x14c>
  while(**str)
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	781b      	ldrb	r3, [r3, #0]
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d000      	beq.n	800fca6 <_UG_DecodeUTF8+0x14a>
 800fca4:	e77b      	b.n	800fb9e <_UG_DecodeUTF8+0x42>
 800fca6:	e000      	b.n	800fcaa <_UG_DecodeUTF8+0x14e>
        break;
 800fca8:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return encoding;
 800fcaa:	230c      	movs	r3, #12
 800fcac:	18fb      	adds	r3, r7, r3
 800fcae:	881b      	ldrh	r3, [r3, #0]
}
 800fcb0:	0018      	movs	r0, r3
 800fcb2:	46bd      	mov	sp, r7
 800fcb4:	b004      	add	sp, #16
 800fcb6:	bd80      	pop	{r7, pc}

0800fcb8 <_UG_GetCharData>:
#endif

/*
 *  Load char bitmap address into p, return the font width
 */
UG_S16 _UG_GetCharData(UG_CHAR encoding,  const UG_U8 **p){
 800fcb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fcba:	b087      	sub	sp, #28
 800fcbc:	af00      	add	r7, sp, #0
 800fcbe:	0002      	movs	r2, r0
 800fcc0:	6039      	str	r1, [r7, #0]
 800fcc2:	1dbb      	adds	r3, r7, #6
 800fcc4:	801a      	strh	r2, [r3, #0]
  static UG_CHAR last_encoding;
  static UG_S16 last_width;
  static const UG_U8 * last_p;
  static UG_FONT * last_font;
  const UG_U8 * offset = gui->currentFont.offsets;
 800fcc6:	4b8c      	ldr	r3, [pc, #560]	@ (800fef8 <_UG_GetCharData+0x240>)
 800fcc8:	681b      	ldr	r3, [r3, #0]
 800fcca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fccc:	617b      	str	r3, [r7, #20]
  UG_U16 char_start=0, char_stop=0, skip=0;
 800fcce:	2310      	movs	r3, #16
 800fcd0:	18fb      	adds	r3, r7, r3
 800fcd2:	2200      	movs	r2, #0
 800fcd4:	801a      	strh	r2, [r3, #0]
 800fcd6:	230e      	movs	r3, #14
 800fcd8:	18fb      	adds	r3, r7, r3
 800fcda:	2200      	movs	r2, #0
 800fcdc:	801a      	strh	r2, [r3, #0]
 800fcde:	2312      	movs	r3, #18
 800fce0:	18fb      	adds	r3, r7, r3
 800fce2:	2200      	movs	r2, #0
 800fce4:	801a      	strh	r2, [r3, #0]

  if( gui->currentFont.font==last_font && encoding==last_encoding){       // If called with the same arguments, return cached data
 800fce6:	4b84      	ldr	r3, [pc, #528]	@ (800fef8 <_UG_GetCharData+0x240>)
 800fce8:	681b      	ldr	r3, [r3, #0]
 800fcea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fcec:	4b83      	ldr	r3, [pc, #524]	@ (800fefc <_UG_GetCharData+0x244>)
 800fcee:	681b      	ldr	r3, [r3, #0]
 800fcf0:	429a      	cmp	r2, r3
 800fcf2:	d110      	bne.n	800fd16 <_UG_GetCharData+0x5e>
 800fcf4:	4b82      	ldr	r3, [pc, #520]	@ (800ff00 <_UG_GetCharData+0x248>)
 800fcf6:	881b      	ldrh	r3, [r3, #0]
 800fcf8:	1dba      	adds	r2, r7, #6
 800fcfa:	8812      	ldrh	r2, [r2, #0]
 800fcfc:	429a      	cmp	r2, r3
 800fcfe:	d10a      	bne.n	800fd16 <_UG_GetCharData+0x5e>
    if(p) *p=last_p;                                                      // Load char bitmap address if available. Sometimes called with null p to get only the cached width.
 800fd00:	683b      	ldr	r3, [r7, #0]
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d003      	beq.n	800fd0e <_UG_GetCharData+0x56>
 800fd06:	4b7f      	ldr	r3, [pc, #508]	@ (800ff04 <_UG_GetCharData+0x24c>)
 800fd08:	681a      	ldr	r2, [r3, #0]
 800fd0a:	683b      	ldr	r3, [r7, #0]
 800fd0c:	601a      	str	r2, [r3, #0]
    return last_width;                                                    // Return width.
 800fd0e:	4b7e      	ldr	r3, [pc, #504]	@ (800ff08 <_UG_GetCharData+0x250>)
 800fd10:	2200      	movs	r2, #0
 800fd12:	5e9b      	ldrsh	r3, [r3, r2]
 800fd14:	e0eb      	b.n	800feee <_UG_GetCharData+0x236>
  }
  if( gui->currentFont.is_old_font){                                      // Compatibility with old fonts charset
 800fd16:	4b78      	ldr	r3, [pc, #480]	@ (800fef8 <_UG_GetCharData+0x240>)
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	222d      	movs	r2, #45	@ 0x2d
 800fd1c:	5c9b      	ldrb	r3, [r3, r2]
 800fd1e:	2b00      	cmp	r3, #0
 800fd20:	d035      	beq.n	800fd8e <_UG_GetCharData+0xd6>
    switch (encoding)
 800fd22:	1dbb      	adds	r3, r7, #6
 800fd24:	881b      	ldrh	r3, [r3, #0]
 800fd26:	2bfc      	cmp	r3, #252	@ 0xfc
 800fd28:	dc31      	bgt.n	800fd8e <_UG_GetCharData+0xd6>
 800fd2a:	2bd6      	cmp	r3, #214	@ 0xd6
 800fd2c:	da07      	bge.n	800fd3e <_UG_GetCharData+0x86>
 800fd2e:	2bc4      	cmp	r3, #196	@ 0xc4
 800fd30:	d021      	beq.n	800fd76 <_UG_GetCharData+0xbe>
 800fd32:	dc2c      	bgt.n	800fd8e <_UG_GetCharData+0xd6>
 800fd34:	2bb0      	cmp	r3, #176	@ 0xb0
 800fd36:	d026      	beq.n	800fd86 <_UG_GetCharData+0xce>
 800fd38:	2bb5      	cmp	r3, #181	@ 0xb5
 800fd3a:	d020      	beq.n	800fd7e <_UG_GetCharData+0xc6>
 800fd3c:	e027      	b.n	800fd8e <_UG_GetCharData+0xd6>
 800fd3e:	3bd6      	subs	r3, #214	@ 0xd6
 800fd40:	2b26      	cmp	r3, #38	@ 0x26
 800fd42:	d824      	bhi.n	800fd8e <_UG_GetCharData+0xd6>
 800fd44:	009a      	lsls	r2, r3, #2
 800fd46:	4b71      	ldr	r3, [pc, #452]	@ (800ff0c <_UG_GetCharData+0x254>)
 800fd48:	18d3      	adds	r3, r2, r3
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	469f      	mov	pc, r3
    {
       case 0xF6: encoding = 0x94; break; // ö
 800fd4e:	1dbb      	adds	r3, r7, #6
 800fd50:	2294      	movs	r2, #148	@ 0x94
 800fd52:	801a      	strh	r2, [r3, #0]
 800fd54:	e01b      	b.n	800fd8e <_UG_GetCharData+0xd6>
       case 0xD6: encoding = 0x99; break; // Ö
 800fd56:	1dbb      	adds	r3, r7, #6
 800fd58:	2299      	movs	r2, #153	@ 0x99
 800fd5a:	801a      	strh	r2, [r3, #0]
 800fd5c:	e017      	b.n	800fd8e <_UG_GetCharData+0xd6>
       case 0xFC: encoding = 0x81; break; // ü
 800fd5e:	1dbb      	adds	r3, r7, #6
 800fd60:	2281      	movs	r2, #129	@ 0x81
 800fd62:	801a      	strh	r2, [r3, #0]
 800fd64:	e013      	b.n	800fd8e <_UG_GetCharData+0xd6>
       case 0xDC: encoding = 0x9A; break; // Ü
 800fd66:	1dbb      	adds	r3, r7, #6
 800fd68:	229a      	movs	r2, #154	@ 0x9a
 800fd6a:	801a      	strh	r2, [r3, #0]
 800fd6c:	e00f      	b.n	800fd8e <_UG_GetCharData+0xd6>
       case 0xE4: encoding = 0x84; break; // ä
 800fd6e:	1dbb      	adds	r3, r7, #6
 800fd70:	2284      	movs	r2, #132	@ 0x84
 800fd72:	801a      	strh	r2, [r3, #0]
 800fd74:	e00b      	b.n	800fd8e <_UG_GetCharData+0xd6>
       case 0xC4: encoding = 0x8E; break; // Ä
 800fd76:	1dbb      	adds	r3, r7, #6
 800fd78:	228e      	movs	r2, #142	@ 0x8e
 800fd7a:	801a      	strh	r2, [r3, #0]
 800fd7c:	e007      	b.n	800fd8e <_UG_GetCharData+0xd6>
       case 0xB5: encoding = 0xE6; break; // µ
 800fd7e:	1dbb      	adds	r3, r7, #6
 800fd80:	22e6      	movs	r2, #230	@ 0xe6
 800fd82:	801a      	strh	r2, [r3, #0]
 800fd84:	e003      	b.n	800fd8e <_UG_GetCharData+0xd6>
       case 0xB0: encoding = 0xF8; break; // °
 800fd86:	1dbb      	adds	r3, r7, #6
 800fd88:	22f8      	movs	r2, #248	@ 0xf8
 800fd8a:	801a      	strh	r2, [r3, #0]
 800fd8c:	46c0      	nop			@ (mov r8, r8)
  }


  while(1)                                                                  // Seek through the offsets
  {
    UG_U8 offset_type = *offset++;                                          // Fist byte indicates offset type: single char, range start, offset end
 800fd8e:	697b      	ldr	r3, [r7, #20]
 800fd90:	1c5a      	adds	r2, r3, #1
 800fd92:	617a      	str	r2, [r7, #20]
 800fd94:	250d      	movs	r5, #13
 800fd96:	197a      	adds	r2, r7, r5
 800fd98:	781b      	ldrb	r3, [r3, #0]
 800fd9a:	7013      	strb	r3, [r2, #0]
    if(offset_type == 0xFF)
 800fd9c:	197b      	adds	r3, r7, r5
 800fd9e:	781b      	ldrb	r3, [r3, #0]
 800fda0:	2bff      	cmp	r3, #255	@ 0xff
 800fda2:	d100      	bne.n	800fda6 <_UG_GetCharData+0xee>
 800fda4:	e069      	b.n	800fe7a <_UG_GetCharData+0x1c2>
      break;                                                                // Offset table end
    char_start = ptr_8to16(offset);
 800fda6:	2610      	movs	r6, #16
 800fda8:	19bc      	adds	r4, r7, r6
 800fdaa:	697b      	ldr	r3, [r7, #20]
 800fdac:	0018      	movs	r0, r3
 800fdae:	f7ff fac3 	bl	800f338 <ptr_8to16>
 800fdb2:	0003      	movs	r3, r0
 800fdb4:	8023      	strh	r3, [r4, #0]
    offset+=2;
 800fdb6:	697b      	ldr	r3, [r7, #20]
 800fdb8:	3302      	adds	r3, #2
 800fdba:	617b      	str	r3, [r7, #20]
    if(offset_type == 0)                                                    // Single char offset
 800fdbc:	197b      	adds	r3, r7, r5
 800fdbe:	781b      	ldrb	r3, [r3, #0]
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	d115      	bne.n	800fdf0 <_UG_GetCharData+0x138>
    {
      if(encoding==char_start)
 800fdc4:	1dba      	adds	r2, r7, #6
 800fdc6:	19bb      	adds	r3, r7, r6
 800fdc8:	8812      	ldrh	r2, [r2, #0]
 800fdca:	881b      	ldrh	r3, [r3, #0]
 800fdcc:	429a      	cmp	r2, r3
 800fdce:	d056      	beq.n	800fe7e <_UG_GetCharData+0x1c6>
        break;                                                              // Matching the current offset char
      else if (encoding<char_start)
 800fdd0:	1dba      	adds	r2, r7, #6
 800fdd2:	19bb      	adds	r3, r7, r6
 800fdd4:	8812      	ldrh	r2, [r2, #0]
 800fdd6:	881b      	ldrh	r3, [r3, #0]
 800fdd8:	429a      	cmp	r2, r3
 800fdda:	d202      	bcs.n	800fde2 <_UG_GetCharData+0x12a>
        return -1;                                                          // If the encoding is lower than current range, the char is not in the font
 800fddc:	2301      	movs	r3, #1
 800fdde:	425b      	negs	r3, r3
 800fde0:	e085      	b.n	800feee <_UG_GetCharData+0x236>
      skip++;                                                               // Else, increase skip and keep searching
 800fde2:	2112      	movs	r1, #18
 800fde4:	187b      	adds	r3, r7, r1
 800fde6:	881a      	ldrh	r2, [r3, #0]
 800fde8:	187b      	adds	r3, r7, r1
 800fdea:	3201      	adds	r2, #1
 800fdec:	801a      	strh	r2, [r3, #0]
 800fdee:	e7ce      	b.n	800fd8e <_UG_GetCharData+0xd6>
    }
    else if(offset_type==1){
 800fdf0:	230d      	movs	r3, #13
 800fdf2:	18fb      	adds	r3, r7, r3
 800fdf4:	781b      	ldrb	r3, [r3, #0]
 800fdf6:	2b01      	cmp	r3, #1
 800fdf8:	d1c9      	bne.n	800fd8e <_UG_GetCharData+0xd6>
      char_stop =  ptr_8to16(offset);
 800fdfa:	250e      	movs	r5, #14
 800fdfc:	197c      	adds	r4, r7, r5
 800fdfe:	697b      	ldr	r3, [r7, #20]
 800fe00:	0018      	movs	r0, r3
 800fe02:	f7ff fa99 	bl	800f338 <ptr_8to16>
 800fe06:	0003      	movs	r3, r0
 800fe08:	8023      	strh	r3, [r4, #0]
      offset+=2;
 800fe0a:	697b      	ldr	r3, [r7, #20]
 800fe0c:	3302      	adds	r3, #2
 800fe0e:	617b      	str	r3, [r7, #20]
      if(encoding>=char_start && encoding<=char_stop)                       // If the encoding is between the range
 800fe10:	1dba      	adds	r2, r7, #6
 800fe12:	2110      	movs	r1, #16
 800fe14:	187b      	adds	r3, r7, r1
 800fe16:	8812      	ldrh	r2, [r2, #0]
 800fe18:	881b      	ldrh	r3, [r3, #0]
 800fe1a:	429a      	cmp	r2, r3
 800fe1c:	d312      	bcc.n	800fe44 <_UG_GetCharData+0x18c>
 800fe1e:	1dba      	adds	r2, r7, #6
 800fe20:	197b      	adds	r3, r7, r5
 800fe22:	8812      	ldrh	r2, [r2, #0]
 800fe24:	881b      	ldrh	r3, [r3, #0]
 800fe26:	429a      	cmp	r2, r3
 800fe28:	d80c      	bhi.n	800fe44 <_UG_GetCharData+0x18c>
      {
        skip += (encoding-char_start);                                      // Calculate the skip value
 800fe2a:	1dba      	adds	r2, r7, #6
 800fe2c:	187b      	adds	r3, r7, r1
 800fe2e:	8812      	ldrh	r2, [r2, #0]
 800fe30:	881b      	ldrh	r3, [r3, #0]
 800fe32:	1ad3      	subs	r3, r2, r3
 800fe34:	b299      	uxth	r1, r3
 800fe36:	2212      	movs	r2, #18
 800fe38:	18bb      	adds	r3, r7, r2
 800fe3a:	18ba      	adds	r2, r7, r2
 800fe3c:	8812      	ldrh	r2, [r2, #0]
 800fe3e:	188a      	adds	r2, r1, r2
 800fe40:	801a      	strh	r2, [r3, #0]
        break;
 800fe42:	e01d      	b.n	800fe80 <_UG_GetCharData+0x1c8>
      }
      else if(encoding<char_start)
 800fe44:	1dba      	adds	r2, r7, #6
 800fe46:	2310      	movs	r3, #16
 800fe48:	18fb      	adds	r3, r7, r3
 800fe4a:	8812      	ldrh	r2, [r2, #0]
 800fe4c:	881b      	ldrh	r3, [r3, #0]
 800fe4e:	429a      	cmp	r2, r3
 800fe50:	d202      	bcs.n	800fe58 <_UG_GetCharData+0x1a0>
        return -1;                                                          // If the encoding is lower than current range start, the char is not in the font
 800fe52:	2301      	movs	r3, #1
 800fe54:	425b      	negs	r3, r3
 800fe56:	e04a      	b.n	800feee <_UG_GetCharData+0x236>
      skip += (char_stop-char_start)+1;                                     // Encoding not found in the current range, increase skip size and clear range flasg
 800fe58:	230e      	movs	r3, #14
 800fe5a:	18fa      	adds	r2, r7, r3
 800fe5c:	2310      	movs	r3, #16
 800fe5e:	18fb      	adds	r3, r7, r3
 800fe60:	8812      	ldrh	r2, [r2, #0]
 800fe62:	881b      	ldrh	r3, [r3, #0]
 800fe64:	1ad3      	subs	r3, r2, r3
 800fe66:	b29a      	uxth	r2, r3
 800fe68:	2112      	movs	r1, #18
 800fe6a:	187b      	adds	r3, r7, r1
 800fe6c:	881b      	ldrh	r3, [r3, #0]
 800fe6e:	18d3      	adds	r3, r2, r3
 800fe70:	b29a      	uxth	r2, r3
 800fe72:	187b      	adds	r3, r7, r1
 800fe74:	3201      	adds	r2, #1
 800fe76:	801a      	strh	r2, [r3, #0]
  {
 800fe78:	e789      	b.n	800fd8e <_UG_GetCharData+0xd6>
      break;                                                                // Offset table end
 800fe7a:	46c0      	nop			@ (mov r8, r8)
 800fe7c:	e000      	b.n	800fe80 <_UG_GetCharData+0x1c8>
        break;                                                              // Matching the current offset char
 800fe7e:	46c0      	nop			@ (mov r8, r8)
    }
  }
  last_font =  gui->currentFont.font;                                       // Update cached data
 800fe80:	4b1d      	ldr	r3, [pc, #116]	@ (800fef8 <_UG_GetCharData+0x240>)
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fe86:	4b1d      	ldr	r3, [pc, #116]	@ (800fefc <_UG_GetCharData+0x244>)
 800fe88:	601a      	str	r2, [r3, #0]
  last_encoding = encoding;
 800fe8a:	4b1d      	ldr	r3, [pc, #116]	@ (800ff00 <_UG_GetCharData+0x248>)
 800fe8c:	1dba      	adds	r2, r7, #6
 800fe8e:	8812      	ldrh	r2, [r2, #0]
 800fe90:	801a      	strh	r2, [r3, #0]
  last_p = ( gui->currentFont.data+(skip*gui->currentFont.bytes_per_char));
 800fe92:	4b19      	ldr	r3, [pc, #100]	@ (800fef8 <_UG_GetCharData+0x240>)
 800fe94:	681b      	ldr	r3, [r3, #0]
 800fe96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fe98:	2012      	movs	r0, #18
 800fe9a:	183b      	adds	r3, r7, r0
 800fe9c:	8819      	ldrh	r1, [r3, #0]
 800fe9e:	4b16      	ldr	r3, [pc, #88]	@ (800fef8 <_UG_GetCharData+0x240>)
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800fea4:	434b      	muls	r3, r1
 800fea6:	18d2      	adds	r2, r2, r3
 800fea8:	4b16      	ldr	r3, [pc, #88]	@ (800ff04 <_UG_GetCharData+0x24c>)
 800feaa:	601a      	str	r2, [r3, #0]
  if( gui->currentFont.widths)                                              // If width table available
 800feac:	4b12      	ldr	r3, [pc, #72]	@ (800fef8 <_UG_GetCharData+0x240>)
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d00a      	beq.n	800fecc <_UG_GetCharData+0x214>
    last_width = *( gui->currentFont.widths+skip);                          // Use width from table
 800feb6:	4b10      	ldr	r3, [pc, #64]	@ (800fef8 <_UG_GetCharData+0x240>)
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800febc:	183b      	adds	r3, r7, r0
 800febe:	881b      	ldrh	r3, [r3, #0]
 800fec0:	18d3      	adds	r3, r2, r3
 800fec2:	781b      	ldrb	r3, [r3, #0]
 800fec4:	b21a      	sxth	r2, r3
 800fec6:	4b10      	ldr	r3, [pc, #64]	@ (800ff08 <_UG_GetCharData+0x250>)
 800fec8:	801a      	strh	r2, [r3, #0]
 800feca:	e006      	b.n	800feda <_UG_GetCharData+0x222>
  else
    last_width =  gui->currentFont.char_width;                              // Else use width from char width
 800fecc:	4b0a      	ldr	r3, [pc, #40]	@ (800fef8 <_UG_GetCharData+0x240>)
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	222e      	movs	r2, #46	@ 0x2e
 800fed2:	5c9b      	ldrb	r3, [r3, r2]
 800fed4:	b21a      	sxth	r2, r3
 800fed6:	4b0c      	ldr	r3, [pc, #48]	@ (800ff08 <_UG_GetCharData+0x250>)
 800fed8:	801a      	strh	r2, [r3, #0]
  if(p)
 800feda:	683b      	ldr	r3, [r7, #0]
 800fedc:	2b00      	cmp	r3, #0
 800fede:	d003      	beq.n	800fee8 <_UG_GetCharData+0x230>
    *p=last_p;                                                              // Load char bitmap address
 800fee0:	4b08      	ldr	r3, [pc, #32]	@ (800ff04 <_UG_GetCharData+0x24c>)
 800fee2:	681a      	ldr	r2, [r3, #0]
 800fee4:	683b      	ldr	r3, [r7, #0]
 800fee6:	601a      	str	r2, [r3, #0]
  return(last_width);                                                       // Return char width
 800fee8:	4b07      	ldr	r3, [pc, #28]	@ (800ff08 <_UG_GetCharData+0x250>)
 800feea:	2200      	movs	r2, #0
 800feec:	5e9b      	ldrsh	r3, [r3, r2]
}
 800feee:	0018      	movs	r0, r3
 800fef0:	46bd      	mov	sp, r7
 800fef2:	b007      	add	sp, #28
 800fef4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fef6:	46c0      	nop			@ (mov r8, r8)
 800fef8:	20000c44 	.word	0x20000c44
 800fefc:	20000c48 	.word	0x20000c48
 800ff00:	20000c4c 	.word	0x20000c4c
 800ff04:	20000c50 	.word	0x20000c50
 800ff08:	20000c54 	.word	0x20000c54
 800ff0c:	08019d4c 	.word	0x08019d4c

0800ff10 <_UG_FontSelect>:

/*
 * Updates the current font data
 */
void _UG_FontSelect( UG_FONT *font){
 800ff10:	b590      	push	{r4, r7, lr}
 800ff12:	b083      	sub	sp, #12
 800ff14:	af00      	add	r7, sp, #0
 800ff16:	6078      	str	r0, [r7, #4]
  if( gui->currentFont.font==font)
 800ff18:	4b3d      	ldr	r3, [pc, #244]	@ (8010010 <_UG_FontSelect+0x100>)
 800ff1a:	681b      	ldr	r3, [r3, #0]
 800ff1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ff1e:	687a      	ldr	r2, [r7, #4]
 800ff20:	429a      	cmp	r2, r3
 800ff22:	d070      	beq.n	8010006 <_UG_FontSelect+0xf6>
    return;

  gui->currentFont.font = font;                           // Save Font pointer
 800ff24:	4b3a      	ldr	r3, [pc, #232]	@ (8010010 <_UG_FontSelect+0x100>)
 800ff26:	681b      	ldr	r3, [r3, #0]
 800ff28:	687a      	ldr	r2, [r7, #4]
 800ff2a:	645a      	str	r2, [r3, #68]	@ 0x44
  gui->currentFont.char_width = *font++;                  // Byte    0: Char width
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	1c5a      	adds	r2, r3, #1
 800ff30:	607a      	str	r2, [r7, #4]
 800ff32:	4a37      	ldr	r2, [pc, #220]	@ (8010010 <_UG_FontSelect+0x100>)
 800ff34:	6812      	ldr	r2, [r2, #0]
 800ff36:	7819      	ldrb	r1, [r3, #0]
 800ff38:	232e      	movs	r3, #46	@ 0x2e
 800ff3a:	54d1      	strb	r1, [r2, r3]
  gui->currentFont.char_height = *font++;                 // Byte    1: Char height
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	1c5a      	adds	r2, r3, #1
 800ff40:	607a      	str	r2, [r7, #4]
 800ff42:	4a33      	ldr	r2, [pc, #204]	@ (8010010 <_UG_FontSelect+0x100>)
 800ff44:	6812      	ldr	r2, [r2, #0]
 800ff46:	7819      	ldrb	r1, [r3, #0]
 800ff48:	232f      	movs	r3, #47	@ 0x2f
 800ff4a:	54d1      	strb	r1, [r2, r3]
  gui->currentFont.number_of_chars = ptr_8to16(font);     // Bytes 2+3: Number of chars
 800ff4c:	4b30      	ldr	r3, [pc, #192]	@ (8010010 <_UG_FontSelect+0x100>)
 800ff4e:	681c      	ldr	r4, [r3, #0]
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	0018      	movs	r0, r3
 800ff54:	f7ff f9f0 	bl	800f338 <ptr_8to16>
 800ff58:	0003      	movs	r3, r0
 800ff5a:	8663      	strh	r3, [r4, #50]	@ 0x32
  font+=2;
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	3302      	adds	r3, #2
 800ff60:	607b      	str	r3, [r7, #4]
  gui->currentFont.offset_size = ptr_8to16(font);         // Bytes 4+5: Offset table size
 800ff62:	4b2b      	ldr	r3, [pc, #172]	@ (8010010 <_UG_FontSelect+0x100>)
 800ff64:	681c      	ldr	r4, [r3, #0]
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	0018      	movs	r0, r3
 800ff6a:	f7ff f9e5 	bl	800f338 <ptr_8to16>
 800ff6e:	0003      	movs	r3, r0
 800ff70:	86a3      	strh	r3, [r4, #52]	@ 0x34
  font+=2;
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	3302      	adds	r3, #2
 800ff76:	607b      	str	r3, [r7, #4]
  gui->currentFont.bytes_per_char = ptr_8to16(font);      // Bytes 6+7: Bytes per char
 800ff78:	4b25      	ldr	r3, [pc, #148]	@ (8010010 <_UG_FontSelect+0x100>)
 800ff7a:	681c      	ldr	r4, [r3, #0]
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	0018      	movs	r0, r3
 800ff80:	f7ff f9da 	bl	800f338 <ptr_8to16>
 800ff84:	0003      	movs	r3, r0
 800ff86:	8623      	strh	r3, [r4, #48]	@ 0x30
  font+=2;                                                // Byte 8: Flags
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	3302      	adds	r3, #2
 800ff8c:	607b      	str	r3, [r7, #4]
  gui->currentFont.font_type = *font & 0x3F;              // Bits 5-0: Font BPP
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	781a      	ldrb	r2, [r3, #0]
 800ff92:	4b1f      	ldr	r3, [pc, #124]	@ (8010010 <_UG_FontSelect+0x100>)
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	213f      	movs	r1, #63	@ 0x3f
 800ff98:	400a      	ands	r2, r1
 800ff9a:	b2d1      	uxtb	r1, r2
 800ff9c:	222c      	movs	r2, #44	@ 0x2c
 800ff9e:	5499      	strb	r1, [r3, r2]
  gui->currentFont.is_old_font = (*font & 0x80)&&1;       // Bit 7:  1=old font, 0=new font
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	781b      	ldrb	r3, [r3, #0]
 800ffa4:	b25b      	sxtb	r3, r3
 800ffa6:	b2db      	uxtb	r3, r3
 800ffa8:	09db      	lsrs	r3, r3, #7
 800ffaa:	b2da      	uxtb	r2, r3
 800ffac:	4b18      	ldr	r3, [pc, #96]	@ (8010010 <_UG_FontSelect+0x100>)
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	0011      	movs	r1, r2
 800ffb2:	222d      	movs	r2, #45	@ 0x2d
 800ffb4:	5499      	strb	r1, [r3, r2]
  if(*font++ & 0x40){                                     // Bit 6: 1=Width table present, 0=not present
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	1c5a      	adds	r2, r3, #1
 800ffba:	607a      	str	r2, [r7, #4]
 800ffbc:	781b      	ldrb	r3, [r3, #0]
 800ffbe:	001a      	movs	r2, r3
 800ffc0:	2340      	movs	r3, #64	@ 0x40
 800ffc2:	4013      	ands	r3, r2
 800ffc4:	d00b      	beq.n	800ffde <_UG_FontSelect+0xce>
    gui->currentFont.widths = font;                       // Save pointer to width table
 800ffc6:	4b12      	ldr	r3, [pc, #72]	@ (8010010 <_UG_FontSelect+0x100>)
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	687a      	ldr	r2, [r7, #4]
 800ffcc:	639a      	str	r2, [r3, #56]	@ 0x38
    font+= gui->currentFont.number_of_chars;              // Increase number of chars
 800ffce:	4b10      	ldr	r3, [pc, #64]	@ (8010010 <_UG_FontSelect+0x100>)
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ffd4:	001a      	movs	r2, r3
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	189b      	adds	r3, r3, r2
 800ffda:	607b      	str	r3, [r7, #4]
 800ffdc:	e003      	b.n	800ffe6 <_UG_FontSelect+0xd6>
  }
  else{
     gui->currentFont.widths = NULL;                      // No width table
 800ffde:	4b0c      	ldr	r3, [pc, #48]	@ (8010010 <_UG_FontSelect+0x100>)
 800ffe0:	681b      	ldr	r3, [r3, #0]
 800ffe2:	2200      	movs	r2, #0
 800ffe4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  gui->currentFont.offsets = font;                        // Save pointer to offset table
 800ffe6:	4b0a      	ldr	r3, [pc, #40]	@ (8010010 <_UG_FontSelect+0x100>)
 800ffe8:	681b      	ldr	r3, [r3, #0]
 800ffea:	687a      	ldr	r2, [r7, #4]
 800ffec:	63da      	str	r2, [r3, #60]	@ 0x3c
  font += gui->currentFont.offset_size;                   // Skip offset table
 800ffee:	4b08      	ldr	r3, [pc, #32]	@ (8010010 <_UG_FontSelect+0x100>)
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800fff4:	001a      	movs	r2, r3
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	189b      	adds	r3, r3, r2
 800fffa:	607b      	str	r3, [r7, #4]
  gui->currentFont.data = font;                           // Save pointer to bitmap data
 800fffc:	4b04      	ldr	r3, [pc, #16]	@ (8010010 <_UG_FontSelect+0x100>)
 800fffe:	681b      	ldr	r3, [r3, #0]
 8010000:	687a      	ldr	r2, [r7, #4]
 8010002:	641a      	str	r2, [r3, #64]	@ 0x40
 8010004:	e000      	b.n	8010008 <_UG_FontSelect+0xf8>
    return;
 8010006:	46c0      	nop			@ (mov r8, r8)
}
 8010008:	46bd      	mov	sp, r7
 801000a:	b003      	add	sp, #12
 801000c:	bd90      	pop	{r4, r7, pc}
 801000e:	46c0      	nop			@ (mov r8, r8)
 8010010:	20000c44 	.word	0x20000c44

08010014 <_UG_PutChar>:

UG_S16 _UG_PutChar( UG_CHAR chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc)
{
 8010014:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010016:	46c6      	mov	lr, r8
 8010018:	b500      	push	{lr}
 801001a:	b08c      	sub	sp, #48	@ 0x30
 801001c:	af00      	add	r7, sp, #0
 801001e:	0005      	movs	r5, r0
 8010020:	000c      	movs	r4, r1
 8010022:	0010      	movs	r0, r2
 8010024:	0019      	movs	r1, r3
 8010026:	1dbb      	adds	r3, r7, #6
 8010028:	1c2a      	adds	r2, r5, #0
 801002a:	801a      	strh	r2, [r3, #0]
 801002c:	1d3b      	adds	r3, r7, #4
 801002e:	1c22      	adds	r2, r4, #0
 8010030:	801a      	strh	r2, [r3, #0]
 8010032:	1cbb      	adds	r3, r7, #2
 8010034:	1c02      	adds	r2, r0, #0
 8010036:	801a      	strh	r2, [r3, #0]
 8010038:	003b      	movs	r3, r7
 801003a:	1c0a      	adds	r2, r1, #0
 801003c:	801a      	strh	r2, [r3, #0]
   UG_U16 x0=0,y0=0,i,j,k,bn,fpixels=0,bpixels=0;
 801003e:	232e      	movs	r3, #46	@ 0x2e
 8010040:	18fb      	adds	r3, r7, r3
 8010042:	2200      	movs	r2, #0
 8010044:	801a      	strh	r2, [r3, #0]
 8010046:	232c      	movs	r3, #44	@ 0x2c
 8010048:	18fb      	adds	r3, r7, r3
 801004a:	2200      	movs	r2, #0
 801004c:	801a      	strh	r2, [r3, #0]
 801004e:	2322      	movs	r3, #34	@ 0x22
 8010050:	18fb      	adds	r3, r7, r3
 8010052:	2200      	movs	r2, #0
 8010054:	801a      	strh	r2, [r3, #0]
 8010056:	2320      	movs	r3, #32
 8010058:	18fb      	adds	r3, r7, r3
 801005a:	2200      	movs	r2, #0
 801005c:	801a      	strh	r2, [r3, #0]
   UG_S16 c;
   UG_U8 b,trans=gui->transparent_font,driver=(gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED);
 801005e:	4bd3      	ldr	r3, [pc, #844]	@ (80103ac <_UG_PutChar+0x398>)
 8010060:	681a      	ldr	r2, [r3, #0]
 8010062:	2317      	movs	r3, #23
 8010064:	18fb      	adds	r3, r7, r3
 8010066:	2148      	movs	r1, #72	@ 0x48
 8010068:	5c52      	ldrb	r2, [r2, r1]
 801006a:	701a      	strb	r2, [r3, #0]
 801006c:	4bcf      	ldr	r3, [pc, #828]	@ (80103ac <_UG_PutChar+0x398>)
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	2268      	movs	r2, #104	@ 0x68
 8010072:	5c9a      	ldrb	r2, [r3, r2]
 8010074:	2316      	movs	r3, #22
 8010076:	18fb      	adds	r3, r7, r3
 8010078:	2102      	movs	r1, #2
 801007a:	400a      	ands	r2, r1
 801007c:	701a      	strb	r2, [r3, #0]
   const UG_U8 * data;                              // Pointer to current char bitmap
   UG_COLOR color;
   void(*push_pixels)(UG_SIZE, UG_COLOR) = NULL;
 801007e:	2300      	movs	r3, #0
 8010080:	61bb      	str	r3, [r7, #24]

   UG_S16 actual_char_width = _UG_GetCharData(chr, &data);
 8010082:	2514      	movs	r5, #20
 8010084:	197c      	adds	r4, r7, r5
 8010086:	2308      	movs	r3, #8
 8010088:	18fa      	adds	r2, r7, r3
 801008a:	1dbb      	adds	r3, r7, #6
 801008c:	881b      	ldrh	r3, [r3, #0]
 801008e:	0011      	movs	r1, r2
 8010090:	0018      	movs	r0, r3
 8010092:	f7ff fe11 	bl	800fcb8 <_UG_GetCharData>
 8010096:	0003      	movs	r3, r0
 8010098:	8023      	strh	r3, [r4, #0]
   if(actual_char_width==-1)
 801009a:	197b      	adds	r3, r7, r5
 801009c:	2200      	movs	r2, #0
 801009e:	5e9b      	ldrsh	r3, [r3, r2]
 80100a0:	3301      	adds	r3, #1
 80100a2:	d102      	bne.n	80100aa <_UG_PutChar+0x96>
        return -1;                                     // Char not presnt in the font
 80100a4:	2301      	movs	r3, #1
 80100a6:	425b      	negs	r3, r3
 80100a8:	e34d      	b.n	8010746 <_UG_PutChar+0x732>

   bn =  gui->currentFont.char_width;
 80100aa:	4bc0      	ldr	r3, [pc, #768]	@ (80103ac <_UG_PutChar+0x398>)
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	222e      	movs	r2, #46	@ 0x2e
 80100b0:	5c9a      	ldrb	r2, [r3, r2]
 80100b2:	2124      	movs	r1, #36	@ 0x24
 80100b4:	187b      	adds	r3, r7, r1
 80100b6:	801a      	strh	r2, [r3, #0]
   if ( !bn ){
 80100b8:	187b      	adds	r3, r7, r1
 80100ba:	881b      	ldrh	r3, [r3, #0]
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d101      	bne.n	80100c4 <_UG_PutChar+0xb0>
     return 0;
 80100c0:	2300      	movs	r3, #0
 80100c2:	e340      	b.n	8010746 <_UG_PutChar+0x732>
   }
   bn >>= 3;
 80100c4:	2124      	movs	r1, #36	@ 0x24
 80100c6:	187b      	adds	r3, r7, r1
 80100c8:	187a      	adds	r2, r7, r1
 80100ca:	8812      	ldrh	r2, [r2, #0]
 80100cc:	08d2      	lsrs	r2, r2, #3
 80100ce:	801a      	strh	r2, [r3, #0]
   if (  gui->currentFont.char_width % 8 ) bn++;
 80100d0:	4bb6      	ldr	r3, [pc, #728]	@ (80103ac <_UG_PutChar+0x398>)
 80100d2:	681b      	ldr	r3, [r3, #0]
 80100d4:	222e      	movs	r2, #46	@ 0x2e
 80100d6:	5c9b      	ldrb	r3, [r3, r2]
 80100d8:	2207      	movs	r2, #7
 80100da:	4013      	ands	r3, r2
 80100dc:	b2db      	uxtb	r3, r3
 80100de:	2b00      	cmp	r3, #0
 80100e0:	d004      	beq.n	80100ec <_UG_PutChar+0xd8>
 80100e2:	187b      	adds	r3, r7, r1
 80100e4:	881a      	ldrh	r2, [r3, #0]
 80100e6:	187b      	adds	r3, r7, r1
 80100e8:	3201      	adds	r2, #1
 80100ea:	801a      	strh	r2, [r3, #0]

   /* Is hardware acceleration available? */
   if (driver)
 80100ec:	2316      	movs	r3, #22
 80100ee:	18fb      	adds	r3, r7, r3
 80100f0:	781b      	ldrb	r3, [r3, #0]
 80100f2:	2b00      	cmp	r3, #0
 80100f4:	d023      	beq.n	801013e <_UG_PutChar+0x12a>
   {
     push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+ gui->currentFont.char_height-1);
 80100f6:	4bad      	ldr	r3, [pc, #692]	@ (80103ac <_UG_PutChar+0x398>)
 80100f8:	681b      	ldr	r3, [r3, #0]
 80100fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80100fc:	001d      	movs	r5, r3
 80100fe:	1d3b      	adds	r3, r7, #4
 8010100:	881a      	ldrh	r2, [r3, #0]
 8010102:	2314      	movs	r3, #20
 8010104:	18fb      	adds	r3, r7, r3
 8010106:	881b      	ldrh	r3, [r3, #0]
 8010108:	18d3      	adds	r3, r2, r3
 801010a:	b29b      	uxth	r3, r3
 801010c:	3b01      	subs	r3, #1
 801010e:	b29b      	uxth	r3, r3
 8010110:	b21a      	sxth	r2, r3
 8010112:	4ba6      	ldr	r3, [pc, #664]	@ (80103ac <_UG_PutChar+0x398>)
 8010114:	681b      	ldr	r3, [r3, #0]
 8010116:	212f      	movs	r1, #47	@ 0x2f
 8010118:	5c5b      	ldrb	r3, [r3, r1]
 801011a:	0019      	movs	r1, r3
 801011c:	1cbb      	adds	r3, r7, #2
 801011e:	881b      	ldrh	r3, [r3, #0]
 8010120:	18cb      	adds	r3, r1, r3
 8010122:	b29b      	uxth	r3, r3
 8010124:	3b01      	subs	r3, #1
 8010126:	b29b      	uxth	r3, r3
 8010128:	b21c      	sxth	r4, r3
 801012a:	1cbb      	adds	r3, r7, #2
 801012c:	2100      	movs	r1, #0
 801012e:	5e59      	ldrsh	r1, [r3, r1]
 8010130:	1d3b      	adds	r3, r7, #4
 8010132:	2000      	movs	r0, #0
 8010134:	5e18      	ldrsh	r0, [r3, r0]
 8010136:	0023      	movs	r3, r4
 8010138:	47a8      	blx	r5
 801013a:	0003      	movs	r3, r0
 801013c:	61bb      	str	r3, [r7, #24]
   }

   if ( gui->currentFont.font_type == FONT_TYPE_1BPP)
 801013e:	4b9b      	ldr	r3, [pc, #620]	@ (80103ac <_UG_PutChar+0x398>)
 8010140:	681b      	ldr	r3, [r3, #0]
 8010142:	222c      	movs	r2, #44	@ 0x2c
 8010144:	5c9b      	ldrb	r3, [r3, r2]
 8010146:	2b00      	cmp	r3, #0
 8010148:	d000      	beq.n	801014c <_UG_PutChar+0x138>
 801014a:	e256      	b.n	80105fa <_UG_PutChar+0x5e6>
   {
     for( j=0;j< gui->currentFont.char_height;j++ )
 801014c:	2328      	movs	r3, #40	@ 0x28
 801014e:	18fb      	adds	r3, r7, r3
 8010150:	2200      	movs	r2, #0
 8010152:	801a      	strh	r2, [r3, #0]
 8010154:	e184      	b.n	8010460 <_UG_PutChar+0x44c>
     {
       c=0;
 8010156:	231e      	movs	r3, #30
 8010158:	18fb      	adds	r3, r7, r3
 801015a:	2200      	movs	r2, #0
 801015c:	801a      	strh	r2, [r3, #0]
       for( i=0;i<bn;i++ )
 801015e:	232a      	movs	r3, #42	@ 0x2a
 8010160:	18fb      	adds	r3, r7, r3
 8010162:	2200      	movs	r2, #0
 8010164:	801a      	strh	r2, [r3, #0]
 8010166:	e16c      	b.n	8010442 <_UG_PutChar+0x42e>
       {
         b = *data++;
 8010168:	68bb      	ldr	r3, [r7, #8]
 801016a:	1c5a      	adds	r2, r3, #1
 801016c:	60ba      	str	r2, [r7, #8]
 801016e:	221d      	movs	r2, #29
 8010170:	18ba      	adds	r2, r7, r2
 8010172:	781b      	ldrb	r3, [r3, #0]
 8010174:	7013      	strb	r3, [r2, #0]
         for( k=0;(k<8) && c<actual_char_width; k++ )
 8010176:	2326      	movs	r3, #38	@ 0x26
 8010178:	18fb      	adds	r3, r7, r3
 801017a:	2200      	movs	r2, #0
 801017c:	801a      	strh	r2, [r3, #0]
 801017e:	e14a      	b.n	8010416 <_UG_PutChar+0x402>
         {
           if(b & 0x01 )                    // Foreground pixel detected
 8010180:	231d      	movs	r3, #29
 8010182:	18fb      	adds	r3, r7, r3
 8010184:	781b      	ldrb	r3, [r3, #0]
 8010186:	2201      	movs	r2, #1
 8010188:	4013      	ands	r3, r2
 801018a:	d055      	beq.n	8010238 <_UG_PutChar+0x224>
           {
             if(driver)
 801018c:	2316      	movs	r3, #22
 801018e:	18fb      	adds	r3, r7, r3
 8010190:	781b      	ldrb	r3, [r3, #0]
 8010192:	2b00      	cmp	r3, #0
 8010194:	d038      	beq.n	8010208 <_UG_PutChar+0x1f4>
             {                              // Accelerated output
               if(bpixels && !trans)        // Draw accumulated background pixels, only if transparent mode disabled
 8010196:	2220      	movs	r2, #32
 8010198:	18bb      	adds	r3, r7, r2
 801019a:	881b      	ldrh	r3, [r3, #0]
 801019c:	2b00      	cmp	r3, #0
 801019e:	d010      	beq.n	80101c2 <_UG_PutChar+0x1ae>
 80101a0:	2317      	movs	r3, #23
 80101a2:	18fb      	adds	r3, r7, r3
 80101a4:	781b      	ldrb	r3, [r3, #0]
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	d10b      	bne.n	80101c2 <_UG_PutChar+0x1ae>
               {
                 push_pixels(bpixels,bc);   // Drawing accumulated pixels removes a lot of overhead, drawing speed is at least 3x faster
 80101aa:	0014      	movs	r4, r2
 80101ac:	18bb      	adds	r3, r7, r2
 80101ae:	881a      	ldrh	r2, [r3, #0]
 80101b0:	2348      	movs	r3, #72	@ 0x48
 80101b2:	18fb      	adds	r3, r7, r3
 80101b4:	8819      	ldrh	r1, [r3, #0]
 80101b6:	69bb      	ldr	r3, [r7, #24]
 80101b8:	0010      	movs	r0, r2
 80101ba:	4798      	blx	r3
                 bpixels=0;
 80101bc:	193b      	adds	r3, r7, r4
 80101be:	2200      	movs	r2, #0
 80101c0:	801a      	strh	r2, [r3, #0]
               }
               if(!fpixels && trans)        // Store first foreground pixel position for transparent drawing
 80101c2:	2322      	movs	r3, #34	@ 0x22
 80101c4:	18fb      	adds	r3, r7, r3
 80101c6:	881b      	ldrh	r3, [r3, #0]
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	d116      	bne.n	80101fa <_UG_PutChar+0x1e6>
 80101cc:	2317      	movs	r3, #23
 80101ce:	18fb      	adds	r3, r7, r3
 80101d0:	781b      	ldrb	r3, [r3, #0]
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d011      	beq.n	80101fa <_UG_PutChar+0x1e6>
               {
                 x0=x+c;
 80101d6:	1d3b      	adds	r3, r7, #4
 80101d8:	8819      	ldrh	r1, [r3, #0]
 80101da:	231e      	movs	r3, #30
 80101dc:	18fb      	adds	r3, r7, r3
 80101de:	881a      	ldrh	r2, [r3, #0]
 80101e0:	232e      	movs	r3, #46	@ 0x2e
 80101e2:	18fb      	adds	r3, r7, r3
 80101e4:	188a      	adds	r2, r1, r2
 80101e6:	801a      	strh	r2, [r3, #0]
                 y0=y+j;
 80101e8:	1cbb      	adds	r3, r7, #2
 80101ea:	8819      	ldrh	r1, [r3, #0]
 80101ec:	232c      	movs	r3, #44	@ 0x2c
 80101ee:	18fb      	adds	r3, r7, r3
 80101f0:	2228      	movs	r2, #40	@ 0x28
 80101f2:	18ba      	adds	r2, r7, r2
 80101f4:	8812      	ldrh	r2, [r2, #0]
 80101f6:	188a      	adds	r2, r1, r2
 80101f8:	801a      	strh	r2, [r3, #0]
               }
               fpixels++;                   // Instead writing every pixel, count consecutive pixels, then send accumulated pixels in a single transaction
 80101fa:	2122      	movs	r1, #34	@ 0x22
 80101fc:	187b      	adds	r3, r7, r1
 80101fe:	881a      	ldrh	r2, [r3, #0]
 8010200:	187b      	adds	r3, r7, r1
 8010202:	3201      	adds	r2, #1
 8010204:	801a      	strh	r2, [r3, #0]
 8010206:	e0f1      	b.n	80103ec <_UG_PutChar+0x3d8>
             }
             else
             {                              // Not accelerated output
               gui->device->pset(x+c,y+j,fc);
 8010208:	4b68      	ldr	r3, [pc, #416]	@ (80103ac <_UG_PutChar+0x398>)
 801020a:	681b      	ldr	r3, [r3, #0]
 801020c:	681b      	ldr	r3, [r3, #0]
 801020e:	685b      	ldr	r3, [r3, #4]
 8010210:	1d3a      	adds	r2, r7, #4
 8010212:	8811      	ldrh	r1, [r2, #0]
 8010214:	221e      	movs	r2, #30
 8010216:	18ba      	adds	r2, r7, r2
 8010218:	8812      	ldrh	r2, [r2, #0]
 801021a:	188a      	adds	r2, r1, r2
 801021c:	b292      	uxth	r2, r2
 801021e:	b210      	sxth	r0, r2
 8010220:	1cba      	adds	r2, r7, #2
 8010222:	8811      	ldrh	r1, [r2, #0]
 8010224:	2228      	movs	r2, #40	@ 0x28
 8010226:	18ba      	adds	r2, r7, r2
 8010228:	8812      	ldrh	r2, [r2, #0]
 801022a:	188a      	adds	r2, r1, r2
 801022c:	b292      	uxth	r2, r2
 801022e:	b211      	sxth	r1, r2
 8010230:	003a      	movs	r2, r7
 8010232:	8812      	ldrh	r2, [r2, #0]
 8010234:	4798      	blx	r3
 8010236:	e0d9      	b.n	80103ec <_UG_PutChar+0x3d8>
             }
           }
           else                             // Background pixel detected
           {
             if(driver)
 8010238:	2316      	movs	r3, #22
 801023a:	18fb      	adds	r3, r7, r3
 801023c:	781b      	ldrb	r3, [r3, #0]
 801023e:	2b00      	cmp	r3, #0
 8010240:	d100      	bne.n	8010244 <_UG_PutChar+0x230>
 8010242:	e0b5      	b.n	80103b0 <_UG_PutChar+0x39c>
             {                              // Accelerated output
               if(fpixels)                  // Draw accumulated foreground pixels
 8010244:	2222      	movs	r2, #34	@ 0x22
 8010246:	18bb      	adds	r3, r7, r2
 8010248:	881b      	ldrh	r3, [r3, #0]
 801024a:	2b00      	cmp	r3, #0
 801024c:	d100      	bne.n	8010250 <_UG_PutChar+0x23c>
 801024e:	e0a5      	b.n	801039c <_UG_PutChar+0x388>
               {
                 if(!trans)                 // In transparent mode, we don't need to address pixel areas, so just keep pushing pixels
 8010250:	2317      	movs	r3, #23
 8010252:	18fb      	adds	r3, r7, r3
 8010254:	781b      	ldrb	r3, [r3, #0]
 8010256:	2b00      	cmp	r3, #0
 8010258:	d000      	beq.n	801025c <_UG_PutChar+0x248>
 801025a:	e099      	b.n	8010390 <_UG_PutChar+0x37c>
                 {
                   push_pixels(fpixels,fc);
 801025c:	0014      	movs	r4, r2
 801025e:	18bb      	adds	r3, r7, r2
 8010260:	881a      	ldrh	r2, [r3, #0]
 8010262:	003b      	movs	r3, r7
 8010264:	8819      	ldrh	r1, [r3, #0]
 8010266:	69bb      	ldr	r3, [r7, #24]
 8010268:	0010      	movs	r0, r2
 801026a:	4798      	blx	r3
                   fpixels=0;
 801026c:	193b      	adds	r3, r7, r4
 801026e:	2200      	movs	r2, #0
 8010270:	801a      	strh	r2, [r3, #0]
 8010272:	e093      	b.n	801039c <_UG_PutChar+0x388>
                 }
                 else{                                // In transparent mode, drawing needs to be broken in smaller parts, avoiding the background areas
                   while(fpixels)
                   {
                     UG_U16 width = (x+actual_char_width)-x0;         // Detect available pixels in the current row from current x position
 8010274:	1d3b      	adds	r3, r7, #4
 8010276:	881a      	ldrh	r2, [r3, #0]
 8010278:	2314      	movs	r3, #20
 801027a:	18fb      	adds	r3, r7, r3
 801027c:	881b      	ldrh	r3, [r3, #0]
 801027e:	18d3      	adds	r3, r2, r3
 8010280:	b299      	uxth	r1, r3
 8010282:	200e      	movs	r0, #14
 8010284:	183b      	adds	r3, r7, r0
 8010286:	242e      	movs	r4, #46	@ 0x2e
 8010288:	193a      	adds	r2, r7, r4
 801028a:	8812      	ldrh	r2, [r2, #0]
 801028c:	1a8a      	subs	r2, r1, r2
 801028e:	801a      	strh	r2, [r3, #0]
                     if(x0==x || fpixels<width)                       // If pixel draw count is lower than available pixels, or drawing at start of the row, drawn as-is
 8010290:	193b      	adds	r3, r7, r4
 8010292:	881a      	ldrh	r2, [r3, #0]
 8010294:	1d3b      	adds	r3, r7, #4
 8010296:	2100      	movs	r1, #0
 8010298:	5e5b      	ldrsh	r3, [r3, r1]
 801029a:	429a      	cmp	r2, r3
 801029c:	d006      	beq.n	80102ac <_UG_PutChar+0x298>
 801029e:	2322      	movs	r3, #34	@ 0x22
 80102a0:	18fa      	adds	r2, r7, r3
 80102a2:	183b      	adds	r3, r7, r0
 80102a4:	8812      	ldrh	r2, [r2, #0]
 80102a6:	881b      	ldrh	r3, [r3, #0]
 80102a8:	429a      	cmp	r2, r3
 80102aa:	d23a      	bcs.n	8010322 <_UG_PutChar+0x30e>
                     {
                       push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0+(fpixels/actual_char_width));
 80102ac:	4b3f      	ldr	r3, [pc, #252]	@ (80103ac <_UG_PutChar+0x398>)
 80102ae:	681b      	ldr	r3, [r3, #0]
 80102b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80102b2:	4698      	mov	r8, r3
 80102b4:	222e      	movs	r2, #46	@ 0x2e
 80102b6:	18bb      	adds	r3, r7, r2
 80102b8:	2400      	movs	r4, #0
 80102ba:	5f1c      	ldrsh	r4, [r3, r4]
 80102bc:	232c      	movs	r3, #44	@ 0x2c
 80102be:	18fb      	adds	r3, r7, r3
 80102c0:	2000      	movs	r0, #0
 80102c2:	5e1d      	ldrsh	r5, [r3, r0]
 80102c4:	18ba      	adds	r2, r7, r2
 80102c6:	200e      	movs	r0, #14
 80102c8:	183b      	adds	r3, r7, r0
 80102ca:	8812      	ldrh	r2, [r2, #0]
 80102cc:	881b      	ldrh	r3, [r3, #0]
 80102ce:	18d3      	adds	r3, r2, r3
 80102d0:	b29b      	uxth	r3, r3
 80102d2:	3b01      	subs	r3, #1
 80102d4:	b29b      	uxth	r3, r3
 80102d6:	b21e      	sxth	r6, r3
 80102d8:	2322      	movs	r3, #34	@ 0x22
 80102da:	18fb      	adds	r3, r7, r3
 80102dc:	881a      	ldrh	r2, [r3, #0]
 80102de:	2014      	movs	r0, #20
 80102e0:	183b      	adds	r3, r7, r0
 80102e2:	2000      	movs	r0, #0
 80102e4:	5e1b      	ldrsh	r3, [r3, r0]
 80102e6:	0019      	movs	r1, r3
 80102e8:	0010      	movs	r0, r2
 80102ea:	f7ef ffb3 	bl	8000254 <__divsi3>
 80102ee:	0003      	movs	r3, r0
 80102f0:	b29a      	uxth	r2, r3
 80102f2:	212c      	movs	r1, #44	@ 0x2c
 80102f4:	187b      	adds	r3, r7, r1
 80102f6:	881b      	ldrh	r3, [r3, #0]
 80102f8:	18d3      	adds	r3, r2, r3
 80102fa:	b29b      	uxth	r3, r3
 80102fc:	b21b      	sxth	r3, r3
 80102fe:	0032      	movs	r2, r6
 8010300:	0029      	movs	r1, r5
 8010302:	0020      	movs	r0, r4
 8010304:	47c0      	blx	r8
 8010306:	0003      	movs	r3, r0
 8010308:	61bb      	str	r3, [r7, #24]
                       push_pixels(fpixels,fc);
 801030a:	2422      	movs	r4, #34	@ 0x22
 801030c:	193b      	adds	r3, r7, r4
 801030e:	881a      	ldrh	r2, [r3, #0]
 8010310:	003b      	movs	r3, r7
 8010312:	8819      	ldrh	r1, [r3, #0]
 8010314:	69bb      	ldr	r3, [r7, #24]
 8010316:	0010      	movs	r0, r2
 8010318:	4798      	blx	r3
                       fpixels=0;
 801031a:	193b      	adds	r3, r7, r4
 801031c:	2200      	movs	r2, #0
 801031e:	801a      	strh	r2, [r3, #0]
 8010320:	e036      	b.n	8010390 <_UG_PutChar+0x37c>
                     }
                     else                                             // If  pixel draw count is higher than available pixels, there's at least second line, drawn this row first
                     {
                       push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0);
 8010322:	4b22      	ldr	r3, [pc, #136]	@ (80103ac <_UG_PutChar+0x398>)
 8010324:	681b      	ldr	r3, [r3, #0]
 8010326:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010328:	001c      	movs	r4, r3
 801032a:	262e      	movs	r6, #46	@ 0x2e
 801032c:	19bb      	adds	r3, r7, r6
 801032e:	2000      	movs	r0, #0
 8010330:	5e18      	ldrsh	r0, [r3, r0]
 8010332:	252c      	movs	r5, #44	@ 0x2c
 8010334:	197b      	adds	r3, r7, r5
 8010336:	2200      	movs	r2, #0
 8010338:	5e9a      	ldrsh	r2, [r3, r2]
 801033a:	4694      	mov	ip, r2
 801033c:	19ba      	adds	r2, r7, r6
 801033e:	230e      	movs	r3, #14
 8010340:	18fb      	adds	r3, r7, r3
 8010342:	8812      	ldrh	r2, [r2, #0]
 8010344:	881b      	ldrh	r3, [r3, #0]
 8010346:	18d3      	adds	r3, r2, r3
 8010348:	b29b      	uxth	r3, r3
 801034a:	3b01      	subs	r3, #1
 801034c:	b29b      	uxth	r3, r3
 801034e:	b21a      	sxth	r2, r3
 8010350:	197b      	adds	r3, r7, r5
 8010352:	2100      	movs	r1, #0
 8010354:	5e5b      	ldrsh	r3, [r3, r1]
 8010356:	4661      	mov	r1, ip
 8010358:	47a0      	blx	r4
 801035a:	0003      	movs	r3, r0
 801035c:	61bb      	str	r3, [r7, #24]
                       push_pixels(fpixels,fc);
 801035e:	2422      	movs	r4, #34	@ 0x22
 8010360:	193b      	adds	r3, r7, r4
 8010362:	881a      	ldrh	r2, [r3, #0]
 8010364:	003b      	movs	r3, r7
 8010366:	8819      	ldrh	r1, [r3, #0]
 8010368:	69bb      	ldr	r3, [r7, #24]
 801036a:	0010      	movs	r0, r2
 801036c:	4798      	blx	r3
                       fpixels -= width;
 801036e:	193b      	adds	r3, r7, r4
 8010370:	1939      	adds	r1, r7, r4
 8010372:	220e      	movs	r2, #14
 8010374:	18ba      	adds	r2, r7, r2
 8010376:	8809      	ldrh	r1, [r1, #0]
 8010378:	8812      	ldrh	r2, [r2, #0]
 801037a:	1a8a      	subs	r2, r1, r2
 801037c:	801a      	strh	r2, [r3, #0]
                       x0=x;
 801037e:	19bb      	adds	r3, r7, r6
 8010380:	1d3a      	adds	r2, r7, #4
 8010382:	8812      	ldrh	r2, [r2, #0]
 8010384:	801a      	strh	r2, [r3, #0]
                       y0++;
 8010386:	197b      	adds	r3, r7, r5
 8010388:	881a      	ldrh	r2, [r3, #0]
 801038a:	197b      	adds	r3, r7, r5
 801038c:	3201      	adds	r2, #1
 801038e:	801a      	strh	r2, [r3, #0]
                   while(fpixels)
 8010390:	2322      	movs	r3, #34	@ 0x22
 8010392:	18fb      	adds	r3, r7, r3
 8010394:	881b      	ldrh	r3, [r3, #0]
 8010396:	2b00      	cmp	r3, #0
 8010398:	d000      	beq.n	801039c <_UG_PutChar+0x388>
 801039a:	e76b      	b.n	8010274 <_UG_PutChar+0x260>
                     }
                   }
                 }
               }
               bpixels++;
 801039c:	2120      	movs	r1, #32
 801039e:	187b      	adds	r3, r7, r1
 80103a0:	881a      	ldrh	r2, [r3, #0]
 80103a2:	187b      	adds	r3, r7, r1
 80103a4:	3201      	adds	r2, #1
 80103a6:	801a      	strh	r2, [r3, #0]
 80103a8:	e020      	b.n	80103ec <_UG_PutChar+0x3d8>
 80103aa:	46c0      	nop			@ (mov r8, r8)
 80103ac:	20000c44 	.word	0x20000c44
             }
             else if(!trans)                           // Not accelerated output
 80103b0:	2317      	movs	r3, #23
 80103b2:	18fb      	adds	r3, r7, r3
 80103b4:	781b      	ldrb	r3, [r3, #0]
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	d118      	bne.n	80103ec <_UG_PutChar+0x3d8>
             {
               gui->device->pset(x+c,y+j,bc);
 80103ba:	4bbd      	ldr	r3, [pc, #756]	@ (80106b0 <_UG_PutChar+0x69c>)
 80103bc:	681b      	ldr	r3, [r3, #0]
 80103be:	681b      	ldr	r3, [r3, #0]
 80103c0:	685c      	ldr	r4, [r3, #4]
 80103c2:	1d3b      	adds	r3, r7, #4
 80103c4:	881a      	ldrh	r2, [r3, #0]
 80103c6:	231e      	movs	r3, #30
 80103c8:	18fb      	adds	r3, r7, r3
 80103ca:	881b      	ldrh	r3, [r3, #0]
 80103cc:	18d3      	adds	r3, r2, r3
 80103ce:	b29b      	uxth	r3, r3
 80103d0:	b218      	sxth	r0, r3
 80103d2:	1cbb      	adds	r3, r7, #2
 80103d4:	881a      	ldrh	r2, [r3, #0]
 80103d6:	2328      	movs	r3, #40	@ 0x28
 80103d8:	18fb      	adds	r3, r7, r3
 80103da:	881b      	ldrh	r3, [r3, #0]
 80103dc:	18d3      	adds	r3, r2, r3
 80103de:	b29b      	uxth	r3, r3
 80103e0:	b219      	sxth	r1, r3
 80103e2:	2348      	movs	r3, #72	@ 0x48
 80103e4:	18fb      	adds	r3, r7, r3
 80103e6:	881b      	ldrh	r3, [r3, #0]
 80103e8:	001a      	movs	r2, r3
 80103ea:	47a0      	blx	r4
             }
           }
           b >>= 1;
 80103ec:	221d      	movs	r2, #29
 80103ee:	18bb      	adds	r3, r7, r2
 80103f0:	18ba      	adds	r2, r7, r2
 80103f2:	7812      	ldrb	r2, [r2, #0]
 80103f4:	0852      	lsrs	r2, r2, #1
 80103f6:	701a      	strb	r2, [r3, #0]
           c++;
 80103f8:	211e      	movs	r1, #30
 80103fa:	187b      	adds	r3, r7, r1
 80103fc:	2200      	movs	r2, #0
 80103fe:	5e9b      	ldrsh	r3, [r3, r2]
 8010400:	b29b      	uxth	r3, r3
 8010402:	3301      	adds	r3, #1
 8010404:	b29a      	uxth	r2, r3
 8010406:	187b      	adds	r3, r7, r1
 8010408:	801a      	strh	r2, [r3, #0]
         for( k=0;(k<8) && c<actual_char_width; k++ )
 801040a:	2126      	movs	r1, #38	@ 0x26
 801040c:	187b      	adds	r3, r7, r1
 801040e:	881a      	ldrh	r2, [r3, #0]
 8010410:	187b      	adds	r3, r7, r1
 8010412:	3201      	adds	r2, #1
 8010414:	801a      	strh	r2, [r3, #0]
 8010416:	2326      	movs	r3, #38	@ 0x26
 8010418:	18fb      	adds	r3, r7, r3
 801041a:	881b      	ldrh	r3, [r3, #0]
 801041c:	2b07      	cmp	r3, #7
 801041e:	d80a      	bhi.n	8010436 <_UG_PutChar+0x422>
 8010420:	231e      	movs	r3, #30
 8010422:	18fa      	adds	r2, r7, r3
 8010424:	2314      	movs	r3, #20
 8010426:	18fb      	adds	r3, r7, r3
 8010428:	2100      	movs	r1, #0
 801042a:	5e52      	ldrsh	r2, [r2, r1]
 801042c:	2100      	movs	r1, #0
 801042e:	5e5b      	ldrsh	r3, [r3, r1]
 8010430:	429a      	cmp	r2, r3
 8010432:	da00      	bge.n	8010436 <_UG_PutChar+0x422>
 8010434:	e6a4      	b.n	8010180 <_UG_PutChar+0x16c>
       for( i=0;i<bn;i++ )
 8010436:	212a      	movs	r1, #42	@ 0x2a
 8010438:	187b      	adds	r3, r7, r1
 801043a:	881a      	ldrh	r2, [r3, #0]
 801043c:	187b      	adds	r3, r7, r1
 801043e:	3201      	adds	r2, #1
 8010440:	801a      	strh	r2, [r3, #0]
 8010442:	232a      	movs	r3, #42	@ 0x2a
 8010444:	18fa      	adds	r2, r7, r3
 8010446:	2324      	movs	r3, #36	@ 0x24
 8010448:	18fb      	adds	r3, r7, r3
 801044a:	8812      	ldrh	r2, [r2, #0]
 801044c:	881b      	ldrh	r3, [r3, #0]
 801044e:	429a      	cmp	r2, r3
 8010450:	d200      	bcs.n	8010454 <_UG_PutChar+0x440>
 8010452:	e689      	b.n	8010168 <_UG_PutChar+0x154>
     for( j=0;j< gui->currentFont.char_height;j++ )
 8010454:	2128      	movs	r1, #40	@ 0x28
 8010456:	187b      	adds	r3, r7, r1
 8010458:	881a      	ldrh	r2, [r3, #0]
 801045a:	187b      	adds	r3, r7, r1
 801045c:	3201      	adds	r2, #1
 801045e:	801a      	strh	r2, [r3, #0]
 8010460:	4b93      	ldr	r3, [pc, #588]	@ (80106b0 <_UG_PutChar+0x69c>)
 8010462:	681b      	ldr	r3, [r3, #0]
 8010464:	222f      	movs	r2, #47	@ 0x2f
 8010466:	5c9b      	ldrb	r3, [r3, r2]
 8010468:	001a      	movs	r2, r3
 801046a:	2328      	movs	r3, #40	@ 0x28
 801046c:	18fb      	adds	r3, r7, r3
 801046e:	881b      	ldrh	r3, [r3, #0]
 8010470:	4293      	cmp	r3, r2
 8010472:	d200      	bcs.n	8010476 <_UG_PutChar+0x462>
 8010474:	e66f      	b.n	8010156 <_UG_PutChar+0x142>
        }
       }
     }
     if(driver){                                            // After finishing, ensure there're no remaining pixels left, make another pass
 8010476:	2316      	movs	r3, #22
 8010478:	18fb      	adds	r3, r7, r3
 801047a:	781b      	ldrb	r3, [r3, #0]
 801047c:	2b00      	cmp	r3, #0
 801047e:	d100      	bne.n	8010482 <_UG_PutChar+0x46e>
 8010480:	e15d      	b.n	801073e <_UG_PutChar+0x72a>
       if(bpixels && !trans)
 8010482:	2220      	movs	r2, #32
 8010484:	18bb      	adds	r3, r7, r2
 8010486:	881b      	ldrh	r3, [r3, #0]
 8010488:	2b00      	cmp	r3, #0
 801048a:	d00d      	beq.n	80104a8 <_UG_PutChar+0x494>
 801048c:	2317      	movs	r3, #23
 801048e:	18fb      	adds	r3, r7, r3
 8010490:	781b      	ldrb	r3, [r3, #0]
 8010492:	2b00      	cmp	r3, #0
 8010494:	d108      	bne.n	80104a8 <_UG_PutChar+0x494>
       {
         push_pixels(bpixels,bc);
 8010496:	18bb      	adds	r3, r7, r2
 8010498:	881a      	ldrh	r2, [r3, #0]
 801049a:	2348      	movs	r3, #72	@ 0x48
 801049c:	18fb      	adds	r3, r7, r3
 801049e:	8819      	ldrh	r1, [r3, #0]
 80104a0:	69bb      	ldr	r3, [r7, #24]
 80104a2:	0010      	movs	r0, r2
 80104a4:	4798      	blx	r3
 80104a6:	e14a      	b.n	801073e <_UG_PutChar+0x72a>
       }
       else if(fpixels)
 80104a8:	2222      	movs	r2, #34	@ 0x22
 80104aa:	18bb      	adds	r3, r7, r2
 80104ac:	881b      	ldrh	r3, [r3, #0]
 80104ae:	2b00      	cmp	r3, #0
 80104b0:	d100      	bne.n	80104b4 <_UG_PutChar+0x4a0>
 80104b2:	e144      	b.n	801073e <_UG_PutChar+0x72a>
       {
         if(!trans)
 80104b4:	2317      	movs	r3, #23
 80104b6:	18fb      	adds	r3, r7, r3
 80104b8:	781b      	ldrb	r3, [r3, #0]
 80104ba:	2b00      	cmp	r3, #0
 80104bc:	d000      	beq.n	80104c0 <_UG_PutChar+0x4ac>
 80104be:	e095      	b.n	80105ec <_UG_PutChar+0x5d8>
         {
           push_pixels(fpixels,fc);
 80104c0:	18bb      	adds	r3, r7, r2
 80104c2:	881a      	ldrh	r2, [r3, #0]
 80104c4:	003b      	movs	r3, r7
 80104c6:	8819      	ldrh	r1, [r3, #0]
 80104c8:	69bb      	ldr	r3, [r7, #24]
 80104ca:	0010      	movs	r0, r2
 80104cc:	4798      	blx	r3
 80104ce:	e136      	b.n	801073e <_UG_PutChar+0x72a>
         }
         else
         {
           while(fpixels)
           {
             UG_U16 width = (x+actual_char_width)-x0;
 80104d0:	1d3b      	adds	r3, r7, #4
 80104d2:	881a      	ldrh	r2, [r3, #0]
 80104d4:	2314      	movs	r3, #20
 80104d6:	18fb      	adds	r3, r7, r3
 80104d8:	881b      	ldrh	r3, [r3, #0]
 80104da:	18d3      	adds	r3, r2, r3
 80104dc:	b299      	uxth	r1, r3
 80104de:	2010      	movs	r0, #16
 80104e0:	183b      	adds	r3, r7, r0
 80104e2:	242e      	movs	r4, #46	@ 0x2e
 80104e4:	193a      	adds	r2, r7, r4
 80104e6:	8812      	ldrh	r2, [r2, #0]
 80104e8:	1a8a      	subs	r2, r1, r2
 80104ea:	801a      	strh	r2, [r3, #0]
             if(x0==x || fpixels<width)
 80104ec:	193b      	adds	r3, r7, r4
 80104ee:	881a      	ldrh	r2, [r3, #0]
 80104f0:	1d3b      	adds	r3, r7, #4
 80104f2:	2100      	movs	r1, #0
 80104f4:	5e5b      	ldrsh	r3, [r3, r1]
 80104f6:	429a      	cmp	r2, r3
 80104f8:	d006      	beq.n	8010508 <_UG_PutChar+0x4f4>
 80104fa:	2322      	movs	r3, #34	@ 0x22
 80104fc:	18fa      	adds	r2, r7, r3
 80104fe:	183b      	adds	r3, r7, r0
 8010500:	8812      	ldrh	r2, [r2, #0]
 8010502:	881b      	ldrh	r3, [r3, #0]
 8010504:	429a      	cmp	r2, r3
 8010506:	d23a      	bcs.n	801057e <_UG_PutChar+0x56a>
             {
               push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0+(fpixels/actual_char_width));
 8010508:	4b69      	ldr	r3, [pc, #420]	@ (80106b0 <_UG_PutChar+0x69c>)
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801050e:	4698      	mov	r8, r3
 8010510:	222e      	movs	r2, #46	@ 0x2e
 8010512:	18bb      	adds	r3, r7, r2
 8010514:	2400      	movs	r4, #0
 8010516:	5f1c      	ldrsh	r4, [r3, r4]
 8010518:	232c      	movs	r3, #44	@ 0x2c
 801051a:	18fb      	adds	r3, r7, r3
 801051c:	2000      	movs	r0, #0
 801051e:	5e1d      	ldrsh	r5, [r3, r0]
 8010520:	18ba      	adds	r2, r7, r2
 8010522:	2010      	movs	r0, #16
 8010524:	183b      	adds	r3, r7, r0
 8010526:	8812      	ldrh	r2, [r2, #0]
 8010528:	881b      	ldrh	r3, [r3, #0]
 801052a:	18d3      	adds	r3, r2, r3
 801052c:	b29b      	uxth	r3, r3
 801052e:	3b01      	subs	r3, #1
 8010530:	b29b      	uxth	r3, r3
 8010532:	b21e      	sxth	r6, r3
 8010534:	2322      	movs	r3, #34	@ 0x22
 8010536:	18fb      	adds	r3, r7, r3
 8010538:	881a      	ldrh	r2, [r3, #0]
 801053a:	2014      	movs	r0, #20
 801053c:	183b      	adds	r3, r7, r0
 801053e:	2000      	movs	r0, #0
 8010540:	5e1b      	ldrsh	r3, [r3, r0]
 8010542:	0019      	movs	r1, r3
 8010544:	0010      	movs	r0, r2
 8010546:	f7ef fe85 	bl	8000254 <__divsi3>
 801054a:	0003      	movs	r3, r0
 801054c:	b29a      	uxth	r2, r3
 801054e:	212c      	movs	r1, #44	@ 0x2c
 8010550:	187b      	adds	r3, r7, r1
 8010552:	881b      	ldrh	r3, [r3, #0]
 8010554:	18d3      	adds	r3, r2, r3
 8010556:	b29b      	uxth	r3, r3
 8010558:	b21b      	sxth	r3, r3
 801055a:	0032      	movs	r2, r6
 801055c:	0029      	movs	r1, r5
 801055e:	0020      	movs	r0, r4
 8010560:	47c0      	blx	r8
 8010562:	0003      	movs	r3, r0
 8010564:	61bb      	str	r3, [r7, #24]
               push_pixels(fpixels,fc);
 8010566:	2422      	movs	r4, #34	@ 0x22
 8010568:	193b      	adds	r3, r7, r4
 801056a:	881a      	ldrh	r2, [r3, #0]
 801056c:	003b      	movs	r3, r7
 801056e:	8819      	ldrh	r1, [r3, #0]
 8010570:	69bb      	ldr	r3, [r7, #24]
 8010572:	0010      	movs	r0, r2
 8010574:	4798      	blx	r3
               fpixels=0;
 8010576:	193b      	adds	r3, r7, r4
 8010578:	2200      	movs	r2, #0
 801057a:	801a      	strh	r2, [r3, #0]
 801057c:	e036      	b.n	80105ec <_UG_PutChar+0x5d8>
             }
             else
             {
               push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0);
 801057e:	4b4c      	ldr	r3, [pc, #304]	@ (80106b0 <_UG_PutChar+0x69c>)
 8010580:	681b      	ldr	r3, [r3, #0]
 8010582:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010584:	001c      	movs	r4, r3
 8010586:	262e      	movs	r6, #46	@ 0x2e
 8010588:	19bb      	adds	r3, r7, r6
 801058a:	2000      	movs	r0, #0
 801058c:	5e18      	ldrsh	r0, [r3, r0]
 801058e:	252c      	movs	r5, #44	@ 0x2c
 8010590:	197b      	adds	r3, r7, r5
 8010592:	2200      	movs	r2, #0
 8010594:	5e9a      	ldrsh	r2, [r3, r2]
 8010596:	4694      	mov	ip, r2
 8010598:	19ba      	adds	r2, r7, r6
 801059a:	2310      	movs	r3, #16
 801059c:	18fb      	adds	r3, r7, r3
 801059e:	8812      	ldrh	r2, [r2, #0]
 80105a0:	881b      	ldrh	r3, [r3, #0]
 80105a2:	18d3      	adds	r3, r2, r3
 80105a4:	b29b      	uxth	r3, r3
 80105a6:	3b01      	subs	r3, #1
 80105a8:	b29b      	uxth	r3, r3
 80105aa:	b21a      	sxth	r2, r3
 80105ac:	197b      	adds	r3, r7, r5
 80105ae:	2100      	movs	r1, #0
 80105b0:	5e5b      	ldrsh	r3, [r3, r1]
 80105b2:	4661      	mov	r1, ip
 80105b4:	47a0      	blx	r4
 80105b6:	0003      	movs	r3, r0
 80105b8:	61bb      	str	r3, [r7, #24]
               push_pixels(fpixels,fc);
 80105ba:	2422      	movs	r4, #34	@ 0x22
 80105bc:	193b      	adds	r3, r7, r4
 80105be:	881a      	ldrh	r2, [r3, #0]
 80105c0:	003b      	movs	r3, r7
 80105c2:	8819      	ldrh	r1, [r3, #0]
 80105c4:	69bb      	ldr	r3, [r7, #24]
 80105c6:	0010      	movs	r0, r2
 80105c8:	4798      	blx	r3
               fpixels -= width;
 80105ca:	193b      	adds	r3, r7, r4
 80105cc:	1939      	adds	r1, r7, r4
 80105ce:	2210      	movs	r2, #16
 80105d0:	18ba      	adds	r2, r7, r2
 80105d2:	8809      	ldrh	r1, [r1, #0]
 80105d4:	8812      	ldrh	r2, [r2, #0]
 80105d6:	1a8a      	subs	r2, r1, r2
 80105d8:	801a      	strh	r2, [r3, #0]
               x0=x;
 80105da:	19bb      	adds	r3, r7, r6
 80105dc:	1d3a      	adds	r2, r7, #4
 80105de:	8812      	ldrh	r2, [r2, #0]
 80105e0:	801a      	strh	r2, [r3, #0]
               y0++;
 80105e2:	197b      	adds	r3, r7, r5
 80105e4:	881a      	ldrh	r2, [r3, #0]
 80105e6:	197b      	adds	r3, r7, r5
 80105e8:	3201      	adds	r2, #1
 80105ea:	801a      	strh	r2, [r3, #0]
           while(fpixels)
 80105ec:	2322      	movs	r3, #34	@ 0x22
 80105ee:	18fb      	adds	r3, r7, r3
 80105f0:	881b      	ldrh	r3, [r3, #0]
 80105f2:	2b00      	cmp	r3, #0
 80105f4:	d000      	beq.n	80105f8 <_UG_PutChar+0x5e4>
 80105f6:	e76b      	b.n	80104d0 <_UG_PutChar+0x4bc>
 80105f8:	e0a1      	b.n	801073e <_UG_PutChar+0x72a>
         }
       }
     }
   }
   #if defined(UGUI_USE_COLOR_RGB888) || defined(UGUI_USE_COLOR_RGB565)
   else if ( gui->currentFont.font_type == FONT_TYPE_8BPP)
 80105fa:	4b2d      	ldr	r3, [pc, #180]	@ (80106b0 <_UG_PutChar+0x69c>)
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	222c      	movs	r2, #44	@ 0x2c
 8010600:	5c9b      	ldrb	r3, [r3, r2]
 8010602:	2b01      	cmp	r3, #1
 8010604:	d000      	beq.n	8010608 <_UG_PutChar+0x5f4>
 8010606:	e09a      	b.n	801073e <_UG_PutChar+0x72a>
   {
     for( j=0;j< gui->currentFont.char_height;j++ )
 8010608:	2328      	movs	r3, #40	@ 0x28
 801060a:	18fb      	adds	r3, r7, r3
 801060c:	2200      	movs	r2, #0
 801060e:	801a      	strh	r2, [r3, #0]
 8010610:	e08a      	b.n	8010728 <_UG_PutChar+0x714>
     {
       for( i=0;i<actual_char_width;i++ )
 8010612:	232a      	movs	r3, #42	@ 0x2a
 8010614:	18fb      	adds	r3, r7, r3
 8010616:	2200      	movs	r2, #0
 8010618:	801a      	strh	r2, [r3, #0]
 801061a:	e069      	b.n	80106f0 <_UG_PutChar+0x6dc>
       {
         b = *data++;
 801061c:	68bb      	ldr	r3, [r7, #8]
 801061e:	1c5a      	adds	r2, r3, #1
 8010620:	60ba      	str	r2, [r7, #8]
 8010622:	241d      	movs	r4, #29
 8010624:	193a      	adds	r2, r7, r4
 8010626:	781b      	ldrb	r3, [r3, #0]
 8010628:	7013      	strb	r3, [r2, #0]
         color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |            //Blue component
 801062a:	003b      	movs	r3, r7
 801062c:	881b      	ldrh	r3, [r3, #0]
 801062e:	22ff      	movs	r2, #255	@ 0xff
 8010630:	4013      	ands	r3, r2
 8010632:	193a      	adds	r2, r7, r4
 8010634:	7812      	ldrb	r2, [r2, #0]
 8010636:	435a      	muls	r2, r3
 8010638:	2548      	movs	r5, #72	@ 0x48
 801063a:	197b      	adds	r3, r7, r5
 801063c:	881b      	ldrh	r3, [r3, #0]
 801063e:	21ff      	movs	r1, #255	@ 0xff
 8010640:	400b      	ands	r3, r1
 8010642:	1939      	adds	r1, r7, r4
 8010644:	7809      	ldrb	r1, [r1, #0]
 8010646:	2080      	movs	r0, #128	@ 0x80
 8010648:	0040      	lsls	r0, r0, #1
 801064a:	1a41      	subs	r1, r0, r1
 801064c:	434b      	muls	r3, r1
 801064e:	18d3      	adds	r3, r2, r3
 8010650:	121b      	asrs	r3, r3, #8
 8010652:	b21b      	sxth	r3, r3
 8010654:	22ff      	movs	r2, #255	@ 0xff
 8010656:	4013      	ands	r3, r2
 8010658:	b21a      	sxth	r2, r3
                 ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     //Green component
 801065a:	003b      	movs	r3, r7
 801065c:	8819      	ldrh	r1, [r3, #0]
 801065e:	23ff      	movs	r3, #255	@ 0xff
 8010660:	021b      	lsls	r3, r3, #8
 8010662:	400b      	ands	r3, r1
 8010664:	1939      	adds	r1, r7, r4
 8010666:	7809      	ldrb	r1, [r1, #0]
 8010668:	4359      	muls	r1, r3
 801066a:	197b      	adds	r3, r7, r5
 801066c:	8818      	ldrh	r0, [r3, #0]
 801066e:	23ff      	movs	r3, #255	@ 0xff
 8010670:	021b      	lsls	r3, r3, #8
 8010672:	4003      	ands	r3, r0
 8010674:	1938      	adds	r0, r7, r4
 8010676:	7800      	ldrb	r0, [r0, #0]
 8010678:	2480      	movs	r4, #128	@ 0x80
 801067a:	0064      	lsls	r4, r4, #1
 801067c:	1a20      	subs	r0, r4, r0
 801067e:	4343      	muls	r3, r0
 8010680:	18cb      	adds	r3, r1, r3
 8010682:	121b      	asrs	r3, r3, #8
 8010684:	b21b      	sxth	r3, r3
 8010686:	21ff      	movs	r1, #255	@ 0xff
 8010688:	438b      	bics	r3, r1
 801068a:	b21b      	sxth	r3, r3
         color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |            //Blue component
 801068c:	4313      	orrs	r3, r2
 801068e:	b21a      	sxth	r2, r3
 8010690:	2112      	movs	r1, #18
 8010692:	187b      	adds	r3, r7, r1
 8010694:	801a      	strh	r2, [r3, #0]
                 ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); //Red component
         if(driver)
 8010696:	2316      	movs	r3, #22
 8010698:	18fb      	adds	r3, r7, r3
 801069a:	781b      	ldrb	r3, [r3, #0]
 801069c:	2b00      	cmp	r3, #0
 801069e:	d009      	beq.n	80106b4 <_UG_PutChar+0x6a0>
         {
           push_pixels(1,color);                                                          // Accelerated output
 80106a0:	187b      	adds	r3, r7, r1
 80106a2:	881a      	ldrh	r2, [r3, #0]
 80106a4:	69bb      	ldr	r3, [r7, #24]
 80106a6:	0011      	movs	r1, r2
 80106a8:	2001      	movs	r0, #1
 80106aa:	4798      	blx	r3
 80106ac:	e01a      	b.n	80106e4 <_UG_PutChar+0x6d0>
 80106ae:	46c0      	nop			@ (mov r8, r8)
 80106b0:	20000c44 	.word	0x20000c44
         }
         else
         {
           gui->device->pset(x+i,y+j,color);                                                // Not accelerated output
 80106b4:	4b27      	ldr	r3, [pc, #156]	@ (8010754 <_UG_PutChar+0x740>)
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	681b      	ldr	r3, [r3, #0]
 80106ba:	685b      	ldr	r3, [r3, #4]
 80106bc:	1d3a      	adds	r2, r7, #4
 80106be:	8811      	ldrh	r1, [r2, #0]
 80106c0:	222a      	movs	r2, #42	@ 0x2a
 80106c2:	18ba      	adds	r2, r7, r2
 80106c4:	8812      	ldrh	r2, [r2, #0]
 80106c6:	188a      	adds	r2, r1, r2
 80106c8:	b292      	uxth	r2, r2
 80106ca:	b210      	sxth	r0, r2
 80106cc:	1cba      	adds	r2, r7, #2
 80106ce:	8811      	ldrh	r1, [r2, #0]
 80106d0:	2228      	movs	r2, #40	@ 0x28
 80106d2:	18ba      	adds	r2, r7, r2
 80106d4:	8812      	ldrh	r2, [r2, #0]
 80106d6:	188a      	adds	r2, r1, r2
 80106d8:	b292      	uxth	r2, r2
 80106da:	b211      	sxth	r1, r2
 80106dc:	2212      	movs	r2, #18
 80106de:	18ba      	adds	r2, r7, r2
 80106e0:	8812      	ldrh	r2, [r2, #0]
 80106e2:	4798      	blx	r3
       for( i=0;i<actual_char_width;i++ )
 80106e4:	212a      	movs	r1, #42	@ 0x2a
 80106e6:	187b      	adds	r3, r7, r1
 80106e8:	881a      	ldrh	r2, [r3, #0]
 80106ea:	187b      	adds	r3, r7, r1
 80106ec:	3201      	adds	r2, #1
 80106ee:	801a      	strh	r2, [r3, #0]
 80106f0:	232a      	movs	r3, #42	@ 0x2a
 80106f2:	18fb      	adds	r3, r7, r3
 80106f4:	881a      	ldrh	r2, [r3, #0]
 80106f6:	2014      	movs	r0, #20
 80106f8:	183b      	adds	r3, r7, r0
 80106fa:	2100      	movs	r1, #0
 80106fc:	5e5b      	ldrsh	r3, [r3, r1]
 80106fe:	429a      	cmp	r2, r3
 8010700:	da00      	bge.n	8010704 <_UG_PutChar+0x6f0>
 8010702:	e78b      	b.n	801061c <_UG_PutChar+0x608>
         }
       }
       data +=  gui->currentFont.char_width - actual_char_width;
 8010704:	68ba      	ldr	r2, [r7, #8]
 8010706:	4b13      	ldr	r3, [pc, #76]	@ (8010754 <_UG_PutChar+0x740>)
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	212e      	movs	r1, #46	@ 0x2e
 801070c:	5c5b      	ldrb	r3, [r3, r1]
 801070e:	0019      	movs	r1, r3
 8010710:	183b      	adds	r3, r7, r0
 8010712:	2000      	movs	r0, #0
 8010714:	5e1b      	ldrsh	r3, [r3, r0]
 8010716:	1acb      	subs	r3, r1, r3
 8010718:	18d3      	adds	r3, r2, r3
 801071a:	60bb      	str	r3, [r7, #8]
     for( j=0;j< gui->currentFont.char_height;j++ )
 801071c:	2128      	movs	r1, #40	@ 0x28
 801071e:	187b      	adds	r3, r7, r1
 8010720:	881a      	ldrh	r2, [r3, #0]
 8010722:	187b      	adds	r3, r7, r1
 8010724:	3201      	adds	r2, #1
 8010726:	801a      	strh	r2, [r3, #0]
 8010728:	4b0a      	ldr	r3, [pc, #40]	@ (8010754 <_UG_PutChar+0x740>)
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	222f      	movs	r2, #47	@ 0x2f
 801072e:	5c9b      	ldrb	r3, [r3, r2]
 8010730:	001a      	movs	r2, r3
 8010732:	2328      	movs	r3, #40	@ 0x28
 8010734:	18fb      	adds	r3, r7, r3
 8010736:	881b      	ldrh	r3, [r3, #0]
 8010738:	4293      	cmp	r3, r2
 801073a:	d200      	bcs.n	801073e <_UG_PutChar+0x72a>
 801073c:	e769      	b.n	8010612 <_UG_PutChar+0x5fe>
     }
   }
   #endif
   return (actual_char_width);
 801073e:	2314      	movs	r3, #20
 8010740:	18fb      	adds	r3, r7, r3
 8010742:	2200      	movs	r2, #0
 8010744:	5e9b      	ldrsh	r3, [r3, r2]
}
 8010746:	0018      	movs	r0, r3
 8010748:	46bd      	mov	sp, r7
 801074a:	b00c      	add	sp, #48	@ 0x30
 801074c:	bc80      	pop	{r7}
 801074e:	46b8      	mov	r8, r7
 8010750:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010752:	46c0      	nop			@ (mov r8, r8)
 8010754:	20000c44 	.word	0x20000c44

08010758 <_UG_ProcessTouchData>:

#ifdef UGUI_USE_TOUCH
static void _UG_ProcessTouchData( UG_WINDOW* wnd )
{
 8010758:	b590      	push	{r4, r7, lr}
 801075a:	b089      	sub	sp, #36	@ 0x24
 801075c:	af00      	add	r7, sp, #0
 801075e:	6078      	str	r0, [r7, #4]
   UG_OBJECT* obj;
   UG_U8 objstate;
   UG_U8 objtouch;
   UG_U8 tchstate;

   xp = gui->touch.xp;
 8010760:	4b77      	ldr	r3, [pc, #476]	@ (8010940 <_UG_ProcessTouchData+0x1e8>)
 8010762:	681a      	ldr	r2, [r3, #0]
 8010764:	231a      	movs	r3, #26
 8010766:	18fb      	adds	r3, r7, r3
 8010768:	88d2      	ldrh	r2, [r2, #6]
 801076a:	801a      	strh	r2, [r3, #0]
   yp = gui->touch.yp;
 801076c:	4b74      	ldr	r3, [pc, #464]	@ (8010940 <_UG_ProcessTouchData+0x1e8>)
 801076e:	681a      	ldr	r2, [r3, #0]
 8010770:	2318      	movs	r3, #24
 8010772:	18fb      	adds	r3, r7, r3
 8010774:	8912      	ldrh	r2, [r2, #8]
 8010776:	801a      	strh	r2, [r3, #0]
   tchstate = gui->touch.state;
 8010778:	4b71      	ldr	r3, [pc, #452]	@ (8010940 <_UG_ProcessTouchData+0x1e8>)
 801077a:	681a      	ldr	r2, [r3, #0]
 801077c:	2317      	movs	r3, #23
 801077e:	18fb      	adds	r3, r7, r3
 8010780:	7912      	ldrb	r2, [r2, #4]
 8010782:	701a      	strb	r2, [r3, #0]

   objcnt = wnd->objcnt;
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	781a      	ldrb	r2, [r3, #0]
 8010788:	2314      	movs	r3, #20
 801078a:	18fb      	adds	r3, r7, r3
 801078c:	801a      	strh	r2, [r3, #0]
   for(i=0; i<objcnt; i++)
 801078e:	231e      	movs	r3, #30
 8010790:	18fb      	adds	r3, r7, r3
 8010792:	2200      	movs	r2, #0
 8010794:	801a      	strh	r2, [r3, #0]
 8010796:	e0c5      	b.n	8010924 <_UG_ProcessTouchData+0x1cc>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	685a      	ldr	r2, [r3, #4]
 801079c:	231e      	movs	r3, #30
 801079e:	18fb      	adds	r3, r7, r3
 80107a0:	881b      	ldrh	r3, [r3, #0]
 80107a2:	015b      	lsls	r3, r3, #5
 80107a4:	18d3      	adds	r3, r2, r3
 80107a6:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 80107a8:	200f      	movs	r0, #15
 80107aa:	183b      	adds	r3, r7, r0
 80107ac:	693a      	ldr	r2, [r7, #16]
 80107ae:	7812      	ldrb	r2, [r2, #0]
 80107b0:	701a      	strb	r2, [r3, #0]
      objtouch = obj->touch_state;
 80107b2:	211d      	movs	r1, #29
 80107b4:	187b      	adds	r3, r7, r1
 80107b6:	693a      	ldr	r2, [r7, #16]
 80107b8:	7852      	ldrb	r2, [r2, #1]
 80107ba:	701a      	strb	r2, [r3, #0]
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) && (objstate & OBJ_STATE_VISIBLE) && !(objstate & OBJ_STATE_REDRAW))
 80107bc:	183b      	adds	r3, r7, r0
 80107be:	781b      	ldrb	r3, [r3, #0]
 80107c0:	2201      	movs	r2, #1
 80107c2:	4013      	ands	r3, r2
 80107c4:	d000      	beq.n	80107c8 <_UG_ProcessTouchData+0x70>
 80107c6:	e0a2      	b.n	801090e <_UG_ProcessTouchData+0x1b6>
 80107c8:	183b      	adds	r3, r7, r0
 80107ca:	781b      	ldrb	r3, [r3, #0]
 80107cc:	2202      	movs	r2, #2
 80107ce:	4013      	ands	r3, r2
 80107d0:	d100      	bne.n	80107d4 <_UG_ProcessTouchData+0x7c>
 80107d2:	e09c      	b.n	801090e <_UG_ProcessTouchData+0x1b6>
 80107d4:	183b      	adds	r3, r7, r0
 80107d6:	781b      	ldrb	r3, [r3, #0]
 80107d8:	2208      	movs	r2, #8
 80107da:	4013      	ands	r3, r2
 80107dc:	d100      	bne.n	80107e0 <_UG_ProcessTouchData+0x88>
 80107de:	e096      	b.n	801090e <_UG_ProcessTouchData+0x1b6>
 80107e0:	183b      	adds	r3, r7, r0
 80107e2:	781b      	ldrb	r3, [r3, #0]
 80107e4:	2240      	movs	r2, #64	@ 0x40
 80107e6:	4013      	ands	r3, r2
 80107e8:	d000      	beq.n	80107ec <_UG_ProcessTouchData+0x94>
 80107ea:	e090      	b.n	801090e <_UG_ProcessTouchData+0x1b6>
      {
         /* Process touch data */
         if ( (tchstate) && xp != -1 )
 80107ec:	2317      	movs	r3, #23
 80107ee:	18fb      	adds	r3, r7, r3
 80107f0:	781b      	ldrb	r3, [r3, #0]
 80107f2:	2b00      	cmp	r3, #0
 80107f4:	d05f      	beq.n	80108b6 <_UG_ProcessTouchData+0x15e>
 80107f6:	231a      	movs	r3, #26
 80107f8:	18fb      	adds	r3, r7, r3
 80107fa:	2200      	movs	r2, #0
 80107fc:	5e9b      	ldrsh	r3, [r3, r2]
 80107fe:	3301      	adds	r3, #1
 8010800:	d059      	beq.n	80108b6 <_UG_ProcessTouchData+0x15e>
         {
            if ( !(objtouch & OBJ_TOUCH_STATE_IS_PRESSED) )
 8010802:	187b      	adds	r3, r7, r1
 8010804:	781b      	ldrb	r3, [r3, #0]
 8010806:	2240      	movs	r2, #64	@ 0x40
 8010808:	4013      	ands	r3, r2
 801080a:	d10c      	bne.n	8010826 <_UG_ProcessTouchData+0xce>
            {
               objtouch |= OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT | OBJ_TOUCH_STATE_CHANGED;
 801080c:	187b      	adds	r3, r7, r1
 801080e:	0008      	movs	r0, r1
 8010810:	187a      	adds	r2, r7, r1
 8010812:	7812      	ldrb	r2, [r2, #0]
 8010814:	2105      	movs	r1, #5
 8010816:	430a      	orrs	r2, r1
 8010818:	701a      	strb	r2, [r3, #0]
               objtouch &= ~(OBJ_TOUCH_STATE_RELEASED_ON_OBJECT | OBJ_TOUCH_STATE_RELEASED_OUTSIDE_OBJECT);
 801081a:	183b      	adds	r3, r7, r0
 801081c:	183a      	adds	r2, r7, r0
 801081e:	7812      	ldrb	r2, [r2, #0]
 8010820:	2118      	movs	r1, #24
 8010822:	438a      	bics	r2, r1
 8010824:	701a      	strb	r2, [r3, #0]
            }
            objtouch &= ~OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT;
 8010826:	201d      	movs	r0, #29
 8010828:	183b      	adds	r3, r7, r0
 801082a:	183a      	adds	r2, r7, r0
 801082c:	7812      	ldrb	r2, [r2, #0]
 801082e:	2120      	movs	r1, #32
 8010830:	438a      	bics	r2, r1
 8010832:	701a      	strb	r2, [r3, #0]
            if ( xp >= obj->a_abs.xs )
 8010834:	693b      	ldr	r3, [r7, #16]
 8010836:	2208      	movs	r2, #8
 8010838:	5e9b      	ldrsh	r3, [r3, r2]
 801083a:	211a      	movs	r1, #26
 801083c:	187a      	adds	r2, r7, r1
 801083e:	2400      	movs	r4, #0
 8010840:	5f12      	ldrsh	r2, [r2, r4]
 8010842:	429a      	cmp	r2, r3
 8010844:	db2f      	blt.n	80108a6 <_UG_ProcessTouchData+0x14e>
            {
               if ( xp <= obj->a_abs.xe )
 8010846:	693b      	ldr	r3, [r7, #16]
 8010848:	220c      	movs	r2, #12
 801084a:	5e9b      	ldrsh	r3, [r3, r2]
 801084c:	187a      	adds	r2, r7, r1
 801084e:	2100      	movs	r1, #0
 8010850:	5e52      	ldrsh	r2, [r2, r1]
 8010852:	429a      	cmp	r2, r3
 8010854:	dc27      	bgt.n	80108a6 <_UG_ProcessTouchData+0x14e>
               {
                  if ( yp >= obj->a_abs.ys )
 8010856:	693b      	ldr	r3, [r7, #16]
 8010858:	220a      	movs	r2, #10
 801085a:	5e9b      	ldrsh	r3, [r3, r2]
 801085c:	2118      	movs	r1, #24
 801085e:	187a      	adds	r2, r7, r1
 8010860:	2400      	movs	r4, #0
 8010862:	5f12      	ldrsh	r2, [r2, r4]
 8010864:	429a      	cmp	r2, r3
 8010866:	db1e      	blt.n	80108a6 <_UG_ProcessTouchData+0x14e>
                  {
                     if ( yp <= obj->a_abs.ye )
 8010868:	693b      	ldr	r3, [r7, #16]
 801086a:	220e      	movs	r2, #14
 801086c:	5e9b      	ldrsh	r3, [r3, r2]
 801086e:	187a      	adds	r2, r7, r1
 8010870:	2100      	movs	r1, #0
 8010872:	5e52      	ldrsh	r2, [r2, r1]
 8010874:	429a      	cmp	r2, r3
 8010876:	dc16      	bgt.n	80108a6 <_UG_ProcessTouchData+0x14e>
                     {
                        objtouch |= OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT;
 8010878:	183b      	adds	r3, r7, r0
 801087a:	183a      	adds	r2, r7, r0
 801087c:	7812      	ldrb	r2, [r2, #0]
 801087e:	2120      	movs	r1, #32
 8010880:	430a      	orrs	r2, r1
 8010882:	701a      	strb	r2, [r3, #0]
                        if ( !(objtouch & OBJ_TOUCH_STATE_IS_PRESSED) )
 8010884:	183b      	adds	r3, r7, r0
 8010886:	781b      	ldrb	r3, [r3, #0]
 8010888:	2240      	movs	r2, #64	@ 0x40
 801088a:	4013      	ands	r3, r2
 801088c:	d10b      	bne.n	80108a6 <_UG_ProcessTouchData+0x14e>
                        {
                           objtouch &= ~OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT;
 801088e:	183b      	adds	r3, r7, r0
 8010890:	183a      	adds	r2, r7, r0
 8010892:	7812      	ldrb	r2, [r2, #0]
 8010894:	2104      	movs	r1, #4
 8010896:	438a      	bics	r2, r1
 8010898:	701a      	strb	r2, [r3, #0]
                           objtouch |= OBJ_TOUCH_STATE_PRESSED_ON_OBJECT;
 801089a:	183b      	adds	r3, r7, r0
 801089c:	183a      	adds	r2, r7, r0
 801089e:	7812      	ldrb	r2, [r2, #0]
 80108a0:	2102      	movs	r1, #2
 80108a2:	430a      	orrs	r2, r1
 80108a4:	701a      	strb	r2, [r3, #0]
                        }
                     }
                  }
               }
            }
            objtouch |= OBJ_TOUCH_STATE_IS_PRESSED;
 80108a6:	221d      	movs	r2, #29
 80108a8:	18bb      	adds	r3, r7, r2
 80108aa:	18ba      	adds	r2, r7, r2
 80108ac:	7812      	ldrb	r2, [r2, #0]
 80108ae:	2140      	movs	r1, #64	@ 0x40
 80108b0:	430a      	orrs	r2, r1
 80108b2:	701a      	strb	r2, [r3, #0]
 80108b4:	e02b      	b.n	801090e <_UG_ProcessTouchData+0x1b6>
         }
         else if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED )
 80108b6:	211d      	movs	r1, #29
 80108b8:	187b      	adds	r3, r7, r1
 80108ba:	781b      	ldrb	r3, [r3, #0]
 80108bc:	2240      	movs	r2, #64	@ 0x40
 80108be:	4013      	ands	r3, r2
 80108c0:	d025      	beq.n	801090e <_UG_ProcessTouchData+0x1b6>
         {
            if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT )
 80108c2:	187b      	adds	r3, r7, r1
 80108c4:	781b      	ldrb	r3, [r3, #0]
 80108c6:	2220      	movs	r2, #32
 80108c8:	4013      	ands	r3, r2
 80108ca:	d006      	beq.n	80108da <_UG_ProcessTouchData+0x182>
            {
               objtouch |= OBJ_TOUCH_STATE_RELEASED_ON_OBJECT;
 80108cc:	187b      	adds	r3, r7, r1
 80108ce:	187a      	adds	r2, r7, r1
 80108d0:	7812      	ldrb	r2, [r2, #0]
 80108d2:	2108      	movs	r1, #8
 80108d4:	430a      	orrs	r2, r1
 80108d6:	701a      	strb	r2, [r3, #0]
 80108d8:	e006      	b.n	80108e8 <_UG_ProcessTouchData+0x190>
            }
            else
            {
               objtouch |= OBJ_TOUCH_STATE_RELEASED_OUTSIDE_OBJECT;
 80108da:	221d      	movs	r2, #29
 80108dc:	18bb      	adds	r3, r7, r2
 80108de:	18ba      	adds	r2, r7, r2
 80108e0:	7812      	ldrb	r2, [r2, #0]
 80108e2:	2110      	movs	r1, #16
 80108e4:	430a      	orrs	r2, r1
 80108e6:	701a      	strb	r2, [r3, #0]
            }
            if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED )
 80108e8:	211d      	movs	r1, #29
 80108ea:	187b      	adds	r3, r7, r1
 80108ec:	781b      	ldrb	r3, [r3, #0]
 80108ee:	2240      	movs	r2, #64	@ 0x40
 80108f0:	4013      	ands	r3, r2
 80108f2:	d005      	beq.n	8010900 <_UG_ProcessTouchData+0x1a8>
            {
               objtouch |= OBJ_TOUCH_STATE_CHANGED;
 80108f4:	187b      	adds	r3, r7, r1
 80108f6:	187a      	adds	r2, r7, r1
 80108f8:	7812      	ldrb	r2, [r2, #0]
 80108fa:	2101      	movs	r1, #1
 80108fc:	430a      	orrs	r2, r1
 80108fe:	701a      	strb	r2, [r3, #0]
            }
            objtouch &= ~(OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT | OBJ_TOUCH_STATE_PRESSED_ON_OBJECT | OBJ_TOUCH_STATE_IS_PRESSED);
 8010900:	221d      	movs	r2, #29
 8010902:	18bb      	adds	r3, r7, r2
 8010904:	18ba      	adds	r2, r7, r2
 8010906:	7812      	ldrb	r2, [r2, #0]
 8010908:	2146      	movs	r1, #70	@ 0x46
 801090a:	438a      	bics	r2, r1
 801090c:	701a      	strb	r2, [r3, #0]
         }
      }
      obj->touch_state = objtouch;
 801090e:	693b      	ldr	r3, [r7, #16]
 8010910:	221d      	movs	r2, #29
 8010912:	18ba      	adds	r2, r7, r2
 8010914:	7812      	ldrb	r2, [r2, #0]
 8010916:	705a      	strb	r2, [r3, #1]
   for(i=0; i<objcnt; i++)
 8010918:	211e      	movs	r1, #30
 801091a:	187b      	adds	r3, r7, r1
 801091c:	881a      	ldrh	r2, [r3, #0]
 801091e:	187b      	adds	r3, r7, r1
 8010920:	3201      	adds	r2, #1
 8010922:	801a      	strh	r2, [r3, #0]
 8010924:	231e      	movs	r3, #30
 8010926:	18fa      	adds	r2, r7, r3
 8010928:	2314      	movs	r3, #20
 801092a:	18fb      	adds	r3, r7, r3
 801092c:	8812      	ldrh	r2, [r2, #0]
 801092e:	881b      	ldrh	r3, [r3, #0]
 8010930:	429a      	cmp	r2, r3
 8010932:	d200      	bcs.n	8010936 <_UG_ProcessTouchData+0x1de>
 8010934:	e730      	b.n	8010798 <_UG_ProcessTouchData+0x40>
   }
}
 8010936:	46c0      	nop			@ (mov r8, r8)
 8010938:	46c0      	nop			@ (mov r8, r8)
 801093a:	46bd      	mov	sp, r7
 801093c:	b009      	add	sp, #36	@ 0x24
 801093e:	bd90      	pop	{r4, r7, pc}
 8010940:	20000c44 	.word	0x20000c44

08010944 <_UG_UpdateObjects>:
#endif

static void _UG_UpdateObjects( UG_WINDOW* wnd )
{
 8010944:	b580      	push	{r7, lr}
 8010946:	b086      	sub	sp, #24
 8010948:	af00      	add	r7, sp, #0
 801094a:	6078      	str	r0, [r7, #4]
   #ifdef UGUI_USE_TOUCH
   UG_U8 objtouch;
   #endif

   /* Check each object, if it needs to be updated? */
   objcnt = wnd->objcnt;
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	781a      	ldrb	r2, [r3, #0]
 8010950:	2314      	movs	r3, #20
 8010952:	18fb      	adds	r3, r7, r3
 8010954:	801a      	strh	r2, [r3, #0]
   for(i=0; i<objcnt; i++)
 8010956:	2316      	movs	r3, #22
 8010958:	18fb      	adds	r3, r7, r3
 801095a:	2200      	movs	r2, #0
 801095c:	801a      	strh	r2, [r3, #0]
 801095e:	e043      	b.n	80109e8 <_UG_UpdateObjects+0xa4>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	685a      	ldr	r2, [r3, #4]
 8010964:	2316      	movs	r3, #22
 8010966:	18fb      	adds	r3, r7, r3
 8010968:	881b      	ldrh	r3, [r3, #0]
 801096a:	015b      	lsls	r3, r3, #5
 801096c:	18d3      	adds	r3, r2, r3
 801096e:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 8010970:	210f      	movs	r1, #15
 8010972:	187b      	adds	r3, r7, r1
 8010974:	693a      	ldr	r2, [r7, #16]
 8010976:	7812      	ldrb	r2, [r2, #0]
 8010978:	701a      	strb	r2, [r3, #0]
      #ifdef UGUI_USE_TOUCH
      objtouch = obj->touch_state;
 801097a:	230e      	movs	r3, #14
 801097c:	18fb      	adds	r3, r7, r3
 801097e:	693a      	ldr	r2, [r7, #16]
 8010980:	7852      	ldrb	r2, [r2, #1]
 8010982:	701a      	strb	r2, [r3, #0]
      #endif
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) )
 8010984:	187b      	adds	r3, r7, r1
 8010986:	781b      	ldrb	r3, [r3, #0]
 8010988:	2201      	movs	r2, #1
 801098a:	4013      	ands	r3, r2
 801098c:	d126      	bne.n	80109dc <_UG_UpdateObjects+0x98>
 801098e:	187b      	adds	r3, r7, r1
 8010990:	781b      	ldrb	r3, [r3, #0]
 8010992:	2202      	movs	r2, #2
 8010994:	4013      	ands	r3, r2
 8010996:	d021      	beq.n	80109dc <_UG_UpdateObjects+0x98>
      {
         if ( objstate & OBJ_STATE_UPDATE )
 8010998:	187b      	adds	r3, r7, r1
 801099a:	781b      	ldrb	r3, [r3, #0]
 801099c:	2220      	movs	r2, #32
 801099e:	4013      	ands	r3, r2
 80109a0:	d005      	beq.n	80109ae <_UG_UpdateObjects+0x6a>
         {
            obj->update(wnd,obj);
 80109a2:	693b      	ldr	r3, [r7, #16]
 80109a4:	685b      	ldr	r3, [r3, #4]
 80109a6:	6939      	ldr	r1, [r7, #16]
 80109a8:	687a      	ldr	r2, [r7, #4]
 80109aa:	0010      	movs	r0, r2
 80109ac:	4798      	blx	r3
         }
         #ifdef UGUI_USE_TOUCH
         if ( (objstate & OBJ_STATE_VISIBLE) && (objstate & OBJ_STATE_TOUCH_ENABLE) )
 80109ae:	210f      	movs	r1, #15
 80109b0:	187b      	adds	r3, r7, r1
 80109b2:	781b      	ldrb	r3, [r3, #0]
 80109b4:	2208      	movs	r2, #8
 80109b6:	4013      	ands	r3, r2
 80109b8:	d010      	beq.n	80109dc <_UG_UpdateObjects+0x98>
 80109ba:	187b      	adds	r3, r7, r1
 80109bc:	781b      	ldrb	r3, [r3, #0]
 80109be:	b25b      	sxtb	r3, r3
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	da0b      	bge.n	80109dc <_UG_UpdateObjects+0x98>
         {
            if ( (objtouch & (OBJ_TOUCH_STATE_CHANGED | OBJ_TOUCH_STATE_IS_PRESSED)) )
 80109c4:	230e      	movs	r3, #14
 80109c6:	18fb      	adds	r3, r7, r3
 80109c8:	781b      	ldrb	r3, [r3, #0]
 80109ca:	2241      	movs	r2, #65	@ 0x41
 80109cc:	4013      	ands	r3, r2
 80109ce:	d005      	beq.n	80109dc <_UG_UpdateObjects+0x98>
            {
               obj->update(wnd,obj);
 80109d0:	693b      	ldr	r3, [r7, #16]
 80109d2:	685b      	ldr	r3, [r3, #4]
 80109d4:	6939      	ldr	r1, [r7, #16]
 80109d6:	687a      	ldr	r2, [r7, #4]
 80109d8:	0010      	movs	r0, r2
 80109da:	4798      	blx	r3
   for(i=0; i<objcnt; i++)
 80109dc:	2116      	movs	r1, #22
 80109de:	187b      	adds	r3, r7, r1
 80109e0:	881a      	ldrh	r2, [r3, #0]
 80109e2:	187b      	adds	r3, r7, r1
 80109e4:	3201      	adds	r2, #1
 80109e6:	801a      	strh	r2, [r3, #0]
 80109e8:	2316      	movs	r3, #22
 80109ea:	18fa      	adds	r2, r7, r3
 80109ec:	2314      	movs	r3, #20
 80109ee:	18fb      	adds	r3, r7, r3
 80109f0:	8812      	ldrh	r2, [r2, #0]
 80109f2:	881b      	ldrh	r3, [r3, #0]
 80109f4:	429a      	cmp	r2, r3
 80109f6:	d3b3      	bcc.n	8010960 <_UG_UpdateObjects+0x1c>
            }
         }
         #endif
      }
   }
}
 80109f8:	46c0      	nop			@ (mov r8, r8)
 80109fa:	46c0      	nop			@ (mov r8, r8)
 80109fc:	46bd      	mov	sp, r7
 80109fe:	b006      	add	sp, #24
 8010a00:	bd80      	pop	{r7, pc}
	...

08010a04 <_UG_HandleEvents>:

static void _UG_HandleEvents( UG_WINDOW* wnd )
{
 8010a04:	b580      	push	{r7, lr}
 8010a06:	b086      	sub	sp, #24
 8010a08:	af00      	add	r7, sp, #0
 8010a0a:	6078      	str	r0, [r7, #4]
   UG_U16 i,objcnt;
   UG_OBJECT* obj;
   UG_U8 objstate;
   static UG_MESSAGE msg;
   msg.src = NULL;
 8010a0c:	4b2a      	ldr	r3, [pc, #168]	@ (8010ab8 <_UG_HandleEvents+0xb4>)
 8010a0e:	2200      	movs	r2, #0
 8010a10:	605a      	str	r2, [r3, #4]

   /* Handle window-related events */
   //ToDo

   /* Handle object-related events */
   msg.type = MSG_TYPE_OBJECT;
 8010a12:	4b29      	ldr	r3, [pc, #164]	@ (8010ab8 <_UG_HandleEvents+0xb4>)
 8010a14:	2202      	movs	r2, #2
 8010a16:	701a      	strb	r2, [r3, #0]
   objcnt = wnd->objcnt;
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	781a      	ldrb	r2, [r3, #0]
 8010a1c:	2314      	movs	r3, #20
 8010a1e:	18fb      	adds	r3, r7, r3
 8010a20:	801a      	strh	r2, [r3, #0]
   for(i=0; i<objcnt; i++)
 8010a22:	2316      	movs	r3, #22
 8010a24:	18fb      	adds	r3, r7, r3
 8010a26:	2200      	movs	r2, #0
 8010a28:	801a      	strh	r2, [r3, #0]
 8010a2a:	e037      	b.n	8010a9c <_UG_HandleEvents+0x98>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	685a      	ldr	r2, [r3, #4]
 8010a30:	2316      	movs	r3, #22
 8010a32:	18fb      	adds	r3, r7, r3
 8010a34:	881b      	ldrh	r3, [r3, #0]
 8010a36:	015b      	lsls	r3, r3, #5
 8010a38:	18d3      	adds	r3, r2, r3
 8010a3a:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 8010a3c:	210f      	movs	r1, #15
 8010a3e:	187b      	adds	r3, r7, r1
 8010a40:	693a      	ldr	r2, [r7, #16]
 8010a42:	7812      	ldrb	r2, [r2, #0]
 8010a44:	701a      	strb	r2, [r3, #0]
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) )
 8010a46:	187b      	adds	r3, r7, r1
 8010a48:	781b      	ldrb	r3, [r3, #0]
 8010a4a:	2201      	movs	r2, #1
 8010a4c:	4013      	ands	r3, r2
 8010a4e:	d11f      	bne.n	8010a90 <_UG_HandleEvents+0x8c>
 8010a50:	187b      	adds	r3, r7, r1
 8010a52:	781b      	ldrb	r3, [r3, #0]
 8010a54:	2202      	movs	r2, #2
 8010a56:	4013      	ands	r3, r2
 8010a58:	d01a      	beq.n	8010a90 <_UG_HandleEvents+0x8c>
      {
         if ( obj->event != OBJ_EVENT_NONE )
 8010a5a:	693b      	ldr	r3, [r7, #16]
 8010a5c:	7e9b      	ldrb	r3, [r3, #26]
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	d016      	beq.n	8010a90 <_UG_HandleEvents+0x8c>
         {
            msg.src = obj;
 8010a62:	4b15      	ldr	r3, [pc, #84]	@ (8010ab8 <_UG_HandleEvents+0xb4>)
 8010a64:	693a      	ldr	r2, [r7, #16]
 8010a66:	605a      	str	r2, [r3, #4]
            msg.id = obj->type;
 8010a68:	693b      	ldr	r3, [r7, #16]
 8010a6a:	7e1a      	ldrb	r2, [r3, #24]
 8010a6c:	4b12      	ldr	r3, [pc, #72]	@ (8010ab8 <_UG_HandleEvents+0xb4>)
 8010a6e:	705a      	strb	r2, [r3, #1]
            msg.sub_id = obj->id;
 8010a70:	693b      	ldr	r3, [r7, #16]
 8010a72:	7e5a      	ldrb	r2, [r3, #25]
 8010a74:	4b10      	ldr	r3, [pc, #64]	@ (8010ab8 <_UG_HandleEvents+0xb4>)
 8010a76:	709a      	strb	r2, [r3, #2]
            msg.event = obj->event;
 8010a78:	693b      	ldr	r3, [r7, #16]
 8010a7a:	7e9a      	ldrb	r2, [r3, #26]
 8010a7c:	4b0e      	ldr	r3, [pc, #56]	@ (8010ab8 <_UG_HandleEvents+0xb4>)
 8010a7e:	70da      	strb	r2, [r3, #3]

            wnd->cb( &msg );
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010a84:	4a0c      	ldr	r2, [pc, #48]	@ (8010ab8 <_UG_HandleEvents+0xb4>)
 8010a86:	0010      	movs	r0, r2
 8010a88:	4798      	blx	r3

            obj->event = OBJ_EVENT_NONE;
 8010a8a:	693b      	ldr	r3, [r7, #16]
 8010a8c:	2200      	movs	r2, #0
 8010a8e:	769a      	strb	r2, [r3, #26]
   for(i=0; i<objcnt; i++)
 8010a90:	2116      	movs	r1, #22
 8010a92:	187b      	adds	r3, r7, r1
 8010a94:	881a      	ldrh	r2, [r3, #0]
 8010a96:	187b      	adds	r3, r7, r1
 8010a98:	3201      	adds	r2, #1
 8010a9a:	801a      	strh	r2, [r3, #0]
 8010a9c:	2316      	movs	r3, #22
 8010a9e:	18fa      	adds	r2, r7, r3
 8010aa0:	2314      	movs	r3, #20
 8010aa2:	18fb      	adds	r3, r7, r3
 8010aa4:	8812      	ldrh	r2, [r2, #0]
 8010aa6:	881b      	ldrh	r3, [r3, #0]
 8010aa8:	429a      	cmp	r2, r3
 8010aaa:	d3bf      	bcc.n	8010a2c <_UG_HandleEvents+0x28>
         }
      }
   }
}
 8010aac:	46c0      	nop			@ (mov r8, r8)
 8010aae:	46c0      	nop			@ (mov r8, r8)
 8010ab0:	46bd      	mov	sp, r7
 8010ab2:	b006      	add	sp, #24
 8010ab4:	bd80      	pop	{r7, pc}
 8010ab6:	46c0      	nop			@ (mov r8, r8)
 8010ab8:	20000c58 	.word	0x20000c58

08010abc <_UG_PutText>:
/* -------------------------------------------------------------------------------- */
/* -- INTERNAL API FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */

void _UG_PutText(UG_TEXT* txt)
{
 8010abc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010abe:	b08f      	sub	sp, #60	@ 0x3c
 8010ac0:	af02      	add	r7, sp, #8
 8010ac2:	6078      	str	r0, [r7, #4]
   if(!txt->font || !txt->str){
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	685b      	ldr	r3, [r3, #4]
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	d100      	bne.n	8010ace <_UG_PutText+0x12>
 8010acc:	e1b6      	b.n	8010e3c <_UG_PutText+0x380>
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	681b      	ldr	r3, [r3, #0]
 8010ad2:	2b00      	cmp	r3, #0
 8010ad4:	d100      	bne.n	8010ad8 <_UG_PutText+0x1c>
 8010ad6:	e1b1      	b.n	8010e3c <_UG_PutText+0x380>
     return;
   }

   UG_S16 ye=txt->a.ye;
 8010ad8:	2122      	movs	r1, #34	@ 0x22
 8010ada:	187b      	adds	r3, r7, r1
 8010adc:	687a      	ldr	r2, [r7, #4]
 8010ade:	89d2      	ldrh	r2, [r2, #14]
 8010ae0:	801a      	strh	r2, [r3, #0]
   UG_S16 ys=txt->a.ys;
 8010ae2:	2020      	movs	r0, #32
 8010ae4:	183b      	adds	r3, r7, r0
 8010ae6:	687a      	ldr	r2, [r7, #4]
 8010ae8:	8952      	ldrh	r2, [r2, #10]
 8010aea:	801a      	strh	r2, [r3, #0]
   UG_S16 char_height=UG_GetFontHeight(txt->font);
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	685b      	ldr	r3, [r3, #4]
 8010af0:	3302      	adds	r3, #2
 8010af2:	781a      	ldrb	r2, [r3, #0]
 8010af4:	241e      	movs	r4, #30
 8010af6:	193b      	adds	r3, r7, r4
 8010af8:	801a      	strh	r2, [r3, #0]

   if ( (ye - ys) < char_height ){
 8010afa:	187b      	adds	r3, r7, r1
 8010afc:	2200      	movs	r2, #0
 8010afe:	5e9a      	ldrsh	r2, [r3, r2]
 8010b00:	183b      	adds	r3, r7, r0
 8010b02:	2100      	movs	r1, #0
 8010b04:	5e5b      	ldrsh	r3, [r3, r1]
 8010b06:	1ad2      	subs	r2, r2, r3
 8010b08:	193b      	adds	r3, r7, r4
 8010b0a:	2100      	movs	r1, #0
 8010b0c:	5e5b      	ldrsh	r3, [r3, r1]
 8010b0e:	429a      	cmp	r2, r3
 8010b10:	da00      	bge.n	8010b14 <_UG_PutText+0x58>
 8010b12:	e195      	b.n	8010e40 <_UG_PutText+0x384>
     return;
   }

   UG_U16 sl,rc,wl;
   UG_S16 xp,yp;
   UG_S16 xs=txt->a.xs;
 8010b14:	231c      	movs	r3, #28
 8010b16:	18fb      	adds	r3, r7, r3
 8010b18:	687a      	ldr	r2, [r7, #4]
 8010b1a:	8912      	ldrh	r2, [r2, #8]
 8010b1c:	801a      	strh	r2, [r3, #0]
   UG_S16 xe=txt->a.xe;
 8010b1e:	231a      	movs	r3, #26
 8010b20:	18fb      	adds	r3, r7, r3
 8010b22:	687a      	ldr	r2, [r7, #4]
 8010b24:	8992      	ldrh	r2, [r2, #12]
 8010b26:	801a      	strh	r2, [r3, #0]
   UG_U8  align=txt->align;
 8010b28:	2319      	movs	r3, #25
 8010b2a:	18fb      	adds	r3, r7, r3
 8010b2c:	687a      	ldr	r2, [r7, #4]
 8010b2e:	7d12      	ldrb	r2, [r2, #20]
 8010b30:	701a      	strb	r2, [r3, #0]
   UG_S16 char_h_space=txt->h_space;
 8010b32:	2316      	movs	r3, #22
 8010b34:	18fb      	adds	r3, r7, r3
 8010b36:	687a      	ldr	r2, [r7, #4]
 8010b38:	8ad2      	ldrh	r2, [r2, #22]
 8010b3a:	801a      	strh	r2, [r3, #0]
   UG_S16 char_v_space=txt->v_space;
 8010b3c:	2314      	movs	r3, #20
 8010b3e:	18fb      	adds	r3, r7, r3
 8010b40:	687a      	ldr	r2, [r7, #4]
 8010b42:	8b12      	ldrh	r2, [r2, #24]
 8010b44:	801a      	strh	r2, [r3, #0]
   UG_S16 w;
   UG_CHAR chr;
   char* str = txt->str;
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	681b      	ldr	r3, [r3, #0]
 8010b4a:	60fb      	str	r3, [r7, #12]
   char* c = str;
 8010b4c:	68fb      	ldr	r3, [r7, #12]
 8010b4e:	60bb      	str	r3, [r7, #8]

   _UG_FontSelect(txt->font);
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	685b      	ldr	r3, [r3, #4]
 8010b54:	0018      	movs	r0, r3
 8010b56:	f7ff f9db 	bl	800ff10 <_UG_FontSelect>

   rc=1;
 8010b5a:	232c      	movs	r3, #44	@ 0x2c
 8010b5c:	18fb      	adds	r3, r7, r3
 8010b5e:	2201      	movs	r2, #1
 8010b60:	801a      	strh	r2, [r3, #0]
   c=str;
 8010b62:	68fb      	ldr	r3, [r7, #12]
 8010b64:	60bb      	str	r3, [r7, #8]

   while (1)
   {
     #ifdef UGUI_USE_UTF8
     if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8010b66:	4bbb      	ldr	r3, [pc, #748]	@ (8010e54 <_UG_PutText+0x398>)
 8010b68:	681b      	ldr	r3, [r3, #0]
 8010b6a:	222d      	movs	r2, #45	@ 0x2d
 8010b6c:	5c9b      	ldrb	r3, [r3, r2]
 8010b6e:	2b00      	cmp	r3, #0
 8010b70:	d109      	bne.n	8010b86 <_UG_PutText+0xca>
       chr = _UG_DecodeUTF8(&c);
 8010b72:	2324      	movs	r3, #36	@ 0x24
 8010b74:	18fc      	adds	r4, r7, r3
 8010b76:	2308      	movs	r3, #8
 8010b78:	18fb      	adds	r3, r7, r3
 8010b7a:	0018      	movs	r0, r3
 8010b7c:	f7fe ffee 	bl	800fb5c <_UG_DecodeUTF8>
 8010b80:	0003      	movs	r3, r0
 8010b82:	8023      	strh	r3, [r4, #0]
 8010b84:	e006      	b.n	8010b94 <_UG_PutText+0xd8>
     }
     else{
       chr = *c++;
 8010b86:	68bb      	ldr	r3, [r7, #8]
 8010b88:	1c5a      	adds	r2, r3, #1
 8010b8a:	60ba      	str	r2, [r7, #8]
 8010b8c:	781a      	ldrb	r2, [r3, #0]
 8010b8e:	2324      	movs	r3, #36	@ 0x24
 8010b90:	18fb      	adds	r3, r7, r3
 8010b92:	801a      	strh	r2, [r3, #0]
     }
     #else
     chr = *c++;
     #endif
     if(!chr) break;
 8010b94:	2224      	movs	r2, #36	@ 0x24
 8010b96:	18bb      	adds	r3, r7, r2
 8010b98:	881b      	ldrh	r3, [r3, #0]
 8010b9a:	2b00      	cmp	r3, #0
 8010b9c:	d00a      	beq.n	8010bb4 <_UG_PutText+0xf8>
     if ( chr == '\n' ) rc++;
 8010b9e:	18bb      	adds	r3, r7, r2
 8010ba0:	881b      	ldrh	r3, [r3, #0]
 8010ba2:	2b0a      	cmp	r3, #10
 8010ba4:	d1df      	bne.n	8010b66 <_UG_PutText+0xaa>
 8010ba6:	212c      	movs	r1, #44	@ 0x2c
 8010ba8:	187b      	adds	r3, r7, r1
 8010baa:	881a      	ldrh	r2, [r3, #0]
 8010bac:	187b      	adds	r3, r7, r1
 8010bae:	3201      	adds	r2, #1
 8010bb0:	801a      	strh	r2, [r3, #0]
     if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8010bb2:	e7d8      	b.n	8010b66 <_UG_PutText+0xaa>
     if(!chr) break;
 8010bb4:	46c0      	nop			@ (mov r8, r8)
   }

   yp = 0;
 8010bb6:	2126      	movs	r1, #38	@ 0x26
 8010bb8:	187b      	adds	r3, r7, r1
 8010bba:	2200      	movs	r2, #0
 8010bbc:	801a      	strh	r2, [r3, #0]
   if ( align & (ALIGN_V_CENTER | ALIGN_V_BOTTOM) )
 8010bbe:	2319      	movs	r3, #25
 8010bc0:	18fb      	adds	r3, r7, r3
 8010bc2:	781b      	ldrb	r3, [r3, #0]
 8010bc4:	2230      	movs	r2, #48	@ 0x30
 8010bc6:	4013      	ands	r3, r2
 8010bc8:	d02f      	beq.n	8010c2a <_UG_PutText+0x16e>
   {
      yp = ye - ys + 1;
 8010bca:	2322      	movs	r3, #34	@ 0x22
 8010bcc:	18fb      	adds	r3, r7, r3
 8010bce:	881a      	ldrh	r2, [r3, #0]
 8010bd0:	2320      	movs	r3, #32
 8010bd2:	18fb      	adds	r3, r7, r3
 8010bd4:	881b      	ldrh	r3, [r3, #0]
 8010bd6:	1ad3      	subs	r3, r2, r3
 8010bd8:	b29b      	uxth	r3, r3
 8010bda:	3301      	adds	r3, #1
 8010bdc:	b29a      	uxth	r2, r3
 8010bde:	0008      	movs	r0, r1
 8010be0:	183b      	adds	r3, r7, r0
 8010be2:	801a      	strh	r2, [r3, #0]
      yp -= char_height*rc;
 8010be4:	183b      	adds	r3, r7, r0
 8010be6:	881a      	ldrh	r2, [r3, #0]
 8010be8:	231e      	movs	r3, #30
 8010bea:	18fb      	adds	r3, r7, r3
 8010bec:	881b      	ldrh	r3, [r3, #0]
 8010bee:	242c      	movs	r4, #44	@ 0x2c
 8010bf0:	1939      	adds	r1, r7, r4
 8010bf2:	8809      	ldrh	r1, [r1, #0]
 8010bf4:	434b      	muls	r3, r1
 8010bf6:	b29b      	uxth	r3, r3
 8010bf8:	1ad3      	subs	r3, r2, r3
 8010bfa:	b29a      	uxth	r2, r3
 8010bfc:	183b      	adds	r3, r7, r0
 8010bfe:	801a      	strh	r2, [r3, #0]
      yp -= char_v_space*(rc-1);
 8010c00:	183b      	adds	r3, r7, r0
 8010c02:	881a      	ldrh	r2, [r3, #0]
 8010c04:	193b      	adds	r3, r7, r4
 8010c06:	881b      	ldrh	r3, [r3, #0]
 8010c08:	3b01      	subs	r3, #1
 8010c0a:	b29b      	uxth	r3, r3
 8010c0c:	2114      	movs	r1, #20
 8010c0e:	1879      	adds	r1, r7, r1
 8010c10:	8809      	ldrh	r1, [r1, #0]
 8010c12:	434b      	muls	r3, r1
 8010c14:	b29b      	uxth	r3, r3
 8010c16:	1ad3      	subs	r3, r2, r3
 8010c18:	b29a      	uxth	r2, r3
 8010c1a:	183b      	adds	r3, r7, r0
 8010c1c:	801a      	strh	r2, [r3, #0]
      if ( yp < 0 ){
 8010c1e:	183b      	adds	r3, r7, r0
 8010c20:	2200      	movs	r2, #0
 8010c22:	5e9b      	ldrsh	r3, [r3, r2]
 8010c24:	2b00      	cmp	r3, #0
 8010c26:	da00      	bge.n	8010c2a <_UG_PutText+0x16e>
 8010c28:	e10c      	b.n	8010e44 <_UG_PutText+0x388>
        return;
      }
   }
   if ( align & ALIGN_V_CENTER ) yp >>= 1;
 8010c2a:	2319      	movs	r3, #25
 8010c2c:	18fb      	adds	r3, r7, r3
 8010c2e:	781b      	ldrb	r3, [r3, #0]
 8010c30:	2210      	movs	r2, #16
 8010c32:	4013      	ands	r3, r2
 8010c34:	d006      	beq.n	8010c44 <_UG_PutText+0x188>
 8010c36:	2226      	movs	r2, #38	@ 0x26
 8010c38:	18bb      	adds	r3, r7, r2
 8010c3a:	18ba      	adds	r2, r7, r2
 8010c3c:	2100      	movs	r1, #0
 8010c3e:	5e52      	ldrsh	r2, [r2, r1]
 8010c40:	1052      	asrs	r2, r2, #1
 8010c42:	801a      	strh	r2, [r3, #0]
   yp += ys;
 8010c44:	2126      	movs	r1, #38	@ 0x26
 8010c46:	187b      	adds	r3, r7, r1
 8010c48:	881a      	ldrh	r2, [r3, #0]
 8010c4a:	2320      	movs	r3, #32
 8010c4c:	18fb      	adds	r3, r7, r3
 8010c4e:	881b      	ldrh	r3, [r3, #0]
 8010c50:	18d3      	adds	r3, r2, r3
 8010c52:	b29a      	uxth	r2, r3
 8010c54:	187b      	adds	r3, r7, r1
 8010c56:	801a      	strh	r2, [r3, #0]

   while( 1 )
   {
      sl=0;
 8010c58:	232e      	movs	r3, #46	@ 0x2e
 8010c5a:	18fb      	adds	r3, r7, r3
 8010c5c:	2200      	movs	r2, #0
 8010c5e:	801a      	strh	r2, [r3, #0]
      c=str;
 8010c60:	68fb      	ldr	r3, [r7, #12]
 8010c62:	60bb      	str	r3, [r7, #8]
      wl = 0;
 8010c64:	232a      	movs	r3, #42	@ 0x2a
 8010c66:	18fb      	adds	r3, r7, r3
 8010c68:	2200      	movs	r2, #0
 8010c6a:	801a      	strh	r2, [r3, #0]
      while(1)
      {
        #ifdef UGUI_USE_UTF8
        if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8010c6c:	4b79      	ldr	r3, [pc, #484]	@ (8010e54 <_UG_PutText+0x398>)
 8010c6e:	681b      	ldr	r3, [r3, #0]
 8010c70:	222d      	movs	r2, #45	@ 0x2d
 8010c72:	5c9b      	ldrb	r3, [r3, r2]
 8010c74:	2b00      	cmp	r3, #0
 8010c76:	d109      	bne.n	8010c8c <_UG_PutText+0x1d0>
          chr = _UG_DecodeUTF8(&c);
 8010c78:	2324      	movs	r3, #36	@ 0x24
 8010c7a:	18fc      	adds	r4, r7, r3
 8010c7c:	2308      	movs	r3, #8
 8010c7e:	18fb      	adds	r3, r7, r3
 8010c80:	0018      	movs	r0, r3
 8010c82:	f7fe ff6b 	bl	800fb5c <_UG_DecodeUTF8>
 8010c86:	0003      	movs	r3, r0
 8010c88:	8023      	strh	r3, [r4, #0]
 8010c8a:	e006      	b.n	8010c9a <_UG_PutText+0x1de>
        }
        else{
          chr = *c++;
 8010c8c:	68bb      	ldr	r3, [r7, #8]
 8010c8e:	1c5a      	adds	r2, r3, #1
 8010c90:	60ba      	str	r2, [r7, #8]
 8010c92:	781a      	ldrb	r2, [r3, #0]
 8010c94:	2324      	movs	r3, #36	@ 0x24
 8010c96:	18fb      	adds	r3, r7, r3
 8010c98:	801a      	strh	r2, [r3, #0]
        }
        #else
        chr = *c++;
        #endif
        if( chr == 0 || chr == '\n'){
 8010c9a:	2224      	movs	r2, #36	@ 0x24
 8010c9c:	18bb      	adds	r3, r7, r2
 8010c9e:	881b      	ldrh	r3, [r3, #0]
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	d029      	beq.n	8010cf8 <_UG_PutText+0x23c>
 8010ca4:	18bb      	adds	r3, r7, r2
 8010ca6:	881b      	ldrh	r3, [r3, #0]
 8010ca8:	2b0a      	cmp	r3, #10
 8010caa:	d025      	beq.n	8010cf8 <_UG_PutText+0x23c>
          break;
        }
         w = _UG_GetCharData(chr, NULL);
 8010cac:	2512      	movs	r5, #18
 8010cae:	197c      	adds	r4, r7, r5
 8010cb0:	18bb      	adds	r3, r7, r2
 8010cb2:	881b      	ldrh	r3, [r3, #0]
 8010cb4:	2100      	movs	r1, #0
 8010cb6:	0018      	movs	r0, r3
 8010cb8:	f7fe fffe 	bl	800fcb8 <_UG_GetCharData>
 8010cbc:	0003      	movs	r3, r0
 8010cbe:	8023      	strh	r3, [r4, #0]
         if (w == -1){continue;}
 8010cc0:	0029      	movs	r1, r5
 8010cc2:	187b      	adds	r3, r7, r1
 8010cc4:	2200      	movs	r2, #0
 8010cc6:	5e9b      	ldrsh	r3, [r3, r2]
 8010cc8:	3301      	adds	r3, #1
 8010cca:	d013      	beq.n	8010cf4 <_UG_PutText+0x238>
         sl++;
 8010ccc:	202e      	movs	r0, #46	@ 0x2e
 8010cce:	183b      	adds	r3, r7, r0
 8010cd0:	881a      	ldrh	r2, [r3, #0]
 8010cd2:	183b      	adds	r3, r7, r0
 8010cd4:	3201      	adds	r2, #1
 8010cd6:	801a      	strh	r2, [r3, #0]
         wl += w + char_h_space;
 8010cd8:	187b      	adds	r3, r7, r1
 8010cda:	881a      	ldrh	r2, [r3, #0]
 8010cdc:	2316      	movs	r3, #22
 8010cde:	18fb      	adds	r3, r7, r3
 8010ce0:	881b      	ldrh	r3, [r3, #0]
 8010ce2:	18d3      	adds	r3, r2, r3
 8010ce4:	b299      	uxth	r1, r3
 8010ce6:	222a      	movs	r2, #42	@ 0x2a
 8010ce8:	18bb      	adds	r3, r7, r2
 8010cea:	18ba      	adds	r2, r7, r2
 8010cec:	8812      	ldrh	r2, [r2, #0]
 8010cee:	188a      	adds	r2, r1, r2
 8010cf0:	801a      	strh	r2, [r3, #0]
 8010cf2:	e7bb      	b.n	8010c6c <_UG_PutText+0x1b0>
         if (w == -1){continue;}
 8010cf4:	46c0      	nop			@ (mov r8, r8)
        if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8010cf6:	e7b9      	b.n	8010c6c <_UG_PutText+0x1b0>
      }
      wl -= char_h_space;
 8010cf8:	2316      	movs	r3, #22
 8010cfa:	18fb      	adds	r3, r7, r3
 8010cfc:	881a      	ldrh	r2, [r3, #0]
 8010cfe:	202a      	movs	r0, #42	@ 0x2a
 8010d00:	183b      	adds	r3, r7, r0
 8010d02:	1839      	adds	r1, r7, r0
 8010d04:	8809      	ldrh	r1, [r1, #0]
 8010d06:	1a8a      	subs	r2, r1, r2
 8010d08:	801a      	strh	r2, [r3, #0]

      xp = xe - xs + 1;
 8010d0a:	231a      	movs	r3, #26
 8010d0c:	18fb      	adds	r3, r7, r3
 8010d0e:	881a      	ldrh	r2, [r3, #0]
 8010d10:	231c      	movs	r3, #28
 8010d12:	18fb      	adds	r3, r7, r3
 8010d14:	881b      	ldrh	r3, [r3, #0]
 8010d16:	1ad3      	subs	r3, r2, r3
 8010d18:	b29b      	uxth	r3, r3
 8010d1a:	3301      	adds	r3, #1
 8010d1c:	b29a      	uxth	r2, r3
 8010d1e:	2128      	movs	r1, #40	@ 0x28
 8010d20:	187b      	adds	r3, r7, r1
 8010d22:	801a      	strh	r2, [r3, #0]
      xp -= wl;
 8010d24:	187b      	adds	r3, r7, r1
 8010d26:	881a      	ldrh	r2, [r3, #0]
 8010d28:	183b      	adds	r3, r7, r0
 8010d2a:	881b      	ldrh	r3, [r3, #0]
 8010d2c:	1ad3      	subs	r3, r2, r3
 8010d2e:	b29a      	uxth	r2, r3
 8010d30:	187b      	adds	r3, r7, r1
 8010d32:	801a      	strh	r2, [r3, #0]
      if ( xp < 0 ) break;
 8010d34:	187b      	adds	r3, r7, r1
 8010d36:	2200      	movs	r2, #0
 8010d38:	5e9b      	ldrsh	r3, [r3, r2]
 8010d3a:	2b00      	cmp	r3, #0
 8010d3c:	da00      	bge.n	8010d40 <_UG_PutText+0x284>
 8010d3e:	e083      	b.n	8010e48 <_UG_PutText+0x38c>

      if ( align & ALIGN_H_LEFT ) xp = 0;
 8010d40:	2319      	movs	r3, #25
 8010d42:	18fb      	adds	r3, r7, r3
 8010d44:	781b      	ldrb	r3, [r3, #0]
 8010d46:	2201      	movs	r2, #1
 8010d48:	4013      	ands	r3, r2
 8010d4a:	d003      	beq.n	8010d54 <_UG_PutText+0x298>
 8010d4c:	187b      	adds	r3, r7, r1
 8010d4e:	2200      	movs	r2, #0
 8010d50:	801a      	strh	r2, [r3, #0]
 8010d52:	e00c      	b.n	8010d6e <_UG_PutText+0x2b2>
      else if ( align & ALIGN_H_CENTER ) xp >>= 1;
 8010d54:	2319      	movs	r3, #25
 8010d56:	18fb      	adds	r3, r7, r3
 8010d58:	781b      	ldrb	r3, [r3, #0]
 8010d5a:	2202      	movs	r2, #2
 8010d5c:	4013      	ands	r3, r2
 8010d5e:	d006      	beq.n	8010d6e <_UG_PutText+0x2b2>
 8010d60:	2228      	movs	r2, #40	@ 0x28
 8010d62:	18bb      	adds	r3, r7, r2
 8010d64:	18ba      	adds	r2, r7, r2
 8010d66:	2100      	movs	r1, #0
 8010d68:	5e52      	ldrsh	r2, [r2, r1]
 8010d6a:	1052      	asrs	r2, r2, #1
 8010d6c:	801a      	strh	r2, [r3, #0]
      xp += xs;
 8010d6e:	2128      	movs	r1, #40	@ 0x28
 8010d70:	187b      	adds	r3, r7, r1
 8010d72:	881a      	ldrh	r2, [r3, #0]
 8010d74:	231c      	movs	r3, #28
 8010d76:	18fb      	adds	r3, r7, r3
 8010d78:	881b      	ldrh	r3, [r3, #0]
 8010d7a:	18d3      	adds	r3, r2, r3
 8010d7c:	b29a      	uxth	r2, r3
 8010d7e:	187b      	adds	r3, r7, r1
 8010d80:	801a      	strh	r2, [r3, #0]


      while(1){
         #ifdef UGUI_USE_UTF8
         if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8010d82:	4b34      	ldr	r3, [pc, #208]	@ (8010e54 <_UG_PutText+0x398>)
 8010d84:	681b      	ldr	r3, [r3, #0]
 8010d86:	222d      	movs	r2, #45	@ 0x2d
 8010d88:	5c9b      	ldrb	r3, [r3, r2]
 8010d8a:	2b00      	cmp	r3, #0
 8010d8c:	d109      	bne.n	8010da2 <_UG_PutText+0x2e6>
           chr = _UG_DecodeUTF8(&str);
 8010d8e:	2324      	movs	r3, #36	@ 0x24
 8010d90:	18fc      	adds	r4, r7, r3
 8010d92:	230c      	movs	r3, #12
 8010d94:	18fb      	adds	r3, r7, r3
 8010d96:	0018      	movs	r0, r3
 8010d98:	f7fe fee0 	bl	800fb5c <_UG_DecodeUTF8>
 8010d9c:	0003      	movs	r3, r0
 8010d9e:	8023      	strh	r3, [r4, #0]
 8010da0:	e006      	b.n	8010db0 <_UG_PutText+0x2f4>
         }
         else{
           chr = *str++;
 8010da2:	68fb      	ldr	r3, [r7, #12]
 8010da4:	1c5a      	adds	r2, r3, #1
 8010da6:	60fa      	str	r2, [r7, #12]
 8010da8:	781a      	ldrb	r2, [r3, #0]
 8010daa:	2324      	movs	r3, #36	@ 0x24
 8010dac:	18fb      	adds	r3, r7, r3
 8010dae:	801a      	strh	r2, [r3, #0]
         }
         #else
         chr = *str++;
         #endif
         if ( chr == 0 ){
 8010db0:	2024      	movs	r0, #36	@ 0x24
 8010db2:	183b      	adds	r3, r7, r0
 8010db4:	881b      	ldrh	r3, [r3, #0]
 8010db6:	2b00      	cmp	r3, #0
 8010db8:	d048      	beq.n	8010e4c <_UG_PutText+0x390>
           return;
         }
         else if(chr=='\n'){
 8010dba:	183b      	adds	r3, r7, r0
 8010dbc:	881b      	ldrh	r3, [r3, #0]
 8010dbe:	2b0a      	cmp	r3, #10
 8010dc0:	d02b      	beq.n	8010e1a <_UG_PutText+0x35e>
           break;
         }
         w = _UG_PutChar(chr,xp,yp,txt->fc,txt->bc);
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	8a1e      	ldrh	r6, [r3, #16]
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	8a5b      	ldrh	r3, [r3, #18]
 8010dca:	2212      	movs	r2, #18
 8010dcc:	18bc      	adds	r4, r7, r2
 8010dce:	2126      	movs	r1, #38	@ 0x26
 8010dd0:	187a      	adds	r2, r7, r1
 8010dd2:	2100      	movs	r1, #0
 8010dd4:	5e55      	ldrsh	r5, [r2, r1]
 8010dd6:	2128      	movs	r1, #40	@ 0x28
 8010dd8:	187a      	adds	r2, r7, r1
 8010dda:	2100      	movs	r1, #0
 8010ddc:	5e51      	ldrsh	r1, [r2, r1]
 8010dde:	183a      	adds	r2, r7, r0
 8010de0:	8810      	ldrh	r0, [r2, #0]
 8010de2:	9300      	str	r3, [sp, #0]
 8010de4:	0033      	movs	r3, r6
 8010de6:	002a      	movs	r2, r5
 8010de8:	f7ff f914 	bl	8010014 <_UG_PutChar>
 8010dec:	0003      	movs	r3, r0
 8010dee:	8023      	strh	r3, [r4, #0]
         if(w!=-1)
 8010df0:	2212      	movs	r2, #18
 8010df2:	18bb      	adds	r3, r7, r2
 8010df4:	2000      	movs	r0, #0
 8010df6:	5e1b      	ldrsh	r3, [r3, r0]
 8010df8:	3301      	adds	r3, #1
 8010dfa:	d0c2      	beq.n	8010d82 <_UG_PutText+0x2c6>
           xp += w + char_h_space;
 8010dfc:	18bb      	adds	r3, r7, r2
 8010dfe:	881a      	ldrh	r2, [r3, #0]
 8010e00:	2316      	movs	r3, #22
 8010e02:	18fb      	adds	r3, r7, r3
 8010e04:	881b      	ldrh	r3, [r3, #0]
 8010e06:	18d3      	adds	r3, r2, r3
 8010e08:	b29a      	uxth	r2, r3
 8010e0a:	2128      	movs	r1, #40	@ 0x28
 8010e0c:	187b      	adds	r3, r7, r1
 8010e0e:	881b      	ldrh	r3, [r3, #0]
 8010e10:	18d3      	adds	r3, r2, r3
 8010e12:	b29a      	uxth	r2, r3
 8010e14:	187b      	adds	r3, r7, r1
 8010e16:	801a      	strh	r2, [r3, #0]
 8010e18:	e7b3      	b.n	8010d82 <_UG_PutText+0x2c6>
           break;
 8010e1a:	46c0      	nop			@ (mov r8, r8)
      }
      yp += char_height + char_v_space;
 8010e1c:	231e      	movs	r3, #30
 8010e1e:	18fb      	adds	r3, r7, r3
 8010e20:	881a      	ldrh	r2, [r3, #0]
 8010e22:	2314      	movs	r3, #20
 8010e24:	18fb      	adds	r3, r7, r3
 8010e26:	881b      	ldrh	r3, [r3, #0]
 8010e28:	18d3      	adds	r3, r2, r3
 8010e2a:	b29a      	uxth	r2, r3
 8010e2c:	2126      	movs	r1, #38	@ 0x26
 8010e2e:	187b      	adds	r3, r7, r1
 8010e30:	881b      	ldrh	r3, [r3, #0]
 8010e32:	18d3      	adds	r3, r2, r3
 8010e34:	b29a      	uxth	r2, r3
 8010e36:	187b      	adds	r3, r7, r1
 8010e38:	801a      	strh	r2, [r3, #0]
      sl=0;
 8010e3a:	e70d      	b.n	8010c58 <_UG_PutText+0x19c>
     return;
 8010e3c:	46c0      	nop			@ (mov r8, r8)
 8010e3e:	e006      	b.n	8010e4e <_UG_PutText+0x392>
     return;
 8010e40:	46c0      	nop			@ (mov r8, r8)
 8010e42:	e004      	b.n	8010e4e <_UG_PutText+0x392>
        return;
 8010e44:	46c0      	nop			@ (mov r8, r8)
 8010e46:	e002      	b.n	8010e4e <_UG_PutText+0x392>
      if ( xp < 0 ) break;
 8010e48:	46c0      	nop			@ (mov r8, r8)
 8010e4a:	e000      	b.n	8010e4e <_UG_PutText+0x392>
           return;
 8010e4c:	46c0      	nop			@ (mov r8, r8)
   }
}
 8010e4e:	46bd      	mov	sp, r7
 8010e50:	b00d      	add	sp, #52	@ 0x34
 8010e52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e54:	20000c44 	.word	0x20000c44

08010e58 <_UG_DrawObjectFrame>:
   }
   return NULL;
}

void _UG_DrawObjectFrame( UG_S16 xs, UG_S16 ys, UG_S16 xe, UG_S16 ye, UG_COLOR* p )
{
 8010e58:	b5b0      	push	{r4, r5, r7, lr}
 8010e5a:	b084      	sub	sp, #16
 8010e5c:	af02      	add	r7, sp, #8
 8010e5e:	0005      	movs	r5, r0
 8010e60:	000c      	movs	r4, r1
 8010e62:	0010      	movs	r0, r2
 8010e64:	0019      	movs	r1, r3
 8010e66:	1dbb      	adds	r3, r7, #6
 8010e68:	1c2a      	adds	r2, r5, #0
 8010e6a:	801a      	strh	r2, [r3, #0]
 8010e6c:	1d3b      	adds	r3, r7, #4
 8010e6e:	1c22      	adds	r2, r4, #0
 8010e70:	801a      	strh	r2, [r3, #0]
 8010e72:	1cbb      	adds	r3, r7, #2
 8010e74:	1c02      	adds	r2, r0, #0
 8010e76:	801a      	strh	r2, [r3, #0]
 8010e78:	003b      	movs	r3, r7
 8010e7a:	1c0a      	adds	r2, r1, #0
 8010e7c:	801a      	strh	r2, [r3, #0]
   // Frame 0
   UG_DrawLine(xs, ys  , xe-1, ys  , *p++);
 8010e7e:	1cbb      	adds	r3, r7, #2
 8010e80:	881b      	ldrh	r3, [r3, #0]
 8010e82:	3b01      	subs	r3, #1
 8010e84:	b29b      	uxth	r3, r3
 8010e86:	b21c      	sxth	r4, r3
 8010e88:	69bb      	ldr	r3, [r7, #24]
 8010e8a:	1c9a      	adds	r2, r3, #2
 8010e8c:	61ba      	str	r2, [r7, #24]
 8010e8e:	881b      	ldrh	r3, [r3, #0]
 8010e90:	1d3a      	adds	r2, r7, #4
 8010e92:	2500      	movs	r5, #0
 8010e94:	5f55      	ldrsh	r5, [r2, r5]
 8010e96:	1d3a      	adds	r2, r7, #4
 8010e98:	2100      	movs	r1, #0
 8010e9a:	5e51      	ldrsh	r1, [r2, r1]
 8010e9c:	1dba      	adds	r2, r7, #6
 8010e9e:	2000      	movs	r0, #0
 8010ea0:	5e10      	ldrsh	r0, [r2, r0]
 8010ea2:	9300      	str	r3, [sp, #0]
 8010ea4:	002b      	movs	r3, r5
 8010ea6:	0022      	movs	r2, r4
 8010ea8:	f7fe fbd8 	bl	800f65c <UG_DrawLine>
   UG_DrawLine(xs, ys+1, xs  , ye-1, *p++);
 8010eac:	1d3b      	adds	r3, r7, #4
 8010eae:	881b      	ldrh	r3, [r3, #0]
 8010eb0:	3301      	adds	r3, #1
 8010eb2:	b29b      	uxth	r3, r3
 8010eb4:	b219      	sxth	r1, r3
 8010eb6:	003b      	movs	r3, r7
 8010eb8:	881b      	ldrh	r3, [r3, #0]
 8010eba:	3b01      	subs	r3, #1
 8010ebc:	b29b      	uxth	r3, r3
 8010ebe:	b21d      	sxth	r5, r3
 8010ec0:	69bb      	ldr	r3, [r7, #24]
 8010ec2:	1c9a      	adds	r2, r3, #2
 8010ec4:	61ba      	str	r2, [r7, #24]
 8010ec6:	881b      	ldrh	r3, [r3, #0]
 8010ec8:	1dba      	adds	r2, r7, #6
 8010eca:	2400      	movs	r4, #0
 8010ecc:	5f14      	ldrsh	r4, [r2, r4]
 8010ece:	1dba      	adds	r2, r7, #6
 8010ed0:	2000      	movs	r0, #0
 8010ed2:	5e10      	ldrsh	r0, [r2, r0]
 8010ed4:	9300      	str	r3, [sp, #0]
 8010ed6:	002b      	movs	r3, r5
 8010ed8:	0022      	movs	r2, r4
 8010eda:	f7fe fbbf 	bl	800f65c <UG_DrawLine>
   UG_DrawLine(xs, ye  , xe  , ye  , *p++);
 8010ede:	69bb      	ldr	r3, [r7, #24]
 8010ee0:	1c9a      	adds	r2, r3, #2
 8010ee2:	61ba      	str	r2, [r7, #24]
 8010ee4:	881b      	ldrh	r3, [r3, #0]
 8010ee6:	003a      	movs	r2, r7
 8010ee8:	2500      	movs	r5, #0
 8010eea:	5f55      	ldrsh	r5, [r2, r5]
 8010eec:	1cba      	adds	r2, r7, #2
 8010eee:	2400      	movs	r4, #0
 8010ef0:	5f14      	ldrsh	r4, [r2, r4]
 8010ef2:	003a      	movs	r2, r7
 8010ef4:	2100      	movs	r1, #0
 8010ef6:	5e51      	ldrsh	r1, [r2, r1]
 8010ef8:	1dba      	adds	r2, r7, #6
 8010efa:	2000      	movs	r0, #0
 8010efc:	5e10      	ldrsh	r0, [r2, r0]
 8010efe:	9300      	str	r3, [sp, #0]
 8010f00:	002b      	movs	r3, r5
 8010f02:	0022      	movs	r2, r4
 8010f04:	f7fe fbaa 	bl	800f65c <UG_DrawLine>
   UG_DrawLine(xe, ys  , xe  , ye-1, *p++);
 8010f08:	003b      	movs	r3, r7
 8010f0a:	881b      	ldrh	r3, [r3, #0]
 8010f0c:	3b01      	subs	r3, #1
 8010f0e:	b29b      	uxth	r3, r3
 8010f10:	b21d      	sxth	r5, r3
 8010f12:	69bb      	ldr	r3, [r7, #24]
 8010f14:	1c9a      	adds	r2, r3, #2
 8010f16:	61ba      	str	r2, [r7, #24]
 8010f18:	881b      	ldrh	r3, [r3, #0]
 8010f1a:	1cba      	adds	r2, r7, #2
 8010f1c:	2400      	movs	r4, #0
 8010f1e:	5f14      	ldrsh	r4, [r2, r4]
 8010f20:	1d3a      	adds	r2, r7, #4
 8010f22:	2100      	movs	r1, #0
 8010f24:	5e51      	ldrsh	r1, [r2, r1]
 8010f26:	1cba      	adds	r2, r7, #2
 8010f28:	2000      	movs	r0, #0
 8010f2a:	5e10      	ldrsh	r0, [r2, r0]
 8010f2c:	9300      	str	r3, [sp, #0]
 8010f2e:	002b      	movs	r3, r5
 8010f30:	0022      	movs	r2, r4
 8010f32:	f7fe fb93 	bl	800f65c <UG_DrawLine>
   // Frame 1
   UG_DrawLine(xs+1, ys+1, xe-2, ys+1, *p++);
 8010f36:	1dbb      	adds	r3, r7, #6
 8010f38:	881b      	ldrh	r3, [r3, #0]
 8010f3a:	3301      	adds	r3, #1
 8010f3c:	b29b      	uxth	r3, r3
 8010f3e:	b218      	sxth	r0, r3
 8010f40:	1d3b      	adds	r3, r7, #4
 8010f42:	881b      	ldrh	r3, [r3, #0]
 8010f44:	3301      	adds	r3, #1
 8010f46:	b29b      	uxth	r3, r3
 8010f48:	b219      	sxth	r1, r3
 8010f4a:	1cbb      	adds	r3, r7, #2
 8010f4c:	881b      	ldrh	r3, [r3, #0]
 8010f4e:	3b02      	subs	r3, #2
 8010f50:	b29b      	uxth	r3, r3
 8010f52:	b21c      	sxth	r4, r3
 8010f54:	1d3b      	adds	r3, r7, #4
 8010f56:	881b      	ldrh	r3, [r3, #0]
 8010f58:	3301      	adds	r3, #1
 8010f5a:	b29b      	uxth	r3, r3
 8010f5c:	b21d      	sxth	r5, r3
 8010f5e:	69bb      	ldr	r3, [r7, #24]
 8010f60:	1c9a      	adds	r2, r3, #2
 8010f62:	61ba      	str	r2, [r7, #24]
 8010f64:	881b      	ldrh	r3, [r3, #0]
 8010f66:	9300      	str	r3, [sp, #0]
 8010f68:	002b      	movs	r3, r5
 8010f6a:	0022      	movs	r2, r4
 8010f6c:	f7fe fb76 	bl	800f65c <UG_DrawLine>
   UG_DrawLine(xs+1, ys+2, xs+1, ye-2, *p++);
 8010f70:	1dbb      	adds	r3, r7, #6
 8010f72:	881b      	ldrh	r3, [r3, #0]
 8010f74:	3301      	adds	r3, #1
 8010f76:	b29b      	uxth	r3, r3
 8010f78:	b218      	sxth	r0, r3
 8010f7a:	1d3b      	adds	r3, r7, #4
 8010f7c:	881b      	ldrh	r3, [r3, #0]
 8010f7e:	3302      	adds	r3, #2
 8010f80:	b29b      	uxth	r3, r3
 8010f82:	b219      	sxth	r1, r3
 8010f84:	1dbb      	adds	r3, r7, #6
 8010f86:	881b      	ldrh	r3, [r3, #0]
 8010f88:	3301      	adds	r3, #1
 8010f8a:	b29b      	uxth	r3, r3
 8010f8c:	b21c      	sxth	r4, r3
 8010f8e:	003b      	movs	r3, r7
 8010f90:	881b      	ldrh	r3, [r3, #0]
 8010f92:	3b02      	subs	r3, #2
 8010f94:	b29b      	uxth	r3, r3
 8010f96:	b21d      	sxth	r5, r3
 8010f98:	69bb      	ldr	r3, [r7, #24]
 8010f9a:	1c9a      	adds	r2, r3, #2
 8010f9c:	61ba      	str	r2, [r7, #24]
 8010f9e:	881b      	ldrh	r3, [r3, #0]
 8010fa0:	9300      	str	r3, [sp, #0]
 8010fa2:	002b      	movs	r3, r5
 8010fa4:	0022      	movs	r2, r4
 8010fa6:	f7fe fb59 	bl	800f65c <UG_DrawLine>
   UG_DrawLine(xs+1, ye-1, xe-1, ye-1, *p++);
 8010faa:	1dbb      	adds	r3, r7, #6
 8010fac:	881b      	ldrh	r3, [r3, #0]
 8010fae:	3301      	adds	r3, #1
 8010fb0:	b29b      	uxth	r3, r3
 8010fb2:	b218      	sxth	r0, r3
 8010fb4:	003b      	movs	r3, r7
 8010fb6:	881b      	ldrh	r3, [r3, #0]
 8010fb8:	3b01      	subs	r3, #1
 8010fba:	b29b      	uxth	r3, r3
 8010fbc:	b219      	sxth	r1, r3
 8010fbe:	1cbb      	adds	r3, r7, #2
 8010fc0:	881b      	ldrh	r3, [r3, #0]
 8010fc2:	3b01      	subs	r3, #1
 8010fc4:	b29b      	uxth	r3, r3
 8010fc6:	b21c      	sxth	r4, r3
 8010fc8:	003b      	movs	r3, r7
 8010fca:	881b      	ldrh	r3, [r3, #0]
 8010fcc:	3b01      	subs	r3, #1
 8010fce:	b29b      	uxth	r3, r3
 8010fd0:	b21d      	sxth	r5, r3
 8010fd2:	69bb      	ldr	r3, [r7, #24]
 8010fd4:	1c9a      	adds	r2, r3, #2
 8010fd6:	61ba      	str	r2, [r7, #24]
 8010fd8:	881b      	ldrh	r3, [r3, #0]
 8010fda:	9300      	str	r3, [sp, #0]
 8010fdc:	002b      	movs	r3, r5
 8010fde:	0022      	movs	r2, r4
 8010fe0:	f7fe fb3c 	bl	800f65c <UG_DrawLine>
   UG_DrawLine(xe-1, ys+1, xe-1, ye-2, *p++);
 8010fe4:	1cbb      	adds	r3, r7, #2
 8010fe6:	881b      	ldrh	r3, [r3, #0]
 8010fe8:	3b01      	subs	r3, #1
 8010fea:	b29b      	uxth	r3, r3
 8010fec:	b218      	sxth	r0, r3
 8010fee:	1d3b      	adds	r3, r7, #4
 8010ff0:	881b      	ldrh	r3, [r3, #0]
 8010ff2:	3301      	adds	r3, #1
 8010ff4:	b29b      	uxth	r3, r3
 8010ff6:	b219      	sxth	r1, r3
 8010ff8:	1cbb      	adds	r3, r7, #2
 8010ffa:	881b      	ldrh	r3, [r3, #0]
 8010ffc:	3b01      	subs	r3, #1
 8010ffe:	b29b      	uxth	r3, r3
 8011000:	b21c      	sxth	r4, r3
 8011002:	003b      	movs	r3, r7
 8011004:	881b      	ldrh	r3, [r3, #0]
 8011006:	3b02      	subs	r3, #2
 8011008:	b29b      	uxth	r3, r3
 801100a:	b21d      	sxth	r5, r3
 801100c:	69bb      	ldr	r3, [r7, #24]
 801100e:	1c9a      	adds	r2, r3, #2
 8011010:	61ba      	str	r2, [r7, #24]
 8011012:	881b      	ldrh	r3, [r3, #0]
 8011014:	9300      	str	r3, [sp, #0]
 8011016:	002b      	movs	r3, r5
 8011018:	0022      	movs	r2, r4
 801101a:	f7fe fb1f 	bl	800f65c <UG_DrawLine>
   // Frame 2
   UG_DrawLine(xs+2, ys+2, xe-3, ys+2, *p++);
 801101e:	1dbb      	adds	r3, r7, #6
 8011020:	881b      	ldrh	r3, [r3, #0]
 8011022:	3302      	adds	r3, #2
 8011024:	b29b      	uxth	r3, r3
 8011026:	b218      	sxth	r0, r3
 8011028:	1d3b      	adds	r3, r7, #4
 801102a:	881b      	ldrh	r3, [r3, #0]
 801102c:	3302      	adds	r3, #2
 801102e:	b29b      	uxth	r3, r3
 8011030:	b219      	sxth	r1, r3
 8011032:	1cbb      	adds	r3, r7, #2
 8011034:	881b      	ldrh	r3, [r3, #0]
 8011036:	3b03      	subs	r3, #3
 8011038:	b29b      	uxth	r3, r3
 801103a:	b21c      	sxth	r4, r3
 801103c:	1d3b      	adds	r3, r7, #4
 801103e:	881b      	ldrh	r3, [r3, #0]
 8011040:	3302      	adds	r3, #2
 8011042:	b29b      	uxth	r3, r3
 8011044:	b21d      	sxth	r5, r3
 8011046:	69bb      	ldr	r3, [r7, #24]
 8011048:	1c9a      	adds	r2, r3, #2
 801104a:	61ba      	str	r2, [r7, #24]
 801104c:	881b      	ldrh	r3, [r3, #0]
 801104e:	9300      	str	r3, [sp, #0]
 8011050:	002b      	movs	r3, r5
 8011052:	0022      	movs	r2, r4
 8011054:	f7fe fb02 	bl	800f65c <UG_DrawLine>
   UG_DrawLine(xs+2, ys+3, xs+2, ye-3, *p++);
 8011058:	1dbb      	adds	r3, r7, #6
 801105a:	881b      	ldrh	r3, [r3, #0]
 801105c:	3302      	adds	r3, #2
 801105e:	b29b      	uxth	r3, r3
 8011060:	b218      	sxth	r0, r3
 8011062:	1d3b      	adds	r3, r7, #4
 8011064:	881b      	ldrh	r3, [r3, #0]
 8011066:	3303      	adds	r3, #3
 8011068:	b29b      	uxth	r3, r3
 801106a:	b219      	sxth	r1, r3
 801106c:	1dbb      	adds	r3, r7, #6
 801106e:	881b      	ldrh	r3, [r3, #0]
 8011070:	3302      	adds	r3, #2
 8011072:	b29b      	uxth	r3, r3
 8011074:	b21c      	sxth	r4, r3
 8011076:	003b      	movs	r3, r7
 8011078:	881b      	ldrh	r3, [r3, #0]
 801107a:	3b03      	subs	r3, #3
 801107c:	b29b      	uxth	r3, r3
 801107e:	b21d      	sxth	r5, r3
 8011080:	69bb      	ldr	r3, [r7, #24]
 8011082:	1c9a      	adds	r2, r3, #2
 8011084:	61ba      	str	r2, [r7, #24]
 8011086:	881b      	ldrh	r3, [r3, #0]
 8011088:	9300      	str	r3, [sp, #0]
 801108a:	002b      	movs	r3, r5
 801108c:	0022      	movs	r2, r4
 801108e:	f7fe fae5 	bl	800f65c <UG_DrawLine>
   UG_DrawLine(xs+2, ye-2, xe-2, ye-2, *p++);
 8011092:	1dbb      	adds	r3, r7, #6
 8011094:	881b      	ldrh	r3, [r3, #0]
 8011096:	3302      	adds	r3, #2
 8011098:	b29b      	uxth	r3, r3
 801109a:	b218      	sxth	r0, r3
 801109c:	003b      	movs	r3, r7
 801109e:	881b      	ldrh	r3, [r3, #0]
 80110a0:	3b02      	subs	r3, #2
 80110a2:	b29b      	uxth	r3, r3
 80110a4:	b219      	sxth	r1, r3
 80110a6:	1cbb      	adds	r3, r7, #2
 80110a8:	881b      	ldrh	r3, [r3, #0]
 80110aa:	3b02      	subs	r3, #2
 80110ac:	b29b      	uxth	r3, r3
 80110ae:	b21c      	sxth	r4, r3
 80110b0:	003b      	movs	r3, r7
 80110b2:	881b      	ldrh	r3, [r3, #0]
 80110b4:	3b02      	subs	r3, #2
 80110b6:	b29b      	uxth	r3, r3
 80110b8:	b21d      	sxth	r5, r3
 80110ba:	69bb      	ldr	r3, [r7, #24]
 80110bc:	1c9a      	adds	r2, r3, #2
 80110be:	61ba      	str	r2, [r7, #24]
 80110c0:	881b      	ldrh	r3, [r3, #0]
 80110c2:	9300      	str	r3, [sp, #0]
 80110c4:	002b      	movs	r3, r5
 80110c6:	0022      	movs	r2, r4
 80110c8:	f7fe fac8 	bl	800f65c <UG_DrawLine>
   UG_DrawLine(xe-2, ys+2, xe-2, ye-3, *p);
 80110cc:	1cbb      	adds	r3, r7, #2
 80110ce:	881b      	ldrh	r3, [r3, #0]
 80110d0:	3b02      	subs	r3, #2
 80110d2:	b29b      	uxth	r3, r3
 80110d4:	b218      	sxth	r0, r3
 80110d6:	1d3b      	adds	r3, r7, #4
 80110d8:	881b      	ldrh	r3, [r3, #0]
 80110da:	3302      	adds	r3, #2
 80110dc:	b29b      	uxth	r3, r3
 80110de:	b219      	sxth	r1, r3
 80110e0:	1cbb      	adds	r3, r7, #2
 80110e2:	881b      	ldrh	r3, [r3, #0]
 80110e4:	3b02      	subs	r3, #2
 80110e6:	b29b      	uxth	r3, r3
 80110e8:	b21a      	sxth	r2, r3
 80110ea:	003b      	movs	r3, r7
 80110ec:	881b      	ldrh	r3, [r3, #0]
 80110ee:	3b03      	subs	r3, #3
 80110f0:	b29b      	uxth	r3, r3
 80110f2:	b21c      	sxth	r4, r3
 80110f4:	69bb      	ldr	r3, [r7, #24]
 80110f6:	881b      	ldrh	r3, [r3, #0]
 80110f8:	9300      	str	r3, [sp, #0]
 80110fa:	0023      	movs	r3, r4
 80110fc:	f7fe faae 	bl	800f65c <UG_DrawLine>
}
 8011100:	46c0      	nop			@ (mov r8, r8)
 8011102:	46bd      	mov	sp, r7
 8011104:	b002      	add	sp, #8
 8011106:	bdb0      	pop	{r4, r5, r7, pc}

08011108 <UG_DriverRegister>:

/* -------------------------------------------------------------------------------- */
/* -- DRIVER FUNCTIONS                                                           -- */
/* -------------------------------------------------------------------------------- */
void UG_DriverRegister( UG_U8 type, void* driver )
{
 8011108:	b580      	push	{r7, lr}
 801110a:	b082      	sub	sp, #8
 801110c:	af00      	add	r7, sp, #0
 801110e:	0002      	movs	r2, r0
 8011110:	6039      	str	r1, [r7, #0]
 8011112:	1dfb      	adds	r3, r7, #7
 8011114:	701a      	strb	r2, [r3, #0]
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8011116:	1dfb      	adds	r3, r7, #7
 8011118:	781b      	ldrb	r3, [r3, #0]
 801111a:	2b03      	cmp	r3, #3
 801111c:	d814      	bhi.n	8011148 <UG_DriverRegister+0x40>

   gui->driver[type].driver = driver;
 801111e:	4b0c      	ldr	r3, [pc, #48]	@ (8011150 <UG_DriverRegister+0x48>)
 8011120:	681a      	ldr	r2, [r3, #0]
 8011122:	1dfb      	adds	r3, r7, #7
 8011124:	781b      	ldrb	r3, [r3, #0]
 8011126:	330a      	adds	r3, #10
 8011128:	00db      	lsls	r3, r3, #3
 801112a:	18d3      	adds	r3, r2, r3
 801112c:	3304      	adds	r3, #4
 801112e:	683a      	ldr	r2, [r7, #0]
 8011130:	601a      	str	r2, [r3, #0]
   gui->driver[type].state = DRIVER_REGISTERED | DRIVER_ENABLED;
 8011132:	4b07      	ldr	r3, [pc, #28]	@ (8011150 <UG_DriverRegister+0x48>)
 8011134:	681a      	ldr	r2, [r3, #0]
 8011136:	1dfb      	adds	r3, r7, #7
 8011138:	781b      	ldrb	r3, [r3, #0]
 801113a:	330a      	adds	r3, #10
 801113c:	00db      	lsls	r3, r3, #3
 801113e:	18d3      	adds	r3, r2, r3
 8011140:	3308      	adds	r3, #8
 8011142:	2203      	movs	r2, #3
 8011144:	701a      	strb	r2, [r3, #0]
 8011146:	e000      	b.n	801114a <UG_DriverRegister+0x42>
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8011148:	46c0      	nop			@ (mov r8, r8)
}
 801114a:	46bd      	mov	sp, r7
 801114c:	b002      	add	sp, #8
 801114e:	bd80      	pop	{r7, pc}
 8011150:	20000c44 	.word	0x20000c44

08011154 <UG_Update>:

/* -------------------------------------------------------------------------------- */
/* -- MISCELLANEOUS FUNCTIONS                                                    -- */
/* -------------------------------------------------------------------------------- */
void UG_Update( void )
{
 8011154:	b580      	push	{r7, lr}
 8011156:	b082      	sub	sp, #8
 8011158:	af00      	add	r7, sp, #0
   UG_WINDOW* wnd;

   /* Is somebody waiting for this update? */
   if ( gui->state & UG_STATUS_WAIT_FOR_UPDATE ) gui->state &= ~UG_STATUS_WAIT_FOR_UPDATE;
 801115a:	4b61      	ldr	r3, [pc, #388]	@ (80112e0 <UG_Update+0x18c>)
 801115c:	681b      	ldr	r3, [r3, #0]
 801115e:	2252      	movs	r2, #82	@ 0x52
 8011160:	5c9b      	ldrb	r3, [r3, r2]
 8011162:	001a      	movs	r2, r3
 8011164:	2301      	movs	r3, #1
 8011166:	4013      	ands	r3, r2
 8011168:	d00a      	beq.n	8011180 <UG_Update+0x2c>
 801116a:	4b5d      	ldr	r3, [pc, #372]	@ (80112e0 <UG_Update+0x18c>)
 801116c:	681b      	ldr	r3, [r3, #0]
 801116e:	2252      	movs	r2, #82	@ 0x52
 8011170:	5c9a      	ldrb	r2, [r3, r2]
 8011172:	4b5b      	ldr	r3, [pc, #364]	@ (80112e0 <UG_Update+0x18c>)
 8011174:	681b      	ldr	r3, [r3, #0]
 8011176:	2101      	movs	r1, #1
 8011178:	438a      	bics	r2, r1
 801117a:	b2d1      	uxtb	r1, r2
 801117c:	2252      	movs	r2, #82	@ 0x52
 801117e:	5499      	strb	r1, [r3, r2]

   /* Keep track of the windows */
   if ( gui->next_window != gui->active_window )
 8011180:	4b57      	ldr	r3, [pc, #348]	@ (80112e0 <UG_Update+0x18c>)
 8011182:	681b      	ldr	r3, [r3, #0]
 8011184:	68da      	ldr	r2, [r3, #12]
 8011186:	4b56      	ldr	r3, [pc, #344]	@ (80112e0 <UG_Update+0x18c>)
 8011188:	681b      	ldr	r3, [r3, #0]
 801118a:	691b      	ldr	r3, [r3, #16]
 801118c:	429a      	cmp	r2, r3
 801118e:	d100      	bne.n	8011192 <UG_Update+0x3e>
 8011190:	e071      	b.n	8011276 <UG_Update+0x122>
   {
      if ( gui->next_window != NULL )
 8011192:	4b53      	ldr	r3, [pc, #332]	@ (80112e0 <UG_Update+0x18c>)
 8011194:	681b      	ldr	r3, [r3, #0]
 8011196:	68db      	ldr	r3, [r3, #12]
 8011198:	2b00      	cmp	r3, #0
 801119a:	d06c      	beq.n	8011276 <UG_Update+0x122>
      {
         gui->last_window = gui->active_window;
 801119c:	4b50      	ldr	r3, [pc, #320]	@ (80112e0 <UG_Update+0x18c>)
 801119e:	681a      	ldr	r2, [r3, #0]
 80111a0:	4b4f      	ldr	r3, [pc, #316]	@ (80112e0 <UG_Update+0x18c>)
 80111a2:	681b      	ldr	r3, [r3, #0]
 80111a4:	6912      	ldr	r2, [r2, #16]
 80111a6:	615a      	str	r2, [r3, #20]
         gui->active_window = gui->next_window;
 80111a8:	4b4d      	ldr	r3, [pc, #308]	@ (80112e0 <UG_Update+0x18c>)
 80111aa:	681a      	ldr	r2, [r3, #0]
 80111ac:	4b4c      	ldr	r3, [pc, #304]	@ (80112e0 <UG_Update+0x18c>)
 80111ae:	681b      	ldr	r3, [r3, #0]
 80111b0:	68d2      	ldr	r2, [r2, #12]
 80111b2:	611a      	str	r2, [r3, #16]

         /* Do we need to draw an inactive title? */
         if ((gui->last_window != NULL) && (gui->last_window->style & WND_STYLE_SHOW_TITLE) && (gui->last_window->state & WND_STATE_VISIBLE) )
 80111b4:	4b4a      	ldr	r3, [pc, #296]	@ (80112e0 <UG_Update+0x18c>)
 80111b6:	681b      	ldr	r3, [r3, #0]
 80111b8:	695b      	ldr	r3, [r3, #20]
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	d045      	beq.n	801124a <UG_Update+0xf6>
 80111be:	4b48      	ldr	r3, [pc, #288]	@ (80112e0 <UG_Update+0x18c>)
 80111c0:	681b      	ldr	r3, [r3, #0]
 80111c2:	695b      	ldr	r3, [r3, #20]
 80111c4:	7d9b      	ldrb	r3, [r3, #22]
 80111c6:	001a      	movs	r2, r3
 80111c8:	2302      	movs	r3, #2
 80111ca:	4013      	ands	r3, r2
 80111cc:	d03d      	beq.n	801124a <UG_Update+0xf6>
 80111ce:	4b44      	ldr	r3, [pc, #272]	@ (80112e0 <UG_Update+0x18c>)
 80111d0:	681b      	ldr	r3, [r3, #0]
 80111d2:	695b      	ldr	r3, [r3, #20]
 80111d4:	7a1b      	ldrb	r3, [r3, #8]
 80111d6:	001a      	movs	r2, r3
 80111d8:	2308      	movs	r3, #8
 80111da:	4013      	ands	r3, r2
 80111dc:	d035      	beq.n	801124a <UG_Update+0xf6>
         {
            /* Do both windows differ in size */
            if ( (gui->last_window->xs != gui->active_window->xs) || (gui->last_window->xe != gui->active_window->xe) || (gui->last_window->ys != gui->active_window->ys) || (gui->last_window->ye != gui->active_window->ye) )
 80111de:	4b40      	ldr	r3, [pc, #256]	@ (80112e0 <UG_Update+0x18c>)
 80111e0:	681b      	ldr	r3, [r3, #0]
 80111e2:	695b      	ldr	r3, [r3, #20]
 80111e4:	220e      	movs	r2, #14
 80111e6:	5e9a      	ldrsh	r2, [r3, r2]
 80111e8:	4b3d      	ldr	r3, [pc, #244]	@ (80112e0 <UG_Update+0x18c>)
 80111ea:	681b      	ldr	r3, [r3, #0]
 80111ec:	691b      	ldr	r3, [r3, #16]
 80111ee:	210e      	movs	r1, #14
 80111f0:	5e5b      	ldrsh	r3, [r3, r1]
 80111f2:	429a      	cmp	r2, r3
 80111f4:	d123      	bne.n	801123e <UG_Update+0xea>
 80111f6:	4b3a      	ldr	r3, [pc, #232]	@ (80112e0 <UG_Update+0x18c>)
 80111f8:	681b      	ldr	r3, [r3, #0]
 80111fa:	695b      	ldr	r3, [r3, #20]
 80111fc:	2212      	movs	r2, #18
 80111fe:	5e9a      	ldrsh	r2, [r3, r2]
 8011200:	4b37      	ldr	r3, [pc, #220]	@ (80112e0 <UG_Update+0x18c>)
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	691b      	ldr	r3, [r3, #16]
 8011206:	2112      	movs	r1, #18
 8011208:	5e5b      	ldrsh	r3, [r3, r1]
 801120a:	429a      	cmp	r2, r3
 801120c:	d117      	bne.n	801123e <UG_Update+0xea>
 801120e:	4b34      	ldr	r3, [pc, #208]	@ (80112e0 <UG_Update+0x18c>)
 8011210:	681b      	ldr	r3, [r3, #0]
 8011212:	695b      	ldr	r3, [r3, #20]
 8011214:	2210      	movs	r2, #16
 8011216:	5e9a      	ldrsh	r2, [r3, r2]
 8011218:	4b31      	ldr	r3, [pc, #196]	@ (80112e0 <UG_Update+0x18c>)
 801121a:	681b      	ldr	r3, [r3, #0]
 801121c:	691b      	ldr	r3, [r3, #16]
 801121e:	2110      	movs	r1, #16
 8011220:	5e5b      	ldrsh	r3, [r3, r1]
 8011222:	429a      	cmp	r2, r3
 8011224:	d10b      	bne.n	801123e <UG_Update+0xea>
 8011226:	4b2e      	ldr	r3, [pc, #184]	@ (80112e0 <UG_Update+0x18c>)
 8011228:	681b      	ldr	r3, [r3, #0]
 801122a:	695b      	ldr	r3, [r3, #20]
 801122c:	2214      	movs	r2, #20
 801122e:	5e9a      	ldrsh	r2, [r3, r2]
 8011230:	4b2b      	ldr	r3, [pc, #172]	@ (80112e0 <UG_Update+0x18c>)
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	691b      	ldr	r3, [r3, #16]
 8011236:	2114      	movs	r1, #20
 8011238:	5e5b      	ldrsh	r3, [r3, r1]
 801123a:	429a      	cmp	r2, r3
 801123c:	d005      	beq.n	801124a <UG_Update+0xf6>
            {
               /* Redraw title of the last window */
               _UG_WindowDrawTitle( gui->last_window );
 801123e:	4b28      	ldr	r3, [pc, #160]	@ (80112e0 <UG_Update+0x18c>)
 8011240:	681b      	ldr	r3, [r3, #0]
 8011242:	695b      	ldr	r3, [r3, #20]
 8011244:	0018      	movs	r0, r3
 8011246:	f000 f84d 	bl	80112e4 <_UG_WindowDrawTitle>
            }
         }
         gui->active_window->state &= ~WND_STATE_REDRAW_TITLE;
 801124a:	4b25      	ldr	r3, [pc, #148]	@ (80112e0 <UG_Update+0x18c>)
 801124c:	681b      	ldr	r3, [r3, #0]
 801124e:	691b      	ldr	r3, [r3, #16]
 8011250:	7a1a      	ldrb	r2, [r3, #8]
 8011252:	4b23      	ldr	r3, [pc, #140]	@ (80112e0 <UG_Update+0x18c>)
 8011254:	681b      	ldr	r3, [r3, #0]
 8011256:	691b      	ldr	r3, [r3, #16]
 8011258:	2140      	movs	r1, #64	@ 0x40
 801125a:	438a      	bics	r2, r1
 801125c:	b2d2      	uxtb	r2, r2
 801125e:	721a      	strb	r2, [r3, #8]
         gui->active_window->state |= WND_STATE_UPDATE | WND_STATE_VISIBLE;
 8011260:	4b1f      	ldr	r3, [pc, #124]	@ (80112e0 <UG_Update+0x18c>)
 8011262:	681b      	ldr	r3, [r3, #0]
 8011264:	691b      	ldr	r3, [r3, #16]
 8011266:	7a1a      	ldrb	r2, [r3, #8]
 8011268:	4b1d      	ldr	r3, [pc, #116]	@ (80112e0 <UG_Update+0x18c>)
 801126a:	681b      	ldr	r3, [r3, #0]
 801126c:	691b      	ldr	r3, [r3, #16]
 801126e:	2128      	movs	r1, #40	@ 0x28
 8011270:	430a      	orrs	r2, r1
 8011272:	b2d2      	uxtb	r2, r2
 8011274:	721a      	strb	r2, [r3, #8]
      }
   }

   /* Is there an active window */
   if ( gui->active_window != NULL )
 8011276:	4b1a      	ldr	r3, [pc, #104]	@ (80112e0 <UG_Update+0x18c>)
 8011278:	681b      	ldr	r3, [r3, #0]
 801127a:	691b      	ldr	r3, [r3, #16]
 801127c:	2b00      	cmp	r3, #0
 801127e:	d01f      	beq.n	80112c0 <UG_Update+0x16c>
   {
      wnd = gui->active_window;
 8011280:	4b17      	ldr	r3, [pc, #92]	@ (80112e0 <UG_Update+0x18c>)
 8011282:	681b      	ldr	r3, [r3, #0]
 8011284:	691b      	ldr	r3, [r3, #16]
 8011286:	607b      	str	r3, [r7, #4]

      /* Does the window need to be updated? */
      if ( wnd->state & WND_STATE_UPDATE )
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	7a1b      	ldrb	r3, [r3, #8]
 801128c:	001a      	movs	r2, r3
 801128e:	2320      	movs	r3, #32
 8011290:	4013      	ands	r3, r2
 8011292:	d003      	beq.n	801129c <UG_Update+0x148>
      {
         /* Do it! */
         _UG_WindowUpdate( wnd );
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	0018      	movs	r0, r3
 8011298:	f000 f904 	bl	80114a4 <_UG_WindowUpdate>
      }

      /* Is the window visible? */
      if ( wnd->state & WND_STATE_VISIBLE )
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	7a1b      	ldrb	r3, [r3, #8]
 80112a0:	001a      	movs	r2, r3
 80112a2:	2308      	movs	r3, #8
 80112a4:	4013      	ands	r3, r2
 80112a6:	d00b      	beq.n	80112c0 <UG_Update+0x16c>
      {
         #ifdef UGUI_USE_TOUCH
         _UG_ProcessTouchData( wnd );
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	0018      	movs	r0, r3
 80112ac:	f7ff fa54 	bl	8010758 <_UG_ProcessTouchData>
         #endif
         _UG_UpdateObjects( wnd );
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	0018      	movs	r0, r3
 80112b4:	f7ff fb46 	bl	8010944 <_UG_UpdateObjects>
         _UG_HandleEvents( wnd );
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	0018      	movs	r0, r3
 80112bc:	f7ff fba2 	bl	8010a04 <_UG_HandleEvents>
      }
   }
   if(gui->device->flush){
 80112c0:	4b07      	ldr	r3, [pc, #28]	@ (80112e0 <UG_Update+0x18c>)
 80112c2:	681b      	ldr	r3, [r3, #0]
 80112c4:	681b      	ldr	r3, [r3, #0]
 80112c6:	689b      	ldr	r3, [r3, #8]
 80112c8:	2b00      	cmp	r3, #0
 80112ca:	d004      	beq.n	80112d6 <UG_Update+0x182>
     gui->device->flush();
 80112cc:	4b04      	ldr	r3, [pc, #16]	@ (80112e0 <UG_Update+0x18c>)
 80112ce:	681b      	ldr	r3, [r3, #0]
 80112d0:	681b      	ldr	r3, [r3, #0]
 80112d2:	689b      	ldr	r3, [r3, #8]
 80112d4:	4798      	blx	r3
   }
}
 80112d6:	46c0      	nop			@ (mov r8, r8)
 80112d8:	46bd      	mov	sp, r7
 80112da:	b002      	add	sp, #8
 80112dc:	bd80      	pop	{r7, pc}
 80112de:	46c0      	nop			@ (mov r8, r8)
 80112e0:	20000c44 	.word	0x20000c44

080112e4 <_UG_WindowDrawTitle>:
   }
   return h;
}

static UG_RESULT _UG_WindowDrawTitle( UG_WINDOW* wnd )
{
 80112e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80112e6:	b08f      	sub	sp, #60	@ 0x3c
 80112e8:	af02      	add	r7, sp, #8
 80112ea:	6078      	str	r0, [r7, #4]
   UG_TEXT txt;
   UG_S16 xs,ys,xe,ye;

   if ( (wnd != NULL) && (wnd->state & WND_STATE_VALID) )
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d100      	bne.n	80112f4 <_UG_WindowDrawTitle+0x10>
 80112f2:	e0cd      	b.n	8011490 <_UG_WindowDrawTitle+0x1ac>
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	7a1b      	ldrb	r3, [r3, #8]
 80112f8:	001a      	movs	r2, r3
 80112fa:	2302      	movs	r3, #2
 80112fc:	4013      	ands	r3, r2
 80112fe:	d100      	bne.n	8011302 <_UG_WindowDrawTitle+0x1e>
 8011300:	e0c6      	b.n	8011490 <_UG_WindowDrawTitle+0x1ac>
   {
      xs = wnd->xs;
 8011302:	212e      	movs	r1, #46	@ 0x2e
 8011304:	187b      	adds	r3, r7, r1
 8011306:	687a      	ldr	r2, [r7, #4]
 8011308:	89d2      	ldrh	r2, [r2, #14]
 801130a:	801a      	strh	r2, [r3, #0]
      ys = wnd->ys;
 801130c:	202c      	movs	r0, #44	@ 0x2c
 801130e:	183b      	adds	r3, r7, r0
 8011310:	687a      	ldr	r2, [r7, #4]
 8011312:	8a12      	ldrh	r2, [r2, #16]
 8011314:	801a      	strh	r2, [r3, #0]
      xe = wnd->xe;
 8011316:	242a      	movs	r4, #42	@ 0x2a
 8011318:	193b      	adds	r3, r7, r4
 801131a:	687a      	ldr	r2, [r7, #4]
 801131c:	8a52      	ldrh	r2, [r2, #18]
 801131e:	801a      	strh	r2, [r3, #0]
      ye = wnd->ye;
 8011320:	2528      	movs	r5, #40	@ 0x28
 8011322:	197b      	adds	r3, r7, r5
 8011324:	687a      	ldr	r2, [r7, #4]
 8011326:	8a92      	ldrh	r2, [r2, #20]
 8011328:	801a      	strh	r2, [r3, #0]

      /* 3D style? */
      if ( wnd->style & WND_STYLE_3D )
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	7d9b      	ldrb	r3, [r3, #22]
 801132e:	001a      	movs	r2, r3
 8011330:	2301      	movs	r3, #1
 8011332:	4013      	ands	r3, r2
 8011334:	d017      	beq.n	8011366 <_UG_WindowDrawTitle+0x82>
      {
         xs+=3;
 8011336:	187b      	adds	r3, r7, r1
 8011338:	881b      	ldrh	r3, [r3, #0]
 801133a:	3303      	adds	r3, #3
 801133c:	b29a      	uxth	r2, r3
 801133e:	187b      	adds	r3, r7, r1
 8011340:	801a      	strh	r2, [r3, #0]
         ys+=3;
 8011342:	183b      	adds	r3, r7, r0
 8011344:	881b      	ldrh	r3, [r3, #0]
 8011346:	3303      	adds	r3, #3
 8011348:	b29a      	uxth	r2, r3
 801134a:	183b      	adds	r3, r7, r0
 801134c:	801a      	strh	r2, [r3, #0]
         xe-=3;
 801134e:	193b      	adds	r3, r7, r4
 8011350:	881b      	ldrh	r3, [r3, #0]
 8011352:	3b03      	subs	r3, #3
 8011354:	b29a      	uxth	r2, r3
 8011356:	193b      	adds	r3, r7, r4
 8011358:	801a      	strh	r2, [r3, #0]
         ye-=3;
 801135a:	197b      	adds	r3, r7, r5
 801135c:	881b      	ldrh	r3, [r3, #0]
 801135e:	3b03      	subs	r3, #3
 8011360:	b29a      	uxth	r2, r3
 8011362:	197b      	adds	r3, r7, r5
 8011364:	801a      	strh	r2, [r3, #0]
      }

      /* Is the window active or inactive? */
      if ( wnd == gui->active_window )
 8011366:	4b4d      	ldr	r3, [pc, #308]	@ (801149c <_UG_WindowDrawTitle+0x1b8>)
 8011368:	681b      	ldr	r3, [r3, #0]
 801136a:	691b      	ldr	r3, [r3, #16]
 801136c:	687a      	ldr	r2, [r7, #4]
 801136e:	429a      	cmp	r2, r3
 8011370:	d109      	bne.n	8011386 <_UG_WindowDrawTitle+0xa2>
      {
         txt.bc = wnd->title.bc;
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 8011376:	210c      	movs	r1, #12
 8011378:	187b      	adds	r3, r7, r1
 801137a:	825a      	strh	r2, [r3, #18]
         txt.fc = wnd->title.fc;
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 8011380:	187b      	adds	r3, r7, r1
 8011382:	821a      	strh	r2, [r3, #16]
 8011384:	e008      	b.n	8011398 <_UG_WindowDrawTitle+0xb4>
      }
      else
      {
         txt.bc = wnd->title.ibc;
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801138a:	210c      	movs	r1, #12
 801138c:	187b      	adds	r3, r7, r1
 801138e:	825a      	strh	r2, [r3, #18]
         txt.fc = wnd->title.ifc;
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8011394:	187b      	adds	r3, r7, r1
 8011396:	821a      	strh	r2, [r3, #16]
      }

      /* Draw title */
      UG_FillFrame(xs,ys,xe,ys+wnd->title.height-1,txt.bc);
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	222c      	movs	r2, #44	@ 0x2c
 801139c:	5c9b      	ldrb	r3, [r3, r2]
 801139e:	001a      	movs	r2, r3
 80113a0:	212c      	movs	r1, #44	@ 0x2c
 80113a2:	187b      	adds	r3, r7, r1
 80113a4:	881b      	ldrh	r3, [r3, #0]
 80113a6:	18d3      	adds	r3, r2, r3
 80113a8:	b29b      	uxth	r3, r3
 80113aa:	3b01      	subs	r3, #1
 80113ac:	b29b      	uxth	r3, r3
 80113ae:	b21d      	sxth	r5, r3
 80113b0:	260c      	movs	r6, #12
 80113b2:	19bb      	adds	r3, r7, r6
 80113b4:	8a5b      	ldrh	r3, [r3, #18]
 80113b6:	222a      	movs	r2, #42	@ 0x2a
 80113b8:	18ba      	adds	r2, r7, r2
 80113ba:	2000      	movs	r0, #0
 80113bc:	5e14      	ldrsh	r4, [r2, r0]
 80113be:	187a      	adds	r2, r7, r1
 80113c0:	2000      	movs	r0, #0
 80113c2:	5e11      	ldrsh	r1, [r2, r0]
 80113c4:	202e      	movs	r0, #46	@ 0x2e
 80113c6:	183a      	adds	r2, r7, r0
 80113c8:	2000      	movs	r0, #0
 80113ca:	5e10      	ldrsh	r0, [r2, r0]
 80113cc:	9300      	str	r3, [sp, #0]
 80113ce:	002b      	movs	r3, r5
 80113d0:	0022      	movs	r2, r4
 80113d2:	f7fe f89d 	bl	800f510 <UG_FillFrame>

      /* Draw title text */
      txt.str = wnd->title.str;
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	699a      	ldr	r2, [r3, #24]
 80113da:	19bb      	adds	r3, r7, r6
 80113dc:	601a      	str	r2, [r3, #0]
      txt.font = wnd->title.font;
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	69da      	ldr	r2, [r3, #28]
 80113e2:	19bb      	adds	r3, r7, r6
 80113e4:	605a      	str	r2, [r3, #4]
      txt.a.xs = xs+3;
 80113e6:	202e      	movs	r0, #46	@ 0x2e
 80113e8:	183b      	adds	r3, r7, r0
 80113ea:	881b      	ldrh	r3, [r3, #0]
 80113ec:	3303      	adds	r3, #3
 80113ee:	b29b      	uxth	r3, r3
 80113f0:	b21a      	sxth	r2, r3
 80113f2:	0031      	movs	r1, r6
 80113f4:	187b      	adds	r3, r7, r1
 80113f6:	811a      	strh	r2, [r3, #8]
      txt.a.ys = ys;
 80113f8:	187b      	adds	r3, r7, r1
 80113fa:	242c      	movs	r4, #44	@ 0x2c
 80113fc:	193a      	adds	r2, r7, r4
 80113fe:	8812      	ldrh	r2, [r2, #0]
 8011400:	815a      	strh	r2, [r3, #10]
      txt.a.xe = xe;
 8011402:	187b      	adds	r3, r7, r1
 8011404:	262a      	movs	r6, #42	@ 0x2a
 8011406:	19ba      	adds	r2, r7, r6
 8011408:	8812      	ldrh	r2, [r2, #0]
 801140a:	819a      	strh	r2, [r3, #12]
      txt.a.ye = ys+wnd->title.height-1;
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	222c      	movs	r2, #44	@ 0x2c
 8011410:	5c9b      	ldrb	r3, [r3, r2]
 8011412:	001a      	movs	r2, r3
 8011414:	193b      	adds	r3, r7, r4
 8011416:	881b      	ldrh	r3, [r3, #0]
 8011418:	18d3      	adds	r3, r2, r3
 801141a:	b29b      	uxth	r3, r3
 801141c:	3b01      	subs	r3, #1
 801141e:	b29b      	uxth	r3, r3
 8011420:	b21a      	sxth	r2, r3
 8011422:	187b      	adds	r3, r7, r1
 8011424:	81da      	strh	r2, [r3, #14]
      txt.align = wnd->title.align;
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	2222      	movs	r2, #34	@ 0x22
 801142a:	5c9a      	ldrb	r2, [r3, r2]
 801142c:	187b      	adds	r3, r7, r1
 801142e:	751a      	strb	r2, [r3, #20]
      txt.h_space = wnd->title.h_space;
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	2220      	movs	r2, #32
 8011434:	569b      	ldrsb	r3, [r3, r2]
 8011436:	001a      	movs	r2, r3
 8011438:	187b      	adds	r3, r7, r1
 801143a:	82da      	strh	r2, [r3, #22]
      txt.v_space = wnd->title.v_space;
 801143c:	687b      	ldr	r3, [r7, #4]
 801143e:	2221      	movs	r2, #33	@ 0x21
 8011440:	569b      	ldrsb	r3, [r3, r2]
 8011442:	001a      	movs	r2, r3
 8011444:	187b      	adds	r3, r7, r1
 8011446:	831a      	strh	r2, [r3, #24]
      _UG_PutText( &txt );
 8011448:	187b      	adds	r3, r7, r1
 801144a:	0018      	movs	r0, r3
 801144c:	f7ff fb36 	bl	8010abc <_UG_PutText>

      /* Draw line */
      UG_DrawLine(xs,ys+wnd->title.height,xe,ys+wnd->title.height,pal_window[11]);
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	222c      	movs	r2, #44	@ 0x2c
 8011454:	5c9b      	ldrb	r3, [r3, r2]
 8011456:	001a      	movs	r2, r3
 8011458:	193b      	adds	r3, r7, r4
 801145a:	881b      	ldrh	r3, [r3, #0]
 801145c:	18d3      	adds	r3, r2, r3
 801145e:	b29b      	uxth	r3, r3
 8011460:	b219      	sxth	r1, r3
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	222c      	movs	r2, #44	@ 0x2c
 8011466:	5c9b      	ldrb	r3, [r3, r2]
 8011468:	001a      	movs	r2, r3
 801146a:	193b      	adds	r3, r7, r4
 801146c:	881b      	ldrh	r3, [r3, #0]
 801146e:	18d3      	adds	r3, r2, r3
 8011470:	b29b      	uxth	r3, r3
 8011472:	b21c      	sxth	r4, r3
 8011474:	4d0a      	ldr	r5, [pc, #40]	@ (80114a0 <_UG_WindowDrawTitle+0x1bc>)
 8011476:	19bb      	adds	r3, r7, r6
 8011478:	2200      	movs	r2, #0
 801147a:	5e9a      	ldrsh	r2, [r3, r2]
 801147c:	202e      	movs	r0, #46	@ 0x2e
 801147e:	183b      	adds	r3, r7, r0
 8011480:	2000      	movs	r0, #0
 8011482:	5e18      	ldrsh	r0, [r3, r0]
 8011484:	9500      	str	r5, [sp, #0]
 8011486:	0023      	movs	r3, r4
 8011488:	f7fe f8e8 	bl	800f65c <UG_DrawLine>
      return UG_RESULT_OK;
 801148c:	2300      	movs	r3, #0
 801148e:	e001      	b.n	8011494 <_UG_WindowDrawTitle+0x1b0>
   }
   return UG_RESULT_FAIL;
 8011490:	2301      	movs	r3, #1
 8011492:	425b      	negs	r3, r3
}
 8011494:	0018      	movs	r0, r3
 8011496:	46bd      	mov	sp, r7
 8011498:	b00d      	add	sp, #52	@ 0x34
 801149a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801149c:	20000c44 	.word	0x20000c44
 80114a0:	00009d13 	.word	0x00009d13

080114a4 <_UG_WindowUpdate>:

static void _UG_WindowUpdate( UG_WINDOW* wnd )
{
 80114a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80114a6:	b089      	sub	sp, #36	@ 0x24
 80114a8:	af02      	add	r7, sp, #8
 80114aa:	6078      	str	r0, [r7, #4]
   UG_U16 i,objcnt;
   UG_OBJECT* obj;
   UG_S16 xs,ys,xe,ye;

   xs = wnd->xs;
 80114ac:	2014      	movs	r0, #20
 80114ae:	183b      	adds	r3, r7, r0
 80114b0:	687a      	ldr	r2, [r7, #4]
 80114b2:	89d2      	ldrh	r2, [r2, #14]
 80114b4:	801a      	strh	r2, [r3, #0]
   ys = wnd->ys;
 80114b6:	2112      	movs	r1, #18
 80114b8:	187b      	adds	r3, r7, r1
 80114ba:	687a      	ldr	r2, [r7, #4]
 80114bc:	8a12      	ldrh	r2, [r2, #16]
 80114be:	801a      	strh	r2, [r3, #0]
   xe = wnd->xe;
 80114c0:	2510      	movs	r5, #16
 80114c2:	197b      	adds	r3, r7, r5
 80114c4:	687a      	ldr	r2, [r7, #4]
 80114c6:	8a52      	ldrh	r2, [r2, #18]
 80114c8:	801a      	strh	r2, [r3, #0]
   ye = wnd->ye;
 80114ca:	240e      	movs	r4, #14
 80114cc:	193b      	adds	r3, r7, r4
 80114ce:	687a      	ldr	r2, [r7, #4]
 80114d0:	8a92      	ldrh	r2, [r2, #20]
 80114d2:	801a      	strh	r2, [r3, #0]

   wnd->state &= ~WND_STATE_UPDATE;
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	7a1b      	ldrb	r3, [r3, #8]
 80114d8:	2220      	movs	r2, #32
 80114da:	4393      	bics	r3, r2
 80114dc:	b2da      	uxtb	r2, r3
 80114de:	687b      	ldr	r3, [r7, #4]
 80114e0:	721a      	strb	r2, [r3, #8]
   /* Is the window visible? */
   if ( wnd->state & WND_STATE_VISIBLE )
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	7a1b      	ldrb	r3, [r3, #8]
 80114e6:	001a      	movs	r2, r3
 80114e8:	2308      	movs	r3, #8
 80114ea:	4013      	ands	r3, r2
 80114ec:	d100      	bne.n	80114f0 <_UG_WindowUpdate+0x4c>
 80114ee:	e0af      	b.n	8011650 <_UG_WindowUpdate+0x1ac>
   {
      /* 3D style? */
      if ( (wnd->style & WND_STYLE_3D) && !(wnd->state & WND_STATE_REDRAW_TITLE) )
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	7d9b      	ldrb	r3, [r3, #22]
 80114f4:	001a      	movs	r2, r3
 80114f6:	2301      	movs	r3, #1
 80114f8:	4013      	ands	r3, r2
 80114fa:	d033      	beq.n	8011564 <_UG_WindowUpdate+0xc0>
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	7a1b      	ldrb	r3, [r3, #8]
 8011500:	001a      	movs	r2, r3
 8011502:	2340      	movs	r3, #64	@ 0x40
 8011504:	4013      	ands	r3, r2
 8011506:	d12d      	bne.n	8011564 <_UG_WindowUpdate+0xc0>
      {
         _UG_DrawObjectFrame(xs,ys,xe,ye,(UG_COLOR*)pal_window);
 8011508:	193b      	adds	r3, r7, r4
 801150a:	2400      	movs	r4, #0
 801150c:	5f1c      	ldrsh	r4, [r3, r4]
 801150e:	197b      	adds	r3, r7, r5
 8011510:	2200      	movs	r2, #0
 8011512:	5e9a      	ldrsh	r2, [r3, r2]
 8011514:	000e      	movs	r6, r1
 8011516:	187b      	adds	r3, r7, r1
 8011518:	2100      	movs	r1, #0
 801151a:	5e59      	ldrsh	r1, [r3, r1]
 801151c:	0005      	movs	r5, r0
 801151e:	183b      	adds	r3, r7, r0
 8011520:	2000      	movs	r0, #0
 8011522:	5e18      	ldrsh	r0, [r3, r0]
 8011524:	4b56      	ldr	r3, [pc, #344]	@ (8011680 <_UG_WindowUpdate+0x1dc>)
 8011526:	9300      	str	r3, [sp, #0]
 8011528:	0023      	movs	r3, r4
 801152a:	f7ff fc95 	bl	8010e58 <_UG_DrawObjectFrame>
         xs+=3;
 801152e:	0028      	movs	r0, r5
 8011530:	183b      	adds	r3, r7, r0
 8011532:	881b      	ldrh	r3, [r3, #0]
 8011534:	3303      	adds	r3, #3
 8011536:	b29a      	uxth	r2, r3
 8011538:	183b      	adds	r3, r7, r0
 801153a:	801a      	strh	r2, [r3, #0]
         ys+=3;
 801153c:	19bb      	adds	r3, r7, r6
 801153e:	881b      	ldrh	r3, [r3, #0]
 8011540:	3303      	adds	r3, #3
 8011542:	b29a      	uxth	r2, r3
 8011544:	19bb      	adds	r3, r7, r6
 8011546:	801a      	strh	r2, [r3, #0]
         xe-=3;
 8011548:	2510      	movs	r5, #16
 801154a:	197b      	adds	r3, r7, r5
 801154c:	881b      	ldrh	r3, [r3, #0]
 801154e:	3b03      	subs	r3, #3
 8011550:	b29a      	uxth	r2, r3
 8011552:	197b      	adds	r3, r7, r5
 8011554:	801a      	strh	r2, [r3, #0]
         ye-=3;
 8011556:	240e      	movs	r4, #14
 8011558:	193b      	adds	r3, r7, r4
 801155a:	881b      	ldrh	r3, [r3, #0]
 801155c:	3b03      	subs	r3, #3
 801155e:	b29a      	uxth	r2, r3
 8011560:	193b      	adds	r3, r7, r4
 8011562:	801a      	strh	r2, [r3, #0]
      }
      /* Show title bar? */
      if ( wnd->style & WND_STYLE_SHOW_TITLE )
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	7d9b      	ldrb	r3, [r3, #22]
 8011568:	001a      	movs	r2, r3
 801156a:	2302      	movs	r3, #2
 801156c:	4013      	ands	r3, r2
 801156e:	d01e      	beq.n	80115ae <_UG_WindowUpdate+0x10a>
      {
         _UG_WindowDrawTitle( wnd );
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	0018      	movs	r0, r3
 8011574:	f7ff feb6 	bl	80112e4 <_UG_WindowDrawTitle>
         ys += wnd->title.height+1;
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	222c      	movs	r2, #44	@ 0x2c
 801157c:	5c9b      	ldrb	r3, [r3, r2]
 801157e:	001a      	movs	r2, r3
 8011580:	2112      	movs	r1, #18
 8011582:	187b      	adds	r3, r7, r1
 8011584:	881b      	ldrh	r3, [r3, #0]
 8011586:	18d3      	adds	r3, r2, r3
 8011588:	b29b      	uxth	r3, r3
 801158a:	3301      	adds	r3, #1
 801158c:	b29a      	uxth	r2, r3
 801158e:	187b      	adds	r3, r7, r1
 8011590:	801a      	strh	r2, [r3, #0]
         if ( wnd->state & WND_STATE_REDRAW_TITLE )
 8011592:	687b      	ldr	r3, [r7, #4]
 8011594:	7a1b      	ldrb	r3, [r3, #8]
 8011596:	001a      	movs	r2, r3
 8011598:	2340      	movs	r3, #64	@ 0x40
 801159a:	4013      	ands	r3, r2
 801159c:	d007      	beq.n	80115ae <_UG_WindowUpdate+0x10a>
         {
            wnd->state &= ~WND_STATE_REDRAW_TITLE;
 801159e:	687b      	ldr	r3, [r7, #4]
 80115a0:	7a1b      	ldrb	r3, [r3, #8]
 80115a2:	2240      	movs	r2, #64	@ 0x40
 80115a4:	4393      	bics	r3, r2
 80115a6:	b2da      	uxtb	r2, r3
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	721a      	strb	r2, [r3, #8]
            return;
 80115ac:	e064      	b.n	8011678 <_UG_WindowUpdate+0x1d4>
         }
      }
      /* Draw window area? */
      UG_FillFrame(xs,ys,xe,ye,wnd->bc);
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	899b      	ldrh	r3, [r3, #12]
 80115b2:	220e      	movs	r2, #14
 80115b4:	18ba      	adds	r2, r7, r2
 80115b6:	2500      	movs	r5, #0
 80115b8:	5f55      	ldrsh	r5, [r2, r5]
 80115ba:	2210      	movs	r2, #16
 80115bc:	18ba      	adds	r2, r7, r2
 80115be:	2400      	movs	r4, #0
 80115c0:	5f14      	ldrsh	r4, [r2, r4]
 80115c2:	2212      	movs	r2, #18
 80115c4:	18ba      	adds	r2, r7, r2
 80115c6:	2100      	movs	r1, #0
 80115c8:	5e51      	ldrsh	r1, [r2, r1]
 80115ca:	2214      	movs	r2, #20
 80115cc:	18ba      	adds	r2, r7, r2
 80115ce:	2000      	movs	r0, #0
 80115d0:	5e10      	ldrsh	r0, [r2, r0]
 80115d2:	9300      	str	r3, [sp, #0]
 80115d4:	002b      	movs	r3, r5
 80115d6:	0022      	movs	r2, r4
 80115d8:	f7fd ff9a 	bl	800f510 <UG_FillFrame>

      /* Force each object to be updated! */
      objcnt = wnd->objcnt;
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	781a      	ldrb	r2, [r3, #0]
 80115e0:	230c      	movs	r3, #12
 80115e2:	18fb      	adds	r3, r7, r3
 80115e4:	801a      	strh	r2, [r3, #0]
      for(i=0; i<objcnt; i++)
 80115e6:	2316      	movs	r3, #22
 80115e8:	18fb      	adds	r3, r7, r3
 80115ea:	2200      	movs	r2, #0
 80115ec:	801a      	strh	r2, [r3, #0]
 80115ee:	e026      	b.n	801163e <_UG_WindowUpdate+0x19a>
      {
         obj = (UG_OBJECT*)&wnd->objlst[i];
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	685a      	ldr	r2, [r3, #4]
 80115f4:	2316      	movs	r3, #22
 80115f6:	18fb      	adds	r3, r7, r3
 80115f8:	881b      	ldrh	r3, [r3, #0]
 80115fa:	015b      	lsls	r3, r3, #5
 80115fc:	18d3      	adds	r3, r2, r3
 80115fe:	60bb      	str	r3, [r7, #8]
         if ( !(obj->state & OBJ_STATE_FREE) && (obj->state & OBJ_STATE_VALID) && (obj->state & OBJ_STATE_VISIBLE) ) obj->state |= (OBJ_STATE_UPDATE | OBJ_STATE_REDRAW);
 8011600:	68bb      	ldr	r3, [r7, #8]
 8011602:	781b      	ldrb	r3, [r3, #0]
 8011604:	001a      	movs	r2, r3
 8011606:	2301      	movs	r3, #1
 8011608:	4013      	ands	r3, r2
 801160a:	d112      	bne.n	8011632 <_UG_WindowUpdate+0x18e>
 801160c:	68bb      	ldr	r3, [r7, #8]
 801160e:	781b      	ldrb	r3, [r3, #0]
 8011610:	001a      	movs	r2, r3
 8011612:	2302      	movs	r3, #2
 8011614:	4013      	ands	r3, r2
 8011616:	d00c      	beq.n	8011632 <_UG_WindowUpdate+0x18e>
 8011618:	68bb      	ldr	r3, [r7, #8]
 801161a:	781b      	ldrb	r3, [r3, #0]
 801161c:	001a      	movs	r2, r3
 801161e:	2308      	movs	r3, #8
 8011620:	4013      	ands	r3, r2
 8011622:	d006      	beq.n	8011632 <_UG_WindowUpdate+0x18e>
 8011624:	68bb      	ldr	r3, [r7, #8]
 8011626:	781b      	ldrb	r3, [r3, #0]
 8011628:	2260      	movs	r2, #96	@ 0x60
 801162a:	4313      	orrs	r3, r2
 801162c:	b2da      	uxtb	r2, r3
 801162e:	68bb      	ldr	r3, [r7, #8]
 8011630:	701a      	strb	r2, [r3, #0]
      for(i=0; i<objcnt; i++)
 8011632:	2116      	movs	r1, #22
 8011634:	187b      	adds	r3, r7, r1
 8011636:	881a      	ldrh	r2, [r3, #0]
 8011638:	187b      	adds	r3, r7, r1
 801163a:	3201      	adds	r2, #1
 801163c:	801a      	strh	r2, [r3, #0]
 801163e:	2316      	movs	r3, #22
 8011640:	18fa      	adds	r2, r7, r3
 8011642:	230c      	movs	r3, #12
 8011644:	18fb      	adds	r3, r7, r3
 8011646:	8812      	ldrh	r2, [r2, #0]
 8011648:	881b      	ldrh	r3, [r3, #0]
 801164a:	429a      	cmp	r2, r3
 801164c:	d3d0      	bcc.n	80115f0 <_UG_WindowUpdate+0x14c>
 801164e:	e013      	b.n	8011678 <_UG_WindowUpdate+0x1d4>
      }
   }
   else
   {
      UG_FillFrame(wnd->xs,wnd->xs,wnd->xe,wnd->ye,gui->desktop_color);
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	200e      	movs	r0, #14
 8011654:	5e18      	ldrsh	r0, [r3, r0]
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	210e      	movs	r1, #14
 801165a:	5e59      	ldrsh	r1, [r3, r1]
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	2212      	movs	r2, #18
 8011660:	5e9a      	ldrsh	r2, [r3, r2]
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	2414      	movs	r4, #20
 8011666:	5f1c      	ldrsh	r4, [r3, r4]
 8011668:	4b06      	ldr	r3, [pc, #24]	@ (8011684 <_UG_WindowUpdate+0x1e0>)
 801166a:	681b      	ldr	r3, [r3, #0]
 801166c:	2550      	movs	r5, #80	@ 0x50
 801166e:	5b5b      	ldrh	r3, [r3, r5]
 8011670:	9300      	str	r3, [sp, #0]
 8011672:	0023      	movs	r3, r4
 8011674:	f7fd ff4c 	bl	800f510 <UG_FillFrame>
   }
}
 8011678:	46bd      	mov	sp, r7
 801167a:	b007      	add	sp, #28
 801167c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801167e:	46c0      	nop			@ (mov r8, r8)
 8011680:	08019d34 	.word	0x08019d34
 8011684:	20000c44 	.word	0x20000c44

08011688 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8011688:	b580      	push	{r7, lr}
 801168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 801168c:	4914      	ldr	r1, [pc, #80]	@ (80116e0 <MX_USB_DEVICE_Init+0x58>)
 801168e:	4b15      	ldr	r3, [pc, #84]	@ (80116e4 <MX_USB_DEVICE_Init+0x5c>)
 8011690:	2200      	movs	r2, #0
 8011692:	0018      	movs	r0, r3
 8011694:	f7fb ff98 	bl	800d5c8 <USBD_Init>
 8011698:	1e03      	subs	r3, r0, #0
 801169a:	d001      	beq.n	80116a0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801169c:	f7f2 fb0e 	bl	8003cbc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80116a0:	4a11      	ldr	r2, [pc, #68]	@ (80116e8 <MX_USB_DEVICE_Init+0x60>)
 80116a2:	4b10      	ldr	r3, [pc, #64]	@ (80116e4 <MX_USB_DEVICE_Init+0x5c>)
 80116a4:	0011      	movs	r1, r2
 80116a6:	0018      	movs	r0, r3
 80116a8:	f7fb ffbf 	bl	800d62a <USBD_RegisterClass>
 80116ac:	1e03      	subs	r3, r0, #0
 80116ae:	d001      	beq.n	80116b4 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
 80116b0:	f7f2 fb04 	bl	8003cbc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80116b4:	4a0d      	ldr	r2, [pc, #52]	@ (80116ec <MX_USB_DEVICE_Init+0x64>)
 80116b6:	4b0b      	ldr	r3, [pc, #44]	@ (80116e4 <MX_USB_DEVICE_Init+0x5c>)
 80116b8:	0011      	movs	r1, r2
 80116ba:	0018      	movs	r0, r3
 80116bc:	f7fb fed4 	bl	800d468 <USBD_CDC_RegisterInterface>
 80116c0:	1e03      	subs	r3, r0, #0
 80116c2:	d001      	beq.n	80116c8 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
 80116c4:	f7f2 fafa 	bl	8003cbc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80116c8:	4b06      	ldr	r3, [pc, #24]	@ (80116e4 <MX_USB_DEVICE_Init+0x5c>)
 80116ca:	0018      	movs	r0, r3
 80116cc:	f7fb ffcd 	bl	800d66a <USBD_Start>
 80116d0:	1e03      	subs	r3, r0, #0
 80116d2:	d001      	beq.n	80116d8 <MX_USB_DEVICE_Init+0x50>
  {
    Error_Handler();
 80116d4:	f7f2 faf2 	bl	8003cbc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80116d8:	46c0      	nop			@ (mov r8, r8)
 80116da:	46bd      	mov	sp, r7
 80116dc:	bd80      	pop	{r7, pc}
 80116de:	46c0      	nop			@ (mov r8, r8)
 80116e0:	200001ac 	.word	0x200001ac
 80116e4:	20000c60 	.word	0x20000c60
 80116e8:	20000088 	.word	0x20000088
 80116ec:	2000019c 	.word	0x2000019c

080116f0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80116f0:	b580      	push	{r7, lr}
 80116f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80116f4:	4907      	ldr	r1, [pc, #28]	@ (8011714 <CDC_Init_FS+0x24>)
 80116f6:	4b08      	ldr	r3, [pc, #32]	@ (8011718 <CDC_Init_FS+0x28>)
 80116f8:	2200      	movs	r2, #0
 80116fa:	0018      	movs	r0, r3
 80116fc:	f7fb fecf 	bl	800d49e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8011700:	4a06      	ldr	r2, [pc, #24]	@ (801171c <CDC_Init_FS+0x2c>)
 8011702:	4b05      	ldr	r3, [pc, #20]	@ (8011718 <CDC_Init_FS+0x28>)
 8011704:	0011      	movs	r1, r2
 8011706:	0018      	movs	r0, r3
 8011708:	f7fb fee5 	bl	800d4d6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801170c:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801170e:	0018      	movs	r0, r3
 8011710:	46bd      	mov	sp, r7
 8011712:	bd80      	pop	{r7, pc}
 8011714:	20001324 	.word	0x20001324
 8011718:	20000c60 	.word	0x20000c60
 801171c:	20000f24 	.word	0x20000f24

08011720 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8011720:	b580      	push	{r7, lr}
 8011722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8011724:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8011726:	0018      	movs	r0, r3
 8011728:	46bd      	mov	sp, r7
 801172a:	bd80      	pop	{r7, pc}

0801172c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801172c:	b580      	push	{r7, lr}
 801172e:	b082      	sub	sp, #8
 8011730:	af00      	add	r7, sp, #0
 8011732:	6039      	str	r1, [r7, #0]
 8011734:	0011      	movs	r1, r2
 8011736:	1dfb      	adds	r3, r7, #7
 8011738:	1c02      	adds	r2, r0, #0
 801173a:	701a      	strb	r2, [r3, #0]
 801173c:	1d3b      	adds	r3, r7, #4
 801173e:	1c0a      	adds	r2, r1, #0
 8011740:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8011742:	1dfb      	adds	r3, r7, #7
 8011744:	781b      	ldrb	r3, [r3, #0]
 8011746:	2b23      	cmp	r3, #35	@ 0x23
 8011748:	d804      	bhi.n	8011754 <CDC_Control_FS+0x28>
 801174a:	009a      	lsls	r2, r3, #2
 801174c:	4b04      	ldr	r3, [pc, #16]	@ (8011760 <CDC_Control_FS+0x34>)
 801174e:	18d3      	adds	r3, r2, r3
 8011750:	681b      	ldr	r3, [r3, #0]
 8011752:	469f      	mov	pc, r3
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8011754:	46c0      	nop			@ (mov r8, r8)
  }

  return (USBD_OK);
 8011756:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8011758:	0018      	movs	r0, r3
 801175a:	46bd      	mov	sp, r7
 801175c:	b002      	add	sp, #8
 801175e:	bd80      	pop	{r7, pc}
 8011760:	08019de8 	.word	0x08019de8

08011764 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8011764:	b580      	push	{r7, lr}
 8011766:	b082      	sub	sp, #8
 8011768:	af00      	add	r7, sp, #0
 801176a:	6078      	str	r0, [r7, #4]
 801176c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801176e:	687a      	ldr	r2, [r7, #4]
 8011770:	4b06      	ldr	r3, [pc, #24]	@ (801178c <CDC_Receive_FS+0x28>)
 8011772:	0011      	movs	r1, r2
 8011774:	0018      	movs	r0, r3
 8011776:	f7fb feae 	bl	800d4d6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801177a:	4b04      	ldr	r3, [pc, #16]	@ (801178c <CDC_Receive_FS+0x28>)
 801177c:	0018      	movs	r0, r3
 801177e:	f7fb fef5 	bl	800d56c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8011782:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8011784:	0018      	movs	r0, r3
 8011786:	46bd      	mov	sp, r7
 8011788:	b002      	add	sp, #8
 801178a:	bd80      	pop	{r7, pc}
 801178c:	20000c60 	.word	0x20000c60

08011790 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8011790:	b5b0      	push	{r4, r5, r7, lr}
 8011792:	b084      	sub	sp, #16
 8011794:	af00      	add	r7, sp, #0
 8011796:	6078      	str	r0, [r7, #4]
 8011798:	000a      	movs	r2, r1
 801179a:	1cbb      	adds	r3, r7, #2
 801179c:	801a      	strh	r2, [r3, #0]
  uint8_t result = USBD_OK;
 801179e:	230f      	movs	r3, #15
 80117a0:	18fb      	adds	r3, r7, r3
 80117a2:	2200      	movs	r2, #0
 80117a4:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80117a6:	4a11      	ldr	r2, [pc, #68]	@ (80117ec <CDC_Transmit_FS+0x5c>)
 80117a8:	23ae      	movs	r3, #174	@ 0xae
 80117aa:	009b      	lsls	r3, r3, #2
 80117ac:	58d3      	ldr	r3, [r2, r3]
 80117ae:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80117b0:	68ba      	ldr	r2, [r7, #8]
 80117b2:	2385      	movs	r3, #133	@ 0x85
 80117b4:	009b      	lsls	r3, r3, #2
 80117b6:	58d3      	ldr	r3, [r2, r3]
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	d001      	beq.n	80117c0 <CDC_Transmit_FS+0x30>
    return USBD_BUSY;
 80117bc:	2301      	movs	r3, #1
 80117be:	e010      	b.n	80117e2 <CDC_Transmit_FS+0x52>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80117c0:	1cbb      	adds	r3, r7, #2
 80117c2:	881a      	ldrh	r2, [r3, #0]
 80117c4:	6879      	ldr	r1, [r7, #4]
 80117c6:	4b09      	ldr	r3, [pc, #36]	@ (80117ec <CDC_Transmit_FS+0x5c>)
 80117c8:	0018      	movs	r0, r3
 80117ca:	f7fb fe68 	bl	800d49e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80117ce:	250f      	movs	r5, #15
 80117d0:	197c      	adds	r4, r7, r5
 80117d2:	4b06      	ldr	r3, [pc, #24]	@ (80117ec <CDC_Transmit_FS+0x5c>)
 80117d4:	0018      	movs	r0, r3
 80117d6:	f7fb fe92 	bl	800d4fe <USBD_CDC_TransmitPacket>
 80117da:	0003      	movs	r3, r0
 80117dc:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 7 */
  return result;
 80117de:	197b      	adds	r3, r7, r5
 80117e0:	781b      	ldrb	r3, [r3, #0]
}
 80117e2:	0018      	movs	r0, r3
 80117e4:	46bd      	mov	sp, r7
 80117e6:	b004      	add	sp, #16
 80117e8:	bdb0      	pop	{r4, r5, r7, pc}
 80117ea:	46c0      	nop			@ (mov r8, r8)
 80117ec:	20000c60 	.word	0x20000c60

080117f0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80117f0:	b580      	push	{r7, lr}
 80117f2:	b082      	sub	sp, #8
 80117f4:	af00      	add	r7, sp, #0
 80117f6:	0002      	movs	r2, r0
 80117f8:	6039      	str	r1, [r7, #0]
 80117fa:	1dfb      	adds	r3, r7, #7
 80117fc:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80117fe:	683b      	ldr	r3, [r7, #0]
 8011800:	2212      	movs	r2, #18
 8011802:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8011804:	4b02      	ldr	r3, [pc, #8]	@ (8011810 <USBD_FS_DeviceDescriptor+0x20>)
}
 8011806:	0018      	movs	r0, r3
 8011808:	46bd      	mov	sp, r7
 801180a:	b002      	add	sp, #8
 801180c:	bd80      	pop	{r7, pc}
 801180e:	46c0      	nop			@ (mov r8, r8)
 8011810:	200001c8 	.word	0x200001c8

08011814 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011814:	b580      	push	{r7, lr}
 8011816:	b082      	sub	sp, #8
 8011818:	af00      	add	r7, sp, #0
 801181a:	0002      	movs	r2, r0
 801181c:	6039      	str	r1, [r7, #0]
 801181e:	1dfb      	adds	r3, r7, #7
 8011820:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011822:	683b      	ldr	r3, [r7, #0]
 8011824:	2204      	movs	r2, #4
 8011826:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8011828:	4b02      	ldr	r3, [pc, #8]	@ (8011834 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 801182a:	0018      	movs	r0, r3
 801182c:	46bd      	mov	sp, r7
 801182e:	b002      	add	sp, #8
 8011830:	bd80      	pop	{r7, pc}
 8011832:	46c0      	nop			@ (mov r8, r8)
 8011834:	200001dc 	.word	0x200001dc

08011838 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011838:	b580      	push	{r7, lr}
 801183a:	b082      	sub	sp, #8
 801183c:	af00      	add	r7, sp, #0
 801183e:	0002      	movs	r2, r0
 8011840:	6039      	str	r1, [r7, #0]
 8011842:	1dfb      	adds	r3, r7, #7
 8011844:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 8011846:	1dfb      	adds	r3, r7, #7
 8011848:	781b      	ldrb	r3, [r3, #0]
 801184a:	2b00      	cmp	r3, #0
 801184c:	d106      	bne.n	801185c <USBD_FS_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801184e:	683a      	ldr	r2, [r7, #0]
 8011850:	4908      	ldr	r1, [pc, #32]	@ (8011874 <USBD_FS_ProductStrDescriptor+0x3c>)
 8011852:	4b09      	ldr	r3, [pc, #36]	@ (8011878 <USBD_FS_ProductStrDescriptor+0x40>)
 8011854:	0018      	movs	r0, r3
 8011856:	f7fc ffc5 	bl	800e7e4 <USBD_GetString>
 801185a:	e005      	b.n	8011868 <USBD_FS_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801185c:	683a      	ldr	r2, [r7, #0]
 801185e:	4905      	ldr	r1, [pc, #20]	@ (8011874 <USBD_FS_ProductStrDescriptor+0x3c>)
 8011860:	4b05      	ldr	r3, [pc, #20]	@ (8011878 <USBD_FS_ProductStrDescriptor+0x40>)
 8011862:	0018      	movs	r0, r3
 8011864:	f7fc ffbe 	bl	800e7e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011868:	4b02      	ldr	r3, [pc, #8]	@ (8011874 <USBD_FS_ProductStrDescriptor+0x3c>)
}
 801186a:	0018      	movs	r0, r3
 801186c:	46bd      	mov	sp, r7
 801186e:	b002      	add	sp, #8
 8011870:	bd80      	pop	{r7, pc}
 8011872:	46c0      	nop			@ (mov r8, r8)
 8011874:	20001724 	.word	0x20001724
 8011878:	0801673c 	.word	0x0801673c

0801187c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801187c:	b580      	push	{r7, lr}
 801187e:	b082      	sub	sp, #8
 8011880:	af00      	add	r7, sp, #0
 8011882:	0002      	movs	r2, r0
 8011884:	6039      	str	r1, [r7, #0]
 8011886:	1dfb      	adds	r3, r7, #7
 8011888:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801188a:	683a      	ldr	r2, [r7, #0]
 801188c:	4904      	ldr	r1, [pc, #16]	@ (80118a0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801188e:	4b05      	ldr	r3, [pc, #20]	@ (80118a4 <USBD_FS_ManufacturerStrDescriptor+0x28>)
 8011890:	0018      	movs	r0, r3
 8011892:	f7fc ffa7 	bl	800e7e4 <USBD_GetString>
  return USBD_StrDesc;
 8011896:	4b02      	ldr	r3, [pc, #8]	@ (80118a0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
}
 8011898:	0018      	movs	r0, r3
 801189a:	46bd      	mov	sp, r7
 801189c:	b002      	add	sp, #8
 801189e:	bd80      	pop	{r7, pc}
 80118a0:	20001724 	.word	0x20001724
 80118a4:	08016754 	.word	0x08016754

080118a8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80118a8:	b580      	push	{r7, lr}
 80118aa:	b082      	sub	sp, #8
 80118ac:	af00      	add	r7, sp, #0
 80118ae:	0002      	movs	r2, r0
 80118b0:	6039      	str	r1, [r7, #0]
 80118b2:	1dfb      	adds	r3, r7, #7
 80118b4:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80118b6:	683b      	ldr	r3, [r7, #0]
 80118b8:	221a      	movs	r2, #26
 80118ba:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80118bc:	f000 f84c 	bl	8011958 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80118c0:	4b02      	ldr	r3, [pc, #8]	@ (80118cc <USBD_FS_SerialStrDescriptor+0x24>)
}
 80118c2:	0018      	movs	r0, r3
 80118c4:	46bd      	mov	sp, r7
 80118c6:	b002      	add	sp, #8
 80118c8:	bd80      	pop	{r7, pc}
 80118ca:	46c0      	nop			@ (mov r8, r8)
 80118cc:	200001e0 	.word	0x200001e0

080118d0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80118d0:	b580      	push	{r7, lr}
 80118d2:	b082      	sub	sp, #8
 80118d4:	af00      	add	r7, sp, #0
 80118d6:	0002      	movs	r2, r0
 80118d8:	6039      	str	r1, [r7, #0]
 80118da:	1dfb      	adds	r3, r7, #7
 80118dc:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 80118de:	1dfb      	adds	r3, r7, #7
 80118e0:	781b      	ldrb	r3, [r3, #0]
 80118e2:	2b00      	cmp	r3, #0
 80118e4:	d106      	bne.n	80118f4 <USBD_FS_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80118e6:	683a      	ldr	r2, [r7, #0]
 80118e8:	4908      	ldr	r1, [pc, #32]	@ (801190c <USBD_FS_ConfigStrDescriptor+0x3c>)
 80118ea:	4b09      	ldr	r3, [pc, #36]	@ (8011910 <USBD_FS_ConfigStrDescriptor+0x40>)
 80118ec:	0018      	movs	r0, r3
 80118ee:	f7fc ff79 	bl	800e7e4 <USBD_GetString>
 80118f2:	e005      	b.n	8011900 <USBD_FS_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80118f4:	683a      	ldr	r2, [r7, #0]
 80118f6:	4905      	ldr	r1, [pc, #20]	@ (801190c <USBD_FS_ConfigStrDescriptor+0x3c>)
 80118f8:	4b05      	ldr	r3, [pc, #20]	@ (8011910 <USBD_FS_ConfigStrDescriptor+0x40>)
 80118fa:	0018      	movs	r0, r3
 80118fc:	f7fc ff72 	bl	800e7e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011900:	4b02      	ldr	r3, [pc, #8]	@ (801190c <USBD_FS_ConfigStrDescriptor+0x3c>)
}
 8011902:	0018      	movs	r0, r3
 8011904:	46bd      	mov	sp, r7
 8011906:	b002      	add	sp, #8
 8011908:	bd80      	pop	{r7, pc}
 801190a:	46c0      	nop			@ (mov r8, r8)
 801190c:	20001724 	.word	0x20001724
 8011910:	08016768 	.word	0x08016768

08011914 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011914:	b580      	push	{r7, lr}
 8011916:	b082      	sub	sp, #8
 8011918:	af00      	add	r7, sp, #0
 801191a:	0002      	movs	r2, r0
 801191c:	6039      	str	r1, [r7, #0]
 801191e:	1dfb      	adds	r3, r7, #7
 8011920:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 8011922:	1dfb      	adds	r3, r7, #7
 8011924:	781b      	ldrb	r3, [r3, #0]
 8011926:	2b00      	cmp	r3, #0
 8011928:	d106      	bne.n	8011938 <USBD_FS_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801192a:	683a      	ldr	r2, [r7, #0]
 801192c:	4908      	ldr	r1, [pc, #32]	@ (8011950 <USBD_FS_InterfaceStrDescriptor+0x3c>)
 801192e:	4b09      	ldr	r3, [pc, #36]	@ (8011954 <USBD_FS_InterfaceStrDescriptor+0x40>)
 8011930:	0018      	movs	r0, r3
 8011932:	f7fc ff57 	bl	800e7e4 <USBD_GetString>
 8011936:	e005      	b.n	8011944 <USBD_FS_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011938:	683a      	ldr	r2, [r7, #0]
 801193a:	4905      	ldr	r1, [pc, #20]	@ (8011950 <USBD_FS_InterfaceStrDescriptor+0x3c>)
 801193c:	4b05      	ldr	r3, [pc, #20]	@ (8011954 <USBD_FS_InterfaceStrDescriptor+0x40>)
 801193e:	0018      	movs	r0, r3
 8011940:	f7fc ff50 	bl	800e7e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011944:	4b02      	ldr	r3, [pc, #8]	@ (8011950 <USBD_FS_InterfaceStrDescriptor+0x3c>)
}
 8011946:	0018      	movs	r0, r3
 8011948:	46bd      	mov	sp, r7
 801194a:	b002      	add	sp, #8
 801194c:	bd80      	pop	{r7, pc}
 801194e:	46c0      	nop			@ (mov r8, r8)
 8011950:	20001724 	.word	0x20001724
 8011954:	08016774 	.word	0x08016774

08011958 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8011958:	b580      	push	{r7, lr}
 801195a:	b084      	sub	sp, #16
 801195c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801195e:	4b10      	ldr	r3, [pc, #64]	@ (80119a0 <Get_SerialNum+0x48>)
 8011960:	681b      	ldr	r3, [r3, #0]
 8011962:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8011964:	4b0f      	ldr	r3, [pc, #60]	@ (80119a4 <Get_SerialNum+0x4c>)
 8011966:	681b      	ldr	r3, [r3, #0]
 8011968:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801196a:	4b0f      	ldr	r3, [pc, #60]	@ (80119a8 <Get_SerialNum+0x50>)
 801196c:	681b      	ldr	r3, [r3, #0]
 801196e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011970:	68fa      	ldr	r2, [r7, #12]
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	18d3      	adds	r3, r2, r3
 8011976:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8011978:	68fb      	ldr	r3, [r7, #12]
 801197a:	2b00      	cmp	r3, #0
 801197c:	d00b      	beq.n	8011996 <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801197e:	490b      	ldr	r1, [pc, #44]	@ (80119ac <Get_SerialNum+0x54>)
 8011980:	68fb      	ldr	r3, [r7, #12]
 8011982:	2208      	movs	r2, #8
 8011984:	0018      	movs	r0, r3
 8011986:	f000 f815 	bl	80119b4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801198a:	4909      	ldr	r1, [pc, #36]	@ (80119b0 <Get_SerialNum+0x58>)
 801198c:	68bb      	ldr	r3, [r7, #8]
 801198e:	2204      	movs	r2, #4
 8011990:	0018      	movs	r0, r3
 8011992:	f000 f80f 	bl	80119b4 <IntToUnicode>
  }
}
 8011996:	46c0      	nop			@ (mov r8, r8)
 8011998:	46bd      	mov	sp, r7
 801199a:	b004      	add	sp, #16
 801199c:	bd80      	pop	{r7, pc}
 801199e:	46c0      	nop			@ (mov r8, r8)
 80119a0:	1ffff7ac 	.word	0x1ffff7ac
 80119a4:	1ffff7b0 	.word	0x1ffff7b0
 80119a8:	1ffff7b4 	.word	0x1ffff7b4
 80119ac:	200001e2 	.word	0x200001e2
 80119b0:	200001f2 	.word	0x200001f2

080119b4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80119b4:	b580      	push	{r7, lr}
 80119b6:	b086      	sub	sp, #24
 80119b8:	af00      	add	r7, sp, #0
 80119ba:	60f8      	str	r0, [r7, #12]
 80119bc:	60b9      	str	r1, [r7, #8]
 80119be:	1dfb      	adds	r3, r7, #7
 80119c0:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 80119c2:	2117      	movs	r1, #23
 80119c4:	187b      	adds	r3, r7, r1
 80119c6:	2200      	movs	r2, #0
 80119c8:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 80119ca:	187b      	adds	r3, r7, r1
 80119cc:	2200      	movs	r2, #0
 80119ce:	701a      	strb	r2, [r3, #0]
 80119d0:	e02f      	b.n	8011a32 <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 80119d2:	68fb      	ldr	r3, [r7, #12]
 80119d4:	0f1b      	lsrs	r3, r3, #28
 80119d6:	2b09      	cmp	r3, #9
 80119d8:	d80d      	bhi.n	80119f6 <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80119da:	68fb      	ldr	r3, [r7, #12]
 80119dc:	0f1b      	lsrs	r3, r3, #28
 80119de:	b2da      	uxtb	r2, r3
 80119e0:	2317      	movs	r3, #23
 80119e2:	18fb      	adds	r3, r7, r3
 80119e4:	781b      	ldrb	r3, [r3, #0]
 80119e6:	005b      	lsls	r3, r3, #1
 80119e8:	0019      	movs	r1, r3
 80119ea:	68bb      	ldr	r3, [r7, #8]
 80119ec:	185b      	adds	r3, r3, r1
 80119ee:	3230      	adds	r2, #48	@ 0x30
 80119f0:	b2d2      	uxtb	r2, r2
 80119f2:	701a      	strb	r2, [r3, #0]
 80119f4:	e00c      	b.n	8011a10 <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80119f6:	68fb      	ldr	r3, [r7, #12]
 80119f8:	0f1b      	lsrs	r3, r3, #28
 80119fa:	b2da      	uxtb	r2, r3
 80119fc:	2317      	movs	r3, #23
 80119fe:	18fb      	adds	r3, r7, r3
 8011a00:	781b      	ldrb	r3, [r3, #0]
 8011a02:	005b      	lsls	r3, r3, #1
 8011a04:	0019      	movs	r1, r3
 8011a06:	68bb      	ldr	r3, [r7, #8]
 8011a08:	185b      	adds	r3, r3, r1
 8011a0a:	3237      	adds	r2, #55	@ 0x37
 8011a0c:	b2d2      	uxtb	r2, r2
 8011a0e:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8011a10:	68fb      	ldr	r3, [r7, #12]
 8011a12:	011b      	lsls	r3, r3, #4
 8011a14:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8011a16:	2117      	movs	r1, #23
 8011a18:	187b      	adds	r3, r7, r1
 8011a1a:	781b      	ldrb	r3, [r3, #0]
 8011a1c:	005b      	lsls	r3, r3, #1
 8011a1e:	3301      	adds	r3, #1
 8011a20:	68ba      	ldr	r2, [r7, #8]
 8011a22:	18d3      	adds	r3, r2, r3
 8011a24:	2200      	movs	r2, #0
 8011a26:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8011a28:	187b      	adds	r3, r7, r1
 8011a2a:	781a      	ldrb	r2, [r3, #0]
 8011a2c:	187b      	adds	r3, r7, r1
 8011a2e:	3201      	adds	r2, #1
 8011a30:	701a      	strb	r2, [r3, #0]
 8011a32:	2317      	movs	r3, #23
 8011a34:	18fa      	adds	r2, r7, r3
 8011a36:	1dfb      	adds	r3, r7, #7
 8011a38:	7812      	ldrb	r2, [r2, #0]
 8011a3a:	781b      	ldrb	r3, [r3, #0]
 8011a3c:	429a      	cmp	r2, r3
 8011a3e:	d3c8      	bcc.n	80119d2 <IntToUnicode+0x1e>
  }
}
 8011a40:	46c0      	nop			@ (mov r8, r8)
 8011a42:	46c0      	nop			@ (mov r8, r8)
 8011a44:	46bd      	mov	sp, r7
 8011a46:	b006      	add	sp, #24
 8011a48:	bd80      	pop	{r7, pc}
	...

08011a4c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8011a4c:	b580      	push	{r7, lr}
 8011a4e:	b084      	sub	sp, #16
 8011a50:	af00      	add	r7, sp, #0
 8011a52:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	681b      	ldr	r3, [r3, #0]
 8011a58:	4a0e      	ldr	r2, [pc, #56]	@ (8011a94 <HAL_PCD_MspInit+0x48>)
 8011a5a:	4293      	cmp	r3, r2
 8011a5c:	d115      	bne.n	8011a8a <HAL_PCD_MspInit+0x3e>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8011a5e:	4b0e      	ldr	r3, [pc, #56]	@ (8011a98 <HAL_PCD_MspInit+0x4c>)
 8011a60:	69da      	ldr	r2, [r3, #28]
 8011a62:	4b0d      	ldr	r3, [pc, #52]	@ (8011a98 <HAL_PCD_MspInit+0x4c>)
 8011a64:	2180      	movs	r1, #128	@ 0x80
 8011a66:	0409      	lsls	r1, r1, #16
 8011a68:	430a      	orrs	r2, r1
 8011a6a:	61da      	str	r2, [r3, #28]
 8011a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8011a98 <HAL_PCD_MspInit+0x4c>)
 8011a6e:	69da      	ldr	r2, [r3, #28]
 8011a70:	2380      	movs	r3, #128	@ 0x80
 8011a72:	041b      	lsls	r3, r3, #16
 8011a74:	4013      	ands	r3, r2
 8011a76:	60fb      	str	r3, [r7, #12]
 8011a78:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8011a7a:	2200      	movs	r2, #0
 8011a7c:	2100      	movs	r1, #0
 8011a7e:	201f      	movs	r0, #31
 8011a80:	f7f3 f97e 	bl	8004d80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8011a84:	201f      	movs	r0, #31
 8011a86:	f7f3 f990 	bl	8004daa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8011a8a:	46c0      	nop			@ (mov r8, r8)
 8011a8c:	46bd      	mov	sp, r7
 8011a8e:	b004      	add	sp, #16
 8011a90:	bd80      	pop	{r7, pc}
 8011a92:	46c0      	nop			@ (mov r8, r8)
 8011a94:	40005c00 	.word	0x40005c00
 8011a98:	40021000 	.word	0x40021000

08011a9c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011a9c:	b580      	push	{r7, lr}
 8011a9e:	b082      	sub	sp, #8
 8011aa0:	af00      	add	r7, sp, #0
 8011aa2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011aa4:	687a      	ldr	r2, [r7, #4]
 8011aa6:	23b6      	movs	r3, #182	@ 0xb6
 8011aa8:	009b      	lsls	r3, r3, #2
 8011aaa:	58d2      	ldr	r2, [r2, r3]
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	21a6      	movs	r1, #166	@ 0xa6
 8011ab0:	0089      	lsls	r1, r1, #2
 8011ab2:	468c      	mov	ip, r1
 8011ab4:	4463      	add	r3, ip
 8011ab6:	0019      	movs	r1, r3
 8011ab8:	0010      	movs	r0, r2
 8011aba:	f7fb fe29 	bl	800d710 <USBD_LL_SetupStage>
}
 8011abe:	46c0      	nop			@ (mov r8, r8)
 8011ac0:	46bd      	mov	sp, r7
 8011ac2:	b002      	add	sp, #8
 8011ac4:	bd80      	pop	{r7, pc}

08011ac6 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011ac6:	b590      	push	{r4, r7, lr}
 8011ac8:	b083      	sub	sp, #12
 8011aca:	af00      	add	r7, sp, #0
 8011acc:	6078      	str	r0, [r7, #4]
 8011ace:	000a      	movs	r2, r1
 8011ad0:	1cfb      	adds	r3, r7, #3
 8011ad2:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011ad4:	687a      	ldr	r2, [r7, #4]
 8011ad6:	23b6      	movs	r3, #182	@ 0xb6
 8011ad8:	009b      	lsls	r3, r3, #2
 8011ada:	58d4      	ldr	r4, [r2, r3]
 8011adc:	1cfb      	adds	r3, r7, #3
 8011ade:	781a      	ldrb	r2, [r3, #0]
 8011ae0:	6878      	ldr	r0, [r7, #4]
 8011ae2:	23b2      	movs	r3, #178	@ 0xb2
 8011ae4:	0059      	lsls	r1, r3, #1
 8011ae6:	0013      	movs	r3, r2
 8011ae8:	009b      	lsls	r3, r3, #2
 8011aea:	189b      	adds	r3, r3, r2
 8011aec:	00db      	lsls	r3, r3, #3
 8011aee:	18c3      	adds	r3, r0, r3
 8011af0:	185b      	adds	r3, r3, r1
 8011af2:	681a      	ldr	r2, [r3, #0]
 8011af4:	1cfb      	adds	r3, r7, #3
 8011af6:	781b      	ldrb	r3, [r3, #0]
 8011af8:	0019      	movs	r1, r3
 8011afa:	0020      	movs	r0, r4
 8011afc:	f7fb fe66 	bl	800d7cc <USBD_LL_DataOutStage>
}
 8011b00:	46c0      	nop			@ (mov r8, r8)
 8011b02:	46bd      	mov	sp, r7
 8011b04:	b003      	add	sp, #12
 8011b06:	bd90      	pop	{r4, r7, pc}

08011b08 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b08:	b580      	push	{r7, lr}
 8011b0a:	b082      	sub	sp, #8
 8011b0c:	af00      	add	r7, sp, #0
 8011b0e:	6078      	str	r0, [r7, #4]
 8011b10:	000a      	movs	r2, r1
 8011b12:	1cfb      	adds	r3, r7, #3
 8011b14:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011b16:	687a      	ldr	r2, [r7, #4]
 8011b18:	23b6      	movs	r3, #182	@ 0xb6
 8011b1a:	009b      	lsls	r3, r3, #2
 8011b1c:	58d0      	ldr	r0, [r2, r3]
 8011b1e:	1cfb      	adds	r3, r7, #3
 8011b20:	781a      	ldrb	r2, [r3, #0]
 8011b22:	6879      	ldr	r1, [r7, #4]
 8011b24:	0013      	movs	r3, r2
 8011b26:	009b      	lsls	r3, r3, #2
 8011b28:	189b      	adds	r3, r3, r2
 8011b2a:	00db      	lsls	r3, r3, #3
 8011b2c:	18cb      	adds	r3, r1, r3
 8011b2e:	3324      	adds	r3, #36	@ 0x24
 8011b30:	681a      	ldr	r2, [r3, #0]
 8011b32:	1cfb      	adds	r3, r7, #3
 8011b34:	781b      	ldrb	r3, [r3, #0]
 8011b36:	0019      	movs	r1, r3
 8011b38:	f7fb feca 	bl	800d8d0 <USBD_LL_DataInStage>
}
 8011b3c:	46c0      	nop			@ (mov r8, r8)
 8011b3e:	46bd      	mov	sp, r7
 8011b40:	b002      	add	sp, #8
 8011b42:	bd80      	pop	{r7, pc}

08011b44 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b44:	b580      	push	{r7, lr}
 8011b46:	b082      	sub	sp, #8
 8011b48:	af00      	add	r7, sp, #0
 8011b4a:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011b4c:	687a      	ldr	r2, [r7, #4]
 8011b4e:	23b6      	movs	r3, #182	@ 0xb6
 8011b50:	009b      	lsls	r3, r3, #2
 8011b52:	58d3      	ldr	r3, [r2, r3]
 8011b54:	0018      	movs	r0, r3
 8011b56:	f7fc f801 	bl	800db5c <USBD_LL_SOF>
}
 8011b5a:	46c0      	nop			@ (mov r8, r8)
 8011b5c:	46bd      	mov	sp, r7
 8011b5e:	b002      	add	sp, #8
 8011b60:	bd80      	pop	{r7, pc}

08011b62 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b62:	b580      	push	{r7, lr}
 8011b64:	b084      	sub	sp, #16
 8011b66:	af00      	add	r7, sp, #0
 8011b68:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8011b6a:	230f      	movs	r3, #15
 8011b6c:	18fb      	adds	r3, r7, r3
 8011b6e:	2201      	movs	r2, #1
 8011b70:	701a      	strb	r2, [r3, #0]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	795b      	ldrb	r3, [r3, #5]
 8011b76:	2b02      	cmp	r3, #2
 8011b78:	d001      	beq.n	8011b7e <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 8011b7a:	f7f2 f89f 	bl	8003cbc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011b7e:	687a      	ldr	r2, [r7, #4]
 8011b80:	23b6      	movs	r3, #182	@ 0xb6
 8011b82:	009b      	lsls	r3, r3, #2
 8011b84:	58d2      	ldr	r2, [r2, r3]
 8011b86:	230f      	movs	r3, #15
 8011b88:	18fb      	adds	r3, r7, r3
 8011b8a:	781b      	ldrb	r3, [r3, #0]
 8011b8c:	0019      	movs	r1, r3
 8011b8e:	0010      	movs	r0, r2
 8011b90:	f7fb ffa3 	bl	800dada <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011b94:	687a      	ldr	r2, [r7, #4]
 8011b96:	23b6      	movs	r3, #182	@ 0xb6
 8011b98:	009b      	lsls	r3, r3, #2
 8011b9a:	58d3      	ldr	r3, [r2, r3]
 8011b9c:	0018      	movs	r0, r3
 8011b9e:	f7fb ff54 	bl	800da4a <USBD_LL_Reset>
}
 8011ba2:	46c0      	nop			@ (mov r8, r8)
 8011ba4:	46bd      	mov	sp, r7
 8011ba6:	b004      	add	sp, #16
 8011ba8:	bd80      	pop	{r7, pc}
	...

08011bac <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011bac:	b580      	push	{r7, lr}
 8011bae:	b082      	sub	sp, #8
 8011bb0:	af00      	add	r7, sp, #0
 8011bb2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011bb4:	687a      	ldr	r2, [r7, #4]
 8011bb6:	23b6      	movs	r3, #182	@ 0xb6
 8011bb8:	009b      	lsls	r3, r3, #2
 8011bba:	58d3      	ldr	r3, [r2, r3]
 8011bbc:	0018      	movs	r0, r3
 8011bbe:	f7fb ff9d 	bl	800dafc <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011bc2:	687b      	ldr	r3, [r7, #4]
 8011bc4:	7a5b      	ldrb	r3, [r3, #9]
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	d005      	beq.n	8011bd6 <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011bca:	4b05      	ldr	r3, [pc, #20]	@ (8011be0 <HAL_PCD_SuspendCallback+0x34>)
 8011bcc:	691a      	ldr	r2, [r3, #16]
 8011bce:	4b04      	ldr	r3, [pc, #16]	@ (8011be0 <HAL_PCD_SuspendCallback+0x34>)
 8011bd0:	2106      	movs	r1, #6
 8011bd2:	430a      	orrs	r2, r1
 8011bd4:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
}
 8011bd6:	46c0      	nop			@ (mov r8, r8)
 8011bd8:	46bd      	mov	sp, r7
 8011bda:	b002      	add	sp, #8
 8011bdc:	bd80      	pop	{r7, pc}
 8011bde:	46c0      	nop			@ (mov r8, r8)
 8011be0:	e000ed00 	.word	0xe000ed00

08011be4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011be4:	b580      	push	{r7, lr}
 8011be6:	b082      	sub	sp, #8
 8011be8:	af00      	add	r7, sp, #0
 8011bea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	7a5b      	ldrb	r3, [r3, #9]
 8011bf0:	2b00      	cmp	r3, #0
 8011bf2:	d007      	beq.n	8011c04 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011bf4:	4b09      	ldr	r3, [pc, #36]	@ (8011c1c <HAL_PCD_ResumeCallback+0x38>)
 8011bf6:	691a      	ldr	r2, [r3, #16]
 8011bf8:	4b08      	ldr	r3, [pc, #32]	@ (8011c1c <HAL_PCD_ResumeCallback+0x38>)
 8011bfa:	2106      	movs	r1, #6
 8011bfc:	438a      	bics	r2, r1
 8011bfe:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 8011c00:	f000 fa42 	bl	8012088 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011c04:	687a      	ldr	r2, [r7, #4]
 8011c06:	23b6      	movs	r3, #182	@ 0xb6
 8011c08:	009b      	lsls	r3, r3, #2
 8011c0a:	58d3      	ldr	r3, [r2, r3]
 8011c0c:	0018      	movs	r0, r3
 8011c0e:	f7fb ff8d 	bl	800db2c <USBD_LL_Resume>
}
 8011c12:	46c0      	nop			@ (mov r8, r8)
 8011c14:	46bd      	mov	sp, r7
 8011c16:	b002      	add	sp, #8
 8011c18:	bd80      	pop	{r7, pc}
 8011c1a:	46c0      	nop			@ (mov r8, r8)
 8011c1c:	e000ed00 	.word	0xe000ed00

08011c20 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011c20:	b580      	push	{r7, lr}
 8011c22:	b082      	sub	sp, #8
 8011c24:	af00      	add	r7, sp, #0
 8011c26:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8011c28:	4a2d      	ldr	r2, [pc, #180]	@ (8011ce0 <USBD_LL_Init+0xc0>)
 8011c2a:	23b6      	movs	r3, #182	@ 0xb6
 8011c2c:	009b      	lsls	r3, r3, #2
 8011c2e:	6879      	ldr	r1, [r7, #4]
 8011c30:	50d1      	str	r1, [r2, r3]
  pdev->pData = &hpcd_USB_FS;
 8011c32:	687a      	ldr	r2, [r7, #4]
 8011c34:	23b0      	movs	r3, #176	@ 0xb0
 8011c36:	009b      	lsls	r3, r3, #2
 8011c38:	4929      	ldr	r1, [pc, #164]	@ (8011ce0 <USBD_LL_Init+0xc0>)
 8011c3a:	50d1      	str	r1, [r2, r3]

  hpcd_USB_FS.Instance = USB;
 8011c3c:	4b28      	ldr	r3, [pc, #160]	@ (8011ce0 <USBD_LL_Init+0xc0>)
 8011c3e:	4a29      	ldr	r2, [pc, #164]	@ (8011ce4 <USBD_LL_Init+0xc4>)
 8011c40:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8011c42:	4b27      	ldr	r3, [pc, #156]	@ (8011ce0 <USBD_LL_Init+0xc0>)
 8011c44:	2208      	movs	r2, #8
 8011c46:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8011c48:	4b25      	ldr	r3, [pc, #148]	@ (8011ce0 <USBD_LL_Init+0xc0>)
 8011c4a:	2202      	movs	r2, #2
 8011c4c:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011c4e:	4b24      	ldr	r3, [pc, #144]	@ (8011ce0 <USBD_LL_Init+0xc0>)
 8011c50:	2202      	movs	r2, #2
 8011c52:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8011c54:	4b22      	ldr	r3, [pc, #136]	@ (8011ce0 <USBD_LL_Init+0xc0>)
 8011c56:	2200      	movs	r2, #0
 8011c58:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8011c5a:	4b21      	ldr	r3, [pc, #132]	@ (8011ce0 <USBD_LL_Init+0xc0>)
 8011c5c:	2200      	movs	r2, #0
 8011c5e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8011c60:	4b1f      	ldr	r3, [pc, #124]	@ (8011ce0 <USBD_LL_Init+0xc0>)
 8011c62:	2200      	movs	r2, #0
 8011c64:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8011c66:	4b1e      	ldr	r3, [pc, #120]	@ (8011ce0 <USBD_LL_Init+0xc0>)
 8011c68:	0018      	movs	r0, r3
 8011c6a:	f7f3 fcbb 	bl	80055e4 <HAL_PCD_Init>
 8011c6e:	1e03      	subs	r3, r0, #0
 8011c70:	d001      	beq.n	8011c76 <USBD_LL_Init+0x56>
  {
    Error_Handler( );
 8011c72:	f7f2 f823 	bl	8003cbc <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8011c76:	687a      	ldr	r2, [r7, #4]
 8011c78:	23b0      	movs	r3, #176	@ 0xb0
 8011c7a:	009b      	lsls	r3, r3, #2
 8011c7c:	58d0      	ldr	r0, [r2, r3]
 8011c7e:	2318      	movs	r3, #24
 8011c80:	2200      	movs	r2, #0
 8011c82:	2100      	movs	r1, #0
 8011c84:	f7f5 fa6c 	bl	8007160 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8011c88:	687a      	ldr	r2, [r7, #4]
 8011c8a:	23b0      	movs	r3, #176	@ 0xb0
 8011c8c:	009b      	lsls	r3, r3, #2
 8011c8e:	58d0      	ldr	r0, [r2, r3]
 8011c90:	2358      	movs	r3, #88	@ 0x58
 8011c92:	2200      	movs	r2, #0
 8011c94:	2180      	movs	r1, #128	@ 0x80
 8011c96:	f7f5 fa63 	bl	8007160 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8011c9a:	687a      	ldr	r2, [r7, #4]
 8011c9c:	23b0      	movs	r3, #176	@ 0xb0
 8011c9e:	009b      	lsls	r3, r3, #2
 8011ca0:	58d0      	ldr	r0, [r2, r3]
 8011ca2:	23c0      	movs	r3, #192	@ 0xc0
 8011ca4:	2200      	movs	r2, #0
 8011ca6:	2181      	movs	r1, #129	@ 0x81
 8011ca8:	f7f5 fa5a 	bl	8007160 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8011cac:	687a      	ldr	r2, [r7, #4]
 8011cae:	23b0      	movs	r3, #176	@ 0xb0
 8011cb0:	009b      	lsls	r3, r3, #2
 8011cb2:	58d0      	ldr	r0, [r2, r3]
 8011cb4:	2388      	movs	r3, #136	@ 0x88
 8011cb6:	005b      	lsls	r3, r3, #1
 8011cb8:	2200      	movs	r2, #0
 8011cba:	2101      	movs	r1, #1
 8011cbc:	f7f5 fa50 	bl	8007160 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8011cc0:	687a      	ldr	r2, [r7, #4]
 8011cc2:	23b0      	movs	r3, #176	@ 0xb0
 8011cc4:	009b      	lsls	r3, r3, #2
 8011cc6:	58d0      	ldr	r0, [r2, r3]
 8011cc8:	2380      	movs	r3, #128	@ 0x80
 8011cca:	005b      	lsls	r3, r3, #1
 8011ccc:	2200      	movs	r2, #0
 8011cce:	2182      	movs	r1, #130	@ 0x82
 8011cd0:	f7f5 fa46 	bl	8007160 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8011cd4:	2300      	movs	r3, #0
}
 8011cd6:	0018      	movs	r0, r3
 8011cd8:	46bd      	mov	sp, r7
 8011cda:	b002      	add	sp, #8
 8011cdc:	bd80      	pop	{r7, pc}
 8011cde:	46c0      	nop			@ (mov r8, r8)
 8011ce0:	20001924 	.word	0x20001924
 8011ce4:	40005c00 	.word	0x40005c00

08011ce8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011cea:	b085      	sub	sp, #20
 8011cec:	af00      	add	r7, sp, #0
 8011cee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011cf0:	210f      	movs	r1, #15
 8011cf2:	187b      	adds	r3, r7, r1
 8011cf4:	2200      	movs	r2, #0
 8011cf6:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011cf8:	260e      	movs	r6, #14
 8011cfa:	19bb      	adds	r3, r7, r6
 8011cfc:	2200      	movs	r2, #0
 8011cfe:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011d00:	687a      	ldr	r2, [r7, #4]
 8011d02:	23b0      	movs	r3, #176	@ 0xb0
 8011d04:	009b      	lsls	r3, r3, #2
 8011d06:	58d3      	ldr	r3, [r2, r3]
 8011d08:	000d      	movs	r5, r1
 8011d0a:	187c      	adds	r4, r7, r1
 8011d0c:	0018      	movs	r0, r3
 8011d0e:	f7f3 fd5d 	bl	80057cc <HAL_PCD_Start>
 8011d12:	0003      	movs	r3, r0
 8011d14:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011d16:	19bc      	adds	r4, r7, r6
 8011d18:	197b      	adds	r3, r7, r5
 8011d1a:	781b      	ldrb	r3, [r3, #0]
 8011d1c:	0018      	movs	r0, r3
 8011d1e:	f000 f9ba 	bl	8012096 <USBD_Get_USB_Status>
 8011d22:	0003      	movs	r3, r0
 8011d24:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8011d26:	19bb      	adds	r3, r7, r6
 8011d28:	781b      	ldrb	r3, [r3, #0]
}
 8011d2a:	0018      	movs	r0, r3
 8011d2c:	46bd      	mov	sp, r7
 8011d2e:	b005      	add	sp, #20
 8011d30:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011d32 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011d32:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011d34:	b085      	sub	sp, #20
 8011d36:	af00      	add	r7, sp, #0
 8011d38:	6078      	str	r0, [r7, #4]
 8011d3a:	000c      	movs	r4, r1
 8011d3c:	0010      	movs	r0, r2
 8011d3e:	0019      	movs	r1, r3
 8011d40:	1cfb      	adds	r3, r7, #3
 8011d42:	1c22      	adds	r2, r4, #0
 8011d44:	701a      	strb	r2, [r3, #0]
 8011d46:	1cbb      	adds	r3, r7, #2
 8011d48:	1c02      	adds	r2, r0, #0
 8011d4a:	701a      	strb	r2, [r3, #0]
 8011d4c:	003b      	movs	r3, r7
 8011d4e:	1c0a      	adds	r2, r1, #0
 8011d50:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011d52:	260f      	movs	r6, #15
 8011d54:	19bb      	adds	r3, r7, r6
 8011d56:	2200      	movs	r2, #0
 8011d58:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011d5a:	250e      	movs	r5, #14
 8011d5c:	197b      	adds	r3, r7, r5
 8011d5e:	2200      	movs	r2, #0
 8011d60:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011d62:	687a      	ldr	r2, [r7, #4]
 8011d64:	23b0      	movs	r3, #176	@ 0xb0
 8011d66:	009b      	lsls	r3, r3, #2
 8011d68:	58d0      	ldr	r0, [r2, r3]
 8011d6a:	19bc      	adds	r4, r7, r6
 8011d6c:	1cbb      	adds	r3, r7, #2
 8011d6e:	781d      	ldrb	r5, [r3, #0]
 8011d70:	003b      	movs	r3, r7
 8011d72:	881a      	ldrh	r2, [r3, #0]
 8011d74:	1cfb      	adds	r3, r7, #3
 8011d76:	7819      	ldrb	r1, [r3, #0]
 8011d78:	002b      	movs	r3, r5
 8011d7a:	f7f3 febb 	bl	8005af4 <HAL_PCD_EP_Open>
 8011d7e:	0003      	movs	r3, r0
 8011d80:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011d82:	250e      	movs	r5, #14
 8011d84:	197c      	adds	r4, r7, r5
 8011d86:	19bb      	adds	r3, r7, r6
 8011d88:	781b      	ldrb	r3, [r3, #0]
 8011d8a:	0018      	movs	r0, r3
 8011d8c:	f000 f983 	bl	8012096 <USBD_Get_USB_Status>
 8011d90:	0003      	movs	r3, r0
 8011d92:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8011d94:	197b      	adds	r3, r7, r5
 8011d96:	781b      	ldrb	r3, [r3, #0]
}
 8011d98:	0018      	movs	r0, r3
 8011d9a:	46bd      	mov	sp, r7
 8011d9c:	b005      	add	sp, #20
 8011d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011da0 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011da0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011da2:	b085      	sub	sp, #20
 8011da4:	af00      	add	r7, sp, #0
 8011da6:	6078      	str	r0, [r7, #4]
 8011da8:	000a      	movs	r2, r1
 8011daa:	1cfb      	adds	r3, r7, #3
 8011dac:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011dae:	210f      	movs	r1, #15
 8011db0:	187b      	adds	r3, r7, r1
 8011db2:	2200      	movs	r2, #0
 8011db4:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011db6:	260e      	movs	r6, #14
 8011db8:	19bb      	adds	r3, r7, r6
 8011dba:	2200      	movs	r2, #0
 8011dbc:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011dbe:	687a      	ldr	r2, [r7, #4]
 8011dc0:	23b0      	movs	r3, #176	@ 0xb0
 8011dc2:	009b      	lsls	r3, r3, #2
 8011dc4:	58d2      	ldr	r2, [r2, r3]
 8011dc6:	000d      	movs	r5, r1
 8011dc8:	187c      	adds	r4, r7, r1
 8011dca:	1cfb      	adds	r3, r7, #3
 8011dcc:	781b      	ldrb	r3, [r3, #0]
 8011dce:	0019      	movs	r1, r3
 8011dd0:	0010      	movs	r0, r2
 8011dd2:	f7f3 fefe 	bl	8005bd2 <HAL_PCD_EP_Close>
 8011dd6:	0003      	movs	r3, r0
 8011dd8:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011dda:	19bc      	adds	r4, r7, r6
 8011ddc:	197b      	adds	r3, r7, r5
 8011dde:	781b      	ldrb	r3, [r3, #0]
 8011de0:	0018      	movs	r0, r3
 8011de2:	f000 f958 	bl	8012096 <USBD_Get_USB_Status>
 8011de6:	0003      	movs	r3, r0
 8011de8:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8011dea:	19bb      	adds	r3, r7, r6
 8011dec:	781b      	ldrb	r3, [r3, #0]
}
 8011dee:	0018      	movs	r0, r3
 8011df0:	46bd      	mov	sp, r7
 8011df2:	b005      	add	sp, #20
 8011df4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011df6 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011df6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011df8:	b085      	sub	sp, #20
 8011dfa:	af00      	add	r7, sp, #0
 8011dfc:	6078      	str	r0, [r7, #4]
 8011dfe:	000a      	movs	r2, r1
 8011e00:	1cfb      	adds	r3, r7, #3
 8011e02:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011e04:	210f      	movs	r1, #15
 8011e06:	187b      	adds	r3, r7, r1
 8011e08:	2200      	movs	r2, #0
 8011e0a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011e0c:	260e      	movs	r6, #14
 8011e0e:	19bb      	adds	r3, r7, r6
 8011e10:	2200      	movs	r2, #0
 8011e12:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011e14:	687a      	ldr	r2, [r7, #4]
 8011e16:	23b0      	movs	r3, #176	@ 0xb0
 8011e18:	009b      	lsls	r3, r3, #2
 8011e1a:	58d2      	ldr	r2, [r2, r3]
 8011e1c:	000d      	movs	r5, r1
 8011e1e:	187c      	adds	r4, r7, r1
 8011e20:	1cfb      	adds	r3, r7, #3
 8011e22:	781b      	ldrb	r3, [r3, #0]
 8011e24:	0019      	movs	r1, r3
 8011e26:	0010      	movs	r0, r2
 8011e28:	f7f3 ffb0 	bl	8005d8c <HAL_PCD_EP_SetStall>
 8011e2c:	0003      	movs	r3, r0
 8011e2e:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011e30:	19bc      	adds	r4, r7, r6
 8011e32:	197b      	adds	r3, r7, r5
 8011e34:	781b      	ldrb	r3, [r3, #0]
 8011e36:	0018      	movs	r0, r3
 8011e38:	f000 f92d 	bl	8012096 <USBD_Get_USB_Status>
 8011e3c:	0003      	movs	r3, r0
 8011e3e:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8011e40:	19bb      	adds	r3, r7, r6
 8011e42:	781b      	ldrb	r3, [r3, #0]
}
 8011e44:	0018      	movs	r0, r3
 8011e46:	46bd      	mov	sp, r7
 8011e48:	b005      	add	sp, #20
 8011e4a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011e4c <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011e4e:	b085      	sub	sp, #20
 8011e50:	af00      	add	r7, sp, #0
 8011e52:	6078      	str	r0, [r7, #4]
 8011e54:	000a      	movs	r2, r1
 8011e56:	1cfb      	adds	r3, r7, #3
 8011e58:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011e5a:	210f      	movs	r1, #15
 8011e5c:	187b      	adds	r3, r7, r1
 8011e5e:	2200      	movs	r2, #0
 8011e60:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011e62:	260e      	movs	r6, #14
 8011e64:	19bb      	adds	r3, r7, r6
 8011e66:	2200      	movs	r2, #0
 8011e68:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011e6a:	687a      	ldr	r2, [r7, #4]
 8011e6c:	23b0      	movs	r3, #176	@ 0xb0
 8011e6e:	009b      	lsls	r3, r3, #2
 8011e70:	58d2      	ldr	r2, [r2, r3]
 8011e72:	000d      	movs	r5, r1
 8011e74:	187c      	adds	r4, r7, r1
 8011e76:	1cfb      	adds	r3, r7, #3
 8011e78:	781b      	ldrb	r3, [r3, #0]
 8011e7a:	0019      	movs	r1, r3
 8011e7c:	0010      	movs	r0, r2
 8011e7e:	f7f3 ffe1 	bl	8005e44 <HAL_PCD_EP_ClrStall>
 8011e82:	0003      	movs	r3, r0
 8011e84:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011e86:	19bc      	adds	r4, r7, r6
 8011e88:	197b      	adds	r3, r7, r5
 8011e8a:	781b      	ldrb	r3, [r3, #0]
 8011e8c:	0018      	movs	r0, r3
 8011e8e:	f000 f902 	bl	8012096 <USBD_Get_USB_Status>
 8011e92:	0003      	movs	r3, r0
 8011e94:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8011e96:	19bb      	adds	r3, r7, r6
 8011e98:	781b      	ldrb	r3, [r3, #0]
}
 8011e9a:	0018      	movs	r0, r3
 8011e9c:	46bd      	mov	sp, r7
 8011e9e:	b005      	add	sp, #20
 8011ea0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011ea2 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011ea2:	b580      	push	{r7, lr}
 8011ea4:	b084      	sub	sp, #16
 8011ea6:	af00      	add	r7, sp, #0
 8011ea8:	6078      	str	r0, [r7, #4]
 8011eaa:	000a      	movs	r2, r1
 8011eac:	1cfb      	adds	r3, r7, #3
 8011eae:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011eb0:	687a      	ldr	r2, [r7, #4]
 8011eb2:	23b0      	movs	r3, #176	@ 0xb0
 8011eb4:	009b      	lsls	r3, r3, #2
 8011eb6:	58d3      	ldr	r3, [r2, r3]
 8011eb8:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8011eba:	1cfb      	adds	r3, r7, #3
 8011ebc:	781b      	ldrb	r3, [r3, #0]
 8011ebe:	b25b      	sxtb	r3, r3
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	da0c      	bge.n	8011ede <USBD_LL_IsStallEP+0x3c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011ec4:	1cfb      	adds	r3, r7, #3
 8011ec6:	781b      	ldrb	r3, [r3, #0]
 8011ec8:	227f      	movs	r2, #127	@ 0x7f
 8011eca:	401a      	ands	r2, r3
 8011ecc:	68f9      	ldr	r1, [r7, #12]
 8011ece:	0013      	movs	r3, r2
 8011ed0:	009b      	lsls	r3, r3, #2
 8011ed2:	189b      	adds	r3, r3, r2
 8011ed4:	00db      	lsls	r3, r3, #3
 8011ed6:	18cb      	adds	r3, r1, r3
 8011ed8:	3312      	adds	r3, #18
 8011eda:	781b      	ldrb	r3, [r3, #0]
 8011edc:	e00d      	b.n	8011efa <USBD_LL_IsStallEP+0x58>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011ede:	1cfb      	adds	r3, r7, #3
 8011ee0:	781b      	ldrb	r3, [r3, #0]
 8011ee2:	227f      	movs	r2, #127	@ 0x7f
 8011ee4:	401a      	ands	r2, r3
 8011ee6:	68f8      	ldr	r0, [r7, #12]
 8011ee8:	23a9      	movs	r3, #169	@ 0xa9
 8011eea:	0059      	lsls	r1, r3, #1
 8011eec:	0013      	movs	r3, r2
 8011eee:	009b      	lsls	r3, r3, #2
 8011ef0:	189b      	adds	r3, r3, r2
 8011ef2:	00db      	lsls	r3, r3, #3
 8011ef4:	18c3      	adds	r3, r0, r3
 8011ef6:	185b      	adds	r3, r3, r1
 8011ef8:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011efa:	0018      	movs	r0, r3
 8011efc:	46bd      	mov	sp, r7
 8011efe:	b004      	add	sp, #16
 8011f00:	bd80      	pop	{r7, pc}

08011f02 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011f02:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011f04:	b085      	sub	sp, #20
 8011f06:	af00      	add	r7, sp, #0
 8011f08:	6078      	str	r0, [r7, #4]
 8011f0a:	000a      	movs	r2, r1
 8011f0c:	1cfb      	adds	r3, r7, #3
 8011f0e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011f10:	210f      	movs	r1, #15
 8011f12:	187b      	adds	r3, r7, r1
 8011f14:	2200      	movs	r2, #0
 8011f16:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f18:	260e      	movs	r6, #14
 8011f1a:	19bb      	adds	r3, r7, r6
 8011f1c:	2200      	movs	r2, #0
 8011f1e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011f20:	687a      	ldr	r2, [r7, #4]
 8011f22:	23b0      	movs	r3, #176	@ 0xb0
 8011f24:	009b      	lsls	r3, r3, #2
 8011f26:	58d2      	ldr	r2, [r2, r3]
 8011f28:	000d      	movs	r5, r1
 8011f2a:	187c      	adds	r4, r7, r1
 8011f2c:	1cfb      	adds	r3, r7, #3
 8011f2e:	781b      	ldrb	r3, [r3, #0]
 8011f30:	0019      	movs	r1, r3
 8011f32:	0010      	movs	r0, r2
 8011f34:	f7f3 fdb4 	bl	8005aa0 <HAL_PCD_SetAddress>
 8011f38:	0003      	movs	r3, r0
 8011f3a:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011f3c:	19bc      	adds	r4, r7, r6
 8011f3e:	197b      	adds	r3, r7, r5
 8011f40:	781b      	ldrb	r3, [r3, #0]
 8011f42:	0018      	movs	r0, r3
 8011f44:	f000 f8a7 	bl	8012096 <USBD_Get_USB_Status>
 8011f48:	0003      	movs	r3, r0
 8011f4a:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8011f4c:	19bb      	adds	r3, r7, r6
 8011f4e:	781b      	ldrb	r3, [r3, #0]
}
 8011f50:	0018      	movs	r0, r3
 8011f52:	46bd      	mov	sp, r7
 8011f54:	b005      	add	sp, #20
 8011f56:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011f58 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8011f58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011f5a:	b087      	sub	sp, #28
 8011f5c:	af00      	add	r7, sp, #0
 8011f5e:	60f8      	str	r0, [r7, #12]
 8011f60:	0008      	movs	r0, r1
 8011f62:	607a      	str	r2, [r7, #4]
 8011f64:	0019      	movs	r1, r3
 8011f66:	230b      	movs	r3, #11
 8011f68:	18fb      	adds	r3, r7, r3
 8011f6a:	1c02      	adds	r2, r0, #0
 8011f6c:	701a      	strb	r2, [r3, #0]
 8011f6e:	2408      	movs	r4, #8
 8011f70:	193b      	adds	r3, r7, r4
 8011f72:	1c0a      	adds	r2, r1, #0
 8011f74:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011f76:	2117      	movs	r1, #23
 8011f78:	187b      	adds	r3, r7, r1
 8011f7a:	2200      	movs	r2, #0
 8011f7c:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f7e:	2516      	movs	r5, #22
 8011f80:	197b      	adds	r3, r7, r5
 8011f82:	2200      	movs	r2, #0
 8011f84:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011f86:	68fa      	ldr	r2, [r7, #12]
 8011f88:	23b0      	movs	r3, #176	@ 0xb0
 8011f8a:	009b      	lsls	r3, r3, #2
 8011f8c:	58d0      	ldr	r0, [r2, r3]
 8011f8e:	193b      	adds	r3, r7, r4
 8011f90:	881d      	ldrh	r5, [r3, #0]
 8011f92:	000e      	movs	r6, r1
 8011f94:	187c      	adds	r4, r7, r1
 8011f96:	687a      	ldr	r2, [r7, #4]
 8011f98:	230b      	movs	r3, #11
 8011f9a:	18fb      	adds	r3, r7, r3
 8011f9c:	7819      	ldrb	r1, [r3, #0]
 8011f9e:	002b      	movs	r3, r5
 8011fa0:	f7f3 feb8 	bl	8005d14 <HAL_PCD_EP_Transmit>
 8011fa4:	0003      	movs	r3, r0
 8011fa6:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011fa8:	2516      	movs	r5, #22
 8011faa:	197c      	adds	r4, r7, r5
 8011fac:	19bb      	adds	r3, r7, r6
 8011fae:	781b      	ldrb	r3, [r3, #0]
 8011fb0:	0018      	movs	r0, r3
 8011fb2:	f000 f870 	bl	8012096 <USBD_Get_USB_Status>
 8011fb6:	0003      	movs	r3, r0
 8011fb8:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8011fba:	197b      	adds	r3, r7, r5
 8011fbc:	781b      	ldrb	r3, [r3, #0]
}
 8011fbe:	0018      	movs	r0, r3
 8011fc0:	46bd      	mov	sp, r7
 8011fc2:	b007      	add	sp, #28
 8011fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011fc6 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8011fc6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011fc8:	b087      	sub	sp, #28
 8011fca:	af00      	add	r7, sp, #0
 8011fcc:	60f8      	str	r0, [r7, #12]
 8011fce:	0008      	movs	r0, r1
 8011fd0:	607a      	str	r2, [r7, #4]
 8011fd2:	0019      	movs	r1, r3
 8011fd4:	230b      	movs	r3, #11
 8011fd6:	18fb      	adds	r3, r7, r3
 8011fd8:	1c02      	adds	r2, r0, #0
 8011fda:	701a      	strb	r2, [r3, #0]
 8011fdc:	2408      	movs	r4, #8
 8011fde:	193b      	adds	r3, r7, r4
 8011fe0:	1c0a      	adds	r2, r1, #0
 8011fe2:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011fe4:	2117      	movs	r1, #23
 8011fe6:	187b      	adds	r3, r7, r1
 8011fe8:	2200      	movs	r2, #0
 8011fea:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011fec:	2516      	movs	r5, #22
 8011fee:	197b      	adds	r3, r7, r5
 8011ff0:	2200      	movs	r2, #0
 8011ff2:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8011ff4:	68fa      	ldr	r2, [r7, #12]
 8011ff6:	23b0      	movs	r3, #176	@ 0xb0
 8011ff8:	009b      	lsls	r3, r3, #2
 8011ffa:	58d0      	ldr	r0, [r2, r3]
 8011ffc:	193b      	adds	r3, r7, r4
 8011ffe:	881d      	ldrh	r5, [r3, #0]
 8012000:	000e      	movs	r6, r1
 8012002:	187c      	adds	r4, r7, r1
 8012004:	687a      	ldr	r2, [r7, #4]
 8012006:	230b      	movs	r3, #11
 8012008:	18fb      	adds	r3, r7, r3
 801200a:	7819      	ldrb	r1, [r3, #0]
 801200c:	002b      	movs	r3, r5
 801200e:	f7f3 fe31 	bl	8005c74 <HAL_PCD_EP_Receive>
 8012012:	0003      	movs	r3, r0
 8012014:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012016:	2516      	movs	r5, #22
 8012018:	197c      	adds	r4, r7, r5
 801201a:	19bb      	adds	r3, r7, r6
 801201c:	781b      	ldrb	r3, [r3, #0]
 801201e:	0018      	movs	r0, r3
 8012020:	f000 f839 	bl	8012096 <USBD_Get_USB_Status>
 8012024:	0003      	movs	r3, r0
 8012026:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8012028:	197b      	adds	r3, r7, r5
 801202a:	781b      	ldrb	r3, [r3, #0]
}
 801202c:	0018      	movs	r0, r3
 801202e:	46bd      	mov	sp, r7
 8012030:	b007      	add	sp, #28
 8012032:	bdf0      	pop	{r4, r5, r6, r7, pc}

08012034 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012034:	b580      	push	{r7, lr}
 8012036:	b082      	sub	sp, #8
 8012038:	af00      	add	r7, sp, #0
 801203a:	6078      	str	r0, [r7, #4]
 801203c:	000a      	movs	r2, r1
 801203e:	1cfb      	adds	r3, r7, #3
 8012040:	701a      	strb	r2, [r3, #0]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8012042:	687a      	ldr	r2, [r7, #4]
 8012044:	23b0      	movs	r3, #176	@ 0xb0
 8012046:	009b      	lsls	r3, r3, #2
 8012048:	58d2      	ldr	r2, [r2, r3]
 801204a:	1cfb      	adds	r3, r7, #3
 801204c:	781b      	ldrb	r3, [r3, #0]
 801204e:	0019      	movs	r1, r3
 8012050:	0010      	movs	r0, r2
 8012052:	f7f3 fe46 	bl	8005ce2 <HAL_PCD_EP_GetRxCount>
 8012056:	0003      	movs	r3, r0
}
 8012058:	0018      	movs	r0, r3
 801205a:	46bd      	mov	sp, r7
 801205c:	b002      	add	sp, #8
 801205e:	bd80      	pop	{r7, pc}

08012060 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8012060:	b580      	push	{r7, lr}
 8012062:	b082      	sub	sp, #8
 8012064:	af00      	add	r7, sp, #0
 8012066:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8012068:	4b02      	ldr	r3, [pc, #8]	@ (8012074 <USBD_static_malloc+0x14>)
}
 801206a:	0018      	movs	r0, r3
 801206c:	46bd      	mov	sp, r7
 801206e:	b002      	add	sp, #8
 8012070:	bd80      	pop	{r7, pc}
 8012072:	46c0      	nop			@ (mov r8, r8)
 8012074:	20001c00 	.word	0x20001c00

08012078 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8012078:	b580      	push	{r7, lr}
 801207a:	b082      	sub	sp, #8
 801207c:	af00      	add	r7, sp, #0
 801207e:	6078      	str	r0, [r7, #4]

}
 8012080:	46c0      	nop			@ (mov r8, r8)
 8012082:	46bd      	mov	sp, r7
 8012084:	b002      	add	sp, #8
 8012086:	bd80      	pop	{r7, pc}

08012088 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB Resume CallBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8012088:	b580      	push	{r7, lr}
 801208a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 801208c:	f7f1 fab8 	bl	8003600 <SystemClock_Config>
}
 8012090:	46c0      	nop			@ (mov r8, r8)
 8012092:	46bd      	mov	sp, r7
 8012094:	bd80      	pop	{r7, pc}

08012096 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8012096:	b580      	push	{r7, lr}
 8012098:	b084      	sub	sp, #16
 801209a:	af00      	add	r7, sp, #0
 801209c:	0002      	movs	r2, r0
 801209e:	1dfb      	adds	r3, r7, #7
 80120a0:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80120a2:	230f      	movs	r3, #15
 80120a4:	18fb      	adds	r3, r7, r3
 80120a6:	2200      	movs	r2, #0
 80120a8:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 80120aa:	1dfb      	adds	r3, r7, #7
 80120ac:	781b      	ldrb	r3, [r3, #0]
 80120ae:	2b03      	cmp	r3, #3
 80120b0:	d017      	beq.n	80120e2 <USBD_Get_USB_Status+0x4c>
 80120b2:	dc1b      	bgt.n	80120ec <USBD_Get_USB_Status+0x56>
 80120b4:	2b02      	cmp	r3, #2
 80120b6:	d00f      	beq.n	80120d8 <USBD_Get_USB_Status+0x42>
 80120b8:	dc18      	bgt.n	80120ec <USBD_Get_USB_Status+0x56>
 80120ba:	2b00      	cmp	r3, #0
 80120bc:	d002      	beq.n	80120c4 <USBD_Get_USB_Status+0x2e>
 80120be:	2b01      	cmp	r3, #1
 80120c0:	d005      	beq.n	80120ce <USBD_Get_USB_Status+0x38>
 80120c2:	e013      	b.n	80120ec <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80120c4:	230f      	movs	r3, #15
 80120c6:	18fb      	adds	r3, r7, r3
 80120c8:	2200      	movs	r2, #0
 80120ca:	701a      	strb	r2, [r3, #0]
    break;
 80120cc:	e013      	b.n	80120f6 <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80120ce:	230f      	movs	r3, #15
 80120d0:	18fb      	adds	r3, r7, r3
 80120d2:	2202      	movs	r2, #2
 80120d4:	701a      	strb	r2, [r3, #0]
    break;
 80120d6:	e00e      	b.n	80120f6 <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80120d8:	230f      	movs	r3, #15
 80120da:	18fb      	adds	r3, r7, r3
 80120dc:	2201      	movs	r2, #1
 80120de:	701a      	strb	r2, [r3, #0]
    break;
 80120e0:	e009      	b.n	80120f6 <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80120e2:	230f      	movs	r3, #15
 80120e4:	18fb      	adds	r3, r7, r3
 80120e6:	2202      	movs	r2, #2
 80120e8:	701a      	strb	r2, [r3, #0]
    break;
 80120ea:	e004      	b.n	80120f6 <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 80120ec:	230f      	movs	r3, #15
 80120ee:	18fb      	adds	r3, r7, r3
 80120f0:	2202      	movs	r2, #2
 80120f2:	701a      	strb	r2, [r3, #0]
    break;
 80120f4:	46c0      	nop			@ (mov r8, r8)
  }
  return usb_status;
 80120f6:	230f      	movs	r3, #15
 80120f8:	18fb      	adds	r3, r7, r3
 80120fa:	781b      	ldrb	r3, [r3, #0]
}
 80120fc:	0018      	movs	r0, r3
 80120fe:	46bd      	mov	sp, r7
 8012100:	b004      	add	sp, #16
 8012102:	bd80      	pop	{r7, pc}

08012104 <dwt_initialise>:
#define VBAT_ADDRESS   (0x08)
#define VTEMP_ADDRESS  (0x09)
#define XTRIM_ADDRESS  (0x1E)

int dwt_initialise(int config)
{
 8012104:	b5b0      	push	{r4, r5, r7, lr}
 8012106:	b086      	sub	sp, #24
 8012108:	af00      	add	r7, sp, #0
 801210a:	6078      	str	r0, [r7, #4]
    uint16 otp_xtaltrim_and_rev = 0;
 801210c:	2316      	movs	r3, #22
 801210e:	18fb      	adds	r3, r7, r3
 8012110:	2200      	movs	r2, #0
 8012112:	801a      	strh	r2, [r3, #0]
    uint32 ldo_tune = 0;
 8012114:	2300      	movs	r3, #0
 8012116:	613b      	str	r3, [r7, #16]

    pdw1000local->dblbuffon = 0; // - set to 0 - meaning double buffer mode is off by default
 8012118:	4ba0      	ldr	r3, [pc, #640]	@ (801239c <dwt_initialise+0x298>)
 801211a:	681b      	ldr	r3, [r3, #0]
 801211c:	2200      	movs	r2, #0
 801211e:	751a      	strb	r2, [r3, #20]
    pdw1000local->wait4resp = 0; // - set to 0 - meaning wait for response not active
 8012120:	4b9e      	ldr	r3, [pc, #632]	@ (801239c <dwt_initialise+0x298>)
 8012122:	681b      	ldr	r3, [r3, #0]
 8012124:	2200      	movs	r2, #0
 8012126:	755a      	strb	r2, [r3, #21]
    pdw1000local->sleep_mode = 0; // - set to 0 - meaning sleep mode has not been configured
 8012128:	4b9c      	ldr	r3, [pc, #624]	@ (801239c <dwt_initialise+0x298>)
 801212a:	681b      	ldr	r3, [r3, #0]
 801212c:	2200      	movs	r2, #0
 801212e:	82da      	strh	r2, [r3, #22]

    pdw1000local->cbTxDone = NULL;
 8012130:	4b9a      	ldr	r3, [pc, #616]	@ (801239c <dwt_initialise+0x298>)
 8012132:	681b      	ldr	r3, [r3, #0]
 8012134:	2200      	movs	r2, #0
 8012136:	629a      	str	r2, [r3, #40]	@ 0x28
    pdw1000local->cbRxOk = NULL;
 8012138:	4b98      	ldr	r3, [pc, #608]	@ (801239c <dwt_initialise+0x298>)
 801213a:	681b      	ldr	r3, [r3, #0]
 801213c:	2200      	movs	r2, #0
 801213e:	62da      	str	r2, [r3, #44]	@ 0x2c
    pdw1000local->cbRxTo = NULL;
 8012140:	4b96      	ldr	r3, [pc, #600]	@ (801239c <dwt_initialise+0x298>)
 8012142:	681b      	ldr	r3, [r3, #0]
 8012144:	2200      	movs	r2, #0
 8012146:	631a      	str	r2, [r3, #48]	@ 0x30
    pdw1000local->cbRxErr = NULL;
 8012148:	4b94      	ldr	r3, [pc, #592]	@ (801239c <dwt_initialise+0x298>)
 801214a:	681b      	ldr	r3, [r3, #0]
 801214c:	2200      	movs	r2, #0
 801214e:	635a      	str	r2, [r3, #52]	@ 0x34
#if DWT_API_ERROR_CHECK
    pdw1000local->otp_mask = config ; // Save the READ_OTP config mask
#endif

    // Read and validate device ID, return -1 if not recognised
    if (DWT_DEVICE_ID != dwt_readdevid()) // MP IC ONLY (i.e. DW1000) FOR THIS CODE
 8012150:	f000 f92c 	bl	80123ac <dwt_readdevid>
 8012154:	0003      	movs	r3, r0
 8012156:	4a92      	ldr	r2, [pc, #584]	@ (80123a0 <dwt_initialise+0x29c>)
 8012158:	4293      	cmp	r3, r2
 801215a:	d002      	beq.n	8012162 <dwt_initialise+0x5e>
    {
        return DWT_ERROR ;
 801215c:	2301      	movs	r3, #1
 801215e:	425b      	negs	r3, r3
 8012160:	e118      	b.n	8012394 <dwt_initialise+0x290>
    }

    if(!(DWT_DW_WAKE_UP & config)) // Don't reset the device if DWT_DW_WAKE_UP bit is set, e.g. when calling this API after wake up
 8012162:	687b      	ldr	r3, [r7, #4]
 8012164:	2202      	movs	r2, #2
 8012166:	4013      	ands	r3, r2
 8012168:	d101      	bne.n	801216e <dwt_initialise+0x6a>
    {
        dwt_softreset(); // Make sure the device is completely reset before starting initialisation
 801216a:	f000 ffd1 	bl	8013110 <dwt_softreset>
    }

    if(!((DWT_DW_WAKE_UP & config) && ((DWT_READ_OTP_TMP | DWT_READ_OTP_BAT | DWT_READ_OTP_LID | DWT_READ_OTP_PID | DWT_DW_WUP_RD_OTPREV)& config)))
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	2202      	movs	r2, #2
 8012172:	4013      	ands	r3, r2
 8012174:	d003      	beq.n	801217e <dwt_initialise+0x7a>
 8012176:	687b      	ldr	r3, [r7, #4]
 8012178:	22f8      	movs	r2, #248	@ 0xf8
 801217a:	4013      	ands	r3, r2
 801217c:	d102      	bne.n	8012184 <dwt_initialise+0x80>
    {
        _dwt_enableclocks(FORCE_SYS_XTI); // NOTE: set system clock to XTI - this is necessary to make sure the values read by _dwt_otpread are reliable
 801217e:	2000      	movs	r0, #0
 8012180:	f000 fdb2 	bl	8012ce8 <_dwt_enableclocks>
    }                                  // when not reading from OTP, clocks don't need to change.

    // Configure the CPLL lock detect
    dwt_write8bitoffsetreg(EXT_SYNC_ID, EC_CTRL_OFFSET, EC_CTRL_PLLLCK);
 8012184:	2204      	movs	r2, #4
 8012186:	2100      	movs	r1, #0
 8012188:	2024      	movs	r0, #36	@ 0x24
 801218a:	f000 fc95 	bl	8012ab8 <dwt_write8bitoffsetreg>

    // When DW1000 IC is initialised from power up, then the LDO value should be kicked from OTP, otherwise if this API is called after
    // DW1000 IC has been woken up (DWT_DW_WAKE_UP bit is set) this can be skipped as LDO would have already been automatically
    // kicked/loaded on wake up
    if(!(DWT_DW_WAKE_UP & config))
 801218e:	687b      	ldr	r3, [r7, #4]
 8012190:	2202      	movs	r2, #2
 8012192:	4013      	ands	r3, r2
 8012194:	d118      	bne.n	80121c8 <dwt_initialise+0xc4>
    {
        // Load LDO tune from OTP and kick it if there is a value actually programmed.
        ldo_tune = _dwt_otpread(LDOTUNE_ADDRESS);
 8012196:	2004      	movs	r0, #4
 8012198:	f000 fce8 	bl	8012b6c <_dwt_otpread>
 801219c:	0003      	movs	r3, r0
 801219e:	613b      	str	r3, [r7, #16]
        if((ldo_tune & 0xFF) != 0)
 80121a0:	693b      	ldr	r3, [r7, #16]
 80121a2:	22ff      	movs	r2, #255	@ 0xff
 80121a4:	4013      	ands	r3, r2
 80121a6:	d021      	beq.n	80121ec <dwt_initialise+0xe8>
        {
            // Kick LDO tune
            dwt_write8bitoffsetreg(OTP_IF_ID, OTP_SF, OTP_SF_LDO_KICK); // Set load LDO kick bit
 80121a8:	2202      	movs	r2, #2
 80121aa:	2112      	movs	r1, #18
 80121ac:	202d      	movs	r0, #45	@ 0x2d
 80121ae:	f000 fc83 	bl	8012ab8 <dwt_write8bitoffsetreg>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO; // LDO tune must be kicked at wake-up
 80121b2:	4b7a      	ldr	r3, [pc, #488]	@ (801239c <dwt_initialise+0x298>)
 80121b4:	681b      	ldr	r3, [r3, #0]
 80121b6:	8ada      	ldrh	r2, [r3, #22]
 80121b8:	4b78      	ldr	r3, [pc, #480]	@ (801239c <dwt_initialise+0x298>)
 80121ba:	681b      	ldr	r3, [r3, #0]
 80121bc:	2180      	movs	r1, #128	@ 0x80
 80121be:	0149      	lsls	r1, r1, #5
 80121c0:	430a      	orrs	r2, r1
 80121c2:	b292      	uxth	r2, r2
 80121c4:	82da      	strh	r2, [r3, #22]
 80121c6:	e011      	b.n	80121ec <dwt_initialise+0xe8>
        }
    }
    else
    {   //if LDOTUNE reg contains value different from default it means it was kicked from OTP and thus set AON_WCFG_ONW_LLDO.
        if(dwt_read32bitoffsetreg(RF_CONF_ID, LDOTUNE) != LDOTUNE_DEFAULT)
 80121c8:	2130      	movs	r1, #48	@ 0x30
 80121ca:	2028      	movs	r0, #40	@ 0x28
 80121cc:	f000 fc16 	bl	80129fc <dwt_read32bitoffsetreg>
 80121d0:	0003      	movs	r3, r0
 80121d2:	4a74      	ldr	r2, [pc, #464]	@ (80123a4 <dwt_initialise+0x2a0>)
 80121d4:	4293      	cmp	r3, r2
 80121d6:	d009      	beq.n	80121ec <dwt_initialise+0xe8>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO;
 80121d8:	4b70      	ldr	r3, [pc, #448]	@ (801239c <dwt_initialise+0x298>)
 80121da:	681b      	ldr	r3, [r3, #0]
 80121dc:	8ada      	ldrh	r2, [r3, #22]
 80121de:	4b6f      	ldr	r3, [pc, #444]	@ (801239c <dwt_initialise+0x298>)
 80121e0:	681b      	ldr	r3, [r3, #0]
 80121e2:	2180      	movs	r1, #128	@ 0x80
 80121e4:	0149      	lsls	r1, r1, #5
 80121e6:	430a      	orrs	r2, r1
 80121e8:	b292      	uxth	r2, r2
 80121ea:	82da      	strh	r2, [r3, #22]
    }

    if((!(DWT_DW_WAKE_UP & config)) || ((DWT_DW_WAKE_UP & config) && (DWT_DW_WUP_RD_OTPREV & config)))
 80121ec:	687b      	ldr	r3, [r7, #4]
 80121ee:	2202      	movs	r2, #2
 80121f0:	4013      	ands	r3, r2
 80121f2:	d007      	beq.n	8012204 <dwt_initialise+0x100>
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	2202      	movs	r2, #2
 80121f8:	4013      	ands	r3, r2
 80121fa:	d013      	beq.n	8012224 <dwt_initialise+0x120>
 80121fc:	687b      	ldr	r3, [r7, #4]
 80121fe:	2208      	movs	r2, #8
 8012200:	4013      	ands	r3, r2
 8012202:	d00f      	beq.n	8012224 <dwt_initialise+0x120>
    {
        // Read OTP revision number
        otp_xtaltrim_and_rev = _dwt_otpread(XTRIM_ADDRESS) & 0xffff;        // Read 32 bit value, XTAL trim val is in low octet-0 (5 bits)
 8012204:	201e      	movs	r0, #30
 8012206:	f000 fcb1 	bl	8012b6c <_dwt_otpread>
 801220a:	0002      	movs	r2, r0
 801220c:	2116      	movs	r1, #22
 801220e:	187b      	adds	r3, r7, r1
 8012210:	801a      	strh	r2, [r3, #0]
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
 8012212:	187b      	adds	r3, r7, r1
 8012214:	881b      	ldrh	r3, [r3, #0]
 8012216:	0a1b      	lsrs	r3, r3, #8
 8012218:	b29a      	uxth	r2, r3
 801221a:	4b60      	ldr	r3, [pc, #384]	@ (801239c <dwt_initialise+0x298>)
 801221c:	681b      	ldr	r3, [r3, #0]
 801221e:	b2d2      	uxtb	r2, r2
 8012220:	72da      	strb	r2, [r3, #11]
 8012222:	e003      	b.n	801222c <dwt_initialise+0x128>
    }
    else
        pdw1000local->otprev = 0; // If OTP valuse are not used, if this API is called after DW1000 IC has been woken up
 8012224:	4b5d      	ldr	r3, [pc, #372]	@ (801239c <dwt_initialise+0x298>)
 8012226:	681b      	ldr	r3, [r3, #0]
 8012228:	2200      	movs	r2, #0
 801222a:	72da      	strb	r2, [r3, #11]
                                  // (DWT_DW_WAKE_UP bit is set), set otprev to 0

    if(!(DWT_DW_WAKE_UP & config))
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	2202      	movs	r2, #2
 8012230:	4013      	ands	r3, r2
 8012232:	d10f      	bne.n	8012254 <dwt_initialise+0x150>
    {
        // XTAL trim value is set in OTP for DW1000 module and EVK/TREK boards but that might not be the case in a custom design
        if ((otp_xtaltrim_and_rev & 0x1F) == 0) // A value of 0 means that the crystal has not been trimmed
 8012234:	2116      	movs	r1, #22
 8012236:	187b      	adds	r3, r7, r1
 8012238:	881b      	ldrh	r3, [r3, #0]
 801223a:	221f      	movs	r2, #31
 801223c:	4013      	ands	r3, r2
 801223e:	d102      	bne.n	8012246 <dwt_initialise+0x142>
        {
            otp_xtaltrim_and_rev = FS_XTALT_MIDRANGE ; // Set to mid-range if no calibration value inside
 8012240:	187b      	adds	r3, r7, r1
 8012242:	2210      	movs	r2, #16
 8012244:	801a      	strh	r2, [r3, #0]
        }
        // Configure XTAL trim
        dwt_setxtaltrim((uint8)otp_xtaltrim_and_rev);
 8012246:	2316      	movs	r3, #22
 8012248:	18fb      	adds	r3, r7, r3
 801224a:	881b      	ldrh	r3, [r3, #0]
 801224c:	b2db      	uxtb	r3, r3
 801224e:	0018      	movs	r0, r3
 8012250:	f000 ff84 	bl	801315c <dwt_setxtaltrim>
    }

    if(DWT_READ_OTP_PID & config)
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	2210      	movs	r2, #16
 8012258:	4013      	ands	r3, r2
 801225a:	d007      	beq.n	801226c <dwt_initialise+0x168>
    {
        // Load Part from OTP
        pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
 801225c:	4b4f      	ldr	r3, [pc, #316]	@ (801239c <dwt_initialise+0x298>)
 801225e:	681c      	ldr	r4, [r3, #0]
 8012260:	2006      	movs	r0, #6
 8012262:	f000 fc83 	bl	8012b6c <_dwt_otpread>
 8012266:	0003      	movs	r3, r0
 8012268:	6023      	str	r3, [r4, #0]
 801226a:	e003      	b.n	8012274 <dwt_initialise+0x170>
    }
    else
    {
        pdw1000local->partID = 0;
 801226c:	4b4b      	ldr	r3, [pc, #300]	@ (801239c <dwt_initialise+0x298>)
 801226e:	681b      	ldr	r3, [r3, #0]
 8012270:	2200      	movs	r2, #0
 8012272:	601a      	str	r2, [r3, #0]
    }

    if(DWT_READ_OTP_LID & config)
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	2220      	movs	r2, #32
 8012278:	4013      	ands	r3, r2
 801227a:	d007      	beq.n	801228c <dwt_initialise+0x188>
    {
        // Load Lot ID from OTP
        pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
 801227c:	4b47      	ldr	r3, [pc, #284]	@ (801239c <dwt_initialise+0x298>)
 801227e:	681c      	ldr	r4, [r3, #0]
 8012280:	2007      	movs	r0, #7
 8012282:	f000 fc73 	bl	8012b6c <_dwt_otpread>
 8012286:	0003      	movs	r3, r0
 8012288:	6063      	str	r3, [r4, #4]
 801228a:	e003      	b.n	8012294 <dwt_initialise+0x190>
    }
    else
    {
        pdw1000local->lotID = 0;
 801228c:	4b43      	ldr	r3, [pc, #268]	@ (801239c <dwt_initialise+0x298>)
 801228e:	681b      	ldr	r3, [r3, #0]
 8012290:	2200      	movs	r2, #0
 8012292:	605a      	str	r2, [r3, #4]
    }

    if(DWT_READ_OTP_BAT & config)
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	2240      	movs	r2, #64	@ 0x40
 8012298:	4013      	ands	r3, r2
 801229a:	d008      	beq.n	80122ae <dwt_initialise+0x1aa>
    {
        // Load VBAT from OTP
        pdw1000local->vBatP = _dwt_otpread(VBAT_ADDRESS) & 0xff;
 801229c:	2008      	movs	r0, #8
 801229e:	f000 fc65 	bl	8012b6c <_dwt_otpread>
 80122a2:	0002      	movs	r2, r0
 80122a4:	4b3d      	ldr	r3, [pc, #244]	@ (801239c <dwt_initialise+0x298>)
 80122a6:	681b      	ldr	r3, [r3, #0]
 80122a8:	b2d2      	uxtb	r2, r2
 80122aa:	721a      	strb	r2, [r3, #8]
 80122ac:	e003      	b.n	80122b6 <dwt_initialise+0x1b2>
    }
    else
    {
        pdw1000local->vBatP = 0;
 80122ae:	4b3b      	ldr	r3, [pc, #236]	@ (801239c <dwt_initialise+0x298>)
 80122b0:	681b      	ldr	r3, [r3, #0]
 80122b2:	2200      	movs	r2, #0
 80122b4:	721a      	strb	r2, [r3, #8]
    }

    if(DWT_READ_OTP_TMP & config)
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	2280      	movs	r2, #128	@ 0x80
 80122ba:	4013      	ands	r3, r2
 80122bc:	d008      	beq.n	80122d0 <dwt_initialise+0x1cc>
    {
        // Load TEMP from OTP
        pdw1000local->tempP = _dwt_otpread(VTEMP_ADDRESS) & 0xff;
 80122be:	2009      	movs	r0, #9
 80122c0:	f000 fc54 	bl	8012b6c <_dwt_otpread>
 80122c4:	0002      	movs	r2, r0
 80122c6:	4b35      	ldr	r3, [pc, #212]	@ (801239c <dwt_initialise+0x298>)
 80122c8:	681b      	ldr	r3, [r3, #0]
 80122ca:	b2d2      	uxtb	r2, r2
 80122cc:	725a      	strb	r2, [r3, #9]
 80122ce:	e003      	b.n	80122d8 <dwt_initialise+0x1d4>
    }
    else
    {
        pdw1000local->tempP = 0;
 80122d0:	4b32      	ldr	r3, [pc, #200]	@ (801239c <dwt_initialise+0x298>)
 80122d2:	681b      	ldr	r3, [r3, #0]
 80122d4:	2200      	movs	r2, #0
 80122d6:	725a      	strb	r2, [r3, #9]
    }

    // Load leading edge detect code (LDE/microcode)
    if(!(DWT_DW_WAKE_UP & config))
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	2202      	movs	r2, #2
 80122dc:	4013      	ands	r3, r2
 80122de:	d127      	bne.n	8012330 <dwt_initialise+0x22c>
    {
        if(DWT_LOADUCODE & config)
 80122e0:	687b      	ldr	r3, [r7, #4]
 80122e2:	2201      	movs	r2, #1
 80122e4:	4013      	ands	r3, r2
 80122e6:	d00c      	beq.n	8012302 <dwt_initialise+0x1fe>
        {
            _dwt_loaducodefromrom();
 80122e8:	f000 fc98 	bl	8012c1c <_dwt_loaducodefromrom>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE; // microcode must be loaded at wake-up if loaded on initialisation
 80122ec:	4b2b      	ldr	r3, [pc, #172]	@ (801239c <dwt_initialise+0x298>)
 80122ee:	681b      	ldr	r3, [r3, #0]
 80122f0:	8ada      	ldrh	r2, [r3, #22]
 80122f2:	4b2a      	ldr	r3, [pc, #168]	@ (801239c <dwt_initialise+0x298>)
 80122f4:	681b      	ldr	r3, [r3, #0]
 80122f6:	2180      	movs	r1, #128	@ 0x80
 80122f8:	0109      	lsls	r1, r1, #4
 80122fa:	430a      	orrs	r2, r1
 80122fc:	b292      	uxth	r2, r2
 80122fe:	82da      	strh	r2, [r3, #22]
 8012300:	e024      	b.n	801234c <dwt_initialise+0x248>
        }
        else // Should disable the LDERUN bit enable if LDE has not been loaded
        {
            uint16 rega = dwt_read16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1) ;
 8012302:	250e      	movs	r5, #14
 8012304:	197c      	adds	r4, r7, r5
 8012306:	2105      	movs	r1, #5
 8012308:	2036      	movs	r0, #54	@ 0x36
 801230a:	f000 fb9e 	bl	8012a4a <dwt_read16bitoffsetreg>
 801230e:	0003      	movs	r3, r0
 8012310:	8023      	strh	r3, [r4, #0]
            rega &= 0xFDFF ; // Clear LDERUN bit
 8012312:	0028      	movs	r0, r5
 8012314:	183b      	adds	r3, r7, r0
 8012316:	183a      	adds	r2, r7, r0
 8012318:	8812      	ldrh	r2, [r2, #0]
 801231a:	4923      	ldr	r1, [pc, #140]	@ (80123a8 <dwt_initialise+0x2a4>)
 801231c:	400a      	ands	r2, r1
 801231e:	801a      	strh	r2, [r3, #0]
            dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1, rega) ;
 8012320:	183b      	adds	r3, r7, r0
 8012322:	881b      	ldrh	r3, [r3, #0]
 8012324:	001a      	movs	r2, r3
 8012326:	2105      	movs	r1, #5
 8012328:	2036      	movs	r0, #54	@ 0x36
 801232a:	f000 fbd8 	bl	8012ade <dwt_write16bitoffsetreg>
 801232e:	e00d      	b.n	801234c <dwt_initialise+0x248>
        }
    }
    else //if DWT_DW_WUP_NO_UCODE is set then assume that the UCODE was loaded from ROM (i.e. DWT_LOADUCODE was set on power up),
    {     //thus set AON_WCFG_ONW_LLDE, otherwise don't set the AON_WCFG_ONW_LLDE bit in the sleep_mode configuration
        if((DWT_DW_WUP_NO_UCODE & config) == 0)
 8012330:	687b      	ldr	r3, [r7, #4]
 8012332:	2204      	movs	r2, #4
 8012334:	4013      	ands	r3, r2
 8012336:	d109      	bne.n	801234c <dwt_initialise+0x248>
        {
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE;
 8012338:	4b18      	ldr	r3, [pc, #96]	@ (801239c <dwt_initialise+0x298>)
 801233a:	681b      	ldr	r3, [r3, #0]
 801233c:	8ada      	ldrh	r2, [r3, #22]
 801233e:	4b17      	ldr	r3, [pc, #92]	@ (801239c <dwt_initialise+0x298>)
 8012340:	681b      	ldr	r3, [r3, #0]
 8012342:	2180      	movs	r1, #128	@ 0x80
 8012344:	0109      	lsls	r1, r1, #4
 8012346:	430a      	orrs	r2, r1
 8012348:	b292      	uxth	r2, r2
 801234a:	82da      	strh	r2, [r3, #22]
        }
    }

    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 801234c:	2001      	movs	r0, #1
 801234e:	f000 fccb 	bl	8012ce8 <_dwt_enableclocks>

    // The 3 bits in AON CFG1 register must be cleared to ensure proper operation of the DW1000 in DEEPSLEEP mode.
    dwt_write8bitoffsetreg(AON_ID, AON_CFG1_OFFSET, 0x00);
 8012352:	2200      	movs	r2, #0
 8012354:	210a      	movs	r1, #10
 8012356:	202c      	movs	r0, #44	@ 0x2c
 8012358:	f000 fbae 	bl	8012ab8 <dwt_write8bitoffsetreg>

    // Read system register / store local copy
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register
 801235c:	4b0f      	ldr	r3, [pc, #60]	@ (801239c <dwt_initialise+0x298>)
 801235e:	681c      	ldr	r4, [r3, #0]
 8012360:	2100      	movs	r1, #0
 8012362:	2004      	movs	r0, #4
 8012364:	f000 fb4a 	bl	80129fc <dwt_read32bitoffsetreg>
 8012368:	0003      	movs	r3, r0
 801236a:	6123      	str	r3, [r4, #16]
    pdw1000local->longFrames = (pdw1000local->sysCFGreg & SYS_CFG_PHR_MODE_11) >> SYS_CFG_PHR_MODE_SHFT ; //configure longFrames
 801236c:	4b0b      	ldr	r3, [pc, #44]	@ (801239c <dwt_initialise+0x298>)
 801236e:	681b      	ldr	r3, [r3, #0]
 8012370:	691b      	ldr	r3, [r3, #16]
 8012372:	0c1b      	lsrs	r3, r3, #16
 8012374:	b2da      	uxtb	r2, r3
 8012376:	4b09      	ldr	r3, [pc, #36]	@ (801239c <dwt_initialise+0x298>)
 8012378:	681b      	ldr	r3, [r3, #0]
 801237a:	2103      	movs	r1, #3
 801237c:	400a      	ands	r2, r1
 801237e:	b2d2      	uxtb	r2, r2
 8012380:	729a      	strb	r2, [r3, #10]

    pdw1000local->txFCTRL = dwt_read32bitreg(TX_FCTRL_ID) ;
 8012382:	4b06      	ldr	r3, [pc, #24]	@ (801239c <dwt_initialise+0x298>)
 8012384:	681c      	ldr	r4, [r3, #0]
 8012386:	2100      	movs	r1, #0
 8012388:	2008      	movs	r0, #8
 801238a:	f000 fb37 	bl	80129fc <dwt_read32bitoffsetreg>
 801238e:	0003      	movs	r3, r0
 8012390:	60e3      	str	r3, [r4, #12]

    return DWT_SUCCESS ;
 8012392:	2300      	movs	r3, #0

} // end dwt_initialise()
 8012394:	0018      	movs	r0, r3
 8012396:	46bd      	mov	sp, r7
 8012398:	b006      	add	sp, #24
 801239a:	bdb0      	pop	{r4, r5, r7, pc}
 801239c:	200001fc 	.word	0x200001fc
 80123a0:	deca0130 	.word	0xdeca0130
 80123a4:	88888888 	.word	0x88888888
 80123a8:	fffffdff 	.word	0xfffffdff

080123ac <dwt_readdevid>:
 * output parameters
 *
 * returns the read value which for DW1000 is 0xDECA0130
 */
uint32 dwt_readdevid(void)
{
 80123ac:	b580      	push	{r7, lr}
 80123ae:	af00      	add	r7, sp, #0
    return dwt_read32bitoffsetreg(DEV_ID_ID,0);
 80123b0:	2100      	movs	r1, #0
 80123b2:	2000      	movs	r0, #0
 80123b4:	f000 fb22 	bl	80129fc <dwt_read32bitoffsetreg>
 80123b8:	0003      	movs	r3, r0
}
 80123ba:	0018      	movs	r0, r3
 80123bc:	46bd      	mov	sp, r7
 80123be:	bd80      	pop	{r7, pc}

080123c0 <dwt_configuretxrf>:
 * output parameters
 *
 * no return value
 */
void dwt_configuretxrf(dwt_txconfig_t *config)
{
 80123c0:	b580      	push	{r7, lr}
 80123c2:	b082      	sub	sp, #8
 80123c4:	af00      	add	r7, sp, #0
 80123c6:	6078      	str	r0, [r7, #4]

    // Configure RF TX PG_DELAY
    dwt_write8bitoffsetreg(TX_CAL_ID, TC_PGDELAY_OFFSET, config->PGdly);
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	781b      	ldrb	r3, [r3, #0]
 80123cc:	001a      	movs	r2, r3
 80123ce:	210b      	movs	r1, #11
 80123d0:	202a      	movs	r0, #42	@ 0x2a
 80123d2:	f000 fb71 	bl	8012ab8 <dwt_write8bitoffsetreg>

    // Configure TX power
    dwt_write32bitreg(TX_POWER_ID, config->power);
 80123d6:	687b      	ldr	r3, [r7, #4]
 80123d8:	685b      	ldr	r3, [r3, #4]
 80123da:	001a      	movs	r2, r3
 80123dc:	2100      	movs	r1, #0
 80123de:	201e      	movs	r0, #30
 80123e0:	f000 fb9d 	bl	8012b1e <dwt_write32bitoffsetreg>

}
 80123e4:	46c0      	nop			@ (mov r8, r8)
 80123e6:	46bd      	mov	sp, r7
 80123e8:	b002      	add	sp, #8
 80123ea:	bd80      	pop	{r7, pc}

080123ec <dwt_configure>:
 * output parameters
 *
 * no return value
 */
void dwt_configure(dwt_config_t *config)
{
 80123ec:	b5b0      	push	{r4, r5, r7, lr}
 80123ee:	b086      	sub	sp, #24
 80123f0:	af00      	add	r7, sp, #0
 80123f2:	6078      	str	r0, [r7, #4]
    uint8 nsSfd_result  = 0;
 80123f4:	2317      	movs	r3, #23
 80123f6:	18fb      	adds	r3, r7, r3
 80123f8:	2200      	movs	r2, #0
 80123fa:	701a      	strb	r2, [r3, #0]
    uint8 useDWnsSFD = 0;
 80123fc:	2316      	movs	r3, #22
 80123fe:	18fb      	adds	r3, r7, r3
 8012400:	2200      	movs	r2, #0
 8012402:	701a      	strb	r2, [r3, #0]
    uint8 chan = config->chan ;
 8012404:	2013      	movs	r0, #19
 8012406:	183b      	adds	r3, r7, r0
 8012408:	687a      	ldr	r2, [r7, #4]
 801240a:	7812      	ldrb	r2, [r2, #0]
 801240c:	701a      	strb	r2, [r3, #0]
    uint32 regval ;
    uint16 reg16 = lde_replicaCoeff[config->rxCode];
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	795b      	ldrb	r3, [r3, #5]
 8012412:	0019      	movs	r1, r3
 8012414:	2314      	movs	r3, #20
 8012416:	18fb      	adds	r3, r7, r3
 8012418:	4ab6      	ldr	r2, [pc, #728]	@ (80126f4 <dwt_configure+0x308>)
 801241a:	0049      	lsls	r1, r1, #1
 801241c:	5a8a      	ldrh	r2, [r1, r2]
 801241e:	801a      	strh	r2, [r3, #0]
    uint8 prfIndex = config->prf - DWT_PRF_16M;
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	785a      	ldrb	r2, [r3, #1]
 8012424:	2312      	movs	r3, #18
 8012426:	18fb      	adds	r3, r7, r3
 8012428:	3a01      	subs	r2, #1
 801242a:	701a      	strb	r2, [r3, #0]
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
 801242c:	183b      	adds	r3, r7, r0
 801242e:	781b      	ldrb	r3, [r3, #0]
 8012430:	2b04      	cmp	r3, #4
 8012432:	d003      	beq.n	801243c <dwt_configure+0x50>
 8012434:	183b      	adds	r3, r7, r0
 8012436:	781b      	ldrb	r3, [r3, #0]
 8012438:	2b07      	cmp	r3, #7
 801243a:	d101      	bne.n	8012440 <dwt_configure+0x54>
 801243c:	2201      	movs	r2, #1
 801243e:	e000      	b.n	8012442 <dwt_configure+0x56>
 8012440:	2200      	movs	r2, #0
 8012442:	2311      	movs	r3, #17
 8012444:	18fb      	adds	r3, r7, r3
 8012446:	701a      	strb	r2, [r3, #0]
           || (config->txPreambLength == DWT_PLEN_2048) || (config->txPreambLength == DWT_PLEN_4096));
    assert((config->phrMode == DWT_PHRMODE_STD) || (config->phrMode == DWT_PHRMODE_EXT));
#endif

    // For 110 kbps we need a special setup
    if(DWT_BR_110K == config->dataRate)
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	79db      	ldrb	r3, [r3, #7]
 801244c:	2b00      	cmp	r3, #0
 801244e:	d10f      	bne.n	8012470 <dwt_configure+0x84>
    {
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
 8012450:	4ba9      	ldr	r3, [pc, #676]	@ (80126f8 <dwt_configure+0x30c>)
 8012452:	681b      	ldr	r3, [r3, #0]
 8012454:	691a      	ldr	r2, [r3, #16]
 8012456:	4ba8      	ldr	r3, [pc, #672]	@ (80126f8 <dwt_configure+0x30c>)
 8012458:	681b      	ldr	r3, [r3, #0]
 801245a:	2180      	movs	r1, #128	@ 0x80
 801245c:	03c9      	lsls	r1, r1, #15
 801245e:	430a      	orrs	r2, r1
 8012460:	611a      	str	r2, [r3, #16]
        reg16 >>= 3; // lde_replicaCoeff must be divided by 8
 8012462:	2214      	movs	r2, #20
 8012464:	18bb      	adds	r3, r7, r2
 8012466:	18ba      	adds	r2, r7, r2
 8012468:	8812      	ldrh	r2, [r2, #0]
 801246a:	08d2      	lsrs	r2, r2, #3
 801246c:	801a      	strh	r2, [r3, #0]
 801246e:	e007      	b.n	8012480 <dwt_configure+0x94>
    }
    else
    {
        pdw1000local->sysCFGreg &= (~SYS_CFG_RXM110K) ;
 8012470:	4ba1      	ldr	r3, [pc, #644]	@ (80126f8 <dwt_configure+0x30c>)
 8012472:	681b      	ldr	r3, [r3, #0]
 8012474:	691a      	ldr	r2, [r3, #16]
 8012476:	4ba0      	ldr	r3, [pc, #640]	@ (80126f8 <dwt_configure+0x30c>)
 8012478:	681b      	ldr	r3, [r3, #0]
 801247a:	49a0      	ldr	r1, [pc, #640]	@ (80126fc <dwt_configure+0x310>)
 801247c:	400a      	ands	r2, r1
 801247e:	611a      	str	r2, [r3, #16]
    }

    pdw1000local->longFrames = config->phrMode ;
 8012480:	4b9d      	ldr	r3, [pc, #628]	@ (80126f8 <dwt_configure+0x30c>)
 8012482:	681b      	ldr	r3, [r3, #0]
 8012484:	687a      	ldr	r2, [r7, #4]
 8012486:	7a12      	ldrb	r2, [r2, #8]
 8012488:	729a      	strb	r2, [r3, #10]

    pdw1000local->sysCFGreg &= ~SYS_CFG_PHR_MODE_11;
 801248a:	4b9b      	ldr	r3, [pc, #620]	@ (80126f8 <dwt_configure+0x30c>)
 801248c:	681b      	ldr	r3, [r3, #0]
 801248e:	691a      	ldr	r2, [r3, #16]
 8012490:	4b99      	ldr	r3, [pc, #612]	@ (80126f8 <dwt_configure+0x30c>)
 8012492:	681b      	ldr	r3, [r3, #0]
 8012494:	499a      	ldr	r1, [pc, #616]	@ (8012700 <dwt_configure+0x314>)
 8012496:	400a      	ands	r2, r1
 8012498:	611a      	str	r2, [r3, #16]
    pdw1000local->sysCFGreg |= (SYS_CFG_PHR_MODE_11 & ((uint32)config->phrMode << SYS_CFG_PHR_MODE_SHFT));
 801249a:	4b97      	ldr	r3, [pc, #604]	@ (80126f8 <dwt_configure+0x30c>)
 801249c:	681b      	ldr	r3, [r3, #0]
 801249e:	6919      	ldr	r1, [r3, #16]
 80124a0:	687b      	ldr	r3, [r7, #4]
 80124a2:	7a1b      	ldrb	r3, [r3, #8]
 80124a4:	041a      	lsls	r2, r3, #16
 80124a6:	23c0      	movs	r3, #192	@ 0xc0
 80124a8:	029b      	lsls	r3, r3, #10
 80124aa:	401a      	ands	r2, r3
 80124ac:	4b92      	ldr	r3, [pc, #584]	@ (80126f8 <dwt_configure+0x30c>)
 80124ae:	681b      	ldr	r3, [r3, #0]
 80124b0:	430a      	orrs	r2, r1
 80124b2:	611a      	str	r2, [r3, #16]

    dwt_write32bitreg(SYS_CFG_ID,pdw1000local->sysCFGreg) ;
 80124b4:	4b90      	ldr	r3, [pc, #576]	@ (80126f8 <dwt_configure+0x30c>)
 80124b6:	681b      	ldr	r3, [r3, #0]
 80124b8:	691b      	ldr	r3, [r3, #16]
 80124ba:	001a      	movs	r2, r3
 80124bc:	2100      	movs	r1, #0
 80124be:	2004      	movs	r0, #4
 80124c0:	f000 fb2d 	bl	8012b1e <dwt_write32bitoffsetreg>
    // Set the lde_replicaCoeff
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_REPC_OFFSET, reg16) ;
 80124c4:	2314      	movs	r3, #20
 80124c6:	18fb      	adds	r3, r7, r3
 80124c8:	881b      	ldrh	r3, [r3, #0]
 80124ca:	498e      	ldr	r1, [pc, #568]	@ (8012704 <dwt_configure+0x318>)
 80124cc:	001a      	movs	r2, r3
 80124ce:	202e      	movs	r0, #46	@ 0x2e
 80124d0:	f000 fb05 	bl	8012ade <dwt_write16bitoffsetreg>

    _dwt_configlde(prfIndex);
 80124d4:	2512      	movs	r5, #18
 80124d6:	197b      	adds	r3, r7, r5
 80124d8:	781b      	ldrb	r3, [r3, #0]
 80124da:	0018      	movs	r0, r3
 80124dc:	f000 fb78 	bl	8012bd0 <_dwt_configlde>

    // Configure PLL2/RF PLL block CFG/TUNE (for a given channel)
    dwt_write32bitoffsetreg(FS_CTRL_ID, FS_PLLCFG_OFFSET, fs_pll_cfg[chan_idx[chan]]);
 80124e0:	2413      	movs	r4, #19
 80124e2:	193b      	adds	r3, r7, r4
 80124e4:	781b      	ldrb	r3, [r3, #0]
 80124e6:	4a88      	ldr	r2, [pc, #544]	@ (8012708 <dwt_configure+0x31c>)
 80124e8:	5cd3      	ldrb	r3, [r2, r3]
 80124ea:	001a      	movs	r2, r3
 80124ec:	4b87      	ldr	r3, [pc, #540]	@ (801270c <dwt_configure+0x320>)
 80124ee:	0092      	lsls	r2, r2, #2
 80124f0:	58d3      	ldr	r3, [r2, r3]
 80124f2:	001a      	movs	r2, r3
 80124f4:	2107      	movs	r1, #7
 80124f6:	202b      	movs	r0, #43	@ 0x2b
 80124f8:	f000 fb11 	bl	8012b1e <dwt_write32bitoffsetreg>
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_PLLTUNE_OFFSET, fs_pll_tune[chan_idx[chan]]);
 80124fc:	193b      	adds	r3, r7, r4
 80124fe:	781b      	ldrb	r3, [r3, #0]
 8012500:	4a81      	ldr	r2, [pc, #516]	@ (8012708 <dwt_configure+0x31c>)
 8012502:	5cd3      	ldrb	r3, [r2, r3]
 8012504:	001a      	movs	r2, r3
 8012506:	4b82      	ldr	r3, [pc, #520]	@ (8012710 <dwt_configure+0x324>)
 8012508:	5c9b      	ldrb	r3, [r3, r2]
 801250a:	001a      	movs	r2, r3
 801250c:	210b      	movs	r1, #11
 801250e:	202b      	movs	r0, #43	@ 0x2b
 8012510:	f000 fad2 	bl	8012ab8 <dwt_write8bitoffsetreg>

    // Configure RF RX blocks (for specified channel/bandwidth)
    dwt_write8bitoffsetreg(RF_CONF_ID, RF_RXCTRLH_OFFSET, rx_config[bw]);
 8012514:	2311      	movs	r3, #17
 8012516:	18fb      	adds	r3, r7, r3
 8012518:	781b      	ldrb	r3, [r3, #0]
 801251a:	4a7e      	ldr	r2, [pc, #504]	@ (8012714 <dwt_configure+0x328>)
 801251c:	5cd3      	ldrb	r3, [r2, r3]
 801251e:	001a      	movs	r2, r3
 8012520:	210b      	movs	r1, #11
 8012522:	2028      	movs	r0, #40	@ 0x28
 8012524:	f000 fac8 	bl	8012ab8 <dwt_write8bitoffsetreg>

    // Configure RF TX blocks (for specified channel and PRF)
    // Configure RF TX control
    dwt_write32bitoffsetreg(RF_CONF_ID, RF_TXCTRL_OFFSET, tx_config[chan_idx[chan]]);
 8012528:	193b      	adds	r3, r7, r4
 801252a:	781b      	ldrb	r3, [r3, #0]
 801252c:	4a76      	ldr	r2, [pc, #472]	@ (8012708 <dwt_configure+0x31c>)
 801252e:	5cd3      	ldrb	r3, [r2, r3]
 8012530:	001a      	movs	r2, r3
 8012532:	4b79      	ldr	r3, [pc, #484]	@ (8012718 <dwt_configure+0x32c>)
 8012534:	0092      	lsls	r2, r2, #2
 8012536:	58d3      	ldr	r3, [r2, r3]
 8012538:	001a      	movs	r2, r3
 801253a:	210c      	movs	r1, #12
 801253c:	2028      	movs	r0, #40	@ 0x28
 801253e:	f000 faee 	bl	8012b1e <dwt_write32bitoffsetreg>

    // Configure the baseband parameters (for specified PRF, bit rate, PAC, and SFD settings)
    // DTUNE0
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE0b_OFFSET, sftsh[config->dataRate][config->nsSFD]);
 8012542:	687b      	ldr	r3, [r7, #4]
 8012544:	79db      	ldrb	r3, [r3, #7]
 8012546:	001a      	movs	r2, r3
 8012548:	687b      	ldr	r3, [r7, #4]
 801254a:	799b      	ldrb	r3, [r3, #6]
 801254c:	0019      	movs	r1, r3
 801254e:	4b73      	ldr	r3, [pc, #460]	@ (801271c <dwt_configure+0x330>)
 8012550:	0052      	lsls	r2, r2, #1
 8012552:	1852      	adds	r2, r2, r1
 8012554:	0052      	lsls	r2, r2, #1
 8012556:	5ad3      	ldrh	r3, [r2, r3]
 8012558:	001a      	movs	r2, r3
 801255a:	2102      	movs	r1, #2
 801255c:	2027      	movs	r0, #39	@ 0x27
 801255e:	f000 fabe 	bl	8012ade <dwt_write16bitoffsetreg>

    // DTUNE1
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1a_OFFSET, dtune1[prfIndex]);
 8012562:	197b      	adds	r3, r7, r5
 8012564:	781a      	ldrb	r2, [r3, #0]
 8012566:	4b6e      	ldr	r3, [pc, #440]	@ (8012720 <dwt_configure+0x334>)
 8012568:	0052      	lsls	r2, r2, #1
 801256a:	5ad3      	ldrh	r3, [r2, r3]
 801256c:	001a      	movs	r2, r3
 801256e:	2104      	movs	r1, #4
 8012570:	2027      	movs	r0, #39	@ 0x27
 8012572:	f000 fab4 	bl	8012ade <dwt_write16bitoffsetreg>

    if(config->dataRate == DWT_BR_110K)
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	79db      	ldrb	r3, [r3, #7]
 801257a:	2b00      	cmp	r3, #0
 801257c:	d105      	bne.n	801258a <dwt_configure+0x19e>
    {
        dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_110K);
 801257e:	2264      	movs	r2, #100	@ 0x64
 8012580:	2106      	movs	r1, #6
 8012582:	2027      	movs	r0, #39	@ 0x27
 8012584:	f000 faab 	bl	8012ade <dwt_write16bitoffsetreg>
 8012588:	e018      	b.n	80125bc <dwt_configure+0x1d0>
    }
    else
    {
        if(config->txPreambLength == DWT_PLEN_64)
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	789b      	ldrb	r3, [r3, #2]
 801258e:	2b04      	cmp	r3, #4
 8012590:	d10a      	bne.n	80125a8 <dwt_configure+0x1bc>
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_6M8_PRE64);
 8012592:	2210      	movs	r2, #16
 8012594:	2106      	movs	r1, #6
 8012596:	2027      	movs	r0, #39	@ 0x27
 8012598:	f000 faa1 	bl	8012ade <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE64);
 801259c:	2210      	movs	r2, #16
 801259e:	2126      	movs	r1, #38	@ 0x26
 80125a0:	2027      	movs	r0, #39	@ 0x27
 80125a2:	f000 fa89 	bl	8012ab8 <dwt_write8bitoffsetreg>
 80125a6:	e009      	b.n	80125bc <dwt_configure+0x1d0>
        }
        else
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_850K_6M8);
 80125a8:	2220      	movs	r2, #32
 80125aa:	2106      	movs	r1, #6
 80125ac:	2027      	movs	r0, #39	@ 0x27
 80125ae:	f000 fa96 	bl	8012ade <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE128PLUS);
 80125b2:	2228      	movs	r2, #40	@ 0x28
 80125b4:	2126      	movs	r1, #38	@ 0x26
 80125b6:	2027      	movs	r0, #39	@ 0x27
 80125b8:	f000 fa7e 	bl	8012ab8 <dwt_write8bitoffsetreg>
        }
    }

    // DTUNE2
    dwt_write32bitoffsetreg(DRX_CONF_ID, DRX_TUNE2_OFFSET, digital_bb_config[prfIndex][config->rxPAC]);
 80125bc:	2312      	movs	r3, #18
 80125be:	18fb      	adds	r3, r7, r3
 80125c0:	781a      	ldrb	r2, [r3, #0]
 80125c2:	687b      	ldr	r3, [r7, #4]
 80125c4:	78db      	ldrb	r3, [r3, #3]
 80125c6:	0019      	movs	r1, r3
 80125c8:	4b56      	ldr	r3, [pc, #344]	@ (8012724 <dwt_configure+0x338>)
 80125ca:	0092      	lsls	r2, r2, #2
 80125cc:	1852      	adds	r2, r2, r1
 80125ce:	0092      	lsls	r2, r2, #2
 80125d0:	58d3      	ldr	r3, [r2, r3]
 80125d2:	001a      	movs	r2, r3
 80125d4:	2108      	movs	r1, #8
 80125d6:	2027      	movs	r0, #39	@ 0x27
 80125d8:	f000 faa1 	bl	8012b1e <dwt_write32bitoffsetreg>

    // DTUNE3 (SFD timeout)
    // Don't allow 0 - SFD timeout will always be enabled
    if(config->sfdTO == 0)
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	895b      	ldrh	r3, [r3, #10]
 80125e0:	2b00      	cmp	r3, #0
 80125e2:	d102      	bne.n	80125ea <dwt_configure+0x1fe>
    {
        config->sfdTO = DWT_SFDTOC_DEF;
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	4a50      	ldr	r2, [pc, #320]	@ (8012728 <dwt_configure+0x33c>)
 80125e8:	815a      	strh	r2, [r3, #10]
    }
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_SFDTOC_OFFSET, config->sfdTO);
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	895b      	ldrh	r3, [r3, #10]
 80125ee:	001a      	movs	r2, r3
 80125f0:	2120      	movs	r1, #32
 80125f2:	2027      	movs	r0, #39	@ 0x27
 80125f4:	f000 fa73 	bl	8012ade <dwt_write16bitoffsetreg>

    // Configure AGC parameters
    dwt_write32bitoffsetreg( AGC_CFG_STS_ID, 0xC, agc_config.lo32);
 80125f8:	4b4c      	ldr	r3, [pc, #304]	@ (801272c <dwt_configure+0x340>)
 80125fa:	681b      	ldr	r3, [r3, #0]
 80125fc:	001a      	movs	r2, r3
 80125fe:	210c      	movs	r1, #12
 8012600:	2023      	movs	r0, #35	@ 0x23
 8012602:	f000 fa8c 	bl	8012b1e <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg( AGC_CFG_STS_ID, 0x4, agc_config.target[prfIndex]);
 8012606:	2312      	movs	r3, #18
 8012608:	18fb      	adds	r3, r7, r3
 801260a:	781b      	ldrb	r3, [r3, #0]
 801260c:	4a47      	ldr	r2, [pc, #284]	@ (801272c <dwt_configure+0x340>)
 801260e:	005b      	lsls	r3, r3, #1
 8012610:	18d3      	adds	r3, r2, r3
 8012612:	3304      	adds	r3, #4
 8012614:	881b      	ldrh	r3, [r3, #0]
 8012616:	001a      	movs	r2, r3
 8012618:	2104      	movs	r1, #4
 801261a:	2023      	movs	r0, #35	@ 0x23
 801261c:	f000 fa5f 	bl	8012ade <dwt_write16bitoffsetreg>

    // Set (non-standard) user SFD for improved performance,
    if(config->nsSFD)
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	799b      	ldrb	r3, [r3, #6]
 8012624:	2b00      	cmp	r3, #0
 8012626:	d011      	beq.n	801264c <dwt_configure+0x260>
    {
        // Write non standard (DW) SFD length
        dwt_write8bitoffsetreg(USR_SFD_ID, 0x00, dwnsSFDlen[config->dataRate]);
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	79db      	ldrb	r3, [r3, #7]
 801262c:	001a      	movs	r2, r3
 801262e:	4b40      	ldr	r3, [pc, #256]	@ (8012730 <dwt_configure+0x344>)
 8012630:	5c9b      	ldrb	r3, [r3, r2]
 8012632:	001a      	movs	r2, r3
 8012634:	2100      	movs	r1, #0
 8012636:	2021      	movs	r0, #33	@ 0x21
 8012638:	f000 fa3e 	bl	8012ab8 <dwt_write8bitoffsetreg>
        nsSfd_result = 3 ;
 801263c:	2317      	movs	r3, #23
 801263e:	18fb      	adds	r3, r7, r3
 8012640:	2203      	movs	r2, #3
 8012642:	701a      	strb	r2, [r3, #0]
        useDWnsSFD = 1 ;
 8012644:	2316      	movs	r3, #22
 8012646:	18fb      	adds	r3, r7, r3
 8012648:	2201      	movs	r2, #1
 801264a:	701a      	strb	r2, [r3, #0]
    }
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 801264c:	2113      	movs	r1, #19
 801264e:	187b      	adds	r3, r7, r1
 8012650:	781b      	ldrb	r3, [r3, #0]
 8012652:	220f      	movs	r2, #15
 8012654:	401a      	ands	r2, r3
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 8012656:	187b      	adds	r3, r7, r1
 8012658:	781b      	ldrb	r3, [r3, #0]
 801265a:	011b      	lsls	r3, r3, #4
 801265c:	21ff      	movs	r1, #255	@ 0xff
 801265e:	400b      	ands	r3, r1
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 8012660:	431a      	orrs	r2, r3
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	785b      	ldrb	r3, [r3, #1]
 8012666:	0499      	lsls	r1, r3, #18
 8012668:	23c0      	movs	r3, #192	@ 0xc0
 801266a:	031b      	lsls	r3, r3, #12
 801266c:	400b      	ands	r3, r1
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 801266e:	431a      	orrs	r2, r3
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 8012670:	2317      	movs	r3, #23
 8012672:	18fb      	adds	r3, r7, r3
 8012674:	781b      	ldrb	r3, [r3, #0]
 8012676:	0519      	lsls	r1, r3, #20
 8012678:	23c0      	movs	r3, #192	@ 0xc0
 801267a:	039b      	lsls	r3, r3, #14
 801267c:	400b      	ands	r3, r1
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 801267e:	431a      	orrs	r2, r3
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 8012680:	2316      	movs	r3, #22
 8012682:	18fb      	adds	r3, r7, r3
 8012684:	781b      	ldrb	r3, [r3, #0]
 8012686:	0459      	lsls	r1, r3, #17
 8012688:	2380      	movs	r3, #128	@ 0x80
 801268a:	029b      	lsls	r3, r3, #10
 801268c:	400b      	ands	r3, r1
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 801268e:	431a      	orrs	r2, r3
              (CHAN_CTRL_TX_PCOD_MASK & ((uint32)config->txCode << CHAN_CTRL_TX_PCOD_SHIFT)) | // TX Preamble Code
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	791b      	ldrb	r3, [r3, #4]
 8012694:	0599      	lsls	r1, r3, #22
 8012696:	23f8      	movs	r3, #248	@ 0xf8
 8012698:	04db      	lsls	r3, r3, #19
 801269a:	400b      	ands	r3, r1
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 801269c:	431a      	orrs	r2, r3
              (CHAN_CTRL_RX_PCOD_MASK & ((uint32)config->rxCode << CHAN_CTRL_RX_PCOD_SHIFT)) ; // RX Preamble Code
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	795b      	ldrb	r3, [r3, #5]
 80126a2:	06db      	lsls	r3, r3, #27
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 80126a4:	4313      	orrs	r3, r2
 80126a6:	60fb      	str	r3, [r7, #12]

    dwt_write32bitreg(CHAN_CTRL_ID,regval) ;
 80126a8:	68fb      	ldr	r3, [r7, #12]
 80126aa:	001a      	movs	r2, r3
 80126ac:	2100      	movs	r1, #0
 80126ae:	201f      	movs	r0, #31
 80126b0:	f000 fa35 	bl	8012b1e <dwt_write32bitoffsetreg>

    // Set up TX Preamble Size, PRF and Data Rate
    pdw1000local->txFCTRL = ((uint32)(config->txPreambLength | config->prf) << TX_FCTRL_TXPRF_SHFT) | ((uint32)config->dataRate << TX_FCTRL_TXBR_SHFT);
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	789a      	ldrb	r2, [r3, #2]
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	785b      	ldrb	r3, [r3, #1]
 80126bc:	4313      	orrs	r3, r2
 80126be:	b2db      	uxtb	r3, r3
 80126c0:	0419      	lsls	r1, r3, #16
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	79db      	ldrb	r3, [r3, #7]
 80126c6:	035a      	lsls	r2, r3, #13
 80126c8:	4b0b      	ldr	r3, [pc, #44]	@ (80126f8 <dwt_configure+0x30c>)
 80126ca:	681b      	ldr	r3, [r3, #0]
 80126cc:	430a      	orrs	r2, r1
 80126ce:	60da      	str	r2, [r3, #12]
    dwt_write32bitreg(TX_FCTRL_ID, pdw1000local->txFCTRL);
 80126d0:	4b09      	ldr	r3, [pc, #36]	@ (80126f8 <dwt_configure+0x30c>)
 80126d2:	681b      	ldr	r3, [r3, #0]
 80126d4:	68db      	ldr	r3, [r3, #12]
 80126d6:	001a      	movs	r2, r3
 80126d8:	2100      	movs	r1, #0
 80126da:	2008      	movs	r0, #8
 80126dc:	f000 fa1f 	bl	8012b1e <dwt_write32bitoffsetreg>

    // The SFD transmit pattern is initialised by the DW1000 upon a user TX request, but (due to an IC issue) it is not done for an auto-ACK TX. The
    // SYS_CTRL write below works around this issue, by simultaneously initiating and aborting a transmission, which correctly initialises the SFD
    // after its configuration or reconfiguration.
    // This issue is not documented at the time of writing this code. It should be in next release of DW1000 User Manual (v2.09, from July 2016).
    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_TXSTRT | SYS_CTRL_TRXOFF); // Request TX start and TRX off at the same time
 80126e0:	2242      	movs	r2, #66	@ 0x42
 80126e2:	2100      	movs	r1, #0
 80126e4:	200d      	movs	r0, #13
 80126e6:	f000 f9e7 	bl	8012ab8 <dwt_write8bitoffsetreg>
} // end dwt_configure()
 80126ea:	46c0      	nop			@ (mov r8, r8)
 80126ec:	46bd      	mov	sp, r7
 80126ee:	b006      	add	sp, #24
 80126f0:	bdb0      	pop	{r4, r5, r7, pc}
 80126f2:	46c0      	nop			@ (mov r8, r8)
 80126f4:	08019f34 	.word	0x08019f34
 80126f8:	200001fc 	.word	0x200001fc
 80126fc:	ffbfffff 	.word	0xffbfffff
 8012700:	fffcffff 	.word	0xfffcffff
 8012704:	00002804 	.word	0x00002804
 8012708:	08019eb4 	.word	0x08019eb4
 801270c:	08019ed4 	.word	0x08019ed4
 8012710:	08019eec 	.word	0x08019eec
 8012714:	08019ef4 	.word	0x08019ef4
 8012718:	08019ebc 	.word	0x08019ebc
 801271c:	08019f04 	.word	0x08019f04
 8012720:	08019f10 	.word	0x08019f10
 8012724:	08019f14 	.word	0x08019f14
 8012728:	00001041 	.word	0x00001041
 801272c:	08019ef8 	.word	0x08019ef8
 8012730:	08019f00 	.word	0x08019f00

08012734 <dwt_setrxantennadelay>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxantennadelay(uint16 rxDelay)
{
 8012734:	b580      	push	{r7, lr}
 8012736:	b082      	sub	sp, #8
 8012738:	af00      	add	r7, sp, #0
 801273a:	0002      	movs	r2, r0
 801273c:	1dbb      	adds	r3, r7, #6
 801273e:	801a      	strh	r2, [r3, #0]
    // Set the RX antenna delay for auto TX timestamp adjustment
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_RXANTD_OFFSET, rxDelay);
 8012740:	1dbb      	adds	r3, r7, #6
 8012742:	881b      	ldrh	r3, [r3, #0]
 8012744:	4904      	ldr	r1, [pc, #16]	@ (8012758 <dwt_setrxantennadelay+0x24>)
 8012746:	001a      	movs	r2, r3
 8012748:	202e      	movs	r0, #46	@ 0x2e
 801274a:	f000 f9c8 	bl	8012ade <dwt_write16bitoffsetreg>
}
 801274e:	46c0      	nop			@ (mov r8, r8)
 8012750:	46bd      	mov	sp, r7
 8012752:	b002      	add	sp, #8
 8012754:	bd80      	pop	{r7, pc}
 8012756:	46c0      	nop			@ (mov r8, r8)
 8012758:	00001804 	.word	0x00001804

0801275c <dwt_settxantennadelay>:
 * output parameters
 *
 * no return value
 */
void dwt_settxantennadelay(uint16 txDelay)
{
 801275c:	b580      	push	{r7, lr}
 801275e:	b082      	sub	sp, #8
 8012760:	af00      	add	r7, sp, #0
 8012762:	0002      	movs	r2, r0
 8012764:	1dbb      	adds	r3, r7, #6
 8012766:	801a      	strh	r2, [r3, #0]
    // Set the TX antenna delay for auto TX timestamp adjustment
    dwt_write16bitoffsetreg(TX_ANTD_ID, TX_ANTD_OFFSET, txDelay);
 8012768:	1dbb      	adds	r3, r7, #6
 801276a:	881b      	ldrh	r3, [r3, #0]
 801276c:	001a      	movs	r2, r3
 801276e:	2100      	movs	r1, #0
 8012770:	2018      	movs	r0, #24
 8012772:	f000 f9b4 	bl	8012ade <dwt_write16bitoffsetreg>
}
 8012776:	46c0      	nop			@ (mov r8, r8)
 8012778:	46bd      	mov	sp, r7
 801277a:	b002      	add	sp, #8
 801277c:	bd80      	pop	{r7, pc}

0801277e <dwt_writetxdata>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_writetxdata(uint16 txFrameLength, uint8 *txFrameBytes, uint16 txBufferOffset)
{
 801277e:	b580      	push	{r7, lr}
 8012780:	b082      	sub	sp, #8
 8012782:	af00      	add	r7, sp, #0
 8012784:	6039      	str	r1, [r7, #0]
 8012786:	0011      	movs	r1, r2
 8012788:	1dbb      	adds	r3, r7, #6
 801278a:	1c02      	adds	r2, r0, #0
 801278c:	801a      	strh	r2, [r3, #0]
 801278e:	1d3b      	adds	r3, r7, #4
 8012790:	1c0a      	adds	r2, r1, #0
 8012792:	801a      	strh	r2, [r3, #0]
    assert(txFrameLength >= 2);
    assert((pdw1000local->longFrames && (txFrameLength <= 1023)) || (txFrameLength <= 127));
    assert((txBufferOffset + txFrameLength) <= 1024);
#endif

    if ((txBufferOffset + txFrameLength) <= 1024)
 8012794:	1d3b      	adds	r3, r7, #4
 8012796:	881a      	ldrh	r2, [r3, #0]
 8012798:	1dbb      	adds	r3, r7, #6
 801279a:	881b      	ldrh	r3, [r3, #0]
 801279c:	18d2      	adds	r2, r2, r3
 801279e:	2380      	movs	r3, #128	@ 0x80
 80127a0:	00db      	lsls	r3, r3, #3
 80127a2:	429a      	cmp	r2, r3
 80127a4:	dc0d      	bgt.n	80127c2 <dwt_writetxdata+0x44>
    {
        // Write the data to the IC TX buffer, (-2 bytes for auto generated CRC)
        dwt_writetodevice( TX_BUFFER_ID, txBufferOffset, txFrameLength-2, txFrameBytes);
 80127a6:	1dbb      	adds	r3, r7, #6
 80127a8:	881b      	ldrh	r3, [r3, #0]
 80127aa:	3b02      	subs	r3, #2
 80127ac:	0018      	movs	r0, r3
 80127ae:	683a      	ldr	r2, [r7, #0]
 80127b0:	1d3b      	adds	r3, r7, #4
 80127b2:	8819      	ldrh	r1, [r3, #0]
 80127b4:	0013      	movs	r3, r2
 80127b6:	0002      	movs	r2, r0
 80127b8:	2009      	movs	r0, #9
 80127ba:	f000 f862 	bl	8012882 <dwt_writetodevice>
        return DWT_SUCCESS;
 80127be:	2300      	movs	r3, #0
 80127c0:	e001      	b.n	80127c6 <dwt_writetxdata+0x48>
    }
    else
    {
        return DWT_ERROR;
 80127c2:	2301      	movs	r3, #1
 80127c4:	425b      	negs	r3, r3
    }
} // end dwt_writetxdata()
 80127c6:	0018      	movs	r0, r3
 80127c8:	46bd      	mov	sp, r7
 80127ca:	b002      	add	sp, #8
 80127cc:	bd80      	pop	{r7, pc}
	...

080127d0 <dwt_writetxfctrl>:
 * output parameters
 *
 * no return value
 */
void dwt_writetxfctrl(uint16 txFrameLength, uint16 txBufferOffset, int ranging)
{
 80127d0:	b580      	push	{r7, lr}
 80127d2:	b084      	sub	sp, #16
 80127d4:	af00      	add	r7, sp, #0
 80127d6:	603a      	str	r2, [r7, #0]
 80127d8:	1dbb      	adds	r3, r7, #6
 80127da:	1c02      	adds	r2, r0, #0
 80127dc:	801a      	strh	r2, [r3, #0]
 80127de:	1d3b      	adds	r3, r7, #4
 80127e0:	1c0a      	adds	r2, r1, #0
 80127e2:	801a      	strh	r2, [r3, #0]
    assert((ranging == 0) || (ranging == 1))
#endif

    // Write the frame length to the TX frame control register
    // pdw1000local->txFCTRL has kept configured bit rate information
    uint32 reg32 = pdw1000local->txFCTRL | txFrameLength | ((uint32)txBufferOffset << TX_FCTRL_TXBOFFS_SHFT) | ((uint32)ranging << TX_FCTRL_TR_SHFT);
 80127e4:	4b0b      	ldr	r3, [pc, #44]	@ (8012814 <dwt_writetxfctrl+0x44>)
 80127e6:	681b      	ldr	r3, [r3, #0]
 80127e8:	68da      	ldr	r2, [r3, #12]
 80127ea:	1dbb      	adds	r3, r7, #6
 80127ec:	881b      	ldrh	r3, [r3, #0]
 80127ee:	431a      	orrs	r2, r3
 80127f0:	1d3b      	adds	r3, r7, #4
 80127f2:	881b      	ldrh	r3, [r3, #0]
 80127f4:	059b      	lsls	r3, r3, #22
 80127f6:	431a      	orrs	r2, r3
 80127f8:	683b      	ldr	r3, [r7, #0]
 80127fa:	03db      	lsls	r3, r3, #15
 80127fc:	4313      	orrs	r3, r2
 80127fe:	60fb      	str	r3, [r7, #12]
    dwt_write32bitreg(TX_FCTRL_ID, reg32);
 8012800:	68fb      	ldr	r3, [r7, #12]
 8012802:	001a      	movs	r2, r3
 8012804:	2100      	movs	r1, #0
 8012806:	2008      	movs	r0, #8
 8012808:	f000 f989 	bl	8012b1e <dwt_write32bitoffsetreg>
} // end dwt_writetxfctrl()
 801280c:	46c0      	nop			@ (mov r8, r8)
 801280e:	46bd      	mov	sp, r7
 8012810:	b004      	add	sp, #16
 8012812:	bd80      	pop	{r7, pc}
 8012814:	200001fc 	.word	0x200001fc

08012818 <dwt_readrxdata>:
 * output parameters
 *
 * no return value
 */
void dwt_readrxdata(uint8 *buffer, uint16 length, uint16 rxBufferOffset)
{
 8012818:	b580      	push	{r7, lr}
 801281a:	b082      	sub	sp, #8
 801281c:	af00      	add	r7, sp, #0
 801281e:	6078      	str	r0, [r7, #4]
 8012820:	0008      	movs	r0, r1
 8012822:	0011      	movs	r1, r2
 8012824:	1cbb      	adds	r3, r7, #2
 8012826:	1c02      	adds	r2, r0, #0
 8012828:	801a      	strh	r2, [r3, #0]
 801282a:	003b      	movs	r3, r7
 801282c:	1c0a      	adds	r2, r1, #0
 801282e:	801a      	strh	r2, [r3, #0]
    dwt_readfromdevice(RX_BUFFER_ID,rxBufferOffset,length,buffer) ;
 8012830:	1cbb      	adds	r3, r7, #2
 8012832:	881a      	ldrh	r2, [r3, #0]
 8012834:	6878      	ldr	r0, [r7, #4]
 8012836:	003b      	movs	r3, r7
 8012838:	8819      	ldrh	r1, [r3, #0]
 801283a:	0003      	movs	r3, r0
 801283c:	2011      	movs	r0, #17
 801283e:	f000 f881 	bl	8012944 <dwt_readfromdevice>
}
 8012842:	46c0      	nop			@ (mov r8, r8)
 8012844:	46bd      	mov	sp, r7
 8012846:	b002      	add	sp, #8
 8012848:	bd80      	pop	{r7, pc}

0801284a <dwt_readtxtimestamp>:
 * output parameters - the timestamp buffer will contain the value after the function call
 *
 * no return value
 */
void dwt_readtxtimestamp(uint8 * timestamp)
{
 801284a:	b580      	push	{r7, lr}
 801284c:	b082      	sub	sp, #8
 801284e:	af00      	add	r7, sp, #0
 8012850:	6078      	str	r0, [r7, #4]
    dwt_readfromdevice(TX_TIME_ID, TX_TIME_TX_STAMP_OFFSET, TX_TIME_TX_STAMP_LEN, timestamp) ; // Read bytes directly into buffer
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	2205      	movs	r2, #5
 8012856:	2100      	movs	r1, #0
 8012858:	2017      	movs	r0, #23
 801285a:	f000 f873 	bl	8012944 <dwt_readfromdevice>
}
 801285e:	46c0      	nop			@ (mov r8, r8)
 8012860:	46bd      	mov	sp, r7
 8012862:	b002      	add	sp, #8
 8012864:	bd80      	pop	{r7, pc}

08012866 <dwt_readrxtimestamp>:
 * output parameters - the timestamp buffer will contain the value after the function call
 *
 * no return value
 */
void dwt_readrxtimestamp(uint8 * timestamp)
{
 8012866:	b580      	push	{r7, lr}
 8012868:	b082      	sub	sp, #8
 801286a:	af00      	add	r7, sp, #0
 801286c:	6078      	str	r0, [r7, #4]
    dwt_readfromdevice(RX_TIME_ID, RX_TIME_RX_STAMP_OFFSET, RX_TIME_RX_STAMP_LEN, timestamp) ; // Get the adjusted time of arrival
 801286e:	687b      	ldr	r3, [r7, #4]
 8012870:	2205      	movs	r2, #5
 8012872:	2100      	movs	r1, #0
 8012874:	2015      	movs	r0, #21
 8012876:	f000 f865 	bl	8012944 <dwt_readfromdevice>
}
 801287a:	46c0      	nop			@ (mov r8, r8)
 801287c:	46bd      	mov	sp, r7
 801287e:	b002      	add	sp, #8
 8012880:	bd80      	pop	{r7, pc}

08012882 <dwt_writetodevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    const uint8   *buffer
)
{
 8012882:	b590      	push	{r4, r7, lr}
 8012884:	b087      	sub	sp, #28
 8012886:	af00      	add	r7, sp, #0
 8012888:	60ba      	str	r2, [r7, #8]
 801288a:	607b      	str	r3, [r7, #4]
 801288c:	240e      	movs	r4, #14
 801288e:	193b      	adds	r3, r7, r4
 8012890:	1c02      	adds	r2, r0, #0
 8012892:	801a      	strh	r2, [r3, #0]
 8012894:	200c      	movs	r0, #12
 8012896:	183b      	adds	r3, r7, r0
 8012898:	1c0a      	adds	r2, r1, #0
 801289a:	801a      	strh	r2, [r3, #0]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 801289c:	2300      	movs	r3, #0
 801289e:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting WRITE operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 80128a0:	183b      	adds	r3, r7, r0
 80128a2:	881b      	ldrh	r3, [r3, #0]
 80128a4:	2b00      	cmp	r3, #0
 80128a6:	d10d      	bne.n	80128c4 <dwt_writetodevice+0x42>
    {
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 80128a8:	193b      	adds	r3, r7, r4
 80128aa:	881b      	ldrh	r3, [r3, #0]
 80128ac:	b2da      	uxtb	r2, r3
 80128ae:	697b      	ldr	r3, [r7, #20]
 80128b0:	1c59      	adds	r1, r3, #1
 80128b2:	6179      	str	r1, [r7, #20]
 80128b4:	2180      	movs	r1, #128	@ 0x80
 80128b6:	4249      	negs	r1, r1
 80128b8:	430a      	orrs	r2, r1
 80128ba:	b2d1      	uxtb	r1, r2
 80128bc:	2210      	movs	r2, #16
 80128be:	18ba      	adds	r2, r7, r2
 80128c0:	54d1      	strb	r1, [r2, r3]
 80128c2:	e033      	b.n	801292c <dwt_writetodevice+0xaa>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 80128c4:	230e      	movs	r3, #14
 80128c6:	18fb      	adds	r3, r7, r3
 80128c8:	881b      	ldrh	r3, [r3, #0]
 80128ca:	b2da      	uxtb	r2, r3
 80128cc:	697b      	ldr	r3, [r7, #20]
 80128ce:	1c59      	adds	r1, r3, #1
 80128d0:	6179      	str	r1, [r7, #20]
 80128d2:	2140      	movs	r1, #64	@ 0x40
 80128d4:	4249      	negs	r1, r1
 80128d6:	430a      	orrs	r2, r1
 80128d8:	b2d1      	uxtb	r1, r2
 80128da:	2010      	movs	r0, #16
 80128dc:	183a      	adds	r2, r7, r0
 80128de:	54d1      	strb	r1, [r2, r3]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 80128e0:	210c      	movs	r1, #12
 80128e2:	187b      	adds	r3, r7, r1
 80128e4:	881b      	ldrh	r3, [r3, #0]
 80128e6:	2b7f      	cmp	r3, #127	@ 0x7f
 80128e8:	d808      	bhi.n	80128fc <dwt_writetodevice+0x7a>
        {
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 80128ea:	697b      	ldr	r3, [r7, #20]
 80128ec:	1c5a      	adds	r2, r3, #1
 80128ee:	617a      	str	r2, [r7, #20]
 80128f0:	187a      	adds	r2, r7, r1
 80128f2:	8812      	ldrh	r2, [r2, #0]
 80128f4:	b2d1      	uxtb	r1, r2
 80128f6:	183a      	adds	r2, r7, r0
 80128f8:	54d1      	strb	r1, [r2, r3]
 80128fa:	e017      	b.n	801292c <dwt_writetodevice+0xaa>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 80128fc:	200c      	movs	r0, #12
 80128fe:	183b      	adds	r3, r7, r0
 8012900:	881b      	ldrh	r3, [r3, #0]
 8012902:	b2da      	uxtb	r2, r3
 8012904:	697b      	ldr	r3, [r7, #20]
 8012906:	1c59      	adds	r1, r3, #1
 8012908:	6179      	str	r1, [r7, #20]
 801290a:	2180      	movs	r1, #128	@ 0x80
 801290c:	4249      	negs	r1, r1
 801290e:	430a      	orrs	r2, r1
 8012910:	b2d1      	uxtb	r1, r2
 8012912:	2410      	movs	r4, #16
 8012914:	193a      	adds	r2, r7, r4
 8012916:	54d1      	strb	r1, [r2, r3]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 8012918:	183b      	adds	r3, r7, r0
 801291a:	881b      	ldrh	r3, [r3, #0]
 801291c:	09db      	lsrs	r3, r3, #7
 801291e:	b299      	uxth	r1, r3
 8012920:	697b      	ldr	r3, [r7, #20]
 8012922:	1c5a      	adds	r2, r3, #1
 8012924:	617a      	str	r2, [r7, #20]
 8012926:	b2c9      	uxtb	r1, r1
 8012928:	193a      	adds	r2, r7, r4
 801292a:	54d1      	strb	r1, [r2, r3]
        }
    }

    // Write it to the SPI
    writetospi(cnt,header,length,buffer);
 801292c:	697b      	ldr	r3, [r7, #20]
 801292e:	b298      	uxth	r0, r3
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	68ba      	ldr	r2, [r7, #8]
 8012934:	2110      	movs	r1, #16
 8012936:	1879      	adds	r1, r7, r1
 8012938:	f000 fc58 	bl	80131ec <writetospi>
} // end dwt_writetodevice()
 801293c:	46c0      	nop			@ (mov r8, r8)
 801293e:	46bd      	mov	sp, r7
 8012940:	b007      	add	sp, #28
 8012942:	bd90      	pop	{r4, r7, pc}

08012944 <dwt_readfromdevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    uint8         *buffer
)
{
 8012944:	b590      	push	{r4, r7, lr}
 8012946:	b087      	sub	sp, #28
 8012948:	af00      	add	r7, sp, #0
 801294a:	60ba      	str	r2, [r7, #8]
 801294c:	607b      	str	r3, [r7, #4]
 801294e:	240e      	movs	r4, #14
 8012950:	193b      	adds	r3, r7, r4
 8012952:	1c02      	adds	r2, r0, #0
 8012954:	801a      	strh	r2, [r3, #0]
 8012956:	200c      	movs	r0, #12
 8012958:	183b      	adds	r3, r7, r0
 801295a:	1c0a      	adds	r2, r1, #0
 801295c:	801a      	strh	r2, [r3, #0]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 801295e:	2300      	movs	r3, #0
 8012960:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting READ operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 8012962:	183b      	adds	r3, r7, r0
 8012964:	881b      	ldrh	r3, [r3, #0]
 8012966:	2b00      	cmp	r3, #0
 8012968:	d109      	bne.n	801297e <dwt_readfromdevice+0x3a>
    {
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 801296a:	697b      	ldr	r3, [r7, #20]
 801296c:	1c5a      	adds	r2, r3, #1
 801296e:	617a      	str	r2, [r7, #20]
 8012970:	193a      	adds	r2, r7, r4
 8012972:	8812      	ldrh	r2, [r2, #0]
 8012974:	b2d1      	uxtb	r1, r2
 8012976:	2210      	movs	r2, #16
 8012978:	18ba      	adds	r2, r7, r2
 801297a:	54d1      	strb	r1, [r2, r3]
 801297c:	e032      	b.n	80129e4 <dwt_readfromdevice+0xa0>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 801297e:	230e      	movs	r3, #14
 8012980:	18fb      	adds	r3, r7, r3
 8012982:	881b      	ldrh	r3, [r3, #0]
 8012984:	b2da      	uxtb	r2, r3
 8012986:	697b      	ldr	r3, [r7, #20]
 8012988:	1c59      	adds	r1, r3, #1
 801298a:	6179      	str	r1, [r7, #20]
 801298c:	2140      	movs	r1, #64	@ 0x40
 801298e:	430a      	orrs	r2, r1
 8012990:	b2d1      	uxtb	r1, r2
 8012992:	2010      	movs	r0, #16
 8012994:	183a      	adds	r2, r7, r0
 8012996:	54d1      	strb	r1, [r2, r3]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 8012998:	210c      	movs	r1, #12
 801299a:	187b      	adds	r3, r7, r1
 801299c:	881b      	ldrh	r3, [r3, #0]
 801299e:	2b7f      	cmp	r3, #127	@ 0x7f
 80129a0:	d808      	bhi.n	80129b4 <dwt_readfromdevice+0x70>
        {
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 80129a2:	697b      	ldr	r3, [r7, #20]
 80129a4:	1c5a      	adds	r2, r3, #1
 80129a6:	617a      	str	r2, [r7, #20]
 80129a8:	187a      	adds	r2, r7, r1
 80129aa:	8812      	ldrh	r2, [r2, #0]
 80129ac:	b2d1      	uxtb	r1, r2
 80129ae:	183a      	adds	r2, r7, r0
 80129b0:	54d1      	strb	r1, [r2, r3]
 80129b2:	e017      	b.n	80129e4 <dwt_readfromdevice+0xa0>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 80129b4:	200c      	movs	r0, #12
 80129b6:	183b      	adds	r3, r7, r0
 80129b8:	881b      	ldrh	r3, [r3, #0]
 80129ba:	b2da      	uxtb	r2, r3
 80129bc:	697b      	ldr	r3, [r7, #20]
 80129be:	1c59      	adds	r1, r3, #1
 80129c0:	6179      	str	r1, [r7, #20]
 80129c2:	2180      	movs	r1, #128	@ 0x80
 80129c4:	4249      	negs	r1, r1
 80129c6:	430a      	orrs	r2, r1
 80129c8:	b2d1      	uxtb	r1, r2
 80129ca:	2410      	movs	r4, #16
 80129cc:	193a      	adds	r2, r7, r4
 80129ce:	54d1      	strb	r1, [r2, r3]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 80129d0:	183b      	adds	r3, r7, r0
 80129d2:	881b      	ldrh	r3, [r3, #0]
 80129d4:	09db      	lsrs	r3, r3, #7
 80129d6:	b299      	uxth	r1, r3
 80129d8:	697b      	ldr	r3, [r7, #20]
 80129da:	1c5a      	adds	r2, r3, #1
 80129dc:	617a      	str	r2, [r7, #20]
 80129de:	b2c9      	uxtb	r1, r1
 80129e0:	193a      	adds	r2, r7, r4
 80129e2:	54d1      	strb	r1, [r2, r3]
        }
    }

    // Do the read from the SPI
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 80129e4:	697b      	ldr	r3, [r7, #20]
 80129e6:	b298      	uxth	r0, r3
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	68ba      	ldr	r2, [r7, #8]
 80129ec:	2110      	movs	r1, #16
 80129ee:	1879      	adds	r1, r7, r1
 80129f0:	f000 fc34 	bl	801325c <readfromspi>
} // end dwt_readfromdevice()
 80129f4:	46c0      	nop			@ (mov r8, r8)
 80129f6:	46bd      	mov	sp, r7
 80129f8:	b007      	add	sp, #28
 80129fa:	bd90      	pop	{r4, r7, pc}

080129fc <dwt_read32bitoffsetreg>:
 * output parameters
 *
 * returns 32 bit register value
 */
uint32 dwt_read32bitoffsetreg(int regFileID, int regOffset)
{
 80129fc:	b580      	push	{r7, lr}
 80129fe:	b086      	sub	sp, #24
 8012a00:	af00      	add	r7, sp, #0
 8012a02:	6078      	str	r0, [r7, #4]
 8012a04:	6039      	str	r1, [r7, #0]
    uint32  regval = 0 ;
 8012a06:	2300      	movs	r3, #0
 8012a08:	617b      	str	r3, [r7, #20]
    int     j ;
    uint8   buffer[4] ;

    dwt_readfromdevice(regFileID,regOffset,4,buffer); // Read 4 bytes (32-bits) register into buffer
 8012a0a:	687b      	ldr	r3, [r7, #4]
 8012a0c:	b298      	uxth	r0, r3
 8012a0e:	683b      	ldr	r3, [r7, #0]
 8012a10:	b299      	uxth	r1, r3
 8012a12:	230c      	movs	r3, #12
 8012a14:	18fb      	adds	r3, r7, r3
 8012a16:	2204      	movs	r2, #4
 8012a18:	f7ff ff94 	bl	8012944 <dwt_readfromdevice>

    for (j = 3 ; j >= 0 ; j --)
 8012a1c:	2303      	movs	r3, #3
 8012a1e:	613b      	str	r3, [r7, #16]
 8012a20:	e00b      	b.n	8012a3a <dwt_read32bitoffsetreg+0x3e>
    {
        regval = (regval << 8) + buffer[j] ;
 8012a22:	697b      	ldr	r3, [r7, #20]
 8012a24:	021b      	lsls	r3, r3, #8
 8012a26:	220c      	movs	r2, #12
 8012a28:	18b9      	adds	r1, r7, r2
 8012a2a:	693a      	ldr	r2, [r7, #16]
 8012a2c:	188a      	adds	r2, r1, r2
 8012a2e:	7812      	ldrb	r2, [r2, #0]
 8012a30:	189b      	adds	r3, r3, r2
 8012a32:	617b      	str	r3, [r7, #20]
    for (j = 3 ; j >= 0 ; j --)
 8012a34:	693b      	ldr	r3, [r7, #16]
 8012a36:	3b01      	subs	r3, #1
 8012a38:	613b      	str	r3, [r7, #16]
 8012a3a:	693b      	ldr	r3, [r7, #16]
 8012a3c:	2b00      	cmp	r3, #0
 8012a3e:	daf0      	bge.n	8012a22 <dwt_read32bitoffsetreg+0x26>
    }
    return regval ;
 8012a40:	697b      	ldr	r3, [r7, #20]

} // end dwt_read32bitoffsetreg()
 8012a42:	0018      	movs	r0, r3
 8012a44:	46bd      	mov	sp, r7
 8012a46:	b006      	add	sp, #24
 8012a48:	bd80      	pop	{r7, pc}

08012a4a <dwt_read16bitoffsetreg>:
 * output parameters
 *
 * returns 16 bit register value
 */
uint16 dwt_read16bitoffsetreg(int regFileID, int regOffset)
{
 8012a4a:	b5b0      	push	{r4, r5, r7, lr}
 8012a4c:	b084      	sub	sp, #16
 8012a4e:	af00      	add	r7, sp, #0
 8012a50:	6078      	str	r0, [r7, #4]
 8012a52:	6039      	str	r1, [r7, #0]
    uint16  regval = 0 ;
 8012a54:	240e      	movs	r4, #14
 8012a56:	193b      	adds	r3, r7, r4
 8012a58:	2200      	movs	r2, #0
 8012a5a:	801a      	strh	r2, [r3, #0]
    uint8   buffer[2] ;

    dwt_readfromdevice(regFileID,regOffset,2,buffer); // Read 2 bytes (16-bits) register into buffer
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	b298      	uxth	r0, r3
 8012a60:	683b      	ldr	r3, [r7, #0]
 8012a62:	b299      	uxth	r1, r3
 8012a64:	250c      	movs	r5, #12
 8012a66:	197b      	adds	r3, r7, r5
 8012a68:	2202      	movs	r2, #2
 8012a6a:	f7ff ff6b 	bl	8012944 <dwt_readfromdevice>

    regval = ((uint16)buffer[1] << 8) + buffer[0] ;
 8012a6e:	0029      	movs	r1, r5
 8012a70:	187b      	adds	r3, r7, r1
 8012a72:	785b      	ldrb	r3, [r3, #1]
 8012a74:	021b      	lsls	r3, r3, #8
 8012a76:	b29a      	uxth	r2, r3
 8012a78:	187b      	adds	r3, r7, r1
 8012a7a:	781b      	ldrb	r3, [r3, #0]
 8012a7c:	0019      	movs	r1, r3
 8012a7e:	193b      	adds	r3, r7, r4
 8012a80:	1852      	adds	r2, r2, r1
 8012a82:	801a      	strh	r2, [r3, #0]
    return regval ;
 8012a84:	193b      	adds	r3, r7, r4
 8012a86:	881b      	ldrh	r3, [r3, #0]

} // end dwt_read16bitoffsetreg()
 8012a88:	0018      	movs	r0, r3
 8012a8a:	46bd      	mov	sp, r7
 8012a8c:	b004      	add	sp, #16
 8012a8e:	bdb0      	pop	{r4, r5, r7, pc}

08012a90 <dwt_read8bitoffsetreg>:
 * output parameters
 *
 * returns 8-bit register value
 */
uint8 dwt_read8bitoffsetreg(int regFileID, int regOffset)
{
 8012a90:	b590      	push	{r4, r7, lr}
 8012a92:	b085      	sub	sp, #20
 8012a94:	af00      	add	r7, sp, #0
 8012a96:	6078      	str	r0, [r7, #4]
 8012a98:	6039      	str	r1, [r7, #0]
    uint8 regval;

    dwt_readfromdevice(regFileID, regOffset, 1, &regval);
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	b298      	uxth	r0, r3
 8012a9e:	683b      	ldr	r3, [r7, #0]
 8012aa0:	b299      	uxth	r1, r3
 8012aa2:	240f      	movs	r4, #15
 8012aa4:	193b      	adds	r3, r7, r4
 8012aa6:	2201      	movs	r2, #1
 8012aa8:	f7ff ff4c 	bl	8012944 <dwt_readfromdevice>

    return regval ;
 8012aac:	193b      	adds	r3, r7, r4
 8012aae:	781b      	ldrb	r3, [r3, #0]
}
 8012ab0:	0018      	movs	r0, r3
 8012ab2:	46bd      	mov	sp, r7
 8012ab4:	b005      	add	sp, #20
 8012ab6:	bd90      	pop	{r4, r7, pc}

08012ab8 <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(int regFileID, int regOffset, uint8 regval)
{
 8012ab8:	b580      	push	{r7, lr}
 8012aba:	b084      	sub	sp, #16
 8012abc:	af00      	add	r7, sp, #0
 8012abe:	60f8      	str	r0, [r7, #12]
 8012ac0:	60b9      	str	r1, [r7, #8]
 8012ac2:	1dfb      	adds	r3, r7, #7
 8012ac4:	701a      	strb	r2, [r3, #0]
    dwt_writetodevice(regFileID, regOffset, 1, &regval);
 8012ac6:	68fb      	ldr	r3, [r7, #12]
 8012ac8:	b298      	uxth	r0, r3
 8012aca:	68bb      	ldr	r3, [r7, #8]
 8012acc:	b299      	uxth	r1, r3
 8012ace:	1dfb      	adds	r3, r7, #7
 8012ad0:	2201      	movs	r2, #1
 8012ad2:	f7ff fed6 	bl	8012882 <dwt_writetodevice>
}
 8012ad6:	46c0      	nop			@ (mov r8, r8)
 8012ad8:	46bd      	mov	sp, r7
 8012ada:	b004      	add	sp, #16
 8012adc:	bd80      	pop	{r7, pc}

08012ade <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(int regFileID, int regOffset, uint16 regval)
{
 8012ade:	b590      	push	{r4, r7, lr}
 8012ae0:	b087      	sub	sp, #28
 8012ae2:	af00      	add	r7, sp, #0
 8012ae4:	60f8      	str	r0, [r7, #12]
 8012ae6:	60b9      	str	r1, [r7, #8]
 8012ae8:	1dbb      	adds	r3, r7, #6
 8012aea:	801a      	strh	r2, [r3, #0]
    uint8   buffer[2] ;

    buffer[0] = regval & 0xFF;
 8012aec:	1dbb      	adds	r3, r7, #6
 8012aee:	881b      	ldrh	r3, [r3, #0]
 8012af0:	b2da      	uxtb	r2, r3
 8012af2:	2414      	movs	r4, #20
 8012af4:	193b      	adds	r3, r7, r4
 8012af6:	701a      	strb	r2, [r3, #0]
    buffer[1] = regval >> 8 ;
 8012af8:	1dbb      	adds	r3, r7, #6
 8012afa:	881b      	ldrh	r3, [r3, #0]
 8012afc:	0a1b      	lsrs	r3, r3, #8
 8012afe:	b29b      	uxth	r3, r3
 8012b00:	b2da      	uxtb	r2, r3
 8012b02:	193b      	adds	r3, r7, r4
 8012b04:	705a      	strb	r2, [r3, #1]

    dwt_writetodevice(regFileID,regOffset,2,buffer);
 8012b06:	68fb      	ldr	r3, [r7, #12]
 8012b08:	b298      	uxth	r0, r3
 8012b0a:	68bb      	ldr	r3, [r7, #8]
 8012b0c:	b299      	uxth	r1, r3
 8012b0e:	193b      	adds	r3, r7, r4
 8012b10:	2202      	movs	r2, #2
 8012b12:	f7ff feb6 	bl	8012882 <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 8012b16:	46c0      	nop			@ (mov r8, r8)
 8012b18:	46bd      	mov	sp, r7
 8012b1a:	b007      	add	sp, #28
 8012b1c:	bd90      	pop	{r4, r7, pc}

08012b1e <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(int regFileID, int regOffset, uint32 regval)
{
 8012b1e:	b580      	push	{r7, lr}
 8012b20:	b086      	sub	sp, #24
 8012b22:	af00      	add	r7, sp, #0
 8012b24:	60f8      	str	r0, [r7, #12]
 8012b26:	60b9      	str	r1, [r7, #8]
 8012b28:	607a      	str	r2, [r7, #4]
    int     j ;
    uint8   buffer[4] ;

    for ( j = 0 ; j < 4 ; j++ )
 8012b2a:	2300      	movs	r3, #0
 8012b2c:	617b      	str	r3, [r7, #20]
 8012b2e:	e00d      	b.n	8012b4c <dwt_write32bitoffsetreg+0x2e>
    {
        buffer[j] = regval & 0xff ;
 8012b30:	687b      	ldr	r3, [r7, #4]
 8012b32:	b2d9      	uxtb	r1, r3
 8012b34:	2310      	movs	r3, #16
 8012b36:	18fa      	adds	r2, r7, r3
 8012b38:	697b      	ldr	r3, [r7, #20]
 8012b3a:	18d3      	adds	r3, r2, r3
 8012b3c:	1c0a      	adds	r2, r1, #0
 8012b3e:	701a      	strb	r2, [r3, #0]
        regval >>= 8 ;
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	0a1b      	lsrs	r3, r3, #8
 8012b44:	607b      	str	r3, [r7, #4]
    for ( j = 0 ; j < 4 ; j++ )
 8012b46:	697b      	ldr	r3, [r7, #20]
 8012b48:	3301      	adds	r3, #1
 8012b4a:	617b      	str	r3, [r7, #20]
 8012b4c:	697b      	ldr	r3, [r7, #20]
 8012b4e:	2b03      	cmp	r3, #3
 8012b50:	ddee      	ble.n	8012b30 <dwt_write32bitoffsetreg+0x12>
    }

    dwt_writetodevice(regFileID,regOffset,4,buffer);
 8012b52:	68fb      	ldr	r3, [r7, #12]
 8012b54:	b298      	uxth	r0, r3
 8012b56:	68bb      	ldr	r3, [r7, #8]
 8012b58:	b299      	uxth	r1, r3
 8012b5a:	2310      	movs	r3, #16
 8012b5c:	18fb      	adds	r3, r7, r3
 8012b5e:	2204      	movs	r2, #4
 8012b60:	f7ff fe8f 	bl	8012882 <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 8012b64:	46c0      	nop			@ (mov r8, r8)
 8012b66:	46bd      	mov	sp, r7
 8012b68:	b006      	add	sp, #24
 8012b6a:	bd80      	pop	{r7, pc}

08012b6c <_dwt_otpread>:
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32 _dwt_otpread(uint16 address)
{
 8012b6c:	b580      	push	{r7, lr}
 8012b6e:	b084      	sub	sp, #16
 8012b70:	af00      	add	r7, sp, #0
 8012b72:	0002      	movs	r2, r0
 8012b74:	1dbb      	adds	r3, r7, #6
 8012b76:	801a      	strh	r2, [r3, #0]
    uint32 ret_data;

    // Write the address
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_ADDR, address);
 8012b78:	1dbb      	adds	r3, r7, #6
 8012b7a:	881b      	ldrh	r3, [r3, #0]
 8012b7c:	001a      	movs	r2, r3
 8012b7e:	2104      	movs	r1, #4
 8012b80:	202d      	movs	r0, #45	@ 0x2d
 8012b82:	f7ff ffac 	bl	8012ade <dwt_write16bitoffsetreg>

    // Perform OTP Read - Manual read mode has to be set
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_OTPREAD | OTP_CTRL_OTPRDEN);
 8012b86:	2203      	movs	r2, #3
 8012b88:	2106      	movs	r1, #6
 8012b8a:	202d      	movs	r0, #45	@ 0x2d
 8012b8c:	f7ff ff94 	bl	8012ab8 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, 0x00); // OTPREAD is self clearing but OTPRDEN is not
 8012b90:	2200      	movs	r2, #0
 8012b92:	2106      	movs	r1, #6
 8012b94:	202d      	movs	r0, #45	@ 0x2d
 8012b96:	f7ff ff8f 	bl	8012ab8 <dwt_write8bitoffsetreg>

    // Read read data, available 40ns after rising edge of OTP_READ
    ret_data = dwt_read32bitoffsetreg(OTP_IF_ID, OTP_RDAT);
 8012b9a:	210a      	movs	r1, #10
 8012b9c:	202d      	movs	r0, #45	@ 0x2d
 8012b9e:	f7ff ff2d 	bl	80129fc <dwt_read32bitoffsetreg>
 8012ba2:	0003      	movs	r3, r0
 8012ba4:	60fb      	str	r3, [r7, #12]

    // Return the 32bit of read data
    return ret_data;
 8012ba6:	68fb      	ldr	r3, [r7, #12]
}
 8012ba8:	0018      	movs	r0, r3
 8012baa:	46bd      	mov	sp, r7
 8012bac:	b004      	add	sp, #16
 8012bae:	bd80      	pop	{r7, pc}

08012bb0 <_dwt_aonarrayupload>:
 * output parameters
 *
 * no return value
 */
void _dwt_aonarrayupload(void)
{
 8012bb0:	b580      	push	{r7, lr}
 8012bb2:	af00      	add	r7, sp, #0
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, 0x00); // Clear the register
 8012bb4:	2200      	movs	r2, #0
 8012bb6:	2102      	movs	r1, #2
 8012bb8:	202c      	movs	r0, #44	@ 0x2c
 8012bba:	f7ff ff7d 	bl	8012ab8 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, AON_CTRL_SAVE);
 8012bbe:	2202      	movs	r2, #2
 8012bc0:	2102      	movs	r1, #2
 8012bc2:	202c      	movs	r0, #44	@ 0x2c
 8012bc4:	f7ff ff78 	bl	8012ab8 <dwt_write8bitoffsetreg>
}
 8012bc8:	46c0      	nop			@ (mov r8, r8)
 8012bca:	46bd      	mov	sp, r7
 8012bcc:	bd80      	pop	{r7, pc}
	...

08012bd0 <_dwt_configlde>:
 * output parameters
 *
 * no return value
 */
void _dwt_configlde(int prfIndex)
{
 8012bd0:	b580      	push	{r7, lr}
 8012bd2:	b082      	sub	sp, #8
 8012bd4:	af00      	add	r7, sp, #0
 8012bd6:	6078      	str	r0, [r7, #4]
    dwt_write8bitoffsetreg(LDE_IF_ID, LDE_CFG1_OFFSET, LDE_PARAM1); // 8-bit configuration register
 8012bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8012c0c <_dwt_configlde+0x3c>)
 8012bda:	226d      	movs	r2, #109	@ 0x6d
 8012bdc:	0019      	movs	r1, r3
 8012bde:	202e      	movs	r0, #46	@ 0x2e
 8012be0:	f7ff ff6a 	bl	8012ab8 <dwt_write8bitoffsetreg>

    if(prfIndex)
 8012be4:	687b      	ldr	r3, [r7, #4]
 8012be6:	2b00      	cmp	r3, #0
 8012be8:	d006      	beq.n	8012bf8 <_dwt_configlde+0x28>
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_64); // 16-bit LDE configuration tuning register
 8012bea:	4a09      	ldr	r2, [pc, #36]	@ (8012c10 <_dwt_configlde+0x40>)
 8012bec:	4b09      	ldr	r3, [pc, #36]	@ (8012c14 <_dwt_configlde+0x44>)
 8012bee:	0019      	movs	r1, r3
 8012bf0:	202e      	movs	r0, #46	@ 0x2e
 8012bf2:	f7ff ff74 	bl	8012ade <dwt_write16bitoffsetreg>
    }
    else
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
    }
}
 8012bf6:	e005      	b.n	8012c04 <_dwt_configlde+0x34>
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
 8012bf8:	4a07      	ldr	r2, [pc, #28]	@ (8012c18 <_dwt_configlde+0x48>)
 8012bfa:	4b06      	ldr	r3, [pc, #24]	@ (8012c14 <_dwt_configlde+0x44>)
 8012bfc:	0019      	movs	r1, r3
 8012bfe:	202e      	movs	r0, #46	@ 0x2e
 8012c00:	f7ff ff6d 	bl	8012ade <dwt_write16bitoffsetreg>
}
 8012c04:	46c0      	nop			@ (mov r8, r8)
 8012c06:	46bd      	mov	sp, r7
 8012c08:	b002      	add	sp, #8
 8012c0a:	bd80      	pop	{r7, pc}
 8012c0c:	00000806 	.word	0x00000806
 8012c10:	00000607 	.word	0x00000607
 8012c14:	00001806 	.word	0x00001806
 8012c18:	00001607 	.word	0x00001607

08012c1c <_dwt_loaducodefromrom>:
 * output parameters
 *
 * no return value
 */
void _dwt_loaducodefromrom(void)
{
 8012c1c:	b580      	push	{r7, lr}
 8012c1e:	af00      	add	r7, sp, #0
    // Set up clocks
    _dwt_enableclocks(FORCE_LDE);
 8012c20:	200e      	movs	r0, #14
 8012c22:	f000 f861 	bl	8012ce8 <_dwt_enableclocks>

    // Kick off the LDE load
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_LDELOAD); // Set load LDE kick bit
 8012c26:	2380      	movs	r3, #128	@ 0x80
 8012c28:	021b      	lsls	r3, r3, #8
 8012c2a:	001a      	movs	r2, r3
 8012c2c:	2106      	movs	r1, #6
 8012c2e:	202d      	movs	r0, #45	@ 0x2d
 8012c30:	f7ff ff55 	bl	8012ade <dwt_write16bitoffsetreg>

    deca_sleep(1); // Allow time for code to upload (should take up to 120 us)
 8012c34:	2001      	movs	r0, #1
 8012c36:	f000 facc 	bl	80131d2 <deca_sleep>

    // Default clocks (ENABLE_ALL_SEQ)
    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 8012c3a:	2001      	movs	r0, #1
 8012c3c:	f000 f854 	bl	8012ce8 <_dwt_enableclocks>
}
 8012c40:	46c0      	nop			@ (mov r8, r8)
 8012c42:	46bd      	mov	sp, r7
 8012c44:	bd80      	pop	{r7, pc}
	...

08012c48 <dwt_setdblrxbuffmode>:
 * output parameters
 *
 * no return value
 */
void dwt_setdblrxbuffmode(int enable)
{
 8012c48:	b580      	push	{r7, lr}
 8012c4a:	b082      	sub	sp, #8
 8012c4c:	af00      	add	r7, sp, #0
 8012c4e:	6078      	str	r0, [r7, #4]
    if(enable)
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	2b00      	cmp	r3, #0
 8012c54:	d00c      	beq.n	8012c70 <dwt_setdblrxbuffmode+0x28>
    {
        // Enable double RX buffer mode
        pdw1000local->sysCFGreg &= ~SYS_CFG_DIS_DRXB;
 8012c56:	4b13      	ldr	r3, [pc, #76]	@ (8012ca4 <dwt_setdblrxbuffmode+0x5c>)
 8012c58:	681b      	ldr	r3, [r3, #0]
 8012c5a:	691a      	ldr	r2, [r3, #16]
 8012c5c:	4b11      	ldr	r3, [pc, #68]	@ (8012ca4 <dwt_setdblrxbuffmode+0x5c>)
 8012c5e:	681b      	ldr	r3, [r3, #0]
 8012c60:	4911      	ldr	r1, [pc, #68]	@ (8012ca8 <dwt_setdblrxbuffmode+0x60>)
 8012c62:	400a      	ands	r2, r1
 8012c64:	611a      	str	r2, [r3, #16]
        pdw1000local->dblbuffon = 1;
 8012c66:	4b0f      	ldr	r3, [pc, #60]	@ (8012ca4 <dwt_setdblrxbuffmode+0x5c>)
 8012c68:	681b      	ldr	r3, [r3, #0]
 8012c6a:	2201      	movs	r2, #1
 8012c6c:	751a      	strb	r2, [r3, #20]
 8012c6e:	e00c      	b.n	8012c8a <dwt_setdblrxbuffmode+0x42>
    }
    else
    {
        // Disable double RX buffer mode
        pdw1000local->sysCFGreg |= SYS_CFG_DIS_DRXB;
 8012c70:	4b0c      	ldr	r3, [pc, #48]	@ (8012ca4 <dwt_setdblrxbuffmode+0x5c>)
 8012c72:	681b      	ldr	r3, [r3, #0]
 8012c74:	691a      	ldr	r2, [r3, #16]
 8012c76:	4b0b      	ldr	r3, [pc, #44]	@ (8012ca4 <dwt_setdblrxbuffmode+0x5c>)
 8012c78:	681b      	ldr	r3, [r3, #0]
 8012c7a:	2180      	movs	r1, #128	@ 0x80
 8012c7c:	0149      	lsls	r1, r1, #5
 8012c7e:	430a      	orrs	r2, r1
 8012c80:	611a      	str	r2, [r3, #16]
        pdw1000local->dblbuffon = 0;
 8012c82:	4b08      	ldr	r3, [pc, #32]	@ (8012ca4 <dwt_setdblrxbuffmode+0x5c>)
 8012c84:	681b      	ldr	r3, [r3, #0]
 8012c86:	2200      	movs	r2, #0
 8012c88:	751a      	strb	r2, [r3, #20]
    }

    dwt_write32bitreg(SYS_CFG_ID,pdw1000local->sysCFGreg) ;
 8012c8a:	4b06      	ldr	r3, [pc, #24]	@ (8012ca4 <dwt_setdblrxbuffmode+0x5c>)
 8012c8c:	681b      	ldr	r3, [r3, #0]
 8012c8e:	691b      	ldr	r3, [r3, #16]
 8012c90:	001a      	movs	r2, r3
 8012c92:	2100      	movs	r1, #0
 8012c94:	2004      	movs	r0, #4
 8012c96:	f7ff ff42 	bl	8012b1e <dwt_write32bitoffsetreg>
}
 8012c9a:	46c0      	nop			@ (mov r8, r8)
 8012c9c:	46bd      	mov	sp, r7
 8012c9e:	b002      	add	sp, #8
 8012ca0:	bd80      	pop	{r7, pc}
 8012ca2:	46c0      	nop			@ (mov r8, r8)
 8012ca4:	200001fc 	.word	0x200001fc
 8012ca8:	ffffefff 	.word	0xffffefff

08012cac <dwt_setrxaftertxdelay>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxaftertxdelay(uint32 rxDelayTime)
{
 8012cac:	b580      	push	{r7, lr}
 8012cae:	b084      	sub	sp, #16
 8012cb0:	af00      	add	r7, sp, #0
 8012cb2:	6078      	str	r0, [r7, #4]
    uint32 val = dwt_read32bitreg(ACK_RESP_T_ID) ; // Read ACK_RESP_T_ID register
 8012cb4:	2100      	movs	r1, #0
 8012cb6:	201a      	movs	r0, #26
 8012cb8:	f7ff fea0 	bl	80129fc <dwt_read32bitoffsetreg>
 8012cbc:	0003      	movs	r3, r0
 8012cbe:	60fb      	str	r3, [r7, #12]

    val &= ~(ACK_RESP_T_W4R_TIM_MASK) ; // Clear the timer (19:0)
 8012cc0:	68fb      	ldr	r3, [r7, #12]
 8012cc2:	0d1b      	lsrs	r3, r3, #20
 8012cc4:	051b      	lsls	r3, r3, #20
 8012cc6:	60fb      	str	r3, [r7, #12]

    val |= (rxDelayTime & ACK_RESP_T_W4R_TIM_MASK) ; // In UWB microseconds (e.g. turn the receiver on 20uus after TX)
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	031b      	lsls	r3, r3, #12
 8012ccc:	0b1b      	lsrs	r3, r3, #12
 8012cce:	68fa      	ldr	r2, [r7, #12]
 8012cd0:	4313      	orrs	r3, r2
 8012cd2:	60fb      	str	r3, [r7, #12]

    dwt_write32bitreg(ACK_RESP_T_ID, val) ;
 8012cd4:	68fb      	ldr	r3, [r7, #12]
 8012cd6:	001a      	movs	r2, r3
 8012cd8:	2100      	movs	r1, #0
 8012cda:	201a      	movs	r0, #26
 8012cdc:	f7ff ff1f 	bl	8012b1e <dwt_write32bitoffsetreg>
}
 8012ce0:	46c0      	nop			@ (mov r8, r8)
 8012ce2:	46bd      	mov	sp, r7
 8012ce4:	b004      	add	sp, #16
 8012ce6:	bd80      	pop	{r7, pc}

08012ce8 <_dwt_enableclocks>:
 * output parameters none
 *
 * no return value
 */
void _dwt_enableclocks(int clocks)
{
 8012ce8:	b590      	push	{r4, r7, lr}
 8012cea:	b085      	sub	sp, #20
 8012cec:	af00      	add	r7, sp, #0
 8012cee:	6078      	str	r0, [r7, #4]
    uint8 reg[2];

    dwt_readfromdevice(PMSC_ID, PMSC_CTRL0_OFFSET, 2, reg);
 8012cf0:	230c      	movs	r3, #12
 8012cf2:	18fb      	adds	r3, r7, r3
 8012cf4:	2202      	movs	r2, #2
 8012cf6:	2100      	movs	r1, #0
 8012cf8:	2036      	movs	r0, #54	@ 0x36
 8012cfa:	f7ff fe23 	bl	8012944 <dwt_readfromdevice>
    switch(clocks)
 8012cfe:	687b      	ldr	r3, [r7, #4]
 8012d00:	2b0e      	cmp	r3, #14
 8012d02:	d900      	bls.n	8012d06 <_dwt_enableclocks+0x1e>
 8012d04:	e07b      	b.n	8012dfe <_dwt_enableclocks+0x116>
 8012d06:	687b      	ldr	r3, [r7, #4]
 8012d08:	009a      	lsls	r2, r3, #2
 8012d0a:	4b46      	ldr	r3, [pc, #280]	@ (8012e24 <_dwt_enableclocks+0x13c>)
 8012d0c:	18d3      	adds	r3, r2, r3
 8012d0e:	681b      	ldr	r3, [r3, #0]
 8012d10:	469f      	mov	pc, r3
    {
        case ENABLE_ALL_SEQ:
        {
            reg[0] = 0x00 ;
 8012d12:	210c      	movs	r1, #12
 8012d14:	187b      	adds	r3, r7, r1
 8012d16:	2200      	movs	r2, #0
 8012d18:	701a      	strb	r2, [r3, #0]
            reg[1] = reg[1] & 0xfe;
 8012d1a:	187b      	adds	r3, r7, r1
 8012d1c:	785b      	ldrb	r3, [r3, #1]
 8012d1e:	2201      	movs	r2, #1
 8012d20:	4393      	bics	r3, r2
 8012d22:	b2da      	uxtb	r2, r3
 8012d24:	187b      	adds	r3, r7, r1
 8012d26:	705a      	strb	r2, [r3, #1]
        }
        break;
 8012d28:	e06a      	b.n	8012e00 <_dwt_enableclocks+0x118>
        case FORCE_SYS_XTI:
        {
            // System and RX
            reg[0] = 0x01 | (reg[0] & 0xfc);
 8012d2a:	210c      	movs	r1, #12
 8012d2c:	187b      	adds	r3, r7, r1
 8012d2e:	781b      	ldrb	r3, [r3, #0]
 8012d30:	b25b      	sxtb	r3, r3
 8012d32:	2203      	movs	r2, #3
 8012d34:	4393      	bics	r3, r2
 8012d36:	b25b      	sxtb	r3, r3
 8012d38:	2201      	movs	r2, #1
 8012d3a:	4313      	orrs	r3, r2
 8012d3c:	b25b      	sxtb	r3, r3
 8012d3e:	b2da      	uxtb	r2, r3
 8012d40:	187b      	adds	r3, r7, r1
 8012d42:	701a      	strb	r2, [r3, #0]
        }
        break;
 8012d44:	e05c      	b.n	8012e00 <_dwt_enableclocks+0x118>
        case FORCE_SYS_PLL:
        {
            // System
            reg[0] = 0x02 | (reg[0] & 0xfc);
 8012d46:	210c      	movs	r1, #12
 8012d48:	187b      	adds	r3, r7, r1
 8012d4a:	781b      	ldrb	r3, [r3, #0]
 8012d4c:	b25b      	sxtb	r3, r3
 8012d4e:	2203      	movs	r2, #3
 8012d50:	4393      	bics	r3, r2
 8012d52:	b25b      	sxtb	r3, r3
 8012d54:	2202      	movs	r2, #2
 8012d56:	4313      	orrs	r3, r2
 8012d58:	b25b      	sxtb	r3, r3
 8012d5a:	b2da      	uxtb	r2, r3
 8012d5c:	187b      	adds	r3, r7, r1
 8012d5e:	701a      	strb	r2, [r3, #0]
        }
        break;
 8012d60:	e04e      	b.n	8012e00 <_dwt_enableclocks+0x118>
        case READ_ACC_ON:
        {
            reg[0] = 0x48 | (reg[0] & 0xb3);
 8012d62:	210c      	movs	r1, #12
 8012d64:	187b      	adds	r3, r7, r1
 8012d66:	781b      	ldrb	r3, [r3, #0]
 8012d68:	b25b      	sxtb	r3, r3
 8012d6a:	224c      	movs	r2, #76	@ 0x4c
 8012d6c:	4393      	bics	r3, r2
 8012d6e:	b25b      	sxtb	r3, r3
 8012d70:	2248      	movs	r2, #72	@ 0x48
 8012d72:	4313      	orrs	r3, r2
 8012d74:	b25b      	sxtb	r3, r3
 8012d76:	b2da      	uxtb	r2, r3
 8012d78:	187b      	adds	r3, r7, r1
 8012d7a:	701a      	strb	r2, [r3, #0]
            reg[1] = 0x80 | reg[1];
 8012d7c:	187b      	adds	r3, r7, r1
 8012d7e:	785b      	ldrb	r3, [r3, #1]
 8012d80:	2280      	movs	r2, #128	@ 0x80
 8012d82:	4252      	negs	r2, r2
 8012d84:	4313      	orrs	r3, r2
 8012d86:	b2da      	uxtb	r2, r3
 8012d88:	187b      	adds	r3, r7, r1
 8012d8a:	705a      	strb	r2, [r3, #1]
        }
        break;
 8012d8c:	e038      	b.n	8012e00 <_dwt_enableclocks+0x118>
        case READ_ACC_OFF:
        {
            reg[0] = reg[0] & 0xb3;
 8012d8e:	210c      	movs	r1, #12
 8012d90:	187b      	adds	r3, r7, r1
 8012d92:	781b      	ldrb	r3, [r3, #0]
 8012d94:	224c      	movs	r2, #76	@ 0x4c
 8012d96:	4393      	bics	r3, r2
 8012d98:	b2da      	uxtb	r2, r3
 8012d9a:	187b      	adds	r3, r7, r1
 8012d9c:	701a      	strb	r2, [r3, #0]
            reg[1] = 0x7f & reg[1];
 8012d9e:	187b      	adds	r3, r7, r1
 8012da0:	785b      	ldrb	r3, [r3, #1]
 8012da2:	227f      	movs	r2, #127	@ 0x7f
 8012da4:	4013      	ands	r3, r2
 8012da6:	b2da      	uxtb	r2, r3
 8012da8:	187b      	adds	r3, r7, r1
 8012daa:	705a      	strb	r2, [r3, #1]
        }
        break;
 8012dac:	e028      	b.n	8012e00 <_dwt_enableclocks+0x118>
        case FORCE_OTP_ON:
        {
            reg[1] = 0x02 | reg[1];
 8012dae:	210c      	movs	r1, #12
 8012db0:	187b      	adds	r3, r7, r1
 8012db2:	785b      	ldrb	r3, [r3, #1]
 8012db4:	2202      	movs	r2, #2
 8012db6:	4313      	orrs	r3, r2
 8012db8:	b2da      	uxtb	r2, r3
 8012dba:	187b      	adds	r3, r7, r1
 8012dbc:	705a      	strb	r2, [r3, #1]
        }
        break;
 8012dbe:	e01f      	b.n	8012e00 <_dwt_enableclocks+0x118>
        case FORCE_OTP_OFF:
        {
            reg[1] = reg[1] & 0xfd;
 8012dc0:	210c      	movs	r1, #12
 8012dc2:	187b      	adds	r3, r7, r1
 8012dc4:	785b      	ldrb	r3, [r3, #1]
 8012dc6:	2202      	movs	r2, #2
 8012dc8:	4393      	bics	r3, r2
 8012dca:	b2da      	uxtb	r2, r3
 8012dcc:	187b      	adds	r3, r7, r1
 8012dce:	705a      	strb	r2, [r3, #1]
        }
        break;
 8012dd0:	e016      	b.n	8012e00 <_dwt_enableclocks+0x118>
        case FORCE_TX_PLL:
        {
            reg[0] = 0x20 | (reg[0] & 0xcf);
 8012dd2:	210c      	movs	r1, #12
 8012dd4:	187b      	adds	r3, r7, r1
 8012dd6:	781b      	ldrb	r3, [r3, #0]
 8012dd8:	b25b      	sxtb	r3, r3
 8012dda:	2230      	movs	r2, #48	@ 0x30
 8012ddc:	4393      	bics	r3, r2
 8012dde:	b25b      	sxtb	r3, r3
 8012de0:	2220      	movs	r2, #32
 8012de2:	4313      	orrs	r3, r2
 8012de4:	b25b      	sxtb	r3, r3
 8012de6:	b2da      	uxtb	r2, r3
 8012de8:	187b      	adds	r3, r7, r1
 8012dea:	701a      	strb	r2, [r3, #0]
        }
        break;
 8012dec:	e008      	b.n	8012e00 <_dwt_enableclocks+0x118>
        case FORCE_LDE:
        {
            reg[0] = 0x01;
 8012dee:	210c      	movs	r1, #12
 8012df0:	187b      	adds	r3, r7, r1
 8012df2:	2201      	movs	r2, #1
 8012df4:	701a      	strb	r2, [r3, #0]
            reg[1] = 0x03;
 8012df6:	187b      	adds	r3, r7, r1
 8012df8:	2203      	movs	r2, #3
 8012dfa:	705a      	strb	r2, [r3, #1]
        }
        break;
 8012dfc:	e000      	b.n	8012e00 <_dwt_enableclocks+0x118>
        default:
        break;
 8012dfe:	46c0      	nop			@ (mov r8, r8)
    }


    // Need to write lower byte separately before setting the higher byte(s)
    dwt_writetodevice(PMSC_ID, PMSC_CTRL0_OFFSET, 1, &reg[0]);
 8012e00:	240c      	movs	r4, #12
 8012e02:	193b      	adds	r3, r7, r4
 8012e04:	2201      	movs	r2, #1
 8012e06:	2100      	movs	r1, #0
 8012e08:	2036      	movs	r0, #54	@ 0x36
 8012e0a:	f7ff fd3a 	bl	8012882 <dwt_writetodevice>
    dwt_writetodevice(PMSC_ID, 0x1, 1, &reg[1]);
 8012e0e:	193b      	adds	r3, r7, r4
 8012e10:	3301      	adds	r3, #1
 8012e12:	2201      	movs	r2, #1
 8012e14:	2101      	movs	r1, #1
 8012e16:	2036      	movs	r0, #54	@ 0x36
 8012e18:	f7ff fd33 	bl	8012882 <dwt_writetodevice>

} // end _dwt_enableclocks()
 8012e1c:	46c0      	nop			@ (mov r8, r8)
 8012e1e:	46bd      	mov	sp, r7
 8012e20:	b005      	add	sp, #20
 8012e22:	bd90      	pop	{r4, r7, pc}
 8012e24:	08019e78 	.word	0x08019e78

08012e28 <_dwt_disablesequencing>:
 * output parameters none
 *
 * no return value
 */
void _dwt_disablesequencing(void) // Disable sequencing and go to state "INIT"
{
 8012e28:	b580      	push	{r7, lr}
 8012e2a:	af00      	add	r7, sp, #0
    _dwt_enableclocks(FORCE_SYS_XTI); // Set system clock to XTI
 8012e2c:	2000      	movs	r0, #0
 8012e2e:	f7ff ff5b 	bl	8012ce8 <_dwt_enableclocks>

    dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET, PMSC_CTRL1_PKTSEQ_DISABLE); // Disable PMSC ctrl of RF and RX clk blocks
 8012e32:	2200      	movs	r2, #0
 8012e34:	2104      	movs	r1, #4
 8012e36:	2036      	movs	r0, #54	@ 0x36
 8012e38:	f7ff fe51 	bl	8012ade <dwt_write16bitoffsetreg>
}
 8012e3c:	46c0      	nop			@ (mov r8, r8)
 8012e3e:	46bd      	mov	sp, r7
 8012e40:	bd80      	pop	{r7, pc}

08012e42 <dwt_setdelayedtrxtime>:
 * output parameters none
 *
 * no return value
 */
void dwt_setdelayedtrxtime(uint32 starttime)
{
 8012e42:	b580      	push	{r7, lr}
 8012e44:	b082      	sub	sp, #8
 8012e46:	af00      	add	r7, sp, #0
 8012e48:	6078      	str	r0, [r7, #4]
    dwt_write32bitoffsetreg(DX_TIME_ID, 1, starttime); // Write at offset 1 as the lower 9 bits of this register are ignored
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	001a      	movs	r2, r3
 8012e4e:	2101      	movs	r1, #1
 8012e50:	200a      	movs	r0, #10
 8012e52:	f7ff fe64 	bl	8012b1e <dwt_write32bitoffsetreg>

} // end dwt_setdelayedtrxtime()
 8012e56:	46c0      	nop			@ (mov r8, r8)
 8012e58:	46bd      	mov	sp, r7
 8012e5a:	b002      	add	sp, #8
 8012e5c:	bd80      	pop	{r7, pc}
	...

08012e60 <dwt_starttx>:
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed transmission will be cancelled if the delayed time has passed)
 */

int dwt_starttx(uint8 mode)
{
 8012e60:	b5b0      	push	{r4, r5, r7, lr}
 8012e62:	b084      	sub	sp, #16
 8012e64:	af00      	add	r7, sp, #0
 8012e66:	0002      	movs	r2, r0
 8012e68:	1dfb      	adds	r3, r7, #7
 8012e6a:	701a      	strb	r2, [r3, #0]
    int retval = DWT_SUCCESS ;
 8012e6c:	2300      	movs	r3, #0
 8012e6e:	60fb      	str	r3, [r7, #12]
    uint8 temp  = 0x00;
 8012e70:	210b      	movs	r1, #11
 8012e72:	187b      	adds	r3, r7, r1
 8012e74:	2200      	movs	r2, #0
 8012e76:	701a      	strb	r2, [r3, #0]
    uint16 checkTxOK = 0 ;
 8012e78:	2308      	movs	r3, #8
 8012e7a:	18fb      	adds	r3, r7, r3
 8012e7c:	2200      	movs	r2, #0
 8012e7e:	801a      	strh	r2, [r3, #0]

    if(mode & DWT_RESPONSE_EXPECTED)
 8012e80:	1dfb      	adds	r3, r7, #7
 8012e82:	781b      	ldrb	r3, [r3, #0]
 8012e84:	2202      	movs	r2, #2
 8012e86:	4013      	ands	r3, r2
 8012e88:	d006      	beq.n	8012e98 <dwt_starttx+0x38>
    {
        temp = (uint8)SYS_CTRL_WAIT4RESP ; // Set wait4response bit
 8012e8a:	187b      	adds	r3, r7, r1
 8012e8c:	2280      	movs	r2, #128	@ 0x80
 8012e8e:	701a      	strb	r2, [r3, #0]
        pdw1000local->wait4resp = 1;
 8012e90:	4b21      	ldr	r3, [pc, #132]	@ (8012f18 <dwt_starttx+0xb8>)
 8012e92:	681b      	ldr	r3, [r3, #0]
 8012e94:	2201      	movs	r2, #1
 8012e96:	755a      	strb	r2, [r3, #21]
    }

    if (mode & DWT_START_TX_DELAYED)
 8012e98:	1dfb      	adds	r3, r7, #7
 8012e9a:	781b      	ldrb	r3, [r3, #0]
 8012e9c:	2201      	movs	r2, #1
 8012e9e:	4013      	ands	r3, r2
 8012ea0:	d027      	beq.n	8012ef2 <dwt_starttx+0x92>
    {
        // Both SYS_CTRL_TXSTRT and SYS_CTRL_TXDLYS to correctly enable TX
        temp |= (uint8)(SYS_CTRL_TXDLYS | SYS_CTRL_TXSTRT) ;
 8012ea2:	200b      	movs	r0, #11
 8012ea4:	183b      	adds	r3, r7, r0
 8012ea6:	183a      	adds	r2, r7, r0
 8012ea8:	7812      	ldrb	r2, [r2, #0]
 8012eaa:	2106      	movs	r1, #6
 8012eac:	430a      	orrs	r2, r1
 8012eae:	701a      	strb	r2, [r3, #0]
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 8012eb0:	183b      	adds	r3, r7, r0
 8012eb2:	781b      	ldrb	r3, [r3, #0]
 8012eb4:	001a      	movs	r2, r3
 8012eb6:	2100      	movs	r1, #0
 8012eb8:	200d      	movs	r0, #13
 8012eba:	f7ff fdfd 	bl	8012ab8 <dwt_write8bitoffsetreg>
        checkTxOK = dwt_read16bitoffsetreg(SYS_STATUS_ID, 3); // Read at offset 3 to get the upper 2 bytes out of 5
 8012ebe:	2508      	movs	r5, #8
 8012ec0:	197c      	adds	r4, r7, r5
 8012ec2:	2103      	movs	r1, #3
 8012ec4:	200f      	movs	r0, #15
 8012ec6:	f7ff fdc0 	bl	8012a4a <dwt_read16bitoffsetreg>
 8012eca:	0003      	movs	r3, r0
 8012ecc:	8023      	strh	r3, [r4, #0]
        if ((checkTxOK & SYS_STATUS_TXERR) == 0) // Transmit Delayed Send set over Half a Period away or Power Up error (there is enough time to send but not to power up individual blocks).
 8012ece:	197b      	adds	r3, r7, r5
 8012ed0:	881a      	ldrh	r2, [r3, #0]
 8012ed2:	2381      	movs	r3, #129	@ 0x81
 8012ed4:	00db      	lsls	r3, r3, #3
 8012ed6:	4013      	ands	r3, r2
 8012ed8:	d102      	bne.n	8012ee0 <dwt_starttx+0x80>
        {
            retval = DWT_SUCCESS ; // All okay
 8012eda:	2300      	movs	r3, #0
 8012edc:	60fb      	str	r3, [r7, #12]
 8012ede:	e016      	b.n	8012f0e <dwt_starttx+0xae>
        }
        else
        {
            // If HPDWARN or TXPUTE are set this indicates that the TXDLYS was set too late for the specified DX_TIME.
            // remedial action is to cancel delayed send and report error
            dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF);
 8012ee0:	2240      	movs	r2, #64	@ 0x40
 8012ee2:	2100      	movs	r1, #0
 8012ee4:	200d      	movs	r0, #13
 8012ee6:	f7ff fde7 	bl	8012ab8 <dwt_write8bitoffsetreg>
            retval = DWT_ERROR ; // Failed !
 8012eea:	2301      	movs	r3, #1
 8012eec:	425b      	negs	r3, r3
 8012eee:	60fb      	str	r3, [r7, #12]
 8012ef0:	e00d      	b.n	8012f0e <dwt_starttx+0xae>
        }
    }
    else
    {
        temp |= (uint8)SYS_CTRL_TXSTRT ;
 8012ef2:	200b      	movs	r0, #11
 8012ef4:	183b      	adds	r3, r7, r0
 8012ef6:	183a      	adds	r2, r7, r0
 8012ef8:	7812      	ldrb	r2, [r2, #0]
 8012efa:	2102      	movs	r1, #2
 8012efc:	430a      	orrs	r2, r1
 8012efe:	701a      	strb	r2, [r3, #0]
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 8012f00:	183b      	adds	r3, r7, r0
 8012f02:	781b      	ldrb	r3, [r3, #0]
 8012f04:	001a      	movs	r2, r3
 8012f06:	2100      	movs	r1, #0
 8012f08:	200d      	movs	r0, #13
 8012f0a:	f7ff fdd5 	bl	8012ab8 <dwt_write8bitoffsetreg>
    }

    return retval;
 8012f0e:	68fb      	ldr	r3, [r7, #12]

} // end dwt_starttx()
 8012f10:	0018      	movs	r0, r3
 8012f12:	46bd      	mov	sp, r7
 8012f14:	b004      	add	sp, #16
 8012f16:	bdb0      	pop	{r4, r5, r7, pc}
 8012f18:	200001fc 	.word	0x200001fc

08012f1c <dwt_forcetrxoff>:
 * output parameters
 *
 * no return value
 */
void dwt_forcetrxoff(void)
{
 8012f1c:	b580      	push	{r7, lr}
 8012f1e:	b082      	sub	sp, #8
 8012f20:	af00      	add	r7, sp, #0
    decaIrqStatus_t stat ;
    uint32 mask;

    mask = dwt_read32bitreg(SYS_MASK_ID) ; // Read set interrupt mask
 8012f22:	2100      	movs	r1, #0
 8012f24:	200e      	movs	r0, #14
 8012f26:	f7ff fd69 	bl	80129fc <dwt_read32bitoffsetreg>
 8012f2a:	0003      	movs	r3, r0
 8012f2c:	607b      	str	r3, [r7, #4]

    // Need to beware of interrupts occurring in the middle of following read modify write cycle
    // We can disable the radio, but before the status is cleared an interrupt can be set (e.g. the
    // event has just happened before the radio was disabled)
    // thus we need to disable interrupt during this operation
    stat = decamutexon() ;
 8012f2e:	f000 f932 	bl	8013196 <decamutexon>
 8012f32:	0003      	movs	r3, r0
 8012f34:	603b      	str	r3, [r7, #0]

    dwt_write32bitreg(SYS_MASK_ID, 0) ; // Clear interrupt mask - so we don't get any unwanted events
 8012f36:	2200      	movs	r2, #0
 8012f38:	2100      	movs	r1, #0
 8012f3a:	200e      	movs	r0, #14
 8012f3c:	f7ff fdef 	bl	8012b1e <dwt_write32bitoffsetreg>

    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF) ; // Disable the radio
 8012f40:	2240      	movs	r2, #64	@ 0x40
 8012f42:	2100      	movs	r1, #0
 8012f44:	200d      	movs	r0, #13
 8012f46:	f7ff fdb7 	bl	8012ab8 <dwt_write8bitoffsetreg>

    // Forcing Transceiver off - so we do not want to see any new events that may have happened
    dwt_write32bitreg(SYS_STATUS_ID, (SYS_STATUS_ALL_TX | SYS_STATUS_ALL_RX_ERR | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_GOOD));
 8012f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8012f80 <dwt_forcetrxoff+0x64>)
 8012f4c:	001a      	movs	r2, r3
 8012f4e:	2100      	movs	r1, #0
 8012f50:	200f      	movs	r0, #15
 8012f52:	f7ff fde4 	bl	8012b1e <dwt_write32bitoffsetreg>

    dwt_syncrxbufptrs();
 8012f56:	f000 f817 	bl	8012f88 <dwt_syncrxbufptrs>

    dwt_write32bitreg(SYS_MASK_ID, mask) ; // Set interrupt mask to what it was
 8012f5a:	687b      	ldr	r3, [r7, #4]
 8012f5c:	001a      	movs	r2, r3
 8012f5e:	2100      	movs	r1, #0
 8012f60:	200e      	movs	r0, #14
 8012f62:	f7ff fddc 	bl	8012b1e <dwt_write32bitoffsetreg>

    // Enable/restore interrupts again...
    decamutexoff(stat) ;
 8012f66:	683b      	ldr	r3, [r7, #0]
 8012f68:	0018      	movs	r0, r3
 8012f6a:	f000 f925 	bl	80131b8 <decamutexoff>
    pdw1000local->wait4resp = 0;
 8012f6e:	4b05      	ldr	r3, [pc, #20]	@ (8012f84 <dwt_forcetrxoff+0x68>)
 8012f70:	681b      	ldr	r3, [r3, #0]
 8012f72:	2200      	movs	r2, #0
 8012f74:	755a      	strb	r2, [r3, #21]

} // end deviceforcetrxoff()
 8012f76:	46c0      	nop			@ (mov r8, r8)
 8012f78:	46bd      	mov	sp, r7
 8012f7a:	b002      	add	sp, #8
 8012f7c:	bd80      	pop	{r7, pc}
 8012f7e:	46c0      	nop			@ (mov r8, r8)
 8012f80:	2427fff8 	.word	0x2427fff8
 8012f84:	200001fc 	.word	0x200001fc

08012f88 <dwt_syncrxbufptrs>:
 * output parameters
 *
 * no return value
 */
void dwt_syncrxbufptrs(void)
{
 8012f88:	b590      	push	{r4, r7, lr}
 8012f8a:	b083      	sub	sp, #12
 8012f8c:	af00      	add	r7, sp, #0
    uint8  buff ;
    // Need to make sure that the host/IC buffer pointers are aligned before starting RX
    buff = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
 8012f8e:	1dfc      	adds	r4, r7, #7
 8012f90:	2103      	movs	r1, #3
 8012f92:	200f      	movs	r0, #15
 8012f94:	f7ff fd7c 	bl	8012a90 <dwt_read8bitoffsetreg>
 8012f98:	0003      	movs	r3, r0
 8012f9a:	7023      	strb	r3, [r4, #0]

    if((buff & (SYS_STATUS_ICRBP >> 24)) !=     // IC side Receive Buffer Pointer
 8012f9c:	1dfb      	adds	r3, r7, #7
 8012f9e:	781a      	ldrb	r2, [r3, #0]
       ((buff & (SYS_STATUS_HSRBP>>24)) << 1) ) // Host Side Receive Buffer Pointer
 8012fa0:	1dfb      	adds	r3, r7, #7
 8012fa2:	781b      	ldrb	r3, [r3, #0]
 8012fa4:	005b      	lsls	r3, r3, #1
    if((buff & (SYS_STATUS_ICRBP >> 24)) !=     // IC side Receive Buffer Pointer
 8012fa6:	4053      	eors	r3, r2
 8012fa8:	2280      	movs	r2, #128	@ 0x80
 8012faa:	4013      	ands	r3, r2
 8012fac:	d004      	beq.n	8012fb8 <dwt_syncrxbufptrs+0x30>
    {
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_HRBT_OFFSET , 0x01) ; // We need to swap RX buffer status reg (write one to toggle internally)
 8012fae:	2201      	movs	r2, #1
 8012fb0:	2103      	movs	r1, #3
 8012fb2:	200d      	movs	r0, #13
 8012fb4:	f7ff fd80 	bl	8012ab8 <dwt_write8bitoffsetreg>
    }
}
 8012fb8:	46c0      	nop			@ (mov r8, r8)
 8012fba:	46bd      	mov	sp, r7
 8012fbc:	b003      	add	sp, #12
 8012fbe:	bd90      	pop	{r4, r7, pc}

08012fc0 <dwt_rxenable>:
 *                                               performing manual RX re-enabling in double buffering mode
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed receive enable will be too far in the future if delayed time has passed)
 */
int dwt_rxenable(int mode)
{
 8012fc0:	b5b0      	push	{r4, r5, r7, lr}
 8012fc2:	b084      	sub	sp, #16
 8012fc4:	af00      	add	r7, sp, #0
 8012fc6:	6078      	str	r0, [r7, #4]
    uint16 temp ;
    uint8 temp1 ;

    if ((mode & DWT_NO_SYNC_PTRS) == 0)
 8012fc8:	687b      	ldr	r3, [r7, #4]
 8012fca:	2204      	movs	r2, #4
 8012fcc:	4013      	ands	r3, r2
 8012fce:	d101      	bne.n	8012fd4 <dwt_rxenable+0x14>
    {
        dwt_syncrxbufptrs();
 8012fd0:	f7ff ffda 	bl	8012f88 <dwt_syncrxbufptrs>
    }

    temp = (uint16)SYS_CTRL_RXENAB ;
 8012fd4:	210e      	movs	r1, #14
 8012fd6:	187b      	adds	r3, r7, r1
 8012fd8:	2280      	movs	r2, #128	@ 0x80
 8012fda:	0052      	lsls	r2, r2, #1
 8012fdc:	801a      	strh	r2, [r3, #0]

    if (mode & DWT_START_RX_DELAYED)
 8012fde:	687b      	ldr	r3, [r7, #4]
 8012fe0:	2201      	movs	r2, #1
 8012fe2:	4013      	ands	r3, r2
 8012fe4:	d006      	beq.n	8012ff4 <dwt_rxenable+0x34>
    {
        temp |= (uint16)SYS_CTRL_RXDLYE ;
 8012fe6:	187b      	adds	r3, r7, r1
 8012fe8:	187a      	adds	r2, r7, r1
 8012fea:	8812      	ldrh	r2, [r2, #0]
 8012fec:	2180      	movs	r1, #128	@ 0x80
 8012fee:	0089      	lsls	r1, r1, #2
 8012ff0:	430a      	orrs	r2, r1
 8012ff2:	801a      	strh	r2, [r3, #0]
    }

    dwt_write16bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 8012ff4:	230e      	movs	r3, #14
 8012ff6:	18fb      	adds	r3, r7, r3
 8012ff8:	881b      	ldrh	r3, [r3, #0]
 8012ffa:	001a      	movs	r2, r3
 8012ffc:	2100      	movs	r1, #0
 8012ffe:	200d      	movs	r0, #13
 8013000:	f7ff fd6d 	bl	8012ade <dwt_write16bitoffsetreg>

    if (mode & DWT_START_RX_DELAYED) // check for errors
 8013004:	687b      	ldr	r3, [r7, #4]
 8013006:	2201      	movs	r2, #1
 8013008:	4013      	ands	r3, r2
 801300a:	d01c      	beq.n	8013046 <dwt_rxenable+0x86>
    {
        temp1 = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
 801300c:	250d      	movs	r5, #13
 801300e:	197c      	adds	r4, r7, r5
 8013010:	2103      	movs	r1, #3
 8013012:	200f      	movs	r0, #15
 8013014:	f7ff fd3c 	bl	8012a90 <dwt_read8bitoffsetreg>
 8013018:	0003      	movs	r3, r0
 801301a:	7023      	strb	r3, [r4, #0]
        if ((temp1 & (SYS_STATUS_HPDWARN >> 24)) != 0) // if delay has passed do immediate RX on unless DWT_IDLE_ON_DLY_ERR is true
 801301c:	197b      	adds	r3, r7, r5
 801301e:	781b      	ldrb	r3, [r3, #0]
 8013020:	2208      	movs	r2, #8
 8013022:	4013      	ands	r3, r2
 8013024:	d00f      	beq.n	8013046 <dwt_rxenable+0x86>
        {
            dwt_forcetrxoff(); // turn the delayed receive off
 8013026:	f7ff ff79 	bl	8012f1c <dwt_forcetrxoff>

            if((mode & DWT_IDLE_ON_DLY_ERR) == 0) // if DWT_IDLE_ON_DLY_ERR not set then re-enable receiver
 801302a:	687b      	ldr	r3, [r7, #4]
 801302c:	2202      	movs	r2, #2
 801302e:	4013      	ands	r3, r2
 8013030:	d106      	bne.n	8013040 <dwt_rxenable+0x80>
            {
                dwt_write16bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_RXENAB);
 8013032:	2380      	movs	r3, #128	@ 0x80
 8013034:	005b      	lsls	r3, r3, #1
 8013036:	001a      	movs	r2, r3
 8013038:	2100      	movs	r1, #0
 801303a:	200d      	movs	r0, #13
 801303c:	f7ff fd4f 	bl	8012ade <dwt_write16bitoffsetreg>
            }
            return DWT_ERROR; // return warning indication
 8013040:	2301      	movs	r3, #1
 8013042:	425b      	negs	r3, r3
 8013044:	e000      	b.n	8013048 <dwt_rxenable+0x88>
        }
    }

    return DWT_SUCCESS;
 8013046:	2300      	movs	r3, #0
} // end dwt_rxenable()
 8013048:	0018      	movs	r0, r3
 801304a:	46bd      	mov	sp, r7
 801304c:	b004      	add	sp, #16
 801304e:	bdb0      	pop	{r4, r5, r7, pc}

08013050 <dwt_setrxtimeout>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxtimeout(uint16 time)
{
 8013050:	b5b0      	push	{r4, r5, r7, lr}
 8013052:	b084      	sub	sp, #16
 8013054:	af00      	add	r7, sp, #0
 8013056:	0002      	movs	r2, r0
 8013058:	1dbb      	adds	r3, r7, #6
 801305a:	801a      	strh	r2, [r3, #0]
    uint8 temp ;

    temp = dwt_read8bitoffsetreg(SYS_CFG_ID, 3); // Read at offset 3 to get the upper byte only
 801305c:	250f      	movs	r5, #15
 801305e:	197c      	adds	r4, r7, r5
 8013060:	2103      	movs	r1, #3
 8013062:	2004      	movs	r0, #4
 8013064:	f7ff fd14 	bl	8012a90 <dwt_read8bitoffsetreg>
 8013068:	0003      	movs	r3, r0
 801306a:	7023      	strb	r3, [r4, #0]

    if(time > 0)
 801306c:	1dbb      	adds	r3, r7, #6
 801306e:	881b      	ldrh	r3, [r3, #0]
 8013070:	2b00      	cmp	r3, #0
 8013072:	d01e      	beq.n	80130b2 <dwt_setrxtimeout+0x62>
    {
        dwt_write16bitoffsetreg(RX_FWTO_ID, RX_FWTO_OFFSET, time) ;
 8013074:	1dbb      	adds	r3, r7, #6
 8013076:	881b      	ldrh	r3, [r3, #0]
 8013078:	001a      	movs	r2, r3
 801307a:	2100      	movs	r1, #0
 801307c:	200c      	movs	r0, #12
 801307e:	f7ff fd2e 	bl	8012ade <dwt_write16bitoffsetreg>

        temp |= (uint8)(SYS_CFG_RXWTOE>>24); // Shift RXWTOE mask as we read the upper byte only
 8013082:	0028      	movs	r0, r5
 8013084:	183b      	adds	r3, r7, r0
 8013086:	183a      	adds	r2, r7, r0
 8013088:	7812      	ldrb	r2, [r2, #0]
 801308a:	2110      	movs	r1, #16
 801308c:	430a      	orrs	r2, r1
 801308e:	701a      	strb	r2, [r3, #0]
        // OR in 32bit value (1 bit set), I know this is in high byte.
        pdw1000local->sysCFGreg |= SYS_CFG_RXWTOE;
 8013090:	4b15      	ldr	r3, [pc, #84]	@ (80130e8 <dwt_setrxtimeout+0x98>)
 8013092:	681b      	ldr	r3, [r3, #0]
 8013094:	691a      	ldr	r2, [r3, #16]
 8013096:	4b14      	ldr	r3, [pc, #80]	@ (80130e8 <dwt_setrxtimeout+0x98>)
 8013098:	681b      	ldr	r3, [r3, #0]
 801309a:	2180      	movs	r1, #128	@ 0x80
 801309c:	0549      	lsls	r1, r1, #21
 801309e:	430a      	orrs	r2, r1
 80130a0:	611a      	str	r2, [r3, #16]

        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
 80130a2:	183b      	adds	r3, r7, r0
 80130a4:	781b      	ldrb	r3, [r3, #0]
 80130a6:	001a      	movs	r2, r3
 80130a8:	2103      	movs	r1, #3
 80130aa:	2004      	movs	r0, #4
 80130ac:	f7ff fd04 	bl	8012ab8 <dwt_write8bitoffsetreg>
        pdw1000local->sysCFGreg &= ~(SYS_CFG_RXWTOE);

        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
    }

} // end dwt_setrxtimeout()
 80130b0:	e015      	b.n	80130de <dwt_setrxtimeout+0x8e>
        temp &= ~((uint8)(SYS_CFG_RXWTOE>>24)); // Shift RXWTOE mask as we read the upper byte only
 80130b2:	200f      	movs	r0, #15
 80130b4:	183b      	adds	r3, r7, r0
 80130b6:	183a      	adds	r2, r7, r0
 80130b8:	7812      	ldrb	r2, [r2, #0]
 80130ba:	2110      	movs	r1, #16
 80130bc:	438a      	bics	r2, r1
 80130be:	701a      	strb	r2, [r3, #0]
        pdw1000local->sysCFGreg &= ~(SYS_CFG_RXWTOE);
 80130c0:	4b09      	ldr	r3, [pc, #36]	@ (80130e8 <dwt_setrxtimeout+0x98>)
 80130c2:	681b      	ldr	r3, [r3, #0]
 80130c4:	691a      	ldr	r2, [r3, #16]
 80130c6:	4b08      	ldr	r3, [pc, #32]	@ (80130e8 <dwt_setrxtimeout+0x98>)
 80130c8:	681b      	ldr	r3, [r3, #0]
 80130ca:	4908      	ldr	r1, [pc, #32]	@ (80130ec <dwt_setrxtimeout+0x9c>)
 80130cc:	400a      	ands	r2, r1
 80130ce:	611a      	str	r2, [r3, #16]
        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
 80130d0:	183b      	adds	r3, r7, r0
 80130d2:	781b      	ldrb	r3, [r3, #0]
 80130d4:	001a      	movs	r2, r3
 80130d6:	2103      	movs	r1, #3
 80130d8:	2004      	movs	r0, #4
 80130da:	f7ff fced 	bl	8012ab8 <dwt_write8bitoffsetreg>
} // end dwt_setrxtimeout()
 80130de:	46c0      	nop			@ (mov r8, r8)
 80130e0:	46bd      	mov	sp, r7
 80130e2:	b004      	add	sp, #16
 80130e4:	bdb0      	pop	{r4, r5, r7, pc}
 80130e6:	46c0      	nop			@ (mov r8, r8)
 80130e8:	200001fc 	.word	0x200001fc
 80130ec:	efffffff 	.word	0xefffffff

080130f0 <dwt_rxreset>:
 * output parameters
 *
 * no return value
 */
void dwt_rxreset(void)
{
 80130f0:	b580      	push	{r7, lr}
 80130f2:	af00      	add	r7, sp, #0
    // Set RX reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_RX);
 80130f4:	22e0      	movs	r2, #224	@ 0xe0
 80130f6:	2103      	movs	r1, #3
 80130f8:	2036      	movs	r0, #54	@ 0x36
 80130fa:	f7ff fcdd 	bl	8012ab8 <dwt_write8bitoffsetreg>

    // Clear RX reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 80130fe:	22f0      	movs	r2, #240	@ 0xf0
 8013100:	2103      	movs	r1, #3
 8013102:	2036      	movs	r0, #54	@ 0x36
 8013104:	f7ff fcd8 	bl	8012ab8 <dwt_write8bitoffsetreg>
}
 8013108:	46c0      	nop			@ (mov r8, r8)
 801310a:	46bd      	mov	sp, r7
 801310c:	bd80      	pop	{r7, pc}
	...

08013110 <dwt_softreset>:
 * output parameters
 *
 * no return value
 */
void dwt_softreset(void)
{
 8013110:	b580      	push	{r7, lr}
 8013112:	af00      	add	r7, sp, #0
    _dwt_disablesequencing();
 8013114:	f7ff fe88 	bl	8012e28 <_dwt_disablesequencing>

    // Clear any AON auto download bits (as reset will trigger AON download)
    dwt_write16bitoffsetreg(AON_ID, AON_WCFG_OFFSET, 0x00);
 8013118:	2200      	movs	r2, #0
 801311a:	2100      	movs	r1, #0
 801311c:	202c      	movs	r0, #44	@ 0x2c
 801311e:	f7ff fcde 	bl	8012ade <dwt_write16bitoffsetreg>
    // Clear the wake-up configuration
    dwt_write8bitoffsetreg(AON_ID, AON_CFG0_OFFSET, 0x00);
 8013122:	2200      	movs	r2, #0
 8013124:	2106      	movs	r1, #6
 8013126:	202c      	movs	r0, #44	@ 0x2c
 8013128:	f7ff fcc6 	bl	8012ab8 <dwt_write8bitoffsetreg>
    // Upload the new configuration
    _dwt_aonarrayupload();
 801312c:	f7ff fd40 	bl	8012bb0 <_dwt_aonarrayupload>

    // Reset HIF, TX, RX and PMSC (set the reset bits)
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_ALL);
 8013130:	2200      	movs	r2, #0
 8013132:	2103      	movs	r1, #3
 8013134:	2036      	movs	r0, #54	@ 0x36
 8013136:	f7ff fcbf 	bl	8012ab8 <dwt_write8bitoffsetreg>

    // DW1000 needs a 10us sleep to let clk PLL lock after reset - the PLL will automatically lock after the reset
    // Could also have polled the PLL lock flag, but then the SPI needs to be < 3MHz !! So a simple delay is easier
    deca_sleep(1);
 801313a:	2001      	movs	r0, #1
 801313c:	f000 f849 	bl	80131d2 <deca_sleep>

    // Clear the reset bits
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 8013140:	22f0      	movs	r2, #240	@ 0xf0
 8013142:	2103      	movs	r1, #3
 8013144:	2036      	movs	r0, #54	@ 0x36
 8013146:	f7ff fcb7 	bl	8012ab8 <dwt_write8bitoffsetreg>

    pdw1000local->wait4resp = 0;
 801314a:	4b03      	ldr	r3, [pc, #12]	@ (8013158 <dwt_softreset+0x48>)
 801314c:	681b      	ldr	r3, [r3, #0]
 801314e:	2200      	movs	r2, #0
 8013150:	755a      	strb	r2, [r3, #21]
}
 8013152:	46c0      	nop			@ (mov r8, r8)
 8013154:	46bd      	mov	sp, r7
 8013156:	bd80      	pop	{r7, pc}
 8013158:	200001fc 	.word	0x200001fc

0801315c <dwt_setxtaltrim>:
 * output parameters
 *
 * no return value
 */
void dwt_setxtaltrim(uint8 value)
{
 801315c:	b580      	push	{r7, lr}
 801315e:	b084      	sub	sp, #16
 8013160:	af00      	add	r7, sp, #0
 8013162:	0002      	movs	r2, r0
 8013164:	1dfb      	adds	r3, r7, #7
 8013166:	701a      	strb	r2, [r3, #0]
    // The 3 MSb in this 8-bit register must be kept to 0b011 to avoid any malfunction.
    uint8 reg_val = (3 << 5) | (value & FS_XTALT_MASK);
 8013168:	1dfb      	adds	r3, r7, #7
 801316a:	781b      	ldrb	r3, [r3, #0]
 801316c:	b25b      	sxtb	r3, r3
 801316e:	221f      	movs	r2, #31
 8013170:	4013      	ands	r3, r2
 8013172:	b25b      	sxtb	r3, r3
 8013174:	2260      	movs	r2, #96	@ 0x60
 8013176:	4313      	orrs	r3, r2
 8013178:	b25a      	sxtb	r2, r3
 801317a:	210f      	movs	r1, #15
 801317c:	187b      	adds	r3, r7, r1
 801317e:	701a      	strb	r2, [r3, #0]
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_XTALT_OFFSET, reg_val);
 8013180:	187b      	adds	r3, r7, r1
 8013182:	781b      	ldrb	r3, [r3, #0]
 8013184:	001a      	movs	r2, r3
 8013186:	210e      	movs	r1, #14
 8013188:	202b      	movs	r0, #43	@ 0x2b
 801318a:	f7ff fc95 	bl	8012ab8 <dwt_write8bitoffsetreg>
}
 801318e:	46c0      	nop			@ (mov r8, r8)
 8013190:	46bd      	mov	sp, r7
 8013192:	b004      	add	sp, #16
 8013194:	bd80      	pop	{r7, pc}

08013196 <decamutexon>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
decaIrqStatus_t decamutexon(void)           
{
 8013196:	b580      	push	{r7, lr}
 8013198:	b082      	sub	sp, #8
 801319a:	af00      	add	r7, sp, #0
	decaIrqStatus_t s = port_GetEXT_IRQStatus();
 801319c:	f000 f9e2 	bl	8013564 <port_GetEXT_IRQStatus>
 80131a0:	0003      	movs	r3, r0
 80131a2:	607b      	str	r3, [r7, #4]

	if(s) {
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d001      	beq.n	80131ae <decamutexon+0x18>
		port_DisableEXT_IRQ(); //disable the external interrupt line
 80131aa:	f000 f9cb 	bl	8013544 <port_DisableEXT_IRQ>
	}
	return s ;   // return state before disable, value is used to re-enable in decamutexoff call
 80131ae:	687b      	ldr	r3, [r7, #4]
}
 80131b0:	0018      	movs	r0, r3
 80131b2:	46bd      	mov	sp, r7
 80131b4:	b002      	add	sp, #8
 80131b6:	bd80      	pop	{r7, pc}

080131b8 <decamutexoff>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
void decamutexoff(decaIrqStatus_t s)        // put a function here that re-enables the interrupt at the end of the critical section
{
 80131b8:	b580      	push	{r7, lr}
 80131ba:	b082      	sub	sp, #8
 80131bc:	af00      	add	r7, sp, #0
 80131be:	6078      	str	r0, [r7, #4]
	if(s) { //need to check the port state as we can't use level sensitive interrupt on the STM ARM
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	2b00      	cmp	r3, #0
 80131c4:	d001      	beq.n	80131ca <decamutexoff+0x12>
		port_EnableEXT_IRQ();
 80131c6:	f000 f9c5 	bl	8013554 <port_EnableEXT_IRQ>
	}
}
 80131ca:	46c0      	nop			@ (mov r8, r8)
 80131cc:	46bd      	mov	sp, r7
 80131ce:	b002      	add	sp, #8
 80131d0:	bd80      	pop	{r7, pc}

080131d2 <deca_sleep>:
#include "sleep.h"
#include "port.h"

/* Wrapper function to be used by decadriver. Declared in deca_device_api.h */
__INLINE void deca_sleep(unsigned int time_ms)
{
 80131d2:	b580      	push	{r7, lr}
 80131d4:	b082      	sub	sp, #8
 80131d6:	af00      	add	r7, sp, #0
 80131d8:	6078      	str	r0, [r7, #4]
	Sleep(time_ms);
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	0018      	movs	r0, r3
 80131de:	f000 f8e2 	bl	80133a6 <Sleep>
}
 80131e2:	46c0      	nop			@ (mov r8, r8)
 80131e4:	46bd      	mov	sp, r7
 80131e6:	b002      	add	sp, #8
 80131e8:	bd80      	pop	{r7, pc}
	...

080131ec <writetospi>:
#pragma GCC optimize ("O3")
int writetospi(uint16_t headerLength,
               const    uint8_t *headerBuffer,
               uint32_t bodyLength,
               const    uint8_t *bodyBuffer)
{
 80131ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80131ee:	46d6      	mov	lr, sl
 80131f0:	4646      	mov	r6, r8
 80131f2:	464f      	mov	r7, r9
 80131f4:	b5c0      	push	{r6, r7, lr}
 80131f6:	4682      	mov	sl, r0
 80131f8:	4689      	mov	r9, r1
 80131fa:	0015      	movs	r5, r2
 80131fc:	4698      	mov	r8, r3
    decaIrqStatus_t  stat ;
    stat = decamutexon() ;
 80131fe:	f7ff ffca 	bl	8013196 <decamutexon>
 8013202:	0006      	movs	r6, r0

    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8013204:	4c14      	ldr	r4, [pc, #80]	@ (8013258 <writetospi+0x6c>)
 8013206:	0020      	movs	r0, r4
 8013208:	f7f5 fc84 	bl	8008b14 <HAL_SPI_GetState>
 801320c:	2801      	cmp	r0, #1
 801320e:	d1fa      	bne.n	8013206 <writetospi+0x1a>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low */
 8013210:	308f      	adds	r0, #143	@ 0x8f
 8013212:	2200      	movs	r2, #0
 8013214:	2110      	movs	r1, #16
 8013216:	05c0      	lsls	r0, r0, #23
 8013218:	f7f2 f9ab 	bl	8005572 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&headerBuffer[0], headerLength, HAL_MAX_DELAY);    /* Send header in polling mode */
 801321c:	2301      	movs	r3, #1
 801321e:	4652      	mov	r2, sl
 8013220:	4649      	mov	r1, r9
 8013222:	0020      	movs	r0, r4
 8013224:	425b      	negs	r3, r3
 8013226:	f7f4 fec7 	bl	8007fb8 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)&bodyBuffer[0], bodyLength, HAL_MAX_DELAY);        /* Send data in polling mode */
 801322a:	2301      	movs	r3, #1
 801322c:	4641      	mov	r1, r8
 801322e:	b2aa      	uxth	r2, r5
 8013230:	425b      	negs	r3, r3
 8013232:	0020      	movs	r0, r4
 8013234:	f7f4 fec0 	bl	8007fb8 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high */
 8013238:	2090      	movs	r0, #144	@ 0x90
 801323a:	2201      	movs	r2, #1
 801323c:	2110      	movs	r1, #16
 801323e:	05c0      	lsls	r0, r0, #23
 8013240:	f7f2 f997 	bl	8005572 <HAL_GPIO_WritePin>

    decamutexoff(stat);
 8013244:	0030      	movs	r0, r6
 8013246:	f7ff ffb7 	bl	80131b8 <decamutexoff>

    return 0;
} // end writetospi()
 801324a:	2000      	movs	r0, #0
 801324c:	bce0      	pop	{r5, r6, r7}
 801324e:	46ba      	mov	sl, r7
 8013250:	46b1      	mov	r9, r6
 8013252:	46a8      	mov	r8, r5
 8013254:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013256:	46c0      	nop			@ (mov r8, r8)
 8013258:	20000568 	.word	0x20000568

0801325c <readfromspi>:
#pragma GCC optimize ("O3")
int readfromspi(uint16_t headerLength,
                const uint8_t *headerBuffer,
                uint32_t readlength,
                uint8_t *readBuffer)
{
 801325c:	b570      	push	{r4, r5, r6, lr}
 801325e:	46de      	mov	lr, fp
 8013260:	4656      	mov	r6, sl
 8013262:	464d      	mov	r5, r9
 8013264:	4644      	mov	r4, r8
 8013266:	b570      	push	{r4, r5, r6, lr}
 8013268:	4688      	mov	r8, r1
 801326a:	0006      	movs	r6, r0
 801326c:	4691      	mov	r9, r2
 801326e:	469b      	mov	fp, r3
    int i;
    decaIrqStatus_t  stat ;
    stat = decamutexon() ;
 8013270:	f7ff ff91 	bl	8013196 <decamutexon>
 8013274:	4682      	mov	sl, r0

    /* Blocking: Check whether previous transfer has been finished */
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8013276:	4d18      	ldr	r5, [pc, #96]	@ (80132d8 <readfromspi+0x7c>)
 8013278:	0028      	movs	r0, r5
 801327a:	f7f5 fc4b 	bl	8008b14 <HAL_SPI_GetState>
 801327e:	2801      	cmp	r0, #1
 8013280:	d1fa      	bne.n	8013278 <readfromspi+0x1c>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low */
 8013282:	308f      	adds	r0, #143	@ 0x8f
 8013284:	2200      	movs	r2, #0
 8013286:	2110      	movs	r1, #16
 8013288:	05c0      	lsls	r0, r0, #23
 801328a:	f7f2 f972 	bl	8005572 <HAL_GPIO_WritePin>

    /* Send header */
    for(i=0; i<headerLength; i++)
 801328e:	2e00      	cmp	r6, #0
 8013290:	d00b      	beq.n	80132aa <readfromspi+0x4e>
 8013292:	2400      	movs	r4, #0
    {
        HAL_SPI_Transmit(&hspi1, &headerBuffer[i], 1, HAL_MAX_DELAY); //No timeout
 8013294:	4642      	mov	r2, r8
 8013296:	2301      	movs	r3, #1
 8013298:	1911      	adds	r1, r2, r4
 801329a:	0028      	movs	r0, r5
    for(i=0; i<headerLength; i++)
 801329c:	3401      	adds	r4, #1
        HAL_SPI_Transmit(&hspi1, &headerBuffer[i], 1, HAL_MAX_DELAY); //No timeout
 801329e:	2201      	movs	r2, #1
 80132a0:	425b      	negs	r3, r3
 80132a2:	f7f4 fe89 	bl	8007fb8 <HAL_SPI_Transmit>
    for(i=0; i<headerLength; i++)
 80132a6:	42b4      	cmp	r4, r6
 80132a8:	dbf4      	blt.n	8013294 <readfromspi+0x38>
    //     }

    //     (*readBuffer++) = hspi1.Instance->DR;  //copy data read form (MISO)
    // }

    HAL_SPI_Receive(&hspi1, readBuffer, readlength, 100);
 80132aa:	464b      	mov	r3, r9
 80132ac:	4659      	mov	r1, fp
 80132ae:	0028      	movs	r0, r5
 80132b0:	b29a      	uxth	r2, r3
 80132b2:	2364      	movs	r3, #100	@ 0x64
 80132b4:	f7f4 ffe0 	bl	8008278 <HAL_SPI_Receive>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high */
 80132b8:	2090      	movs	r0, #144	@ 0x90
 80132ba:	2201      	movs	r2, #1
 80132bc:	2110      	movs	r1, #16
 80132be:	05c0      	lsls	r0, r0, #23
 80132c0:	f7f2 f957 	bl	8005572 <HAL_GPIO_WritePin>

    decamutexoff(stat);
 80132c4:	4650      	mov	r0, sl
 80132c6:	f7ff ff77 	bl	80131b8 <decamutexoff>

    return 0;
} // end readfromspi()
 80132ca:	2000      	movs	r0, #0
 80132cc:	bc78      	pop	{r3, r4, r5, r6}
 80132ce:	46b3      	mov	fp, r6
 80132d0:	46aa      	mov	sl, r5
 80132d2:	46a1      	mov	r9, r4
 80132d4:	4698      	mov	r8, r3
 80132d6:	bd70      	pop	{r4, r5, r6, pc}
 80132d8:	20000568 	.word	0x20000568

080132dc <__NVIC_EnableIRQ>:
{
 80132dc:	b580      	push	{r7, lr}
 80132de:	b082      	sub	sp, #8
 80132e0:	af00      	add	r7, sp, #0
 80132e2:	0002      	movs	r2, r0
 80132e4:	1dfb      	adds	r3, r7, #7
 80132e6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80132e8:	1dfb      	adds	r3, r7, #7
 80132ea:	781b      	ldrb	r3, [r3, #0]
 80132ec:	2b7f      	cmp	r3, #127	@ 0x7f
 80132ee:	d809      	bhi.n	8013304 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80132f0:	1dfb      	adds	r3, r7, #7
 80132f2:	781b      	ldrb	r3, [r3, #0]
 80132f4:	001a      	movs	r2, r3
 80132f6:	231f      	movs	r3, #31
 80132f8:	401a      	ands	r2, r3
 80132fa:	4b04      	ldr	r3, [pc, #16]	@ (801330c <__NVIC_EnableIRQ+0x30>)
 80132fc:	2101      	movs	r1, #1
 80132fe:	4091      	lsls	r1, r2
 8013300:	000a      	movs	r2, r1
 8013302:	601a      	str	r2, [r3, #0]
}
 8013304:	46c0      	nop			@ (mov r8, r8)
 8013306:	46bd      	mov	sp, r7
 8013308:	b002      	add	sp, #8
 801330a:	bd80      	pop	{r7, pc}
 801330c:	e000e100 	.word	0xe000e100

08013310 <__NVIC_DisableIRQ>:
{
 8013310:	b580      	push	{r7, lr}
 8013312:	b082      	sub	sp, #8
 8013314:	af00      	add	r7, sp, #0
 8013316:	0002      	movs	r2, r0
 8013318:	1dfb      	adds	r3, r7, #7
 801331a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 801331c:	1dfb      	adds	r3, r7, #7
 801331e:	781b      	ldrb	r3, [r3, #0]
 8013320:	2b7f      	cmp	r3, #127	@ 0x7f
 8013322:	d810      	bhi.n	8013346 <__NVIC_DisableIRQ+0x36>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8013324:	1dfb      	adds	r3, r7, #7
 8013326:	781b      	ldrb	r3, [r3, #0]
 8013328:	001a      	movs	r2, r3
 801332a:	231f      	movs	r3, #31
 801332c:	4013      	ands	r3, r2
 801332e:	4908      	ldr	r1, [pc, #32]	@ (8013350 <__NVIC_DisableIRQ+0x40>)
 8013330:	2201      	movs	r2, #1
 8013332:	409a      	lsls	r2, r3
 8013334:	0013      	movs	r3, r2
 8013336:	2280      	movs	r2, #128	@ 0x80
 8013338:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 801333a:	f3bf 8f4f 	dsb	sy
}
 801333e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8013340:	f3bf 8f6f 	isb	sy
}
 8013344:	46c0      	nop			@ (mov r8, r8)
}
 8013346:	46c0      	nop			@ (mov r8, r8)
 8013348:	46bd      	mov	sp, r7
 801334a:	b002      	add	sp, #8
 801334c:	bd80      	pop	{r7, pc}
 801334e:	46c0      	nop			@ (mov r8, r8)
 8013350:	e000e100 	.word	0xe000e100

08013354 <usleep>:
/* @fn    usleep
 * @brief precise usleep() delay
 * */
#pragma GCC optimize ("O0")
int usleep(useconds_t usec)
{
 8013354:	b580      	push	{r7, lr}
 8013356:	b084      	sub	sp, #16
 8013358:	af00      	add	r7, sp, #0
 801335a:	6078      	str	r0, [r7, #4]
    int i,j;
#pragma GCC ivdep
    for(i=0;i<usec;i++)
 801335c:	2300      	movs	r3, #0
 801335e:	60fb      	str	r3, [r7, #12]
 8013360:	e014      	b.n	801338c <usleep+0x38>
    {
#pragma GCC ivdep
        for(j=0;j<2;j++)
 8013362:	2300      	movs	r3, #0
 8013364:	60bb      	str	r3, [r7, #8]
 8013366:	e004      	b.n	8013372 <usleep+0x1e>
        {
            __NOP();
 8013368:	46c0      	nop			@ (mov r8, r8)
            __NOP();
 801336a:	46c0      	nop			@ (mov r8, r8)
        for(j=0;j<2;j++)
 801336c:	68bb      	ldr	r3, [r7, #8]
 801336e:	3301      	adds	r3, #1
 8013370:	60bb      	str	r3, [r7, #8]
 8013372:	68bb      	ldr	r3, [r7, #8]
 8013374:	2201      	movs	r2, #1
 8013376:	0fd8      	lsrs	r0, r3, #31
 8013378:	17d1      	asrs	r1, r2, #31
 801337a:	429a      	cmp	r2, r3
 801337c:	4148      	adcs	r0, r1
 801337e:	0003      	movs	r3, r0
 8013380:	b2db      	uxtb	r3, r3
 8013382:	2b00      	cmp	r3, #0
 8013384:	d1f0      	bne.n	8013368 <usleep+0x14>
    for(i=0;i<usec;i++)
 8013386:	68fb      	ldr	r3, [r7, #12]
 8013388:	3301      	adds	r3, #1
 801338a:	60fb      	str	r3, [r7, #12]
 801338c:	68fa      	ldr	r2, [r7, #12]
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	429a      	cmp	r2, r3
 8013392:	419b      	sbcs	r3, r3
 8013394:	425b      	negs	r3, r3
 8013396:	b2db      	uxtb	r3, r3
 8013398:	2b00      	cmp	r3, #0
 801339a:	d1e2      	bne.n	8013362 <usleep+0xe>
        }
    }
    return 0;
 801339c:	2300      	movs	r3, #0
}
 801339e:	0018      	movs	r0, r3
 80133a0:	46bd      	mov	sp, r7
 80133a2:	b004      	add	sp, #16
 80133a4:	bd80      	pop	{r7, pc}

080133a6 <Sleep>:
/* @fn    Sleep
 * @brief Sleep delay in ms using SysTick timer
 * */
__INLINE void
Sleep(uint32_t x)
{
 80133a6:	b580      	push	{r7, lr}
 80133a8:	b082      	sub	sp, #8
 80133aa:	af00      	add	r7, sp, #0
 80133ac:	6078      	str	r0, [r7, #4]
    HAL_Delay(x);
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	0018      	movs	r0, r3
 80133b2:	f7f1 f829 	bl	8004408 <HAL_Delay>
}
 80133b6:	46c0      	nop			@ (mov r8, r8)
 80133b8:	46bd      	mov	sp, r7
 80133ba:	b002      	add	sp, #8
 80133bc:	bd80      	pop	{r7, pc}
	...

080133c0 <EXTI_GetITEnStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The "enable" state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITEnStatus(uint32_t x)
{
 80133c0:	b580      	push	{r7, lr}
 80133c2:	b082      	sub	sp, #8
 80133c4:	af00      	add	r7, sp, #0
 80133c6:	6078      	str	r0, [r7, #4]
    return ((NVIC->ISER[(((uint32_t)x) >> 5UL)] &\
 80133c8:	4a09      	ldr	r2, [pc, #36]	@ (80133f0 <EXTI_GetITEnStatus+0x30>)
 80133ca:	687b      	ldr	r3, [r7, #4]
 80133cc:	095b      	lsrs	r3, r3, #5
 80133ce:	009b      	lsls	r3, r3, #2
 80133d0:	589a      	ldr	r2, [r3, r2]
            (uint32_t)(1UL << (((uint32_t)x) & 0x1FUL)) ) == (uint32_t)RESET)?(RESET):(SET);
 80133d2:	687b      	ldr	r3, [r7, #4]
 80133d4:	211f      	movs	r1, #31
 80133d6:	400b      	ands	r3, r1
 80133d8:	40da      	lsrs	r2, r3
 80133da:	0013      	movs	r3, r2
 80133dc:	2201      	movs	r2, #1
 80133de:	4013      	ands	r3, r2
 80133e0:	1e5a      	subs	r2, r3, #1
 80133e2:	4193      	sbcs	r3, r2
 80133e4:	b2db      	uxtb	r3, r3
}
 80133e6:	0018      	movs	r0, r3
 80133e8:	46bd      	mov	sp, r7
 80133ea:	b002      	add	sp, #8
 80133ec:	bd80      	pop	{r7, pc}
 80133ee:	46c0      	nop			@ (mov r8, r8)
 80133f0:	e000e100 	.word	0xe000e100

080133f4 <reset_DW1000>:
 *          In general it is output, but it also can be used to reset the digital
 *          part of DW1000 by driving this pin low.
 *          Note, the DW_RESET pin should not be driven high externally.
 * */
void reset_DW1000(void)
{
 80133f4:	b580      	push	{r7, lr}
 80133f6:	b086      	sub	sp, #24
 80133f8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef    GPIO_InitStruct;

    // Enable GPIO used for DW1000 reset as open collector output
    GPIO_InitStruct.Pin = DW_RESET_Pin;
 80133fa:	1d3b      	adds	r3, r7, #4
 80133fc:	2204      	movs	r2, #4
 80133fe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8013400:	1d3b      	adds	r3, r7, #4
 8013402:	2211      	movs	r2, #17
 8013404:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8013406:	1d3b      	adds	r3, r7, #4
 8013408:	2200      	movs	r2, #0
 801340a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 801340c:	1d3a      	adds	r2, r7, #4
 801340e:	2390      	movs	r3, #144	@ 0x90
 8013410:	05db      	lsls	r3, r3, #23
 8013412:	0011      	movs	r1, r2
 8013414:	0018      	movs	r0, r3
 8013416:	f7f1 ff17 	bl	8005248 <HAL_GPIO_Init>

    //drive the RSTn pin low
    HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_RESET);
 801341a:	2390      	movs	r3, #144	@ 0x90
 801341c:	05db      	lsls	r3, r3, #23
 801341e:	2200      	movs	r2, #0
 8013420:	2104      	movs	r1, #4
 8013422:	0018      	movs	r0, r3
 8013424:	f7f2 f8a5 	bl	8005572 <HAL_GPIO_WritePin>

    usleep(1);
 8013428:	2001      	movs	r0, #1
 801342a:	f7ff ff93 	bl	8013354 <usleep>

    //put the pin back to output open-drain (not active)
    setup_DW1000RSTnIRQ(0);
 801342e:	2000      	movs	r0, #0
 8013430:	f000 f807 	bl	8013442 <setup_DW1000RSTnIRQ>



    Sleep(2);
 8013434:	2002      	movs	r0, #2
 8013436:	f7ff ffb6 	bl	80133a6 <Sleep>
}
 801343a:	46c0      	nop			@ (mov r8, r8)
 801343c:	46bd      	mov	sp, r7
 801343e:	b006      	add	sp, #24
 8013440:	bd80      	pop	{r7, pc}

08013442 <setup_DW1000RSTnIRQ>:
 * @brief   setup the DW_RESET pin mode
 *          0 - output Open collector mode
 *          !0 - input mode with connected EXTI2 IRQ
 * */
void setup_DW1000RSTnIRQ(int enable)
{
 8013442:	b580      	push	{r7, lr}
 8013444:	b088      	sub	sp, #32
 8013446:	af00      	add	r7, sp, #0
 8013448:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct;

    if(enable)
 801344a:	687b      	ldr	r3, [r7, #4]
 801344c:	2b00      	cmp	r3, #0
 801344e:	d01a      	beq.n	8013486 <setup_DW1000RSTnIRQ+0x44>
    {
        // Enable GPIO used as DECA RESET for interrupt
        GPIO_InitStruct.Pin = DW_RESET_Pin;
 8013450:	210c      	movs	r1, #12
 8013452:	187b      	adds	r3, r7, r1
 8013454:	2204      	movs	r2, #4
 8013456:	601a      	str	r2, [r3, #0]
        GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8013458:	187b      	adds	r3, r7, r1
 801345a:	2288      	movs	r2, #136	@ 0x88
 801345c:	0352      	lsls	r2, r2, #13
 801345e:	605a      	str	r2, [r3, #4]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013460:	187b      	adds	r3, r7, r1
 8013462:	2200      	movs	r2, #0
 8013464:	609a      	str	r2, [r3, #8]
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 8013466:	187a      	adds	r2, r7, r1
 8013468:	2390      	movs	r3, #144	@ 0x90
 801346a:	05db      	lsls	r3, r3, #23
 801346c:	0011      	movs	r1, r2
 801346e:	0018      	movs	r0, r3
 8013470:	f7f1 feea 	bl	8005248 <HAL_GPIO_Init>

        HAL_NVIC_EnableIRQ(EXTI2_IRQn);     //pin #0 -> EXTI #0
 8013474:	2006      	movs	r0, #6
 8013476:	f7f1 fc98 	bl	8004daa <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 801347a:	2200      	movs	r2, #0
 801347c:	2105      	movs	r1, #5
 801347e:	2006      	movs	r0, #6
 8013480:	f7f1 fc7e 	bl	8004d80 <HAL_NVIC_SetPriority>
        GPIO_InitStruct.Pull = GPIO_NOPULL;
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
        HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_SET);
    }
}
 8013484:	e01d      	b.n	80134c2 <setup_DW1000RSTnIRQ+0x80>
        HAL_NVIC_DisableIRQ(EXTI2_IRQn);    //pin #0 -> EXTI #0
 8013486:	2006      	movs	r0, #6
 8013488:	f7f1 fc9f 	bl	8004dca <HAL_NVIC_DisableIRQ>
        GPIO_InitStruct.Pin = DW_RESET_Pin;
 801348c:	210c      	movs	r1, #12
 801348e:	187b      	adds	r3, r7, r1
 8013490:	2204      	movs	r2, #4
 8013492:	601a      	str	r2, [r3, #0]
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8013494:	187b      	adds	r3, r7, r1
 8013496:	2211      	movs	r2, #17
 8013498:	605a      	str	r2, [r3, #4]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 801349a:	187b      	adds	r3, r7, r1
 801349c:	2200      	movs	r2, #0
 801349e:	609a      	str	r2, [r3, #8]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80134a0:	187b      	adds	r3, r7, r1
 80134a2:	2203      	movs	r2, #3
 80134a4:	60da      	str	r2, [r3, #12]
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 80134a6:	187a      	adds	r2, r7, r1
 80134a8:	2390      	movs	r3, #144	@ 0x90
 80134aa:	05db      	lsls	r3, r3, #23
 80134ac:	0011      	movs	r1, r2
 80134ae:	0018      	movs	r0, r3
 80134b0:	f7f1 feca 	bl	8005248 <HAL_GPIO_Init>
        HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_SET);
 80134b4:	2390      	movs	r3, #144	@ 0x90
 80134b6:	05db      	lsls	r3, r3, #23
 80134b8:	2201      	movs	r2, #1
 80134ba:	2104      	movs	r1, #4
 80134bc:	0018      	movs	r0, r3
 80134be:	f7f2 f858 	bl	8005572 <HAL_GPIO_WritePin>
}
 80134c2:	46c0      	nop			@ (mov r8, r8)
 80134c4:	46bd      	mov	sp, r7
 80134c6:	b008      	add	sp, #32
 80134c8:	bd80      	pop	{r7, pc}
	...

080134cc <port_set_dw1000_slowrate>:
/* @fn      port_set_dw1000_slowrate
 * @brief   set 2.25MHz
 *          note: hspi1 is clocked from 72MHz
 * */
void port_set_dw1000_slowrate(void)
{
 80134cc:	b580      	push	{r7, lr}
 80134ce:	af00      	add	r7, sp, #0
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80134d0:	4b04      	ldr	r3, [pc, #16]	@ (80134e4 <port_set_dw1000_slowrate+0x18>)
 80134d2:	2218      	movs	r2, #24
 80134d4:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi1);
 80134d6:	4b03      	ldr	r3, [pc, #12]	@ (80134e4 <port_set_dw1000_slowrate+0x18>)
 80134d8:	0018      	movs	r0, r3
 80134da:	f7f4 fcb5 	bl	8007e48 <HAL_SPI_Init>
}
 80134de:	46c0      	nop			@ (mov r8, r8)
 80134e0:	46bd      	mov	sp, r7
 80134e2:	bd80      	pop	{r7, pc}
 80134e4:	20000568 	.word	0x20000568

080134e8 <port_set_dw1000_fastrate>:
/* @fn      port_set_dw1000_fastrate
 * @brief   set 18MHz
 *          note: hspi1 is clocked from 72MHz
 * */
void port_set_dw1000_fastrate(void)
{
 80134e8:	b580      	push	{r7, lr}
 80134ea:	af00      	add	r7, sp, #0
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80134ec:	4b04      	ldr	r3, [pc, #16]	@ (8013500 <port_set_dw1000_fastrate+0x18>)
 80134ee:	2200      	movs	r2, #0
 80134f0:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi1);
 80134f2:	4b03      	ldr	r3, [pc, #12]	@ (8013500 <port_set_dw1000_fastrate+0x18>)
 80134f4:	0018      	movs	r0, r3
 80134f6:	f7f4 fca7 	bl	8007e48 <HAL_SPI_Init>
}
 80134fa:	46c0      	nop			@ (mov r8, r8)
 80134fc:	46bd      	mov	sp, r7
 80134fe:	bd80      	pop	{r7, pc}
 8013500:	20000568 	.word	0x20000568

08013504 <HAL_GPIO_EXTI_Callback>:
/* @fn      HAL_GPIO_EXTI_Callback
 * @brief   IRQ HAL call-back for all EXTI configured lines
 *          i.e. DW_RESET_Pin and DW_IRQn_Pin
 * */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8013504:	b580      	push	{r7, lr}
 8013506:	b082      	sub	sp, #8
 8013508:	af00      	add	r7, sp, #0
 801350a:	0002      	movs	r2, r0
 801350c:	1dbb      	adds	r3, r7, #6
 801350e:	801a      	strh	r2, [r3, #0]
    if (GPIO_Pin == DW_IRQn_Pin)
 8013510:	1dbb      	adds	r3, r7, #6
 8013512:	881b      	ldrh	r3, [r3, #0]
 8013514:	2b20      	cmp	r3, #32
 8013516:	d101      	bne.n	801351c <HAL_GPIO_EXTI_Callback+0x18>
    {
        process_deca_irq();
 8013518:	f000 f804 	bl	8013524 <process_deca_irq>
    }
}
 801351c:	46c0      	nop			@ (mov r8, r8)
 801351e:	46bd      	mov	sp, r7
 8013520:	b002      	add	sp, #8
 8013522:	bd80      	pop	{r7, pc}

08013524 <process_deca_irq>:
 * @brief   main call-back for processing of DW1000 IRQ
 *          it re-enters the IRQ routing and processes all events.
 *          After processing of all events, DW1000 will clear the IRQ line.
 * */
__INLINE void process_deca_irq(void)
{
 8013524:	b580      	push	{r7, lr}
 8013526:	af00      	add	r7, sp, #0
    while(port_CheckEXT_IRQ() != 0)
 8013528:	e002      	b.n	8013530 <process_deca_irq+0xc>
    {

        port_deca_isr();
 801352a:	4b05      	ldr	r3, [pc, #20]	@ (8013540 <process_deca_irq+0x1c>)
 801352c:	681b      	ldr	r3, [r3, #0]
 801352e:	4798      	blx	r3
    while(port_CheckEXT_IRQ() != 0)
 8013530:	f000 f822 	bl	8013578 <port_CheckEXT_IRQ>
 8013534:	1e03      	subs	r3, r0, #0
 8013536:	d1f8      	bne.n	801352a <process_deca_irq+0x6>

    } //while DW1000 IRQ line active
}
 8013538:	46c0      	nop			@ (mov r8, r8)
 801353a:	46c0      	nop			@ (mov r8, r8)
 801353c:	46bd      	mov	sp, r7
 801353e:	bd80      	pop	{r7, pc}
 8013540:	20001e58 	.word	0x20001e58

08013544 <port_DisableEXT_IRQ>:
/* @fn      port_DisableEXT_IRQ
 * @brief   wrapper to disable DW_IRQ pin IRQ
 *          in current implementation it disables all IRQ from lines 5:9
 * */
__INLINE void port_DisableEXT_IRQ(void)
{
 8013544:	b580      	push	{r7, lr}
 8013546:	af00      	add	r7, sp, #0
    NVIC_DisableIRQ(DECAIRQ_EXTI_IRQn);
 8013548:	2007      	movs	r0, #7
 801354a:	f7ff fee1 	bl	8013310 <__NVIC_DisableIRQ>
}
 801354e:	46c0      	nop			@ (mov r8, r8)
 8013550:	46bd      	mov	sp, r7
 8013552:	bd80      	pop	{r7, pc}

08013554 <port_EnableEXT_IRQ>:
/* @fn      port_EnableEXT_IRQ
 * @brief   wrapper to enable DW_IRQ pin IRQ
 *          in current implementation it enables all IRQ from lines 5:9
 * */
__INLINE void port_EnableEXT_IRQ(void)
{
 8013554:	b580      	push	{r7, lr}
 8013556:	af00      	add	r7, sp, #0
    NVIC_EnableIRQ(DECAIRQ_EXTI_IRQn);
 8013558:	2007      	movs	r0, #7
 801355a:	f7ff febf 	bl	80132dc <__NVIC_EnableIRQ>
}
 801355e:	46c0      	nop			@ (mov r8, r8)
 8013560:	46bd      	mov	sp, r7
 8013562:	bd80      	pop	{r7, pc}

08013564 <port_GetEXT_IRQStatus>:

/* @fn      port_GetEXT_IRQStatus
 * @brief   wrapper to read a DW_IRQ pin IRQ status
 * */
__INLINE uint32_t port_GetEXT_IRQStatus(void)
{
 8013564:	b580      	push	{r7, lr}
 8013566:	af00      	add	r7, sp, #0
    return EXTI_GetITEnStatus(DECAIRQ_EXTI_IRQn);
 8013568:	2007      	movs	r0, #7
 801356a:	f7ff ff29 	bl	80133c0 <EXTI_GetITEnStatus>
 801356e:	0003      	movs	r3, r0
}
 8013570:	0018      	movs	r0, r3
 8013572:	46bd      	mov	sp, r7
 8013574:	bd80      	pop	{r7, pc}
	...

08013578 <port_CheckEXT_IRQ>:

/* @fn      port_CheckEXT_IRQ
 * @brief   wrapper to read DW_IRQ input pin state
 * */
__INLINE uint32_t port_CheckEXT_IRQ(void)
{
 8013578:	b580      	push	{r7, lr}
 801357a:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(DECAIRQ_GPIO, DW_IRQn_Pin);
 801357c:	4b04      	ldr	r3, [pc, #16]	@ (8013590 <port_CheckEXT_IRQ+0x18>)
 801357e:	2120      	movs	r1, #32
 8013580:	0018      	movs	r0, r3
 8013582:	f7f1 ffd9 	bl	8005538 <HAL_GPIO_ReadPin>
 8013586:	0003      	movs	r3, r0
}
 8013588:	0018      	movs	r0, r3
 801358a:	46bd      	mov	sp, r7
 801358c:	bd80      	pop	{r7, pc}
 801358e:	46c0      	nop			@ (mov r8, r8)
 8013590:	48000400 	.word	0x48000400

08013594 <__cvt>:
 8013594:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013596:	001f      	movs	r7, r3
 8013598:	2300      	movs	r3, #0
 801359a:	0016      	movs	r6, r2
 801359c:	b08b      	sub	sp, #44	@ 0x2c
 801359e:	429f      	cmp	r7, r3
 80135a0:	da04      	bge.n	80135ac <__cvt+0x18>
 80135a2:	2180      	movs	r1, #128	@ 0x80
 80135a4:	0609      	lsls	r1, r1, #24
 80135a6:	187b      	adds	r3, r7, r1
 80135a8:	001f      	movs	r7, r3
 80135aa:	232d      	movs	r3, #45	@ 0x2d
 80135ac:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80135ae:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80135b0:	7013      	strb	r3, [r2, #0]
 80135b2:	2320      	movs	r3, #32
 80135b4:	2203      	movs	r2, #3
 80135b6:	439d      	bics	r5, r3
 80135b8:	2d46      	cmp	r5, #70	@ 0x46
 80135ba:	d007      	beq.n	80135cc <__cvt+0x38>
 80135bc:	002b      	movs	r3, r5
 80135be:	3b45      	subs	r3, #69	@ 0x45
 80135c0:	4259      	negs	r1, r3
 80135c2:	414b      	adcs	r3, r1
 80135c4:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80135c6:	3a01      	subs	r2, #1
 80135c8:	18cb      	adds	r3, r1, r3
 80135ca:	9310      	str	r3, [sp, #64]	@ 0x40
 80135cc:	ab09      	add	r3, sp, #36	@ 0x24
 80135ce:	9304      	str	r3, [sp, #16]
 80135d0:	ab08      	add	r3, sp, #32
 80135d2:	9303      	str	r3, [sp, #12]
 80135d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80135d6:	9200      	str	r2, [sp, #0]
 80135d8:	9302      	str	r3, [sp, #8]
 80135da:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80135dc:	0032      	movs	r2, r6
 80135de:	9301      	str	r3, [sp, #4]
 80135e0:	003b      	movs	r3, r7
 80135e2:	f000 fea1 	bl	8014328 <_dtoa_r>
 80135e6:	0004      	movs	r4, r0
 80135e8:	2d47      	cmp	r5, #71	@ 0x47
 80135ea:	d11b      	bne.n	8013624 <__cvt+0x90>
 80135ec:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80135ee:	07db      	lsls	r3, r3, #31
 80135f0:	d511      	bpl.n	8013616 <__cvt+0x82>
 80135f2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80135f4:	18c3      	adds	r3, r0, r3
 80135f6:	9307      	str	r3, [sp, #28]
 80135f8:	2200      	movs	r2, #0
 80135fa:	2300      	movs	r3, #0
 80135fc:	0030      	movs	r0, r6
 80135fe:	0039      	movs	r1, r7
 8013600:	f7ec ff24 	bl	800044c <__aeabi_dcmpeq>
 8013604:	2800      	cmp	r0, #0
 8013606:	d001      	beq.n	801360c <__cvt+0x78>
 8013608:	9b07      	ldr	r3, [sp, #28]
 801360a:	9309      	str	r3, [sp, #36]	@ 0x24
 801360c:	2230      	movs	r2, #48	@ 0x30
 801360e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013610:	9907      	ldr	r1, [sp, #28]
 8013612:	428b      	cmp	r3, r1
 8013614:	d320      	bcc.n	8013658 <__cvt+0xc4>
 8013616:	0020      	movs	r0, r4
 8013618:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801361a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801361c:	1b1b      	subs	r3, r3, r4
 801361e:	6013      	str	r3, [r2, #0]
 8013620:	b00b      	add	sp, #44	@ 0x2c
 8013622:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013624:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013626:	18c3      	adds	r3, r0, r3
 8013628:	9307      	str	r3, [sp, #28]
 801362a:	2d46      	cmp	r5, #70	@ 0x46
 801362c:	d1e4      	bne.n	80135f8 <__cvt+0x64>
 801362e:	7803      	ldrb	r3, [r0, #0]
 8013630:	2b30      	cmp	r3, #48	@ 0x30
 8013632:	d10c      	bne.n	801364e <__cvt+0xba>
 8013634:	2200      	movs	r2, #0
 8013636:	2300      	movs	r3, #0
 8013638:	0030      	movs	r0, r6
 801363a:	0039      	movs	r1, r7
 801363c:	f7ec ff06 	bl	800044c <__aeabi_dcmpeq>
 8013640:	2800      	cmp	r0, #0
 8013642:	d104      	bne.n	801364e <__cvt+0xba>
 8013644:	2301      	movs	r3, #1
 8013646:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8013648:	1a9b      	subs	r3, r3, r2
 801364a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801364c:	6013      	str	r3, [r2, #0]
 801364e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013650:	9a07      	ldr	r2, [sp, #28]
 8013652:	681b      	ldr	r3, [r3, #0]
 8013654:	18d3      	adds	r3, r2, r3
 8013656:	e7ce      	b.n	80135f6 <__cvt+0x62>
 8013658:	1c59      	adds	r1, r3, #1
 801365a:	9109      	str	r1, [sp, #36]	@ 0x24
 801365c:	701a      	strb	r2, [r3, #0]
 801365e:	e7d6      	b.n	801360e <__cvt+0x7a>

08013660 <__exponent>:
 8013660:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013662:	232b      	movs	r3, #43	@ 0x2b
 8013664:	0005      	movs	r5, r0
 8013666:	000c      	movs	r4, r1
 8013668:	b085      	sub	sp, #20
 801366a:	7002      	strb	r2, [r0, #0]
 801366c:	2900      	cmp	r1, #0
 801366e:	da01      	bge.n	8013674 <__exponent+0x14>
 8013670:	424c      	negs	r4, r1
 8013672:	3302      	adds	r3, #2
 8013674:	706b      	strb	r3, [r5, #1]
 8013676:	2c09      	cmp	r4, #9
 8013678:	dd2c      	ble.n	80136d4 <__exponent+0x74>
 801367a:	ab02      	add	r3, sp, #8
 801367c:	1dde      	adds	r6, r3, #7
 801367e:	0020      	movs	r0, r4
 8013680:	210a      	movs	r1, #10
 8013682:	f7ec fecd 	bl	8000420 <__aeabi_idivmod>
 8013686:	0037      	movs	r7, r6
 8013688:	3130      	adds	r1, #48	@ 0x30
 801368a:	3e01      	subs	r6, #1
 801368c:	0020      	movs	r0, r4
 801368e:	7031      	strb	r1, [r6, #0]
 8013690:	210a      	movs	r1, #10
 8013692:	9401      	str	r4, [sp, #4]
 8013694:	f7ec fdde 	bl	8000254 <__divsi3>
 8013698:	9b01      	ldr	r3, [sp, #4]
 801369a:	0004      	movs	r4, r0
 801369c:	2b63      	cmp	r3, #99	@ 0x63
 801369e:	dcee      	bgt.n	801367e <__exponent+0x1e>
 80136a0:	1eba      	subs	r2, r7, #2
 80136a2:	1ca8      	adds	r0, r5, #2
 80136a4:	0001      	movs	r1, r0
 80136a6:	0013      	movs	r3, r2
 80136a8:	3430      	adds	r4, #48	@ 0x30
 80136aa:	7014      	strb	r4, [r2, #0]
 80136ac:	ac02      	add	r4, sp, #8
 80136ae:	3407      	adds	r4, #7
 80136b0:	429c      	cmp	r4, r3
 80136b2:	d80a      	bhi.n	80136ca <__exponent+0x6a>
 80136b4:	2300      	movs	r3, #0
 80136b6:	42a2      	cmp	r2, r4
 80136b8:	d803      	bhi.n	80136c2 <__exponent+0x62>
 80136ba:	3309      	adds	r3, #9
 80136bc:	aa02      	add	r2, sp, #8
 80136be:	189b      	adds	r3, r3, r2
 80136c0:	1bdb      	subs	r3, r3, r7
 80136c2:	18c0      	adds	r0, r0, r3
 80136c4:	1b40      	subs	r0, r0, r5
 80136c6:	b005      	add	sp, #20
 80136c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80136ca:	781c      	ldrb	r4, [r3, #0]
 80136cc:	3301      	adds	r3, #1
 80136ce:	700c      	strb	r4, [r1, #0]
 80136d0:	3101      	adds	r1, #1
 80136d2:	e7eb      	b.n	80136ac <__exponent+0x4c>
 80136d4:	2330      	movs	r3, #48	@ 0x30
 80136d6:	18e4      	adds	r4, r4, r3
 80136d8:	70ab      	strb	r3, [r5, #2]
 80136da:	1d28      	adds	r0, r5, #4
 80136dc:	70ec      	strb	r4, [r5, #3]
 80136de:	e7f1      	b.n	80136c4 <__exponent+0x64>

080136e0 <_printf_float>:
 80136e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80136e2:	b097      	sub	sp, #92	@ 0x5c
 80136e4:	000d      	movs	r5, r1
 80136e6:	920a      	str	r2, [sp, #40]	@ 0x28
 80136e8:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 80136ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 80136ec:	9009      	str	r0, [sp, #36]	@ 0x24
 80136ee:	f000 fcf9 	bl	80140e4 <_localeconv_r>
 80136f2:	6803      	ldr	r3, [r0, #0]
 80136f4:	0018      	movs	r0, r3
 80136f6:	930d      	str	r3, [sp, #52]	@ 0x34
 80136f8:	f7ec fd06 	bl	8000108 <strlen>
 80136fc:	2300      	movs	r3, #0
 80136fe:	900f      	str	r0, [sp, #60]	@ 0x3c
 8013700:	9314      	str	r3, [sp, #80]	@ 0x50
 8013702:	7e2b      	ldrb	r3, [r5, #24]
 8013704:	2207      	movs	r2, #7
 8013706:	930c      	str	r3, [sp, #48]	@ 0x30
 8013708:	682b      	ldr	r3, [r5, #0]
 801370a:	930e      	str	r3, [sp, #56]	@ 0x38
 801370c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801370e:	6823      	ldr	r3, [r4, #0]
 8013710:	05c9      	lsls	r1, r1, #23
 8013712:	d545      	bpl.n	80137a0 <_printf_float+0xc0>
 8013714:	189b      	adds	r3, r3, r2
 8013716:	4393      	bics	r3, r2
 8013718:	001a      	movs	r2, r3
 801371a:	3208      	adds	r2, #8
 801371c:	6022      	str	r2, [r4, #0]
 801371e:	2201      	movs	r2, #1
 8013720:	681e      	ldr	r6, [r3, #0]
 8013722:	685f      	ldr	r7, [r3, #4]
 8013724:	007b      	lsls	r3, r7, #1
 8013726:	085b      	lsrs	r3, r3, #1
 8013728:	9311      	str	r3, [sp, #68]	@ 0x44
 801372a:	9610      	str	r6, [sp, #64]	@ 0x40
 801372c:	64ae      	str	r6, [r5, #72]	@ 0x48
 801372e:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8013730:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8013732:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8013734:	4ba7      	ldr	r3, [pc, #668]	@ (80139d4 <_printf_float+0x2f4>)
 8013736:	4252      	negs	r2, r2
 8013738:	f7ee ffd0 	bl	80026dc <__aeabi_dcmpun>
 801373c:	2800      	cmp	r0, #0
 801373e:	d131      	bne.n	80137a4 <_printf_float+0xc4>
 8013740:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8013742:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8013744:	2201      	movs	r2, #1
 8013746:	4ba3      	ldr	r3, [pc, #652]	@ (80139d4 <_printf_float+0x2f4>)
 8013748:	4252      	negs	r2, r2
 801374a:	f7ec fe8f 	bl	800046c <__aeabi_dcmple>
 801374e:	2800      	cmp	r0, #0
 8013750:	d128      	bne.n	80137a4 <_printf_float+0xc4>
 8013752:	2200      	movs	r2, #0
 8013754:	2300      	movs	r3, #0
 8013756:	0030      	movs	r0, r6
 8013758:	0039      	movs	r1, r7
 801375a:	f7ec fe7d 	bl	8000458 <__aeabi_dcmplt>
 801375e:	2800      	cmp	r0, #0
 8013760:	d003      	beq.n	801376a <_printf_float+0x8a>
 8013762:	002b      	movs	r3, r5
 8013764:	222d      	movs	r2, #45	@ 0x2d
 8013766:	3343      	adds	r3, #67	@ 0x43
 8013768:	701a      	strb	r2, [r3, #0]
 801376a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801376c:	4f9a      	ldr	r7, [pc, #616]	@ (80139d8 <_printf_float+0x2f8>)
 801376e:	2b47      	cmp	r3, #71	@ 0x47
 8013770:	d900      	bls.n	8013774 <_printf_float+0x94>
 8013772:	4f9a      	ldr	r7, [pc, #616]	@ (80139dc <_printf_float+0x2fc>)
 8013774:	2303      	movs	r3, #3
 8013776:	2400      	movs	r4, #0
 8013778:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801377a:	612b      	str	r3, [r5, #16]
 801377c:	3301      	adds	r3, #1
 801377e:	439a      	bics	r2, r3
 8013780:	602a      	str	r2, [r5, #0]
 8013782:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013784:	0029      	movs	r1, r5
 8013786:	9300      	str	r3, [sp, #0]
 8013788:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801378a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801378c:	aa15      	add	r2, sp, #84	@ 0x54
 801378e:	f000 f9e5 	bl	8013b5c <_printf_common>
 8013792:	3001      	adds	r0, #1
 8013794:	d000      	beq.n	8013798 <_printf_float+0xb8>
 8013796:	e09f      	b.n	80138d8 <_printf_float+0x1f8>
 8013798:	2001      	movs	r0, #1
 801379a:	4240      	negs	r0, r0
 801379c:	b017      	add	sp, #92	@ 0x5c
 801379e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80137a0:	3307      	adds	r3, #7
 80137a2:	e7b8      	b.n	8013716 <_printf_float+0x36>
 80137a4:	0032      	movs	r2, r6
 80137a6:	003b      	movs	r3, r7
 80137a8:	0030      	movs	r0, r6
 80137aa:	0039      	movs	r1, r7
 80137ac:	f7ee ff96 	bl	80026dc <__aeabi_dcmpun>
 80137b0:	2800      	cmp	r0, #0
 80137b2:	d00b      	beq.n	80137cc <_printf_float+0xec>
 80137b4:	2f00      	cmp	r7, #0
 80137b6:	da03      	bge.n	80137c0 <_printf_float+0xe0>
 80137b8:	002b      	movs	r3, r5
 80137ba:	222d      	movs	r2, #45	@ 0x2d
 80137bc:	3343      	adds	r3, #67	@ 0x43
 80137be:	701a      	strb	r2, [r3, #0]
 80137c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80137c2:	4f87      	ldr	r7, [pc, #540]	@ (80139e0 <_printf_float+0x300>)
 80137c4:	2b47      	cmp	r3, #71	@ 0x47
 80137c6:	d9d5      	bls.n	8013774 <_printf_float+0x94>
 80137c8:	4f86      	ldr	r7, [pc, #536]	@ (80139e4 <_printf_float+0x304>)
 80137ca:	e7d3      	b.n	8013774 <_printf_float+0x94>
 80137cc:	2220      	movs	r2, #32
 80137ce:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80137d0:	686b      	ldr	r3, [r5, #4]
 80137d2:	4394      	bics	r4, r2
 80137d4:	1c5a      	adds	r2, r3, #1
 80137d6:	d146      	bne.n	8013866 <_printf_float+0x186>
 80137d8:	3307      	adds	r3, #7
 80137da:	606b      	str	r3, [r5, #4]
 80137dc:	2380      	movs	r3, #128	@ 0x80
 80137de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80137e0:	00db      	lsls	r3, r3, #3
 80137e2:	4313      	orrs	r3, r2
 80137e4:	2200      	movs	r2, #0
 80137e6:	602b      	str	r3, [r5, #0]
 80137e8:	9206      	str	r2, [sp, #24]
 80137ea:	aa14      	add	r2, sp, #80	@ 0x50
 80137ec:	9205      	str	r2, [sp, #20]
 80137ee:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80137f0:	a90a      	add	r1, sp, #40	@ 0x28
 80137f2:	9204      	str	r2, [sp, #16]
 80137f4:	aa13      	add	r2, sp, #76	@ 0x4c
 80137f6:	9203      	str	r2, [sp, #12]
 80137f8:	2223      	movs	r2, #35	@ 0x23
 80137fa:	1852      	adds	r2, r2, r1
 80137fc:	9202      	str	r2, [sp, #8]
 80137fe:	9301      	str	r3, [sp, #4]
 8013800:	686b      	ldr	r3, [r5, #4]
 8013802:	0032      	movs	r2, r6
 8013804:	9300      	str	r3, [sp, #0]
 8013806:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013808:	003b      	movs	r3, r7
 801380a:	f7ff fec3 	bl	8013594 <__cvt>
 801380e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8013810:	0007      	movs	r7, r0
 8013812:	2c47      	cmp	r4, #71	@ 0x47
 8013814:	d12d      	bne.n	8013872 <_printf_float+0x192>
 8013816:	1cd3      	adds	r3, r2, #3
 8013818:	db02      	blt.n	8013820 <_printf_float+0x140>
 801381a:	686b      	ldr	r3, [r5, #4]
 801381c:	429a      	cmp	r2, r3
 801381e:	dd48      	ble.n	80138b2 <_printf_float+0x1d2>
 8013820:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013822:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8013824:	3b02      	subs	r3, #2
 8013826:	b2db      	uxtb	r3, r3
 8013828:	930c      	str	r3, [sp, #48]	@ 0x30
 801382a:	0028      	movs	r0, r5
 801382c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801382e:	3901      	subs	r1, #1
 8013830:	3050      	adds	r0, #80	@ 0x50
 8013832:	9113      	str	r1, [sp, #76]	@ 0x4c
 8013834:	f7ff ff14 	bl	8013660 <__exponent>
 8013838:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801383a:	0004      	movs	r4, r0
 801383c:	1813      	adds	r3, r2, r0
 801383e:	612b      	str	r3, [r5, #16]
 8013840:	2a01      	cmp	r2, #1
 8013842:	dc02      	bgt.n	801384a <_printf_float+0x16a>
 8013844:	682a      	ldr	r2, [r5, #0]
 8013846:	07d2      	lsls	r2, r2, #31
 8013848:	d501      	bpl.n	801384e <_printf_float+0x16e>
 801384a:	3301      	adds	r3, #1
 801384c:	612b      	str	r3, [r5, #16]
 801384e:	2323      	movs	r3, #35	@ 0x23
 8013850:	aa0a      	add	r2, sp, #40	@ 0x28
 8013852:	189b      	adds	r3, r3, r2
 8013854:	781b      	ldrb	r3, [r3, #0]
 8013856:	2b00      	cmp	r3, #0
 8013858:	d100      	bne.n	801385c <_printf_float+0x17c>
 801385a:	e792      	b.n	8013782 <_printf_float+0xa2>
 801385c:	002b      	movs	r3, r5
 801385e:	222d      	movs	r2, #45	@ 0x2d
 8013860:	3343      	adds	r3, #67	@ 0x43
 8013862:	701a      	strb	r2, [r3, #0]
 8013864:	e78d      	b.n	8013782 <_printf_float+0xa2>
 8013866:	2c47      	cmp	r4, #71	@ 0x47
 8013868:	d1b8      	bne.n	80137dc <_printf_float+0xfc>
 801386a:	2b00      	cmp	r3, #0
 801386c:	d1b6      	bne.n	80137dc <_printf_float+0xfc>
 801386e:	3301      	adds	r3, #1
 8013870:	e7b3      	b.n	80137da <_printf_float+0xfa>
 8013872:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013874:	0011      	movs	r1, r2
 8013876:	2b65      	cmp	r3, #101	@ 0x65
 8013878:	d9d7      	bls.n	801382a <_printf_float+0x14a>
 801387a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801387c:	2b66      	cmp	r3, #102	@ 0x66
 801387e:	d11a      	bne.n	80138b6 <_printf_float+0x1d6>
 8013880:	686b      	ldr	r3, [r5, #4]
 8013882:	2a00      	cmp	r2, #0
 8013884:	dd09      	ble.n	801389a <_printf_float+0x1ba>
 8013886:	612a      	str	r2, [r5, #16]
 8013888:	2b00      	cmp	r3, #0
 801388a:	d102      	bne.n	8013892 <_printf_float+0x1b2>
 801388c:	6829      	ldr	r1, [r5, #0]
 801388e:	07c9      	lsls	r1, r1, #31
 8013890:	d50b      	bpl.n	80138aa <_printf_float+0x1ca>
 8013892:	3301      	adds	r3, #1
 8013894:	189b      	adds	r3, r3, r2
 8013896:	612b      	str	r3, [r5, #16]
 8013898:	e007      	b.n	80138aa <_printf_float+0x1ca>
 801389a:	2b00      	cmp	r3, #0
 801389c:	d103      	bne.n	80138a6 <_printf_float+0x1c6>
 801389e:	2201      	movs	r2, #1
 80138a0:	6829      	ldr	r1, [r5, #0]
 80138a2:	4211      	tst	r1, r2
 80138a4:	d000      	beq.n	80138a8 <_printf_float+0x1c8>
 80138a6:	1c9a      	adds	r2, r3, #2
 80138a8:	612a      	str	r2, [r5, #16]
 80138aa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80138ac:	2400      	movs	r4, #0
 80138ae:	65ab      	str	r3, [r5, #88]	@ 0x58
 80138b0:	e7cd      	b.n	801384e <_printf_float+0x16e>
 80138b2:	2367      	movs	r3, #103	@ 0x67
 80138b4:	930c      	str	r3, [sp, #48]	@ 0x30
 80138b6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80138b8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80138ba:	4299      	cmp	r1, r3
 80138bc:	db06      	blt.n	80138cc <_printf_float+0x1ec>
 80138be:	682b      	ldr	r3, [r5, #0]
 80138c0:	6129      	str	r1, [r5, #16]
 80138c2:	07db      	lsls	r3, r3, #31
 80138c4:	d5f1      	bpl.n	80138aa <_printf_float+0x1ca>
 80138c6:	3101      	adds	r1, #1
 80138c8:	6129      	str	r1, [r5, #16]
 80138ca:	e7ee      	b.n	80138aa <_printf_float+0x1ca>
 80138cc:	2201      	movs	r2, #1
 80138ce:	2900      	cmp	r1, #0
 80138d0:	dce0      	bgt.n	8013894 <_printf_float+0x1b4>
 80138d2:	1892      	adds	r2, r2, r2
 80138d4:	1a52      	subs	r2, r2, r1
 80138d6:	e7dd      	b.n	8013894 <_printf_float+0x1b4>
 80138d8:	682a      	ldr	r2, [r5, #0]
 80138da:	0553      	lsls	r3, r2, #21
 80138dc:	d408      	bmi.n	80138f0 <_printf_float+0x210>
 80138de:	692b      	ldr	r3, [r5, #16]
 80138e0:	003a      	movs	r2, r7
 80138e2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80138e4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80138e6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80138e8:	47a0      	blx	r4
 80138ea:	3001      	adds	r0, #1
 80138ec:	d129      	bne.n	8013942 <_printf_float+0x262>
 80138ee:	e753      	b.n	8013798 <_printf_float+0xb8>
 80138f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80138f2:	2b65      	cmp	r3, #101	@ 0x65
 80138f4:	d800      	bhi.n	80138f8 <_printf_float+0x218>
 80138f6:	e0da      	b.n	8013aae <_printf_float+0x3ce>
 80138f8:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80138fa:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80138fc:	2200      	movs	r2, #0
 80138fe:	2300      	movs	r3, #0
 8013900:	f7ec fda4 	bl	800044c <__aeabi_dcmpeq>
 8013904:	2800      	cmp	r0, #0
 8013906:	d033      	beq.n	8013970 <_printf_float+0x290>
 8013908:	2301      	movs	r3, #1
 801390a:	4a37      	ldr	r2, [pc, #220]	@ (80139e8 <_printf_float+0x308>)
 801390c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801390e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013910:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8013912:	47a0      	blx	r4
 8013914:	3001      	adds	r0, #1
 8013916:	d100      	bne.n	801391a <_printf_float+0x23a>
 8013918:	e73e      	b.n	8013798 <_printf_float+0xb8>
 801391a:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 801391c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801391e:	42b3      	cmp	r3, r6
 8013920:	db02      	blt.n	8013928 <_printf_float+0x248>
 8013922:	682b      	ldr	r3, [r5, #0]
 8013924:	07db      	lsls	r3, r3, #31
 8013926:	d50c      	bpl.n	8013942 <_printf_float+0x262>
 8013928:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801392a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801392c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801392e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013930:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013932:	47a0      	blx	r4
 8013934:	2400      	movs	r4, #0
 8013936:	3001      	adds	r0, #1
 8013938:	d100      	bne.n	801393c <_printf_float+0x25c>
 801393a:	e72d      	b.n	8013798 <_printf_float+0xb8>
 801393c:	1e73      	subs	r3, r6, #1
 801393e:	42a3      	cmp	r3, r4
 8013940:	dc0a      	bgt.n	8013958 <_printf_float+0x278>
 8013942:	682b      	ldr	r3, [r5, #0]
 8013944:	079b      	lsls	r3, r3, #30
 8013946:	d500      	bpl.n	801394a <_printf_float+0x26a>
 8013948:	e105      	b.n	8013b56 <_printf_float+0x476>
 801394a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801394c:	68e8      	ldr	r0, [r5, #12]
 801394e:	4298      	cmp	r0, r3
 8013950:	db00      	blt.n	8013954 <_printf_float+0x274>
 8013952:	e723      	b.n	801379c <_printf_float+0xbc>
 8013954:	0018      	movs	r0, r3
 8013956:	e721      	b.n	801379c <_printf_float+0xbc>
 8013958:	002a      	movs	r2, r5
 801395a:	2301      	movs	r3, #1
 801395c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801395e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013960:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8013962:	321a      	adds	r2, #26
 8013964:	47b8      	blx	r7
 8013966:	3001      	adds	r0, #1
 8013968:	d100      	bne.n	801396c <_printf_float+0x28c>
 801396a:	e715      	b.n	8013798 <_printf_float+0xb8>
 801396c:	3401      	adds	r4, #1
 801396e:	e7e5      	b.n	801393c <_printf_float+0x25c>
 8013970:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013972:	2b00      	cmp	r3, #0
 8013974:	dc3a      	bgt.n	80139ec <_printf_float+0x30c>
 8013976:	2301      	movs	r3, #1
 8013978:	4a1b      	ldr	r2, [pc, #108]	@ (80139e8 <_printf_float+0x308>)
 801397a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801397c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801397e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8013980:	47a0      	blx	r4
 8013982:	3001      	adds	r0, #1
 8013984:	d100      	bne.n	8013988 <_printf_float+0x2a8>
 8013986:	e707      	b.n	8013798 <_printf_float+0xb8>
 8013988:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 801398a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801398c:	4333      	orrs	r3, r6
 801398e:	d102      	bne.n	8013996 <_printf_float+0x2b6>
 8013990:	682b      	ldr	r3, [r5, #0]
 8013992:	07db      	lsls	r3, r3, #31
 8013994:	d5d5      	bpl.n	8013942 <_printf_float+0x262>
 8013996:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013998:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801399a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801399c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801399e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80139a0:	47a0      	blx	r4
 80139a2:	2300      	movs	r3, #0
 80139a4:	3001      	adds	r0, #1
 80139a6:	d100      	bne.n	80139aa <_printf_float+0x2ca>
 80139a8:	e6f6      	b.n	8013798 <_printf_float+0xb8>
 80139aa:	930c      	str	r3, [sp, #48]	@ 0x30
 80139ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80139ae:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80139b0:	425b      	negs	r3, r3
 80139b2:	4293      	cmp	r3, r2
 80139b4:	dc01      	bgt.n	80139ba <_printf_float+0x2da>
 80139b6:	0033      	movs	r3, r6
 80139b8:	e792      	b.n	80138e0 <_printf_float+0x200>
 80139ba:	002a      	movs	r2, r5
 80139bc:	2301      	movs	r3, #1
 80139be:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80139c0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80139c2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80139c4:	321a      	adds	r2, #26
 80139c6:	47a0      	blx	r4
 80139c8:	3001      	adds	r0, #1
 80139ca:	d100      	bne.n	80139ce <_printf_float+0x2ee>
 80139cc:	e6e4      	b.n	8013798 <_printf_float+0xb8>
 80139ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80139d0:	3301      	adds	r3, #1
 80139d2:	e7ea      	b.n	80139aa <_printf_float+0x2ca>
 80139d4:	7fefffff 	.word	0x7fefffff
 80139d8:	08019f66 	.word	0x08019f66
 80139dc:	08019f6a 	.word	0x08019f6a
 80139e0:	08019f6e 	.word	0x08019f6e
 80139e4:	08019f72 	.word	0x08019f72
 80139e8:	08019f76 	.word	0x08019f76
 80139ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80139ee:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80139f0:	930c      	str	r3, [sp, #48]	@ 0x30
 80139f2:	429e      	cmp	r6, r3
 80139f4:	dd00      	ble.n	80139f8 <_printf_float+0x318>
 80139f6:	001e      	movs	r6, r3
 80139f8:	2e00      	cmp	r6, #0
 80139fa:	dc31      	bgt.n	8013a60 <_printf_float+0x380>
 80139fc:	43f3      	mvns	r3, r6
 80139fe:	2400      	movs	r4, #0
 8013a00:	17db      	asrs	r3, r3, #31
 8013a02:	4033      	ands	r3, r6
 8013a04:	930e      	str	r3, [sp, #56]	@ 0x38
 8013a06:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8013a08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013a0a:	1af3      	subs	r3, r6, r3
 8013a0c:	42a3      	cmp	r3, r4
 8013a0e:	dc30      	bgt.n	8013a72 <_printf_float+0x392>
 8013a10:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013a12:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013a14:	429a      	cmp	r2, r3
 8013a16:	dc38      	bgt.n	8013a8a <_printf_float+0x3aa>
 8013a18:	682b      	ldr	r3, [r5, #0]
 8013a1a:	07db      	lsls	r3, r3, #31
 8013a1c:	d435      	bmi.n	8013a8a <_printf_float+0x3aa>
 8013a1e:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8013a20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013a22:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013a24:	1b9b      	subs	r3, r3, r6
 8013a26:	1b14      	subs	r4, r2, r4
 8013a28:	429c      	cmp	r4, r3
 8013a2a:	dd00      	ble.n	8013a2e <_printf_float+0x34e>
 8013a2c:	001c      	movs	r4, r3
 8013a2e:	2c00      	cmp	r4, #0
 8013a30:	dc34      	bgt.n	8013a9c <_printf_float+0x3bc>
 8013a32:	43e3      	mvns	r3, r4
 8013a34:	2600      	movs	r6, #0
 8013a36:	17db      	asrs	r3, r3, #31
 8013a38:	401c      	ands	r4, r3
 8013a3a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013a3c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013a3e:	1ad3      	subs	r3, r2, r3
 8013a40:	1b1b      	subs	r3, r3, r4
 8013a42:	42b3      	cmp	r3, r6
 8013a44:	dc00      	bgt.n	8013a48 <_printf_float+0x368>
 8013a46:	e77c      	b.n	8013942 <_printf_float+0x262>
 8013a48:	002a      	movs	r2, r5
 8013a4a:	2301      	movs	r3, #1
 8013a4c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013a4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013a50:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8013a52:	321a      	adds	r2, #26
 8013a54:	47b8      	blx	r7
 8013a56:	3001      	adds	r0, #1
 8013a58:	d100      	bne.n	8013a5c <_printf_float+0x37c>
 8013a5a:	e69d      	b.n	8013798 <_printf_float+0xb8>
 8013a5c:	3601      	adds	r6, #1
 8013a5e:	e7ec      	b.n	8013a3a <_printf_float+0x35a>
 8013a60:	0033      	movs	r3, r6
 8013a62:	003a      	movs	r2, r7
 8013a64:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013a66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013a68:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8013a6a:	47a0      	blx	r4
 8013a6c:	3001      	adds	r0, #1
 8013a6e:	d1c5      	bne.n	80139fc <_printf_float+0x31c>
 8013a70:	e692      	b.n	8013798 <_printf_float+0xb8>
 8013a72:	002a      	movs	r2, r5
 8013a74:	2301      	movs	r3, #1
 8013a76:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013a78:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013a7a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8013a7c:	321a      	adds	r2, #26
 8013a7e:	47b0      	blx	r6
 8013a80:	3001      	adds	r0, #1
 8013a82:	d100      	bne.n	8013a86 <_printf_float+0x3a6>
 8013a84:	e688      	b.n	8013798 <_printf_float+0xb8>
 8013a86:	3401      	adds	r4, #1
 8013a88:	e7bd      	b.n	8013a06 <_printf_float+0x326>
 8013a8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013a8c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013a8e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013a90:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013a92:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8013a94:	47a0      	blx	r4
 8013a96:	3001      	adds	r0, #1
 8013a98:	d1c1      	bne.n	8013a1e <_printf_float+0x33e>
 8013a9a:	e67d      	b.n	8013798 <_printf_float+0xb8>
 8013a9c:	19ba      	adds	r2, r7, r6
 8013a9e:	0023      	movs	r3, r4
 8013aa0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013aa2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013aa4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8013aa6:	47b0      	blx	r6
 8013aa8:	3001      	adds	r0, #1
 8013aaa:	d1c2      	bne.n	8013a32 <_printf_float+0x352>
 8013aac:	e674      	b.n	8013798 <_printf_float+0xb8>
 8013aae:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013ab0:	930c      	str	r3, [sp, #48]	@ 0x30
 8013ab2:	2b01      	cmp	r3, #1
 8013ab4:	dc02      	bgt.n	8013abc <_printf_float+0x3dc>
 8013ab6:	2301      	movs	r3, #1
 8013ab8:	421a      	tst	r2, r3
 8013aba:	d039      	beq.n	8013b30 <_printf_float+0x450>
 8013abc:	2301      	movs	r3, #1
 8013abe:	003a      	movs	r2, r7
 8013ac0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013ac2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013ac4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8013ac6:	47b0      	blx	r6
 8013ac8:	3001      	adds	r0, #1
 8013aca:	d100      	bne.n	8013ace <_printf_float+0x3ee>
 8013acc:	e664      	b.n	8013798 <_printf_float+0xb8>
 8013ace:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013ad0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013ad2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013ad4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013ad6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8013ad8:	47b0      	blx	r6
 8013ada:	3001      	adds	r0, #1
 8013adc:	d100      	bne.n	8013ae0 <_printf_float+0x400>
 8013ade:	e65b      	b.n	8013798 <_printf_float+0xb8>
 8013ae0:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8013ae2:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8013ae4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013ae6:	2200      	movs	r2, #0
 8013ae8:	3b01      	subs	r3, #1
 8013aea:	930c      	str	r3, [sp, #48]	@ 0x30
 8013aec:	2300      	movs	r3, #0
 8013aee:	f7ec fcad 	bl	800044c <__aeabi_dcmpeq>
 8013af2:	2800      	cmp	r0, #0
 8013af4:	d11a      	bne.n	8013b2c <_printf_float+0x44c>
 8013af6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013af8:	1c7a      	adds	r2, r7, #1
 8013afa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013afc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013afe:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8013b00:	47b0      	blx	r6
 8013b02:	3001      	adds	r0, #1
 8013b04:	d10e      	bne.n	8013b24 <_printf_float+0x444>
 8013b06:	e647      	b.n	8013798 <_printf_float+0xb8>
 8013b08:	002a      	movs	r2, r5
 8013b0a:	2301      	movs	r3, #1
 8013b0c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013b0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013b10:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8013b12:	321a      	adds	r2, #26
 8013b14:	47b8      	blx	r7
 8013b16:	3001      	adds	r0, #1
 8013b18:	d100      	bne.n	8013b1c <_printf_float+0x43c>
 8013b1a:	e63d      	b.n	8013798 <_printf_float+0xb8>
 8013b1c:	3601      	adds	r6, #1
 8013b1e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013b20:	429e      	cmp	r6, r3
 8013b22:	dbf1      	blt.n	8013b08 <_printf_float+0x428>
 8013b24:	002a      	movs	r2, r5
 8013b26:	0023      	movs	r3, r4
 8013b28:	3250      	adds	r2, #80	@ 0x50
 8013b2a:	e6da      	b.n	80138e2 <_printf_float+0x202>
 8013b2c:	2600      	movs	r6, #0
 8013b2e:	e7f6      	b.n	8013b1e <_printf_float+0x43e>
 8013b30:	003a      	movs	r2, r7
 8013b32:	e7e2      	b.n	8013afa <_printf_float+0x41a>
 8013b34:	002a      	movs	r2, r5
 8013b36:	2301      	movs	r3, #1
 8013b38:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013b3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013b3c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8013b3e:	3219      	adds	r2, #25
 8013b40:	47b0      	blx	r6
 8013b42:	3001      	adds	r0, #1
 8013b44:	d100      	bne.n	8013b48 <_printf_float+0x468>
 8013b46:	e627      	b.n	8013798 <_printf_float+0xb8>
 8013b48:	3401      	adds	r4, #1
 8013b4a:	68eb      	ldr	r3, [r5, #12]
 8013b4c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8013b4e:	1a9b      	subs	r3, r3, r2
 8013b50:	42a3      	cmp	r3, r4
 8013b52:	dcef      	bgt.n	8013b34 <_printf_float+0x454>
 8013b54:	e6f9      	b.n	801394a <_printf_float+0x26a>
 8013b56:	2400      	movs	r4, #0
 8013b58:	e7f7      	b.n	8013b4a <_printf_float+0x46a>
 8013b5a:	46c0      	nop			@ (mov r8, r8)

08013b5c <_printf_common>:
 8013b5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013b5e:	0016      	movs	r6, r2
 8013b60:	9301      	str	r3, [sp, #4]
 8013b62:	688a      	ldr	r2, [r1, #8]
 8013b64:	690b      	ldr	r3, [r1, #16]
 8013b66:	000c      	movs	r4, r1
 8013b68:	9000      	str	r0, [sp, #0]
 8013b6a:	4293      	cmp	r3, r2
 8013b6c:	da00      	bge.n	8013b70 <_printf_common+0x14>
 8013b6e:	0013      	movs	r3, r2
 8013b70:	0022      	movs	r2, r4
 8013b72:	6033      	str	r3, [r6, #0]
 8013b74:	3243      	adds	r2, #67	@ 0x43
 8013b76:	7812      	ldrb	r2, [r2, #0]
 8013b78:	2a00      	cmp	r2, #0
 8013b7a:	d001      	beq.n	8013b80 <_printf_common+0x24>
 8013b7c:	3301      	adds	r3, #1
 8013b7e:	6033      	str	r3, [r6, #0]
 8013b80:	6823      	ldr	r3, [r4, #0]
 8013b82:	069b      	lsls	r3, r3, #26
 8013b84:	d502      	bpl.n	8013b8c <_printf_common+0x30>
 8013b86:	6833      	ldr	r3, [r6, #0]
 8013b88:	3302      	adds	r3, #2
 8013b8a:	6033      	str	r3, [r6, #0]
 8013b8c:	6822      	ldr	r2, [r4, #0]
 8013b8e:	2306      	movs	r3, #6
 8013b90:	0015      	movs	r5, r2
 8013b92:	401d      	ands	r5, r3
 8013b94:	421a      	tst	r2, r3
 8013b96:	d027      	beq.n	8013be8 <_printf_common+0x8c>
 8013b98:	0023      	movs	r3, r4
 8013b9a:	3343      	adds	r3, #67	@ 0x43
 8013b9c:	781b      	ldrb	r3, [r3, #0]
 8013b9e:	1e5a      	subs	r2, r3, #1
 8013ba0:	4193      	sbcs	r3, r2
 8013ba2:	6822      	ldr	r2, [r4, #0]
 8013ba4:	0692      	lsls	r2, r2, #26
 8013ba6:	d430      	bmi.n	8013c0a <_printf_common+0xae>
 8013ba8:	0022      	movs	r2, r4
 8013baa:	9901      	ldr	r1, [sp, #4]
 8013bac:	9800      	ldr	r0, [sp, #0]
 8013bae:	9d08      	ldr	r5, [sp, #32]
 8013bb0:	3243      	adds	r2, #67	@ 0x43
 8013bb2:	47a8      	blx	r5
 8013bb4:	3001      	adds	r0, #1
 8013bb6:	d025      	beq.n	8013c04 <_printf_common+0xa8>
 8013bb8:	2206      	movs	r2, #6
 8013bba:	6823      	ldr	r3, [r4, #0]
 8013bbc:	2500      	movs	r5, #0
 8013bbe:	4013      	ands	r3, r2
 8013bc0:	2b04      	cmp	r3, #4
 8013bc2:	d105      	bne.n	8013bd0 <_printf_common+0x74>
 8013bc4:	6833      	ldr	r3, [r6, #0]
 8013bc6:	68e5      	ldr	r5, [r4, #12]
 8013bc8:	1aed      	subs	r5, r5, r3
 8013bca:	43eb      	mvns	r3, r5
 8013bcc:	17db      	asrs	r3, r3, #31
 8013bce:	401d      	ands	r5, r3
 8013bd0:	68a3      	ldr	r3, [r4, #8]
 8013bd2:	6922      	ldr	r2, [r4, #16]
 8013bd4:	4293      	cmp	r3, r2
 8013bd6:	dd01      	ble.n	8013bdc <_printf_common+0x80>
 8013bd8:	1a9b      	subs	r3, r3, r2
 8013bda:	18ed      	adds	r5, r5, r3
 8013bdc:	2600      	movs	r6, #0
 8013bde:	42b5      	cmp	r5, r6
 8013be0:	d120      	bne.n	8013c24 <_printf_common+0xc8>
 8013be2:	2000      	movs	r0, #0
 8013be4:	e010      	b.n	8013c08 <_printf_common+0xac>
 8013be6:	3501      	adds	r5, #1
 8013be8:	68e3      	ldr	r3, [r4, #12]
 8013bea:	6832      	ldr	r2, [r6, #0]
 8013bec:	1a9b      	subs	r3, r3, r2
 8013bee:	42ab      	cmp	r3, r5
 8013bf0:	ddd2      	ble.n	8013b98 <_printf_common+0x3c>
 8013bf2:	0022      	movs	r2, r4
 8013bf4:	2301      	movs	r3, #1
 8013bf6:	9901      	ldr	r1, [sp, #4]
 8013bf8:	9800      	ldr	r0, [sp, #0]
 8013bfa:	9f08      	ldr	r7, [sp, #32]
 8013bfc:	3219      	adds	r2, #25
 8013bfe:	47b8      	blx	r7
 8013c00:	3001      	adds	r0, #1
 8013c02:	d1f0      	bne.n	8013be6 <_printf_common+0x8a>
 8013c04:	2001      	movs	r0, #1
 8013c06:	4240      	negs	r0, r0
 8013c08:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8013c0a:	2030      	movs	r0, #48	@ 0x30
 8013c0c:	18e1      	adds	r1, r4, r3
 8013c0e:	3143      	adds	r1, #67	@ 0x43
 8013c10:	7008      	strb	r0, [r1, #0]
 8013c12:	0021      	movs	r1, r4
 8013c14:	1c5a      	adds	r2, r3, #1
 8013c16:	3145      	adds	r1, #69	@ 0x45
 8013c18:	7809      	ldrb	r1, [r1, #0]
 8013c1a:	18a2      	adds	r2, r4, r2
 8013c1c:	3243      	adds	r2, #67	@ 0x43
 8013c1e:	3302      	adds	r3, #2
 8013c20:	7011      	strb	r1, [r2, #0]
 8013c22:	e7c1      	b.n	8013ba8 <_printf_common+0x4c>
 8013c24:	0022      	movs	r2, r4
 8013c26:	2301      	movs	r3, #1
 8013c28:	9901      	ldr	r1, [sp, #4]
 8013c2a:	9800      	ldr	r0, [sp, #0]
 8013c2c:	9f08      	ldr	r7, [sp, #32]
 8013c2e:	321a      	adds	r2, #26
 8013c30:	47b8      	blx	r7
 8013c32:	3001      	adds	r0, #1
 8013c34:	d0e6      	beq.n	8013c04 <_printf_common+0xa8>
 8013c36:	3601      	adds	r6, #1
 8013c38:	e7d1      	b.n	8013bde <_printf_common+0x82>
	...

08013c3c <_printf_i>:
 8013c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013c3e:	b08b      	sub	sp, #44	@ 0x2c
 8013c40:	9206      	str	r2, [sp, #24]
 8013c42:	000a      	movs	r2, r1
 8013c44:	3243      	adds	r2, #67	@ 0x43
 8013c46:	9307      	str	r3, [sp, #28]
 8013c48:	9005      	str	r0, [sp, #20]
 8013c4a:	9203      	str	r2, [sp, #12]
 8013c4c:	7e0a      	ldrb	r2, [r1, #24]
 8013c4e:	000c      	movs	r4, r1
 8013c50:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013c52:	2a78      	cmp	r2, #120	@ 0x78
 8013c54:	d809      	bhi.n	8013c6a <_printf_i+0x2e>
 8013c56:	2a62      	cmp	r2, #98	@ 0x62
 8013c58:	d80b      	bhi.n	8013c72 <_printf_i+0x36>
 8013c5a:	2a00      	cmp	r2, #0
 8013c5c:	d100      	bne.n	8013c60 <_printf_i+0x24>
 8013c5e:	e0bc      	b.n	8013dda <_printf_i+0x19e>
 8013c60:	497b      	ldr	r1, [pc, #492]	@ (8013e50 <_printf_i+0x214>)
 8013c62:	9104      	str	r1, [sp, #16]
 8013c64:	2a58      	cmp	r2, #88	@ 0x58
 8013c66:	d100      	bne.n	8013c6a <_printf_i+0x2e>
 8013c68:	e090      	b.n	8013d8c <_printf_i+0x150>
 8013c6a:	0025      	movs	r5, r4
 8013c6c:	3542      	adds	r5, #66	@ 0x42
 8013c6e:	702a      	strb	r2, [r5, #0]
 8013c70:	e022      	b.n	8013cb8 <_printf_i+0x7c>
 8013c72:	0010      	movs	r0, r2
 8013c74:	3863      	subs	r0, #99	@ 0x63
 8013c76:	2815      	cmp	r0, #21
 8013c78:	d8f7      	bhi.n	8013c6a <_printf_i+0x2e>
 8013c7a:	f7ec fa57 	bl	800012c <__gnu_thumb1_case_shi>
 8013c7e:	0016      	.short	0x0016
 8013c80:	fff6001f 	.word	0xfff6001f
 8013c84:	fff6fff6 	.word	0xfff6fff6
 8013c88:	001ffff6 	.word	0x001ffff6
 8013c8c:	fff6fff6 	.word	0xfff6fff6
 8013c90:	fff6fff6 	.word	0xfff6fff6
 8013c94:	003600a1 	.word	0x003600a1
 8013c98:	fff60080 	.word	0xfff60080
 8013c9c:	00b2fff6 	.word	0x00b2fff6
 8013ca0:	0036fff6 	.word	0x0036fff6
 8013ca4:	fff6fff6 	.word	0xfff6fff6
 8013ca8:	0084      	.short	0x0084
 8013caa:	0025      	movs	r5, r4
 8013cac:	681a      	ldr	r2, [r3, #0]
 8013cae:	3542      	adds	r5, #66	@ 0x42
 8013cb0:	1d11      	adds	r1, r2, #4
 8013cb2:	6019      	str	r1, [r3, #0]
 8013cb4:	6813      	ldr	r3, [r2, #0]
 8013cb6:	702b      	strb	r3, [r5, #0]
 8013cb8:	2301      	movs	r3, #1
 8013cba:	e0a0      	b.n	8013dfe <_printf_i+0x1c2>
 8013cbc:	6818      	ldr	r0, [r3, #0]
 8013cbe:	6809      	ldr	r1, [r1, #0]
 8013cc0:	1d02      	adds	r2, r0, #4
 8013cc2:	060d      	lsls	r5, r1, #24
 8013cc4:	d50b      	bpl.n	8013cde <_printf_i+0xa2>
 8013cc6:	6806      	ldr	r6, [r0, #0]
 8013cc8:	601a      	str	r2, [r3, #0]
 8013cca:	2e00      	cmp	r6, #0
 8013ccc:	da03      	bge.n	8013cd6 <_printf_i+0x9a>
 8013cce:	232d      	movs	r3, #45	@ 0x2d
 8013cd0:	9a03      	ldr	r2, [sp, #12]
 8013cd2:	4276      	negs	r6, r6
 8013cd4:	7013      	strb	r3, [r2, #0]
 8013cd6:	4b5e      	ldr	r3, [pc, #376]	@ (8013e50 <_printf_i+0x214>)
 8013cd8:	270a      	movs	r7, #10
 8013cda:	9304      	str	r3, [sp, #16]
 8013cdc:	e018      	b.n	8013d10 <_printf_i+0xd4>
 8013cde:	6806      	ldr	r6, [r0, #0]
 8013ce0:	601a      	str	r2, [r3, #0]
 8013ce2:	0649      	lsls	r1, r1, #25
 8013ce4:	d5f1      	bpl.n	8013cca <_printf_i+0x8e>
 8013ce6:	b236      	sxth	r6, r6
 8013ce8:	e7ef      	b.n	8013cca <_printf_i+0x8e>
 8013cea:	6808      	ldr	r0, [r1, #0]
 8013cec:	6819      	ldr	r1, [r3, #0]
 8013cee:	c940      	ldmia	r1!, {r6}
 8013cf0:	0605      	lsls	r5, r0, #24
 8013cf2:	d402      	bmi.n	8013cfa <_printf_i+0xbe>
 8013cf4:	0640      	lsls	r0, r0, #25
 8013cf6:	d500      	bpl.n	8013cfa <_printf_i+0xbe>
 8013cf8:	b2b6      	uxth	r6, r6
 8013cfa:	6019      	str	r1, [r3, #0]
 8013cfc:	4b54      	ldr	r3, [pc, #336]	@ (8013e50 <_printf_i+0x214>)
 8013cfe:	270a      	movs	r7, #10
 8013d00:	9304      	str	r3, [sp, #16]
 8013d02:	2a6f      	cmp	r2, #111	@ 0x6f
 8013d04:	d100      	bne.n	8013d08 <_printf_i+0xcc>
 8013d06:	3f02      	subs	r7, #2
 8013d08:	0023      	movs	r3, r4
 8013d0a:	2200      	movs	r2, #0
 8013d0c:	3343      	adds	r3, #67	@ 0x43
 8013d0e:	701a      	strb	r2, [r3, #0]
 8013d10:	6863      	ldr	r3, [r4, #4]
 8013d12:	60a3      	str	r3, [r4, #8]
 8013d14:	2b00      	cmp	r3, #0
 8013d16:	db03      	blt.n	8013d20 <_printf_i+0xe4>
 8013d18:	2104      	movs	r1, #4
 8013d1a:	6822      	ldr	r2, [r4, #0]
 8013d1c:	438a      	bics	r2, r1
 8013d1e:	6022      	str	r2, [r4, #0]
 8013d20:	2e00      	cmp	r6, #0
 8013d22:	d102      	bne.n	8013d2a <_printf_i+0xee>
 8013d24:	9d03      	ldr	r5, [sp, #12]
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	d00c      	beq.n	8013d44 <_printf_i+0x108>
 8013d2a:	9d03      	ldr	r5, [sp, #12]
 8013d2c:	0030      	movs	r0, r6
 8013d2e:	0039      	movs	r1, r7
 8013d30:	f7ec fa8c 	bl	800024c <__aeabi_uidivmod>
 8013d34:	9b04      	ldr	r3, [sp, #16]
 8013d36:	3d01      	subs	r5, #1
 8013d38:	5c5b      	ldrb	r3, [r3, r1]
 8013d3a:	702b      	strb	r3, [r5, #0]
 8013d3c:	0033      	movs	r3, r6
 8013d3e:	0006      	movs	r6, r0
 8013d40:	429f      	cmp	r7, r3
 8013d42:	d9f3      	bls.n	8013d2c <_printf_i+0xf0>
 8013d44:	2f08      	cmp	r7, #8
 8013d46:	d109      	bne.n	8013d5c <_printf_i+0x120>
 8013d48:	6823      	ldr	r3, [r4, #0]
 8013d4a:	07db      	lsls	r3, r3, #31
 8013d4c:	d506      	bpl.n	8013d5c <_printf_i+0x120>
 8013d4e:	6862      	ldr	r2, [r4, #4]
 8013d50:	6923      	ldr	r3, [r4, #16]
 8013d52:	429a      	cmp	r2, r3
 8013d54:	dc02      	bgt.n	8013d5c <_printf_i+0x120>
 8013d56:	2330      	movs	r3, #48	@ 0x30
 8013d58:	3d01      	subs	r5, #1
 8013d5a:	702b      	strb	r3, [r5, #0]
 8013d5c:	9b03      	ldr	r3, [sp, #12]
 8013d5e:	1b5b      	subs	r3, r3, r5
 8013d60:	6123      	str	r3, [r4, #16]
 8013d62:	9b07      	ldr	r3, [sp, #28]
 8013d64:	0021      	movs	r1, r4
 8013d66:	9300      	str	r3, [sp, #0]
 8013d68:	9805      	ldr	r0, [sp, #20]
 8013d6a:	9b06      	ldr	r3, [sp, #24]
 8013d6c:	aa09      	add	r2, sp, #36	@ 0x24
 8013d6e:	f7ff fef5 	bl	8013b5c <_printf_common>
 8013d72:	3001      	adds	r0, #1
 8013d74:	d148      	bne.n	8013e08 <_printf_i+0x1cc>
 8013d76:	2001      	movs	r0, #1
 8013d78:	4240      	negs	r0, r0
 8013d7a:	b00b      	add	sp, #44	@ 0x2c
 8013d7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013d7e:	2220      	movs	r2, #32
 8013d80:	6809      	ldr	r1, [r1, #0]
 8013d82:	430a      	orrs	r2, r1
 8013d84:	6022      	str	r2, [r4, #0]
 8013d86:	2278      	movs	r2, #120	@ 0x78
 8013d88:	4932      	ldr	r1, [pc, #200]	@ (8013e54 <_printf_i+0x218>)
 8013d8a:	9104      	str	r1, [sp, #16]
 8013d8c:	0021      	movs	r1, r4
 8013d8e:	3145      	adds	r1, #69	@ 0x45
 8013d90:	700a      	strb	r2, [r1, #0]
 8013d92:	6819      	ldr	r1, [r3, #0]
 8013d94:	6822      	ldr	r2, [r4, #0]
 8013d96:	c940      	ldmia	r1!, {r6}
 8013d98:	0610      	lsls	r0, r2, #24
 8013d9a:	d402      	bmi.n	8013da2 <_printf_i+0x166>
 8013d9c:	0650      	lsls	r0, r2, #25
 8013d9e:	d500      	bpl.n	8013da2 <_printf_i+0x166>
 8013da0:	b2b6      	uxth	r6, r6
 8013da2:	6019      	str	r1, [r3, #0]
 8013da4:	07d3      	lsls	r3, r2, #31
 8013da6:	d502      	bpl.n	8013dae <_printf_i+0x172>
 8013da8:	2320      	movs	r3, #32
 8013daa:	4313      	orrs	r3, r2
 8013dac:	6023      	str	r3, [r4, #0]
 8013dae:	2e00      	cmp	r6, #0
 8013db0:	d001      	beq.n	8013db6 <_printf_i+0x17a>
 8013db2:	2710      	movs	r7, #16
 8013db4:	e7a8      	b.n	8013d08 <_printf_i+0xcc>
 8013db6:	2220      	movs	r2, #32
 8013db8:	6823      	ldr	r3, [r4, #0]
 8013dba:	4393      	bics	r3, r2
 8013dbc:	6023      	str	r3, [r4, #0]
 8013dbe:	e7f8      	b.n	8013db2 <_printf_i+0x176>
 8013dc0:	681a      	ldr	r2, [r3, #0]
 8013dc2:	680d      	ldr	r5, [r1, #0]
 8013dc4:	1d10      	adds	r0, r2, #4
 8013dc6:	6949      	ldr	r1, [r1, #20]
 8013dc8:	6018      	str	r0, [r3, #0]
 8013dca:	6813      	ldr	r3, [r2, #0]
 8013dcc:	062e      	lsls	r6, r5, #24
 8013dce:	d501      	bpl.n	8013dd4 <_printf_i+0x198>
 8013dd0:	6019      	str	r1, [r3, #0]
 8013dd2:	e002      	b.n	8013dda <_printf_i+0x19e>
 8013dd4:	066d      	lsls	r5, r5, #25
 8013dd6:	d5fb      	bpl.n	8013dd0 <_printf_i+0x194>
 8013dd8:	8019      	strh	r1, [r3, #0]
 8013dda:	2300      	movs	r3, #0
 8013ddc:	9d03      	ldr	r5, [sp, #12]
 8013dde:	6123      	str	r3, [r4, #16]
 8013de0:	e7bf      	b.n	8013d62 <_printf_i+0x126>
 8013de2:	681a      	ldr	r2, [r3, #0]
 8013de4:	1d11      	adds	r1, r2, #4
 8013de6:	6019      	str	r1, [r3, #0]
 8013de8:	6815      	ldr	r5, [r2, #0]
 8013dea:	2100      	movs	r1, #0
 8013dec:	0028      	movs	r0, r5
 8013dee:	6862      	ldr	r2, [r4, #4]
 8013df0:	f000 f9f7 	bl	80141e2 <memchr>
 8013df4:	2800      	cmp	r0, #0
 8013df6:	d001      	beq.n	8013dfc <_printf_i+0x1c0>
 8013df8:	1b40      	subs	r0, r0, r5
 8013dfa:	6060      	str	r0, [r4, #4]
 8013dfc:	6863      	ldr	r3, [r4, #4]
 8013dfe:	6123      	str	r3, [r4, #16]
 8013e00:	2300      	movs	r3, #0
 8013e02:	9a03      	ldr	r2, [sp, #12]
 8013e04:	7013      	strb	r3, [r2, #0]
 8013e06:	e7ac      	b.n	8013d62 <_printf_i+0x126>
 8013e08:	002a      	movs	r2, r5
 8013e0a:	6923      	ldr	r3, [r4, #16]
 8013e0c:	9906      	ldr	r1, [sp, #24]
 8013e0e:	9805      	ldr	r0, [sp, #20]
 8013e10:	9d07      	ldr	r5, [sp, #28]
 8013e12:	47a8      	blx	r5
 8013e14:	3001      	adds	r0, #1
 8013e16:	d0ae      	beq.n	8013d76 <_printf_i+0x13a>
 8013e18:	6823      	ldr	r3, [r4, #0]
 8013e1a:	079b      	lsls	r3, r3, #30
 8013e1c:	d415      	bmi.n	8013e4a <_printf_i+0x20e>
 8013e1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013e20:	68e0      	ldr	r0, [r4, #12]
 8013e22:	4298      	cmp	r0, r3
 8013e24:	daa9      	bge.n	8013d7a <_printf_i+0x13e>
 8013e26:	0018      	movs	r0, r3
 8013e28:	e7a7      	b.n	8013d7a <_printf_i+0x13e>
 8013e2a:	0022      	movs	r2, r4
 8013e2c:	2301      	movs	r3, #1
 8013e2e:	9906      	ldr	r1, [sp, #24]
 8013e30:	9805      	ldr	r0, [sp, #20]
 8013e32:	9e07      	ldr	r6, [sp, #28]
 8013e34:	3219      	adds	r2, #25
 8013e36:	47b0      	blx	r6
 8013e38:	3001      	adds	r0, #1
 8013e3a:	d09c      	beq.n	8013d76 <_printf_i+0x13a>
 8013e3c:	3501      	adds	r5, #1
 8013e3e:	68e3      	ldr	r3, [r4, #12]
 8013e40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013e42:	1a9b      	subs	r3, r3, r2
 8013e44:	42ab      	cmp	r3, r5
 8013e46:	dcf0      	bgt.n	8013e2a <_printf_i+0x1ee>
 8013e48:	e7e9      	b.n	8013e1e <_printf_i+0x1e2>
 8013e4a:	2500      	movs	r5, #0
 8013e4c:	e7f7      	b.n	8013e3e <_printf_i+0x202>
 8013e4e:	46c0      	nop			@ (mov r8, r8)
 8013e50:	08019f78 	.word	0x08019f78
 8013e54:	08019f89 	.word	0x08019f89

08013e58 <std>:
 8013e58:	2300      	movs	r3, #0
 8013e5a:	b510      	push	{r4, lr}
 8013e5c:	0004      	movs	r4, r0
 8013e5e:	6003      	str	r3, [r0, #0]
 8013e60:	6043      	str	r3, [r0, #4]
 8013e62:	6083      	str	r3, [r0, #8]
 8013e64:	8181      	strh	r1, [r0, #12]
 8013e66:	6643      	str	r3, [r0, #100]	@ 0x64
 8013e68:	81c2      	strh	r2, [r0, #14]
 8013e6a:	6103      	str	r3, [r0, #16]
 8013e6c:	6143      	str	r3, [r0, #20]
 8013e6e:	6183      	str	r3, [r0, #24]
 8013e70:	0019      	movs	r1, r3
 8013e72:	2208      	movs	r2, #8
 8013e74:	305c      	adds	r0, #92	@ 0x5c
 8013e76:	f000 f92d 	bl	80140d4 <memset>
 8013e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8013ea8 <std+0x50>)
 8013e7c:	6224      	str	r4, [r4, #32]
 8013e7e:	6263      	str	r3, [r4, #36]	@ 0x24
 8013e80:	4b0a      	ldr	r3, [pc, #40]	@ (8013eac <std+0x54>)
 8013e82:	62a3      	str	r3, [r4, #40]	@ 0x28
 8013e84:	4b0a      	ldr	r3, [pc, #40]	@ (8013eb0 <std+0x58>)
 8013e86:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8013e88:	4b0a      	ldr	r3, [pc, #40]	@ (8013eb4 <std+0x5c>)
 8013e8a:	6323      	str	r3, [r4, #48]	@ 0x30
 8013e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8013eb8 <std+0x60>)
 8013e8e:	429c      	cmp	r4, r3
 8013e90:	d005      	beq.n	8013e9e <std+0x46>
 8013e92:	4b0a      	ldr	r3, [pc, #40]	@ (8013ebc <std+0x64>)
 8013e94:	429c      	cmp	r4, r3
 8013e96:	d002      	beq.n	8013e9e <std+0x46>
 8013e98:	4b09      	ldr	r3, [pc, #36]	@ (8013ec0 <std+0x68>)
 8013e9a:	429c      	cmp	r4, r3
 8013e9c:	d103      	bne.n	8013ea6 <std+0x4e>
 8013e9e:	0020      	movs	r0, r4
 8013ea0:	3058      	adds	r0, #88	@ 0x58
 8013ea2:	f000 f99b 	bl	80141dc <__retarget_lock_init_recursive>
 8013ea6:	bd10      	pop	{r4, pc}
 8013ea8:	08014021 	.word	0x08014021
 8013eac:	08014049 	.word	0x08014049
 8013eb0:	08014081 	.word	0x08014081
 8013eb4:	080140ad 	.word	0x080140ad
 8013eb8:	20001e5c 	.word	0x20001e5c
 8013ebc:	20001ec4 	.word	0x20001ec4
 8013ec0:	20001f2c 	.word	0x20001f2c

08013ec4 <stdio_exit_handler>:
 8013ec4:	b510      	push	{r4, lr}
 8013ec6:	4a03      	ldr	r2, [pc, #12]	@ (8013ed4 <stdio_exit_handler+0x10>)
 8013ec8:	4903      	ldr	r1, [pc, #12]	@ (8013ed8 <stdio_exit_handler+0x14>)
 8013eca:	4804      	ldr	r0, [pc, #16]	@ (8013edc <stdio_exit_handler+0x18>)
 8013ecc:	f000 f86c 	bl	8013fa8 <_fwalk_sglue>
 8013ed0:	bd10      	pop	{r4, pc}
 8013ed2:	46c0      	nop			@ (mov r8, r8)
 8013ed4:	20000200 	.word	0x20000200
 8013ed8:	08015c2d 	.word	0x08015c2d
 8013edc:	20000210 	.word	0x20000210

08013ee0 <cleanup_stdio>:
 8013ee0:	6841      	ldr	r1, [r0, #4]
 8013ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8013f10 <cleanup_stdio+0x30>)
 8013ee4:	b510      	push	{r4, lr}
 8013ee6:	0004      	movs	r4, r0
 8013ee8:	4299      	cmp	r1, r3
 8013eea:	d001      	beq.n	8013ef0 <cleanup_stdio+0x10>
 8013eec:	f001 fe9e 	bl	8015c2c <_fflush_r>
 8013ef0:	68a1      	ldr	r1, [r4, #8]
 8013ef2:	4b08      	ldr	r3, [pc, #32]	@ (8013f14 <cleanup_stdio+0x34>)
 8013ef4:	4299      	cmp	r1, r3
 8013ef6:	d002      	beq.n	8013efe <cleanup_stdio+0x1e>
 8013ef8:	0020      	movs	r0, r4
 8013efa:	f001 fe97 	bl	8015c2c <_fflush_r>
 8013efe:	68e1      	ldr	r1, [r4, #12]
 8013f00:	4b05      	ldr	r3, [pc, #20]	@ (8013f18 <cleanup_stdio+0x38>)
 8013f02:	4299      	cmp	r1, r3
 8013f04:	d002      	beq.n	8013f0c <cleanup_stdio+0x2c>
 8013f06:	0020      	movs	r0, r4
 8013f08:	f001 fe90 	bl	8015c2c <_fflush_r>
 8013f0c:	bd10      	pop	{r4, pc}
 8013f0e:	46c0      	nop			@ (mov r8, r8)
 8013f10:	20001e5c 	.word	0x20001e5c
 8013f14:	20001ec4 	.word	0x20001ec4
 8013f18:	20001f2c 	.word	0x20001f2c

08013f1c <global_stdio_init.part.0>:
 8013f1c:	b510      	push	{r4, lr}
 8013f1e:	4b09      	ldr	r3, [pc, #36]	@ (8013f44 <global_stdio_init.part.0+0x28>)
 8013f20:	4a09      	ldr	r2, [pc, #36]	@ (8013f48 <global_stdio_init.part.0+0x2c>)
 8013f22:	2104      	movs	r1, #4
 8013f24:	601a      	str	r2, [r3, #0]
 8013f26:	4809      	ldr	r0, [pc, #36]	@ (8013f4c <global_stdio_init.part.0+0x30>)
 8013f28:	2200      	movs	r2, #0
 8013f2a:	f7ff ff95 	bl	8013e58 <std>
 8013f2e:	2201      	movs	r2, #1
 8013f30:	2109      	movs	r1, #9
 8013f32:	4807      	ldr	r0, [pc, #28]	@ (8013f50 <global_stdio_init.part.0+0x34>)
 8013f34:	f7ff ff90 	bl	8013e58 <std>
 8013f38:	2202      	movs	r2, #2
 8013f3a:	2112      	movs	r1, #18
 8013f3c:	4805      	ldr	r0, [pc, #20]	@ (8013f54 <global_stdio_init.part.0+0x38>)
 8013f3e:	f7ff ff8b 	bl	8013e58 <std>
 8013f42:	bd10      	pop	{r4, pc}
 8013f44:	20001f94 	.word	0x20001f94
 8013f48:	08013ec5 	.word	0x08013ec5
 8013f4c:	20001e5c 	.word	0x20001e5c
 8013f50:	20001ec4 	.word	0x20001ec4
 8013f54:	20001f2c 	.word	0x20001f2c

08013f58 <__sfp_lock_acquire>:
 8013f58:	b510      	push	{r4, lr}
 8013f5a:	4802      	ldr	r0, [pc, #8]	@ (8013f64 <__sfp_lock_acquire+0xc>)
 8013f5c:	f000 f93f 	bl	80141de <__retarget_lock_acquire_recursive>
 8013f60:	bd10      	pop	{r4, pc}
 8013f62:	46c0      	nop			@ (mov r8, r8)
 8013f64:	20001f9d 	.word	0x20001f9d

08013f68 <__sfp_lock_release>:
 8013f68:	b510      	push	{r4, lr}
 8013f6a:	4802      	ldr	r0, [pc, #8]	@ (8013f74 <__sfp_lock_release+0xc>)
 8013f6c:	f000 f938 	bl	80141e0 <__retarget_lock_release_recursive>
 8013f70:	bd10      	pop	{r4, pc}
 8013f72:	46c0      	nop			@ (mov r8, r8)
 8013f74:	20001f9d 	.word	0x20001f9d

08013f78 <__sinit>:
 8013f78:	b510      	push	{r4, lr}
 8013f7a:	0004      	movs	r4, r0
 8013f7c:	f7ff ffec 	bl	8013f58 <__sfp_lock_acquire>
 8013f80:	6a23      	ldr	r3, [r4, #32]
 8013f82:	2b00      	cmp	r3, #0
 8013f84:	d002      	beq.n	8013f8c <__sinit+0x14>
 8013f86:	f7ff ffef 	bl	8013f68 <__sfp_lock_release>
 8013f8a:	bd10      	pop	{r4, pc}
 8013f8c:	4b04      	ldr	r3, [pc, #16]	@ (8013fa0 <__sinit+0x28>)
 8013f8e:	6223      	str	r3, [r4, #32]
 8013f90:	4b04      	ldr	r3, [pc, #16]	@ (8013fa4 <__sinit+0x2c>)
 8013f92:	681b      	ldr	r3, [r3, #0]
 8013f94:	2b00      	cmp	r3, #0
 8013f96:	d1f6      	bne.n	8013f86 <__sinit+0xe>
 8013f98:	f7ff ffc0 	bl	8013f1c <global_stdio_init.part.0>
 8013f9c:	e7f3      	b.n	8013f86 <__sinit+0xe>
 8013f9e:	46c0      	nop			@ (mov r8, r8)
 8013fa0:	08013ee1 	.word	0x08013ee1
 8013fa4:	20001f94 	.word	0x20001f94

08013fa8 <_fwalk_sglue>:
 8013fa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013faa:	0014      	movs	r4, r2
 8013fac:	2600      	movs	r6, #0
 8013fae:	9000      	str	r0, [sp, #0]
 8013fb0:	9101      	str	r1, [sp, #4]
 8013fb2:	68a5      	ldr	r5, [r4, #8]
 8013fb4:	6867      	ldr	r7, [r4, #4]
 8013fb6:	3f01      	subs	r7, #1
 8013fb8:	d504      	bpl.n	8013fc4 <_fwalk_sglue+0x1c>
 8013fba:	6824      	ldr	r4, [r4, #0]
 8013fbc:	2c00      	cmp	r4, #0
 8013fbe:	d1f8      	bne.n	8013fb2 <_fwalk_sglue+0xa>
 8013fc0:	0030      	movs	r0, r6
 8013fc2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8013fc4:	89ab      	ldrh	r3, [r5, #12]
 8013fc6:	2b01      	cmp	r3, #1
 8013fc8:	d908      	bls.n	8013fdc <_fwalk_sglue+0x34>
 8013fca:	220e      	movs	r2, #14
 8013fcc:	5eab      	ldrsh	r3, [r5, r2]
 8013fce:	3301      	adds	r3, #1
 8013fd0:	d004      	beq.n	8013fdc <_fwalk_sglue+0x34>
 8013fd2:	0029      	movs	r1, r5
 8013fd4:	9800      	ldr	r0, [sp, #0]
 8013fd6:	9b01      	ldr	r3, [sp, #4]
 8013fd8:	4798      	blx	r3
 8013fda:	4306      	orrs	r6, r0
 8013fdc:	3568      	adds	r5, #104	@ 0x68
 8013fde:	e7ea      	b.n	8013fb6 <_fwalk_sglue+0xe>

08013fe0 <siprintf>:
 8013fe0:	b40e      	push	{r1, r2, r3}
 8013fe2:	b500      	push	{lr}
 8013fe4:	490b      	ldr	r1, [pc, #44]	@ (8014014 <siprintf+0x34>)
 8013fe6:	b09c      	sub	sp, #112	@ 0x70
 8013fe8:	ab1d      	add	r3, sp, #116	@ 0x74
 8013fea:	9002      	str	r0, [sp, #8]
 8013fec:	9006      	str	r0, [sp, #24]
 8013fee:	9107      	str	r1, [sp, #28]
 8013ff0:	9104      	str	r1, [sp, #16]
 8013ff2:	4809      	ldr	r0, [pc, #36]	@ (8014018 <siprintf+0x38>)
 8013ff4:	4909      	ldr	r1, [pc, #36]	@ (801401c <siprintf+0x3c>)
 8013ff6:	cb04      	ldmia	r3!, {r2}
 8013ff8:	9105      	str	r1, [sp, #20]
 8013ffa:	6800      	ldr	r0, [r0, #0]
 8013ffc:	a902      	add	r1, sp, #8
 8013ffe:	9301      	str	r3, [sp, #4]
 8014000:	f001 fc90 	bl	8015924 <_svfiprintf_r>
 8014004:	2200      	movs	r2, #0
 8014006:	9b02      	ldr	r3, [sp, #8]
 8014008:	701a      	strb	r2, [r3, #0]
 801400a:	b01c      	add	sp, #112	@ 0x70
 801400c:	bc08      	pop	{r3}
 801400e:	b003      	add	sp, #12
 8014010:	4718      	bx	r3
 8014012:	46c0      	nop			@ (mov r8, r8)
 8014014:	7fffffff 	.word	0x7fffffff
 8014018:	2000020c 	.word	0x2000020c
 801401c:	ffff0208 	.word	0xffff0208

08014020 <__sread>:
 8014020:	b570      	push	{r4, r5, r6, lr}
 8014022:	000c      	movs	r4, r1
 8014024:	250e      	movs	r5, #14
 8014026:	5f49      	ldrsh	r1, [r1, r5]
 8014028:	f000 f886 	bl	8014138 <_read_r>
 801402c:	2800      	cmp	r0, #0
 801402e:	db03      	blt.n	8014038 <__sread+0x18>
 8014030:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8014032:	181b      	adds	r3, r3, r0
 8014034:	6563      	str	r3, [r4, #84]	@ 0x54
 8014036:	bd70      	pop	{r4, r5, r6, pc}
 8014038:	89a3      	ldrh	r3, [r4, #12]
 801403a:	4a02      	ldr	r2, [pc, #8]	@ (8014044 <__sread+0x24>)
 801403c:	4013      	ands	r3, r2
 801403e:	81a3      	strh	r3, [r4, #12]
 8014040:	e7f9      	b.n	8014036 <__sread+0x16>
 8014042:	46c0      	nop			@ (mov r8, r8)
 8014044:	ffffefff 	.word	0xffffefff

08014048 <__swrite>:
 8014048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801404a:	001f      	movs	r7, r3
 801404c:	898b      	ldrh	r3, [r1, #12]
 801404e:	0005      	movs	r5, r0
 8014050:	000c      	movs	r4, r1
 8014052:	0016      	movs	r6, r2
 8014054:	05db      	lsls	r3, r3, #23
 8014056:	d505      	bpl.n	8014064 <__swrite+0x1c>
 8014058:	230e      	movs	r3, #14
 801405a:	5ec9      	ldrsh	r1, [r1, r3]
 801405c:	2200      	movs	r2, #0
 801405e:	2302      	movs	r3, #2
 8014060:	f000 f856 	bl	8014110 <_lseek_r>
 8014064:	89a3      	ldrh	r3, [r4, #12]
 8014066:	4a05      	ldr	r2, [pc, #20]	@ (801407c <__swrite+0x34>)
 8014068:	0028      	movs	r0, r5
 801406a:	4013      	ands	r3, r2
 801406c:	81a3      	strh	r3, [r4, #12]
 801406e:	0032      	movs	r2, r6
 8014070:	230e      	movs	r3, #14
 8014072:	5ee1      	ldrsh	r1, [r4, r3]
 8014074:	003b      	movs	r3, r7
 8014076:	f000 f873 	bl	8014160 <_write_r>
 801407a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801407c:	ffffefff 	.word	0xffffefff

08014080 <__sseek>:
 8014080:	b570      	push	{r4, r5, r6, lr}
 8014082:	000c      	movs	r4, r1
 8014084:	250e      	movs	r5, #14
 8014086:	5f49      	ldrsh	r1, [r1, r5]
 8014088:	f000 f842 	bl	8014110 <_lseek_r>
 801408c:	89a3      	ldrh	r3, [r4, #12]
 801408e:	1c42      	adds	r2, r0, #1
 8014090:	d103      	bne.n	801409a <__sseek+0x1a>
 8014092:	4a05      	ldr	r2, [pc, #20]	@ (80140a8 <__sseek+0x28>)
 8014094:	4013      	ands	r3, r2
 8014096:	81a3      	strh	r3, [r4, #12]
 8014098:	bd70      	pop	{r4, r5, r6, pc}
 801409a:	2280      	movs	r2, #128	@ 0x80
 801409c:	0152      	lsls	r2, r2, #5
 801409e:	4313      	orrs	r3, r2
 80140a0:	81a3      	strh	r3, [r4, #12]
 80140a2:	6560      	str	r0, [r4, #84]	@ 0x54
 80140a4:	e7f8      	b.n	8014098 <__sseek+0x18>
 80140a6:	46c0      	nop			@ (mov r8, r8)
 80140a8:	ffffefff 	.word	0xffffefff

080140ac <__sclose>:
 80140ac:	b510      	push	{r4, lr}
 80140ae:	230e      	movs	r3, #14
 80140b0:	5ec9      	ldrsh	r1, [r1, r3]
 80140b2:	f000 f81b 	bl	80140ec <_close_r>
 80140b6:	bd10      	pop	{r4, pc}

080140b8 <memcmp>:
 80140b8:	b530      	push	{r4, r5, lr}
 80140ba:	2400      	movs	r4, #0
 80140bc:	3901      	subs	r1, #1
 80140be:	42a2      	cmp	r2, r4
 80140c0:	d101      	bne.n	80140c6 <memcmp+0xe>
 80140c2:	2000      	movs	r0, #0
 80140c4:	e005      	b.n	80140d2 <memcmp+0x1a>
 80140c6:	5d03      	ldrb	r3, [r0, r4]
 80140c8:	3401      	adds	r4, #1
 80140ca:	5d0d      	ldrb	r5, [r1, r4]
 80140cc:	42ab      	cmp	r3, r5
 80140ce:	d0f6      	beq.n	80140be <memcmp+0x6>
 80140d0:	1b58      	subs	r0, r3, r5
 80140d2:	bd30      	pop	{r4, r5, pc}

080140d4 <memset>:
 80140d4:	0003      	movs	r3, r0
 80140d6:	1882      	adds	r2, r0, r2
 80140d8:	4293      	cmp	r3, r2
 80140da:	d100      	bne.n	80140de <memset+0xa>
 80140dc:	4770      	bx	lr
 80140de:	7019      	strb	r1, [r3, #0]
 80140e0:	3301      	adds	r3, #1
 80140e2:	e7f9      	b.n	80140d8 <memset+0x4>

080140e4 <_localeconv_r>:
 80140e4:	4800      	ldr	r0, [pc, #0]	@ (80140e8 <_localeconv_r+0x4>)
 80140e6:	4770      	bx	lr
 80140e8:	2000034c 	.word	0x2000034c

080140ec <_close_r>:
 80140ec:	2300      	movs	r3, #0
 80140ee:	b570      	push	{r4, r5, r6, lr}
 80140f0:	4d06      	ldr	r5, [pc, #24]	@ (801410c <_close_r+0x20>)
 80140f2:	0004      	movs	r4, r0
 80140f4:	0008      	movs	r0, r1
 80140f6:	602b      	str	r3, [r5, #0]
 80140f8:	f7f0 f890 	bl	800421c <_close>
 80140fc:	1c43      	adds	r3, r0, #1
 80140fe:	d103      	bne.n	8014108 <_close_r+0x1c>
 8014100:	682b      	ldr	r3, [r5, #0]
 8014102:	2b00      	cmp	r3, #0
 8014104:	d000      	beq.n	8014108 <_close_r+0x1c>
 8014106:	6023      	str	r3, [r4, #0]
 8014108:	bd70      	pop	{r4, r5, r6, pc}
 801410a:	46c0      	nop			@ (mov r8, r8)
 801410c:	20001f98 	.word	0x20001f98

08014110 <_lseek_r>:
 8014110:	b570      	push	{r4, r5, r6, lr}
 8014112:	0004      	movs	r4, r0
 8014114:	0008      	movs	r0, r1
 8014116:	0011      	movs	r1, r2
 8014118:	001a      	movs	r2, r3
 801411a:	2300      	movs	r3, #0
 801411c:	4d05      	ldr	r5, [pc, #20]	@ (8014134 <_lseek_r+0x24>)
 801411e:	602b      	str	r3, [r5, #0]
 8014120:	f7f0 f89d 	bl	800425e <_lseek>
 8014124:	1c43      	adds	r3, r0, #1
 8014126:	d103      	bne.n	8014130 <_lseek_r+0x20>
 8014128:	682b      	ldr	r3, [r5, #0]
 801412a:	2b00      	cmp	r3, #0
 801412c:	d000      	beq.n	8014130 <_lseek_r+0x20>
 801412e:	6023      	str	r3, [r4, #0]
 8014130:	bd70      	pop	{r4, r5, r6, pc}
 8014132:	46c0      	nop			@ (mov r8, r8)
 8014134:	20001f98 	.word	0x20001f98

08014138 <_read_r>:
 8014138:	b570      	push	{r4, r5, r6, lr}
 801413a:	0004      	movs	r4, r0
 801413c:	0008      	movs	r0, r1
 801413e:	0011      	movs	r1, r2
 8014140:	001a      	movs	r2, r3
 8014142:	2300      	movs	r3, #0
 8014144:	4d05      	ldr	r5, [pc, #20]	@ (801415c <_read_r+0x24>)
 8014146:	602b      	str	r3, [r5, #0]
 8014148:	f7f0 f82f 	bl	80041aa <_read>
 801414c:	1c43      	adds	r3, r0, #1
 801414e:	d103      	bne.n	8014158 <_read_r+0x20>
 8014150:	682b      	ldr	r3, [r5, #0]
 8014152:	2b00      	cmp	r3, #0
 8014154:	d000      	beq.n	8014158 <_read_r+0x20>
 8014156:	6023      	str	r3, [r4, #0]
 8014158:	bd70      	pop	{r4, r5, r6, pc}
 801415a:	46c0      	nop			@ (mov r8, r8)
 801415c:	20001f98 	.word	0x20001f98

08014160 <_write_r>:
 8014160:	b570      	push	{r4, r5, r6, lr}
 8014162:	0004      	movs	r4, r0
 8014164:	0008      	movs	r0, r1
 8014166:	0011      	movs	r1, r2
 8014168:	001a      	movs	r2, r3
 801416a:	2300      	movs	r3, #0
 801416c:	4d05      	ldr	r5, [pc, #20]	@ (8014184 <_write_r+0x24>)
 801416e:	602b      	str	r3, [r5, #0]
 8014170:	f7f0 f838 	bl	80041e4 <_write>
 8014174:	1c43      	adds	r3, r0, #1
 8014176:	d103      	bne.n	8014180 <_write_r+0x20>
 8014178:	682b      	ldr	r3, [r5, #0]
 801417a:	2b00      	cmp	r3, #0
 801417c:	d000      	beq.n	8014180 <_write_r+0x20>
 801417e:	6023      	str	r3, [r4, #0]
 8014180:	bd70      	pop	{r4, r5, r6, pc}
 8014182:	46c0      	nop			@ (mov r8, r8)
 8014184:	20001f98 	.word	0x20001f98

08014188 <__errno>:
 8014188:	4b01      	ldr	r3, [pc, #4]	@ (8014190 <__errno+0x8>)
 801418a:	6818      	ldr	r0, [r3, #0]
 801418c:	4770      	bx	lr
 801418e:	46c0      	nop			@ (mov r8, r8)
 8014190:	2000020c 	.word	0x2000020c

08014194 <__libc_init_array>:
 8014194:	b570      	push	{r4, r5, r6, lr}
 8014196:	2600      	movs	r6, #0
 8014198:	4c0c      	ldr	r4, [pc, #48]	@ (80141cc <__libc_init_array+0x38>)
 801419a:	4d0d      	ldr	r5, [pc, #52]	@ (80141d0 <__libc_init_array+0x3c>)
 801419c:	1b64      	subs	r4, r4, r5
 801419e:	10a4      	asrs	r4, r4, #2
 80141a0:	42a6      	cmp	r6, r4
 80141a2:	d109      	bne.n	80141b8 <__libc_init_array+0x24>
 80141a4:	2600      	movs	r6, #0
 80141a6:	f002 fa15 	bl	80165d4 <_init>
 80141aa:	4c0a      	ldr	r4, [pc, #40]	@ (80141d4 <__libc_init_array+0x40>)
 80141ac:	4d0a      	ldr	r5, [pc, #40]	@ (80141d8 <__libc_init_array+0x44>)
 80141ae:	1b64      	subs	r4, r4, r5
 80141b0:	10a4      	asrs	r4, r4, #2
 80141b2:	42a6      	cmp	r6, r4
 80141b4:	d105      	bne.n	80141c2 <__libc_init_array+0x2e>
 80141b6:	bd70      	pop	{r4, r5, r6, pc}
 80141b8:	00b3      	lsls	r3, r6, #2
 80141ba:	58eb      	ldr	r3, [r5, r3]
 80141bc:	4798      	blx	r3
 80141be:	3601      	adds	r6, #1
 80141c0:	e7ee      	b.n	80141a0 <__libc_init_array+0xc>
 80141c2:	00b3      	lsls	r3, r6, #2
 80141c4:	58eb      	ldr	r3, [r5, r3]
 80141c6:	4798      	blx	r3
 80141c8:	3601      	adds	r6, #1
 80141ca:	e7f2      	b.n	80141b2 <__libc_init_array+0x1e>
 80141cc:	0801a2d8 	.word	0x0801a2d8
 80141d0:	0801a2d8 	.word	0x0801a2d8
 80141d4:	0801a2dc 	.word	0x0801a2dc
 80141d8:	0801a2d8 	.word	0x0801a2d8

080141dc <__retarget_lock_init_recursive>:
 80141dc:	4770      	bx	lr

080141de <__retarget_lock_acquire_recursive>:
 80141de:	4770      	bx	lr

080141e0 <__retarget_lock_release_recursive>:
 80141e0:	4770      	bx	lr

080141e2 <memchr>:
 80141e2:	b2c9      	uxtb	r1, r1
 80141e4:	1882      	adds	r2, r0, r2
 80141e6:	4290      	cmp	r0, r2
 80141e8:	d101      	bne.n	80141ee <memchr+0xc>
 80141ea:	2000      	movs	r0, #0
 80141ec:	4770      	bx	lr
 80141ee:	7803      	ldrb	r3, [r0, #0]
 80141f0:	428b      	cmp	r3, r1
 80141f2:	d0fb      	beq.n	80141ec <memchr+0xa>
 80141f4:	3001      	adds	r0, #1
 80141f6:	e7f6      	b.n	80141e6 <memchr+0x4>

080141f8 <memcpy>:
 80141f8:	2300      	movs	r3, #0
 80141fa:	b510      	push	{r4, lr}
 80141fc:	429a      	cmp	r2, r3
 80141fe:	d100      	bne.n	8014202 <memcpy+0xa>
 8014200:	bd10      	pop	{r4, pc}
 8014202:	5ccc      	ldrb	r4, [r1, r3]
 8014204:	54c4      	strb	r4, [r0, r3]
 8014206:	3301      	adds	r3, #1
 8014208:	e7f8      	b.n	80141fc <memcpy+0x4>

0801420a <quorem>:
 801420a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801420c:	6902      	ldr	r2, [r0, #16]
 801420e:	690f      	ldr	r7, [r1, #16]
 8014210:	b087      	sub	sp, #28
 8014212:	0006      	movs	r6, r0
 8014214:	000b      	movs	r3, r1
 8014216:	2000      	movs	r0, #0
 8014218:	9102      	str	r1, [sp, #8]
 801421a:	42ba      	cmp	r2, r7
 801421c:	db6d      	blt.n	80142fa <quorem+0xf0>
 801421e:	3f01      	subs	r7, #1
 8014220:	00bc      	lsls	r4, r7, #2
 8014222:	3314      	adds	r3, #20
 8014224:	9305      	str	r3, [sp, #20]
 8014226:	191b      	adds	r3, r3, r4
 8014228:	9303      	str	r3, [sp, #12]
 801422a:	0033      	movs	r3, r6
 801422c:	3314      	adds	r3, #20
 801422e:	191c      	adds	r4, r3, r4
 8014230:	9301      	str	r3, [sp, #4]
 8014232:	6823      	ldr	r3, [r4, #0]
 8014234:	9304      	str	r3, [sp, #16]
 8014236:	9b03      	ldr	r3, [sp, #12]
 8014238:	9804      	ldr	r0, [sp, #16]
 801423a:	681d      	ldr	r5, [r3, #0]
 801423c:	3501      	adds	r5, #1
 801423e:	0029      	movs	r1, r5
 8014240:	f7eb ff7e 	bl	8000140 <__udivsi3>
 8014244:	9b04      	ldr	r3, [sp, #16]
 8014246:	9000      	str	r0, [sp, #0]
 8014248:	42ab      	cmp	r3, r5
 801424a:	d32b      	bcc.n	80142a4 <quorem+0x9a>
 801424c:	9b05      	ldr	r3, [sp, #20]
 801424e:	9d01      	ldr	r5, [sp, #4]
 8014250:	469c      	mov	ip, r3
 8014252:	2300      	movs	r3, #0
 8014254:	9305      	str	r3, [sp, #20]
 8014256:	9304      	str	r3, [sp, #16]
 8014258:	4662      	mov	r2, ip
 801425a:	ca08      	ldmia	r2!, {r3}
 801425c:	6828      	ldr	r0, [r5, #0]
 801425e:	4694      	mov	ip, r2
 8014260:	9a00      	ldr	r2, [sp, #0]
 8014262:	b299      	uxth	r1, r3
 8014264:	4351      	muls	r1, r2
 8014266:	9a05      	ldr	r2, [sp, #20]
 8014268:	0c1b      	lsrs	r3, r3, #16
 801426a:	1889      	adds	r1, r1, r2
 801426c:	9a00      	ldr	r2, [sp, #0]
 801426e:	4353      	muls	r3, r2
 8014270:	0c0a      	lsrs	r2, r1, #16
 8014272:	189b      	adds	r3, r3, r2
 8014274:	0c1a      	lsrs	r2, r3, #16
 8014276:	b289      	uxth	r1, r1
 8014278:	9205      	str	r2, [sp, #20]
 801427a:	b282      	uxth	r2, r0
 801427c:	1a52      	subs	r2, r2, r1
 801427e:	9904      	ldr	r1, [sp, #16]
 8014280:	0c00      	lsrs	r0, r0, #16
 8014282:	1852      	adds	r2, r2, r1
 8014284:	b29b      	uxth	r3, r3
 8014286:	1411      	asrs	r1, r2, #16
 8014288:	1ac3      	subs	r3, r0, r3
 801428a:	185b      	adds	r3, r3, r1
 801428c:	1419      	asrs	r1, r3, #16
 801428e:	b292      	uxth	r2, r2
 8014290:	041b      	lsls	r3, r3, #16
 8014292:	431a      	orrs	r2, r3
 8014294:	9b03      	ldr	r3, [sp, #12]
 8014296:	9104      	str	r1, [sp, #16]
 8014298:	c504      	stmia	r5!, {r2}
 801429a:	4563      	cmp	r3, ip
 801429c:	d2dc      	bcs.n	8014258 <quorem+0x4e>
 801429e:	6823      	ldr	r3, [r4, #0]
 80142a0:	2b00      	cmp	r3, #0
 80142a2:	d030      	beq.n	8014306 <quorem+0xfc>
 80142a4:	0030      	movs	r0, r6
 80142a6:	9902      	ldr	r1, [sp, #8]
 80142a8:	f001 f9c6 	bl	8015638 <__mcmp>
 80142ac:	2800      	cmp	r0, #0
 80142ae:	db23      	blt.n	80142f8 <quorem+0xee>
 80142b0:	0034      	movs	r4, r6
 80142b2:	2500      	movs	r5, #0
 80142b4:	9902      	ldr	r1, [sp, #8]
 80142b6:	3414      	adds	r4, #20
 80142b8:	3114      	adds	r1, #20
 80142ba:	6823      	ldr	r3, [r4, #0]
 80142bc:	c901      	ldmia	r1!, {r0}
 80142be:	9302      	str	r3, [sp, #8]
 80142c0:	466b      	mov	r3, sp
 80142c2:	891b      	ldrh	r3, [r3, #8]
 80142c4:	b282      	uxth	r2, r0
 80142c6:	1a9a      	subs	r2, r3, r2
 80142c8:	9b02      	ldr	r3, [sp, #8]
 80142ca:	1952      	adds	r2, r2, r5
 80142cc:	0c00      	lsrs	r0, r0, #16
 80142ce:	0c1b      	lsrs	r3, r3, #16
 80142d0:	1a1b      	subs	r3, r3, r0
 80142d2:	1410      	asrs	r0, r2, #16
 80142d4:	181b      	adds	r3, r3, r0
 80142d6:	141d      	asrs	r5, r3, #16
 80142d8:	b292      	uxth	r2, r2
 80142da:	041b      	lsls	r3, r3, #16
 80142dc:	431a      	orrs	r2, r3
 80142de:	9b03      	ldr	r3, [sp, #12]
 80142e0:	c404      	stmia	r4!, {r2}
 80142e2:	428b      	cmp	r3, r1
 80142e4:	d2e9      	bcs.n	80142ba <quorem+0xb0>
 80142e6:	9a01      	ldr	r2, [sp, #4]
 80142e8:	00bb      	lsls	r3, r7, #2
 80142ea:	18d3      	adds	r3, r2, r3
 80142ec:	681a      	ldr	r2, [r3, #0]
 80142ee:	2a00      	cmp	r2, #0
 80142f0:	d013      	beq.n	801431a <quorem+0x110>
 80142f2:	9b00      	ldr	r3, [sp, #0]
 80142f4:	3301      	adds	r3, #1
 80142f6:	9300      	str	r3, [sp, #0]
 80142f8:	9800      	ldr	r0, [sp, #0]
 80142fa:	b007      	add	sp, #28
 80142fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80142fe:	6823      	ldr	r3, [r4, #0]
 8014300:	2b00      	cmp	r3, #0
 8014302:	d104      	bne.n	801430e <quorem+0x104>
 8014304:	3f01      	subs	r7, #1
 8014306:	9b01      	ldr	r3, [sp, #4]
 8014308:	3c04      	subs	r4, #4
 801430a:	42a3      	cmp	r3, r4
 801430c:	d3f7      	bcc.n	80142fe <quorem+0xf4>
 801430e:	6137      	str	r7, [r6, #16]
 8014310:	e7c8      	b.n	80142a4 <quorem+0x9a>
 8014312:	681a      	ldr	r2, [r3, #0]
 8014314:	2a00      	cmp	r2, #0
 8014316:	d104      	bne.n	8014322 <quorem+0x118>
 8014318:	3f01      	subs	r7, #1
 801431a:	9a01      	ldr	r2, [sp, #4]
 801431c:	3b04      	subs	r3, #4
 801431e:	429a      	cmp	r2, r3
 8014320:	d3f7      	bcc.n	8014312 <quorem+0x108>
 8014322:	6137      	str	r7, [r6, #16]
 8014324:	e7e5      	b.n	80142f2 <quorem+0xe8>
	...

08014328 <_dtoa_r>:
 8014328:	b5f0      	push	{r4, r5, r6, r7, lr}
 801432a:	0014      	movs	r4, r2
 801432c:	001d      	movs	r5, r3
 801432e:	69c6      	ldr	r6, [r0, #28]
 8014330:	b09d      	sub	sp, #116	@ 0x74
 8014332:	940a      	str	r4, [sp, #40]	@ 0x28
 8014334:	950b      	str	r5, [sp, #44]	@ 0x2c
 8014336:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8014338:	9003      	str	r0, [sp, #12]
 801433a:	2e00      	cmp	r6, #0
 801433c:	d10f      	bne.n	801435e <_dtoa_r+0x36>
 801433e:	2010      	movs	r0, #16
 8014340:	f000 fe30 	bl	8014fa4 <malloc>
 8014344:	9b03      	ldr	r3, [sp, #12]
 8014346:	1e02      	subs	r2, r0, #0
 8014348:	61d8      	str	r0, [r3, #28]
 801434a:	d104      	bne.n	8014356 <_dtoa_r+0x2e>
 801434c:	21ef      	movs	r1, #239	@ 0xef
 801434e:	4bc7      	ldr	r3, [pc, #796]	@ (801466c <_dtoa_r+0x344>)
 8014350:	48c7      	ldr	r0, [pc, #796]	@ (8014670 <_dtoa_r+0x348>)
 8014352:	f001 fcbb 	bl	8015ccc <__assert_func>
 8014356:	6046      	str	r6, [r0, #4]
 8014358:	6086      	str	r6, [r0, #8]
 801435a:	6006      	str	r6, [r0, #0]
 801435c:	60c6      	str	r6, [r0, #12]
 801435e:	9b03      	ldr	r3, [sp, #12]
 8014360:	69db      	ldr	r3, [r3, #28]
 8014362:	6819      	ldr	r1, [r3, #0]
 8014364:	2900      	cmp	r1, #0
 8014366:	d00b      	beq.n	8014380 <_dtoa_r+0x58>
 8014368:	685a      	ldr	r2, [r3, #4]
 801436a:	2301      	movs	r3, #1
 801436c:	4093      	lsls	r3, r2
 801436e:	604a      	str	r2, [r1, #4]
 8014370:	608b      	str	r3, [r1, #8]
 8014372:	9803      	ldr	r0, [sp, #12]
 8014374:	f000 ff16 	bl	80151a4 <_Bfree>
 8014378:	2200      	movs	r2, #0
 801437a:	9b03      	ldr	r3, [sp, #12]
 801437c:	69db      	ldr	r3, [r3, #28]
 801437e:	601a      	str	r2, [r3, #0]
 8014380:	2d00      	cmp	r5, #0
 8014382:	da1e      	bge.n	80143c2 <_dtoa_r+0x9a>
 8014384:	2301      	movs	r3, #1
 8014386:	603b      	str	r3, [r7, #0]
 8014388:	006b      	lsls	r3, r5, #1
 801438a:	085b      	lsrs	r3, r3, #1
 801438c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801438e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8014390:	4bb8      	ldr	r3, [pc, #736]	@ (8014674 <_dtoa_r+0x34c>)
 8014392:	4ab8      	ldr	r2, [pc, #736]	@ (8014674 <_dtoa_r+0x34c>)
 8014394:	403b      	ands	r3, r7
 8014396:	4293      	cmp	r3, r2
 8014398:	d116      	bne.n	80143c8 <_dtoa_r+0xa0>
 801439a:	4bb7      	ldr	r3, [pc, #732]	@ (8014678 <_dtoa_r+0x350>)
 801439c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 801439e:	6013      	str	r3, [r2, #0]
 80143a0:	033b      	lsls	r3, r7, #12
 80143a2:	0b1b      	lsrs	r3, r3, #12
 80143a4:	4323      	orrs	r3, r4
 80143a6:	d101      	bne.n	80143ac <_dtoa_r+0x84>
 80143a8:	f000 fd83 	bl	8014eb2 <_dtoa_r+0xb8a>
 80143ac:	4bb3      	ldr	r3, [pc, #716]	@ (801467c <_dtoa_r+0x354>)
 80143ae:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80143b0:	9308      	str	r3, [sp, #32]
 80143b2:	2a00      	cmp	r2, #0
 80143b4:	d002      	beq.n	80143bc <_dtoa_r+0x94>
 80143b6:	4bb2      	ldr	r3, [pc, #712]	@ (8014680 <_dtoa_r+0x358>)
 80143b8:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80143ba:	6013      	str	r3, [r2, #0]
 80143bc:	9808      	ldr	r0, [sp, #32]
 80143be:	b01d      	add	sp, #116	@ 0x74
 80143c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80143c2:	2300      	movs	r3, #0
 80143c4:	603b      	str	r3, [r7, #0]
 80143c6:	e7e2      	b.n	801438e <_dtoa_r+0x66>
 80143c8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80143ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80143cc:	9212      	str	r2, [sp, #72]	@ 0x48
 80143ce:	9313      	str	r3, [sp, #76]	@ 0x4c
 80143d0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80143d2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80143d4:	2200      	movs	r2, #0
 80143d6:	2300      	movs	r3, #0
 80143d8:	f7ec f838 	bl	800044c <__aeabi_dcmpeq>
 80143dc:	1e06      	subs	r6, r0, #0
 80143de:	d00b      	beq.n	80143f8 <_dtoa_r+0xd0>
 80143e0:	2301      	movs	r3, #1
 80143e2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80143e4:	6013      	str	r3, [r2, #0]
 80143e6:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80143e8:	2b00      	cmp	r3, #0
 80143ea:	d002      	beq.n	80143f2 <_dtoa_r+0xca>
 80143ec:	4ba5      	ldr	r3, [pc, #660]	@ (8014684 <_dtoa_r+0x35c>)
 80143ee:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80143f0:	6013      	str	r3, [r2, #0]
 80143f2:	4ba5      	ldr	r3, [pc, #660]	@ (8014688 <_dtoa_r+0x360>)
 80143f4:	9308      	str	r3, [sp, #32]
 80143f6:	e7e1      	b.n	80143bc <_dtoa_r+0x94>
 80143f8:	ab1a      	add	r3, sp, #104	@ 0x68
 80143fa:	9301      	str	r3, [sp, #4]
 80143fc:	ab1b      	add	r3, sp, #108	@ 0x6c
 80143fe:	9300      	str	r3, [sp, #0]
 8014400:	9803      	ldr	r0, [sp, #12]
 8014402:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8014404:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014406:	f001 f9cd 	bl	80157a4 <__d2b>
 801440a:	007a      	lsls	r2, r7, #1
 801440c:	9005      	str	r0, [sp, #20]
 801440e:	0d52      	lsrs	r2, r2, #21
 8014410:	d100      	bne.n	8014414 <_dtoa_r+0xec>
 8014412:	e07b      	b.n	801450c <_dtoa_r+0x1e4>
 8014414:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014416:	9618      	str	r6, [sp, #96]	@ 0x60
 8014418:	0319      	lsls	r1, r3, #12
 801441a:	4b9c      	ldr	r3, [pc, #624]	@ (801468c <_dtoa_r+0x364>)
 801441c:	0b09      	lsrs	r1, r1, #12
 801441e:	430b      	orrs	r3, r1
 8014420:	499b      	ldr	r1, [pc, #620]	@ (8014690 <_dtoa_r+0x368>)
 8014422:	1857      	adds	r7, r2, r1
 8014424:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8014426:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8014428:	0019      	movs	r1, r3
 801442a:	2200      	movs	r2, #0
 801442c:	4b99      	ldr	r3, [pc, #612]	@ (8014694 <_dtoa_r+0x36c>)
 801442e:	f7ed fdb9 	bl	8001fa4 <__aeabi_dsub>
 8014432:	4a99      	ldr	r2, [pc, #612]	@ (8014698 <_dtoa_r+0x370>)
 8014434:	4b99      	ldr	r3, [pc, #612]	@ (801469c <_dtoa_r+0x374>)
 8014436:	f7ed faed 	bl	8001a14 <__aeabi_dmul>
 801443a:	4a99      	ldr	r2, [pc, #612]	@ (80146a0 <_dtoa_r+0x378>)
 801443c:	4b99      	ldr	r3, [pc, #612]	@ (80146a4 <_dtoa_r+0x37c>)
 801443e:	f7ec fb41 	bl	8000ac4 <__aeabi_dadd>
 8014442:	0004      	movs	r4, r0
 8014444:	0038      	movs	r0, r7
 8014446:	000d      	movs	r5, r1
 8014448:	f7ee f9a6 	bl	8002798 <__aeabi_i2d>
 801444c:	4a96      	ldr	r2, [pc, #600]	@ (80146a8 <_dtoa_r+0x380>)
 801444e:	4b97      	ldr	r3, [pc, #604]	@ (80146ac <_dtoa_r+0x384>)
 8014450:	f7ed fae0 	bl	8001a14 <__aeabi_dmul>
 8014454:	0002      	movs	r2, r0
 8014456:	000b      	movs	r3, r1
 8014458:	0020      	movs	r0, r4
 801445a:	0029      	movs	r1, r5
 801445c:	f7ec fb32 	bl	8000ac4 <__aeabi_dadd>
 8014460:	0004      	movs	r4, r0
 8014462:	000d      	movs	r5, r1
 8014464:	f7ee f95c 	bl	8002720 <__aeabi_d2iz>
 8014468:	2200      	movs	r2, #0
 801446a:	9004      	str	r0, [sp, #16]
 801446c:	2300      	movs	r3, #0
 801446e:	0020      	movs	r0, r4
 8014470:	0029      	movs	r1, r5
 8014472:	f7eb fff1 	bl	8000458 <__aeabi_dcmplt>
 8014476:	2800      	cmp	r0, #0
 8014478:	d00b      	beq.n	8014492 <_dtoa_r+0x16a>
 801447a:	9804      	ldr	r0, [sp, #16]
 801447c:	f7ee f98c 	bl	8002798 <__aeabi_i2d>
 8014480:	002b      	movs	r3, r5
 8014482:	0022      	movs	r2, r4
 8014484:	f7eb ffe2 	bl	800044c <__aeabi_dcmpeq>
 8014488:	4243      	negs	r3, r0
 801448a:	4158      	adcs	r0, r3
 801448c:	9b04      	ldr	r3, [sp, #16]
 801448e:	1a1b      	subs	r3, r3, r0
 8014490:	9304      	str	r3, [sp, #16]
 8014492:	2301      	movs	r3, #1
 8014494:	9315      	str	r3, [sp, #84]	@ 0x54
 8014496:	9b04      	ldr	r3, [sp, #16]
 8014498:	2b16      	cmp	r3, #22
 801449a:	d810      	bhi.n	80144be <_dtoa_r+0x196>
 801449c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 801449e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80144a0:	9a04      	ldr	r2, [sp, #16]
 80144a2:	4b83      	ldr	r3, [pc, #524]	@ (80146b0 <_dtoa_r+0x388>)
 80144a4:	00d2      	lsls	r2, r2, #3
 80144a6:	189b      	adds	r3, r3, r2
 80144a8:	681a      	ldr	r2, [r3, #0]
 80144aa:	685b      	ldr	r3, [r3, #4]
 80144ac:	f7eb ffd4 	bl	8000458 <__aeabi_dcmplt>
 80144b0:	2800      	cmp	r0, #0
 80144b2:	d047      	beq.n	8014544 <_dtoa_r+0x21c>
 80144b4:	9b04      	ldr	r3, [sp, #16]
 80144b6:	3b01      	subs	r3, #1
 80144b8:	9304      	str	r3, [sp, #16]
 80144ba:	2300      	movs	r3, #0
 80144bc:	9315      	str	r3, [sp, #84]	@ 0x54
 80144be:	2200      	movs	r2, #0
 80144c0:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80144c2:	9206      	str	r2, [sp, #24]
 80144c4:	1bdb      	subs	r3, r3, r7
 80144c6:	1e5a      	subs	r2, r3, #1
 80144c8:	d53e      	bpl.n	8014548 <_dtoa_r+0x220>
 80144ca:	2201      	movs	r2, #1
 80144cc:	1ad3      	subs	r3, r2, r3
 80144ce:	9306      	str	r3, [sp, #24]
 80144d0:	2300      	movs	r3, #0
 80144d2:	930d      	str	r3, [sp, #52]	@ 0x34
 80144d4:	9b04      	ldr	r3, [sp, #16]
 80144d6:	2b00      	cmp	r3, #0
 80144d8:	db38      	blt.n	801454c <_dtoa_r+0x224>
 80144da:	9a04      	ldr	r2, [sp, #16]
 80144dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80144de:	4694      	mov	ip, r2
 80144e0:	4463      	add	r3, ip
 80144e2:	930d      	str	r3, [sp, #52]	@ 0x34
 80144e4:	2300      	movs	r3, #0
 80144e6:	9214      	str	r2, [sp, #80]	@ 0x50
 80144e8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80144ea:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80144ec:	2401      	movs	r4, #1
 80144ee:	2b09      	cmp	r3, #9
 80144f0:	d867      	bhi.n	80145c2 <_dtoa_r+0x29a>
 80144f2:	2b05      	cmp	r3, #5
 80144f4:	dd02      	ble.n	80144fc <_dtoa_r+0x1d4>
 80144f6:	2400      	movs	r4, #0
 80144f8:	3b04      	subs	r3, #4
 80144fa:	9322      	str	r3, [sp, #136]	@ 0x88
 80144fc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80144fe:	1e98      	subs	r0, r3, #2
 8014500:	2803      	cmp	r0, #3
 8014502:	d867      	bhi.n	80145d4 <_dtoa_r+0x2ac>
 8014504:	f7eb fe08 	bl	8000118 <__gnu_thumb1_case_uqi>
 8014508:	5b383a2b 	.word	0x5b383a2b
 801450c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801450e:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8014510:	18f6      	adds	r6, r6, r3
 8014512:	4b68      	ldr	r3, [pc, #416]	@ (80146b4 <_dtoa_r+0x38c>)
 8014514:	18f2      	adds	r2, r6, r3
 8014516:	2a20      	cmp	r2, #32
 8014518:	dd0f      	ble.n	801453a <_dtoa_r+0x212>
 801451a:	2340      	movs	r3, #64	@ 0x40
 801451c:	1a9b      	subs	r3, r3, r2
 801451e:	409f      	lsls	r7, r3
 8014520:	4b65      	ldr	r3, [pc, #404]	@ (80146b8 <_dtoa_r+0x390>)
 8014522:	0038      	movs	r0, r7
 8014524:	18f3      	adds	r3, r6, r3
 8014526:	40dc      	lsrs	r4, r3
 8014528:	4320      	orrs	r0, r4
 801452a:	f7ee f963 	bl	80027f4 <__aeabi_ui2d>
 801452e:	2201      	movs	r2, #1
 8014530:	4b62      	ldr	r3, [pc, #392]	@ (80146bc <_dtoa_r+0x394>)
 8014532:	1e77      	subs	r7, r6, #1
 8014534:	18cb      	adds	r3, r1, r3
 8014536:	9218      	str	r2, [sp, #96]	@ 0x60
 8014538:	e776      	b.n	8014428 <_dtoa_r+0x100>
 801453a:	2320      	movs	r3, #32
 801453c:	0020      	movs	r0, r4
 801453e:	1a9b      	subs	r3, r3, r2
 8014540:	4098      	lsls	r0, r3
 8014542:	e7f2      	b.n	801452a <_dtoa_r+0x202>
 8014544:	9015      	str	r0, [sp, #84]	@ 0x54
 8014546:	e7ba      	b.n	80144be <_dtoa_r+0x196>
 8014548:	920d      	str	r2, [sp, #52]	@ 0x34
 801454a:	e7c3      	b.n	80144d4 <_dtoa_r+0x1ac>
 801454c:	9b06      	ldr	r3, [sp, #24]
 801454e:	9a04      	ldr	r2, [sp, #16]
 8014550:	1a9b      	subs	r3, r3, r2
 8014552:	9306      	str	r3, [sp, #24]
 8014554:	4253      	negs	r3, r2
 8014556:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014558:	2300      	movs	r3, #0
 801455a:	9314      	str	r3, [sp, #80]	@ 0x50
 801455c:	e7c5      	b.n	80144ea <_dtoa_r+0x1c2>
 801455e:	2300      	movs	r3, #0
 8014560:	9310      	str	r3, [sp, #64]	@ 0x40
 8014562:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014564:	930e      	str	r3, [sp, #56]	@ 0x38
 8014566:	9309      	str	r3, [sp, #36]	@ 0x24
 8014568:	2b00      	cmp	r3, #0
 801456a:	dc13      	bgt.n	8014594 <_dtoa_r+0x26c>
 801456c:	2301      	movs	r3, #1
 801456e:	001a      	movs	r2, r3
 8014570:	930e      	str	r3, [sp, #56]	@ 0x38
 8014572:	9309      	str	r3, [sp, #36]	@ 0x24
 8014574:	9223      	str	r2, [sp, #140]	@ 0x8c
 8014576:	e00d      	b.n	8014594 <_dtoa_r+0x26c>
 8014578:	2301      	movs	r3, #1
 801457a:	e7f1      	b.n	8014560 <_dtoa_r+0x238>
 801457c:	2300      	movs	r3, #0
 801457e:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8014580:	9310      	str	r3, [sp, #64]	@ 0x40
 8014582:	4694      	mov	ip, r2
 8014584:	9b04      	ldr	r3, [sp, #16]
 8014586:	4463      	add	r3, ip
 8014588:	930e      	str	r3, [sp, #56]	@ 0x38
 801458a:	3301      	adds	r3, #1
 801458c:	9309      	str	r3, [sp, #36]	@ 0x24
 801458e:	2b00      	cmp	r3, #0
 8014590:	dc00      	bgt.n	8014594 <_dtoa_r+0x26c>
 8014592:	2301      	movs	r3, #1
 8014594:	9a03      	ldr	r2, [sp, #12]
 8014596:	2100      	movs	r1, #0
 8014598:	69d0      	ldr	r0, [r2, #28]
 801459a:	2204      	movs	r2, #4
 801459c:	0015      	movs	r5, r2
 801459e:	3514      	adds	r5, #20
 80145a0:	429d      	cmp	r5, r3
 80145a2:	d91b      	bls.n	80145dc <_dtoa_r+0x2b4>
 80145a4:	6041      	str	r1, [r0, #4]
 80145a6:	9803      	ldr	r0, [sp, #12]
 80145a8:	f000 fdb8 	bl	801511c <_Balloc>
 80145ac:	9008      	str	r0, [sp, #32]
 80145ae:	2800      	cmp	r0, #0
 80145b0:	d117      	bne.n	80145e2 <_dtoa_r+0x2ba>
 80145b2:	21b0      	movs	r1, #176	@ 0xb0
 80145b4:	4b42      	ldr	r3, [pc, #264]	@ (80146c0 <_dtoa_r+0x398>)
 80145b6:	482e      	ldr	r0, [pc, #184]	@ (8014670 <_dtoa_r+0x348>)
 80145b8:	9a08      	ldr	r2, [sp, #32]
 80145ba:	31ff      	adds	r1, #255	@ 0xff
 80145bc:	e6c9      	b.n	8014352 <_dtoa_r+0x2a>
 80145be:	2301      	movs	r3, #1
 80145c0:	e7dd      	b.n	801457e <_dtoa_r+0x256>
 80145c2:	2300      	movs	r3, #0
 80145c4:	9410      	str	r4, [sp, #64]	@ 0x40
 80145c6:	9322      	str	r3, [sp, #136]	@ 0x88
 80145c8:	3b01      	subs	r3, #1
 80145ca:	930e      	str	r3, [sp, #56]	@ 0x38
 80145cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80145ce:	2200      	movs	r2, #0
 80145d0:	3313      	adds	r3, #19
 80145d2:	e7cf      	b.n	8014574 <_dtoa_r+0x24c>
 80145d4:	2301      	movs	r3, #1
 80145d6:	9310      	str	r3, [sp, #64]	@ 0x40
 80145d8:	3b02      	subs	r3, #2
 80145da:	e7f6      	b.n	80145ca <_dtoa_r+0x2a2>
 80145dc:	3101      	adds	r1, #1
 80145de:	0052      	lsls	r2, r2, #1
 80145e0:	e7dc      	b.n	801459c <_dtoa_r+0x274>
 80145e2:	9b03      	ldr	r3, [sp, #12]
 80145e4:	9a08      	ldr	r2, [sp, #32]
 80145e6:	69db      	ldr	r3, [r3, #28]
 80145e8:	601a      	str	r2, [r3, #0]
 80145ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80145ec:	2b0e      	cmp	r3, #14
 80145ee:	d900      	bls.n	80145f2 <_dtoa_r+0x2ca>
 80145f0:	e0d9      	b.n	80147a6 <_dtoa_r+0x47e>
 80145f2:	2c00      	cmp	r4, #0
 80145f4:	d100      	bne.n	80145f8 <_dtoa_r+0x2d0>
 80145f6:	e0d6      	b.n	80147a6 <_dtoa_r+0x47e>
 80145f8:	9b04      	ldr	r3, [sp, #16]
 80145fa:	2b00      	cmp	r3, #0
 80145fc:	dd64      	ble.n	80146c8 <_dtoa_r+0x3a0>
 80145fe:	210f      	movs	r1, #15
 8014600:	9a04      	ldr	r2, [sp, #16]
 8014602:	4b2b      	ldr	r3, [pc, #172]	@ (80146b0 <_dtoa_r+0x388>)
 8014604:	400a      	ands	r2, r1
 8014606:	00d2      	lsls	r2, r2, #3
 8014608:	189b      	adds	r3, r3, r2
 801460a:	681e      	ldr	r6, [r3, #0]
 801460c:	685f      	ldr	r7, [r3, #4]
 801460e:	9b04      	ldr	r3, [sp, #16]
 8014610:	2402      	movs	r4, #2
 8014612:	111d      	asrs	r5, r3, #4
 8014614:	05db      	lsls	r3, r3, #23
 8014616:	d50a      	bpl.n	801462e <_dtoa_r+0x306>
 8014618:	4b2a      	ldr	r3, [pc, #168]	@ (80146c4 <_dtoa_r+0x39c>)
 801461a:	400d      	ands	r5, r1
 801461c:	6a1a      	ldr	r2, [r3, #32]
 801461e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014620:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8014622:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8014624:	f7ec fdb2 	bl	800118c <__aeabi_ddiv>
 8014628:	900a      	str	r0, [sp, #40]	@ 0x28
 801462a:	910b      	str	r1, [sp, #44]	@ 0x2c
 801462c:	3401      	adds	r4, #1
 801462e:	4b25      	ldr	r3, [pc, #148]	@ (80146c4 <_dtoa_r+0x39c>)
 8014630:	930c      	str	r3, [sp, #48]	@ 0x30
 8014632:	2d00      	cmp	r5, #0
 8014634:	d108      	bne.n	8014648 <_dtoa_r+0x320>
 8014636:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8014638:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801463a:	0032      	movs	r2, r6
 801463c:	003b      	movs	r3, r7
 801463e:	f7ec fda5 	bl	800118c <__aeabi_ddiv>
 8014642:	900a      	str	r0, [sp, #40]	@ 0x28
 8014644:	910b      	str	r1, [sp, #44]	@ 0x2c
 8014646:	e05a      	b.n	80146fe <_dtoa_r+0x3d6>
 8014648:	2301      	movs	r3, #1
 801464a:	421d      	tst	r5, r3
 801464c:	d009      	beq.n	8014662 <_dtoa_r+0x33a>
 801464e:	18e4      	adds	r4, r4, r3
 8014650:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014652:	0030      	movs	r0, r6
 8014654:	681a      	ldr	r2, [r3, #0]
 8014656:	685b      	ldr	r3, [r3, #4]
 8014658:	0039      	movs	r1, r7
 801465a:	f7ed f9db 	bl	8001a14 <__aeabi_dmul>
 801465e:	0006      	movs	r6, r0
 8014660:	000f      	movs	r7, r1
 8014662:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014664:	106d      	asrs	r5, r5, #1
 8014666:	3308      	adds	r3, #8
 8014668:	e7e2      	b.n	8014630 <_dtoa_r+0x308>
 801466a:	46c0      	nop			@ (mov r8, r8)
 801466c:	08019fa7 	.word	0x08019fa7
 8014670:	08019fbe 	.word	0x08019fbe
 8014674:	7ff00000 	.word	0x7ff00000
 8014678:	0000270f 	.word	0x0000270f
 801467c:	08019fa3 	.word	0x08019fa3
 8014680:	08019fa6 	.word	0x08019fa6
 8014684:	08019f77 	.word	0x08019f77
 8014688:	08019f76 	.word	0x08019f76
 801468c:	3ff00000 	.word	0x3ff00000
 8014690:	fffffc01 	.word	0xfffffc01
 8014694:	3ff80000 	.word	0x3ff80000
 8014698:	636f4361 	.word	0x636f4361
 801469c:	3fd287a7 	.word	0x3fd287a7
 80146a0:	8b60c8b3 	.word	0x8b60c8b3
 80146a4:	3fc68a28 	.word	0x3fc68a28
 80146a8:	509f79fb 	.word	0x509f79fb
 80146ac:	3fd34413 	.word	0x3fd34413
 80146b0:	0801a0b8 	.word	0x0801a0b8
 80146b4:	00000432 	.word	0x00000432
 80146b8:	00000412 	.word	0x00000412
 80146bc:	fe100000 	.word	0xfe100000
 80146c0:	0801a016 	.word	0x0801a016
 80146c4:	0801a090 	.word	0x0801a090
 80146c8:	9b04      	ldr	r3, [sp, #16]
 80146ca:	2402      	movs	r4, #2
 80146cc:	2b00      	cmp	r3, #0
 80146ce:	d016      	beq.n	80146fe <_dtoa_r+0x3d6>
 80146d0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80146d2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80146d4:	220f      	movs	r2, #15
 80146d6:	425d      	negs	r5, r3
 80146d8:	402a      	ands	r2, r5
 80146da:	4bd7      	ldr	r3, [pc, #860]	@ (8014a38 <_dtoa_r+0x710>)
 80146dc:	00d2      	lsls	r2, r2, #3
 80146de:	189b      	adds	r3, r3, r2
 80146e0:	681a      	ldr	r2, [r3, #0]
 80146e2:	685b      	ldr	r3, [r3, #4]
 80146e4:	f7ed f996 	bl	8001a14 <__aeabi_dmul>
 80146e8:	2701      	movs	r7, #1
 80146ea:	2300      	movs	r3, #0
 80146ec:	900a      	str	r0, [sp, #40]	@ 0x28
 80146ee:	910b      	str	r1, [sp, #44]	@ 0x2c
 80146f0:	4ed2      	ldr	r6, [pc, #840]	@ (8014a3c <_dtoa_r+0x714>)
 80146f2:	112d      	asrs	r5, r5, #4
 80146f4:	2d00      	cmp	r5, #0
 80146f6:	d000      	beq.n	80146fa <_dtoa_r+0x3d2>
 80146f8:	e0ba      	b.n	8014870 <_dtoa_r+0x548>
 80146fa:	2b00      	cmp	r3, #0
 80146fc:	d1a1      	bne.n	8014642 <_dtoa_r+0x31a>
 80146fe:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8014700:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8014702:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8014704:	2b00      	cmp	r3, #0
 8014706:	d100      	bne.n	801470a <_dtoa_r+0x3e2>
 8014708:	e0bd      	b.n	8014886 <_dtoa_r+0x55e>
 801470a:	2200      	movs	r2, #0
 801470c:	0030      	movs	r0, r6
 801470e:	0039      	movs	r1, r7
 8014710:	4bcb      	ldr	r3, [pc, #812]	@ (8014a40 <_dtoa_r+0x718>)
 8014712:	f7eb fea1 	bl	8000458 <__aeabi_dcmplt>
 8014716:	2800      	cmp	r0, #0
 8014718:	d100      	bne.n	801471c <_dtoa_r+0x3f4>
 801471a:	e0b4      	b.n	8014886 <_dtoa_r+0x55e>
 801471c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801471e:	2b00      	cmp	r3, #0
 8014720:	d100      	bne.n	8014724 <_dtoa_r+0x3fc>
 8014722:	e0b0      	b.n	8014886 <_dtoa_r+0x55e>
 8014724:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014726:	2b00      	cmp	r3, #0
 8014728:	dd39      	ble.n	801479e <_dtoa_r+0x476>
 801472a:	9b04      	ldr	r3, [sp, #16]
 801472c:	2200      	movs	r2, #0
 801472e:	3b01      	subs	r3, #1
 8014730:	930c      	str	r3, [sp, #48]	@ 0x30
 8014732:	0030      	movs	r0, r6
 8014734:	4bc3      	ldr	r3, [pc, #780]	@ (8014a44 <_dtoa_r+0x71c>)
 8014736:	0039      	movs	r1, r7
 8014738:	f7ed f96c 	bl	8001a14 <__aeabi_dmul>
 801473c:	900a      	str	r0, [sp, #40]	@ 0x28
 801473e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8014740:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014742:	3401      	adds	r4, #1
 8014744:	0020      	movs	r0, r4
 8014746:	9311      	str	r3, [sp, #68]	@ 0x44
 8014748:	f7ee f826 	bl	8002798 <__aeabi_i2d>
 801474c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801474e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014750:	f7ed f960 	bl	8001a14 <__aeabi_dmul>
 8014754:	4bbc      	ldr	r3, [pc, #752]	@ (8014a48 <_dtoa_r+0x720>)
 8014756:	2200      	movs	r2, #0
 8014758:	f7ec f9b4 	bl	8000ac4 <__aeabi_dadd>
 801475c:	4bbb      	ldr	r3, [pc, #748]	@ (8014a4c <_dtoa_r+0x724>)
 801475e:	0006      	movs	r6, r0
 8014760:	18cf      	adds	r7, r1, r3
 8014762:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014764:	2b00      	cmp	r3, #0
 8014766:	d000      	beq.n	801476a <_dtoa_r+0x442>
 8014768:	e091      	b.n	801488e <_dtoa_r+0x566>
 801476a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801476c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801476e:	2200      	movs	r2, #0
 8014770:	4bb7      	ldr	r3, [pc, #732]	@ (8014a50 <_dtoa_r+0x728>)
 8014772:	f7ed fc17 	bl	8001fa4 <__aeabi_dsub>
 8014776:	0032      	movs	r2, r6
 8014778:	003b      	movs	r3, r7
 801477a:	0004      	movs	r4, r0
 801477c:	000d      	movs	r5, r1
 801477e:	f7eb fe7f 	bl	8000480 <__aeabi_dcmpgt>
 8014782:	2800      	cmp	r0, #0
 8014784:	d000      	beq.n	8014788 <_dtoa_r+0x460>
 8014786:	e29d      	b.n	8014cc4 <_dtoa_r+0x99c>
 8014788:	2180      	movs	r1, #128	@ 0x80
 801478a:	0609      	lsls	r1, r1, #24
 801478c:	187b      	adds	r3, r7, r1
 801478e:	0032      	movs	r2, r6
 8014790:	0020      	movs	r0, r4
 8014792:	0029      	movs	r1, r5
 8014794:	f7eb fe60 	bl	8000458 <__aeabi_dcmplt>
 8014798:	2800      	cmp	r0, #0
 801479a:	d000      	beq.n	801479e <_dtoa_r+0x476>
 801479c:	e130      	b.n	8014a00 <_dtoa_r+0x6d8>
 801479e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80147a0:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 80147a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80147a4:	940b      	str	r4, [sp, #44]	@ 0x2c
 80147a6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80147a8:	2b00      	cmp	r3, #0
 80147aa:	da00      	bge.n	80147ae <_dtoa_r+0x486>
 80147ac:	e177      	b.n	8014a9e <_dtoa_r+0x776>
 80147ae:	9a04      	ldr	r2, [sp, #16]
 80147b0:	2a0e      	cmp	r2, #14
 80147b2:	dd00      	ble.n	80147b6 <_dtoa_r+0x48e>
 80147b4:	e173      	b.n	8014a9e <_dtoa_r+0x776>
 80147b6:	4ba0      	ldr	r3, [pc, #640]	@ (8014a38 <_dtoa_r+0x710>)
 80147b8:	00d2      	lsls	r2, r2, #3
 80147ba:	189b      	adds	r3, r3, r2
 80147bc:	685c      	ldr	r4, [r3, #4]
 80147be:	681b      	ldr	r3, [r3, #0]
 80147c0:	9306      	str	r3, [sp, #24]
 80147c2:	9407      	str	r4, [sp, #28]
 80147c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80147c6:	2b00      	cmp	r3, #0
 80147c8:	da03      	bge.n	80147d2 <_dtoa_r+0x4aa>
 80147ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80147cc:	2b00      	cmp	r3, #0
 80147ce:	dc00      	bgt.n	80147d2 <_dtoa_r+0x4aa>
 80147d0:	e106      	b.n	80149e0 <_dtoa_r+0x6b8>
 80147d2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80147d4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80147d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80147d8:	9d08      	ldr	r5, [sp, #32]
 80147da:	3b01      	subs	r3, #1
 80147dc:	195b      	adds	r3, r3, r5
 80147de:	930a      	str	r3, [sp, #40]	@ 0x28
 80147e0:	9a06      	ldr	r2, [sp, #24]
 80147e2:	9b07      	ldr	r3, [sp, #28]
 80147e4:	0030      	movs	r0, r6
 80147e6:	0039      	movs	r1, r7
 80147e8:	f7ec fcd0 	bl	800118c <__aeabi_ddiv>
 80147ec:	f7ed ff98 	bl	8002720 <__aeabi_d2iz>
 80147f0:	9009      	str	r0, [sp, #36]	@ 0x24
 80147f2:	f7ed ffd1 	bl	8002798 <__aeabi_i2d>
 80147f6:	9a06      	ldr	r2, [sp, #24]
 80147f8:	9b07      	ldr	r3, [sp, #28]
 80147fa:	f7ed f90b 	bl	8001a14 <__aeabi_dmul>
 80147fe:	0002      	movs	r2, r0
 8014800:	000b      	movs	r3, r1
 8014802:	0030      	movs	r0, r6
 8014804:	0039      	movs	r1, r7
 8014806:	f7ed fbcd 	bl	8001fa4 <__aeabi_dsub>
 801480a:	002b      	movs	r3, r5
 801480c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801480e:	3501      	adds	r5, #1
 8014810:	3230      	adds	r2, #48	@ 0x30
 8014812:	701a      	strb	r2, [r3, #0]
 8014814:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014816:	002c      	movs	r4, r5
 8014818:	429a      	cmp	r2, r3
 801481a:	d000      	beq.n	801481e <_dtoa_r+0x4f6>
 801481c:	e131      	b.n	8014a82 <_dtoa_r+0x75a>
 801481e:	0002      	movs	r2, r0
 8014820:	000b      	movs	r3, r1
 8014822:	f7ec f94f 	bl	8000ac4 <__aeabi_dadd>
 8014826:	9a06      	ldr	r2, [sp, #24]
 8014828:	9b07      	ldr	r3, [sp, #28]
 801482a:	0006      	movs	r6, r0
 801482c:	000f      	movs	r7, r1
 801482e:	f7eb fe27 	bl	8000480 <__aeabi_dcmpgt>
 8014832:	2800      	cmp	r0, #0
 8014834:	d000      	beq.n	8014838 <_dtoa_r+0x510>
 8014836:	e10f      	b.n	8014a58 <_dtoa_r+0x730>
 8014838:	9a06      	ldr	r2, [sp, #24]
 801483a:	9b07      	ldr	r3, [sp, #28]
 801483c:	0030      	movs	r0, r6
 801483e:	0039      	movs	r1, r7
 8014840:	f7eb fe04 	bl	800044c <__aeabi_dcmpeq>
 8014844:	2800      	cmp	r0, #0
 8014846:	d003      	beq.n	8014850 <_dtoa_r+0x528>
 8014848:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801484a:	07dd      	lsls	r5, r3, #31
 801484c:	d500      	bpl.n	8014850 <_dtoa_r+0x528>
 801484e:	e103      	b.n	8014a58 <_dtoa_r+0x730>
 8014850:	9905      	ldr	r1, [sp, #20]
 8014852:	9803      	ldr	r0, [sp, #12]
 8014854:	f000 fca6 	bl	80151a4 <_Bfree>
 8014858:	2300      	movs	r3, #0
 801485a:	7023      	strb	r3, [r4, #0]
 801485c:	9b04      	ldr	r3, [sp, #16]
 801485e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8014860:	3301      	adds	r3, #1
 8014862:	6013      	str	r3, [r2, #0]
 8014864:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8014866:	2b00      	cmp	r3, #0
 8014868:	d100      	bne.n	801486c <_dtoa_r+0x544>
 801486a:	e5a7      	b.n	80143bc <_dtoa_r+0x94>
 801486c:	601c      	str	r4, [r3, #0]
 801486e:	e5a5      	b.n	80143bc <_dtoa_r+0x94>
 8014870:	423d      	tst	r5, r7
 8014872:	d005      	beq.n	8014880 <_dtoa_r+0x558>
 8014874:	6832      	ldr	r2, [r6, #0]
 8014876:	6873      	ldr	r3, [r6, #4]
 8014878:	f7ed f8cc 	bl	8001a14 <__aeabi_dmul>
 801487c:	003b      	movs	r3, r7
 801487e:	3401      	adds	r4, #1
 8014880:	106d      	asrs	r5, r5, #1
 8014882:	3608      	adds	r6, #8
 8014884:	e736      	b.n	80146f4 <_dtoa_r+0x3cc>
 8014886:	9b04      	ldr	r3, [sp, #16]
 8014888:	930c      	str	r3, [sp, #48]	@ 0x30
 801488a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801488c:	e75a      	b.n	8014744 <_dtoa_r+0x41c>
 801488e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014890:	4b69      	ldr	r3, [pc, #420]	@ (8014a38 <_dtoa_r+0x710>)
 8014892:	3a01      	subs	r2, #1
 8014894:	00d2      	lsls	r2, r2, #3
 8014896:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8014898:	189b      	adds	r3, r3, r2
 801489a:	681a      	ldr	r2, [r3, #0]
 801489c:	685b      	ldr	r3, [r3, #4]
 801489e:	2900      	cmp	r1, #0
 80148a0:	d04c      	beq.n	801493c <_dtoa_r+0x614>
 80148a2:	2000      	movs	r0, #0
 80148a4:	496b      	ldr	r1, [pc, #428]	@ (8014a54 <_dtoa_r+0x72c>)
 80148a6:	f7ec fc71 	bl	800118c <__aeabi_ddiv>
 80148aa:	0032      	movs	r2, r6
 80148ac:	003b      	movs	r3, r7
 80148ae:	f7ed fb79 	bl	8001fa4 <__aeabi_dsub>
 80148b2:	9a08      	ldr	r2, [sp, #32]
 80148b4:	0006      	movs	r6, r0
 80148b6:	4694      	mov	ip, r2
 80148b8:	000f      	movs	r7, r1
 80148ba:	9b08      	ldr	r3, [sp, #32]
 80148bc:	9316      	str	r3, [sp, #88]	@ 0x58
 80148be:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80148c0:	4463      	add	r3, ip
 80148c2:	9311      	str	r3, [sp, #68]	@ 0x44
 80148c4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80148c6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80148c8:	f7ed ff2a 	bl	8002720 <__aeabi_d2iz>
 80148cc:	0005      	movs	r5, r0
 80148ce:	f7ed ff63 	bl	8002798 <__aeabi_i2d>
 80148d2:	0002      	movs	r2, r0
 80148d4:	000b      	movs	r3, r1
 80148d6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80148d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80148da:	f7ed fb63 	bl	8001fa4 <__aeabi_dsub>
 80148de:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80148e0:	3530      	adds	r5, #48	@ 0x30
 80148e2:	1c5c      	adds	r4, r3, #1
 80148e4:	701d      	strb	r5, [r3, #0]
 80148e6:	0032      	movs	r2, r6
 80148e8:	003b      	movs	r3, r7
 80148ea:	900a      	str	r0, [sp, #40]	@ 0x28
 80148ec:	910b      	str	r1, [sp, #44]	@ 0x2c
 80148ee:	f7eb fdb3 	bl	8000458 <__aeabi_dcmplt>
 80148f2:	2800      	cmp	r0, #0
 80148f4:	d16a      	bne.n	80149cc <_dtoa_r+0x6a4>
 80148f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80148f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80148fa:	2000      	movs	r0, #0
 80148fc:	4950      	ldr	r1, [pc, #320]	@ (8014a40 <_dtoa_r+0x718>)
 80148fe:	f7ed fb51 	bl	8001fa4 <__aeabi_dsub>
 8014902:	0032      	movs	r2, r6
 8014904:	003b      	movs	r3, r7
 8014906:	f7eb fda7 	bl	8000458 <__aeabi_dcmplt>
 801490a:	2800      	cmp	r0, #0
 801490c:	d000      	beq.n	8014910 <_dtoa_r+0x5e8>
 801490e:	e0a5      	b.n	8014a5c <_dtoa_r+0x734>
 8014910:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014912:	42a3      	cmp	r3, r4
 8014914:	d100      	bne.n	8014918 <_dtoa_r+0x5f0>
 8014916:	e742      	b.n	801479e <_dtoa_r+0x476>
 8014918:	2200      	movs	r2, #0
 801491a:	0030      	movs	r0, r6
 801491c:	0039      	movs	r1, r7
 801491e:	4b49      	ldr	r3, [pc, #292]	@ (8014a44 <_dtoa_r+0x71c>)
 8014920:	f7ed f878 	bl	8001a14 <__aeabi_dmul>
 8014924:	2200      	movs	r2, #0
 8014926:	0006      	movs	r6, r0
 8014928:	000f      	movs	r7, r1
 801492a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801492c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801492e:	4b45      	ldr	r3, [pc, #276]	@ (8014a44 <_dtoa_r+0x71c>)
 8014930:	f7ed f870 	bl	8001a14 <__aeabi_dmul>
 8014934:	9416      	str	r4, [sp, #88]	@ 0x58
 8014936:	900a      	str	r0, [sp, #40]	@ 0x28
 8014938:	910b      	str	r1, [sp, #44]	@ 0x2c
 801493a:	e7c3      	b.n	80148c4 <_dtoa_r+0x59c>
 801493c:	0030      	movs	r0, r6
 801493e:	0039      	movs	r1, r7
 8014940:	f7ed f868 	bl	8001a14 <__aeabi_dmul>
 8014944:	9d08      	ldr	r5, [sp, #32]
 8014946:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014948:	002b      	movs	r3, r5
 801494a:	4694      	mov	ip, r2
 801494c:	9016      	str	r0, [sp, #88]	@ 0x58
 801494e:	9117      	str	r1, [sp, #92]	@ 0x5c
 8014950:	4463      	add	r3, ip
 8014952:	9319      	str	r3, [sp, #100]	@ 0x64
 8014954:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8014956:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8014958:	f7ed fee2 	bl	8002720 <__aeabi_d2iz>
 801495c:	0004      	movs	r4, r0
 801495e:	f7ed ff1b 	bl	8002798 <__aeabi_i2d>
 8014962:	000b      	movs	r3, r1
 8014964:	0002      	movs	r2, r0
 8014966:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8014968:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801496a:	f7ed fb1b 	bl	8001fa4 <__aeabi_dsub>
 801496e:	3430      	adds	r4, #48	@ 0x30
 8014970:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014972:	702c      	strb	r4, [r5, #0]
 8014974:	3501      	adds	r5, #1
 8014976:	0006      	movs	r6, r0
 8014978:	000f      	movs	r7, r1
 801497a:	42ab      	cmp	r3, r5
 801497c:	d129      	bne.n	80149d2 <_dtoa_r+0x6aa>
 801497e:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8014980:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8014982:	9b08      	ldr	r3, [sp, #32]
 8014984:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8014986:	469c      	mov	ip, r3
 8014988:	2200      	movs	r2, #0
 801498a:	4b32      	ldr	r3, [pc, #200]	@ (8014a54 <_dtoa_r+0x72c>)
 801498c:	4464      	add	r4, ip
 801498e:	f7ec f899 	bl	8000ac4 <__aeabi_dadd>
 8014992:	0002      	movs	r2, r0
 8014994:	000b      	movs	r3, r1
 8014996:	0030      	movs	r0, r6
 8014998:	0039      	movs	r1, r7
 801499a:	f7eb fd71 	bl	8000480 <__aeabi_dcmpgt>
 801499e:	2800      	cmp	r0, #0
 80149a0:	d15c      	bne.n	8014a5c <_dtoa_r+0x734>
 80149a2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80149a4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80149a6:	2000      	movs	r0, #0
 80149a8:	492a      	ldr	r1, [pc, #168]	@ (8014a54 <_dtoa_r+0x72c>)
 80149aa:	f7ed fafb 	bl	8001fa4 <__aeabi_dsub>
 80149ae:	0002      	movs	r2, r0
 80149b0:	000b      	movs	r3, r1
 80149b2:	0030      	movs	r0, r6
 80149b4:	0039      	movs	r1, r7
 80149b6:	f7eb fd4f 	bl	8000458 <__aeabi_dcmplt>
 80149ba:	2800      	cmp	r0, #0
 80149bc:	d100      	bne.n	80149c0 <_dtoa_r+0x698>
 80149be:	e6ee      	b.n	801479e <_dtoa_r+0x476>
 80149c0:	0023      	movs	r3, r4
 80149c2:	3c01      	subs	r4, #1
 80149c4:	7822      	ldrb	r2, [r4, #0]
 80149c6:	2a30      	cmp	r2, #48	@ 0x30
 80149c8:	d0fa      	beq.n	80149c0 <_dtoa_r+0x698>
 80149ca:	001c      	movs	r4, r3
 80149cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80149ce:	9304      	str	r3, [sp, #16]
 80149d0:	e73e      	b.n	8014850 <_dtoa_r+0x528>
 80149d2:	2200      	movs	r2, #0
 80149d4:	4b1b      	ldr	r3, [pc, #108]	@ (8014a44 <_dtoa_r+0x71c>)
 80149d6:	f7ed f81d 	bl	8001a14 <__aeabi_dmul>
 80149da:	900a      	str	r0, [sp, #40]	@ 0x28
 80149dc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80149de:	e7b9      	b.n	8014954 <_dtoa_r+0x62c>
 80149e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80149e2:	2b00      	cmp	r3, #0
 80149e4:	d10c      	bne.n	8014a00 <_dtoa_r+0x6d8>
 80149e6:	9806      	ldr	r0, [sp, #24]
 80149e8:	9907      	ldr	r1, [sp, #28]
 80149ea:	2200      	movs	r2, #0
 80149ec:	4b18      	ldr	r3, [pc, #96]	@ (8014a50 <_dtoa_r+0x728>)
 80149ee:	f7ed f811 	bl	8001a14 <__aeabi_dmul>
 80149f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80149f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80149f6:	f7eb fd4d 	bl	8000494 <__aeabi_dcmpge>
 80149fa:	2800      	cmp	r0, #0
 80149fc:	d100      	bne.n	8014a00 <_dtoa_r+0x6d8>
 80149fe:	e164      	b.n	8014cca <_dtoa_r+0x9a2>
 8014a00:	2600      	movs	r6, #0
 8014a02:	0037      	movs	r7, r6
 8014a04:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014a06:	9c08      	ldr	r4, [sp, #32]
 8014a08:	43db      	mvns	r3, r3
 8014a0a:	930c      	str	r3, [sp, #48]	@ 0x30
 8014a0c:	2300      	movs	r3, #0
 8014a0e:	9304      	str	r3, [sp, #16]
 8014a10:	0031      	movs	r1, r6
 8014a12:	9803      	ldr	r0, [sp, #12]
 8014a14:	f000 fbc6 	bl	80151a4 <_Bfree>
 8014a18:	2f00      	cmp	r7, #0
 8014a1a:	d0d7      	beq.n	80149cc <_dtoa_r+0x6a4>
 8014a1c:	9b04      	ldr	r3, [sp, #16]
 8014a1e:	2b00      	cmp	r3, #0
 8014a20:	d005      	beq.n	8014a2e <_dtoa_r+0x706>
 8014a22:	42bb      	cmp	r3, r7
 8014a24:	d003      	beq.n	8014a2e <_dtoa_r+0x706>
 8014a26:	0019      	movs	r1, r3
 8014a28:	9803      	ldr	r0, [sp, #12]
 8014a2a:	f000 fbbb 	bl	80151a4 <_Bfree>
 8014a2e:	0039      	movs	r1, r7
 8014a30:	9803      	ldr	r0, [sp, #12]
 8014a32:	f000 fbb7 	bl	80151a4 <_Bfree>
 8014a36:	e7c9      	b.n	80149cc <_dtoa_r+0x6a4>
 8014a38:	0801a0b8 	.word	0x0801a0b8
 8014a3c:	0801a090 	.word	0x0801a090
 8014a40:	3ff00000 	.word	0x3ff00000
 8014a44:	40240000 	.word	0x40240000
 8014a48:	401c0000 	.word	0x401c0000
 8014a4c:	fcc00000 	.word	0xfcc00000
 8014a50:	40140000 	.word	0x40140000
 8014a54:	3fe00000 	.word	0x3fe00000
 8014a58:	9b04      	ldr	r3, [sp, #16]
 8014a5a:	930c      	str	r3, [sp, #48]	@ 0x30
 8014a5c:	0023      	movs	r3, r4
 8014a5e:	001c      	movs	r4, r3
 8014a60:	3b01      	subs	r3, #1
 8014a62:	781a      	ldrb	r2, [r3, #0]
 8014a64:	2a39      	cmp	r2, #57	@ 0x39
 8014a66:	d108      	bne.n	8014a7a <_dtoa_r+0x752>
 8014a68:	9a08      	ldr	r2, [sp, #32]
 8014a6a:	429a      	cmp	r2, r3
 8014a6c:	d1f7      	bne.n	8014a5e <_dtoa_r+0x736>
 8014a6e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8014a70:	9908      	ldr	r1, [sp, #32]
 8014a72:	3201      	adds	r2, #1
 8014a74:	920c      	str	r2, [sp, #48]	@ 0x30
 8014a76:	2230      	movs	r2, #48	@ 0x30
 8014a78:	700a      	strb	r2, [r1, #0]
 8014a7a:	781a      	ldrb	r2, [r3, #0]
 8014a7c:	3201      	adds	r2, #1
 8014a7e:	701a      	strb	r2, [r3, #0]
 8014a80:	e7a4      	b.n	80149cc <_dtoa_r+0x6a4>
 8014a82:	2200      	movs	r2, #0
 8014a84:	4bc6      	ldr	r3, [pc, #792]	@ (8014da0 <_dtoa_r+0xa78>)
 8014a86:	f7ec ffc5 	bl	8001a14 <__aeabi_dmul>
 8014a8a:	2200      	movs	r2, #0
 8014a8c:	2300      	movs	r3, #0
 8014a8e:	0006      	movs	r6, r0
 8014a90:	000f      	movs	r7, r1
 8014a92:	f7eb fcdb 	bl	800044c <__aeabi_dcmpeq>
 8014a96:	2800      	cmp	r0, #0
 8014a98:	d100      	bne.n	8014a9c <_dtoa_r+0x774>
 8014a9a:	e6a1      	b.n	80147e0 <_dtoa_r+0x4b8>
 8014a9c:	e6d8      	b.n	8014850 <_dtoa_r+0x528>
 8014a9e:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8014aa0:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8014aa2:	9c06      	ldr	r4, [sp, #24]
 8014aa4:	2f00      	cmp	r7, #0
 8014aa6:	d014      	beq.n	8014ad2 <_dtoa_r+0x7aa>
 8014aa8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8014aaa:	2a01      	cmp	r2, #1
 8014aac:	dd00      	ble.n	8014ab0 <_dtoa_r+0x788>
 8014aae:	e0c8      	b.n	8014c42 <_dtoa_r+0x91a>
 8014ab0:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8014ab2:	2a00      	cmp	r2, #0
 8014ab4:	d100      	bne.n	8014ab8 <_dtoa_r+0x790>
 8014ab6:	e0be      	b.n	8014c36 <_dtoa_r+0x90e>
 8014ab8:	4aba      	ldr	r2, [pc, #744]	@ (8014da4 <_dtoa_r+0xa7c>)
 8014aba:	189b      	adds	r3, r3, r2
 8014abc:	9a06      	ldr	r2, [sp, #24]
 8014abe:	2101      	movs	r1, #1
 8014ac0:	18d2      	adds	r2, r2, r3
 8014ac2:	9206      	str	r2, [sp, #24]
 8014ac4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014ac6:	9803      	ldr	r0, [sp, #12]
 8014ac8:	18d3      	adds	r3, r2, r3
 8014aca:	930d      	str	r3, [sp, #52]	@ 0x34
 8014acc:	f000 fc22 	bl	8015314 <__i2b>
 8014ad0:	0007      	movs	r7, r0
 8014ad2:	2c00      	cmp	r4, #0
 8014ad4:	d00e      	beq.n	8014af4 <_dtoa_r+0x7cc>
 8014ad6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014ad8:	2b00      	cmp	r3, #0
 8014ada:	dd0b      	ble.n	8014af4 <_dtoa_r+0x7cc>
 8014adc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014ade:	0023      	movs	r3, r4
 8014ae0:	4294      	cmp	r4, r2
 8014ae2:	dd00      	ble.n	8014ae6 <_dtoa_r+0x7be>
 8014ae4:	0013      	movs	r3, r2
 8014ae6:	9a06      	ldr	r2, [sp, #24]
 8014ae8:	1ae4      	subs	r4, r4, r3
 8014aea:	1ad2      	subs	r2, r2, r3
 8014aec:	9206      	str	r2, [sp, #24]
 8014aee:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014af0:	1ad3      	subs	r3, r2, r3
 8014af2:	930d      	str	r3, [sp, #52]	@ 0x34
 8014af4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014af6:	2b00      	cmp	r3, #0
 8014af8:	d01f      	beq.n	8014b3a <_dtoa_r+0x812>
 8014afa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014afc:	2b00      	cmp	r3, #0
 8014afe:	d100      	bne.n	8014b02 <_dtoa_r+0x7da>
 8014b00:	e0b5      	b.n	8014c6e <_dtoa_r+0x946>
 8014b02:	2d00      	cmp	r5, #0
 8014b04:	d010      	beq.n	8014b28 <_dtoa_r+0x800>
 8014b06:	0039      	movs	r1, r7
 8014b08:	002a      	movs	r2, r5
 8014b0a:	9803      	ldr	r0, [sp, #12]
 8014b0c:	f000 fccc 	bl	80154a8 <__pow5mult>
 8014b10:	9a05      	ldr	r2, [sp, #20]
 8014b12:	0001      	movs	r1, r0
 8014b14:	0007      	movs	r7, r0
 8014b16:	9803      	ldr	r0, [sp, #12]
 8014b18:	f000 fc14 	bl	8015344 <__multiply>
 8014b1c:	0006      	movs	r6, r0
 8014b1e:	9905      	ldr	r1, [sp, #20]
 8014b20:	9803      	ldr	r0, [sp, #12]
 8014b22:	f000 fb3f 	bl	80151a4 <_Bfree>
 8014b26:	9605      	str	r6, [sp, #20]
 8014b28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014b2a:	1b5a      	subs	r2, r3, r5
 8014b2c:	42ab      	cmp	r3, r5
 8014b2e:	d004      	beq.n	8014b3a <_dtoa_r+0x812>
 8014b30:	9905      	ldr	r1, [sp, #20]
 8014b32:	9803      	ldr	r0, [sp, #12]
 8014b34:	f000 fcb8 	bl	80154a8 <__pow5mult>
 8014b38:	9005      	str	r0, [sp, #20]
 8014b3a:	2101      	movs	r1, #1
 8014b3c:	9803      	ldr	r0, [sp, #12]
 8014b3e:	f000 fbe9 	bl	8015314 <__i2b>
 8014b42:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8014b44:	0006      	movs	r6, r0
 8014b46:	2b00      	cmp	r3, #0
 8014b48:	d100      	bne.n	8014b4c <_dtoa_r+0x824>
 8014b4a:	e1bc      	b.n	8014ec6 <_dtoa_r+0xb9e>
 8014b4c:	001a      	movs	r2, r3
 8014b4e:	0001      	movs	r1, r0
 8014b50:	9803      	ldr	r0, [sp, #12]
 8014b52:	f000 fca9 	bl	80154a8 <__pow5mult>
 8014b56:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8014b58:	0006      	movs	r6, r0
 8014b5a:	2500      	movs	r5, #0
 8014b5c:	2b01      	cmp	r3, #1
 8014b5e:	dc16      	bgt.n	8014b8e <_dtoa_r+0x866>
 8014b60:	2500      	movs	r5, #0
 8014b62:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014b64:	42ab      	cmp	r3, r5
 8014b66:	d10e      	bne.n	8014b86 <_dtoa_r+0x85e>
 8014b68:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014b6a:	031b      	lsls	r3, r3, #12
 8014b6c:	42ab      	cmp	r3, r5
 8014b6e:	d10a      	bne.n	8014b86 <_dtoa_r+0x85e>
 8014b70:	4b8d      	ldr	r3, [pc, #564]	@ (8014da8 <_dtoa_r+0xa80>)
 8014b72:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8014b74:	4213      	tst	r3, r2
 8014b76:	d006      	beq.n	8014b86 <_dtoa_r+0x85e>
 8014b78:	9b06      	ldr	r3, [sp, #24]
 8014b7a:	3501      	adds	r5, #1
 8014b7c:	3301      	adds	r3, #1
 8014b7e:	9306      	str	r3, [sp, #24]
 8014b80:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014b82:	3301      	adds	r3, #1
 8014b84:	930d      	str	r3, [sp, #52]	@ 0x34
 8014b86:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8014b88:	2001      	movs	r0, #1
 8014b8a:	2b00      	cmp	r3, #0
 8014b8c:	d008      	beq.n	8014ba0 <_dtoa_r+0x878>
 8014b8e:	6933      	ldr	r3, [r6, #16]
 8014b90:	3303      	adds	r3, #3
 8014b92:	009b      	lsls	r3, r3, #2
 8014b94:	18f3      	adds	r3, r6, r3
 8014b96:	6858      	ldr	r0, [r3, #4]
 8014b98:	f000 fb6c 	bl	8015274 <__hi0bits>
 8014b9c:	2320      	movs	r3, #32
 8014b9e:	1a18      	subs	r0, r3, r0
 8014ba0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014ba2:	1818      	adds	r0, r3, r0
 8014ba4:	0002      	movs	r2, r0
 8014ba6:	231f      	movs	r3, #31
 8014ba8:	401a      	ands	r2, r3
 8014baa:	4218      	tst	r0, r3
 8014bac:	d065      	beq.n	8014c7a <_dtoa_r+0x952>
 8014bae:	3301      	adds	r3, #1
 8014bb0:	1a9b      	subs	r3, r3, r2
 8014bb2:	2b04      	cmp	r3, #4
 8014bb4:	dd5d      	ble.n	8014c72 <_dtoa_r+0x94a>
 8014bb6:	231c      	movs	r3, #28
 8014bb8:	1a9b      	subs	r3, r3, r2
 8014bba:	9a06      	ldr	r2, [sp, #24]
 8014bbc:	18e4      	adds	r4, r4, r3
 8014bbe:	18d2      	adds	r2, r2, r3
 8014bc0:	9206      	str	r2, [sp, #24]
 8014bc2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014bc4:	18d3      	adds	r3, r2, r3
 8014bc6:	930d      	str	r3, [sp, #52]	@ 0x34
 8014bc8:	9b06      	ldr	r3, [sp, #24]
 8014bca:	2b00      	cmp	r3, #0
 8014bcc:	dd05      	ble.n	8014bda <_dtoa_r+0x8b2>
 8014bce:	001a      	movs	r2, r3
 8014bd0:	9905      	ldr	r1, [sp, #20]
 8014bd2:	9803      	ldr	r0, [sp, #12]
 8014bd4:	f000 fcc4 	bl	8015560 <__lshift>
 8014bd8:	9005      	str	r0, [sp, #20]
 8014bda:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014bdc:	2b00      	cmp	r3, #0
 8014bde:	dd05      	ble.n	8014bec <_dtoa_r+0x8c4>
 8014be0:	0031      	movs	r1, r6
 8014be2:	001a      	movs	r2, r3
 8014be4:	9803      	ldr	r0, [sp, #12]
 8014be6:	f000 fcbb 	bl	8015560 <__lshift>
 8014bea:	0006      	movs	r6, r0
 8014bec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8014bee:	2b00      	cmp	r3, #0
 8014bf0:	d045      	beq.n	8014c7e <_dtoa_r+0x956>
 8014bf2:	0031      	movs	r1, r6
 8014bf4:	9805      	ldr	r0, [sp, #20]
 8014bf6:	f000 fd1f 	bl	8015638 <__mcmp>
 8014bfa:	2800      	cmp	r0, #0
 8014bfc:	da3f      	bge.n	8014c7e <_dtoa_r+0x956>
 8014bfe:	9b04      	ldr	r3, [sp, #16]
 8014c00:	220a      	movs	r2, #10
 8014c02:	3b01      	subs	r3, #1
 8014c04:	930c      	str	r3, [sp, #48]	@ 0x30
 8014c06:	9905      	ldr	r1, [sp, #20]
 8014c08:	2300      	movs	r3, #0
 8014c0a:	9803      	ldr	r0, [sp, #12]
 8014c0c:	f000 faee 	bl	80151ec <__multadd>
 8014c10:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014c12:	9005      	str	r0, [sp, #20]
 8014c14:	2b00      	cmp	r3, #0
 8014c16:	d100      	bne.n	8014c1a <_dtoa_r+0x8f2>
 8014c18:	e15c      	b.n	8014ed4 <_dtoa_r+0xbac>
 8014c1a:	2300      	movs	r3, #0
 8014c1c:	0039      	movs	r1, r7
 8014c1e:	220a      	movs	r2, #10
 8014c20:	9803      	ldr	r0, [sp, #12]
 8014c22:	f000 fae3 	bl	80151ec <__multadd>
 8014c26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014c28:	0007      	movs	r7, r0
 8014c2a:	2b00      	cmp	r3, #0
 8014c2c:	dc55      	bgt.n	8014cda <_dtoa_r+0x9b2>
 8014c2e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8014c30:	2b02      	cmp	r3, #2
 8014c32:	dc2d      	bgt.n	8014c90 <_dtoa_r+0x968>
 8014c34:	e051      	b.n	8014cda <_dtoa_r+0x9b2>
 8014c36:	2336      	movs	r3, #54	@ 0x36
 8014c38:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8014c3a:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8014c3c:	9c06      	ldr	r4, [sp, #24]
 8014c3e:	1a9b      	subs	r3, r3, r2
 8014c40:	e73c      	b.n	8014abc <_dtoa_r+0x794>
 8014c42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014c44:	1e5d      	subs	r5, r3, #1
 8014c46:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014c48:	42ab      	cmp	r3, r5
 8014c4a:	db08      	blt.n	8014c5e <_dtoa_r+0x936>
 8014c4c:	1b5d      	subs	r5, r3, r5
 8014c4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014c50:	9c06      	ldr	r4, [sp, #24]
 8014c52:	2b00      	cmp	r3, #0
 8014c54:	db00      	blt.n	8014c58 <_dtoa_r+0x930>
 8014c56:	e731      	b.n	8014abc <_dtoa_r+0x794>
 8014c58:	1ae4      	subs	r4, r4, r3
 8014c5a:	2300      	movs	r3, #0
 8014c5c:	e72e      	b.n	8014abc <_dtoa_r+0x794>
 8014c5e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014c60:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8014c62:	1aeb      	subs	r3, r5, r3
 8014c64:	18d3      	adds	r3, r2, r3
 8014c66:	950f      	str	r5, [sp, #60]	@ 0x3c
 8014c68:	9314      	str	r3, [sp, #80]	@ 0x50
 8014c6a:	2500      	movs	r5, #0
 8014c6c:	e7ef      	b.n	8014c4e <_dtoa_r+0x926>
 8014c6e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8014c70:	e75e      	b.n	8014b30 <_dtoa_r+0x808>
 8014c72:	2b04      	cmp	r3, #4
 8014c74:	d0a8      	beq.n	8014bc8 <_dtoa_r+0x8a0>
 8014c76:	331c      	adds	r3, #28
 8014c78:	e79f      	b.n	8014bba <_dtoa_r+0x892>
 8014c7a:	0013      	movs	r3, r2
 8014c7c:	e7fb      	b.n	8014c76 <_dtoa_r+0x94e>
 8014c7e:	9b04      	ldr	r3, [sp, #16]
 8014c80:	930c      	str	r3, [sp, #48]	@ 0x30
 8014c82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014c84:	930e      	str	r3, [sp, #56]	@ 0x38
 8014c86:	2b00      	cmp	r3, #0
 8014c88:	dc23      	bgt.n	8014cd2 <_dtoa_r+0x9aa>
 8014c8a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8014c8c:	2b02      	cmp	r3, #2
 8014c8e:	dd20      	ble.n	8014cd2 <_dtoa_r+0x9aa>
 8014c90:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014c92:	2b00      	cmp	r3, #0
 8014c94:	d000      	beq.n	8014c98 <_dtoa_r+0x970>
 8014c96:	e6b5      	b.n	8014a04 <_dtoa_r+0x6dc>
 8014c98:	0031      	movs	r1, r6
 8014c9a:	2205      	movs	r2, #5
 8014c9c:	9803      	ldr	r0, [sp, #12]
 8014c9e:	f000 faa5 	bl	80151ec <__multadd>
 8014ca2:	0006      	movs	r6, r0
 8014ca4:	0001      	movs	r1, r0
 8014ca6:	9805      	ldr	r0, [sp, #20]
 8014ca8:	f000 fcc6 	bl	8015638 <__mcmp>
 8014cac:	2800      	cmp	r0, #0
 8014cae:	dc00      	bgt.n	8014cb2 <_dtoa_r+0x98a>
 8014cb0:	e6a8      	b.n	8014a04 <_dtoa_r+0x6dc>
 8014cb2:	9b08      	ldr	r3, [sp, #32]
 8014cb4:	9a08      	ldr	r2, [sp, #32]
 8014cb6:	1c5c      	adds	r4, r3, #1
 8014cb8:	2331      	movs	r3, #49	@ 0x31
 8014cba:	7013      	strb	r3, [r2, #0]
 8014cbc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014cbe:	3301      	adds	r3, #1
 8014cc0:	930c      	str	r3, [sp, #48]	@ 0x30
 8014cc2:	e6a3      	b.n	8014a0c <_dtoa_r+0x6e4>
 8014cc4:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8014cc6:	0037      	movs	r7, r6
 8014cc8:	e7f3      	b.n	8014cb2 <_dtoa_r+0x98a>
 8014cca:	9b04      	ldr	r3, [sp, #16]
 8014ccc:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8014cce:	930c      	str	r3, [sp, #48]	@ 0x30
 8014cd0:	e7f9      	b.n	8014cc6 <_dtoa_r+0x99e>
 8014cd2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014cd4:	2b00      	cmp	r3, #0
 8014cd6:	d100      	bne.n	8014cda <_dtoa_r+0x9b2>
 8014cd8:	e100      	b.n	8014edc <_dtoa_r+0xbb4>
 8014cda:	2c00      	cmp	r4, #0
 8014cdc:	dd05      	ble.n	8014cea <_dtoa_r+0x9c2>
 8014cde:	0039      	movs	r1, r7
 8014ce0:	0022      	movs	r2, r4
 8014ce2:	9803      	ldr	r0, [sp, #12]
 8014ce4:	f000 fc3c 	bl	8015560 <__lshift>
 8014ce8:	0007      	movs	r7, r0
 8014cea:	0038      	movs	r0, r7
 8014cec:	2d00      	cmp	r5, #0
 8014cee:	d018      	beq.n	8014d22 <_dtoa_r+0x9fa>
 8014cf0:	6879      	ldr	r1, [r7, #4]
 8014cf2:	9803      	ldr	r0, [sp, #12]
 8014cf4:	f000 fa12 	bl	801511c <_Balloc>
 8014cf8:	1e04      	subs	r4, r0, #0
 8014cfa:	d105      	bne.n	8014d08 <_dtoa_r+0x9e0>
 8014cfc:	0022      	movs	r2, r4
 8014cfe:	4b2b      	ldr	r3, [pc, #172]	@ (8014dac <_dtoa_r+0xa84>)
 8014d00:	482b      	ldr	r0, [pc, #172]	@ (8014db0 <_dtoa_r+0xa88>)
 8014d02:	492c      	ldr	r1, [pc, #176]	@ (8014db4 <_dtoa_r+0xa8c>)
 8014d04:	f7ff fb25 	bl	8014352 <_dtoa_r+0x2a>
 8014d08:	0039      	movs	r1, r7
 8014d0a:	693a      	ldr	r2, [r7, #16]
 8014d0c:	310c      	adds	r1, #12
 8014d0e:	3202      	adds	r2, #2
 8014d10:	0092      	lsls	r2, r2, #2
 8014d12:	300c      	adds	r0, #12
 8014d14:	f7ff fa70 	bl	80141f8 <memcpy>
 8014d18:	2201      	movs	r2, #1
 8014d1a:	0021      	movs	r1, r4
 8014d1c:	9803      	ldr	r0, [sp, #12]
 8014d1e:	f000 fc1f 	bl	8015560 <__lshift>
 8014d22:	9b08      	ldr	r3, [sp, #32]
 8014d24:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014d26:	9306      	str	r3, [sp, #24]
 8014d28:	3b01      	subs	r3, #1
 8014d2a:	189b      	adds	r3, r3, r2
 8014d2c:	2201      	movs	r2, #1
 8014d2e:	9704      	str	r7, [sp, #16]
 8014d30:	0007      	movs	r7, r0
 8014d32:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014d34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014d36:	4013      	ands	r3, r2
 8014d38:	930e      	str	r3, [sp, #56]	@ 0x38
 8014d3a:	0031      	movs	r1, r6
 8014d3c:	9805      	ldr	r0, [sp, #20]
 8014d3e:	f7ff fa64 	bl	801420a <quorem>
 8014d42:	9904      	ldr	r1, [sp, #16]
 8014d44:	0005      	movs	r5, r0
 8014d46:	900a      	str	r0, [sp, #40]	@ 0x28
 8014d48:	9805      	ldr	r0, [sp, #20]
 8014d4a:	f000 fc75 	bl	8015638 <__mcmp>
 8014d4e:	003a      	movs	r2, r7
 8014d50:	900d      	str	r0, [sp, #52]	@ 0x34
 8014d52:	0031      	movs	r1, r6
 8014d54:	9803      	ldr	r0, [sp, #12]
 8014d56:	f000 fc8b 	bl	8015670 <__mdiff>
 8014d5a:	2201      	movs	r2, #1
 8014d5c:	68c3      	ldr	r3, [r0, #12]
 8014d5e:	0004      	movs	r4, r0
 8014d60:	3530      	adds	r5, #48	@ 0x30
 8014d62:	9209      	str	r2, [sp, #36]	@ 0x24
 8014d64:	2b00      	cmp	r3, #0
 8014d66:	d104      	bne.n	8014d72 <_dtoa_r+0xa4a>
 8014d68:	0001      	movs	r1, r0
 8014d6a:	9805      	ldr	r0, [sp, #20]
 8014d6c:	f000 fc64 	bl	8015638 <__mcmp>
 8014d70:	9009      	str	r0, [sp, #36]	@ 0x24
 8014d72:	0021      	movs	r1, r4
 8014d74:	9803      	ldr	r0, [sp, #12]
 8014d76:	f000 fa15 	bl	80151a4 <_Bfree>
 8014d7a:	9b06      	ldr	r3, [sp, #24]
 8014d7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014d7e:	1c5c      	adds	r4, r3, #1
 8014d80:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8014d82:	4313      	orrs	r3, r2
 8014d84:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014d86:	4313      	orrs	r3, r2
 8014d88:	d116      	bne.n	8014db8 <_dtoa_r+0xa90>
 8014d8a:	2d39      	cmp	r5, #57	@ 0x39
 8014d8c:	d02f      	beq.n	8014dee <_dtoa_r+0xac6>
 8014d8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014d90:	2b00      	cmp	r3, #0
 8014d92:	dd01      	ble.n	8014d98 <_dtoa_r+0xa70>
 8014d94:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8014d96:	3531      	adds	r5, #49	@ 0x31
 8014d98:	9b06      	ldr	r3, [sp, #24]
 8014d9a:	701d      	strb	r5, [r3, #0]
 8014d9c:	e638      	b.n	8014a10 <_dtoa_r+0x6e8>
 8014d9e:	46c0      	nop			@ (mov r8, r8)
 8014da0:	40240000 	.word	0x40240000
 8014da4:	00000433 	.word	0x00000433
 8014da8:	7ff00000 	.word	0x7ff00000
 8014dac:	0801a016 	.word	0x0801a016
 8014db0:	08019fbe 	.word	0x08019fbe
 8014db4:	000002ef 	.word	0x000002ef
 8014db8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014dba:	2b00      	cmp	r3, #0
 8014dbc:	db04      	blt.n	8014dc8 <_dtoa_r+0xaa0>
 8014dbe:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8014dc0:	4313      	orrs	r3, r2
 8014dc2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014dc4:	4313      	orrs	r3, r2
 8014dc6:	d11e      	bne.n	8014e06 <_dtoa_r+0xade>
 8014dc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014dca:	2b00      	cmp	r3, #0
 8014dcc:	dde4      	ble.n	8014d98 <_dtoa_r+0xa70>
 8014dce:	9905      	ldr	r1, [sp, #20]
 8014dd0:	2201      	movs	r2, #1
 8014dd2:	9803      	ldr	r0, [sp, #12]
 8014dd4:	f000 fbc4 	bl	8015560 <__lshift>
 8014dd8:	0031      	movs	r1, r6
 8014dda:	9005      	str	r0, [sp, #20]
 8014ddc:	f000 fc2c 	bl	8015638 <__mcmp>
 8014de0:	2800      	cmp	r0, #0
 8014de2:	dc02      	bgt.n	8014dea <_dtoa_r+0xac2>
 8014de4:	d1d8      	bne.n	8014d98 <_dtoa_r+0xa70>
 8014de6:	07eb      	lsls	r3, r5, #31
 8014de8:	d5d6      	bpl.n	8014d98 <_dtoa_r+0xa70>
 8014dea:	2d39      	cmp	r5, #57	@ 0x39
 8014dec:	d1d2      	bne.n	8014d94 <_dtoa_r+0xa6c>
 8014dee:	2339      	movs	r3, #57	@ 0x39
 8014df0:	9a06      	ldr	r2, [sp, #24]
 8014df2:	7013      	strb	r3, [r2, #0]
 8014df4:	0023      	movs	r3, r4
 8014df6:	001c      	movs	r4, r3
 8014df8:	3b01      	subs	r3, #1
 8014dfa:	781a      	ldrb	r2, [r3, #0]
 8014dfc:	2a39      	cmp	r2, #57	@ 0x39
 8014dfe:	d04f      	beq.n	8014ea0 <_dtoa_r+0xb78>
 8014e00:	3201      	adds	r2, #1
 8014e02:	701a      	strb	r2, [r3, #0]
 8014e04:	e604      	b.n	8014a10 <_dtoa_r+0x6e8>
 8014e06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014e08:	2b00      	cmp	r3, #0
 8014e0a:	dd03      	ble.n	8014e14 <_dtoa_r+0xaec>
 8014e0c:	2d39      	cmp	r5, #57	@ 0x39
 8014e0e:	d0ee      	beq.n	8014dee <_dtoa_r+0xac6>
 8014e10:	3501      	adds	r5, #1
 8014e12:	e7c1      	b.n	8014d98 <_dtoa_r+0xa70>
 8014e14:	9b06      	ldr	r3, [sp, #24]
 8014e16:	9a06      	ldr	r2, [sp, #24]
 8014e18:	701d      	strb	r5, [r3, #0]
 8014e1a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014e1c:	4293      	cmp	r3, r2
 8014e1e:	d02a      	beq.n	8014e76 <_dtoa_r+0xb4e>
 8014e20:	2300      	movs	r3, #0
 8014e22:	220a      	movs	r2, #10
 8014e24:	9905      	ldr	r1, [sp, #20]
 8014e26:	9803      	ldr	r0, [sp, #12]
 8014e28:	f000 f9e0 	bl	80151ec <__multadd>
 8014e2c:	9b04      	ldr	r3, [sp, #16]
 8014e2e:	9005      	str	r0, [sp, #20]
 8014e30:	42bb      	cmp	r3, r7
 8014e32:	d109      	bne.n	8014e48 <_dtoa_r+0xb20>
 8014e34:	2300      	movs	r3, #0
 8014e36:	220a      	movs	r2, #10
 8014e38:	9904      	ldr	r1, [sp, #16]
 8014e3a:	9803      	ldr	r0, [sp, #12]
 8014e3c:	f000 f9d6 	bl	80151ec <__multadd>
 8014e40:	9004      	str	r0, [sp, #16]
 8014e42:	0007      	movs	r7, r0
 8014e44:	9406      	str	r4, [sp, #24]
 8014e46:	e778      	b.n	8014d3a <_dtoa_r+0xa12>
 8014e48:	9904      	ldr	r1, [sp, #16]
 8014e4a:	2300      	movs	r3, #0
 8014e4c:	220a      	movs	r2, #10
 8014e4e:	9803      	ldr	r0, [sp, #12]
 8014e50:	f000 f9cc 	bl	80151ec <__multadd>
 8014e54:	2300      	movs	r3, #0
 8014e56:	9004      	str	r0, [sp, #16]
 8014e58:	220a      	movs	r2, #10
 8014e5a:	0039      	movs	r1, r7
 8014e5c:	9803      	ldr	r0, [sp, #12]
 8014e5e:	f000 f9c5 	bl	80151ec <__multadd>
 8014e62:	e7ee      	b.n	8014e42 <_dtoa_r+0xb1a>
 8014e64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014e66:	2401      	movs	r4, #1
 8014e68:	2b00      	cmp	r3, #0
 8014e6a:	dd00      	ble.n	8014e6e <_dtoa_r+0xb46>
 8014e6c:	001c      	movs	r4, r3
 8014e6e:	9b08      	ldr	r3, [sp, #32]
 8014e70:	191c      	adds	r4, r3, r4
 8014e72:	2300      	movs	r3, #0
 8014e74:	9304      	str	r3, [sp, #16]
 8014e76:	9905      	ldr	r1, [sp, #20]
 8014e78:	2201      	movs	r2, #1
 8014e7a:	9803      	ldr	r0, [sp, #12]
 8014e7c:	f000 fb70 	bl	8015560 <__lshift>
 8014e80:	0031      	movs	r1, r6
 8014e82:	9005      	str	r0, [sp, #20]
 8014e84:	f000 fbd8 	bl	8015638 <__mcmp>
 8014e88:	2800      	cmp	r0, #0
 8014e8a:	dcb3      	bgt.n	8014df4 <_dtoa_r+0xacc>
 8014e8c:	d101      	bne.n	8014e92 <_dtoa_r+0xb6a>
 8014e8e:	07ed      	lsls	r5, r5, #31
 8014e90:	d4b0      	bmi.n	8014df4 <_dtoa_r+0xacc>
 8014e92:	0023      	movs	r3, r4
 8014e94:	001c      	movs	r4, r3
 8014e96:	3b01      	subs	r3, #1
 8014e98:	781a      	ldrb	r2, [r3, #0]
 8014e9a:	2a30      	cmp	r2, #48	@ 0x30
 8014e9c:	d0fa      	beq.n	8014e94 <_dtoa_r+0xb6c>
 8014e9e:	e5b7      	b.n	8014a10 <_dtoa_r+0x6e8>
 8014ea0:	9a08      	ldr	r2, [sp, #32]
 8014ea2:	429a      	cmp	r2, r3
 8014ea4:	d1a7      	bne.n	8014df6 <_dtoa_r+0xace>
 8014ea6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014ea8:	3301      	adds	r3, #1
 8014eaa:	930c      	str	r3, [sp, #48]	@ 0x30
 8014eac:	2331      	movs	r3, #49	@ 0x31
 8014eae:	7013      	strb	r3, [r2, #0]
 8014eb0:	e5ae      	b.n	8014a10 <_dtoa_r+0x6e8>
 8014eb2:	4b15      	ldr	r3, [pc, #84]	@ (8014f08 <_dtoa_r+0xbe0>)
 8014eb4:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8014eb6:	9308      	str	r3, [sp, #32]
 8014eb8:	4b14      	ldr	r3, [pc, #80]	@ (8014f0c <_dtoa_r+0xbe4>)
 8014eba:	2a00      	cmp	r2, #0
 8014ebc:	d001      	beq.n	8014ec2 <_dtoa_r+0xb9a>
 8014ebe:	f7ff fa7b 	bl	80143b8 <_dtoa_r+0x90>
 8014ec2:	f7ff fa7b 	bl	80143bc <_dtoa_r+0x94>
 8014ec6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8014ec8:	2b01      	cmp	r3, #1
 8014eca:	dc00      	bgt.n	8014ece <_dtoa_r+0xba6>
 8014ecc:	e648      	b.n	8014b60 <_dtoa_r+0x838>
 8014ece:	2001      	movs	r0, #1
 8014ed0:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8014ed2:	e665      	b.n	8014ba0 <_dtoa_r+0x878>
 8014ed4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014ed6:	2b00      	cmp	r3, #0
 8014ed8:	dc00      	bgt.n	8014edc <_dtoa_r+0xbb4>
 8014eda:	e6d6      	b.n	8014c8a <_dtoa_r+0x962>
 8014edc:	2400      	movs	r4, #0
 8014ede:	0031      	movs	r1, r6
 8014ee0:	9805      	ldr	r0, [sp, #20]
 8014ee2:	f7ff f992 	bl	801420a <quorem>
 8014ee6:	9b08      	ldr	r3, [sp, #32]
 8014ee8:	3030      	adds	r0, #48	@ 0x30
 8014eea:	5518      	strb	r0, [r3, r4]
 8014eec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014eee:	3401      	adds	r4, #1
 8014ef0:	0005      	movs	r5, r0
 8014ef2:	429c      	cmp	r4, r3
 8014ef4:	dab6      	bge.n	8014e64 <_dtoa_r+0xb3c>
 8014ef6:	2300      	movs	r3, #0
 8014ef8:	220a      	movs	r2, #10
 8014efa:	9905      	ldr	r1, [sp, #20]
 8014efc:	9803      	ldr	r0, [sp, #12]
 8014efe:	f000 f975 	bl	80151ec <__multadd>
 8014f02:	9005      	str	r0, [sp, #20]
 8014f04:	e7eb      	b.n	8014ede <_dtoa_r+0xbb6>
 8014f06:	46c0      	nop			@ (mov r8, r8)
 8014f08:	08019f9a 	.word	0x08019f9a
 8014f0c:	08019fa2 	.word	0x08019fa2

08014f10 <_free_r>:
 8014f10:	b570      	push	{r4, r5, r6, lr}
 8014f12:	0005      	movs	r5, r0
 8014f14:	1e0c      	subs	r4, r1, #0
 8014f16:	d010      	beq.n	8014f3a <_free_r+0x2a>
 8014f18:	3c04      	subs	r4, #4
 8014f1a:	6823      	ldr	r3, [r4, #0]
 8014f1c:	2b00      	cmp	r3, #0
 8014f1e:	da00      	bge.n	8014f22 <_free_r+0x12>
 8014f20:	18e4      	adds	r4, r4, r3
 8014f22:	0028      	movs	r0, r5
 8014f24:	f000 f8ea 	bl	80150fc <__malloc_lock>
 8014f28:	4a1d      	ldr	r2, [pc, #116]	@ (8014fa0 <_free_r+0x90>)
 8014f2a:	6813      	ldr	r3, [r2, #0]
 8014f2c:	2b00      	cmp	r3, #0
 8014f2e:	d105      	bne.n	8014f3c <_free_r+0x2c>
 8014f30:	6063      	str	r3, [r4, #4]
 8014f32:	6014      	str	r4, [r2, #0]
 8014f34:	0028      	movs	r0, r5
 8014f36:	f000 f8e9 	bl	801510c <__malloc_unlock>
 8014f3a:	bd70      	pop	{r4, r5, r6, pc}
 8014f3c:	42a3      	cmp	r3, r4
 8014f3e:	d908      	bls.n	8014f52 <_free_r+0x42>
 8014f40:	6820      	ldr	r0, [r4, #0]
 8014f42:	1821      	adds	r1, r4, r0
 8014f44:	428b      	cmp	r3, r1
 8014f46:	d1f3      	bne.n	8014f30 <_free_r+0x20>
 8014f48:	6819      	ldr	r1, [r3, #0]
 8014f4a:	685b      	ldr	r3, [r3, #4]
 8014f4c:	1809      	adds	r1, r1, r0
 8014f4e:	6021      	str	r1, [r4, #0]
 8014f50:	e7ee      	b.n	8014f30 <_free_r+0x20>
 8014f52:	001a      	movs	r2, r3
 8014f54:	685b      	ldr	r3, [r3, #4]
 8014f56:	2b00      	cmp	r3, #0
 8014f58:	d001      	beq.n	8014f5e <_free_r+0x4e>
 8014f5a:	42a3      	cmp	r3, r4
 8014f5c:	d9f9      	bls.n	8014f52 <_free_r+0x42>
 8014f5e:	6811      	ldr	r1, [r2, #0]
 8014f60:	1850      	adds	r0, r2, r1
 8014f62:	42a0      	cmp	r0, r4
 8014f64:	d10b      	bne.n	8014f7e <_free_r+0x6e>
 8014f66:	6820      	ldr	r0, [r4, #0]
 8014f68:	1809      	adds	r1, r1, r0
 8014f6a:	1850      	adds	r0, r2, r1
 8014f6c:	6011      	str	r1, [r2, #0]
 8014f6e:	4283      	cmp	r3, r0
 8014f70:	d1e0      	bne.n	8014f34 <_free_r+0x24>
 8014f72:	6818      	ldr	r0, [r3, #0]
 8014f74:	685b      	ldr	r3, [r3, #4]
 8014f76:	1841      	adds	r1, r0, r1
 8014f78:	6011      	str	r1, [r2, #0]
 8014f7a:	6053      	str	r3, [r2, #4]
 8014f7c:	e7da      	b.n	8014f34 <_free_r+0x24>
 8014f7e:	42a0      	cmp	r0, r4
 8014f80:	d902      	bls.n	8014f88 <_free_r+0x78>
 8014f82:	230c      	movs	r3, #12
 8014f84:	602b      	str	r3, [r5, #0]
 8014f86:	e7d5      	b.n	8014f34 <_free_r+0x24>
 8014f88:	6820      	ldr	r0, [r4, #0]
 8014f8a:	1821      	adds	r1, r4, r0
 8014f8c:	428b      	cmp	r3, r1
 8014f8e:	d103      	bne.n	8014f98 <_free_r+0x88>
 8014f90:	6819      	ldr	r1, [r3, #0]
 8014f92:	685b      	ldr	r3, [r3, #4]
 8014f94:	1809      	adds	r1, r1, r0
 8014f96:	6021      	str	r1, [r4, #0]
 8014f98:	6063      	str	r3, [r4, #4]
 8014f9a:	6054      	str	r4, [r2, #4]
 8014f9c:	e7ca      	b.n	8014f34 <_free_r+0x24>
 8014f9e:	46c0      	nop			@ (mov r8, r8)
 8014fa0:	20001fa4 	.word	0x20001fa4

08014fa4 <malloc>:
 8014fa4:	b510      	push	{r4, lr}
 8014fa6:	4b03      	ldr	r3, [pc, #12]	@ (8014fb4 <malloc+0x10>)
 8014fa8:	0001      	movs	r1, r0
 8014faa:	6818      	ldr	r0, [r3, #0]
 8014fac:	f000 f826 	bl	8014ffc <_malloc_r>
 8014fb0:	bd10      	pop	{r4, pc}
 8014fb2:	46c0      	nop			@ (mov r8, r8)
 8014fb4:	2000020c 	.word	0x2000020c

08014fb8 <sbrk_aligned>:
 8014fb8:	b570      	push	{r4, r5, r6, lr}
 8014fba:	4e0f      	ldr	r6, [pc, #60]	@ (8014ff8 <sbrk_aligned+0x40>)
 8014fbc:	000d      	movs	r5, r1
 8014fbe:	6831      	ldr	r1, [r6, #0]
 8014fc0:	0004      	movs	r4, r0
 8014fc2:	2900      	cmp	r1, #0
 8014fc4:	d102      	bne.n	8014fcc <sbrk_aligned+0x14>
 8014fc6:	f000 fe6f 	bl	8015ca8 <_sbrk_r>
 8014fca:	6030      	str	r0, [r6, #0]
 8014fcc:	0029      	movs	r1, r5
 8014fce:	0020      	movs	r0, r4
 8014fd0:	f000 fe6a 	bl	8015ca8 <_sbrk_r>
 8014fd4:	1c43      	adds	r3, r0, #1
 8014fd6:	d103      	bne.n	8014fe0 <sbrk_aligned+0x28>
 8014fd8:	2501      	movs	r5, #1
 8014fda:	426d      	negs	r5, r5
 8014fdc:	0028      	movs	r0, r5
 8014fde:	bd70      	pop	{r4, r5, r6, pc}
 8014fe0:	2303      	movs	r3, #3
 8014fe2:	1cc5      	adds	r5, r0, #3
 8014fe4:	439d      	bics	r5, r3
 8014fe6:	42a8      	cmp	r0, r5
 8014fe8:	d0f8      	beq.n	8014fdc <sbrk_aligned+0x24>
 8014fea:	1a29      	subs	r1, r5, r0
 8014fec:	0020      	movs	r0, r4
 8014fee:	f000 fe5b 	bl	8015ca8 <_sbrk_r>
 8014ff2:	3001      	adds	r0, #1
 8014ff4:	d1f2      	bne.n	8014fdc <sbrk_aligned+0x24>
 8014ff6:	e7ef      	b.n	8014fd8 <sbrk_aligned+0x20>
 8014ff8:	20001fa0 	.word	0x20001fa0

08014ffc <_malloc_r>:
 8014ffc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014ffe:	2203      	movs	r2, #3
 8015000:	1ccb      	adds	r3, r1, #3
 8015002:	4393      	bics	r3, r2
 8015004:	3308      	adds	r3, #8
 8015006:	0005      	movs	r5, r0
 8015008:	001f      	movs	r7, r3
 801500a:	2b0c      	cmp	r3, #12
 801500c:	d234      	bcs.n	8015078 <_malloc_r+0x7c>
 801500e:	270c      	movs	r7, #12
 8015010:	42b9      	cmp	r1, r7
 8015012:	d833      	bhi.n	801507c <_malloc_r+0x80>
 8015014:	0028      	movs	r0, r5
 8015016:	f000 f871 	bl	80150fc <__malloc_lock>
 801501a:	4e37      	ldr	r6, [pc, #220]	@ (80150f8 <_malloc_r+0xfc>)
 801501c:	6833      	ldr	r3, [r6, #0]
 801501e:	001c      	movs	r4, r3
 8015020:	2c00      	cmp	r4, #0
 8015022:	d12f      	bne.n	8015084 <_malloc_r+0x88>
 8015024:	0039      	movs	r1, r7
 8015026:	0028      	movs	r0, r5
 8015028:	f7ff ffc6 	bl	8014fb8 <sbrk_aligned>
 801502c:	0004      	movs	r4, r0
 801502e:	1c43      	adds	r3, r0, #1
 8015030:	d15f      	bne.n	80150f2 <_malloc_r+0xf6>
 8015032:	6834      	ldr	r4, [r6, #0]
 8015034:	9400      	str	r4, [sp, #0]
 8015036:	9b00      	ldr	r3, [sp, #0]
 8015038:	2b00      	cmp	r3, #0
 801503a:	d14a      	bne.n	80150d2 <_malloc_r+0xd6>
 801503c:	2c00      	cmp	r4, #0
 801503e:	d052      	beq.n	80150e6 <_malloc_r+0xea>
 8015040:	6823      	ldr	r3, [r4, #0]
 8015042:	0028      	movs	r0, r5
 8015044:	18e3      	adds	r3, r4, r3
 8015046:	9900      	ldr	r1, [sp, #0]
 8015048:	9301      	str	r3, [sp, #4]
 801504a:	f000 fe2d 	bl	8015ca8 <_sbrk_r>
 801504e:	9b01      	ldr	r3, [sp, #4]
 8015050:	4283      	cmp	r3, r0
 8015052:	d148      	bne.n	80150e6 <_malloc_r+0xea>
 8015054:	6823      	ldr	r3, [r4, #0]
 8015056:	0028      	movs	r0, r5
 8015058:	1aff      	subs	r7, r7, r3
 801505a:	0039      	movs	r1, r7
 801505c:	f7ff ffac 	bl	8014fb8 <sbrk_aligned>
 8015060:	3001      	adds	r0, #1
 8015062:	d040      	beq.n	80150e6 <_malloc_r+0xea>
 8015064:	6823      	ldr	r3, [r4, #0]
 8015066:	19db      	adds	r3, r3, r7
 8015068:	6023      	str	r3, [r4, #0]
 801506a:	6833      	ldr	r3, [r6, #0]
 801506c:	685a      	ldr	r2, [r3, #4]
 801506e:	2a00      	cmp	r2, #0
 8015070:	d133      	bne.n	80150da <_malloc_r+0xde>
 8015072:	9b00      	ldr	r3, [sp, #0]
 8015074:	6033      	str	r3, [r6, #0]
 8015076:	e019      	b.n	80150ac <_malloc_r+0xb0>
 8015078:	2b00      	cmp	r3, #0
 801507a:	dac9      	bge.n	8015010 <_malloc_r+0x14>
 801507c:	230c      	movs	r3, #12
 801507e:	602b      	str	r3, [r5, #0]
 8015080:	2000      	movs	r0, #0
 8015082:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8015084:	6821      	ldr	r1, [r4, #0]
 8015086:	1bc9      	subs	r1, r1, r7
 8015088:	d420      	bmi.n	80150cc <_malloc_r+0xd0>
 801508a:	290b      	cmp	r1, #11
 801508c:	d90a      	bls.n	80150a4 <_malloc_r+0xa8>
 801508e:	19e2      	adds	r2, r4, r7
 8015090:	6027      	str	r7, [r4, #0]
 8015092:	42a3      	cmp	r3, r4
 8015094:	d104      	bne.n	80150a0 <_malloc_r+0xa4>
 8015096:	6032      	str	r2, [r6, #0]
 8015098:	6863      	ldr	r3, [r4, #4]
 801509a:	6011      	str	r1, [r2, #0]
 801509c:	6053      	str	r3, [r2, #4]
 801509e:	e005      	b.n	80150ac <_malloc_r+0xb0>
 80150a0:	605a      	str	r2, [r3, #4]
 80150a2:	e7f9      	b.n	8015098 <_malloc_r+0x9c>
 80150a4:	6862      	ldr	r2, [r4, #4]
 80150a6:	42a3      	cmp	r3, r4
 80150a8:	d10e      	bne.n	80150c8 <_malloc_r+0xcc>
 80150aa:	6032      	str	r2, [r6, #0]
 80150ac:	0028      	movs	r0, r5
 80150ae:	f000 f82d 	bl	801510c <__malloc_unlock>
 80150b2:	0020      	movs	r0, r4
 80150b4:	2207      	movs	r2, #7
 80150b6:	300b      	adds	r0, #11
 80150b8:	1d23      	adds	r3, r4, #4
 80150ba:	4390      	bics	r0, r2
 80150bc:	1ac2      	subs	r2, r0, r3
 80150be:	4298      	cmp	r0, r3
 80150c0:	d0df      	beq.n	8015082 <_malloc_r+0x86>
 80150c2:	1a1b      	subs	r3, r3, r0
 80150c4:	50a3      	str	r3, [r4, r2]
 80150c6:	e7dc      	b.n	8015082 <_malloc_r+0x86>
 80150c8:	605a      	str	r2, [r3, #4]
 80150ca:	e7ef      	b.n	80150ac <_malloc_r+0xb0>
 80150cc:	0023      	movs	r3, r4
 80150ce:	6864      	ldr	r4, [r4, #4]
 80150d0:	e7a6      	b.n	8015020 <_malloc_r+0x24>
 80150d2:	9c00      	ldr	r4, [sp, #0]
 80150d4:	6863      	ldr	r3, [r4, #4]
 80150d6:	9300      	str	r3, [sp, #0]
 80150d8:	e7ad      	b.n	8015036 <_malloc_r+0x3a>
 80150da:	001a      	movs	r2, r3
 80150dc:	685b      	ldr	r3, [r3, #4]
 80150de:	42a3      	cmp	r3, r4
 80150e0:	d1fb      	bne.n	80150da <_malloc_r+0xde>
 80150e2:	2300      	movs	r3, #0
 80150e4:	e7da      	b.n	801509c <_malloc_r+0xa0>
 80150e6:	230c      	movs	r3, #12
 80150e8:	0028      	movs	r0, r5
 80150ea:	602b      	str	r3, [r5, #0]
 80150ec:	f000 f80e 	bl	801510c <__malloc_unlock>
 80150f0:	e7c6      	b.n	8015080 <_malloc_r+0x84>
 80150f2:	6007      	str	r7, [r0, #0]
 80150f4:	e7da      	b.n	80150ac <_malloc_r+0xb0>
 80150f6:	46c0      	nop			@ (mov r8, r8)
 80150f8:	20001fa4 	.word	0x20001fa4

080150fc <__malloc_lock>:
 80150fc:	b510      	push	{r4, lr}
 80150fe:	4802      	ldr	r0, [pc, #8]	@ (8015108 <__malloc_lock+0xc>)
 8015100:	f7ff f86d 	bl	80141de <__retarget_lock_acquire_recursive>
 8015104:	bd10      	pop	{r4, pc}
 8015106:	46c0      	nop			@ (mov r8, r8)
 8015108:	20001f9c 	.word	0x20001f9c

0801510c <__malloc_unlock>:
 801510c:	b510      	push	{r4, lr}
 801510e:	4802      	ldr	r0, [pc, #8]	@ (8015118 <__malloc_unlock+0xc>)
 8015110:	f7ff f866 	bl	80141e0 <__retarget_lock_release_recursive>
 8015114:	bd10      	pop	{r4, pc}
 8015116:	46c0      	nop			@ (mov r8, r8)
 8015118:	20001f9c 	.word	0x20001f9c

0801511c <_Balloc>:
 801511c:	b570      	push	{r4, r5, r6, lr}
 801511e:	69c5      	ldr	r5, [r0, #28]
 8015120:	0006      	movs	r6, r0
 8015122:	000c      	movs	r4, r1
 8015124:	2d00      	cmp	r5, #0
 8015126:	d10e      	bne.n	8015146 <_Balloc+0x2a>
 8015128:	2010      	movs	r0, #16
 801512a:	f7ff ff3b 	bl	8014fa4 <malloc>
 801512e:	1e02      	subs	r2, r0, #0
 8015130:	61f0      	str	r0, [r6, #28]
 8015132:	d104      	bne.n	801513e <_Balloc+0x22>
 8015134:	216b      	movs	r1, #107	@ 0x6b
 8015136:	4b19      	ldr	r3, [pc, #100]	@ (801519c <_Balloc+0x80>)
 8015138:	4819      	ldr	r0, [pc, #100]	@ (80151a0 <_Balloc+0x84>)
 801513a:	f000 fdc7 	bl	8015ccc <__assert_func>
 801513e:	6045      	str	r5, [r0, #4]
 8015140:	6085      	str	r5, [r0, #8]
 8015142:	6005      	str	r5, [r0, #0]
 8015144:	60c5      	str	r5, [r0, #12]
 8015146:	69f5      	ldr	r5, [r6, #28]
 8015148:	68eb      	ldr	r3, [r5, #12]
 801514a:	2b00      	cmp	r3, #0
 801514c:	d013      	beq.n	8015176 <_Balloc+0x5a>
 801514e:	69f3      	ldr	r3, [r6, #28]
 8015150:	00a2      	lsls	r2, r4, #2
 8015152:	68db      	ldr	r3, [r3, #12]
 8015154:	189b      	adds	r3, r3, r2
 8015156:	6818      	ldr	r0, [r3, #0]
 8015158:	2800      	cmp	r0, #0
 801515a:	d118      	bne.n	801518e <_Balloc+0x72>
 801515c:	2101      	movs	r1, #1
 801515e:	000d      	movs	r5, r1
 8015160:	40a5      	lsls	r5, r4
 8015162:	1d6a      	adds	r2, r5, #5
 8015164:	0030      	movs	r0, r6
 8015166:	0092      	lsls	r2, r2, #2
 8015168:	f000 fdce 	bl	8015d08 <_calloc_r>
 801516c:	2800      	cmp	r0, #0
 801516e:	d00c      	beq.n	801518a <_Balloc+0x6e>
 8015170:	6044      	str	r4, [r0, #4]
 8015172:	6085      	str	r5, [r0, #8]
 8015174:	e00d      	b.n	8015192 <_Balloc+0x76>
 8015176:	2221      	movs	r2, #33	@ 0x21
 8015178:	2104      	movs	r1, #4
 801517a:	0030      	movs	r0, r6
 801517c:	f000 fdc4 	bl	8015d08 <_calloc_r>
 8015180:	69f3      	ldr	r3, [r6, #28]
 8015182:	60e8      	str	r0, [r5, #12]
 8015184:	68db      	ldr	r3, [r3, #12]
 8015186:	2b00      	cmp	r3, #0
 8015188:	d1e1      	bne.n	801514e <_Balloc+0x32>
 801518a:	2000      	movs	r0, #0
 801518c:	bd70      	pop	{r4, r5, r6, pc}
 801518e:	6802      	ldr	r2, [r0, #0]
 8015190:	601a      	str	r2, [r3, #0]
 8015192:	2300      	movs	r3, #0
 8015194:	6103      	str	r3, [r0, #16]
 8015196:	60c3      	str	r3, [r0, #12]
 8015198:	e7f8      	b.n	801518c <_Balloc+0x70>
 801519a:	46c0      	nop			@ (mov r8, r8)
 801519c:	08019fa7 	.word	0x08019fa7
 80151a0:	0801a027 	.word	0x0801a027

080151a4 <_Bfree>:
 80151a4:	b570      	push	{r4, r5, r6, lr}
 80151a6:	69c6      	ldr	r6, [r0, #28]
 80151a8:	0005      	movs	r5, r0
 80151aa:	000c      	movs	r4, r1
 80151ac:	2e00      	cmp	r6, #0
 80151ae:	d10e      	bne.n	80151ce <_Bfree+0x2a>
 80151b0:	2010      	movs	r0, #16
 80151b2:	f7ff fef7 	bl	8014fa4 <malloc>
 80151b6:	1e02      	subs	r2, r0, #0
 80151b8:	61e8      	str	r0, [r5, #28]
 80151ba:	d104      	bne.n	80151c6 <_Bfree+0x22>
 80151bc:	218f      	movs	r1, #143	@ 0x8f
 80151be:	4b09      	ldr	r3, [pc, #36]	@ (80151e4 <_Bfree+0x40>)
 80151c0:	4809      	ldr	r0, [pc, #36]	@ (80151e8 <_Bfree+0x44>)
 80151c2:	f000 fd83 	bl	8015ccc <__assert_func>
 80151c6:	6046      	str	r6, [r0, #4]
 80151c8:	6086      	str	r6, [r0, #8]
 80151ca:	6006      	str	r6, [r0, #0]
 80151cc:	60c6      	str	r6, [r0, #12]
 80151ce:	2c00      	cmp	r4, #0
 80151d0:	d007      	beq.n	80151e2 <_Bfree+0x3e>
 80151d2:	69eb      	ldr	r3, [r5, #28]
 80151d4:	6862      	ldr	r2, [r4, #4]
 80151d6:	68db      	ldr	r3, [r3, #12]
 80151d8:	0092      	lsls	r2, r2, #2
 80151da:	189b      	adds	r3, r3, r2
 80151dc:	681a      	ldr	r2, [r3, #0]
 80151de:	6022      	str	r2, [r4, #0]
 80151e0:	601c      	str	r4, [r3, #0]
 80151e2:	bd70      	pop	{r4, r5, r6, pc}
 80151e4:	08019fa7 	.word	0x08019fa7
 80151e8:	0801a027 	.word	0x0801a027

080151ec <__multadd>:
 80151ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80151ee:	000f      	movs	r7, r1
 80151f0:	9001      	str	r0, [sp, #4]
 80151f2:	000c      	movs	r4, r1
 80151f4:	001e      	movs	r6, r3
 80151f6:	2000      	movs	r0, #0
 80151f8:	690d      	ldr	r5, [r1, #16]
 80151fa:	3714      	adds	r7, #20
 80151fc:	683b      	ldr	r3, [r7, #0]
 80151fe:	3001      	adds	r0, #1
 8015200:	b299      	uxth	r1, r3
 8015202:	4351      	muls	r1, r2
 8015204:	0c1b      	lsrs	r3, r3, #16
 8015206:	4353      	muls	r3, r2
 8015208:	1989      	adds	r1, r1, r6
 801520a:	0c0e      	lsrs	r6, r1, #16
 801520c:	199b      	adds	r3, r3, r6
 801520e:	0c1e      	lsrs	r6, r3, #16
 8015210:	b289      	uxth	r1, r1
 8015212:	041b      	lsls	r3, r3, #16
 8015214:	185b      	adds	r3, r3, r1
 8015216:	c708      	stmia	r7!, {r3}
 8015218:	4285      	cmp	r5, r0
 801521a:	dcef      	bgt.n	80151fc <__multadd+0x10>
 801521c:	2e00      	cmp	r6, #0
 801521e:	d022      	beq.n	8015266 <__multadd+0x7a>
 8015220:	68a3      	ldr	r3, [r4, #8]
 8015222:	42ab      	cmp	r3, r5
 8015224:	dc19      	bgt.n	801525a <__multadd+0x6e>
 8015226:	6861      	ldr	r1, [r4, #4]
 8015228:	9801      	ldr	r0, [sp, #4]
 801522a:	3101      	adds	r1, #1
 801522c:	f7ff ff76 	bl	801511c <_Balloc>
 8015230:	1e07      	subs	r7, r0, #0
 8015232:	d105      	bne.n	8015240 <__multadd+0x54>
 8015234:	003a      	movs	r2, r7
 8015236:	21ba      	movs	r1, #186	@ 0xba
 8015238:	4b0c      	ldr	r3, [pc, #48]	@ (801526c <__multadd+0x80>)
 801523a:	480d      	ldr	r0, [pc, #52]	@ (8015270 <__multadd+0x84>)
 801523c:	f000 fd46 	bl	8015ccc <__assert_func>
 8015240:	0021      	movs	r1, r4
 8015242:	6922      	ldr	r2, [r4, #16]
 8015244:	310c      	adds	r1, #12
 8015246:	3202      	adds	r2, #2
 8015248:	0092      	lsls	r2, r2, #2
 801524a:	300c      	adds	r0, #12
 801524c:	f7fe ffd4 	bl	80141f8 <memcpy>
 8015250:	0021      	movs	r1, r4
 8015252:	9801      	ldr	r0, [sp, #4]
 8015254:	f7ff ffa6 	bl	80151a4 <_Bfree>
 8015258:	003c      	movs	r4, r7
 801525a:	1d2b      	adds	r3, r5, #4
 801525c:	009b      	lsls	r3, r3, #2
 801525e:	18e3      	adds	r3, r4, r3
 8015260:	3501      	adds	r5, #1
 8015262:	605e      	str	r6, [r3, #4]
 8015264:	6125      	str	r5, [r4, #16]
 8015266:	0020      	movs	r0, r4
 8015268:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801526a:	46c0      	nop			@ (mov r8, r8)
 801526c:	0801a016 	.word	0x0801a016
 8015270:	0801a027 	.word	0x0801a027

08015274 <__hi0bits>:
 8015274:	2280      	movs	r2, #128	@ 0x80
 8015276:	0003      	movs	r3, r0
 8015278:	0252      	lsls	r2, r2, #9
 801527a:	2000      	movs	r0, #0
 801527c:	4293      	cmp	r3, r2
 801527e:	d201      	bcs.n	8015284 <__hi0bits+0x10>
 8015280:	041b      	lsls	r3, r3, #16
 8015282:	3010      	adds	r0, #16
 8015284:	2280      	movs	r2, #128	@ 0x80
 8015286:	0452      	lsls	r2, r2, #17
 8015288:	4293      	cmp	r3, r2
 801528a:	d201      	bcs.n	8015290 <__hi0bits+0x1c>
 801528c:	3008      	adds	r0, #8
 801528e:	021b      	lsls	r3, r3, #8
 8015290:	2280      	movs	r2, #128	@ 0x80
 8015292:	0552      	lsls	r2, r2, #21
 8015294:	4293      	cmp	r3, r2
 8015296:	d201      	bcs.n	801529c <__hi0bits+0x28>
 8015298:	3004      	adds	r0, #4
 801529a:	011b      	lsls	r3, r3, #4
 801529c:	2280      	movs	r2, #128	@ 0x80
 801529e:	05d2      	lsls	r2, r2, #23
 80152a0:	4293      	cmp	r3, r2
 80152a2:	d201      	bcs.n	80152a8 <__hi0bits+0x34>
 80152a4:	3002      	adds	r0, #2
 80152a6:	009b      	lsls	r3, r3, #2
 80152a8:	2b00      	cmp	r3, #0
 80152aa:	db03      	blt.n	80152b4 <__hi0bits+0x40>
 80152ac:	3001      	adds	r0, #1
 80152ae:	4213      	tst	r3, r2
 80152b0:	d100      	bne.n	80152b4 <__hi0bits+0x40>
 80152b2:	2020      	movs	r0, #32
 80152b4:	4770      	bx	lr

080152b6 <__lo0bits>:
 80152b6:	6803      	ldr	r3, [r0, #0]
 80152b8:	0001      	movs	r1, r0
 80152ba:	2207      	movs	r2, #7
 80152bc:	0018      	movs	r0, r3
 80152be:	4010      	ands	r0, r2
 80152c0:	4213      	tst	r3, r2
 80152c2:	d00d      	beq.n	80152e0 <__lo0bits+0x2a>
 80152c4:	3a06      	subs	r2, #6
 80152c6:	2000      	movs	r0, #0
 80152c8:	4213      	tst	r3, r2
 80152ca:	d105      	bne.n	80152d8 <__lo0bits+0x22>
 80152cc:	3002      	adds	r0, #2
 80152ce:	4203      	tst	r3, r0
 80152d0:	d003      	beq.n	80152da <__lo0bits+0x24>
 80152d2:	40d3      	lsrs	r3, r2
 80152d4:	0010      	movs	r0, r2
 80152d6:	600b      	str	r3, [r1, #0]
 80152d8:	4770      	bx	lr
 80152da:	089b      	lsrs	r3, r3, #2
 80152dc:	600b      	str	r3, [r1, #0]
 80152de:	e7fb      	b.n	80152d8 <__lo0bits+0x22>
 80152e0:	b29a      	uxth	r2, r3
 80152e2:	2a00      	cmp	r2, #0
 80152e4:	d101      	bne.n	80152ea <__lo0bits+0x34>
 80152e6:	2010      	movs	r0, #16
 80152e8:	0c1b      	lsrs	r3, r3, #16
 80152ea:	b2da      	uxtb	r2, r3
 80152ec:	2a00      	cmp	r2, #0
 80152ee:	d101      	bne.n	80152f4 <__lo0bits+0x3e>
 80152f0:	3008      	adds	r0, #8
 80152f2:	0a1b      	lsrs	r3, r3, #8
 80152f4:	071a      	lsls	r2, r3, #28
 80152f6:	d101      	bne.n	80152fc <__lo0bits+0x46>
 80152f8:	3004      	adds	r0, #4
 80152fa:	091b      	lsrs	r3, r3, #4
 80152fc:	079a      	lsls	r2, r3, #30
 80152fe:	d101      	bne.n	8015304 <__lo0bits+0x4e>
 8015300:	3002      	adds	r0, #2
 8015302:	089b      	lsrs	r3, r3, #2
 8015304:	07da      	lsls	r2, r3, #31
 8015306:	d4e9      	bmi.n	80152dc <__lo0bits+0x26>
 8015308:	3001      	adds	r0, #1
 801530a:	085b      	lsrs	r3, r3, #1
 801530c:	d1e6      	bne.n	80152dc <__lo0bits+0x26>
 801530e:	2020      	movs	r0, #32
 8015310:	e7e2      	b.n	80152d8 <__lo0bits+0x22>
	...

08015314 <__i2b>:
 8015314:	b510      	push	{r4, lr}
 8015316:	000c      	movs	r4, r1
 8015318:	2101      	movs	r1, #1
 801531a:	f7ff feff 	bl	801511c <_Balloc>
 801531e:	2800      	cmp	r0, #0
 8015320:	d107      	bne.n	8015332 <__i2b+0x1e>
 8015322:	2146      	movs	r1, #70	@ 0x46
 8015324:	4c05      	ldr	r4, [pc, #20]	@ (801533c <__i2b+0x28>)
 8015326:	0002      	movs	r2, r0
 8015328:	4b05      	ldr	r3, [pc, #20]	@ (8015340 <__i2b+0x2c>)
 801532a:	0020      	movs	r0, r4
 801532c:	31ff      	adds	r1, #255	@ 0xff
 801532e:	f000 fccd 	bl	8015ccc <__assert_func>
 8015332:	2301      	movs	r3, #1
 8015334:	6144      	str	r4, [r0, #20]
 8015336:	6103      	str	r3, [r0, #16]
 8015338:	bd10      	pop	{r4, pc}
 801533a:	46c0      	nop			@ (mov r8, r8)
 801533c:	0801a027 	.word	0x0801a027
 8015340:	0801a016 	.word	0x0801a016

08015344 <__multiply>:
 8015344:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015346:	0014      	movs	r4, r2
 8015348:	690a      	ldr	r2, [r1, #16]
 801534a:	6923      	ldr	r3, [r4, #16]
 801534c:	000d      	movs	r5, r1
 801534e:	b08b      	sub	sp, #44	@ 0x2c
 8015350:	429a      	cmp	r2, r3
 8015352:	db02      	blt.n	801535a <__multiply+0x16>
 8015354:	0023      	movs	r3, r4
 8015356:	000c      	movs	r4, r1
 8015358:	001d      	movs	r5, r3
 801535a:	6927      	ldr	r7, [r4, #16]
 801535c:	692e      	ldr	r6, [r5, #16]
 801535e:	6861      	ldr	r1, [r4, #4]
 8015360:	19bb      	adds	r3, r7, r6
 8015362:	9303      	str	r3, [sp, #12]
 8015364:	68a3      	ldr	r3, [r4, #8]
 8015366:	19ba      	adds	r2, r7, r6
 8015368:	4293      	cmp	r3, r2
 801536a:	da00      	bge.n	801536e <__multiply+0x2a>
 801536c:	3101      	adds	r1, #1
 801536e:	f7ff fed5 	bl	801511c <_Balloc>
 8015372:	9002      	str	r0, [sp, #8]
 8015374:	2800      	cmp	r0, #0
 8015376:	d106      	bne.n	8015386 <__multiply+0x42>
 8015378:	21b1      	movs	r1, #177	@ 0xb1
 801537a:	4b49      	ldr	r3, [pc, #292]	@ (80154a0 <__multiply+0x15c>)
 801537c:	4849      	ldr	r0, [pc, #292]	@ (80154a4 <__multiply+0x160>)
 801537e:	9a02      	ldr	r2, [sp, #8]
 8015380:	0049      	lsls	r1, r1, #1
 8015382:	f000 fca3 	bl	8015ccc <__assert_func>
 8015386:	9b02      	ldr	r3, [sp, #8]
 8015388:	2200      	movs	r2, #0
 801538a:	3314      	adds	r3, #20
 801538c:	469c      	mov	ip, r3
 801538e:	19bb      	adds	r3, r7, r6
 8015390:	009b      	lsls	r3, r3, #2
 8015392:	4463      	add	r3, ip
 8015394:	9304      	str	r3, [sp, #16]
 8015396:	4663      	mov	r3, ip
 8015398:	9904      	ldr	r1, [sp, #16]
 801539a:	428b      	cmp	r3, r1
 801539c:	d32a      	bcc.n	80153f4 <__multiply+0xb0>
 801539e:	0023      	movs	r3, r4
 80153a0:	00bf      	lsls	r7, r7, #2
 80153a2:	3314      	adds	r3, #20
 80153a4:	3514      	adds	r5, #20
 80153a6:	9308      	str	r3, [sp, #32]
 80153a8:	00b6      	lsls	r6, r6, #2
 80153aa:	19db      	adds	r3, r3, r7
 80153ac:	9305      	str	r3, [sp, #20]
 80153ae:	19ab      	adds	r3, r5, r6
 80153b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80153b2:	2304      	movs	r3, #4
 80153b4:	9306      	str	r3, [sp, #24]
 80153b6:	0023      	movs	r3, r4
 80153b8:	9a05      	ldr	r2, [sp, #20]
 80153ba:	3315      	adds	r3, #21
 80153bc:	9501      	str	r5, [sp, #4]
 80153be:	429a      	cmp	r2, r3
 80153c0:	d305      	bcc.n	80153ce <__multiply+0x8a>
 80153c2:	1b13      	subs	r3, r2, r4
 80153c4:	3b15      	subs	r3, #21
 80153c6:	089b      	lsrs	r3, r3, #2
 80153c8:	3301      	adds	r3, #1
 80153ca:	009b      	lsls	r3, r3, #2
 80153cc:	9306      	str	r3, [sp, #24]
 80153ce:	9b01      	ldr	r3, [sp, #4]
 80153d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80153d2:	4293      	cmp	r3, r2
 80153d4:	d310      	bcc.n	80153f8 <__multiply+0xb4>
 80153d6:	9b03      	ldr	r3, [sp, #12]
 80153d8:	2b00      	cmp	r3, #0
 80153da:	dd05      	ble.n	80153e8 <__multiply+0xa4>
 80153dc:	9b04      	ldr	r3, [sp, #16]
 80153de:	3b04      	subs	r3, #4
 80153e0:	9304      	str	r3, [sp, #16]
 80153e2:	681b      	ldr	r3, [r3, #0]
 80153e4:	2b00      	cmp	r3, #0
 80153e6:	d056      	beq.n	8015496 <__multiply+0x152>
 80153e8:	9b02      	ldr	r3, [sp, #8]
 80153ea:	9a03      	ldr	r2, [sp, #12]
 80153ec:	0018      	movs	r0, r3
 80153ee:	611a      	str	r2, [r3, #16]
 80153f0:	b00b      	add	sp, #44	@ 0x2c
 80153f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80153f4:	c304      	stmia	r3!, {r2}
 80153f6:	e7cf      	b.n	8015398 <__multiply+0x54>
 80153f8:	9b01      	ldr	r3, [sp, #4]
 80153fa:	6818      	ldr	r0, [r3, #0]
 80153fc:	b280      	uxth	r0, r0
 80153fe:	2800      	cmp	r0, #0
 8015400:	d01e      	beq.n	8015440 <__multiply+0xfc>
 8015402:	4667      	mov	r7, ip
 8015404:	2500      	movs	r5, #0
 8015406:	9e08      	ldr	r6, [sp, #32]
 8015408:	ce02      	ldmia	r6!, {r1}
 801540a:	683b      	ldr	r3, [r7, #0]
 801540c:	9307      	str	r3, [sp, #28]
 801540e:	b28b      	uxth	r3, r1
 8015410:	4343      	muls	r3, r0
 8015412:	001a      	movs	r2, r3
 8015414:	466b      	mov	r3, sp
 8015416:	0c09      	lsrs	r1, r1, #16
 8015418:	8b9b      	ldrh	r3, [r3, #28]
 801541a:	4341      	muls	r1, r0
 801541c:	18d3      	adds	r3, r2, r3
 801541e:	9a07      	ldr	r2, [sp, #28]
 8015420:	195b      	adds	r3, r3, r5
 8015422:	0c12      	lsrs	r2, r2, #16
 8015424:	1889      	adds	r1, r1, r2
 8015426:	0c1a      	lsrs	r2, r3, #16
 8015428:	188a      	adds	r2, r1, r2
 801542a:	b29b      	uxth	r3, r3
 801542c:	0c15      	lsrs	r5, r2, #16
 801542e:	0412      	lsls	r2, r2, #16
 8015430:	431a      	orrs	r2, r3
 8015432:	9b05      	ldr	r3, [sp, #20]
 8015434:	c704      	stmia	r7!, {r2}
 8015436:	42b3      	cmp	r3, r6
 8015438:	d8e6      	bhi.n	8015408 <__multiply+0xc4>
 801543a:	4663      	mov	r3, ip
 801543c:	9a06      	ldr	r2, [sp, #24]
 801543e:	509d      	str	r5, [r3, r2]
 8015440:	9b01      	ldr	r3, [sp, #4]
 8015442:	6818      	ldr	r0, [r3, #0]
 8015444:	0c00      	lsrs	r0, r0, #16
 8015446:	d020      	beq.n	801548a <__multiply+0x146>
 8015448:	4663      	mov	r3, ip
 801544a:	0025      	movs	r5, r4
 801544c:	4661      	mov	r1, ip
 801544e:	2700      	movs	r7, #0
 8015450:	681b      	ldr	r3, [r3, #0]
 8015452:	3514      	adds	r5, #20
 8015454:	682a      	ldr	r2, [r5, #0]
 8015456:	680e      	ldr	r6, [r1, #0]
 8015458:	b292      	uxth	r2, r2
 801545a:	4342      	muls	r2, r0
 801545c:	0c36      	lsrs	r6, r6, #16
 801545e:	1992      	adds	r2, r2, r6
 8015460:	19d2      	adds	r2, r2, r7
 8015462:	0416      	lsls	r6, r2, #16
 8015464:	b29b      	uxth	r3, r3
 8015466:	431e      	orrs	r6, r3
 8015468:	600e      	str	r6, [r1, #0]
 801546a:	cd40      	ldmia	r5!, {r6}
 801546c:	684b      	ldr	r3, [r1, #4]
 801546e:	0c36      	lsrs	r6, r6, #16
 8015470:	4346      	muls	r6, r0
 8015472:	b29b      	uxth	r3, r3
 8015474:	0c12      	lsrs	r2, r2, #16
 8015476:	18f3      	adds	r3, r6, r3
 8015478:	189b      	adds	r3, r3, r2
 801547a:	9a05      	ldr	r2, [sp, #20]
 801547c:	0c1f      	lsrs	r7, r3, #16
 801547e:	3104      	adds	r1, #4
 8015480:	42aa      	cmp	r2, r5
 8015482:	d8e7      	bhi.n	8015454 <__multiply+0x110>
 8015484:	4662      	mov	r2, ip
 8015486:	9906      	ldr	r1, [sp, #24]
 8015488:	5053      	str	r3, [r2, r1]
 801548a:	9b01      	ldr	r3, [sp, #4]
 801548c:	3304      	adds	r3, #4
 801548e:	9301      	str	r3, [sp, #4]
 8015490:	2304      	movs	r3, #4
 8015492:	449c      	add	ip, r3
 8015494:	e79b      	b.n	80153ce <__multiply+0x8a>
 8015496:	9b03      	ldr	r3, [sp, #12]
 8015498:	3b01      	subs	r3, #1
 801549a:	9303      	str	r3, [sp, #12]
 801549c:	e79b      	b.n	80153d6 <__multiply+0x92>
 801549e:	46c0      	nop			@ (mov r8, r8)
 80154a0:	0801a016 	.word	0x0801a016
 80154a4:	0801a027 	.word	0x0801a027

080154a8 <__pow5mult>:
 80154a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80154aa:	2303      	movs	r3, #3
 80154ac:	0015      	movs	r5, r2
 80154ae:	0007      	movs	r7, r0
 80154b0:	000e      	movs	r6, r1
 80154b2:	401a      	ands	r2, r3
 80154b4:	421d      	tst	r5, r3
 80154b6:	d008      	beq.n	80154ca <__pow5mult+0x22>
 80154b8:	4925      	ldr	r1, [pc, #148]	@ (8015550 <__pow5mult+0xa8>)
 80154ba:	3a01      	subs	r2, #1
 80154bc:	0092      	lsls	r2, r2, #2
 80154be:	5852      	ldr	r2, [r2, r1]
 80154c0:	2300      	movs	r3, #0
 80154c2:	0031      	movs	r1, r6
 80154c4:	f7ff fe92 	bl	80151ec <__multadd>
 80154c8:	0006      	movs	r6, r0
 80154ca:	10ad      	asrs	r5, r5, #2
 80154cc:	d03d      	beq.n	801554a <__pow5mult+0xa2>
 80154ce:	69fc      	ldr	r4, [r7, #28]
 80154d0:	2c00      	cmp	r4, #0
 80154d2:	d10f      	bne.n	80154f4 <__pow5mult+0x4c>
 80154d4:	2010      	movs	r0, #16
 80154d6:	f7ff fd65 	bl	8014fa4 <malloc>
 80154da:	1e02      	subs	r2, r0, #0
 80154dc:	61f8      	str	r0, [r7, #28]
 80154de:	d105      	bne.n	80154ec <__pow5mult+0x44>
 80154e0:	21b4      	movs	r1, #180	@ 0xb4
 80154e2:	4b1c      	ldr	r3, [pc, #112]	@ (8015554 <__pow5mult+0xac>)
 80154e4:	481c      	ldr	r0, [pc, #112]	@ (8015558 <__pow5mult+0xb0>)
 80154e6:	31ff      	adds	r1, #255	@ 0xff
 80154e8:	f000 fbf0 	bl	8015ccc <__assert_func>
 80154ec:	6044      	str	r4, [r0, #4]
 80154ee:	6084      	str	r4, [r0, #8]
 80154f0:	6004      	str	r4, [r0, #0]
 80154f2:	60c4      	str	r4, [r0, #12]
 80154f4:	69fb      	ldr	r3, [r7, #28]
 80154f6:	689c      	ldr	r4, [r3, #8]
 80154f8:	9301      	str	r3, [sp, #4]
 80154fa:	2c00      	cmp	r4, #0
 80154fc:	d108      	bne.n	8015510 <__pow5mult+0x68>
 80154fe:	0038      	movs	r0, r7
 8015500:	4916      	ldr	r1, [pc, #88]	@ (801555c <__pow5mult+0xb4>)
 8015502:	f7ff ff07 	bl	8015314 <__i2b>
 8015506:	9b01      	ldr	r3, [sp, #4]
 8015508:	0004      	movs	r4, r0
 801550a:	6098      	str	r0, [r3, #8]
 801550c:	2300      	movs	r3, #0
 801550e:	6003      	str	r3, [r0, #0]
 8015510:	2301      	movs	r3, #1
 8015512:	421d      	tst	r5, r3
 8015514:	d00a      	beq.n	801552c <__pow5mult+0x84>
 8015516:	0031      	movs	r1, r6
 8015518:	0022      	movs	r2, r4
 801551a:	0038      	movs	r0, r7
 801551c:	f7ff ff12 	bl	8015344 <__multiply>
 8015520:	0031      	movs	r1, r6
 8015522:	9001      	str	r0, [sp, #4]
 8015524:	0038      	movs	r0, r7
 8015526:	f7ff fe3d 	bl	80151a4 <_Bfree>
 801552a:	9e01      	ldr	r6, [sp, #4]
 801552c:	106d      	asrs	r5, r5, #1
 801552e:	d00c      	beq.n	801554a <__pow5mult+0xa2>
 8015530:	6820      	ldr	r0, [r4, #0]
 8015532:	2800      	cmp	r0, #0
 8015534:	d107      	bne.n	8015546 <__pow5mult+0x9e>
 8015536:	0022      	movs	r2, r4
 8015538:	0021      	movs	r1, r4
 801553a:	0038      	movs	r0, r7
 801553c:	f7ff ff02 	bl	8015344 <__multiply>
 8015540:	2300      	movs	r3, #0
 8015542:	6020      	str	r0, [r4, #0]
 8015544:	6003      	str	r3, [r0, #0]
 8015546:	0004      	movs	r4, r0
 8015548:	e7e2      	b.n	8015510 <__pow5mult+0x68>
 801554a:	0030      	movs	r0, r6
 801554c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801554e:	46c0      	nop			@ (mov r8, r8)
 8015550:	0801a080 	.word	0x0801a080
 8015554:	08019fa7 	.word	0x08019fa7
 8015558:	0801a027 	.word	0x0801a027
 801555c:	00000271 	.word	0x00000271

08015560 <__lshift>:
 8015560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015562:	000c      	movs	r4, r1
 8015564:	0016      	movs	r6, r2
 8015566:	6923      	ldr	r3, [r4, #16]
 8015568:	1157      	asrs	r7, r2, #5
 801556a:	b085      	sub	sp, #20
 801556c:	18fb      	adds	r3, r7, r3
 801556e:	9301      	str	r3, [sp, #4]
 8015570:	3301      	adds	r3, #1
 8015572:	9300      	str	r3, [sp, #0]
 8015574:	6849      	ldr	r1, [r1, #4]
 8015576:	68a3      	ldr	r3, [r4, #8]
 8015578:	9002      	str	r0, [sp, #8]
 801557a:	9a00      	ldr	r2, [sp, #0]
 801557c:	4293      	cmp	r3, r2
 801557e:	db10      	blt.n	80155a2 <__lshift+0x42>
 8015580:	9802      	ldr	r0, [sp, #8]
 8015582:	f7ff fdcb 	bl	801511c <_Balloc>
 8015586:	2300      	movs	r3, #0
 8015588:	0001      	movs	r1, r0
 801558a:	0005      	movs	r5, r0
 801558c:	001a      	movs	r2, r3
 801558e:	3114      	adds	r1, #20
 8015590:	4298      	cmp	r0, r3
 8015592:	d10c      	bne.n	80155ae <__lshift+0x4e>
 8015594:	21ef      	movs	r1, #239	@ 0xef
 8015596:	002a      	movs	r2, r5
 8015598:	4b25      	ldr	r3, [pc, #148]	@ (8015630 <__lshift+0xd0>)
 801559a:	4826      	ldr	r0, [pc, #152]	@ (8015634 <__lshift+0xd4>)
 801559c:	0049      	lsls	r1, r1, #1
 801559e:	f000 fb95 	bl	8015ccc <__assert_func>
 80155a2:	3101      	adds	r1, #1
 80155a4:	005b      	lsls	r3, r3, #1
 80155a6:	e7e8      	b.n	801557a <__lshift+0x1a>
 80155a8:	0098      	lsls	r0, r3, #2
 80155aa:	500a      	str	r2, [r1, r0]
 80155ac:	3301      	adds	r3, #1
 80155ae:	42bb      	cmp	r3, r7
 80155b0:	dbfa      	blt.n	80155a8 <__lshift+0x48>
 80155b2:	43fb      	mvns	r3, r7
 80155b4:	17db      	asrs	r3, r3, #31
 80155b6:	401f      	ands	r7, r3
 80155b8:	00bf      	lsls	r7, r7, #2
 80155ba:	0023      	movs	r3, r4
 80155bc:	201f      	movs	r0, #31
 80155be:	19c9      	adds	r1, r1, r7
 80155c0:	0037      	movs	r7, r6
 80155c2:	6922      	ldr	r2, [r4, #16]
 80155c4:	3314      	adds	r3, #20
 80155c6:	0092      	lsls	r2, r2, #2
 80155c8:	189a      	adds	r2, r3, r2
 80155ca:	4007      	ands	r7, r0
 80155cc:	4206      	tst	r6, r0
 80155ce:	d029      	beq.n	8015624 <__lshift+0xc4>
 80155d0:	3001      	adds	r0, #1
 80155d2:	1bc0      	subs	r0, r0, r7
 80155d4:	9003      	str	r0, [sp, #12]
 80155d6:	468c      	mov	ip, r1
 80155d8:	2000      	movs	r0, #0
 80155da:	681e      	ldr	r6, [r3, #0]
 80155dc:	40be      	lsls	r6, r7
 80155de:	4306      	orrs	r6, r0
 80155e0:	4660      	mov	r0, ip
 80155e2:	c040      	stmia	r0!, {r6}
 80155e4:	4684      	mov	ip, r0
 80155e6:	9e03      	ldr	r6, [sp, #12]
 80155e8:	cb01      	ldmia	r3!, {r0}
 80155ea:	40f0      	lsrs	r0, r6
 80155ec:	429a      	cmp	r2, r3
 80155ee:	d8f4      	bhi.n	80155da <__lshift+0x7a>
 80155f0:	0026      	movs	r6, r4
 80155f2:	3615      	adds	r6, #21
 80155f4:	2304      	movs	r3, #4
 80155f6:	42b2      	cmp	r2, r6
 80155f8:	d304      	bcc.n	8015604 <__lshift+0xa4>
 80155fa:	1b13      	subs	r3, r2, r4
 80155fc:	3b15      	subs	r3, #21
 80155fe:	089b      	lsrs	r3, r3, #2
 8015600:	3301      	adds	r3, #1
 8015602:	009b      	lsls	r3, r3, #2
 8015604:	50c8      	str	r0, [r1, r3]
 8015606:	2800      	cmp	r0, #0
 8015608:	d002      	beq.n	8015610 <__lshift+0xb0>
 801560a:	9b01      	ldr	r3, [sp, #4]
 801560c:	3302      	adds	r3, #2
 801560e:	9300      	str	r3, [sp, #0]
 8015610:	9b00      	ldr	r3, [sp, #0]
 8015612:	9802      	ldr	r0, [sp, #8]
 8015614:	3b01      	subs	r3, #1
 8015616:	0021      	movs	r1, r4
 8015618:	612b      	str	r3, [r5, #16]
 801561a:	f7ff fdc3 	bl	80151a4 <_Bfree>
 801561e:	0028      	movs	r0, r5
 8015620:	b005      	add	sp, #20
 8015622:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015624:	cb01      	ldmia	r3!, {r0}
 8015626:	c101      	stmia	r1!, {r0}
 8015628:	429a      	cmp	r2, r3
 801562a:	d8fb      	bhi.n	8015624 <__lshift+0xc4>
 801562c:	e7f0      	b.n	8015610 <__lshift+0xb0>
 801562e:	46c0      	nop			@ (mov r8, r8)
 8015630:	0801a016 	.word	0x0801a016
 8015634:	0801a027 	.word	0x0801a027

08015638 <__mcmp>:
 8015638:	b530      	push	{r4, r5, lr}
 801563a:	690b      	ldr	r3, [r1, #16]
 801563c:	6904      	ldr	r4, [r0, #16]
 801563e:	0002      	movs	r2, r0
 8015640:	1ae0      	subs	r0, r4, r3
 8015642:	429c      	cmp	r4, r3
 8015644:	d10f      	bne.n	8015666 <__mcmp+0x2e>
 8015646:	3214      	adds	r2, #20
 8015648:	009b      	lsls	r3, r3, #2
 801564a:	3114      	adds	r1, #20
 801564c:	0014      	movs	r4, r2
 801564e:	18c9      	adds	r1, r1, r3
 8015650:	18d2      	adds	r2, r2, r3
 8015652:	3a04      	subs	r2, #4
 8015654:	3904      	subs	r1, #4
 8015656:	6815      	ldr	r5, [r2, #0]
 8015658:	680b      	ldr	r3, [r1, #0]
 801565a:	429d      	cmp	r5, r3
 801565c:	d004      	beq.n	8015668 <__mcmp+0x30>
 801565e:	2001      	movs	r0, #1
 8015660:	429d      	cmp	r5, r3
 8015662:	d200      	bcs.n	8015666 <__mcmp+0x2e>
 8015664:	3802      	subs	r0, #2
 8015666:	bd30      	pop	{r4, r5, pc}
 8015668:	4294      	cmp	r4, r2
 801566a:	d3f2      	bcc.n	8015652 <__mcmp+0x1a>
 801566c:	e7fb      	b.n	8015666 <__mcmp+0x2e>
	...

08015670 <__mdiff>:
 8015670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015672:	000c      	movs	r4, r1
 8015674:	b087      	sub	sp, #28
 8015676:	9000      	str	r0, [sp, #0]
 8015678:	0011      	movs	r1, r2
 801567a:	0020      	movs	r0, r4
 801567c:	0017      	movs	r7, r2
 801567e:	f7ff ffdb 	bl	8015638 <__mcmp>
 8015682:	1e05      	subs	r5, r0, #0
 8015684:	d110      	bne.n	80156a8 <__mdiff+0x38>
 8015686:	0001      	movs	r1, r0
 8015688:	9800      	ldr	r0, [sp, #0]
 801568a:	f7ff fd47 	bl	801511c <_Balloc>
 801568e:	1e02      	subs	r2, r0, #0
 8015690:	d104      	bne.n	801569c <__mdiff+0x2c>
 8015692:	4b40      	ldr	r3, [pc, #256]	@ (8015794 <__mdiff+0x124>)
 8015694:	4840      	ldr	r0, [pc, #256]	@ (8015798 <__mdiff+0x128>)
 8015696:	4941      	ldr	r1, [pc, #260]	@ (801579c <__mdiff+0x12c>)
 8015698:	f000 fb18 	bl	8015ccc <__assert_func>
 801569c:	2301      	movs	r3, #1
 801569e:	6145      	str	r5, [r0, #20]
 80156a0:	6103      	str	r3, [r0, #16]
 80156a2:	0010      	movs	r0, r2
 80156a4:	b007      	add	sp, #28
 80156a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80156a8:	2600      	movs	r6, #0
 80156aa:	42b0      	cmp	r0, r6
 80156ac:	da03      	bge.n	80156b6 <__mdiff+0x46>
 80156ae:	0023      	movs	r3, r4
 80156b0:	003c      	movs	r4, r7
 80156b2:	001f      	movs	r7, r3
 80156b4:	3601      	adds	r6, #1
 80156b6:	6861      	ldr	r1, [r4, #4]
 80156b8:	9800      	ldr	r0, [sp, #0]
 80156ba:	f7ff fd2f 	bl	801511c <_Balloc>
 80156be:	1e02      	subs	r2, r0, #0
 80156c0:	d103      	bne.n	80156ca <__mdiff+0x5a>
 80156c2:	4b34      	ldr	r3, [pc, #208]	@ (8015794 <__mdiff+0x124>)
 80156c4:	4834      	ldr	r0, [pc, #208]	@ (8015798 <__mdiff+0x128>)
 80156c6:	4936      	ldr	r1, [pc, #216]	@ (80157a0 <__mdiff+0x130>)
 80156c8:	e7e6      	b.n	8015698 <__mdiff+0x28>
 80156ca:	6923      	ldr	r3, [r4, #16]
 80156cc:	3414      	adds	r4, #20
 80156ce:	9300      	str	r3, [sp, #0]
 80156d0:	009b      	lsls	r3, r3, #2
 80156d2:	18e3      	adds	r3, r4, r3
 80156d4:	0021      	movs	r1, r4
 80156d6:	9401      	str	r4, [sp, #4]
 80156d8:	003c      	movs	r4, r7
 80156da:	9302      	str	r3, [sp, #8]
 80156dc:	693b      	ldr	r3, [r7, #16]
 80156de:	3414      	adds	r4, #20
 80156e0:	009b      	lsls	r3, r3, #2
 80156e2:	18e3      	adds	r3, r4, r3
 80156e4:	9303      	str	r3, [sp, #12]
 80156e6:	0003      	movs	r3, r0
 80156e8:	60c6      	str	r6, [r0, #12]
 80156ea:	468c      	mov	ip, r1
 80156ec:	2000      	movs	r0, #0
 80156ee:	3314      	adds	r3, #20
 80156f0:	9304      	str	r3, [sp, #16]
 80156f2:	9305      	str	r3, [sp, #20]
 80156f4:	4663      	mov	r3, ip
 80156f6:	cb20      	ldmia	r3!, {r5}
 80156f8:	b2a9      	uxth	r1, r5
 80156fa:	000e      	movs	r6, r1
 80156fc:	469c      	mov	ip, r3
 80156fe:	cc08      	ldmia	r4!, {r3}
 8015700:	0c2d      	lsrs	r5, r5, #16
 8015702:	b299      	uxth	r1, r3
 8015704:	1a71      	subs	r1, r6, r1
 8015706:	1809      	adds	r1, r1, r0
 8015708:	0c1b      	lsrs	r3, r3, #16
 801570a:	1408      	asrs	r0, r1, #16
 801570c:	1aeb      	subs	r3, r5, r3
 801570e:	181b      	adds	r3, r3, r0
 8015710:	1418      	asrs	r0, r3, #16
 8015712:	b289      	uxth	r1, r1
 8015714:	041b      	lsls	r3, r3, #16
 8015716:	4319      	orrs	r1, r3
 8015718:	9b05      	ldr	r3, [sp, #20]
 801571a:	c302      	stmia	r3!, {r1}
 801571c:	9305      	str	r3, [sp, #20]
 801571e:	9b03      	ldr	r3, [sp, #12]
 8015720:	42a3      	cmp	r3, r4
 8015722:	d8e7      	bhi.n	80156f4 <__mdiff+0x84>
 8015724:	0039      	movs	r1, r7
 8015726:	9c03      	ldr	r4, [sp, #12]
 8015728:	3115      	adds	r1, #21
 801572a:	2304      	movs	r3, #4
 801572c:	428c      	cmp	r4, r1
 801572e:	d304      	bcc.n	801573a <__mdiff+0xca>
 8015730:	1be3      	subs	r3, r4, r7
 8015732:	3b15      	subs	r3, #21
 8015734:	089b      	lsrs	r3, r3, #2
 8015736:	3301      	adds	r3, #1
 8015738:	009b      	lsls	r3, r3, #2
 801573a:	9901      	ldr	r1, [sp, #4]
 801573c:	18cd      	adds	r5, r1, r3
 801573e:	9904      	ldr	r1, [sp, #16]
 8015740:	002e      	movs	r6, r5
 8015742:	18cb      	adds	r3, r1, r3
 8015744:	001f      	movs	r7, r3
 8015746:	9902      	ldr	r1, [sp, #8]
 8015748:	428e      	cmp	r6, r1
 801574a:	d311      	bcc.n	8015770 <__mdiff+0x100>
 801574c:	9c02      	ldr	r4, [sp, #8]
 801574e:	1ee9      	subs	r1, r5, #3
 8015750:	2000      	movs	r0, #0
 8015752:	428c      	cmp	r4, r1
 8015754:	d304      	bcc.n	8015760 <__mdiff+0xf0>
 8015756:	0021      	movs	r1, r4
 8015758:	3103      	adds	r1, #3
 801575a:	1b49      	subs	r1, r1, r5
 801575c:	0889      	lsrs	r1, r1, #2
 801575e:	0088      	lsls	r0, r1, #2
 8015760:	181b      	adds	r3, r3, r0
 8015762:	3b04      	subs	r3, #4
 8015764:	6819      	ldr	r1, [r3, #0]
 8015766:	2900      	cmp	r1, #0
 8015768:	d010      	beq.n	801578c <__mdiff+0x11c>
 801576a:	9b00      	ldr	r3, [sp, #0]
 801576c:	6113      	str	r3, [r2, #16]
 801576e:	e798      	b.n	80156a2 <__mdiff+0x32>
 8015770:	4684      	mov	ip, r0
 8015772:	ce02      	ldmia	r6!, {r1}
 8015774:	b288      	uxth	r0, r1
 8015776:	4460      	add	r0, ip
 8015778:	1400      	asrs	r0, r0, #16
 801577a:	0c0c      	lsrs	r4, r1, #16
 801577c:	1904      	adds	r4, r0, r4
 801577e:	4461      	add	r1, ip
 8015780:	1420      	asrs	r0, r4, #16
 8015782:	b289      	uxth	r1, r1
 8015784:	0424      	lsls	r4, r4, #16
 8015786:	4321      	orrs	r1, r4
 8015788:	c702      	stmia	r7!, {r1}
 801578a:	e7dc      	b.n	8015746 <__mdiff+0xd6>
 801578c:	9900      	ldr	r1, [sp, #0]
 801578e:	3901      	subs	r1, #1
 8015790:	9100      	str	r1, [sp, #0]
 8015792:	e7e6      	b.n	8015762 <__mdiff+0xf2>
 8015794:	0801a016 	.word	0x0801a016
 8015798:	0801a027 	.word	0x0801a027
 801579c:	00000237 	.word	0x00000237
 80157a0:	00000245 	.word	0x00000245

080157a4 <__d2b>:
 80157a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80157a6:	2101      	movs	r1, #1
 80157a8:	0016      	movs	r6, r2
 80157aa:	001f      	movs	r7, r3
 80157ac:	f7ff fcb6 	bl	801511c <_Balloc>
 80157b0:	1e04      	subs	r4, r0, #0
 80157b2:	d105      	bne.n	80157c0 <__d2b+0x1c>
 80157b4:	0022      	movs	r2, r4
 80157b6:	4b25      	ldr	r3, [pc, #148]	@ (801584c <__d2b+0xa8>)
 80157b8:	4825      	ldr	r0, [pc, #148]	@ (8015850 <__d2b+0xac>)
 80157ba:	4926      	ldr	r1, [pc, #152]	@ (8015854 <__d2b+0xb0>)
 80157bc:	f000 fa86 	bl	8015ccc <__assert_func>
 80157c0:	033b      	lsls	r3, r7, #12
 80157c2:	007d      	lsls	r5, r7, #1
 80157c4:	0b1b      	lsrs	r3, r3, #12
 80157c6:	0d6d      	lsrs	r5, r5, #21
 80157c8:	d002      	beq.n	80157d0 <__d2b+0x2c>
 80157ca:	2280      	movs	r2, #128	@ 0x80
 80157cc:	0352      	lsls	r2, r2, #13
 80157ce:	4313      	orrs	r3, r2
 80157d0:	9301      	str	r3, [sp, #4]
 80157d2:	2e00      	cmp	r6, #0
 80157d4:	d025      	beq.n	8015822 <__d2b+0x7e>
 80157d6:	4668      	mov	r0, sp
 80157d8:	9600      	str	r6, [sp, #0]
 80157da:	f7ff fd6c 	bl	80152b6 <__lo0bits>
 80157de:	9b01      	ldr	r3, [sp, #4]
 80157e0:	9900      	ldr	r1, [sp, #0]
 80157e2:	2800      	cmp	r0, #0
 80157e4:	d01b      	beq.n	801581e <__d2b+0x7a>
 80157e6:	2220      	movs	r2, #32
 80157e8:	001e      	movs	r6, r3
 80157ea:	1a12      	subs	r2, r2, r0
 80157ec:	4096      	lsls	r6, r2
 80157ee:	0032      	movs	r2, r6
 80157f0:	40c3      	lsrs	r3, r0
 80157f2:	430a      	orrs	r2, r1
 80157f4:	6162      	str	r2, [r4, #20]
 80157f6:	9301      	str	r3, [sp, #4]
 80157f8:	9e01      	ldr	r6, [sp, #4]
 80157fa:	61a6      	str	r6, [r4, #24]
 80157fc:	1e73      	subs	r3, r6, #1
 80157fe:	419e      	sbcs	r6, r3
 8015800:	3601      	adds	r6, #1
 8015802:	6126      	str	r6, [r4, #16]
 8015804:	2d00      	cmp	r5, #0
 8015806:	d014      	beq.n	8015832 <__d2b+0x8e>
 8015808:	2635      	movs	r6, #53	@ 0x35
 801580a:	4b13      	ldr	r3, [pc, #76]	@ (8015858 <__d2b+0xb4>)
 801580c:	18ed      	adds	r5, r5, r3
 801580e:	9b08      	ldr	r3, [sp, #32]
 8015810:	182d      	adds	r5, r5, r0
 8015812:	601d      	str	r5, [r3, #0]
 8015814:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015816:	1a36      	subs	r6, r6, r0
 8015818:	601e      	str	r6, [r3, #0]
 801581a:	0020      	movs	r0, r4
 801581c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801581e:	6161      	str	r1, [r4, #20]
 8015820:	e7ea      	b.n	80157f8 <__d2b+0x54>
 8015822:	a801      	add	r0, sp, #4
 8015824:	f7ff fd47 	bl	80152b6 <__lo0bits>
 8015828:	9b01      	ldr	r3, [sp, #4]
 801582a:	2601      	movs	r6, #1
 801582c:	6163      	str	r3, [r4, #20]
 801582e:	3020      	adds	r0, #32
 8015830:	e7e7      	b.n	8015802 <__d2b+0x5e>
 8015832:	4b0a      	ldr	r3, [pc, #40]	@ (801585c <__d2b+0xb8>)
 8015834:	18c0      	adds	r0, r0, r3
 8015836:	9b08      	ldr	r3, [sp, #32]
 8015838:	6018      	str	r0, [r3, #0]
 801583a:	4b09      	ldr	r3, [pc, #36]	@ (8015860 <__d2b+0xbc>)
 801583c:	18f3      	adds	r3, r6, r3
 801583e:	009b      	lsls	r3, r3, #2
 8015840:	18e3      	adds	r3, r4, r3
 8015842:	6958      	ldr	r0, [r3, #20]
 8015844:	f7ff fd16 	bl	8015274 <__hi0bits>
 8015848:	0176      	lsls	r6, r6, #5
 801584a:	e7e3      	b.n	8015814 <__d2b+0x70>
 801584c:	0801a016 	.word	0x0801a016
 8015850:	0801a027 	.word	0x0801a027
 8015854:	0000030f 	.word	0x0000030f
 8015858:	fffffbcd 	.word	0xfffffbcd
 801585c:	fffffbce 	.word	0xfffffbce
 8015860:	3fffffff 	.word	0x3fffffff

08015864 <__ssputs_r>:
 8015864:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015866:	688e      	ldr	r6, [r1, #8]
 8015868:	b085      	sub	sp, #20
 801586a:	001f      	movs	r7, r3
 801586c:	000c      	movs	r4, r1
 801586e:	680b      	ldr	r3, [r1, #0]
 8015870:	9002      	str	r0, [sp, #8]
 8015872:	9203      	str	r2, [sp, #12]
 8015874:	42be      	cmp	r6, r7
 8015876:	d830      	bhi.n	80158da <__ssputs_r+0x76>
 8015878:	210c      	movs	r1, #12
 801587a:	5e62      	ldrsh	r2, [r4, r1]
 801587c:	2190      	movs	r1, #144	@ 0x90
 801587e:	00c9      	lsls	r1, r1, #3
 8015880:	420a      	tst	r2, r1
 8015882:	d028      	beq.n	80158d6 <__ssputs_r+0x72>
 8015884:	2003      	movs	r0, #3
 8015886:	6921      	ldr	r1, [r4, #16]
 8015888:	1a5b      	subs	r3, r3, r1
 801588a:	9301      	str	r3, [sp, #4]
 801588c:	6963      	ldr	r3, [r4, #20]
 801588e:	4343      	muls	r3, r0
 8015890:	9801      	ldr	r0, [sp, #4]
 8015892:	0fdd      	lsrs	r5, r3, #31
 8015894:	18ed      	adds	r5, r5, r3
 8015896:	1c7b      	adds	r3, r7, #1
 8015898:	181b      	adds	r3, r3, r0
 801589a:	106d      	asrs	r5, r5, #1
 801589c:	42ab      	cmp	r3, r5
 801589e:	d900      	bls.n	80158a2 <__ssputs_r+0x3e>
 80158a0:	001d      	movs	r5, r3
 80158a2:	0552      	lsls	r2, r2, #21
 80158a4:	d528      	bpl.n	80158f8 <__ssputs_r+0x94>
 80158a6:	0029      	movs	r1, r5
 80158a8:	9802      	ldr	r0, [sp, #8]
 80158aa:	f7ff fba7 	bl	8014ffc <_malloc_r>
 80158ae:	1e06      	subs	r6, r0, #0
 80158b0:	d02c      	beq.n	801590c <__ssputs_r+0xa8>
 80158b2:	9a01      	ldr	r2, [sp, #4]
 80158b4:	6921      	ldr	r1, [r4, #16]
 80158b6:	f7fe fc9f 	bl	80141f8 <memcpy>
 80158ba:	89a2      	ldrh	r2, [r4, #12]
 80158bc:	4b18      	ldr	r3, [pc, #96]	@ (8015920 <__ssputs_r+0xbc>)
 80158be:	401a      	ands	r2, r3
 80158c0:	2380      	movs	r3, #128	@ 0x80
 80158c2:	4313      	orrs	r3, r2
 80158c4:	81a3      	strh	r3, [r4, #12]
 80158c6:	9b01      	ldr	r3, [sp, #4]
 80158c8:	6126      	str	r6, [r4, #16]
 80158ca:	18f6      	adds	r6, r6, r3
 80158cc:	6026      	str	r6, [r4, #0]
 80158ce:	003e      	movs	r6, r7
 80158d0:	6165      	str	r5, [r4, #20]
 80158d2:	1aed      	subs	r5, r5, r3
 80158d4:	60a5      	str	r5, [r4, #8]
 80158d6:	42be      	cmp	r6, r7
 80158d8:	d900      	bls.n	80158dc <__ssputs_r+0x78>
 80158da:	003e      	movs	r6, r7
 80158dc:	0032      	movs	r2, r6
 80158de:	9903      	ldr	r1, [sp, #12]
 80158e0:	6820      	ldr	r0, [r4, #0]
 80158e2:	f000 f9ce 	bl	8015c82 <memmove>
 80158e6:	2000      	movs	r0, #0
 80158e8:	68a3      	ldr	r3, [r4, #8]
 80158ea:	1b9b      	subs	r3, r3, r6
 80158ec:	60a3      	str	r3, [r4, #8]
 80158ee:	6823      	ldr	r3, [r4, #0]
 80158f0:	199b      	adds	r3, r3, r6
 80158f2:	6023      	str	r3, [r4, #0]
 80158f4:	b005      	add	sp, #20
 80158f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80158f8:	002a      	movs	r2, r5
 80158fa:	9802      	ldr	r0, [sp, #8]
 80158fc:	f000 fa43 	bl	8015d86 <_realloc_r>
 8015900:	1e06      	subs	r6, r0, #0
 8015902:	d1e0      	bne.n	80158c6 <__ssputs_r+0x62>
 8015904:	6921      	ldr	r1, [r4, #16]
 8015906:	9802      	ldr	r0, [sp, #8]
 8015908:	f7ff fb02 	bl	8014f10 <_free_r>
 801590c:	230c      	movs	r3, #12
 801590e:	2001      	movs	r0, #1
 8015910:	9a02      	ldr	r2, [sp, #8]
 8015912:	4240      	negs	r0, r0
 8015914:	6013      	str	r3, [r2, #0]
 8015916:	89a2      	ldrh	r2, [r4, #12]
 8015918:	3334      	adds	r3, #52	@ 0x34
 801591a:	4313      	orrs	r3, r2
 801591c:	81a3      	strh	r3, [r4, #12]
 801591e:	e7e9      	b.n	80158f4 <__ssputs_r+0x90>
 8015920:	fffffb7f 	.word	0xfffffb7f

08015924 <_svfiprintf_r>:
 8015924:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015926:	b0a1      	sub	sp, #132	@ 0x84
 8015928:	9003      	str	r0, [sp, #12]
 801592a:	001d      	movs	r5, r3
 801592c:	898b      	ldrh	r3, [r1, #12]
 801592e:	000f      	movs	r7, r1
 8015930:	0016      	movs	r6, r2
 8015932:	061b      	lsls	r3, r3, #24
 8015934:	d511      	bpl.n	801595a <_svfiprintf_r+0x36>
 8015936:	690b      	ldr	r3, [r1, #16]
 8015938:	2b00      	cmp	r3, #0
 801593a:	d10e      	bne.n	801595a <_svfiprintf_r+0x36>
 801593c:	2140      	movs	r1, #64	@ 0x40
 801593e:	f7ff fb5d 	bl	8014ffc <_malloc_r>
 8015942:	6038      	str	r0, [r7, #0]
 8015944:	6138      	str	r0, [r7, #16]
 8015946:	2800      	cmp	r0, #0
 8015948:	d105      	bne.n	8015956 <_svfiprintf_r+0x32>
 801594a:	230c      	movs	r3, #12
 801594c:	9a03      	ldr	r2, [sp, #12]
 801594e:	6013      	str	r3, [r2, #0]
 8015950:	2001      	movs	r0, #1
 8015952:	4240      	negs	r0, r0
 8015954:	e0cf      	b.n	8015af6 <_svfiprintf_r+0x1d2>
 8015956:	2340      	movs	r3, #64	@ 0x40
 8015958:	617b      	str	r3, [r7, #20]
 801595a:	2300      	movs	r3, #0
 801595c:	ac08      	add	r4, sp, #32
 801595e:	6163      	str	r3, [r4, #20]
 8015960:	3320      	adds	r3, #32
 8015962:	7663      	strb	r3, [r4, #25]
 8015964:	3310      	adds	r3, #16
 8015966:	76a3      	strb	r3, [r4, #26]
 8015968:	9507      	str	r5, [sp, #28]
 801596a:	0035      	movs	r5, r6
 801596c:	782b      	ldrb	r3, [r5, #0]
 801596e:	2b00      	cmp	r3, #0
 8015970:	d001      	beq.n	8015976 <_svfiprintf_r+0x52>
 8015972:	2b25      	cmp	r3, #37	@ 0x25
 8015974:	d148      	bne.n	8015a08 <_svfiprintf_r+0xe4>
 8015976:	1bab      	subs	r3, r5, r6
 8015978:	9305      	str	r3, [sp, #20]
 801597a:	42b5      	cmp	r5, r6
 801597c:	d00b      	beq.n	8015996 <_svfiprintf_r+0x72>
 801597e:	0032      	movs	r2, r6
 8015980:	0039      	movs	r1, r7
 8015982:	9803      	ldr	r0, [sp, #12]
 8015984:	f7ff ff6e 	bl	8015864 <__ssputs_r>
 8015988:	3001      	adds	r0, #1
 801598a:	d100      	bne.n	801598e <_svfiprintf_r+0x6a>
 801598c:	e0ae      	b.n	8015aec <_svfiprintf_r+0x1c8>
 801598e:	6963      	ldr	r3, [r4, #20]
 8015990:	9a05      	ldr	r2, [sp, #20]
 8015992:	189b      	adds	r3, r3, r2
 8015994:	6163      	str	r3, [r4, #20]
 8015996:	782b      	ldrb	r3, [r5, #0]
 8015998:	2b00      	cmp	r3, #0
 801599a:	d100      	bne.n	801599e <_svfiprintf_r+0x7a>
 801599c:	e0a6      	b.n	8015aec <_svfiprintf_r+0x1c8>
 801599e:	2201      	movs	r2, #1
 80159a0:	2300      	movs	r3, #0
 80159a2:	4252      	negs	r2, r2
 80159a4:	6062      	str	r2, [r4, #4]
 80159a6:	a904      	add	r1, sp, #16
 80159a8:	3254      	adds	r2, #84	@ 0x54
 80159aa:	1852      	adds	r2, r2, r1
 80159ac:	1c6e      	adds	r6, r5, #1
 80159ae:	6023      	str	r3, [r4, #0]
 80159b0:	60e3      	str	r3, [r4, #12]
 80159b2:	60a3      	str	r3, [r4, #8]
 80159b4:	7013      	strb	r3, [r2, #0]
 80159b6:	65a3      	str	r3, [r4, #88]	@ 0x58
 80159b8:	4b54      	ldr	r3, [pc, #336]	@ (8015b0c <_svfiprintf_r+0x1e8>)
 80159ba:	2205      	movs	r2, #5
 80159bc:	0018      	movs	r0, r3
 80159be:	7831      	ldrb	r1, [r6, #0]
 80159c0:	9305      	str	r3, [sp, #20]
 80159c2:	f7fe fc0e 	bl	80141e2 <memchr>
 80159c6:	1c75      	adds	r5, r6, #1
 80159c8:	2800      	cmp	r0, #0
 80159ca:	d11f      	bne.n	8015a0c <_svfiprintf_r+0xe8>
 80159cc:	6822      	ldr	r2, [r4, #0]
 80159ce:	06d3      	lsls	r3, r2, #27
 80159d0:	d504      	bpl.n	80159dc <_svfiprintf_r+0xb8>
 80159d2:	2353      	movs	r3, #83	@ 0x53
 80159d4:	a904      	add	r1, sp, #16
 80159d6:	185b      	adds	r3, r3, r1
 80159d8:	2120      	movs	r1, #32
 80159da:	7019      	strb	r1, [r3, #0]
 80159dc:	0713      	lsls	r3, r2, #28
 80159de:	d504      	bpl.n	80159ea <_svfiprintf_r+0xc6>
 80159e0:	2353      	movs	r3, #83	@ 0x53
 80159e2:	a904      	add	r1, sp, #16
 80159e4:	185b      	adds	r3, r3, r1
 80159e6:	212b      	movs	r1, #43	@ 0x2b
 80159e8:	7019      	strb	r1, [r3, #0]
 80159ea:	7833      	ldrb	r3, [r6, #0]
 80159ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80159ee:	d016      	beq.n	8015a1e <_svfiprintf_r+0xfa>
 80159f0:	0035      	movs	r5, r6
 80159f2:	2100      	movs	r1, #0
 80159f4:	200a      	movs	r0, #10
 80159f6:	68e3      	ldr	r3, [r4, #12]
 80159f8:	782a      	ldrb	r2, [r5, #0]
 80159fa:	1c6e      	adds	r6, r5, #1
 80159fc:	3a30      	subs	r2, #48	@ 0x30
 80159fe:	2a09      	cmp	r2, #9
 8015a00:	d950      	bls.n	8015aa4 <_svfiprintf_r+0x180>
 8015a02:	2900      	cmp	r1, #0
 8015a04:	d111      	bne.n	8015a2a <_svfiprintf_r+0x106>
 8015a06:	e017      	b.n	8015a38 <_svfiprintf_r+0x114>
 8015a08:	3501      	adds	r5, #1
 8015a0a:	e7af      	b.n	801596c <_svfiprintf_r+0x48>
 8015a0c:	9b05      	ldr	r3, [sp, #20]
 8015a0e:	6822      	ldr	r2, [r4, #0]
 8015a10:	1ac0      	subs	r0, r0, r3
 8015a12:	2301      	movs	r3, #1
 8015a14:	4083      	lsls	r3, r0
 8015a16:	4313      	orrs	r3, r2
 8015a18:	002e      	movs	r6, r5
 8015a1a:	6023      	str	r3, [r4, #0]
 8015a1c:	e7cc      	b.n	80159b8 <_svfiprintf_r+0x94>
 8015a1e:	9b07      	ldr	r3, [sp, #28]
 8015a20:	1d19      	adds	r1, r3, #4
 8015a22:	681b      	ldr	r3, [r3, #0]
 8015a24:	9107      	str	r1, [sp, #28]
 8015a26:	2b00      	cmp	r3, #0
 8015a28:	db01      	blt.n	8015a2e <_svfiprintf_r+0x10a>
 8015a2a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015a2c:	e004      	b.n	8015a38 <_svfiprintf_r+0x114>
 8015a2e:	425b      	negs	r3, r3
 8015a30:	60e3      	str	r3, [r4, #12]
 8015a32:	2302      	movs	r3, #2
 8015a34:	4313      	orrs	r3, r2
 8015a36:	6023      	str	r3, [r4, #0]
 8015a38:	782b      	ldrb	r3, [r5, #0]
 8015a3a:	2b2e      	cmp	r3, #46	@ 0x2e
 8015a3c:	d10c      	bne.n	8015a58 <_svfiprintf_r+0x134>
 8015a3e:	786b      	ldrb	r3, [r5, #1]
 8015a40:	2b2a      	cmp	r3, #42	@ 0x2a
 8015a42:	d134      	bne.n	8015aae <_svfiprintf_r+0x18a>
 8015a44:	9b07      	ldr	r3, [sp, #28]
 8015a46:	3502      	adds	r5, #2
 8015a48:	1d1a      	adds	r2, r3, #4
 8015a4a:	681b      	ldr	r3, [r3, #0]
 8015a4c:	9207      	str	r2, [sp, #28]
 8015a4e:	2b00      	cmp	r3, #0
 8015a50:	da01      	bge.n	8015a56 <_svfiprintf_r+0x132>
 8015a52:	2301      	movs	r3, #1
 8015a54:	425b      	negs	r3, r3
 8015a56:	9309      	str	r3, [sp, #36]	@ 0x24
 8015a58:	4e2d      	ldr	r6, [pc, #180]	@ (8015b10 <_svfiprintf_r+0x1ec>)
 8015a5a:	2203      	movs	r2, #3
 8015a5c:	0030      	movs	r0, r6
 8015a5e:	7829      	ldrb	r1, [r5, #0]
 8015a60:	f7fe fbbf 	bl	80141e2 <memchr>
 8015a64:	2800      	cmp	r0, #0
 8015a66:	d006      	beq.n	8015a76 <_svfiprintf_r+0x152>
 8015a68:	2340      	movs	r3, #64	@ 0x40
 8015a6a:	1b80      	subs	r0, r0, r6
 8015a6c:	4083      	lsls	r3, r0
 8015a6e:	6822      	ldr	r2, [r4, #0]
 8015a70:	3501      	adds	r5, #1
 8015a72:	4313      	orrs	r3, r2
 8015a74:	6023      	str	r3, [r4, #0]
 8015a76:	7829      	ldrb	r1, [r5, #0]
 8015a78:	2206      	movs	r2, #6
 8015a7a:	4826      	ldr	r0, [pc, #152]	@ (8015b14 <_svfiprintf_r+0x1f0>)
 8015a7c:	1c6e      	adds	r6, r5, #1
 8015a7e:	7621      	strb	r1, [r4, #24]
 8015a80:	f7fe fbaf 	bl	80141e2 <memchr>
 8015a84:	2800      	cmp	r0, #0
 8015a86:	d038      	beq.n	8015afa <_svfiprintf_r+0x1d6>
 8015a88:	4b23      	ldr	r3, [pc, #140]	@ (8015b18 <_svfiprintf_r+0x1f4>)
 8015a8a:	2b00      	cmp	r3, #0
 8015a8c:	d122      	bne.n	8015ad4 <_svfiprintf_r+0x1b0>
 8015a8e:	2207      	movs	r2, #7
 8015a90:	9b07      	ldr	r3, [sp, #28]
 8015a92:	3307      	adds	r3, #7
 8015a94:	4393      	bics	r3, r2
 8015a96:	3308      	adds	r3, #8
 8015a98:	9307      	str	r3, [sp, #28]
 8015a9a:	6963      	ldr	r3, [r4, #20]
 8015a9c:	9a04      	ldr	r2, [sp, #16]
 8015a9e:	189b      	adds	r3, r3, r2
 8015aa0:	6163      	str	r3, [r4, #20]
 8015aa2:	e762      	b.n	801596a <_svfiprintf_r+0x46>
 8015aa4:	4343      	muls	r3, r0
 8015aa6:	0035      	movs	r5, r6
 8015aa8:	2101      	movs	r1, #1
 8015aaa:	189b      	adds	r3, r3, r2
 8015aac:	e7a4      	b.n	80159f8 <_svfiprintf_r+0xd4>
 8015aae:	2300      	movs	r3, #0
 8015ab0:	200a      	movs	r0, #10
 8015ab2:	0019      	movs	r1, r3
 8015ab4:	3501      	adds	r5, #1
 8015ab6:	6063      	str	r3, [r4, #4]
 8015ab8:	782a      	ldrb	r2, [r5, #0]
 8015aba:	1c6e      	adds	r6, r5, #1
 8015abc:	3a30      	subs	r2, #48	@ 0x30
 8015abe:	2a09      	cmp	r2, #9
 8015ac0:	d903      	bls.n	8015aca <_svfiprintf_r+0x1a6>
 8015ac2:	2b00      	cmp	r3, #0
 8015ac4:	d0c8      	beq.n	8015a58 <_svfiprintf_r+0x134>
 8015ac6:	9109      	str	r1, [sp, #36]	@ 0x24
 8015ac8:	e7c6      	b.n	8015a58 <_svfiprintf_r+0x134>
 8015aca:	4341      	muls	r1, r0
 8015acc:	0035      	movs	r5, r6
 8015ace:	2301      	movs	r3, #1
 8015ad0:	1889      	adds	r1, r1, r2
 8015ad2:	e7f1      	b.n	8015ab8 <_svfiprintf_r+0x194>
 8015ad4:	aa07      	add	r2, sp, #28
 8015ad6:	9200      	str	r2, [sp, #0]
 8015ad8:	0021      	movs	r1, r4
 8015ada:	003a      	movs	r2, r7
 8015adc:	4b0f      	ldr	r3, [pc, #60]	@ (8015b1c <_svfiprintf_r+0x1f8>)
 8015ade:	9803      	ldr	r0, [sp, #12]
 8015ae0:	f7fd fdfe 	bl	80136e0 <_printf_float>
 8015ae4:	9004      	str	r0, [sp, #16]
 8015ae6:	9b04      	ldr	r3, [sp, #16]
 8015ae8:	3301      	adds	r3, #1
 8015aea:	d1d6      	bne.n	8015a9a <_svfiprintf_r+0x176>
 8015aec:	89bb      	ldrh	r3, [r7, #12]
 8015aee:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8015af0:	065b      	lsls	r3, r3, #25
 8015af2:	d500      	bpl.n	8015af6 <_svfiprintf_r+0x1d2>
 8015af4:	e72c      	b.n	8015950 <_svfiprintf_r+0x2c>
 8015af6:	b021      	add	sp, #132	@ 0x84
 8015af8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015afa:	aa07      	add	r2, sp, #28
 8015afc:	9200      	str	r2, [sp, #0]
 8015afe:	0021      	movs	r1, r4
 8015b00:	003a      	movs	r2, r7
 8015b02:	4b06      	ldr	r3, [pc, #24]	@ (8015b1c <_svfiprintf_r+0x1f8>)
 8015b04:	9803      	ldr	r0, [sp, #12]
 8015b06:	f7fe f899 	bl	8013c3c <_printf_i>
 8015b0a:	e7eb      	b.n	8015ae4 <_svfiprintf_r+0x1c0>
 8015b0c:	0801a180 	.word	0x0801a180
 8015b10:	0801a186 	.word	0x0801a186
 8015b14:	0801a18a 	.word	0x0801a18a
 8015b18:	080136e1 	.word	0x080136e1
 8015b1c:	08015865 	.word	0x08015865

08015b20 <__sflush_r>:
 8015b20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015b22:	220c      	movs	r2, #12
 8015b24:	5e8b      	ldrsh	r3, [r1, r2]
 8015b26:	0005      	movs	r5, r0
 8015b28:	000c      	movs	r4, r1
 8015b2a:	071a      	lsls	r2, r3, #28
 8015b2c:	d456      	bmi.n	8015bdc <__sflush_r+0xbc>
 8015b2e:	684a      	ldr	r2, [r1, #4]
 8015b30:	2a00      	cmp	r2, #0
 8015b32:	dc02      	bgt.n	8015b3a <__sflush_r+0x1a>
 8015b34:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8015b36:	2a00      	cmp	r2, #0
 8015b38:	dd4e      	ble.n	8015bd8 <__sflush_r+0xb8>
 8015b3a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8015b3c:	2f00      	cmp	r7, #0
 8015b3e:	d04b      	beq.n	8015bd8 <__sflush_r+0xb8>
 8015b40:	2200      	movs	r2, #0
 8015b42:	2080      	movs	r0, #128	@ 0x80
 8015b44:	682e      	ldr	r6, [r5, #0]
 8015b46:	602a      	str	r2, [r5, #0]
 8015b48:	001a      	movs	r2, r3
 8015b4a:	0140      	lsls	r0, r0, #5
 8015b4c:	6a21      	ldr	r1, [r4, #32]
 8015b4e:	4002      	ands	r2, r0
 8015b50:	4203      	tst	r3, r0
 8015b52:	d033      	beq.n	8015bbc <__sflush_r+0x9c>
 8015b54:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8015b56:	89a3      	ldrh	r3, [r4, #12]
 8015b58:	075b      	lsls	r3, r3, #29
 8015b5a:	d506      	bpl.n	8015b6a <__sflush_r+0x4a>
 8015b5c:	6863      	ldr	r3, [r4, #4]
 8015b5e:	1ad2      	subs	r2, r2, r3
 8015b60:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8015b62:	2b00      	cmp	r3, #0
 8015b64:	d001      	beq.n	8015b6a <__sflush_r+0x4a>
 8015b66:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8015b68:	1ad2      	subs	r2, r2, r3
 8015b6a:	2300      	movs	r3, #0
 8015b6c:	0028      	movs	r0, r5
 8015b6e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8015b70:	6a21      	ldr	r1, [r4, #32]
 8015b72:	47b8      	blx	r7
 8015b74:	89a2      	ldrh	r2, [r4, #12]
 8015b76:	1c43      	adds	r3, r0, #1
 8015b78:	d106      	bne.n	8015b88 <__sflush_r+0x68>
 8015b7a:	6829      	ldr	r1, [r5, #0]
 8015b7c:	291d      	cmp	r1, #29
 8015b7e:	d846      	bhi.n	8015c0e <__sflush_r+0xee>
 8015b80:	4b29      	ldr	r3, [pc, #164]	@ (8015c28 <__sflush_r+0x108>)
 8015b82:	410b      	asrs	r3, r1
 8015b84:	07db      	lsls	r3, r3, #31
 8015b86:	d442      	bmi.n	8015c0e <__sflush_r+0xee>
 8015b88:	2300      	movs	r3, #0
 8015b8a:	6063      	str	r3, [r4, #4]
 8015b8c:	6923      	ldr	r3, [r4, #16]
 8015b8e:	6023      	str	r3, [r4, #0]
 8015b90:	04d2      	lsls	r2, r2, #19
 8015b92:	d505      	bpl.n	8015ba0 <__sflush_r+0x80>
 8015b94:	1c43      	adds	r3, r0, #1
 8015b96:	d102      	bne.n	8015b9e <__sflush_r+0x7e>
 8015b98:	682b      	ldr	r3, [r5, #0]
 8015b9a:	2b00      	cmp	r3, #0
 8015b9c:	d100      	bne.n	8015ba0 <__sflush_r+0x80>
 8015b9e:	6560      	str	r0, [r4, #84]	@ 0x54
 8015ba0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015ba2:	602e      	str	r6, [r5, #0]
 8015ba4:	2900      	cmp	r1, #0
 8015ba6:	d017      	beq.n	8015bd8 <__sflush_r+0xb8>
 8015ba8:	0023      	movs	r3, r4
 8015baa:	3344      	adds	r3, #68	@ 0x44
 8015bac:	4299      	cmp	r1, r3
 8015bae:	d002      	beq.n	8015bb6 <__sflush_r+0x96>
 8015bb0:	0028      	movs	r0, r5
 8015bb2:	f7ff f9ad 	bl	8014f10 <_free_r>
 8015bb6:	2300      	movs	r3, #0
 8015bb8:	6363      	str	r3, [r4, #52]	@ 0x34
 8015bba:	e00d      	b.n	8015bd8 <__sflush_r+0xb8>
 8015bbc:	2301      	movs	r3, #1
 8015bbe:	0028      	movs	r0, r5
 8015bc0:	47b8      	blx	r7
 8015bc2:	0002      	movs	r2, r0
 8015bc4:	1c43      	adds	r3, r0, #1
 8015bc6:	d1c6      	bne.n	8015b56 <__sflush_r+0x36>
 8015bc8:	682b      	ldr	r3, [r5, #0]
 8015bca:	2b00      	cmp	r3, #0
 8015bcc:	d0c3      	beq.n	8015b56 <__sflush_r+0x36>
 8015bce:	2b1d      	cmp	r3, #29
 8015bd0:	d001      	beq.n	8015bd6 <__sflush_r+0xb6>
 8015bd2:	2b16      	cmp	r3, #22
 8015bd4:	d11a      	bne.n	8015c0c <__sflush_r+0xec>
 8015bd6:	602e      	str	r6, [r5, #0]
 8015bd8:	2000      	movs	r0, #0
 8015bda:	e01e      	b.n	8015c1a <__sflush_r+0xfa>
 8015bdc:	690e      	ldr	r6, [r1, #16]
 8015bde:	2e00      	cmp	r6, #0
 8015be0:	d0fa      	beq.n	8015bd8 <__sflush_r+0xb8>
 8015be2:	680f      	ldr	r7, [r1, #0]
 8015be4:	600e      	str	r6, [r1, #0]
 8015be6:	1bba      	subs	r2, r7, r6
 8015be8:	9201      	str	r2, [sp, #4]
 8015bea:	2200      	movs	r2, #0
 8015bec:	079b      	lsls	r3, r3, #30
 8015bee:	d100      	bne.n	8015bf2 <__sflush_r+0xd2>
 8015bf0:	694a      	ldr	r2, [r1, #20]
 8015bf2:	60a2      	str	r2, [r4, #8]
 8015bf4:	9b01      	ldr	r3, [sp, #4]
 8015bf6:	2b00      	cmp	r3, #0
 8015bf8:	ddee      	ble.n	8015bd8 <__sflush_r+0xb8>
 8015bfa:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8015bfc:	0032      	movs	r2, r6
 8015bfe:	001f      	movs	r7, r3
 8015c00:	0028      	movs	r0, r5
 8015c02:	9b01      	ldr	r3, [sp, #4]
 8015c04:	6a21      	ldr	r1, [r4, #32]
 8015c06:	47b8      	blx	r7
 8015c08:	2800      	cmp	r0, #0
 8015c0a:	dc07      	bgt.n	8015c1c <__sflush_r+0xfc>
 8015c0c:	89a2      	ldrh	r2, [r4, #12]
 8015c0e:	2340      	movs	r3, #64	@ 0x40
 8015c10:	2001      	movs	r0, #1
 8015c12:	4313      	orrs	r3, r2
 8015c14:	b21b      	sxth	r3, r3
 8015c16:	81a3      	strh	r3, [r4, #12]
 8015c18:	4240      	negs	r0, r0
 8015c1a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8015c1c:	9b01      	ldr	r3, [sp, #4]
 8015c1e:	1836      	adds	r6, r6, r0
 8015c20:	1a1b      	subs	r3, r3, r0
 8015c22:	9301      	str	r3, [sp, #4]
 8015c24:	e7e6      	b.n	8015bf4 <__sflush_r+0xd4>
 8015c26:	46c0      	nop			@ (mov r8, r8)
 8015c28:	dfbffffe 	.word	0xdfbffffe

08015c2c <_fflush_r>:
 8015c2c:	690b      	ldr	r3, [r1, #16]
 8015c2e:	b570      	push	{r4, r5, r6, lr}
 8015c30:	0005      	movs	r5, r0
 8015c32:	000c      	movs	r4, r1
 8015c34:	2b00      	cmp	r3, #0
 8015c36:	d102      	bne.n	8015c3e <_fflush_r+0x12>
 8015c38:	2500      	movs	r5, #0
 8015c3a:	0028      	movs	r0, r5
 8015c3c:	bd70      	pop	{r4, r5, r6, pc}
 8015c3e:	2800      	cmp	r0, #0
 8015c40:	d004      	beq.n	8015c4c <_fflush_r+0x20>
 8015c42:	6a03      	ldr	r3, [r0, #32]
 8015c44:	2b00      	cmp	r3, #0
 8015c46:	d101      	bne.n	8015c4c <_fflush_r+0x20>
 8015c48:	f7fe f996 	bl	8013f78 <__sinit>
 8015c4c:	220c      	movs	r2, #12
 8015c4e:	5ea3      	ldrsh	r3, [r4, r2]
 8015c50:	2b00      	cmp	r3, #0
 8015c52:	d0f1      	beq.n	8015c38 <_fflush_r+0xc>
 8015c54:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015c56:	07d2      	lsls	r2, r2, #31
 8015c58:	d404      	bmi.n	8015c64 <_fflush_r+0x38>
 8015c5a:	059b      	lsls	r3, r3, #22
 8015c5c:	d402      	bmi.n	8015c64 <_fflush_r+0x38>
 8015c5e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015c60:	f7fe fabd 	bl	80141de <__retarget_lock_acquire_recursive>
 8015c64:	0028      	movs	r0, r5
 8015c66:	0021      	movs	r1, r4
 8015c68:	f7ff ff5a 	bl	8015b20 <__sflush_r>
 8015c6c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015c6e:	0005      	movs	r5, r0
 8015c70:	07db      	lsls	r3, r3, #31
 8015c72:	d4e2      	bmi.n	8015c3a <_fflush_r+0xe>
 8015c74:	89a3      	ldrh	r3, [r4, #12]
 8015c76:	059b      	lsls	r3, r3, #22
 8015c78:	d4df      	bmi.n	8015c3a <_fflush_r+0xe>
 8015c7a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015c7c:	f7fe fab0 	bl	80141e0 <__retarget_lock_release_recursive>
 8015c80:	e7db      	b.n	8015c3a <_fflush_r+0xe>

08015c82 <memmove>:
 8015c82:	b510      	push	{r4, lr}
 8015c84:	4288      	cmp	r0, r1
 8015c86:	d806      	bhi.n	8015c96 <memmove+0x14>
 8015c88:	2300      	movs	r3, #0
 8015c8a:	429a      	cmp	r2, r3
 8015c8c:	d008      	beq.n	8015ca0 <memmove+0x1e>
 8015c8e:	5ccc      	ldrb	r4, [r1, r3]
 8015c90:	54c4      	strb	r4, [r0, r3]
 8015c92:	3301      	adds	r3, #1
 8015c94:	e7f9      	b.n	8015c8a <memmove+0x8>
 8015c96:	188b      	adds	r3, r1, r2
 8015c98:	4298      	cmp	r0, r3
 8015c9a:	d2f5      	bcs.n	8015c88 <memmove+0x6>
 8015c9c:	3a01      	subs	r2, #1
 8015c9e:	d200      	bcs.n	8015ca2 <memmove+0x20>
 8015ca0:	bd10      	pop	{r4, pc}
 8015ca2:	5c8b      	ldrb	r3, [r1, r2]
 8015ca4:	5483      	strb	r3, [r0, r2]
 8015ca6:	e7f9      	b.n	8015c9c <memmove+0x1a>

08015ca8 <_sbrk_r>:
 8015ca8:	2300      	movs	r3, #0
 8015caa:	b570      	push	{r4, r5, r6, lr}
 8015cac:	4d06      	ldr	r5, [pc, #24]	@ (8015cc8 <_sbrk_r+0x20>)
 8015cae:	0004      	movs	r4, r0
 8015cb0:	0008      	movs	r0, r1
 8015cb2:	602b      	str	r3, [r5, #0]
 8015cb4:	f7ee fade 	bl	8004274 <_sbrk>
 8015cb8:	1c43      	adds	r3, r0, #1
 8015cba:	d103      	bne.n	8015cc4 <_sbrk_r+0x1c>
 8015cbc:	682b      	ldr	r3, [r5, #0]
 8015cbe:	2b00      	cmp	r3, #0
 8015cc0:	d000      	beq.n	8015cc4 <_sbrk_r+0x1c>
 8015cc2:	6023      	str	r3, [r4, #0]
 8015cc4:	bd70      	pop	{r4, r5, r6, pc}
 8015cc6:	46c0      	nop			@ (mov r8, r8)
 8015cc8:	20001f98 	.word	0x20001f98

08015ccc <__assert_func>:
 8015ccc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8015cce:	0014      	movs	r4, r2
 8015cd0:	001a      	movs	r2, r3
 8015cd2:	4b09      	ldr	r3, [pc, #36]	@ (8015cf8 <__assert_func+0x2c>)
 8015cd4:	0005      	movs	r5, r0
 8015cd6:	681b      	ldr	r3, [r3, #0]
 8015cd8:	000e      	movs	r6, r1
 8015cda:	68d8      	ldr	r0, [r3, #12]
 8015cdc:	4b07      	ldr	r3, [pc, #28]	@ (8015cfc <__assert_func+0x30>)
 8015cde:	2c00      	cmp	r4, #0
 8015ce0:	d101      	bne.n	8015ce6 <__assert_func+0x1a>
 8015ce2:	4b07      	ldr	r3, [pc, #28]	@ (8015d00 <__assert_func+0x34>)
 8015ce4:	001c      	movs	r4, r3
 8015ce6:	4907      	ldr	r1, [pc, #28]	@ (8015d04 <__assert_func+0x38>)
 8015ce8:	9301      	str	r3, [sp, #4]
 8015cea:	9402      	str	r4, [sp, #8]
 8015cec:	002b      	movs	r3, r5
 8015cee:	9600      	str	r6, [sp, #0]
 8015cf0:	f000 f886 	bl	8015e00 <fiprintf>
 8015cf4:	f000 f894 	bl	8015e20 <abort>
 8015cf8:	2000020c 	.word	0x2000020c
 8015cfc:	0801a19b 	.word	0x0801a19b
 8015d00:	0801a1d6 	.word	0x0801a1d6
 8015d04:	0801a1a8 	.word	0x0801a1a8

08015d08 <_calloc_r>:
 8015d08:	b570      	push	{r4, r5, r6, lr}
 8015d0a:	0c0b      	lsrs	r3, r1, #16
 8015d0c:	0c15      	lsrs	r5, r2, #16
 8015d0e:	2b00      	cmp	r3, #0
 8015d10:	d11e      	bne.n	8015d50 <_calloc_r+0x48>
 8015d12:	2d00      	cmp	r5, #0
 8015d14:	d10c      	bne.n	8015d30 <_calloc_r+0x28>
 8015d16:	b289      	uxth	r1, r1
 8015d18:	b294      	uxth	r4, r2
 8015d1a:	434c      	muls	r4, r1
 8015d1c:	0021      	movs	r1, r4
 8015d1e:	f7ff f96d 	bl	8014ffc <_malloc_r>
 8015d22:	1e05      	subs	r5, r0, #0
 8015d24:	d01a      	beq.n	8015d5c <_calloc_r+0x54>
 8015d26:	0022      	movs	r2, r4
 8015d28:	2100      	movs	r1, #0
 8015d2a:	f7fe f9d3 	bl	80140d4 <memset>
 8015d2e:	e016      	b.n	8015d5e <_calloc_r+0x56>
 8015d30:	1c2b      	adds	r3, r5, #0
 8015d32:	1c0c      	adds	r4, r1, #0
 8015d34:	b289      	uxth	r1, r1
 8015d36:	b292      	uxth	r2, r2
 8015d38:	434a      	muls	r2, r1
 8015d3a:	b29b      	uxth	r3, r3
 8015d3c:	b2a1      	uxth	r1, r4
 8015d3e:	4359      	muls	r1, r3
 8015d40:	0c14      	lsrs	r4, r2, #16
 8015d42:	190c      	adds	r4, r1, r4
 8015d44:	0c23      	lsrs	r3, r4, #16
 8015d46:	d107      	bne.n	8015d58 <_calloc_r+0x50>
 8015d48:	0424      	lsls	r4, r4, #16
 8015d4a:	b292      	uxth	r2, r2
 8015d4c:	4314      	orrs	r4, r2
 8015d4e:	e7e5      	b.n	8015d1c <_calloc_r+0x14>
 8015d50:	2d00      	cmp	r5, #0
 8015d52:	d101      	bne.n	8015d58 <_calloc_r+0x50>
 8015d54:	1c14      	adds	r4, r2, #0
 8015d56:	e7ed      	b.n	8015d34 <_calloc_r+0x2c>
 8015d58:	230c      	movs	r3, #12
 8015d5a:	6003      	str	r3, [r0, #0]
 8015d5c:	2500      	movs	r5, #0
 8015d5e:	0028      	movs	r0, r5
 8015d60:	bd70      	pop	{r4, r5, r6, pc}

08015d62 <__ascii_mbtowc>:
 8015d62:	b082      	sub	sp, #8
 8015d64:	2900      	cmp	r1, #0
 8015d66:	d100      	bne.n	8015d6a <__ascii_mbtowc+0x8>
 8015d68:	a901      	add	r1, sp, #4
 8015d6a:	1e10      	subs	r0, r2, #0
 8015d6c:	d006      	beq.n	8015d7c <__ascii_mbtowc+0x1a>
 8015d6e:	2b00      	cmp	r3, #0
 8015d70:	d006      	beq.n	8015d80 <__ascii_mbtowc+0x1e>
 8015d72:	7813      	ldrb	r3, [r2, #0]
 8015d74:	600b      	str	r3, [r1, #0]
 8015d76:	7810      	ldrb	r0, [r2, #0]
 8015d78:	1e43      	subs	r3, r0, #1
 8015d7a:	4198      	sbcs	r0, r3
 8015d7c:	b002      	add	sp, #8
 8015d7e:	4770      	bx	lr
 8015d80:	2002      	movs	r0, #2
 8015d82:	4240      	negs	r0, r0
 8015d84:	e7fa      	b.n	8015d7c <__ascii_mbtowc+0x1a>

08015d86 <_realloc_r>:
 8015d86:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015d88:	0006      	movs	r6, r0
 8015d8a:	000c      	movs	r4, r1
 8015d8c:	0015      	movs	r5, r2
 8015d8e:	2900      	cmp	r1, #0
 8015d90:	d105      	bne.n	8015d9e <_realloc_r+0x18>
 8015d92:	0011      	movs	r1, r2
 8015d94:	f7ff f932 	bl	8014ffc <_malloc_r>
 8015d98:	0004      	movs	r4, r0
 8015d9a:	0020      	movs	r0, r4
 8015d9c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8015d9e:	2a00      	cmp	r2, #0
 8015da0:	d103      	bne.n	8015daa <_realloc_r+0x24>
 8015da2:	f7ff f8b5 	bl	8014f10 <_free_r>
 8015da6:	2400      	movs	r4, #0
 8015da8:	e7f7      	b.n	8015d9a <_realloc_r+0x14>
 8015daa:	f000 f840 	bl	8015e2e <_malloc_usable_size_r>
 8015dae:	0007      	movs	r7, r0
 8015db0:	4285      	cmp	r5, r0
 8015db2:	d802      	bhi.n	8015dba <_realloc_r+0x34>
 8015db4:	0843      	lsrs	r3, r0, #1
 8015db6:	42ab      	cmp	r3, r5
 8015db8:	d3ef      	bcc.n	8015d9a <_realloc_r+0x14>
 8015dba:	0029      	movs	r1, r5
 8015dbc:	0030      	movs	r0, r6
 8015dbe:	f7ff f91d 	bl	8014ffc <_malloc_r>
 8015dc2:	9001      	str	r0, [sp, #4]
 8015dc4:	2800      	cmp	r0, #0
 8015dc6:	d0ee      	beq.n	8015da6 <_realloc_r+0x20>
 8015dc8:	002a      	movs	r2, r5
 8015dca:	42bd      	cmp	r5, r7
 8015dcc:	d900      	bls.n	8015dd0 <_realloc_r+0x4a>
 8015dce:	003a      	movs	r2, r7
 8015dd0:	0021      	movs	r1, r4
 8015dd2:	9801      	ldr	r0, [sp, #4]
 8015dd4:	f7fe fa10 	bl	80141f8 <memcpy>
 8015dd8:	0021      	movs	r1, r4
 8015dda:	0030      	movs	r0, r6
 8015ddc:	f7ff f898 	bl	8014f10 <_free_r>
 8015de0:	9c01      	ldr	r4, [sp, #4]
 8015de2:	e7da      	b.n	8015d9a <_realloc_r+0x14>

08015de4 <__ascii_wctomb>:
 8015de4:	0003      	movs	r3, r0
 8015de6:	1e08      	subs	r0, r1, #0
 8015de8:	d005      	beq.n	8015df6 <__ascii_wctomb+0x12>
 8015dea:	2aff      	cmp	r2, #255	@ 0xff
 8015dec:	d904      	bls.n	8015df8 <__ascii_wctomb+0x14>
 8015dee:	228a      	movs	r2, #138	@ 0x8a
 8015df0:	2001      	movs	r0, #1
 8015df2:	601a      	str	r2, [r3, #0]
 8015df4:	4240      	negs	r0, r0
 8015df6:	4770      	bx	lr
 8015df8:	2001      	movs	r0, #1
 8015dfa:	700a      	strb	r2, [r1, #0]
 8015dfc:	e7fb      	b.n	8015df6 <__ascii_wctomb+0x12>
	...

08015e00 <fiprintf>:
 8015e00:	b40e      	push	{r1, r2, r3}
 8015e02:	b517      	push	{r0, r1, r2, r4, lr}
 8015e04:	4c05      	ldr	r4, [pc, #20]	@ (8015e1c <fiprintf+0x1c>)
 8015e06:	ab05      	add	r3, sp, #20
 8015e08:	cb04      	ldmia	r3!, {r2}
 8015e0a:	0001      	movs	r1, r0
 8015e0c:	6820      	ldr	r0, [r4, #0]
 8015e0e:	9301      	str	r3, [sp, #4]
 8015e10:	f000 f83c 	bl	8015e8c <_vfiprintf_r>
 8015e14:	bc1e      	pop	{r1, r2, r3, r4}
 8015e16:	bc08      	pop	{r3}
 8015e18:	b003      	add	sp, #12
 8015e1a:	4718      	bx	r3
 8015e1c:	2000020c 	.word	0x2000020c

08015e20 <abort>:
 8015e20:	2006      	movs	r0, #6
 8015e22:	b510      	push	{r4, lr}
 8015e24:	f000 fa18 	bl	8016258 <raise>
 8015e28:	2001      	movs	r0, #1
 8015e2a:	f7ee f9b1 	bl	8004190 <_exit>

08015e2e <_malloc_usable_size_r>:
 8015e2e:	1f0b      	subs	r3, r1, #4
 8015e30:	681b      	ldr	r3, [r3, #0]
 8015e32:	1f18      	subs	r0, r3, #4
 8015e34:	2b00      	cmp	r3, #0
 8015e36:	da01      	bge.n	8015e3c <_malloc_usable_size_r+0xe>
 8015e38:	580b      	ldr	r3, [r1, r0]
 8015e3a:	18c0      	adds	r0, r0, r3
 8015e3c:	4770      	bx	lr

08015e3e <__sfputc_r>:
 8015e3e:	6893      	ldr	r3, [r2, #8]
 8015e40:	b510      	push	{r4, lr}
 8015e42:	3b01      	subs	r3, #1
 8015e44:	6093      	str	r3, [r2, #8]
 8015e46:	2b00      	cmp	r3, #0
 8015e48:	da04      	bge.n	8015e54 <__sfputc_r+0x16>
 8015e4a:	6994      	ldr	r4, [r2, #24]
 8015e4c:	42a3      	cmp	r3, r4
 8015e4e:	db07      	blt.n	8015e60 <__sfputc_r+0x22>
 8015e50:	290a      	cmp	r1, #10
 8015e52:	d005      	beq.n	8015e60 <__sfputc_r+0x22>
 8015e54:	6813      	ldr	r3, [r2, #0]
 8015e56:	1c58      	adds	r0, r3, #1
 8015e58:	6010      	str	r0, [r2, #0]
 8015e5a:	7019      	strb	r1, [r3, #0]
 8015e5c:	0008      	movs	r0, r1
 8015e5e:	bd10      	pop	{r4, pc}
 8015e60:	f000 f930 	bl	80160c4 <__swbuf_r>
 8015e64:	0001      	movs	r1, r0
 8015e66:	e7f9      	b.n	8015e5c <__sfputc_r+0x1e>

08015e68 <__sfputs_r>:
 8015e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e6a:	0006      	movs	r6, r0
 8015e6c:	000f      	movs	r7, r1
 8015e6e:	0014      	movs	r4, r2
 8015e70:	18d5      	adds	r5, r2, r3
 8015e72:	42ac      	cmp	r4, r5
 8015e74:	d101      	bne.n	8015e7a <__sfputs_r+0x12>
 8015e76:	2000      	movs	r0, #0
 8015e78:	e007      	b.n	8015e8a <__sfputs_r+0x22>
 8015e7a:	7821      	ldrb	r1, [r4, #0]
 8015e7c:	003a      	movs	r2, r7
 8015e7e:	0030      	movs	r0, r6
 8015e80:	f7ff ffdd 	bl	8015e3e <__sfputc_r>
 8015e84:	3401      	adds	r4, #1
 8015e86:	1c43      	adds	r3, r0, #1
 8015e88:	d1f3      	bne.n	8015e72 <__sfputs_r+0xa>
 8015e8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08015e8c <_vfiprintf_r>:
 8015e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015e8e:	b0a1      	sub	sp, #132	@ 0x84
 8015e90:	000f      	movs	r7, r1
 8015e92:	0015      	movs	r5, r2
 8015e94:	001e      	movs	r6, r3
 8015e96:	9003      	str	r0, [sp, #12]
 8015e98:	2800      	cmp	r0, #0
 8015e9a:	d004      	beq.n	8015ea6 <_vfiprintf_r+0x1a>
 8015e9c:	6a03      	ldr	r3, [r0, #32]
 8015e9e:	2b00      	cmp	r3, #0
 8015ea0:	d101      	bne.n	8015ea6 <_vfiprintf_r+0x1a>
 8015ea2:	f7fe f869 	bl	8013f78 <__sinit>
 8015ea6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8015ea8:	07db      	lsls	r3, r3, #31
 8015eaa:	d405      	bmi.n	8015eb8 <_vfiprintf_r+0x2c>
 8015eac:	89bb      	ldrh	r3, [r7, #12]
 8015eae:	059b      	lsls	r3, r3, #22
 8015eb0:	d402      	bmi.n	8015eb8 <_vfiprintf_r+0x2c>
 8015eb2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8015eb4:	f7fe f993 	bl	80141de <__retarget_lock_acquire_recursive>
 8015eb8:	89bb      	ldrh	r3, [r7, #12]
 8015eba:	071b      	lsls	r3, r3, #28
 8015ebc:	d502      	bpl.n	8015ec4 <_vfiprintf_r+0x38>
 8015ebe:	693b      	ldr	r3, [r7, #16]
 8015ec0:	2b00      	cmp	r3, #0
 8015ec2:	d113      	bne.n	8015eec <_vfiprintf_r+0x60>
 8015ec4:	0039      	movs	r1, r7
 8015ec6:	9803      	ldr	r0, [sp, #12]
 8015ec8:	f000 f93e 	bl	8016148 <__swsetup_r>
 8015ecc:	2800      	cmp	r0, #0
 8015ece:	d00d      	beq.n	8015eec <_vfiprintf_r+0x60>
 8015ed0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8015ed2:	07db      	lsls	r3, r3, #31
 8015ed4:	d503      	bpl.n	8015ede <_vfiprintf_r+0x52>
 8015ed6:	2001      	movs	r0, #1
 8015ed8:	4240      	negs	r0, r0
 8015eda:	b021      	add	sp, #132	@ 0x84
 8015edc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015ede:	89bb      	ldrh	r3, [r7, #12]
 8015ee0:	059b      	lsls	r3, r3, #22
 8015ee2:	d4f8      	bmi.n	8015ed6 <_vfiprintf_r+0x4a>
 8015ee4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8015ee6:	f7fe f97b 	bl	80141e0 <__retarget_lock_release_recursive>
 8015eea:	e7f4      	b.n	8015ed6 <_vfiprintf_r+0x4a>
 8015eec:	2300      	movs	r3, #0
 8015eee:	ac08      	add	r4, sp, #32
 8015ef0:	6163      	str	r3, [r4, #20]
 8015ef2:	3320      	adds	r3, #32
 8015ef4:	7663      	strb	r3, [r4, #25]
 8015ef6:	3310      	adds	r3, #16
 8015ef8:	76a3      	strb	r3, [r4, #26]
 8015efa:	9607      	str	r6, [sp, #28]
 8015efc:	002e      	movs	r6, r5
 8015efe:	7833      	ldrb	r3, [r6, #0]
 8015f00:	2b00      	cmp	r3, #0
 8015f02:	d001      	beq.n	8015f08 <_vfiprintf_r+0x7c>
 8015f04:	2b25      	cmp	r3, #37	@ 0x25
 8015f06:	d148      	bne.n	8015f9a <_vfiprintf_r+0x10e>
 8015f08:	1b73      	subs	r3, r6, r5
 8015f0a:	9305      	str	r3, [sp, #20]
 8015f0c:	42ae      	cmp	r6, r5
 8015f0e:	d00b      	beq.n	8015f28 <_vfiprintf_r+0x9c>
 8015f10:	002a      	movs	r2, r5
 8015f12:	0039      	movs	r1, r7
 8015f14:	9803      	ldr	r0, [sp, #12]
 8015f16:	f7ff ffa7 	bl	8015e68 <__sfputs_r>
 8015f1a:	3001      	adds	r0, #1
 8015f1c:	d100      	bne.n	8015f20 <_vfiprintf_r+0x94>
 8015f1e:	e0ae      	b.n	801607e <_vfiprintf_r+0x1f2>
 8015f20:	6963      	ldr	r3, [r4, #20]
 8015f22:	9a05      	ldr	r2, [sp, #20]
 8015f24:	189b      	adds	r3, r3, r2
 8015f26:	6163      	str	r3, [r4, #20]
 8015f28:	7833      	ldrb	r3, [r6, #0]
 8015f2a:	2b00      	cmp	r3, #0
 8015f2c:	d100      	bne.n	8015f30 <_vfiprintf_r+0xa4>
 8015f2e:	e0a6      	b.n	801607e <_vfiprintf_r+0x1f2>
 8015f30:	2201      	movs	r2, #1
 8015f32:	2300      	movs	r3, #0
 8015f34:	4252      	negs	r2, r2
 8015f36:	6062      	str	r2, [r4, #4]
 8015f38:	a904      	add	r1, sp, #16
 8015f3a:	3254      	adds	r2, #84	@ 0x54
 8015f3c:	1852      	adds	r2, r2, r1
 8015f3e:	1c75      	adds	r5, r6, #1
 8015f40:	6023      	str	r3, [r4, #0]
 8015f42:	60e3      	str	r3, [r4, #12]
 8015f44:	60a3      	str	r3, [r4, #8]
 8015f46:	7013      	strb	r3, [r2, #0]
 8015f48:	65a3      	str	r3, [r4, #88]	@ 0x58
 8015f4a:	4b59      	ldr	r3, [pc, #356]	@ (80160b0 <_vfiprintf_r+0x224>)
 8015f4c:	2205      	movs	r2, #5
 8015f4e:	0018      	movs	r0, r3
 8015f50:	7829      	ldrb	r1, [r5, #0]
 8015f52:	9305      	str	r3, [sp, #20]
 8015f54:	f7fe f945 	bl	80141e2 <memchr>
 8015f58:	1c6e      	adds	r6, r5, #1
 8015f5a:	2800      	cmp	r0, #0
 8015f5c:	d11f      	bne.n	8015f9e <_vfiprintf_r+0x112>
 8015f5e:	6822      	ldr	r2, [r4, #0]
 8015f60:	06d3      	lsls	r3, r2, #27
 8015f62:	d504      	bpl.n	8015f6e <_vfiprintf_r+0xe2>
 8015f64:	2353      	movs	r3, #83	@ 0x53
 8015f66:	a904      	add	r1, sp, #16
 8015f68:	185b      	adds	r3, r3, r1
 8015f6a:	2120      	movs	r1, #32
 8015f6c:	7019      	strb	r1, [r3, #0]
 8015f6e:	0713      	lsls	r3, r2, #28
 8015f70:	d504      	bpl.n	8015f7c <_vfiprintf_r+0xf0>
 8015f72:	2353      	movs	r3, #83	@ 0x53
 8015f74:	a904      	add	r1, sp, #16
 8015f76:	185b      	adds	r3, r3, r1
 8015f78:	212b      	movs	r1, #43	@ 0x2b
 8015f7a:	7019      	strb	r1, [r3, #0]
 8015f7c:	782b      	ldrb	r3, [r5, #0]
 8015f7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8015f80:	d016      	beq.n	8015fb0 <_vfiprintf_r+0x124>
 8015f82:	002e      	movs	r6, r5
 8015f84:	2100      	movs	r1, #0
 8015f86:	200a      	movs	r0, #10
 8015f88:	68e3      	ldr	r3, [r4, #12]
 8015f8a:	7832      	ldrb	r2, [r6, #0]
 8015f8c:	1c75      	adds	r5, r6, #1
 8015f8e:	3a30      	subs	r2, #48	@ 0x30
 8015f90:	2a09      	cmp	r2, #9
 8015f92:	d950      	bls.n	8016036 <_vfiprintf_r+0x1aa>
 8015f94:	2900      	cmp	r1, #0
 8015f96:	d111      	bne.n	8015fbc <_vfiprintf_r+0x130>
 8015f98:	e017      	b.n	8015fca <_vfiprintf_r+0x13e>
 8015f9a:	3601      	adds	r6, #1
 8015f9c:	e7af      	b.n	8015efe <_vfiprintf_r+0x72>
 8015f9e:	9b05      	ldr	r3, [sp, #20]
 8015fa0:	6822      	ldr	r2, [r4, #0]
 8015fa2:	1ac0      	subs	r0, r0, r3
 8015fa4:	2301      	movs	r3, #1
 8015fa6:	4083      	lsls	r3, r0
 8015fa8:	4313      	orrs	r3, r2
 8015faa:	0035      	movs	r5, r6
 8015fac:	6023      	str	r3, [r4, #0]
 8015fae:	e7cc      	b.n	8015f4a <_vfiprintf_r+0xbe>
 8015fb0:	9b07      	ldr	r3, [sp, #28]
 8015fb2:	1d19      	adds	r1, r3, #4
 8015fb4:	681b      	ldr	r3, [r3, #0]
 8015fb6:	9107      	str	r1, [sp, #28]
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	db01      	blt.n	8015fc0 <_vfiprintf_r+0x134>
 8015fbc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015fbe:	e004      	b.n	8015fca <_vfiprintf_r+0x13e>
 8015fc0:	425b      	negs	r3, r3
 8015fc2:	60e3      	str	r3, [r4, #12]
 8015fc4:	2302      	movs	r3, #2
 8015fc6:	4313      	orrs	r3, r2
 8015fc8:	6023      	str	r3, [r4, #0]
 8015fca:	7833      	ldrb	r3, [r6, #0]
 8015fcc:	2b2e      	cmp	r3, #46	@ 0x2e
 8015fce:	d10c      	bne.n	8015fea <_vfiprintf_r+0x15e>
 8015fd0:	7873      	ldrb	r3, [r6, #1]
 8015fd2:	2b2a      	cmp	r3, #42	@ 0x2a
 8015fd4:	d134      	bne.n	8016040 <_vfiprintf_r+0x1b4>
 8015fd6:	9b07      	ldr	r3, [sp, #28]
 8015fd8:	3602      	adds	r6, #2
 8015fda:	1d1a      	adds	r2, r3, #4
 8015fdc:	681b      	ldr	r3, [r3, #0]
 8015fde:	9207      	str	r2, [sp, #28]
 8015fe0:	2b00      	cmp	r3, #0
 8015fe2:	da01      	bge.n	8015fe8 <_vfiprintf_r+0x15c>
 8015fe4:	2301      	movs	r3, #1
 8015fe6:	425b      	negs	r3, r3
 8015fe8:	9309      	str	r3, [sp, #36]	@ 0x24
 8015fea:	4d32      	ldr	r5, [pc, #200]	@ (80160b4 <_vfiprintf_r+0x228>)
 8015fec:	2203      	movs	r2, #3
 8015fee:	0028      	movs	r0, r5
 8015ff0:	7831      	ldrb	r1, [r6, #0]
 8015ff2:	f7fe f8f6 	bl	80141e2 <memchr>
 8015ff6:	2800      	cmp	r0, #0
 8015ff8:	d006      	beq.n	8016008 <_vfiprintf_r+0x17c>
 8015ffa:	2340      	movs	r3, #64	@ 0x40
 8015ffc:	1b40      	subs	r0, r0, r5
 8015ffe:	4083      	lsls	r3, r0
 8016000:	6822      	ldr	r2, [r4, #0]
 8016002:	3601      	adds	r6, #1
 8016004:	4313      	orrs	r3, r2
 8016006:	6023      	str	r3, [r4, #0]
 8016008:	7831      	ldrb	r1, [r6, #0]
 801600a:	2206      	movs	r2, #6
 801600c:	482a      	ldr	r0, [pc, #168]	@ (80160b8 <_vfiprintf_r+0x22c>)
 801600e:	1c75      	adds	r5, r6, #1
 8016010:	7621      	strb	r1, [r4, #24]
 8016012:	f7fe f8e6 	bl	80141e2 <memchr>
 8016016:	2800      	cmp	r0, #0
 8016018:	d040      	beq.n	801609c <_vfiprintf_r+0x210>
 801601a:	4b28      	ldr	r3, [pc, #160]	@ (80160bc <_vfiprintf_r+0x230>)
 801601c:	2b00      	cmp	r3, #0
 801601e:	d122      	bne.n	8016066 <_vfiprintf_r+0x1da>
 8016020:	2207      	movs	r2, #7
 8016022:	9b07      	ldr	r3, [sp, #28]
 8016024:	3307      	adds	r3, #7
 8016026:	4393      	bics	r3, r2
 8016028:	3308      	adds	r3, #8
 801602a:	9307      	str	r3, [sp, #28]
 801602c:	6963      	ldr	r3, [r4, #20]
 801602e:	9a04      	ldr	r2, [sp, #16]
 8016030:	189b      	adds	r3, r3, r2
 8016032:	6163      	str	r3, [r4, #20]
 8016034:	e762      	b.n	8015efc <_vfiprintf_r+0x70>
 8016036:	4343      	muls	r3, r0
 8016038:	002e      	movs	r6, r5
 801603a:	2101      	movs	r1, #1
 801603c:	189b      	adds	r3, r3, r2
 801603e:	e7a4      	b.n	8015f8a <_vfiprintf_r+0xfe>
 8016040:	2300      	movs	r3, #0
 8016042:	200a      	movs	r0, #10
 8016044:	0019      	movs	r1, r3
 8016046:	3601      	adds	r6, #1
 8016048:	6063      	str	r3, [r4, #4]
 801604a:	7832      	ldrb	r2, [r6, #0]
 801604c:	1c75      	adds	r5, r6, #1
 801604e:	3a30      	subs	r2, #48	@ 0x30
 8016050:	2a09      	cmp	r2, #9
 8016052:	d903      	bls.n	801605c <_vfiprintf_r+0x1d0>
 8016054:	2b00      	cmp	r3, #0
 8016056:	d0c8      	beq.n	8015fea <_vfiprintf_r+0x15e>
 8016058:	9109      	str	r1, [sp, #36]	@ 0x24
 801605a:	e7c6      	b.n	8015fea <_vfiprintf_r+0x15e>
 801605c:	4341      	muls	r1, r0
 801605e:	002e      	movs	r6, r5
 8016060:	2301      	movs	r3, #1
 8016062:	1889      	adds	r1, r1, r2
 8016064:	e7f1      	b.n	801604a <_vfiprintf_r+0x1be>
 8016066:	aa07      	add	r2, sp, #28
 8016068:	9200      	str	r2, [sp, #0]
 801606a:	0021      	movs	r1, r4
 801606c:	003a      	movs	r2, r7
 801606e:	4b14      	ldr	r3, [pc, #80]	@ (80160c0 <_vfiprintf_r+0x234>)
 8016070:	9803      	ldr	r0, [sp, #12]
 8016072:	f7fd fb35 	bl	80136e0 <_printf_float>
 8016076:	9004      	str	r0, [sp, #16]
 8016078:	9b04      	ldr	r3, [sp, #16]
 801607a:	3301      	adds	r3, #1
 801607c:	d1d6      	bne.n	801602c <_vfiprintf_r+0x1a0>
 801607e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016080:	07db      	lsls	r3, r3, #31
 8016082:	d405      	bmi.n	8016090 <_vfiprintf_r+0x204>
 8016084:	89bb      	ldrh	r3, [r7, #12]
 8016086:	059b      	lsls	r3, r3, #22
 8016088:	d402      	bmi.n	8016090 <_vfiprintf_r+0x204>
 801608a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801608c:	f7fe f8a8 	bl	80141e0 <__retarget_lock_release_recursive>
 8016090:	89bb      	ldrh	r3, [r7, #12]
 8016092:	065b      	lsls	r3, r3, #25
 8016094:	d500      	bpl.n	8016098 <_vfiprintf_r+0x20c>
 8016096:	e71e      	b.n	8015ed6 <_vfiprintf_r+0x4a>
 8016098:	980d      	ldr	r0, [sp, #52]	@ 0x34
 801609a:	e71e      	b.n	8015eda <_vfiprintf_r+0x4e>
 801609c:	aa07      	add	r2, sp, #28
 801609e:	9200      	str	r2, [sp, #0]
 80160a0:	0021      	movs	r1, r4
 80160a2:	003a      	movs	r2, r7
 80160a4:	4b06      	ldr	r3, [pc, #24]	@ (80160c0 <_vfiprintf_r+0x234>)
 80160a6:	9803      	ldr	r0, [sp, #12]
 80160a8:	f7fd fdc8 	bl	8013c3c <_printf_i>
 80160ac:	e7e3      	b.n	8016076 <_vfiprintf_r+0x1ea>
 80160ae:	46c0      	nop			@ (mov r8, r8)
 80160b0:	0801a180 	.word	0x0801a180
 80160b4:	0801a186 	.word	0x0801a186
 80160b8:	0801a18a 	.word	0x0801a18a
 80160bc:	080136e1 	.word	0x080136e1
 80160c0:	08015e69 	.word	0x08015e69

080160c4 <__swbuf_r>:
 80160c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80160c6:	0006      	movs	r6, r0
 80160c8:	000d      	movs	r5, r1
 80160ca:	0014      	movs	r4, r2
 80160cc:	2800      	cmp	r0, #0
 80160ce:	d004      	beq.n	80160da <__swbuf_r+0x16>
 80160d0:	6a03      	ldr	r3, [r0, #32]
 80160d2:	2b00      	cmp	r3, #0
 80160d4:	d101      	bne.n	80160da <__swbuf_r+0x16>
 80160d6:	f7fd ff4f 	bl	8013f78 <__sinit>
 80160da:	69a3      	ldr	r3, [r4, #24]
 80160dc:	60a3      	str	r3, [r4, #8]
 80160de:	89a3      	ldrh	r3, [r4, #12]
 80160e0:	071b      	lsls	r3, r3, #28
 80160e2:	d502      	bpl.n	80160ea <__swbuf_r+0x26>
 80160e4:	6923      	ldr	r3, [r4, #16]
 80160e6:	2b00      	cmp	r3, #0
 80160e8:	d109      	bne.n	80160fe <__swbuf_r+0x3a>
 80160ea:	0021      	movs	r1, r4
 80160ec:	0030      	movs	r0, r6
 80160ee:	f000 f82b 	bl	8016148 <__swsetup_r>
 80160f2:	2800      	cmp	r0, #0
 80160f4:	d003      	beq.n	80160fe <__swbuf_r+0x3a>
 80160f6:	2501      	movs	r5, #1
 80160f8:	426d      	negs	r5, r5
 80160fa:	0028      	movs	r0, r5
 80160fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80160fe:	6923      	ldr	r3, [r4, #16]
 8016100:	6820      	ldr	r0, [r4, #0]
 8016102:	b2ef      	uxtb	r7, r5
 8016104:	1ac0      	subs	r0, r0, r3
 8016106:	6963      	ldr	r3, [r4, #20]
 8016108:	b2ed      	uxtb	r5, r5
 801610a:	4283      	cmp	r3, r0
 801610c:	dc05      	bgt.n	801611a <__swbuf_r+0x56>
 801610e:	0021      	movs	r1, r4
 8016110:	0030      	movs	r0, r6
 8016112:	f7ff fd8b 	bl	8015c2c <_fflush_r>
 8016116:	2800      	cmp	r0, #0
 8016118:	d1ed      	bne.n	80160f6 <__swbuf_r+0x32>
 801611a:	68a3      	ldr	r3, [r4, #8]
 801611c:	3001      	adds	r0, #1
 801611e:	3b01      	subs	r3, #1
 8016120:	60a3      	str	r3, [r4, #8]
 8016122:	6823      	ldr	r3, [r4, #0]
 8016124:	1c5a      	adds	r2, r3, #1
 8016126:	6022      	str	r2, [r4, #0]
 8016128:	701f      	strb	r7, [r3, #0]
 801612a:	6963      	ldr	r3, [r4, #20]
 801612c:	4283      	cmp	r3, r0
 801612e:	d004      	beq.n	801613a <__swbuf_r+0x76>
 8016130:	89a3      	ldrh	r3, [r4, #12]
 8016132:	07db      	lsls	r3, r3, #31
 8016134:	d5e1      	bpl.n	80160fa <__swbuf_r+0x36>
 8016136:	2d0a      	cmp	r5, #10
 8016138:	d1df      	bne.n	80160fa <__swbuf_r+0x36>
 801613a:	0021      	movs	r1, r4
 801613c:	0030      	movs	r0, r6
 801613e:	f7ff fd75 	bl	8015c2c <_fflush_r>
 8016142:	2800      	cmp	r0, #0
 8016144:	d0d9      	beq.n	80160fa <__swbuf_r+0x36>
 8016146:	e7d6      	b.n	80160f6 <__swbuf_r+0x32>

08016148 <__swsetup_r>:
 8016148:	4b2d      	ldr	r3, [pc, #180]	@ (8016200 <__swsetup_r+0xb8>)
 801614a:	b570      	push	{r4, r5, r6, lr}
 801614c:	0005      	movs	r5, r0
 801614e:	6818      	ldr	r0, [r3, #0]
 8016150:	000c      	movs	r4, r1
 8016152:	2800      	cmp	r0, #0
 8016154:	d004      	beq.n	8016160 <__swsetup_r+0x18>
 8016156:	6a03      	ldr	r3, [r0, #32]
 8016158:	2b00      	cmp	r3, #0
 801615a:	d101      	bne.n	8016160 <__swsetup_r+0x18>
 801615c:	f7fd ff0c 	bl	8013f78 <__sinit>
 8016160:	230c      	movs	r3, #12
 8016162:	5ee2      	ldrsh	r2, [r4, r3]
 8016164:	0713      	lsls	r3, r2, #28
 8016166:	d423      	bmi.n	80161b0 <__swsetup_r+0x68>
 8016168:	06d3      	lsls	r3, r2, #27
 801616a:	d407      	bmi.n	801617c <__swsetup_r+0x34>
 801616c:	2309      	movs	r3, #9
 801616e:	602b      	str	r3, [r5, #0]
 8016170:	2340      	movs	r3, #64	@ 0x40
 8016172:	2001      	movs	r0, #1
 8016174:	4313      	orrs	r3, r2
 8016176:	81a3      	strh	r3, [r4, #12]
 8016178:	4240      	negs	r0, r0
 801617a:	e03a      	b.n	80161f2 <__swsetup_r+0xaa>
 801617c:	0752      	lsls	r2, r2, #29
 801617e:	d513      	bpl.n	80161a8 <__swsetup_r+0x60>
 8016180:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016182:	2900      	cmp	r1, #0
 8016184:	d008      	beq.n	8016198 <__swsetup_r+0x50>
 8016186:	0023      	movs	r3, r4
 8016188:	3344      	adds	r3, #68	@ 0x44
 801618a:	4299      	cmp	r1, r3
 801618c:	d002      	beq.n	8016194 <__swsetup_r+0x4c>
 801618e:	0028      	movs	r0, r5
 8016190:	f7fe febe 	bl	8014f10 <_free_r>
 8016194:	2300      	movs	r3, #0
 8016196:	6363      	str	r3, [r4, #52]	@ 0x34
 8016198:	2224      	movs	r2, #36	@ 0x24
 801619a:	89a3      	ldrh	r3, [r4, #12]
 801619c:	4393      	bics	r3, r2
 801619e:	81a3      	strh	r3, [r4, #12]
 80161a0:	2300      	movs	r3, #0
 80161a2:	6063      	str	r3, [r4, #4]
 80161a4:	6923      	ldr	r3, [r4, #16]
 80161a6:	6023      	str	r3, [r4, #0]
 80161a8:	2308      	movs	r3, #8
 80161aa:	89a2      	ldrh	r2, [r4, #12]
 80161ac:	4313      	orrs	r3, r2
 80161ae:	81a3      	strh	r3, [r4, #12]
 80161b0:	6923      	ldr	r3, [r4, #16]
 80161b2:	2b00      	cmp	r3, #0
 80161b4:	d10b      	bne.n	80161ce <__swsetup_r+0x86>
 80161b6:	21a0      	movs	r1, #160	@ 0xa0
 80161b8:	2280      	movs	r2, #128	@ 0x80
 80161ba:	89a3      	ldrh	r3, [r4, #12]
 80161bc:	0089      	lsls	r1, r1, #2
 80161be:	0092      	lsls	r2, r2, #2
 80161c0:	400b      	ands	r3, r1
 80161c2:	4293      	cmp	r3, r2
 80161c4:	d003      	beq.n	80161ce <__swsetup_r+0x86>
 80161c6:	0021      	movs	r1, r4
 80161c8:	0028      	movs	r0, r5
 80161ca:	f000 f88f 	bl	80162ec <__smakebuf_r>
 80161ce:	230c      	movs	r3, #12
 80161d0:	5ee2      	ldrsh	r2, [r4, r3]
 80161d2:	2101      	movs	r1, #1
 80161d4:	0013      	movs	r3, r2
 80161d6:	400b      	ands	r3, r1
 80161d8:	420a      	tst	r2, r1
 80161da:	d00b      	beq.n	80161f4 <__swsetup_r+0xac>
 80161dc:	2300      	movs	r3, #0
 80161de:	60a3      	str	r3, [r4, #8]
 80161e0:	6963      	ldr	r3, [r4, #20]
 80161e2:	425b      	negs	r3, r3
 80161e4:	61a3      	str	r3, [r4, #24]
 80161e6:	2000      	movs	r0, #0
 80161e8:	6923      	ldr	r3, [r4, #16]
 80161ea:	4283      	cmp	r3, r0
 80161ec:	d101      	bne.n	80161f2 <__swsetup_r+0xaa>
 80161ee:	0613      	lsls	r3, r2, #24
 80161f0:	d4be      	bmi.n	8016170 <__swsetup_r+0x28>
 80161f2:	bd70      	pop	{r4, r5, r6, pc}
 80161f4:	0791      	lsls	r1, r2, #30
 80161f6:	d400      	bmi.n	80161fa <__swsetup_r+0xb2>
 80161f8:	6963      	ldr	r3, [r4, #20]
 80161fa:	60a3      	str	r3, [r4, #8]
 80161fc:	e7f3      	b.n	80161e6 <__swsetup_r+0x9e>
 80161fe:	46c0      	nop			@ (mov r8, r8)
 8016200:	2000020c 	.word	0x2000020c

08016204 <_raise_r>:
 8016204:	b570      	push	{r4, r5, r6, lr}
 8016206:	0004      	movs	r4, r0
 8016208:	000d      	movs	r5, r1
 801620a:	291f      	cmp	r1, #31
 801620c:	d904      	bls.n	8016218 <_raise_r+0x14>
 801620e:	2316      	movs	r3, #22
 8016210:	6003      	str	r3, [r0, #0]
 8016212:	2001      	movs	r0, #1
 8016214:	4240      	negs	r0, r0
 8016216:	bd70      	pop	{r4, r5, r6, pc}
 8016218:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 801621a:	2b00      	cmp	r3, #0
 801621c:	d004      	beq.n	8016228 <_raise_r+0x24>
 801621e:	008a      	lsls	r2, r1, #2
 8016220:	189b      	adds	r3, r3, r2
 8016222:	681a      	ldr	r2, [r3, #0]
 8016224:	2a00      	cmp	r2, #0
 8016226:	d108      	bne.n	801623a <_raise_r+0x36>
 8016228:	0020      	movs	r0, r4
 801622a:	f000 f831 	bl	8016290 <_getpid_r>
 801622e:	002a      	movs	r2, r5
 8016230:	0001      	movs	r1, r0
 8016232:	0020      	movs	r0, r4
 8016234:	f000 f81a 	bl	801626c <_kill_r>
 8016238:	e7ed      	b.n	8016216 <_raise_r+0x12>
 801623a:	2a01      	cmp	r2, #1
 801623c:	d009      	beq.n	8016252 <_raise_r+0x4e>
 801623e:	1c51      	adds	r1, r2, #1
 8016240:	d103      	bne.n	801624a <_raise_r+0x46>
 8016242:	2316      	movs	r3, #22
 8016244:	6003      	str	r3, [r0, #0]
 8016246:	2001      	movs	r0, #1
 8016248:	e7e5      	b.n	8016216 <_raise_r+0x12>
 801624a:	2100      	movs	r1, #0
 801624c:	0028      	movs	r0, r5
 801624e:	6019      	str	r1, [r3, #0]
 8016250:	4790      	blx	r2
 8016252:	2000      	movs	r0, #0
 8016254:	e7df      	b.n	8016216 <_raise_r+0x12>
	...

08016258 <raise>:
 8016258:	b510      	push	{r4, lr}
 801625a:	4b03      	ldr	r3, [pc, #12]	@ (8016268 <raise+0x10>)
 801625c:	0001      	movs	r1, r0
 801625e:	6818      	ldr	r0, [r3, #0]
 8016260:	f7ff ffd0 	bl	8016204 <_raise_r>
 8016264:	bd10      	pop	{r4, pc}
 8016266:	46c0      	nop			@ (mov r8, r8)
 8016268:	2000020c 	.word	0x2000020c

0801626c <_kill_r>:
 801626c:	2300      	movs	r3, #0
 801626e:	b570      	push	{r4, r5, r6, lr}
 8016270:	4d06      	ldr	r5, [pc, #24]	@ (801628c <_kill_r+0x20>)
 8016272:	0004      	movs	r4, r0
 8016274:	0008      	movs	r0, r1
 8016276:	0011      	movs	r1, r2
 8016278:	602b      	str	r3, [r5, #0]
 801627a:	f7ed ff79 	bl	8004170 <_kill>
 801627e:	1c43      	adds	r3, r0, #1
 8016280:	d103      	bne.n	801628a <_kill_r+0x1e>
 8016282:	682b      	ldr	r3, [r5, #0]
 8016284:	2b00      	cmp	r3, #0
 8016286:	d000      	beq.n	801628a <_kill_r+0x1e>
 8016288:	6023      	str	r3, [r4, #0]
 801628a:	bd70      	pop	{r4, r5, r6, pc}
 801628c:	20001f98 	.word	0x20001f98

08016290 <_getpid_r>:
 8016290:	b510      	push	{r4, lr}
 8016292:	f7ed ff67 	bl	8004164 <_getpid>
 8016296:	bd10      	pop	{r4, pc}

08016298 <__swhatbuf_r>:
 8016298:	b570      	push	{r4, r5, r6, lr}
 801629a:	000e      	movs	r6, r1
 801629c:	001d      	movs	r5, r3
 801629e:	230e      	movs	r3, #14
 80162a0:	5ec9      	ldrsh	r1, [r1, r3]
 80162a2:	0014      	movs	r4, r2
 80162a4:	b096      	sub	sp, #88	@ 0x58
 80162a6:	2900      	cmp	r1, #0
 80162a8:	da0c      	bge.n	80162c4 <__swhatbuf_r+0x2c>
 80162aa:	89b2      	ldrh	r2, [r6, #12]
 80162ac:	2380      	movs	r3, #128	@ 0x80
 80162ae:	0011      	movs	r1, r2
 80162b0:	4019      	ands	r1, r3
 80162b2:	421a      	tst	r2, r3
 80162b4:	d114      	bne.n	80162e0 <__swhatbuf_r+0x48>
 80162b6:	2380      	movs	r3, #128	@ 0x80
 80162b8:	00db      	lsls	r3, r3, #3
 80162ba:	2000      	movs	r0, #0
 80162bc:	6029      	str	r1, [r5, #0]
 80162be:	6023      	str	r3, [r4, #0]
 80162c0:	b016      	add	sp, #88	@ 0x58
 80162c2:	bd70      	pop	{r4, r5, r6, pc}
 80162c4:	466a      	mov	r2, sp
 80162c6:	f000 f853 	bl	8016370 <_fstat_r>
 80162ca:	2800      	cmp	r0, #0
 80162cc:	dbed      	blt.n	80162aa <__swhatbuf_r+0x12>
 80162ce:	23f0      	movs	r3, #240	@ 0xf0
 80162d0:	9901      	ldr	r1, [sp, #4]
 80162d2:	021b      	lsls	r3, r3, #8
 80162d4:	4019      	ands	r1, r3
 80162d6:	4b04      	ldr	r3, [pc, #16]	@ (80162e8 <__swhatbuf_r+0x50>)
 80162d8:	18c9      	adds	r1, r1, r3
 80162da:	424b      	negs	r3, r1
 80162dc:	4159      	adcs	r1, r3
 80162de:	e7ea      	b.n	80162b6 <__swhatbuf_r+0x1e>
 80162e0:	2100      	movs	r1, #0
 80162e2:	2340      	movs	r3, #64	@ 0x40
 80162e4:	e7e9      	b.n	80162ba <__swhatbuf_r+0x22>
 80162e6:	46c0      	nop			@ (mov r8, r8)
 80162e8:	ffffe000 	.word	0xffffe000

080162ec <__smakebuf_r>:
 80162ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80162ee:	2602      	movs	r6, #2
 80162f0:	898b      	ldrh	r3, [r1, #12]
 80162f2:	0005      	movs	r5, r0
 80162f4:	000c      	movs	r4, r1
 80162f6:	b085      	sub	sp, #20
 80162f8:	4233      	tst	r3, r6
 80162fa:	d007      	beq.n	801630c <__smakebuf_r+0x20>
 80162fc:	0023      	movs	r3, r4
 80162fe:	3347      	adds	r3, #71	@ 0x47
 8016300:	6023      	str	r3, [r4, #0]
 8016302:	6123      	str	r3, [r4, #16]
 8016304:	2301      	movs	r3, #1
 8016306:	6163      	str	r3, [r4, #20]
 8016308:	b005      	add	sp, #20
 801630a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801630c:	ab03      	add	r3, sp, #12
 801630e:	aa02      	add	r2, sp, #8
 8016310:	f7ff ffc2 	bl	8016298 <__swhatbuf_r>
 8016314:	9f02      	ldr	r7, [sp, #8]
 8016316:	9001      	str	r0, [sp, #4]
 8016318:	0039      	movs	r1, r7
 801631a:	0028      	movs	r0, r5
 801631c:	f7fe fe6e 	bl	8014ffc <_malloc_r>
 8016320:	2800      	cmp	r0, #0
 8016322:	d108      	bne.n	8016336 <__smakebuf_r+0x4a>
 8016324:	220c      	movs	r2, #12
 8016326:	5ea3      	ldrsh	r3, [r4, r2]
 8016328:	059a      	lsls	r2, r3, #22
 801632a:	d4ed      	bmi.n	8016308 <__smakebuf_r+0x1c>
 801632c:	2203      	movs	r2, #3
 801632e:	4393      	bics	r3, r2
 8016330:	431e      	orrs	r6, r3
 8016332:	81a6      	strh	r6, [r4, #12]
 8016334:	e7e2      	b.n	80162fc <__smakebuf_r+0x10>
 8016336:	2380      	movs	r3, #128	@ 0x80
 8016338:	89a2      	ldrh	r2, [r4, #12]
 801633a:	6020      	str	r0, [r4, #0]
 801633c:	4313      	orrs	r3, r2
 801633e:	81a3      	strh	r3, [r4, #12]
 8016340:	9b03      	ldr	r3, [sp, #12]
 8016342:	6120      	str	r0, [r4, #16]
 8016344:	6167      	str	r7, [r4, #20]
 8016346:	2b00      	cmp	r3, #0
 8016348:	d00c      	beq.n	8016364 <__smakebuf_r+0x78>
 801634a:	0028      	movs	r0, r5
 801634c:	230e      	movs	r3, #14
 801634e:	5ee1      	ldrsh	r1, [r4, r3]
 8016350:	f000 f820 	bl	8016394 <_isatty_r>
 8016354:	2800      	cmp	r0, #0
 8016356:	d005      	beq.n	8016364 <__smakebuf_r+0x78>
 8016358:	2303      	movs	r3, #3
 801635a:	89a2      	ldrh	r2, [r4, #12]
 801635c:	439a      	bics	r2, r3
 801635e:	3b02      	subs	r3, #2
 8016360:	4313      	orrs	r3, r2
 8016362:	81a3      	strh	r3, [r4, #12]
 8016364:	89a3      	ldrh	r3, [r4, #12]
 8016366:	9a01      	ldr	r2, [sp, #4]
 8016368:	4313      	orrs	r3, r2
 801636a:	81a3      	strh	r3, [r4, #12]
 801636c:	e7cc      	b.n	8016308 <__smakebuf_r+0x1c>
	...

08016370 <_fstat_r>:
 8016370:	2300      	movs	r3, #0
 8016372:	b570      	push	{r4, r5, r6, lr}
 8016374:	4d06      	ldr	r5, [pc, #24]	@ (8016390 <_fstat_r+0x20>)
 8016376:	0004      	movs	r4, r0
 8016378:	0008      	movs	r0, r1
 801637a:	0011      	movs	r1, r2
 801637c:	602b      	str	r3, [r5, #0]
 801637e:	f7ed ff57 	bl	8004230 <_fstat>
 8016382:	1c43      	adds	r3, r0, #1
 8016384:	d103      	bne.n	801638e <_fstat_r+0x1e>
 8016386:	682b      	ldr	r3, [r5, #0]
 8016388:	2b00      	cmp	r3, #0
 801638a:	d000      	beq.n	801638e <_fstat_r+0x1e>
 801638c:	6023      	str	r3, [r4, #0]
 801638e:	bd70      	pop	{r4, r5, r6, pc}
 8016390:	20001f98 	.word	0x20001f98

08016394 <_isatty_r>:
 8016394:	2300      	movs	r3, #0
 8016396:	b570      	push	{r4, r5, r6, lr}
 8016398:	4d06      	ldr	r5, [pc, #24]	@ (80163b4 <_isatty_r+0x20>)
 801639a:	0004      	movs	r4, r0
 801639c:	0008      	movs	r0, r1
 801639e:	602b      	str	r3, [r5, #0]
 80163a0:	f7ed ff54 	bl	800424c <_isatty>
 80163a4:	1c43      	adds	r3, r0, #1
 80163a6:	d103      	bne.n	80163b0 <_isatty_r+0x1c>
 80163a8:	682b      	ldr	r3, [r5, #0]
 80163aa:	2b00      	cmp	r3, #0
 80163ac:	d000      	beq.n	80163b0 <_isatty_r+0x1c>
 80163ae:	6023      	str	r3, [r4, #0]
 80163b0:	bd70      	pop	{r4, r5, r6, pc}
 80163b2:	46c0      	nop			@ (mov r8, r8)
 80163b4:	20001f98 	.word	0x20001f98

080163b8 <sqrt>:
 80163b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80163ba:	0004      	movs	r4, r0
 80163bc:	000d      	movs	r5, r1
 80163be:	f000 f821 	bl	8016404 <__ieee754_sqrt>
 80163c2:	0022      	movs	r2, r4
 80163c4:	0006      	movs	r6, r0
 80163c6:	000f      	movs	r7, r1
 80163c8:	002b      	movs	r3, r5
 80163ca:	0020      	movs	r0, r4
 80163cc:	0029      	movs	r1, r5
 80163ce:	f7ec f985 	bl	80026dc <__aeabi_dcmpun>
 80163d2:	2800      	cmp	r0, #0
 80163d4:	d113      	bne.n	80163fe <sqrt+0x46>
 80163d6:	2200      	movs	r2, #0
 80163d8:	2300      	movs	r3, #0
 80163da:	0020      	movs	r0, r4
 80163dc:	0029      	movs	r1, r5
 80163de:	f7ea f83b 	bl	8000458 <__aeabi_dcmplt>
 80163e2:	2800      	cmp	r0, #0
 80163e4:	d00b      	beq.n	80163fe <sqrt+0x46>
 80163e6:	f7fd fecf 	bl	8014188 <__errno>
 80163ea:	2321      	movs	r3, #33	@ 0x21
 80163ec:	2200      	movs	r2, #0
 80163ee:	6003      	str	r3, [r0, #0]
 80163f0:	2300      	movs	r3, #0
 80163f2:	0010      	movs	r0, r2
 80163f4:	0019      	movs	r1, r3
 80163f6:	f7ea fec9 	bl	800118c <__aeabi_ddiv>
 80163fa:	0006      	movs	r6, r0
 80163fc:	000f      	movs	r7, r1
 80163fe:	0030      	movs	r0, r6
 8016400:	0039      	movs	r1, r7
 8016402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08016404 <__ieee754_sqrt>:
 8016404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016406:	000a      	movs	r2, r1
 8016408:	000d      	movs	r5, r1
 801640a:	496d      	ldr	r1, [pc, #436]	@ (80165c0 <__ieee754_sqrt+0x1bc>)
 801640c:	0004      	movs	r4, r0
 801640e:	0003      	movs	r3, r0
 8016410:	0008      	movs	r0, r1
 8016412:	b087      	sub	sp, #28
 8016414:	4028      	ands	r0, r5
 8016416:	4288      	cmp	r0, r1
 8016418:	d111      	bne.n	801643e <__ieee754_sqrt+0x3a>
 801641a:	0022      	movs	r2, r4
 801641c:	002b      	movs	r3, r5
 801641e:	0020      	movs	r0, r4
 8016420:	0029      	movs	r1, r5
 8016422:	f7eb faf7 	bl	8001a14 <__aeabi_dmul>
 8016426:	0002      	movs	r2, r0
 8016428:	000b      	movs	r3, r1
 801642a:	0020      	movs	r0, r4
 801642c:	0029      	movs	r1, r5
 801642e:	f7ea fb49 	bl	8000ac4 <__aeabi_dadd>
 8016432:	0004      	movs	r4, r0
 8016434:	000d      	movs	r5, r1
 8016436:	0020      	movs	r0, r4
 8016438:	0029      	movs	r1, r5
 801643a:	b007      	add	sp, #28
 801643c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801643e:	2d00      	cmp	r5, #0
 8016440:	dc11      	bgt.n	8016466 <__ieee754_sqrt+0x62>
 8016442:	0069      	lsls	r1, r5, #1
 8016444:	0849      	lsrs	r1, r1, #1
 8016446:	4321      	orrs	r1, r4
 8016448:	d0f5      	beq.n	8016436 <__ieee754_sqrt+0x32>
 801644a:	2000      	movs	r0, #0
 801644c:	4285      	cmp	r5, r0
 801644e:	d010      	beq.n	8016472 <__ieee754_sqrt+0x6e>
 8016450:	0022      	movs	r2, r4
 8016452:	002b      	movs	r3, r5
 8016454:	0020      	movs	r0, r4
 8016456:	0029      	movs	r1, r5
 8016458:	f7eb fda4 	bl	8001fa4 <__aeabi_dsub>
 801645c:	0002      	movs	r2, r0
 801645e:	000b      	movs	r3, r1
 8016460:	f7ea fe94 	bl	800118c <__aeabi_ddiv>
 8016464:	e7e5      	b.n	8016432 <__ieee754_sqrt+0x2e>
 8016466:	1528      	asrs	r0, r5, #20
 8016468:	d115      	bne.n	8016496 <__ieee754_sqrt+0x92>
 801646a:	2480      	movs	r4, #128	@ 0x80
 801646c:	2100      	movs	r1, #0
 801646e:	0364      	lsls	r4, r4, #13
 8016470:	e007      	b.n	8016482 <__ieee754_sqrt+0x7e>
 8016472:	0ada      	lsrs	r2, r3, #11
 8016474:	3815      	subs	r0, #21
 8016476:	055b      	lsls	r3, r3, #21
 8016478:	2a00      	cmp	r2, #0
 801647a:	d0fa      	beq.n	8016472 <__ieee754_sqrt+0x6e>
 801647c:	e7f5      	b.n	801646a <__ieee754_sqrt+0x66>
 801647e:	0052      	lsls	r2, r2, #1
 8016480:	3101      	adds	r1, #1
 8016482:	4222      	tst	r2, r4
 8016484:	d0fb      	beq.n	801647e <__ieee754_sqrt+0x7a>
 8016486:	1e4c      	subs	r4, r1, #1
 8016488:	1b00      	subs	r0, r0, r4
 801648a:	2420      	movs	r4, #32
 801648c:	001d      	movs	r5, r3
 801648e:	1a64      	subs	r4, r4, r1
 8016490:	40e5      	lsrs	r5, r4
 8016492:	408b      	lsls	r3, r1
 8016494:	432a      	orrs	r2, r5
 8016496:	494b      	ldr	r1, [pc, #300]	@ (80165c4 <__ieee754_sqrt+0x1c0>)
 8016498:	0312      	lsls	r2, r2, #12
 801649a:	1844      	adds	r4, r0, r1
 801649c:	2180      	movs	r1, #128	@ 0x80
 801649e:	0b12      	lsrs	r2, r2, #12
 80164a0:	0349      	lsls	r1, r1, #13
 80164a2:	4311      	orrs	r1, r2
 80164a4:	07c0      	lsls	r0, r0, #31
 80164a6:	d403      	bmi.n	80164b0 <__ieee754_sqrt+0xac>
 80164a8:	0fda      	lsrs	r2, r3, #31
 80164aa:	0049      	lsls	r1, r1, #1
 80164ac:	1851      	adds	r1, r2, r1
 80164ae:	005b      	lsls	r3, r3, #1
 80164b0:	2500      	movs	r5, #0
 80164b2:	1062      	asrs	r2, r4, #1
 80164b4:	0049      	lsls	r1, r1, #1
 80164b6:	2480      	movs	r4, #128	@ 0x80
 80164b8:	9205      	str	r2, [sp, #20]
 80164ba:	0fda      	lsrs	r2, r3, #31
 80164bc:	1852      	adds	r2, r2, r1
 80164be:	2016      	movs	r0, #22
 80164c0:	0029      	movs	r1, r5
 80164c2:	005b      	lsls	r3, r3, #1
 80164c4:	03a4      	lsls	r4, r4, #14
 80164c6:	190e      	adds	r6, r1, r4
 80164c8:	4296      	cmp	r6, r2
 80164ca:	dc02      	bgt.n	80164d2 <__ieee754_sqrt+0xce>
 80164cc:	1931      	adds	r1, r6, r4
 80164ce:	1b92      	subs	r2, r2, r6
 80164d0:	192d      	adds	r5, r5, r4
 80164d2:	0fde      	lsrs	r6, r3, #31
 80164d4:	0052      	lsls	r2, r2, #1
 80164d6:	3801      	subs	r0, #1
 80164d8:	1992      	adds	r2, r2, r6
 80164da:	005b      	lsls	r3, r3, #1
 80164dc:	0864      	lsrs	r4, r4, #1
 80164de:	2800      	cmp	r0, #0
 80164e0:	d1f1      	bne.n	80164c6 <__ieee754_sqrt+0xc2>
 80164e2:	2620      	movs	r6, #32
 80164e4:	2780      	movs	r7, #128	@ 0x80
 80164e6:	0004      	movs	r4, r0
 80164e8:	9604      	str	r6, [sp, #16]
 80164ea:	063f      	lsls	r7, r7, #24
 80164ec:	19c6      	adds	r6, r0, r7
 80164ee:	46b4      	mov	ip, r6
 80164f0:	4291      	cmp	r1, r2
 80164f2:	db02      	blt.n	80164fa <__ieee754_sqrt+0xf6>
 80164f4:	d114      	bne.n	8016520 <__ieee754_sqrt+0x11c>
 80164f6:	429e      	cmp	r6, r3
 80164f8:	d812      	bhi.n	8016520 <__ieee754_sqrt+0x11c>
 80164fa:	4660      	mov	r0, ip
 80164fc:	4666      	mov	r6, ip
 80164fe:	19c0      	adds	r0, r0, r7
 8016500:	9100      	str	r1, [sp, #0]
 8016502:	2e00      	cmp	r6, #0
 8016504:	da03      	bge.n	801650e <__ieee754_sqrt+0x10a>
 8016506:	43c6      	mvns	r6, r0
 8016508:	0ff6      	lsrs	r6, r6, #31
 801650a:	198e      	adds	r6, r1, r6
 801650c:	9600      	str	r6, [sp, #0]
 801650e:	1a52      	subs	r2, r2, r1
 8016510:	4563      	cmp	r3, ip
 8016512:	4189      	sbcs	r1, r1
 8016514:	4249      	negs	r1, r1
 8016516:	1a52      	subs	r2, r2, r1
 8016518:	4661      	mov	r1, ip
 801651a:	1a5b      	subs	r3, r3, r1
 801651c:	9900      	ldr	r1, [sp, #0]
 801651e:	19e4      	adds	r4, r4, r7
 8016520:	0fde      	lsrs	r6, r3, #31
 8016522:	0052      	lsls	r2, r2, #1
 8016524:	1992      	adds	r2, r2, r6
 8016526:	9e04      	ldr	r6, [sp, #16]
 8016528:	005b      	lsls	r3, r3, #1
 801652a:	3e01      	subs	r6, #1
 801652c:	087f      	lsrs	r7, r7, #1
 801652e:	9604      	str	r6, [sp, #16]
 8016530:	2e00      	cmp	r6, #0
 8016532:	d1db      	bne.n	80164ec <__ieee754_sqrt+0xe8>
 8016534:	431a      	orrs	r2, r3
 8016536:	d01f      	beq.n	8016578 <__ieee754_sqrt+0x174>
 8016538:	4e23      	ldr	r6, [pc, #140]	@ (80165c8 <__ieee754_sqrt+0x1c4>)
 801653a:	4f24      	ldr	r7, [pc, #144]	@ (80165cc <__ieee754_sqrt+0x1c8>)
 801653c:	6830      	ldr	r0, [r6, #0]
 801653e:	6871      	ldr	r1, [r6, #4]
 8016540:	683a      	ldr	r2, [r7, #0]
 8016542:	687b      	ldr	r3, [r7, #4]
 8016544:	9200      	str	r2, [sp, #0]
 8016546:	9301      	str	r3, [sp, #4]
 8016548:	6832      	ldr	r2, [r6, #0]
 801654a:	6873      	ldr	r3, [r6, #4]
 801654c:	9202      	str	r2, [sp, #8]
 801654e:	9303      	str	r3, [sp, #12]
 8016550:	9a00      	ldr	r2, [sp, #0]
 8016552:	9b01      	ldr	r3, [sp, #4]
 8016554:	f7eb fd26 	bl	8001fa4 <__aeabi_dsub>
 8016558:	0002      	movs	r2, r0
 801655a:	000b      	movs	r3, r1
 801655c:	9802      	ldr	r0, [sp, #8]
 801655e:	9903      	ldr	r1, [sp, #12]
 8016560:	f7e9 ff84 	bl	800046c <__aeabi_dcmple>
 8016564:	2800      	cmp	r0, #0
 8016566:	d007      	beq.n	8016578 <__ieee754_sqrt+0x174>
 8016568:	6830      	ldr	r0, [r6, #0]
 801656a:	6871      	ldr	r1, [r6, #4]
 801656c:	683a      	ldr	r2, [r7, #0]
 801656e:	687b      	ldr	r3, [r7, #4]
 8016570:	1c67      	adds	r7, r4, #1
 8016572:	d10f      	bne.n	8016594 <__ieee754_sqrt+0x190>
 8016574:	9c04      	ldr	r4, [sp, #16]
 8016576:	3501      	adds	r5, #1
 8016578:	4b15      	ldr	r3, [pc, #84]	@ (80165d0 <__ieee754_sqrt+0x1cc>)
 801657a:	106a      	asrs	r2, r5, #1
 801657c:	18d2      	adds	r2, r2, r3
 801657e:	0863      	lsrs	r3, r4, #1
 8016580:	07ed      	lsls	r5, r5, #31
 8016582:	d502      	bpl.n	801658a <__ieee754_sqrt+0x186>
 8016584:	2180      	movs	r1, #128	@ 0x80
 8016586:	0609      	lsls	r1, r1, #24
 8016588:	430b      	orrs	r3, r1
 801658a:	9905      	ldr	r1, [sp, #20]
 801658c:	001c      	movs	r4, r3
 801658e:	0509      	lsls	r1, r1, #20
 8016590:	188d      	adds	r5, r1, r2
 8016592:	e750      	b.n	8016436 <__ieee754_sqrt+0x32>
 8016594:	f7ea fa96 	bl	8000ac4 <__aeabi_dadd>
 8016598:	6877      	ldr	r7, [r6, #4]
 801659a:	6836      	ldr	r6, [r6, #0]
 801659c:	0002      	movs	r2, r0
 801659e:	000b      	movs	r3, r1
 80165a0:	0030      	movs	r0, r6
 80165a2:	0039      	movs	r1, r7
 80165a4:	f7e9 ff58 	bl	8000458 <__aeabi_dcmplt>
 80165a8:	2800      	cmp	r0, #0
 80165aa:	d004      	beq.n	80165b6 <__ieee754_sqrt+0x1b2>
 80165ac:	3402      	adds	r4, #2
 80165ae:	4263      	negs	r3, r4
 80165b0:	4163      	adcs	r3, r4
 80165b2:	18ed      	adds	r5, r5, r3
 80165b4:	e7e0      	b.n	8016578 <__ieee754_sqrt+0x174>
 80165b6:	2301      	movs	r3, #1
 80165b8:	3401      	adds	r4, #1
 80165ba:	439c      	bics	r4, r3
 80165bc:	e7dc      	b.n	8016578 <__ieee754_sqrt+0x174>
 80165be:	46c0      	nop			@ (mov r8, r8)
 80165c0:	7ff00000 	.word	0x7ff00000
 80165c4:	fffffc01 	.word	0xfffffc01
 80165c8:	200003d0 	.word	0x200003d0
 80165cc:	200003c8 	.word	0x200003c8
 80165d0:	3fe00000 	.word	0x3fe00000

080165d4 <_init>:
 80165d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80165d6:	46c0      	nop			@ (mov r8, r8)
 80165d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80165da:	bc08      	pop	{r3}
 80165dc:	469e      	mov	lr, r3
 80165de:	4770      	bx	lr

080165e0 <_fini>:
 80165e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80165e2:	46c0      	nop			@ (mov r8, r8)
 80165e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80165e6:	bc08      	pop	{r3}
 80165e8:	469e      	mov	lr, r3
 80165ea:	4770      	bx	lr
