{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 10:53:56 2013 " "Info: Processing started: Fri May 10 10:53:56 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ULA -c ULA " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Cout\$latch~6 " "Warning: Node \"Cout\$latch~6\"" {  } { { "ULA.vhd" "" { Text "C:/Users/JaumMessias/Desktop/TRABALHO_CD2/ULA/ULA.vhd" 31 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ULA.vhd" "" { Text "C:/Users/JaumMessias/Desktop/TRABALHO_CD2/ULA/ULA.vhd" 31 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A_B_Cin\[0\] Cout 14.200 ns Longest " "Info: Longest tpd from source pin \"A_B_Cin\[0\]\" to destination pin \"Cout\" is 14.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns A_B_Cin\[0\] 1 PIN PIN_39 12 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_39; Fanout = 12; PIN Node = 'A_B_Cin\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_B_Cin[0] } "NODE_NAME" } } { "ULA.vhd" "" { Text "C:/Users/JaumMessias/Desktop/TRABALHO_CD2/ULA/ULA.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.600 ns) 4.800 ns SUBTRATOR:P2\|S_Cout\[0\]~13 2 COMB LC4 2 " "Info: 2: + IC(1.000 ns) + CELL(3.600 ns) = 4.800 ns; Loc. = LC4; Fanout = 2; COMB Node = 'SUBTRATOR:P2\|S_Cout\[0\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { A_B_Cin[0] SUBTRATOR:P2|S_Cout[0]~13 } "NODE_NAME" } } { "../SUBTRATOR/SUBTRATOR.vhd" "" { Text "C:/Users/JaumMessias/Desktop/TRABALHO_CD2/SUBTRATOR/SUBTRATOR.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.600 ns) 9.400 ns Cout~3 3 COMB LC9 3 " "Info: 3: + IC(1.000 ns) + CELL(3.600 ns) = 9.400 ns; Loc. = LC9; Fanout = 3; COMB Node = 'Cout~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { SUBTRATOR:P2|S_Cout[0]~13 Cout~3 } "NODE_NAME" } } { "ULA.vhd" "" { Text "C:/Users/JaumMessias/Desktop/TRABALHO_CD2/ULA/ULA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.600 ns) 14.000 ns Cout\$latch~6 4 COMB LOOP LC29 3 " "Info: 4: + IC(0.000 ns) + CELL(4.600 ns) = 14.000 ns; Loc. = LC29; Fanout = 3; COMB LOOP Node = 'Cout\$latch~6'" { { "Info" "ITDB_PART_OF_SCC" "Cout\$latch~6 LC29 " "Info: Loc. = LC29; Node \"Cout\$latch~6\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout$latch~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout$latch~6 } "NODE_NAME" } } { "ULA.vhd" "" { Text "C:/Users/JaumMessias/Desktop/TRABALHO_CD2/ULA/ULA.vhd" 31 0 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Cout~3 Cout$latch~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 14.200 ns Cout 5 PIN PIN_27 0 " "Info: 5: + IC(0.000 ns) + CELL(0.200 ns) = 14.200 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'Cout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { Cout$latch~6 Cout } "NODE_NAME" } } { "ULA.vhd" "" { Text "C:/Users/JaumMessias/Desktop/TRABALHO_CD2/ULA/ULA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.200 ns ( 85.92 % ) " "Info: Total cell delay = 12.200 ns ( 85.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 14.08 % ) " "Info: Total interconnect delay = 2.000 ns ( 14.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.200 ns" { A_B_Cin[0] SUBTRATOR:P2|S_Cout[0]~13 Cout~3 Cout$latch~6 Cout } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.200 ns" { A_B_Cin[0] {} A_B_Cin[0]~out {} SUBTRATOR:P2|S_Cout[0]~13 {} Cout~3 {} Cout$latch~6 {} Cout {} } { 0.000ns 0.000ns 1.000ns 1.000ns 0.000ns 0.000ns } { 0.000ns 0.200ns 3.600ns 3.600ns 4.600ns 0.200ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "146 " "Info: Peak virtual memory: 146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 10:53:56 2013 " "Info: Processing ended: Fri May 10 10:53:56 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
