============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Apr 27 2025  11:29:22 pm
  Module:                 tpu_top
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

      Instance                            Module                        Cell Count  Cell Area  Net Area   Total Area   Wireload  
---------------------------------------------------------------------------------------------------------------------------------
tpu_top                                                                      22030  59387.958     0.000    59387.958 <none> (D)  
  addr_sel          addr_sel                                                    63    250.686     0.000      250.686 <none> (D)  
  quantize          quantize_ARRAY_SIZE8_SRAM_DATA_WIDTH32_DATA_WIDTH8         171    278.730     0.000      278.730 <none> (D)  
  systolic          systolic_ARRAY_SIZE8_SRAM_DATA_WIDTH32_DATA_WIDTH8       19842  53658.774     0.000    53658.774 <none> (D)  
  systolic_controll systolic_controll_ARRAY_SIZE8                              131    309.852     0.000      309.852 <none> (D)  
  write_out         write_out_ARRAY_SIZE8_OUTPUT_DATA_WIDTH16                 1823   4889.916     0.000     4889.916 <none> (D)  
  (D) = wireload is default in technology library
