{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 13 15:45:41 2010 " "Info: Processing started: Fri Aug 13 15:45:41 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RABBIT_DDS_FIFO -c RABBIT_DDS_FIFO --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RABBIT_DDS_FIFO -c RABBIT_DDS_FIFO --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 32 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "RABBIT_CLOK " "Info: Assuming node \"RABBIT_CLOK\" is an undefined clock" {  } { { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 34 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "RABBIT_CLOK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register N\[11\] register SDIO~reg0 82.56 MHz 12.113 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 82.56 MHz between source register \"N\[11\]\" and destination register \"SDIO~reg0\" (period= 12.113 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.913 ns + Longest register register " "Info: + Longest register to register delay is 11.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N\[11\] 1 REG LCFF_X36_Y17_N29 541 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y17_N29; Fanout = 541; REG Node = 'N\[11\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[11] } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.449 ns) + CELL(0.150 ns) 2.599 ns Mux0~28209 2 COMB LCCOMB_X59_Y14_N14 1 " "Info: 2: + IC(2.449 ns) + CELL(0.150 ns) = 2.599 ns; Loc. = LCCOMB_X59_Y14_N14; Fanout = 1; COMB Node = 'Mux0~28209'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { N[11] Mux0~28209 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 3.126 ns Mux0~28210 3 COMB LCCOMB_X59_Y14_N28 1 " "Info: 3: + IC(0.252 ns) + CELL(0.275 ns) = 3.126 ns; Loc. = LCCOMB_X59_Y14_N28; Fanout = 1; COMB Node = 'Mux0~28210'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { Mux0~28209 Mux0~28210 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.653 ns) + CELL(0.275 ns) 5.054 ns Mux0~28211 4 COMB LCCOMB_X42_Y14_N12 1 " "Info: 4: + IC(1.653 ns) + CELL(0.275 ns) = 5.054 ns; Loc. = LCCOMB_X42_Y14_N12; Fanout = 1; COMB Node = 'Mux0~28211'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { Mux0~28210 Mux0~28211 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.275 ns) 6.212 ns Mux0~28214 5 COMB LCCOMB_X47_Y14_N0 1 " "Info: 5: + IC(0.883 ns) + CELL(0.275 ns) = 6.212 ns; Loc. = LCCOMB_X47_Y14_N0; Fanout = 1; COMB Node = 'Mux0~28214'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { Mux0~28211 Mux0~28214 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.150 ns) 6.805 ns Mux0~28225 6 COMB LCCOMB_X47_Y15_N14 1 " "Info: 6: + IC(0.443 ns) + CELL(0.150 ns) = 6.805 ns; Loc. = LCCOMB_X47_Y15_N14; Fanout = 1; COMB Node = 'Mux0~28225'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { Mux0~28214 Mux0~28225 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.416 ns) 7.465 ns Mux0~28236 7 COMB LCCOMB_X47_Y15_N4 1 " "Info: 7: + IC(0.244 ns) + CELL(0.416 ns) = 7.465 ns; Loc. = LCCOMB_X47_Y15_N4; Fanout = 1; COMB Node = 'Mux0~28236'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { Mux0~28225 Mux0~28236 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.437 ns) 8.685 ns Mux0~28364 8 COMB LCCOMB_X46_Y19_N24 1 " "Info: 8: + IC(0.783 ns) + CELL(0.437 ns) = 8.685 ns; Loc. = LCCOMB_X46_Y19_N24; Fanout = 1; COMB Node = 'Mux0~28364'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { Mux0~28236 Mux0~28364 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.419 ns) 9.837 ns Mux0~28365 9 COMB LCCOMB_X45_Y18_N20 1 " "Info: 9: + IC(0.733 ns) + CELL(0.419 ns) = 9.837 ns; Loc. = LCCOMB_X45_Y18_N20; Fanout = 1; COMB Node = 'Mux0~28365'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { Mux0~28364 Mux0~28365 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 10.365 ns Mux0~28536 10 COMB LCCOMB_X45_Y18_N14 1 " "Info: 10: + IC(0.257 ns) + CELL(0.271 ns) = 10.365 ns; Loc. = LCCOMB_X45_Y18_N14; Fanout = 1; COMB Node = 'Mux0~28536'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { Mux0~28365 Mux0~28536 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 11.037 ns Mux0~30584 11 COMB LCCOMB_X45_Y18_N6 1 " "Info: 11: + IC(0.252 ns) + CELL(0.420 ns) = 11.037 ns; Loc. = LCCOMB_X45_Y18_N6; Fanout = 1; COMB Node = 'Mux0~30584'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { Mux0~28536 Mux0~30584 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 652 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 11.436 ns SDIO~1713 12 COMB LCCOMB_X45_Y18_N22 1 " "Info: 12: + IC(0.249 ns) + CELL(0.150 ns) = 11.436 ns; Loc. = LCCOMB_X45_Y18_N22; Fanout = 1; COMB Node = 'SDIO~1713'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Mux0~30584 SDIO~1713 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 11.829 ns SDIO~1715 13 COMB LCCOMB_X45_Y18_N18 1 " "Info: 13: + IC(0.243 ns) + CELL(0.150 ns) = 11.829 ns; Loc. = LCCOMB_X45_Y18_N18; Fanout = 1; COMB Node = 'SDIO~1715'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { SDIO~1713 SDIO~1715 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.913 ns SDIO~reg0 14 REG LCFF_X45_Y18_N19 3 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 11.913 ns; Loc. = LCFF_X45_Y18_N19; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SDIO~1715 SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.472 ns ( 29.14 % ) " "Info: Total cell delay = 3.472 ns ( 29.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.441 ns ( 70.86 % ) " "Info: Total interconnect delay = 8.441 ns ( 70.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.913 ns" { N[11] Mux0~28209 Mux0~28210 Mux0~28211 Mux0~28214 Mux0~28225 Mux0~28236 Mux0~28364 Mux0~28365 Mux0~28536 Mux0~30584 SDIO~1713 SDIO~1715 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.913 ns" { N[11] Mux0~28209 Mux0~28210 Mux0~28211 Mux0~28214 Mux0~28225 Mux0~28236 Mux0~28364 Mux0~28365 Mux0~28536 Mux0~30584 SDIO~1713 SDIO~1715 SDIO~reg0 } { 0.000ns 2.449ns 0.252ns 1.653ns 0.883ns 0.443ns 0.244ns 0.783ns 0.733ns 0.257ns 0.252ns 0.249ns 0.243ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.416ns 0.437ns 0.419ns 0.271ns 0.420ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.014 ns - Smallest " "Info: - Smallest clock skew is 0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.684 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 94 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 94; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.684 ns SDIO~reg0 3 REG LCFF_X45_Y18_N19 3 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X45_Y18_N19; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.670 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 94 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 94; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.670 ns N\[11\] 3 REG LCFF_X36_Y17_N29 541 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X36_Y17_N29; Fanout = 541; REG Node = 'N\[11\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { ten_MHz_ext~clkctrl N[11] } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[11] } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[11] } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 419 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 419 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.913 ns" { N[11] Mux0~28209 Mux0~28210 Mux0~28211 Mux0~28214 Mux0~28225 Mux0~28236 Mux0~28364 Mux0~28365 Mux0~28536 Mux0~30584 SDIO~1713 SDIO~1715 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.913 ns" { N[11] Mux0~28209 Mux0~28210 Mux0~28211 Mux0~28214 Mux0~28225 Mux0~28236 Mux0~28364 Mux0~28365 Mux0~28536 Mux0~30584 SDIO~1713 SDIO~1715 SDIO~reg0 } { 0.000ns 2.449ns 0.252ns 1.653ns 0.883ns 0.443ns 0.244ns 0.783ns 0.733ns 0.257ns 0.252ns 0.249ns 0.243ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.275ns 0.275ns 0.150ns 0.416ns 0.437ns 0.419ns 0.271ns 0.420ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[11] } { 0.000ns 0.000ns 0.113ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "RABBIT_CLOK register i\[8\] register memory_reg\[5109\] 133.16 MHz 7.51 ns Internal " "Info: Clock \"RABBIT_CLOK\" has Internal fmax of 133.16 MHz between source register \"i\[8\]\" and destination register \"memory_reg\[5109\]\" (period= 7.51 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.510 ns + Longest register register " "Info: + Longest register to register delay is 7.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[8\] 1 REG LCFF_X41_Y17_N23 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y17_N23; Fanout = 20; REG Node = 'i\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[8] } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1049 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.436 ns) 1.349 ns Decoder2~25024 2 COMB LCCOMB_X42_Y21_N6 2 " "Info: 2: + IC(0.913 ns) + CELL(0.436 ns) = 1.349 ns; Loc. = LCCOMB_X42_Y21_N6; Fanout = 2; COMB Node = 'Decoder2~25024'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { i[8] Decoder2~25024 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1061 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.150 ns) 2.559 ns memory_reg~682451 3 COMB LCCOMB_X42_Y15_N16 256 " "Info: 3: + IC(1.060 ns) + CELL(0.150 ns) = 2.559 ns; Loc. = LCCOMB_X42_Y15_N16; Fanout = 256; COMB Node = 'memory_reg~682451'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { Decoder2~25024 memory_reg~682451 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.855 ns) + CELL(0.275 ns) 5.689 ns memory_reg~683122 4 COMB LCCOMB_X23_Y25_N6 1 " "Info: 4: + IC(2.855 ns) + CELL(0.275 ns) = 5.689 ns; Loc. = LCCOMB_X23_Y25_N6; Fanout = 1; COMB Node = 'memory_reg~683122'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.130 ns" { memory_reg~682451 memory_reg~683122 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(0.150 ns) 7.426 ns memory_reg~683123 5 COMB LCCOMB_X18_Y14_N24 1 " "Info: 5: + IC(1.587 ns) + CELL(0.150 ns) = 7.426 ns; Loc. = LCCOMB_X18_Y14_N24; Fanout = 1; COMB Node = 'memory_reg~683123'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { memory_reg~683122 memory_reg~683123 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.510 ns memory_reg\[5109\] 6 REG LCFF_X18_Y14_N25 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 7.510 ns; Loc. = LCFF_X18_Y14_N25; Fanout = 2; REG Node = 'memory_reg\[5109\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~683123 memory_reg[5109] } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1049 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.095 ns ( 14.58 % ) " "Info: Total cell delay = 1.095 ns ( 14.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.415 ns ( 85.42 % ) " "Info: Total interconnect delay = 6.415 ns ( 85.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.510 ns" { i[8] Decoder2~25024 memory_reg~682451 memory_reg~683122 memory_reg~683123 memory_reg[5109] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.510 ns" { i[8] Decoder2~25024 memory_reg~682451 memory_reg~683122 memory_reg~683123 memory_reg[5109] } { 0.000ns 0.913ns 1.060ns 2.855ns 1.587ns 0.000ns } { 0.000ns 0.436ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.214 ns - Smallest " "Info: - Smallest clock skew is 0.214 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RABBIT_CLOK destination 3.890 ns + Shortest register " "Info: + Shortest clock path from clock \"RABBIT_CLOK\" to destination register is 3.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RABBIT_CLOK 1 CLK PIN_R20 5533 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 5533; CLK Node = 'RABBIT_CLOK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_CLOK } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.531 ns) + CELL(0.537 ns) 3.890 ns memory_reg\[5109\] 2 REG LCFF_X18_Y14_N25 2 " "Info: 2: + IC(2.531 ns) + CELL(0.537 ns) = 3.890 ns; Loc. = LCFF_X18_Y14_N25; Fanout = 2; REG Node = 'memory_reg\[5109\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.068 ns" { RABBIT_CLOK memory_reg[5109] } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1049 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 34.94 % ) " "Info: Total cell delay = 1.359 ns ( 34.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.531 ns ( 65.06 % ) " "Info: Total interconnect delay = 2.531 ns ( 65.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.890 ns" { RABBIT_CLOK memory_reg[5109] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.890 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[5109] } { 0.000ns 0.000ns 2.531ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RABBIT_CLOK source 3.676 ns - Longest register " "Info: - Longest clock path from clock \"RABBIT_CLOK\" to source register is 3.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RABBIT_CLOK 1 CLK PIN_R20 5533 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 5533; CLK Node = 'RABBIT_CLOK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_CLOK } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.317 ns) + CELL(0.537 ns) 3.676 ns i\[8\] 2 REG LCFF_X41_Y17_N23 20 " "Info: 2: + IC(2.317 ns) + CELL(0.537 ns) = 3.676 ns; Loc. = LCFF_X41_Y17_N23; Fanout = 20; REG Node = 'i\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { RABBIT_CLOK i[8] } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1049 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 36.97 % ) " "Info: Total cell delay = 1.359 ns ( 36.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.317 ns ( 63.03 % ) " "Info: Total interconnect delay = 2.317 ns ( 63.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { RABBIT_CLOK i[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { RABBIT_CLOK RABBIT_CLOK~combout i[8] } { 0.000ns 0.000ns 2.317ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.890 ns" { RABBIT_CLOK memory_reg[5109] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.890 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[5109] } { 0.000ns 0.000ns 2.531ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { RABBIT_CLOK i[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { RABBIT_CLOK RABBIT_CLOK~combout i[8] } { 0.000ns 0.000ns 2.317ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1049 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1049 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.510 ns" { i[8] Decoder2~25024 memory_reg~682451 memory_reg~683122 memory_reg~683123 memory_reg[5109] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.510 ns" { i[8] Decoder2~25024 memory_reg~682451 memory_reg~683122 memory_reg~683123 memory_reg[5109] } { 0.000ns 0.913ns 1.060ns 2.855ns 1.587ns 0.000ns } { 0.000ns 0.436ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.890 ns" { RABBIT_CLOK memory_reg[5109] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.890 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[5109] } { 0.000ns 0.000ns 2.531ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { RABBIT_CLOK i[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { RABBIT_CLOK RABBIT_CLOK~combout i[8] } { 0.000ns 0.000ns 2.317ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "memory_reg\[220\] RABBIT_DATA RABBIT_CLOK 8.278 ns register " "Info: tsu for register \"memory_reg\[220\]\" (data pin = \"RABBIT_DATA\", clock pin = \"RABBIT_CLOK\") is 8.278 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.369 ns + Longest pin register " "Info: + Longest pin to register delay is 12.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns RABBIT_DATA 1 PIN PIN_N24 5520 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 5520; PIN Node = 'RABBIT_DATA'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_DATA } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(11.005 ns) + CELL(0.438 ns) 12.285 ns memory_reg~678213 2 COMB LCCOMB_X22_Y9_N2 1 " "Info: 2: + IC(11.005 ns) + CELL(0.438 ns) = 12.285 ns; Loc. = LCCOMB_X22_Y9_N2; Fanout = 1; COMB Node = 'memory_reg~678213'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.443 ns" { RABBIT_DATA memory_reg~678213 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.369 ns memory_reg\[220\] 3 REG LCFF_X22_Y9_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 12.369 ns; Loc. = LCFF_X22_Y9_N3; Fanout = 2; REG Node = 'memory_reg\[220\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~678213 memory_reg[220] } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1049 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.364 ns ( 11.03 % ) " "Info: Total cell delay = 1.364 ns ( 11.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.005 ns ( 88.97 % ) " "Info: Total interconnect delay = 11.005 ns ( 88.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.369 ns" { RABBIT_DATA memory_reg~678213 memory_reg[220] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "12.369 ns" { RABBIT_DATA RABBIT_DATA~combout memory_reg~678213 memory_reg[220] } { 0.000ns 0.000ns 11.005ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1049 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RABBIT_CLOK destination 4.055 ns - Shortest register " "Info: - Shortest clock path from clock \"RABBIT_CLOK\" to destination register is 4.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RABBIT_CLOK 1 CLK PIN_R20 5533 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 5533; CLK Node = 'RABBIT_CLOK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_CLOK } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.696 ns) + CELL(0.537 ns) 4.055 ns memory_reg\[220\] 2 REG LCFF_X22_Y9_N3 2 " "Info: 2: + IC(2.696 ns) + CELL(0.537 ns) = 4.055 ns; Loc. = LCFF_X22_Y9_N3; Fanout = 2; REG Node = 'memory_reg\[220\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.233 ns" { RABBIT_CLOK memory_reg[220] } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1049 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 33.51 % ) " "Info: Total cell delay = 1.359 ns ( 33.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.696 ns ( 66.49 % ) " "Info: Total interconnect delay = 2.696 ns ( 66.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.055 ns" { RABBIT_CLOK memory_reg[220] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.055 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[220] } { 0.000ns 0.000ns 2.696ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.369 ns" { RABBIT_DATA memory_reg~678213 memory_reg[220] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "12.369 ns" { RABBIT_DATA RABBIT_DATA~combout memory_reg~678213 memory_reg[220] } { 0.000ns 0.000ns 11.005ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.055 ns" { RABBIT_CLOK memory_reg[220] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.055 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[220] } { 0.000ns 0.000ns 2.696ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ten_MHz_ext init_key_flag init_key_flag~reg0 10.570 ns register " "Info: tco from clock \"ten_MHz_ext\" to destination pin \"init_key_flag\" through register \"init_key_flag~reg0\" is 10.570 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.637 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to source register is 2.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 94 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 94; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.537 ns) 2.637 ns init_key_flag~reg0 3 REG LCFF_X60_Y26_N13 7 " "Info: 3: + IC(0.988 ns) + CELL(0.537 ns) = 2.637 ns; Loc. = LCFF_X60_Y26_N13; Fanout = 7; REG Node = 'init_key_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { ten_MHz_ext~clkctrl init_key_flag~reg0 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.25 % ) " "Info: Total cell delay = 1.536 ns ( 58.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.101 ns ( 41.75 % ) " "Info: Total interconnect delay = 1.101 ns ( 41.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { ten_MHz_ext ten_MHz_ext~clkctrl init_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl init_key_flag~reg0 } { 0.000ns 0.000ns 0.113ns 0.988ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 419 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.683 ns + Longest register pin " "Info: + Longest register to pin delay is 7.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns init_key_flag~reg0 1 REG LCFF_X60_Y26_N13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y26_N13; Fanout = 7; REG Node = 'init_key_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { init_key_flag~reg0 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 419 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.925 ns) + CELL(2.758 ns) 7.683 ns init_key_flag 2 PIN PIN_Y12 0 " "Info: 2: + IC(4.925 ns) + CELL(2.758 ns) = 7.683 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'init_key_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.683 ns" { init_key_flag~reg0 init_key_flag } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.758 ns ( 35.90 % ) " "Info: Total cell delay = 2.758 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.925 ns ( 64.10 % ) " "Info: Total interconnect delay = 4.925 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.683 ns" { init_key_flag~reg0 init_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.683 ns" { init_key_flag~reg0 init_key_flag } { 0.000ns 4.925ns } { 0.000ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { ten_MHz_ext ten_MHz_ext~clkctrl init_key_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl init_key_flag~reg0 } { 0.000ns 0.000ns 0.113ns 0.988ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.683 ns" { init_key_flag~reg0 init_key_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.683 ns" { init_key_flag~reg0 init_key_flag } { 0.000ns 4.925ns } { 0.000ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "memory_reg\[878\] RABBIT_DATA RABBIT_CLOK -1.354 ns register " "Info: th for register \"memory_reg\[878\]\" (data pin = \"RABBIT_DATA\", clock pin = \"RABBIT_CLOK\") is -1.354 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RABBIT_CLOK destination 4.063 ns + Longest register " "Info: + Longest clock path from clock \"RABBIT_CLOK\" to destination register is 4.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RABBIT_CLOK 1 CLK PIN_R20 5533 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 5533; CLK Node = 'RABBIT_CLOK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_CLOK } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.704 ns) + CELL(0.537 ns) 4.063 ns memory_reg\[878\] 2 REG LCFF_X64_Y20_N3 2 " "Info: 2: + IC(2.704 ns) + CELL(0.537 ns) = 4.063 ns; Loc. = LCFF_X64_Y20_N3; Fanout = 2; REG Node = 'memory_reg\[878\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.241 ns" { RABBIT_CLOK memory_reg[878] } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1049 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 33.45 % ) " "Info: Total cell delay = 1.359 ns ( 33.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.704 ns ( 66.55 % ) " "Info: Total interconnect delay = 2.704 ns ( 66.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.063 ns" { RABBIT_CLOK memory_reg[878] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.063 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[878] } { 0.000ns 0.000ns 2.704ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1049 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.683 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns RABBIT_DATA 1 PIN PIN_N24 5520 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 5520; PIN Node = 'RABBIT_DATA'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_DATA } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.607 ns) + CELL(0.150 ns) 5.599 ns memory_reg~675937 2 COMB LCCOMB_X64_Y20_N2 1 " "Info: 2: + IC(4.607 ns) + CELL(0.150 ns) = 5.599 ns; Loc. = LCCOMB_X64_Y20_N2; Fanout = 1; COMB Node = 'memory_reg~675937'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.757 ns" { RABBIT_DATA memory_reg~675937 } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.683 ns memory_reg\[878\] 3 REG LCFF_X64_Y20_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.683 ns; Loc. = LCFF_X64_Y20_N3; Fanout = 2; REG Node = 'memory_reg\[878\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~675937 memory_reg[878] } "NODE_NAME" } } { "RABBIT_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO/RABBIT_DDS_FIFO.v" 1049 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 18.93 % ) " "Info: Total cell delay = 1.076 ns ( 18.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.607 ns ( 81.07 % ) " "Info: Total interconnect delay = 4.607 ns ( 81.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.683 ns" { RABBIT_DATA memory_reg~675937 memory_reg[878] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.683 ns" { RABBIT_DATA RABBIT_DATA~combout memory_reg~675937 memory_reg[878] } { 0.000ns 0.000ns 4.607ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.063 ns" { RABBIT_CLOK memory_reg[878] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.063 ns" { RABBIT_CLOK RABBIT_CLOK~combout memory_reg[878] } { 0.000ns 0.000ns 2.704ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.683 ns" { RABBIT_DATA memory_reg~675937 memory_reg[878] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.683 ns" { RABBIT_DATA RABBIT_DATA~combout memory_reg~675937 memory_reg[878] } { 0.000ns 0.000ns 4.607ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Allocated 205 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 13 15:45:49 2010 " "Info: Processing ended: Fri Aug 13 15:45:49 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
