Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Sep 19 00:18:56 2020
| Host         : Nimi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design       : swerv_eh1_reference_design
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 20720 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.176        0.000                      0                58563        0.013        0.000                      0                58563        3.000        0.000                       0                 20790  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
jtag_tck_pin                          {0.000 50.000}       100.000         10.000          
sys_clk_pin                           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_and_rst_clk_wiz_0_1_1  {0.000 12.500}       25.000          40.000          
  clkfbout_clk_and_rst_clk_wiz_0_1_1  {0.000 5.000}        10.000          100.000         
sys_clock                             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_and_rst_clk_wiz_0_1    {0.000 12.500}       25.000          40.000          
  clkfbout_clk_and_rst_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
jtag_tck_pin                               46.034        0.000                      0                  109        0.144        0.000                      0                  109       49.500        0.000                       0                    64  
sys_clk_pin                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_and_rst_clk_wiz_0_1_1        1.179        0.000                      0                45480        0.100        0.000                      0                45480       11.250        0.000                       0                 20722  
  clkfbout_clk_and_rst_clk_wiz_0_1_1                                                                                                                                                    7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_and_rst_clk_wiz_0_1          1.176        0.000                      0                45480        0.100        0.000                      0                45480       11.250        0.000                       0                 20722  
  clkfbout_clk_and_rst_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_and_rst_clk_wiz_0_1    clk_out1_clk_and_rst_clk_wiz_0_1_1        1.176        0.000                      0                45480        0.013        0.000                      0                45480  
clk_out1_clk_and_rst_clk_wiz_0_1_1  clk_out1_clk_and_rst_clk_wiz_0_1          1.176        0.000                      0                45480        0.013        0.000                      0                45480  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk_out1_clk_and_rst_clk_wiz_0_1    clk_out1_clk_and_rst_clk_wiz_0_1         14.100        0.000                      0                12974        0.346        0.000                      0                12974  
**async_default**                   clk_out1_clk_and_rst_clk_wiz_0_1_1  clk_out1_clk_and_rst_clk_wiz_0_1         14.100        0.000                      0                12974        0.259        0.000                      0                12974  
**async_default**                   clk_out1_clk_and_rst_clk_wiz_0_1    clk_out1_clk_and_rst_clk_wiz_0_1_1       14.100        0.000                      0                12974        0.259        0.000                      0                12974  
**async_default**                   clk_out1_clk_and_rst_clk_wiz_0_1_1  clk_out1_clk_and_rst_clk_wiz_0_1_1       14.102        0.000                      0                12974        0.346        0.000                      0                12974  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  jtag_tck_pin
  To Clock:  jtag_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       46.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.034ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             jtag_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_tck_pin rise@100.000ns - jtag_tck_pin fall@50.000ns)
  Data Path Delay:        3.698ns  (logic 1.002ns (27.096%)  route 2.696ns (72.904%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 105.553 - 100.000 ) 
    Source Clock Delay      (SCD):    6.194ns = ( 56.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck_pin fall edge)
                                                     50.000    50.000 f  
    Y10                                               0.000    50.000 f  jtag_tck (IN)
                         net (fo=0)                   0.000    50.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         1.540    51.540 f  ibufg_jtag_tck/O
                         net (fo=1, routed)           2.718    54.258    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    54.359 f  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          1.835    56.194    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X2Y4           FDPE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.524    56.718 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/Q
                         net (fo=5, routed)           0.879    57.597    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg_n_0_[0]
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.152    57.749 f  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_3/O
                         net (fo=2, routed)           0.959    58.708    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_3_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.326    59.034 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1/O
                         net (fo=41, routed)          0.858    59.892    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1_n_0
    SLICE_X4Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck_pin rise edge)
                                                    100.000   100.000 r  
    Y10                                               0.000   100.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         1.469   101.469 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           2.336   103.805    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.896 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          1.656   105.553    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X4Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[10]/C
                         clock pessimism              0.578   106.130    
                         clock uncertainty           -0.035   106.095    
    SLICE_X4Y1           FDCE (Setup_fdce_C_CE)      -0.169   105.926    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[10]
  -------------------------------------------------------------------
                         required time                        105.926    
                         arrival time                         -59.892    
  -------------------------------------------------------------------
                         slack                                 46.034    

Slack (MET) :             46.034ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             jtag_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_tck_pin rise@100.000ns - jtag_tck_pin fall@50.000ns)
  Data Path Delay:        3.698ns  (logic 1.002ns (27.096%)  route 2.696ns (72.904%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 105.553 - 100.000 ) 
    Source Clock Delay      (SCD):    6.194ns = ( 56.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck_pin fall edge)
                                                     50.000    50.000 f  
    Y10                                               0.000    50.000 f  jtag_tck (IN)
                         net (fo=0)                   0.000    50.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         1.540    51.540 f  ibufg_jtag_tck/O
                         net (fo=1, routed)           2.718    54.258    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    54.359 f  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          1.835    56.194    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X2Y4           FDPE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.524    56.718 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/Q
                         net (fo=5, routed)           0.879    57.597    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg_n_0_[0]
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.152    57.749 f  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_3/O
                         net (fo=2, routed)           0.959    58.708    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_3_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.326    59.034 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1/O
                         net (fo=41, routed)          0.858    59.892    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1_n_0
    SLICE_X4Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck_pin rise edge)
                                                    100.000   100.000 r  
    Y10                                               0.000   100.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         1.469   101.469 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           2.336   103.805    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.896 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          1.656   105.553    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X4Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[11]/C
                         clock pessimism              0.578   106.130    
                         clock uncertainty           -0.035   106.095    
    SLICE_X4Y1           FDCE (Setup_fdce_C_CE)      -0.169   105.926    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[11]
  -------------------------------------------------------------------
                         required time                        105.926    
                         arrival time                         -59.892    
  -------------------------------------------------------------------
                         slack                                 46.034    

Slack (MET) :             46.034ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             jtag_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_tck_pin rise@100.000ns - jtag_tck_pin fall@50.000ns)
  Data Path Delay:        3.698ns  (logic 1.002ns (27.096%)  route 2.696ns (72.904%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 105.553 - 100.000 ) 
    Source Clock Delay      (SCD):    6.194ns = ( 56.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck_pin fall edge)
                                                     50.000    50.000 f  
    Y10                                               0.000    50.000 f  jtag_tck (IN)
                         net (fo=0)                   0.000    50.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         1.540    51.540 f  ibufg_jtag_tck/O
                         net (fo=1, routed)           2.718    54.258    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    54.359 f  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          1.835    56.194    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X2Y4           FDPE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.524    56.718 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/Q
                         net (fo=5, routed)           0.879    57.597    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg_n_0_[0]
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.152    57.749 f  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_3/O
                         net (fo=2, routed)           0.959    58.708    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_3_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.326    59.034 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1/O
                         net (fo=41, routed)          0.858    59.892    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1_n_0
    SLICE_X4Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck_pin rise edge)
                                                    100.000   100.000 r  
    Y10                                               0.000   100.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         1.469   101.469 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           2.336   103.805    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.896 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          1.656   105.553    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X4Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[12]/C
                         clock pessimism              0.578   106.130    
                         clock uncertainty           -0.035   106.095    
    SLICE_X4Y1           FDCE (Setup_fdce_C_CE)      -0.169   105.926    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[12]
  -------------------------------------------------------------------
                         required time                        105.926    
                         arrival time                         -59.892    
  -------------------------------------------------------------------
                         slack                                 46.034    

Slack (MET) :             46.034ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             jtag_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_tck_pin rise@100.000ns - jtag_tck_pin fall@50.000ns)
  Data Path Delay:        3.698ns  (logic 1.002ns (27.096%)  route 2.696ns (72.904%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 105.553 - 100.000 ) 
    Source Clock Delay      (SCD):    6.194ns = ( 56.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck_pin fall edge)
                                                     50.000    50.000 f  
    Y10                                               0.000    50.000 f  jtag_tck (IN)
                         net (fo=0)                   0.000    50.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         1.540    51.540 f  ibufg_jtag_tck/O
                         net (fo=1, routed)           2.718    54.258    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    54.359 f  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          1.835    56.194    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X2Y4           FDPE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.524    56.718 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/Q
                         net (fo=5, routed)           0.879    57.597    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg_n_0_[0]
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.152    57.749 f  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_3/O
                         net (fo=2, routed)           0.959    58.708    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_3_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.326    59.034 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1/O
                         net (fo=41, routed)          0.858    59.892    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1_n_0
    SLICE_X4Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck_pin rise edge)
                                                    100.000   100.000 r  
    Y10                                               0.000   100.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         1.469   101.469 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           2.336   103.805    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.896 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          1.656   105.553    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X4Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[13]/C
                         clock pessimism              0.578   106.130    
                         clock uncertainty           -0.035   106.095    
    SLICE_X4Y1           FDCE (Setup_fdce_C_CE)      -0.169   105.926    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[13]
  -------------------------------------------------------------------
                         required time                        105.926    
                         arrival time                         -59.892    
  -------------------------------------------------------------------
                         slack                                 46.034    

Slack (MET) :             46.182ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             jtag_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_tck_pin rise@100.000ns - jtag_tck_pin fall@50.000ns)
  Data Path Delay:        3.549ns  (logic 1.002ns (28.232%)  route 2.547ns (71.768%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 105.553 - 100.000 ) 
    Source Clock Delay      (SCD):    6.194ns = ( 56.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck_pin fall edge)
                                                     50.000    50.000 f  
    Y10                                               0.000    50.000 f  jtag_tck (IN)
                         net (fo=0)                   0.000    50.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         1.540    51.540 f  ibufg_jtag_tck/O
                         net (fo=1, routed)           2.718    54.258    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    54.359 f  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          1.835    56.194    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X2Y4           FDPE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.524    56.718 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/Q
                         net (fo=5, routed)           0.879    57.597    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg_n_0_[0]
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.152    57.749 f  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_3/O
                         net (fo=2, routed)           0.959    58.708    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_3_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.326    59.034 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1/O
                         net (fo=41, routed)          0.709    59.743    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1_n_0
    SLICE_X4Y2           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck_pin rise edge)
                                                    100.000   100.000 r  
    Y10                                               0.000   100.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         1.469   101.469 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           2.336   103.805    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.896 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          1.656   105.553    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X4Y2           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[16]/C
                         clock pessimism              0.578   106.130    
                         clock uncertainty           -0.035   106.095    
    SLICE_X4Y2           FDCE (Setup_fdce_C_CE)      -0.169   105.926    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[16]
  -------------------------------------------------------------------
                         required time                        105.926    
                         arrival time                         -59.743    
  -------------------------------------------------------------------
                         slack                                 46.182    

Slack (MET) :             46.182ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             jtag_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_tck_pin rise@100.000ns - jtag_tck_pin fall@50.000ns)
  Data Path Delay:        3.549ns  (logic 1.002ns (28.232%)  route 2.547ns (71.768%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 105.553 - 100.000 ) 
    Source Clock Delay      (SCD):    6.194ns = ( 56.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck_pin fall edge)
                                                     50.000    50.000 f  
    Y10                                               0.000    50.000 f  jtag_tck (IN)
                         net (fo=0)                   0.000    50.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         1.540    51.540 f  ibufg_jtag_tck/O
                         net (fo=1, routed)           2.718    54.258    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    54.359 f  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          1.835    56.194    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X2Y4           FDPE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.524    56.718 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/Q
                         net (fo=5, routed)           0.879    57.597    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg_n_0_[0]
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.152    57.749 f  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_3/O
                         net (fo=2, routed)           0.959    58.708    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_3_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.326    59.034 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1/O
                         net (fo=41, routed)          0.709    59.743    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1_n_0
    SLICE_X4Y2           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck_pin rise edge)
                                                    100.000   100.000 r  
    Y10                                               0.000   100.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         1.469   101.469 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           2.336   103.805    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.896 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          1.656   105.553    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X4Y2           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[17]/C
                         clock pessimism              0.578   106.130    
                         clock uncertainty           -0.035   106.095    
    SLICE_X4Y2           FDCE (Setup_fdce_C_CE)      -0.169   105.926    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[17]
  -------------------------------------------------------------------
                         required time                        105.926    
                         arrival time                         -59.743    
  -------------------------------------------------------------------
                         slack                                 46.182    

Slack (MET) :             46.182ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             jtag_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_tck_pin rise@100.000ns - jtag_tck_pin fall@50.000ns)
  Data Path Delay:        3.549ns  (logic 1.002ns (28.232%)  route 2.547ns (71.768%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 105.553 - 100.000 ) 
    Source Clock Delay      (SCD):    6.194ns = ( 56.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck_pin fall edge)
                                                     50.000    50.000 f  
    Y10                                               0.000    50.000 f  jtag_tck (IN)
                         net (fo=0)                   0.000    50.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         1.540    51.540 f  ibufg_jtag_tck/O
                         net (fo=1, routed)           2.718    54.258    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    54.359 f  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          1.835    56.194    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X2Y4           FDPE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.524    56.718 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/Q
                         net (fo=5, routed)           0.879    57.597    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg_n_0_[0]
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.152    57.749 f  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_3/O
                         net (fo=2, routed)           0.959    58.708    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_3_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.326    59.034 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1/O
                         net (fo=41, routed)          0.709    59.743    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1_n_0
    SLICE_X4Y2           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck_pin rise edge)
                                                    100.000   100.000 r  
    Y10                                               0.000   100.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         1.469   101.469 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           2.336   103.805    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.896 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          1.656   105.553    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X4Y2           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[18]/C
                         clock pessimism              0.578   106.130    
                         clock uncertainty           -0.035   106.095    
    SLICE_X4Y2           FDCE (Setup_fdce_C_CE)      -0.169   105.926    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[18]
  -------------------------------------------------------------------
                         required time                        105.926    
                         arrival time                         -59.743    
  -------------------------------------------------------------------
                         slack                                 46.182    

Slack (MET) :             46.187ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             jtag_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_tck_pin rise@100.000ns - jtag_tck_pin fall@50.000ns)
  Data Path Delay:        3.509ns  (logic 1.002ns (28.558%)  route 2.507ns (71.442%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 105.553 - 100.000 ) 
    Source Clock Delay      (SCD):    6.194ns = ( 56.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck_pin fall edge)
                                                     50.000    50.000 f  
    Y10                                               0.000    50.000 f  jtag_tck (IN)
                         net (fo=0)                   0.000    50.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         1.540    51.540 f  ibufg_jtag_tck/O
                         net (fo=1, routed)           2.718    54.258    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    54.359 f  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          1.835    56.194    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X2Y4           FDPE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.524    56.718 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/Q
                         net (fo=5, routed)           0.879    57.597    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg_n_0_[0]
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.152    57.749 f  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_3/O
                         net (fo=2, routed)           0.959    58.708    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_3_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.326    59.034 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1/O
                         net (fo=41, routed)          0.669    59.703    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1_n_0
    SLICE_X5Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck_pin rise edge)
                                                    100.000   100.000 r  
    Y10                                               0.000   100.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         1.469   101.469 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           2.336   103.805    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.896 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          1.656   105.553    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X5Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[14]/C
                         clock pessimism              0.578   106.130    
                         clock uncertainty           -0.035   106.095    
    SLICE_X5Y1           FDCE (Setup_fdce_C_CE)      -0.205   105.890    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[14]
  -------------------------------------------------------------------
                         required time                        105.890    
                         arrival time                         -59.703    
  -------------------------------------------------------------------
                         slack                                 46.187    

Slack (MET) :             46.187ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             jtag_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_tck_pin rise@100.000ns - jtag_tck_pin fall@50.000ns)
  Data Path Delay:        3.509ns  (logic 1.002ns (28.558%)  route 2.507ns (71.442%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 105.553 - 100.000 ) 
    Source Clock Delay      (SCD):    6.194ns = ( 56.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck_pin fall edge)
                                                     50.000    50.000 f  
    Y10                                               0.000    50.000 f  jtag_tck (IN)
                         net (fo=0)                   0.000    50.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         1.540    51.540 f  ibufg_jtag_tck/O
                         net (fo=1, routed)           2.718    54.258    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    54.359 f  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          1.835    56.194    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X2Y4           FDPE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.524    56.718 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/Q
                         net (fo=5, routed)           0.879    57.597    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg_n_0_[0]
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.152    57.749 f  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_3/O
                         net (fo=2, routed)           0.959    58.708    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_3_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.326    59.034 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1/O
                         net (fo=41, routed)          0.669    59.703    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1_n_0
    SLICE_X5Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck_pin rise edge)
                                                    100.000   100.000 r  
    Y10                                               0.000   100.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         1.469   101.469 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           2.336   103.805    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.896 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          1.656   105.553    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X5Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[15]/C
                         clock pessimism              0.578   106.130    
                         clock uncertainty           -0.035   106.095    
    SLICE_X5Y1           FDCE (Setup_fdce_C_CE)      -0.205   105.890    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[15]
  -------------------------------------------------------------------
                         required time                        105.890    
                         arrival time                         -59.703    
  -------------------------------------------------------------------
                         slack                                 46.187    

Slack (MET) :             46.187ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             jtag_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_tck_pin rise@100.000ns - jtag_tck_pin fall@50.000ns)
  Data Path Delay:        3.509ns  (logic 1.002ns (28.558%)  route 2.507ns (71.442%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 105.553 - 100.000 ) 
    Source Clock Delay      (SCD):    6.194ns = ( 56.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck_pin fall edge)
                                                     50.000    50.000 f  
    Y10                                               0.000    50.000 f  jtag_tck (IN)
                         net (fo=0)                   0.000    50.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         1.540    51.540 f  ibufg_jtag_tck/O
                         net (fo=1, routed)           2.718    54.258    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    54.359 f  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          1.835    56.194    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X2Y4           FDPE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.524    56.718 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/Q
                         net (fo=5, routed)           0.879    57.597    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg_n_0_[0]
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.152    57.749 f  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_3/O
                         net (fo=2, routed)           0.959    58.708    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_3_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.326    59.034 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1/O
                         net (fo=41, routed)          0.669    59.703    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[40]_i_1_n_0
    SLICE_X5Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck_pin rise edge)
                                                    100.000   100.000 r  
    Y10                                               0.000   100.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         1.469   101.469 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           2.336   103.805    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.896 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          1.656   105.553    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X5Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[27]/C
                         clock pessimism              0.578   106.130    
                         clock uncertainty           -0.035   106.095    
    SLICE_X5Y1           FDCE (Setup_fdce_C_CE)      -0.205   105.890    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[27]
  -------------------------------------------------------------------
                         required time                        105.890    
                         arrival time                         -59.703    
  -------------------------------------------------------------------
                         slack                                 46.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             jtag_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_tck_pin rise@0.000ns - jtag_tck_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.789%)  route 0.115ns (38.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck_pin rise edge)
                                                      0.000     0.000 r  
    Y10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           1.130     1.438    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.464 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          0.624     2.087    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X3Y2           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.141     2.228 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[19]/Q
                         net (fo=1, routed)           0.115     2.343    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg_n_0_[19]
    SLICE_X4Y2           LUT2 (Prop_lut2_I0_O)        0.045     2.388 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[18]_i_1/O
                         net (fo=1, routed)           0.000     2.388    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/nsr[18]
    SLICE_X4Y2           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck_pin rise edge)
                                                      0.000     0.000 r  
    Y10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           1.297     1.793    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          0.893     2.715    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X4Y2           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[18]/C
                         clock pessimism             -0.592     2.123    
    SLICE_X4Y2           FDCE (Hold_fdce_C_D)         0.121     2.244    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             jtag_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_tck_pin rise@0.000ns - jtag_tck_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.834%)  route 0.092ns (33.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck_pin rise edge)
                                                      0.000     0.000 r  
    Y10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           1.130     1.438    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.464 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          0.624     2.087    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X3Y2           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.141     2.228 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[4]/Q
                         net (fo=6, routed)           0.092     2.320    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg_n_0_[4]
    SLICE_X2Y2           LUT5 (Prop_lut5_I0_O)        0.045     2.365 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.365    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/nsr[3]
    SLICE_X2Y2           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck_pin rise edge)
                                                      0.000     0.000 r  
    Y10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           1.297     1.793    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          0.894     2.716    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X2Y2           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[3]/C
                         clock pessimism             -0.616     2.100    
    SLICE_X2Y2           FDCE (Hold_fdce_C_D)         0.121     2.221    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             jtag_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_tck_pin rise@0.000ns - jtag_tck_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck_pin rise edge)
                                                      0.000     0.000 r  
    Y10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           1.130     1.438    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.464 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          0.623     2.086    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X1Y3           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141     2.227 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[5]/Q
                         net (fo=2, routed)           0.098     2.325    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg_n_0_[5]
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.045     2.370 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     2.370    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state[6]_i_1_n_0
    SLICE_X0Y3           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck_pin rise edge)
                                                      0.000     0.000 r  
    Y10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           1.297     1.793    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          0.893     2.715    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X0Y3           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.616     2.099    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.120     2.219    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             jtag_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_tck_pin rise@0.000ns - jtag_tck_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.203%)  route 0.113ns (37.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck_pin rise edge)
                                                      0.000     0.000 r  
    Y10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           1.130     1.438    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.464 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          0.624     2.087    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X3Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141     2.228 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[29]/Q
                         net (fo=1, routed)           0.113     2.341    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg_n_0_[29]
    SLICE_X5Y1           LUT2 (Prop_lut2_I0_O)        0.045     2.386 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[28]_i_1/O
                         net (fo=1, routed)           0.000     2.386    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/nsr[28]
    SLICE_X5Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck_pin rise edge)
                                                      0.000     0.000 r  
    Y10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           1.297     1.793    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          0.893     2.715    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X5Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[28]/C
                         clock pessimism             -0.592     2.123    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.092     2.215    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             jtag_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_tck_pin rise@0.000ns - jtag_tck_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.152%)  route 0.095ns (33.848%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck_pin rise edge)
                                                      0.000     0.000 r  
    Y10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           1.130     1.438    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.464 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          0.624     2.087    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X1Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141     2.228 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[31]/Q
                         net (fo=1, routed)           0.095     2.323    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg_n_0_[31]
    SLICE_X3Y1           LUT2 (Prop_lut2_I0_O)        0.045     2.368 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[30]_i_1/O
                         net (fo=1, routed)           0.000     2.368    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/nsr[30]
    SLICE_X3Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck_pin rise edge)
                                                      0.000     0.000 r  
    Y10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           1.297     1.793    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          0.894     2.716    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X3Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[30]/C
                         clock pessimism             -0.613     2.103    
    SLICE_X3Y1           FDCE (Hold_fdce_C_D)         0.092     2.195    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             jtag_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_tck_pin rise@0.000ns - jtag_tck_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.095%)  route 0.095ns (33.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck_pin rise edge)
                                                      0.000     0.000 r  
    Y10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           1.130     1.438    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.464 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          0.624     2.087    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X1Y0           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDCE (Prop_fdce_C_Q)         0.141     2.228 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[7]/Q
                         net (fo=1, routed)           0.095     2.324    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg_n_0_[7]
    SLICE_X3Y1           LUT5 (Prop_lut5_I1_O)        0.045     2.369 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[6]_i_1/O
                         net (fo=1, routed)           0.000     2.369    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/nsr[6]
    SLICE_X3Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck_pin rise edge)
                                                      0.000     0.000 r  
    Y10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           1.297     1.793    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          0.894     2.716    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X3Y1           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[6]/C
                         clock pessimism             -0.613     2.103    
    SLICE_X3Y1           FDCE (Hold_fdce_C_D)         0.092     2.195    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             jtag_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_tck_pin rise@0.000ns - jtag_tck_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck_pin rise edge)
                                                      0.000     0.000 r  
    Y10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           1.130     1.438    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.464 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          0.624     2.087    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X2Y2           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDCE (Prop_fdce_C_Q)         0.164     2.251 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[20]/Q
                         net (fo=1, routed)           0.082     2.333    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg_n_0_[20]
    SLICE_X3Y2           LUT2 (Prop_lut2_I0_O)        0.045     2.378 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[19]_i_1/O
                         net (fo=1, routed)           0.000     2.378    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/nsr[19]
    SLICE_X3Y2           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck_pin rise edge)
                                                      0.000     0.000 r  
    Y10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           1.297     1.793    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          0.894     2.716    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X3Y2           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[19]/C
                         clock pessimism             -0.616     2.100    
    SLICE_X3Y2           FDCE (Hold_fdce_C_D)         0.091     2.191    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             jtag_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_tck_pin rise@0.000ns - jtag_tck_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.200%)  route 0.085ns (28.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck_pin rise edge)
                                                      0.000     0.000 r  
    Y10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           1.130     1.438    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.464 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          0.623     2.086    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X0Y3           FDPE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDPE (Prop_fdpe_C_Q)         0.164     2.250 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[12]/Q
                         net (fo=8, routed)           0.085     2.335    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg_n_0_[12]
    SLICE_X1Y3           LUT5 (Prop_lut5_I4_O)        0.045     2.380 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state[11]_i_1/O
                         net (fo=1, routed)           0.000     2.380    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state[11]_i_1_n_0
    SLICE_X1Y3           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck_pin rise edge)
                                                      0.000     0.000 r  
    Y10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           1.297     1.793    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          0.893     2.715    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X1Y3           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[11]/C
                         clock pessimism             -0.616     2.099    
    SLICE_X1Y3           FDCE (Hold_fdce_C_D)         0.092     2.191    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             jtag_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_tck_pin rise@0.000ns - jtag_tck_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.516%)  route 0.125ns (37.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck_pin rise edge)
                                                      0.000     0.000 r  
    Y10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           1.130     1.438    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.464 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          0.623     2.086    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X0Y4           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.164     2.250 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.125     2.375    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg_n_0_[4]
    SLICE_X0Y2           LUT4 (Prop_lut4_I3_O)        0.045     2.420 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state[9]_i_1/O
                         net (fo=1, routed)           0.000     2.420    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state[9]_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck_pin rise edge)
                                                      0.000     0.000 r  
    Y10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           1.297     1.793    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          0.894     2.716    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X0Y2           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.613     2.103    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.121     2.224    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by jtag_tck_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             jtag_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_tck_pin rise@0.000ns - jtag_tck_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.203%)  route 0.097ns (31.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_tck_pin rise edge)
                                                      0.000     0.000 r  
    Y10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           1.130     1.438    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.464 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          0.624     2.087    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X0Y2           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.164     2.251 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[9]/Q
                         net (fo=8, routed)           0.097     2.349    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/shift_ir
    SLICE_X1Y2           LUT5 (Prop_lut5_I1_O)        0.045     2.394 r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr[2]_i_1/O
                         net (fo=1, routed)           0.000     2.394    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/nsr[2]
    SLICE_X1Y2           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_tck_pin rise edge)
                                                      0.000     0.000 r  
    Y10                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    Y10                  IBUF (Prop_ibuf_I_O)         0.496     0.496 r  ibufg_jtag_tck/O
                         net (fo=1, routed)           1.297     1.793    jtag_tck_ibufg
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.822 r  jtag_tck_ibufg_BUFG_inst/O
                         net (fo=63, routed)          0.894     2.716    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/CLK
    SLICE_X1Y2           FDCE                                         r  swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[2]/C
                         clock pessimism             -0.616     2.100    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.091     2.191    swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/sr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_tck_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { jtag_tck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  jtag_tck_ibufg_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X1Y3     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y2     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X1Y3     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X0Y3     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X2Y3     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X1Y3     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X2Y3     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X2Y3     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X2Y3     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X1Y3     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X1Y3     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X0Y3     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y3     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X1Y3     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y3     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y3     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y3     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y4     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y4     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X2Y4     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y4     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y4     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y4     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/ir_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y9     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/tdo_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y9     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/tdo_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X1Y3     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y2     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y2     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X1Y3     swerv_wrapper_inst/dmi_wrapper/i_jtag_tap/FSM_onehot_state_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_and_rst_clk_wiz_0_1_1
  To Clock:  clk_out1_clk_and_rst_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        23.373ns  (logic 5.032ns (21.529%)  route 18.341ns (78.471%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 23.485 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.223    22.479    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.558    23.485    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[12]/C
                         clock pessimism              0.462    23.947    
                         clock uncertainty           -0.085    23.862    
    SLICE_X77Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.657    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         23.657    
                         arrival time                         -22.479    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        23.373ns  (logic 5.032ns (21.529%)  route 18.341ns (78.471%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 23.485 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.223    22.479    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.558    23.485    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[14]/C
                         clock pessimism              0.462    23.947    
                         clock uncertainty           -0.085    23.862    
    SLICE_X77Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.657    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         23.657    
                         arrival time                         -22.479    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[53]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        23.373ns  (logic 5.032ns (21.529%)  route 18.341ns (78.471%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 23.485 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.223    22.479    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.558    23.485    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[53]/C
                         clock pessimism              0.462    23.947    
                         clock uncertainty           -0.085    23.862    
    SLICE_X77Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.657    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[53]
  -------------------------------------------------------------------
                         required time                         23.657    
                         arrival time                         -22.479    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        23.360ns  (logic 5.032ns (21.541%)  route 18.328ns (78.459%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 23.485 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.210    22.465    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X76Y46         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.558    23.485    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X76Y46         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[15]/C
                         clock pessimism              0.462    23.947    
                         clock uncertainty           -0.085    23.862    
    SLICE_X76Y46         FDCE (Setup_fdce_C_CE)      -0.205    23.657    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         23.657    
                         arrival time                         -22.465    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        23.350ns  (logic 5.032ns (21.550%)  route 18.318ns (78.450%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 23.483 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.200    22.455    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X75Y46         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.556    23.483    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X75Y46         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[13]/C
                         clock pessimism              0.462    23.945    
                         clock uncertainty           -0.085    23.860    
    SLICE_X75Y46         FDCE (Setup_fdce_C_CE)      -0.205    23.655    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         23.655    
                         arrival time                         -22.455    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/dout_reg[36]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        23.303ns  (logic 5.032ns (21.594%)  route 18.271ns (78.406%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 23.481 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.153    22.408    swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/ibwrite[0]
    SLICE_X65Y43         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/dout_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.554    23.481    swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/clk_out1_0
    SLICE_X65Y43         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/dout_reg[36]/C
                         clock pessimism              0.462    23.943    
                         clock uncertainty           -0.085    23.858    
    SLICE_X65Y43         FDCE (Setup_fdce_C_CE)      -0.205    23.653    swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/dout_reg[36]
  -------------------------------------------------------------------
                         required time                         23.653    
                         arrival time                         -22.408    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        23.624ns  (logic 4.694ns (19.870%)  route 18.930ns (80.130%))
  Logic Levels:           20  (CARRY4=1 LUT3=3 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 23.530 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/clk_out1_0
    SLICE_X62Y54         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[15]/Q
                         net (fo=61, routed)          1.304     0.927    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[15]_0
    SLICE_X82Y57         LUT4 (Prop_lut4_I3_O)        0.153     1.080 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[4]_i_6__16/O
                         net (fo=1, routed)           0.692     1.773    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[4]_i_6__16_n_0
    SLICE_X82Y57         LUT6 (Prop_lut6_I4_O)        0.331     2.104 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[4]_i_2__69/O
                         net (fo=4, routed)           0.451     2.555    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[4]_i_2__69_n_0
    SLICE_X80Y57         LUT3 (Prop_lut3_I0_O)        0.118     2.673 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           1.167     3.839    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[6]_6
    SLICE_X80Y53         LUT3 (Prop_lut3_I1_O)        0.326     4.165 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[58]_i_1__7/O
                         net (fo=4, routed)           0.842     5.007    swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/dff/dffs/dout_reg[0]_i_9_0
    SLICE_X77Y49         LUT6 (Prop_lut6_I1_O)        0.124     5.131 r  swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000     5.131    swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.663 f  swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/dff/dffs/dout_reg[0]_i_9/CO[3]
                         net (fo=2, routed)           1.120     6.782    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/CO[0]
    SLICE_X80Y57         LUT6 (Prop_lut6_I4_O)        0.124     6.906 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[17]_i_31/O
                         net (fo=2, routed)           0.694     7.601    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[17]_i_31_n_0
    SLICE_X67Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.725 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[6]_i_3__29/O
                         net (fo=61, routed)          1.772     9.497    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[15]_i_4__21
    SLICE_X63Y92         LUT4 (Prop_lut4_I1_O)        0.118     9.615 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[15]_i_12__9/O
                         net (fo=6, routed)           0.999    10.614    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[31]_i_14__11_0
    SLICE_X66Y91         LUT5 (Prop_lut5_I2_O)        0.326    10.940 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[15]_i_6__18/O
                         net (fo=10, routed)          1.251    12.191    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[15]_i_14__8_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I1_O)        0.153    12.344 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[2]_i_2__95/O
                         net (fo=4, routed)           0.881    13.225    swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_13__7_1
    SLICE_X84Y89         LUT4 (Prop_lut4_I3_O)        0.325    13.550 f  swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_33__6/O
                         net (fo=33, routed)          2.023    15.572    swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_33__6_n_0
    SLICE_X108Y63        LUT6 (Prop_lut6_I3_O)        0.326    15.898 r  swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[5]_i_10__4/O
                         net (fo=1, routed)           0.457    16.355    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[5]_i_2__47_0
    SLICE_X108Y61        LUT6 (Prop_lut6_I0_O)        0.124    16.479 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[5]_i_5__16/O
                         net (fo=1, routed)           0.950    17.430    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[5]_i_5__16_n_0
    SLICE_X93Y61         LUT6 (Prop_lut6_I5_O)        0.124    17.554 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[5]_i_2__47/O
                         net (fo=2, routed)           0.717    18.270    swerv_wrapper_inst/swerv/exu/i1_rs2_bypass_data_d[5]
    SLICE_X93Y64         LUT3 (Prop_lut3_I0_O)        0.150    18.420 r  swerv_wrapper_inst/swerv/exu/dout[5]_i_4__0/O
                         net (fo=3, routed)           0.658    19.078    swerv_wrapper_inst/swerv/exu/dout[5]_i_4__0_n_0
    SLICE_X97Y64         LUT6 (Prop_lut6_I4_O)        0.326    19.404 r  swerv_wrapper_inst/swerv/exu/dout[5]_i_1__5/O
                         net (fo=2, routed)           1.634    21.038    swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/div_rs2_d[5]
    SLICE_X106Y75        LUT4 (Prop_lut4_I0_O)        0.124    21.162 r  swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout[1]_i_6__3/O
                         net (fo=1, routed)           0.484    21.646    swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout[1]_i_6__3_n_0
    SLICE_X106Y75        LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout[1]_i_3__3/O
                         net (fo=1, routed)           0.835    22.605    swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout[1]_i_3__3_n_0
    SLICE_X105Y82        LUT5 (Prop_lut5_I1_O)        0.124    22.729 r  swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout[1]_i_1__35/O
                         net (fo=1, routed)           0.000    22.729    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[1]_6[0]
    SLICE_X105Y82        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.604    23.530    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/clk_out1_0
    SLICE_X105Y82        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/C
                         clock pessimism              0.576    24.106    
                         clock uncertainty           -0.085    24.022    
    SLICE_X105Y82        FDCE (Setup_fdce_C_D)        0.029    24.051    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         24.051    
                         arrival time                         -22.729    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        23.220ns  (logic 5.032ns (21.671%)  route 18.188ns (78.329%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 23.481 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.070    22.326    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.554    23.481    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[1]/C
                         clock pessimism              0.462    23.943    
                         clock uncertainty           -0.085    23.858    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.653    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         23.653    
                         arrival time                         -22.326    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[48]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        23.220ns  (logic 5.032ns (21.671%)  route 18.188ns (78.329%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 23.481 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.070    22.326    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.554    23.481    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[48]/C
                         clock pessimism              0.462    23.943    
                         clock uncertainty           -0.085    23.858    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.653    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[48]
  -------------------------------------------------------------------
                         required time                         23.653    
                         arrival time                         -22.326    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[49]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        23.220ns  (logic 5.032ns (21.671%)  route 18.188ns (78.329%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 23.481 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.070    22.326    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.554    23.481    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[49]/C
                         clock pessimism              0.462    23.943    
                         clock uncertainty           -0.085    23.858    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.653    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[49]
  -------------------------------------------------------------------
                         required time                         23.653    
                         arrival time                         -22.326    
  -------------------------------------------------------------------
                         slack                                  1.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_dataff/dff/dffs/dout_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_dataff/dff/dffs/clk_out1_0
    SLICE_X17Y31         FDCE                                         r  swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_dataff/dff/dffs/dout_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_dataff/dff/dffs/dout_reg[61]/Q
                         net (fo=1, routed)           0.116    -0.335    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/DIC0
    SLICE_X16Y31         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.854    -0.831    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/WCLK
    SLICE_X16Y31         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMC/CLK
                         clock pessimism              0.251    -0.580    
    SLICE_X16Y31         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.436    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMC
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.421%)  route 0.156ns (52.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.584    -0.595    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X31Y13         FDRE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.297    axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X30Y13         SRL16E                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.851    -0.834    axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y13         SRL16E                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.252    -0.582    
    SLICE_X30Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.399    axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.273    -0.557    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.302    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism              0.273    -0.557    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.302    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism              0.273    -0.557    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.302    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism              0.273    -0.557    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.302    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
                         clock pessimism              0.273    -0.557    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.302    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.273    -0.557    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.302    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMS32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMS32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
                         clock pessimism              0.273    -0.557    
    SLICE_X26Y10         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255    -0.302    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMS32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMS32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
                         clock pessimism              0.273    -0.557    
    SLICE_X26Y10         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255    -0.302    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_and_rst_clk_wiz_0_1_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y2      axi_intc_wrapper_inst/axi_intc_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y2      axi_intc_wrapper_inst/axi_intc_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y9      axi_intc_wrapper_inst/axi_intc_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y9      axi_intc_wrapper_inst/axi_intc_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y3      swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X5Y6      swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y6      axi_intc_wrapper_inst/axi_intc_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y6      axi_intc_wrapper_inst/axi_intc_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y5      axi_intc_wrapper_inst/axi_intc_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y5      axi_intc_wrapper_inst/axi_intc_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y19     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y19     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y19     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y19     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y19     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y19     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y19     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y19     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X16Y31     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X16Y31     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X54Y21     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X54Y21     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X54Y21     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X54Y21     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X54Y21     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X54Y21     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X54Y21     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X54Y21     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X54Y27     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X54Y27     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_and_rst_clk_wiz_0_1_1
  To Clock:  clkfbout_clk_and_rst_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_and_rst_clk_wiz_0_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_and_rst_clk_wiz_0_1
  To Clock:  clk_out1_clk_and_rst_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.373ns  (logic 5.032ns (21.529%)  route 18.341ns (78.471%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 23.485 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.223    22.479    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.558    23.485    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[12]/C
                         clock pessimism              0.462    23.947    
                         clock uncertainty           -0.087    23.860    
    SLICE_X77Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.655    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         23.655    
                         arrival time                         -22.479    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.373ns  (logic 5.032ns (21.529%)  route 18.341ns (78.471%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 23.485 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.223    22.479    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.558    23.485    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[14]/C
                         clock pessimism              0.462    23.947    
                         clock uncertainty           -0.087    23.860    
    SLICE_X77Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.655    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         23.655    
                         arrival time                         -22.479    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[53]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.373ns  (logic 5.032ns (21.529%)  route 18.341ns (78.471%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 23.485 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.223    22.479    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.558    23.485    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[53]/C
                         clock pessimism              0.462    23.947    
                         clock uncertainty           -0.087    23.860    
    SLICE_X77Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.655    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[53]
  -------------------------------------------------------------------
                         required time                         23.655    
                         arrival time                         -22.479    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.360ns  (logic 5.032ns (21.541%)  route 18.328ns (78.459%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 23.485 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.210    22.465    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X76Y46         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.558    23.485    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X76Y46         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[15]/C
                         clock pessimism              0.462    23.947    
                         clock uncertainty           -0.087    23.860    
    SLICE_X76Y46         FDCE (Setup_fdce_C_CE)      -0.205    23.655    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         23.655    
                         arrival time                         -22.465    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.350ns  (logic 5.032ns (21.550%)  route 18.318ns (78.450%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 23.483 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.200    22.455    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X75Y46         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.556    23.483    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X75Y46         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[13]/C
                         clock pessimism              0.462    23.945    
                         clock uncertainty           -0.087    23.858    
    SLICE_X75Y46         FDCE (Setup_fdce_C_CE)      -0.205    23.653    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         23.653    
                         arrival time                         -22.455    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/dout_reg[36]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.303ns  (logic 5.032ns (21.594%)  route 18.271ns (78.406%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 23.481 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.153    22.408    swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/ibwrite[0]
    SLICE_X65Y43         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/dout_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.554    23.481    swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/clk_out1_0
    SLICE_X65Y43         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/dout_reg[36]/C
                         clock pessimism              0.462    23.943    
                         clock uncertainty           -0.087    23.856    
    SLICE_X65Y43         FDCE (Setup_fdce_C_CE)      -0.205    23.651    swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/dout_reg[36]
  -------------------------------------------------------------------
                         required time                         23.651    
                         arrival time                         -22.408    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.624ns  (logic 4.694ns (19.870%)  route 18.930ns (80.130%))
  Logic Levels:           20  (CARRY4=1 LUT3=3 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 23.530 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/clk_out1_0
    SLICE_X62Y54         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[15]/Q
                         net (fo=61, routed)          1.304     0.927    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[15]_0
    SLICE_X82Y57         LUT4 (Prop_lut4_I3_O)        0.153     1.080 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[4]_i_6__16/O
                         net (fo=1, routed)           0.692     1.773    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[4]_i_6__16_n_0
    SLICE_X82Y57         LUT6 (Prop_lut6_I4_O)        0.331     2.104 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[4]_i_2__69/O
                         net (fo=4, routed)           0.451     2.555    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[4]_i_2__69_n_0
    SLICE_X80Y57         LUT3 (Prop_lut3_I0_O)        0.118     2.673 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           1.167     3.839    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[6]_6
    SLICE_X80Y53         LUT3 (Prop_lut3_I1_O)        0.326     4.165 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[58]_i_1__7/O
                         net (fo=4, routed)           0.842     5.007    swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/dff/dffs/dout_reg[0]_i_9_0
    SLICE_X77Y49         LUT6 (Prop_lut6_I1_O)        0.124     5.131 r  swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000     5.131    swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.663 f  swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/dff/dffs/dout_reg[0]_i_9/CO[3]
                         net (fo=2, routed)           1.120     6.782    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/CO[0]
    SLICE_X80Y57         LUT6 (Prop_lut6_I4_O)        0.124     6.906 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[17]_i_31/O
                         net (fo=2, routed)           0.694     7.601    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[17]_i_31_n_0
    SLICE_X67Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.725 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[6]_i_3__29/O
                         net (fo=61, routed)          1.772     9.497    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[15]_i_4__21
    SLICE_X63Y92         LUT4 (Prop_lut4_I1_O)        0.118     9.615 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[15]_i_12__9/O
                         net (fo=6, routed)           0.999    10.614    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[31]_i_14__11_0
    SLICE_X66Y91         LUT5 (Prop_lut5_I2_O)        0.326    10.940 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[15]_i_6__18/O
                         net (fo=10, routed)          1.251    12.191    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[15]_i_14__8_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I1_O)        0.153    12.344 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[2]_i_2__95/O
                         net (fo=4, routed)           0.881    13.225    swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_13__7_1
    SLICE_X84Y89         LUT4 (Prop_lut4_I3_O)        0.325    13.550 f  swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_33__6/O
                         net (fo=33, routed)          2.023    15.572    swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_33__6_n_0
    SLICE_X108Y63        LUT6 (Prop_lut6_I3_O)        0.326    15.898 r  swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[5]_i_10__4/O
                         net (fo=1, routed)           0.457    16.355    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[5]_i_2__47_0
    SLICE_X108Y61        LUT6 (Prop_lut6_I0_O)        0.124    16.479 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[5]_i_5__16/O
                         net (fo=1, routed)           0.950    17.430    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[5]_i_5__16_n_0
    SLICE_X93Y61         LUT6 (Prop_lut6_I5_O)        0.124    17.554 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[5]_i_2__47/O
                         net (fo=2, routed)           0.717    18.270    swerv_wrapper_inst/swerv/exu/i1_rs2_bypass_data_d[5]
    SLICE_X93Y64         LUT3 (Prop_lut3_I0_O)        0.150    18.420 r  swerv_wrapper_inst/swerv/exu/dout[5]_i_4__0/O
                         net (fo=3, routed)           0.658    19.078    swerv_wrapper_inst/swerv/exu/dout[5]_i_4__0_n_0
    SLICE_X97Y64         LUT6 (Prop_lut6_I4_O)        0.326    19.404 r  swerv_wrapper_inst/swerv/exu/dout[5]_i_1__5/O
                         net (fo=2, routed)           1.634    21.038    swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/div_rs2_d[5]
    SLICE_X106Y75        LUT4 (Prop_lut4_I0_O)        0.124    21.162 r  swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout[1]_i_6__3/O
                         net (fo=1, routed)           0.484    21.646    swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout[1]_i_6__3_n_0
    SLICE_X106Y75        LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout[1]_i_3__3/O
                         net (fo=1, routed)           0.835    22.605    swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout[1]_i_3__3_n_0
    SLICE_X105Y82        LUT5 (Prop_lut5_I1_O)        0.124    22.729 r  swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout[1]_i_1__35/O
                         net (fo=1, routed)           0.000    22.729    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[1]_6[0]
    SLICE_X105Y82        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.604    23.530    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/clk_out1_0
    SLICE_X105Y82        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/C
                         clock pessimism              0.576    24.106    
                         clock uncertainty           -0.087    24.019    
    SLICE_X105Y82        FDCE (Setup_fdce_C_D)        0.029    24.048    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         24.048    
                         arrival time                         -22.729    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.220ns  (logic 5.032ns (21.671%)  route 18.188ns (78.329%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 23.481 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.070    22.326    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.554    23.481    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[1]/C
                         clock pessimism              0.462    23.943    
                         clock uncertainty           -0.087    23.856    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.651    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         23.651    
                         arrival time                         -22.326    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[48]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.220ns  (logic 5.032ns (21.671%)  route 18.188ns (78.329%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 23.481 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.070    22.326    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.554    23.481    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[48]/C
                         clock pessimism              0.462    23.943    
                         clock uncertainty           -0.087    23.856    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.651    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[48]
  -------------------------------------------------------------------
                         required time                         23.651    
                         arrival time                         -22.326    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[49]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.220ns  (logic 5.032ns (21.671%)  route 18.188ns (78.329%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 23.481 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.070    22.326    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.554    23.481    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[49]/C
                         clock pessimism              0.462    23.943    
                         clock uncertainty           -0.087    23.856    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.651    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[49]
  -------------------------------------------------------------------
                         required time                         23.651    
                         arrival time                         -22.326    
  -------------------------------------------------------------------
                         slack                                  1.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_dataff/dff/dffs/dout_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_dataff/dff/dffs/clk_out1_0
    SLICE_X17Y31         FDCE                                         r  swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_dataff/dff/dffs/dout_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_dataff/dff/dffs/dout_reg[61]/Q
                         net (fo=1, routed)           0.116    -0.335    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/DIC0
    SLICE_X16Y31         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.854    -0.831    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/WCLK
    SLICE_X16Y31         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMC/CLK
                         clock pessimism              0.251    -0.580    
    SLICE_X16Y31         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.436    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMC
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.421%)  route 0.156ns (52.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.584    -0.595    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X31Y13         FDRE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.297    axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X30Y13         SRL16E                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.851    -0.834    axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y13         SRL16E                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.252    -0.582    
    SLICE_X30Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.399    axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.273    -0.557    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.302    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism              0.273    -0.557    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.302    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism              0.273    -0.557    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.302    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism              0.273    -0.557    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.302    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
                         clock pessimism              0.273    -0.557    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.302    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.273    -0.557    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.302    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMS32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMS32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
                         clock pessimism              0.273    -0.557    
    SLICE_X26Y10         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255    -0.302    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMS32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMS32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
                         clock pessimism              0.273    -0.557    
    SLICE_X26Y10         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255    -0.302    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_and_rst_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y2      axi_intc_wrapper_inst/axi_intc_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y2      axi_intc_wrapper_inst/axi_intc_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y9      axi_intc_wrapper_inst/axi_intc_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y9      axi_intc_wrapper_inst/axi_intc_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y3      swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X5Y6      swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y6      axi_intc_wrapper_inst/axi_intc_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y6      axi_intc_wrapper_inst/axi_intc_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y5      axi_intc_wrapper_inst/axi_intc_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y5      axi_intc_wrapper_inst/axi_intc_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y19     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y19     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y19     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y19     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y19     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y19     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y19     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X50Y19     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X16Y31     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X16Y31     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X54Y21     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X54Y21     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X54Y21     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X54Y21     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X54Y21     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X54Y21     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X54Y21     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X54Y21     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X54Y27     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X54Y27     axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_and_rst_clk_wiz_0_1
  To Clock:  clkfbout_clk_and_rst_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_and_rst_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_and_rst_clk_wiz_0_1
  To Clock:  clk_out1_clk_and_rst_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.373ns  (logic 5.032ns (21.529%)  route 18.341ns (78.471%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 23.485 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.223    22.479    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.558    23.485    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[12]/C
                         clock pessimism              0.462    23.947    
                         clock uncertainty           -0.087    23.860    
    SLICE_X77Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.655    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         23.655    
                         arrival time                         -22.479    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.373ns  (logic 5.032ns (21.529%)  route 18.341ns (78.471%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 23.485 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.223    22.479    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.558    23.485    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[14]/C
                         clock pessimism              0.462    23.947    
                         clock uncertainty           -0.087    23.860    
    SLICE_X77Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.655    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         23.655    
                         arrival time                         -22.479    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[53]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.373ns  (logic 5.032ns (21.529%)  route 18.341ns (78.471%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 23.485 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.223    22.479    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.558    23.485    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[53]/C
                         clock pessimism              0.462    23.947    
                         clock uncertainty           -0.087    23.860    
    SLICE_X77Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.655    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[53]
  -------------------------------------------------------------------
                         required time                         23.655    
                         arrival time                         -22.479    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.360ns  (logic 5.032ns (21.541%)  route 18.328ns (78.459%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 23.485 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.210    22.465    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X76Y46         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.558    23.485    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X76Y46         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[15]/C
                         clock pessimism              0.462    23.947    
                         clock uncertainty           -0.087    23.860    
    SLICE_X76Y46         FDCE (Setup_fdce_C_CE)      -0.205    23.655    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         23.655    
                         arrival time                         -22.465    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.350ns  (logic 5.032ns (21.550%)  route 18.318ns (78.450%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 23.483 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.200    22.455    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X75Y46         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.556    23.483    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X75Y46         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[13]/C
                         clock pessimism              0.462    23.945    
                         clock uncertainty           -0.087    23.858    
    SLICE_X75Y46         FDCE (Setup_fdce_C_CE)      -0.205    23.653    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         23.653    
                         arrival time                         -22.455    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/dout_reg[36]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.303ns  (logic 5.032ns (21.594%)  route 18.271ns (78.406%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 23.481 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.153    22.408    swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/ibwrite[0]
    SLICE_X65Y43         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/dout_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.554    23.481    swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/clk_out1_0
    SLICE_X65Y43         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/dout_reg[36]/C
                         clock pessimism              0.462    23.943    
                         clock uncertainty           -0.087    23.856    
    SLICE_X65Y43         FDCE (Setup_fdce_C_CE)      -0.205    23.651    swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/dout_reg[36]
  -------------------------------------------------------------------
                         required time                         23.651    
                         arrival time                         -22.408    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.624ns  (logic 4.694ns (19.870%)  route 18.930ns (80.130%))
  Logic Levels:           20  (CARRY4=1 LUT3=3 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 23.530 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/clk_out1_0
    SLICE_X62Y54         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[15]/Q
                         net (fo=61, routed)          1.304     0.927    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[15]_0
    SLICE_X82Y57         LUT4 (Prop_lut4_I3_O)        0.153     1.080 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[4]_i_6__16/O
                         net (fo=1, routed)           0.692     1.773    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[4]_i_6__16_n_0
    SLICE_X82Y57         LUT6 (Prop_lut6_I4_O)        0.331     2.104 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[4]_i_2__69/O
                         net (fo=4, routed)           0.451     2.555    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[4]_i_2__69_n_0
    SLICE_X80Y57         LUT3 (Prop_lut3_I0_O)        0.118     2.673 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           1.167     3.839    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[6]_6
    SLICE_X80Y53         LUT3 (Prop_lut3_I1_O)        0.326     4.165 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[58]_i_1__7/O
                         net (fo=4, routed)           0.842     5.007    swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/dff/dffs/dout_reg[0]_i_9_0
    SLICE_X77Y49         LUT6 (Prop_lut6_I1_O)        0.124     5.131 r  swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000     5.131    swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.663 f  swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/dff/dffs/dout_reg[0]_i_9/CO[3]
                         net (fo=2, routed)           1.120     6.782    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/CO[0]
    SLICE_X80Y57         LUT6 (Prop_lut6_I4_O)        0.124     6.906 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[17]_i_31/O
                         net (fo=2, routed)           0.694     7.601    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[17]_i_31_n_0
    SLICE_X67Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.725 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[6]_i_3__29/O
                         net (fo=61, routed)          1.772     9.497    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[15]_i_4__21
    SLICE_X63Y92         LUT4 (Prop_lut4_I1_O)        0.118     9.615 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[15]_i_12__9/O
                         net (fo=6, routed)           0.999    10.614    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[31]_i_14__11_0
    SLICE_X66Y91         LUT5 (Prop_lut5_I2_O)        0.326    10.940 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[15]_i_6__18/O
                         net (fo=10, routed)          1.251    12.191    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[15]_i_14__8_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I1_O)        0.153    12.344 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[2]_i_2__95/O
                         net (fo=4, routed)           0.881    13.225    swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_13__7_1
    SLICE_X84Y89         LUT4 (Prop_lut4_I3_O)        0.325    13.550 f  swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_33__6/O
                         net (fo=33, routed)          2.023    15.572    swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_33__6_n_0
    SLICE_X108Y63        LUT6 (Prop_lut6_I3_O)        0.326    15.898 r  swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[5]_i_10__4/O
                         net (fo=1, routed)           0.457    16.355    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[5]_i_2__47_0
    SLICE_X108Y61        LUT6 (Prop_lut6_I0_O)        0.124    16.479 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[5]_i_5__16/O
                         net (fo=1, routed)           0.950    17.430    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[5]_i_5__16_n_0
    SLICE_X93Y61         LUT6 (Prop_lut6_I5_O)        0.124    17.554 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[5]_i_2__47/O
                         net (fo=2, routed)           0.717    18.270    swerv_wrapper_inst/swerv/exu/i1_rs2_bypass_data_d[5]
    SLICE_X93Y64         LUT3 (Prop_lut3_I0_O)        0.150    18.420 r  swerv_wrapper_inst/swerv/exu/dout[5]_i_4__0/O
                         net (fo=3, routed)           0.658    19.078    swerv_wrapper_inst/swerv/exu/dout[5]_i_4__0_n_0
    SLICE_X97Y64         LUT6 (Prop_lut6_I4_O)        0.326    19.404 r  swerv_wrapper_inst/swerv/exu/dout[5]_i_1__5/O
                         net (fo=2, routed)           1.634    21.038    swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/div_rs2_d[5]
    SLICE_X106Y75        LUT4 (Prop_lut4_I0_O)        0.124    21.162 r  swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout[1]_i_6__3/O
                         net (fo=1, routed)           0.484    21.646    swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout[1]_i_6__3_n_0
    SLICE_X106Y75        LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout[1]_i_3__3/O
                         net (fo=1, routed)           0.835    22.605    swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout[1]_i_3__3_n_0
    SLICE_X105Y82        LUT5 (Prop_lut5_I1_O)        0.124    22.729 r  swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout[1]_i_1__35/O
                         net (fo=1, routed)           0.000    22.729    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[1]_6[0]
    SLICE_X105Y82        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.604    23.530    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/clk_out1_0
    SLICE_X105Y82        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/C
                         clock pessimism              0.576    24.106    
                         clock uncertainty           -0.087    24.019    
    SLICE_X105Y82        FDCE (Setup_fdce_C_D)        0.029    24.048    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         24.048    
                         arrival time                         -22.729    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.220ns  (logic 5.032ns (21.671%)  route 18.188ns (78.329%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 23.481 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.070    22.326    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.554    23.481    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[1]/C
                         clock pessimism              0.462    23.943    
                         clock uncertainty           -0.087    23.856    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.651    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         23.651    
                         arrival time                         -22.326    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[48]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.220ns  (logic 5.032ns (21.671%)  route 18.188ns (78.329%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 23.481 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.070    22.326    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.554    23.481    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[48]/C
                         clock pessimism              0.462    23.943    
                         clock uncertainty           -0.087    23.856    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.651    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[48]
  -------------------------------------------------------------------
                         required time                         23.651    
                         arrival time                         -22.326    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[49]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.220ns  (logic 5.032ns (21.671%)  route 18.188ns (78.329%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 23.481 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.070    22.326    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.554    23.481    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[49]/C
                         clock pessimism              0.462    23.943    
                         clock uncertainty           -0.087    23.856    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.651    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[49]
  -------------------------------------------------------------------
                         required time                         23.651    
                         arrival time                         -22.326    
  -------------------------------------------------------------------
                         slack                                  1.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_dataff/dff/dffs/dout_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_dataff/dff/dffs/clk_out1_0
    SLICE_X17Y31         FDCE                                         r  swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_dataff/dff/dffs/dout_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_dataff/dff/dffs/dout_reg[61]/Q
                         net (fo=1, routed)           0.116    -0.335    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/DIC0
    SLICE_X16Y31         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.854    -0.831    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/WCLK
    SLICE_X16Y31         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMC/CLK
                         clock pessimism              0.251    -0.580    
                         clock uncertainty            0.087    -0.492    
    SLICE_X16Y31         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.348    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMC
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.421%)  route 0.156ns (52.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.584    -0.595    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X31Y13         FDRE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.297    axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X30Y13         SRL16E                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.851    -0.834    axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y13         SRL16E                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.087    -0.494    
    SLICE_X30Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.311    axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.273    -0.557    
                         clock uncertainty            0.087    -0.469    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.214    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism              0.273    -0.557    
                         clock uncertainty            0.087    -0.469    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.214    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism              0.273    -0.557    
                         clock uncertainty            0.087    -0.469    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.214    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism              0.273    -0.557    
                         clock uncertainty            0.087    -0.469    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.214    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
                         clock pessimism              0.273    -0.557    
                         clock uncertainty            0.087    -0.469    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.214    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.273    -0.557    
                         clock uncertainty            0.087    -0.469    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.214    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMS32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMS32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
                         clock pessimism              0.273    -0.557    
                         clock uncertainty            0.087    -0.469    
    SLICE_X26Y10         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255    -0.214    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMS32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMS32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
                         clock pessimism              0.273    -0.557    
                         clock uncertainty            0.087    -0.469    
    SLICE_X26Y10         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255    -0.214    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_and_rst_clk_wiz_0_1_1
  To Clock:  clk_out1_clk_and_rst_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        23.373ns  (logic 5.032ns (21.529%)  route 18.341ns (78.471%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 23.485 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.223    22.479    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.558    23.485    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[12]/C
                         clock pessimism              0.462    23.947    
                         clock uncertainty           -0.087    23.860    
    SLICE_X77Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.655    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         23.655    
                         arrival time                         -22.479    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        23.373ns  (logic 5.032ns (21.529%)  route 18.341ns (78.471%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 23.485 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.223    22.479    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.558    23.485    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[14]/C
                         clock pessimism              0.462    23.947    
                         clock uncertainty           -0.087    23.860    
    SLICE_X77Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.655    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         23.655    
                         arrival time                         -22.479    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[53]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        23.373ns  (logic 5.032ns (21.529%)  route 18.341ns (78.471%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 23.485 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.223    22.479    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.558    23.485    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X77Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[53]/C
                         clock pessimism              0.462    23.947    
                         clock uncertainty           -0.087    23.860    
    SLICE_X77Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.655    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[53]
  -------------------------------------------------------------------
                         required time                         23.655    
                         arrival time                         -22.479    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        23.360ns  (logic 5.032ns (21.541%)  route 18.328ns (78.459%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 23.485 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.210    22.465    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X76Y46         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.558    23.485    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X76Y46         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[15]/C
                         clock pessimism              0.462    23.947    
                         clock uncertainty           -0.087    23.860    
    SLICE_X76Y46         FDCE (Setup_fdce_C_CE)      -0.205    23.655    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         23.655    
                         arrival time                         -22.465    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        23.350ns  (logic 5.032ns (21.550%)  route 18.318ns (78.450%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 23.483 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.200    22.455    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X75Y46         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.556    23.483    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X75Y46         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[13]/C
                         clock pessimism              0.462    23.945    
                         clock uncertainty           -0.087    23.858    
    SLICE_X75Y46         FDCE (Setup_fdce_C_CE)      -0.205    23.653    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         23.653    
                         arrival time                         -22.455    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/dout_reg[36]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        23.303ns  (logic 5.032ns (21.594%)  route 18.271ns (78.406%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 23.481 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.153    22.408    swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/ibwrite[0]
    SLICE_X65Y43         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/dout_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.554    23.481    swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/clk_out1_0
    SLICE_X65Y43         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/dout_reg[36]/C
                         clock pessimism              0.462    23.943    
                         clock uncertainty           -0.087    23.856    
    SLICE_X65Y43         FDCE (Setup_fdce_C_CE)      -0.205    23.651    swerv_wrapper_inst/swerv/dec/instbuff/pc3ff/dff/dffs/dout_reg[36]
  -------------------------------------------------------------------
                         required time                         23.651    
                         arrival time                         -22.408    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        23.624ns  (logic 4.694ns (19.870%)  route 18.930ns (80.130%))
  Logic Levels:           20  (CARRY4=1 LUT3=3 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 23.530 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/clk_out1_0
    SLICE_X62Y54         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[15]/Q
                         net (fo=61, routed)          1.304     0.927    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[15]_0
    SLICE_X82Y57         LUT4 (Prop_lut4_I3_O)        0.153     1.080 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[4]_i_6__16/O
                         net (fo=1, routed)           0.692     1.773    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[4]_i_6__16_n_0
    SLICE_X82Y57         LUT6 (Prop_lut6_I4_O)        0.331     2.104 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[4]_i_2__69/O
                         net (fo=4, routed)           0.451     2.555    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[4]_i_2__69_n_0
    SLICE_X80Y57         LUT3 (Prop_lut3_I0_O)        0.118     2.673 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           1.167     3.839    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout_reg[6]_6
    SLICE_X80Y53         LUT3 (Prop_lut3_I1_O)        0.326     4.165 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[58]_i_1__7/O
                         net (fo=4, routed)           0.842     5.007    swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/dff/dffs/dout_reg[0]_i_9_0
    SLICE_X77Y49         LUT6 (Prop_lut6_I1_O)        0.124     5.131 r  swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/dff/dffs/dout[0]_i_13__12/O
                         net (fo=1, routed)           0.000     5.131    swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/dff/dffs/dout[0]_i_13__12_n_0
    SLICE_X77Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.663 f  swerv_wrapper_inst/swerv/dec/instbuff/bp1ff/dff/dffs/dout_reg[0]_i_9/CO[3]
                         net (fo=2, routed)           1.120     6.782    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/CO[0]
    SLICE_X80Y57         LUT6 (Prop_lut6_I4_O)        0.124     6.906 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[17]_i_31/O
                         net (fo=2, routed)           0.694     7.601    swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[17]_i_31_n_0
    SLICE_X67Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.725 r  swerv_wrapper_inst/swerv/dec/instbuff/ib1ff/dff/dffs/dout[6]_i_3__29/O
                         net (fo=61, routed)          1.772     9.497    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[15]_i_4__21
    SLICE_X63Y92         LUT4 (Prop_lut4_I1_O)        0.118     9.615 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[15]_i_12__9/O
                         net (fo=6, routed)           0.999    10.614    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[31]_i_14__11_0
    SLICE_X66Y91         LUT5 (Prop_lut5_I2_O)        0.326    10.940 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[15]_i_6__18/O
                         net (fo=10, routed)          1.251    12.191    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[15]_i_14__8_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I1_O)        0.153    12.344 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[2]_i_2__95/O
                         net (fo=4, routed)           0.881    13.225    swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_13__7_1
    SLICE_X84Y89         LUT4 (Prop_lut4_I3_O)        0.325    13.550 f  swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_33__6/O
                         net (fo=33, routed)          2.023    15.572    swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_33__6_n_0
    SLICE_X108Y63        LUT6 (Prop_lut6_I3_O)        0.326    15.898 r  swerv_wrapper_inst/swerv/dec/decode/i1_e1c_ff/dffs/dout[5]_i_10__4/O
                         net (fo=1, routed)           0.457    16.355    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[5]_i_2__47_0
    SLICE_X108Y61        LUT6 (Prop_lut6_I0_O)        0.124    16.479 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[5]_i_5__16/O
                         net (fo=1, routed)           0.950    17.430    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[5]_i_5__16_n_0
    SLICE_X93Y61         LUT6 (Prop_lut6_I5_O)        0.124    17.554 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[5]_i_2__47/O
                         net (fo=2, routed)           0.717    18.270    swerv_wrapper_inst/swerv/exu/i1_rs2_bypass_data_d[5]
    SLICE_X93Y64         LUT3 (Prop_lut3_I0_O)        0.150    18.420 r  swerv_wrapper_inst/swerv/exu/dout[5]_i_4__0/O
                         net (fo=3, routed)           0.658    19.078    swerv_wrapper_inst/swerv/exu/dout[5]_i_4__0_n_0
    SLICE_X97Y64         LUT6 (Prop_lut6_I4_O)        0.326    19.404 r  swerv_wrapper_inst/swerv/exu/dout[5]_i_1__5/O
                         net (fo=2, routed)           1.634    21.038    swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/div_rs2_d[5]
    SLICE_X106Y75        LUT4 (Prop_lut4_I0_O)        0.124    21.162 r  swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout[1]_i_6__3/O
                         net (fo=1, routed)           0.484    21.646    swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout[1]_i_6__3_n_0
    SLICE_X106Y75        LUT6 (Prop_lut6_I0_O)        0.124    21.770 r  swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout[1]_i_3__3/O
                         net (fo=1, routed)           0.835    22.605    swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout[1]_i_3__3_n_0
    SLICE_X105Y82        LUT5 (Prop_lut5_I1_O)        0.124    22.729 r  swerv_wrapper_inst/swerv/dec/decode/e4ff/dff/dffs/dout[1]_i_1__35/O
                         net (fo=1, routed)           0.000    22.729    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[1]_6[0]
    SLICE_X105Y82        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.604    23.530    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/clk_out1_0
    SLICE_X105Y82        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/C
                         clock pessimism              0.576    24.106    
                         clock uncertainty           -0.087    24.019    
    SLICE_X105Y82        FDCE (Setup_fdce_C_D)        0.029    24.048    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         24.048    
                         arrival time                         -22.729    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        23.220ns  (logic 5.032ns (21.671%)  route 18.188ns (78.329%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 23.481 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.070    22.326    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.554    23.481    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[1]/C
                         clock pessimism              0.462    23.943    
                         clock uncertainty           -0.087    23.856    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.651    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         23.651    
                         arrival time                         -22.326    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[48]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        23.220ns  (logic 5.032ns (21.671%)  route 18.188ns (78.329%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 23.481 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.070    22.326    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.554    23.481    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[48]/C
                         clock pessimism              0.462    23.943    
                         clock uncertainty           -0.087    23.856    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.651    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[48]
  -------------------------------------------------------------------
                         required time                         23.651    
                         arrival time                         -22.326    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[49]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        23.220ns  (logic 5.032ns (21.671%)  route 18.188ns (78.329%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 23.481 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.717    -0.895    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/clk_out1_0
    SLICE_X66Y57         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -0.377 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[4]/Q
                         net (fo=73, routed)          1.290     0.914    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dec_i0_instr_d[4]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.038 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_8/O
                         net (fo=1, routed)           0.909     1.947    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/decode/i0_dp_raw[imm20]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.071 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1/O
                         net (fo=4, routed)           0.689     2.760    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_3__1_n_0
    SLICE_X63Y60         LUT3 (Prop_lut3_I0_O)        0.152     2.912 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[66]_i_2__0/O
                         net (fo=8, routed)           0.863     3.775    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[6]_0
    SLICE_X66Y59         LUT3 (Prop_lut3_I1_O)        0.355     4.130 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[57]_i_1__5/O
                         net (fo=4, routed)           1.002     5.132    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[9]_0
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.331     5.463 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0/O
                         net (fo=1, routed)           0.000     5.463    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_9__0_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.995 f  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[50]_i_5/CO[3]
                         net (fo=2, routed)           1.196     7.191    swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/CO[0]
    SLICE_X66Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.315 f  swerv_wrapper_inst/swerv/dec/instbuff/bp0ff/dff/dffs/dout[0]_i_5__33/O
                         net (fo=4, routed)           0.613     7.928    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[10]_6
    SLICE_X64Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.052 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[50]_i_5__1/O
                         net (fo=55, routed)          1.685     9.737    swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[54]_i_8__0
    SLICE_X60Y91         LUT4 (Prop_lut4_I1_O)        0.152     9.889 r  swerv_wrapper_inst/swerv/dec/decode/e3ff/dff/dffs/dout[0]_i_24__7/O
                         net (fo=5, routed)           1.027    10.915    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_6__42_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.358    11.273 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1/O
                         net (fo=9, routed)           1.201    12.474    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[54]_i_6__1_n_0
    SLICE_X67Y88         LUT5 (Prop_lut5_I2_O)        0.328    12.802 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21/O
                         net (fo=3, routed)           0.711    13.514    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout[1]_i_7__21_n_0
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.153    13.667 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16/O
                         net (fo=3, routed)           1.232    14.898    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_16_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I2_O)        0.327    15.225 f  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_8/O
                         net (fo=4, routed)           0.758    15.983    swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/dout_reg[7]_2
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.124    16.107 r  swerv_wrapper_inst/swerv/dec/decode/e2ff/dff/dffs/i__i_3/O
                         net (fo=184, routed)         1.612    17.720    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[36]
    SLICE_X66Y49         LUT3 (Prop_lut3_I0_O)        0.150    17.870 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__3/O
                         net (fo=136, routed)         0.818    18.688    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/shift_ib3_ib1
    SLICE_X65Y49         LUT5 (Prop_lut5_I3_O)        0.377    19.065 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_8__0/O
                         net (fo=4, routed)           0.540    19.605    swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout_reg[2]_0
    SLICE_X64Y49         LUT5 (Prop_lut5_I1_O)        0.353    19.958 r  swerv_wrapper_inst/swerv/dec/instbuff/ib0ff/dff/dffs/dout[36]_i_4__4/O
                         net (fo=135, routed)         0.971    20.929    swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X66Y52         LUT2 (Prop_lut2_I1_O)        0.326    21.255 r  swerv_wrapper_inst/swerv/dec/instbuff/ibvalff/dout[36]_i_1__9/O
                         net (fo=134, routed)         1.070    22.326    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/ibwrite[0]
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.554    23.481    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/clk_out1_0
    SLICE_X64Y44         FDCE                                         r  swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[49]/C
                         clock pessimism              0.462    23.943    
                         clock uncertainty           -0.087    23.856    
    SLICE_X64Y44         FDCE (Setup_fdce_C_CE)      -0.205    23.651    swerv_wrapper_inst/swerv/dec/instbuff/bp3ff/dff/dffs/dout_reg[49]
  -------------------------------------------------------------------
                         required time                         23.651    
                         arrival time                         -22.326    
  -------------------------------------------------------------------
                         slack                                  1.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_dataff/dff/dffs/dout_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_dataff/dff/dffs/clk_out1_0
    SLICE_X17Y31         FDCE                                         r  swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_dataff/dff/dffs/dout_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_dataff/dff/dffs/dout_reg[61]/Q
                         net (fo=1, routed)           0.116    -0.335    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/DIC0
    SLICE_X16Y31         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.854    -0.831    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/WCLK
    SLICE_X16Y31         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMC/CLK
                         clock pessimism              0.251    -0.580    
                         clock uncertainty            0.087    -0.492    
    SLICE_X16Y31         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.348    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMC
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.421%)  route 0.156ns (52.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.584    -0.595    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X31Y13         FDRE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.297    axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X30Y13         SRL16E                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.851    -0.834    axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y13         SRL16E                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.087    -0.494    
    SLICE_X30Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.311    axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.273    -0.557    
                         clock uncertainty            0.087    -0.469    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.214    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism              0.273    -0.557    
                         clock uncertainty            0.087    -0.469    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.214    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism              0.273    -0.557    
                         clock uncertainty            0.087    -0.469    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.214    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism              0.273    -0.557    
                         clock uncertainty            0.087    -0.469    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.214    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
                         clock pessimism              0.273    -0.557    
                         clock uncertainty            0.087    -0.469    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.214    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMD32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.273    -0.557    
                         clock uncertainty            0.087    -0.469    
    SLICE_X26Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255    -0.214    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMS32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMS32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
                         clock pessimism              0.273    -0.557    
                         clock uncertainty            0.087    -0.469    
    SLICE_X26Y10         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255    -0.214    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_and_rst_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.675%)  route 0.276ns (68.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.586    -0.593    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y10         FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=74, routed)          0.276    -0.189    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X26Y10         RAMS32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.855    -0.830    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y10         RAMS32                                       r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
                         clock pessimism              0.273    -0.557    
                         clock uncertainty            0.087    -0.469    
    SLICE_X26Y10         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255    -0.214    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_and_rst_clk_wiz_0_1
  To Clock:  clk_out1_clk_and_rst_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.100ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.103ns  (logic 0.478ns (4.731%)  route 9.625ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.625     9.308    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y88        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.686    23.612    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y88        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[13]/C
                         clock pessimism              0.462    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X113Y88        FDCE (Recov_fdce_C_CLR)     -0.579    23.408    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         23.408    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 14.100    

Slack (MET) :             14.100ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.103ns  (logic 0.478ns (4.731%)  route 9.625ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.625     9.308    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y88        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.686    23.612    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y88        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[15]/C
                         clock pessimism              0.462    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X113Y88        FDCE (Recov_fdce_C_CLR)     -0.579    23.408    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         23.408    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 14.100    

Slack (MET) :             14.186ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.103ns  (logic 0.478ns (4.731%)  route 9.625ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.625     9.308    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X112Y88        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.686    23.612    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X112Y88        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[11]/C
                         clock pessimism              0.462    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X112Y88        FDCE (Recov_fdce_C_CLR)     -0.493    23.494    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         23.494    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 14.186    

Slack (MET) :             14.186ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.103ns  (logic 0.478ns (4.731%)  route 9.625ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.625     9.308    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X112Y88        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.686    23.612    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X112Y88        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[12]/C
                         clock pessimism              0.462    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X112Y88        FDCE (Recov_fdce_C_CLR)     -0.493    23.494    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         23.494    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 14.186    

Slack (MET) :             14.345ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.861ns  (logic 0.478ns (4.847%)  route 9.383ns (95.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.383     9.066    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y93        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.689    23.615    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y93        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[31]/C
                         clock pessimism              0.462    24.077    
                         clock uncertainty           -0.087    23.990    
    SLICE_X113Y93        FDCE (Recov_fdce_C_CLR)     -0.579    23.411    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[31]
  -------------------------------------------------------------------
                         required time                         23.411    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 14.345    

Slack (MET) :             14.372ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 0.478ns (4.863%)  route 9.351ns (95.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 23.611 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.351     9.034    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y87        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.685    23.611    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y87        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[10]/C
                         clock pessimism              0.462    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X113Y87        FDCE (Recov_fdce_C_CLR)     -0.579    23.407    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         23.407    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 14.372    

Slack (MET) :             14.372ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 0.478ns (4.863%)  route 9.351ns (95.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 23.611 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.351     9.034    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y87        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.685    23.611    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y87        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[9]/C
                         clock pessimism              0.462    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X113Y87        FDCE (Recov_fdce_C_CLR)     -0.579    23.407    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         23.407    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 14.372    

Slack (MET) :             14.431ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.861ns  (logic 0.478ns (4.847%)  route 9.383ns (95.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.383     9.066    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X112Y93        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.689    23.615    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X112Y93        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[25]/C
                         clock pessimism              0.462    24.077    
                         clock uncertainty           -0.087    23.990    
    SLICE_X112Y93        FDCE (Recov_fdce_C_CLR)     -0.493    23.497    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         23.497    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 14.431    

Slack (MET) :             14.506ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.695ns  (logic 0.478ns (4.931%)  route 9.217ns (95.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 23.610 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.217     8.900    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y86        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.684    23.610    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y86        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[6]/C
                         clock pessimism              0.462    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X113Y86        FDCE (Recov_fdce_C_CLR)     -0.579    23.406    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         23.406    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                 14.506    

Slack (MET) :             14.565ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.637ns  (logic 0.478ns (4.960%)  route 9.159ns (95.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 23.611 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.159     8.842    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/mb_reset_0
    SLICE_X106Y92        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.685    23.611    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/clk_out1_0
    SLICE_X106Y92        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[3]/C
                         clock pessimism              0.462    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X106Y92        FDCE (Recov_fdce_C_CLR)     -0.579    23.407    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         23.407    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                 14.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.619    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.619    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.619    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.619    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.619    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDPE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X4Y21          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.623    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.279%)  route 0.144ns (46.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.616    -0.563    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X0Y18          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.164    -0.399 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144    -0.255    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y18          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.884    -0.801    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X2Y18          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.616    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.279%)  route 0.144ns (46.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.616    -0.563    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X0Y18          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.164    -0.399 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144    -0.255    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y18          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.884    -0.801    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X2Y18          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.616    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.279%)  route 0.144ns (46.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.616    -0.563    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X0Y18          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.164    -0.399 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144    -0.255    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y18          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.884    -0.801    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X2Y18          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.616    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.279%)  route 0.144ns (46.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.616    -0.563    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X0Y18          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.164    -0.399 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144    -0.255    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y18          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.884    -0.801    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X2Y18          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.616    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.361    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_and_rst_clk_wiz_0_1_1
  To Clock:  clk_out1_clk_and_rst_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.100ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        10.103ns  (logic 0.478ns (4.731%)  route 9.625ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.625     9.308    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y88        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.686    23.612    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y88        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[13]/C
                         clock pessimism              0.462    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X113Y88        FDCE (Recov_fdce_C_CLR)     -0.579    23.408    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         23.408    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 14.100    

Slack (MET) :             14.100ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        10.103ns  (logic 0.478ns (4.731%)  route 9.625ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.625     9.308    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y88        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.686    23.612    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y88        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[15]/C
                         clock pessimism              0.462    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X113Y88        FDCE (Recov_fdce_C_CLR)     -0.579    23.408    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         23.408    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 14.100    

Slack (MET) :             14.186ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        10.103ns  (logic 0.478ns (4.731%)  route 9.625ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.625     9.308    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X112Y88        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.686    23.612    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X112Y88        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[11]/C
                         clock pessimism              0.462    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X112Y88        FDCE (Recov_fdce_C_CLR)     -0.493    23.494    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         23.494    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 14.186    

Slack (MET) :             14.186ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        10.103ns  (logic 0.478ns (4.731%)  route 9.625ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.625     9.308    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X112Y88        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.686    23.612    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X112Y88        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[12]/C
                         clock pessimism              0.462    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X112Y88        FDCE (Recov_fdce_C_CLR)     -0.493    23.494    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         23.494    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 14.186    

Slack (MET) :             14.345ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        9.861ns  (logic 0.478ns (4.847%)  route 9.383ns (95.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.383     9.066    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y93        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.689    23.615    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y93        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[31]/C
                         clock pessimism              0.462    24.077    
                         clock uncertainty           -0.087    23.990    
    SLICE_X113Y93        FDCE (Recov_fdce_C_CLR)     -0.579    23.411    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[31]
  -------------------------------------------------------------------
                         required time                         23.411    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 14.345    

Slack (MET) :             14.372ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 0.478ns (4.863%)  route 9.351ns (95.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 23.611 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.351     9.034    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y87        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.685    23.611    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y87        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[10]/C
                         clock pessimism              0.462    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X113Y87        FDCE (Recov_fdce_C_CLR)     -0.579    23.407    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         23.407    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 14.372    

Slack (MET) :             14.372ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 0.478ns (4.863%)  route 9.351ns (95.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 23.611 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.351     9.034    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y87        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.685    23.611    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y87        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[9]/C
                         clock pessimism              0.462    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X113Y87        FDCE (Recov_fdce_C_CLR)     -0.579    23.407    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         23.407    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 14.372    

Slack (MET) :             14.431ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        9.861ns  (logic 0.478ns (4.847%)  route 9.383ns (95.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.383     9.066    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X112Y93        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.689    23.615    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X112Y93        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[25]/C
                         clock pessimism              0.462    24.077    
                         clock uncertainty           -0.087    23.990    
    SLICE_X112Y93        FDCE (Recov_fdce_C_CLR)     -0.493    23.497    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         23.497    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 14.431    

Slack (MET) :             14.506ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        9.695ns  (logic 0.478ns (4.931%)  route 9.217ns (95.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 23.610 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.217     8.900    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y86        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.684    23.610    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y86        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[6]/C
                         clock pessimism              0.462    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X113Y86        FDCE (Recov_fdce_C_CLR)     -0.579    23.406    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         23.406    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                 14.506    

Slack (MET) :             14.565ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        9.637ns  (logic 0.478ns (4.960%)  route 9.159ns (95.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 23.611 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.159     8.842    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/mb_reset_0
    SLICE_X106Y92        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.685    23.611    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/clk_out1_0
    SLICE_X106Y92        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[3]/C
                         clock pessimism              0.462    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X106Y92        FDCE (Recov_fdce_C_CLR)     -0.579    23.407    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         23.407    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                 14.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.087    -0.464    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.531    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.087    -0.464    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.531    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.087    -0.464    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.531    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.087    -0.464    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.531    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.087    -0.464    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.531    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDPE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.087    -0.464    
    SLICE_X4Y21          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.535    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.279%)  route 0.144ns (46.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.616    -0.563    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X0Y18          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.164    -0.399 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144    -0.255    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y18          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.884    -0.801    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X2Y18          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.087    -0.461    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.528    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.279%)  route 0.144ns (46.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.616    -0.563    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X0Y18          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.164    -0.399 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144    -0.255    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y18          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.884    -0.801    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X2Y18          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.087    -0.461    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.528    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.279%)  route 0.144ns (46.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.616    -0.563    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X0Y18          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.164    -0.399 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144    -0.255    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y18          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.884    -0.801    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X2Y18          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.087    -0.461    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.528    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.279%)  route 0.144ns (46.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.616    -0.563    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X0Y18          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.164    -0.399 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144    -0.255    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y18          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.884    -0.801    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X2Y18          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.087    -0.461    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.528    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.274    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_and_rst_clk_wiz_0_1
  To Clock:  clk_out1_clk_and_rst_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       14.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.100ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.103ns  (logic 0.478ns (4.731%)  route 9.625ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.625     9.308    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y88        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.686    23.612    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y88        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[13]/C
                         clock pessimism              0.462    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X113Y88        FDCE (Recov_fdce_C_CLR)     -0.579    23.408    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         23.408    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 14.100    

Slack (MET) :             14.100ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.103ns  (logic 0.478ns (4.731%)  route 9.625ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.625     9.308    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y88        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.686    23.612    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y88        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[15]/C
                         clock pessimism              0.462    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X113Y88        FDCE (Recov_fdce_C_CLR)     -0.579    23.408    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         23.408    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 14.100    

Slack (MET) :             14.186ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.103ns  (logic 0.478ns (4.731%)  route 9.625ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.625     9.308    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X112Y88        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.686    23.612    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X112Y88        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[11]/C
                         clock pessimism              0.462    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X112Y88        FDCE (Recov_fdce_C_CLR)     -0.493    23.494    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         23.494    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 14.186    

Slack (MET) :             14.186ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.103ns  (logic 0.478ns (4.731%)  route 9.625ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.625     9.308    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X112Y88        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.686    23.612    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X112Y88        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[12]/C
                         clock pessimism              0.462    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X112Y88        FDCE (Recov_fdce_C_CLR)     -0.493    23.494    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         23.494    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 14.186    

Slack (MET) :             14.345ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.861ns  (logic 0.478ns (4.847%)  route 9.383ns (95.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.383     9.066    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y93        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.689    23.615    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y93        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[31]/C
                         clock pessimism              0.462    24.077    
                         clock uncertainty           -0.087    23.990    
    SLICE_X113Y93        FDCE (Recov_fdce_C_CLR)     -0.579    23.411    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[31]
  -------------------------------------------------------------------
                         required time                         23.411    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 14.345    

Slack (MET) :             14.372ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 0.478ns (4.863%)  route 9.351ns (95.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 23.611 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.351     9.034    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y87        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.685    23.611    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y87        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[10]/C
                         clock pessimism              0.462    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X113Y87        FDCE (Recov_fdce_C_CLR)     -0.579    23.407    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         23.407    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 14.372    

Slack (MET) :             14.372ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 0.478ns (4.863%)  route 9.351ns (95.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 23.611 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.351     9.034    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y87        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.685    23.611    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y87        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[9]/C
                         clock pessimism              0.462    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X113Y87        FDCE (Recov_fdce_C_CLR)     -0.579    23.407    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         23.407    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 14.372    

Slack (MET) :             14.431ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.861ns  (logic 0.478ns (4.847%)  route 9.383ns (95.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.383     9.066    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X112Y93        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.689    23.615    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X112Y93        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[25]/C
                         clock pessimism              0.462    24.077    
                         clock uncertainty           -0.087    23.990    
    SLICE_X112Y93        FDCE (Recov_fdce_C_CLR)     -0.493    23.497    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         23.497    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 14.431    

Slack (MET) :             14.506ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.695ns  (logic 0.478ns (4.931%)  route 9.217ns (95.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 23.610 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.217     8.900    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y86        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.684    23.610    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y86        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[6]/C
                         clock pessimism              0.462    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X113Y86        FDCE (Recov_fdce_C_CLR)     -0.579    23.406    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         23.406    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                 14.506    

Slack (MET) :             14.565ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.637ns  (logic 0.478ns (4.960%)  route 9.159ns (95.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 23.611 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.159     8.842    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/mb_reset_0
    SLICE_X106Y92        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.685    23.611    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/clk_out1_0
    SLICE_X106Y92        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[3]/C
                         clock pessimism              0.462    24.073    
                         clock uncertainty           -0.087    23.986    
    SLICE_X106Y92        FDCE (Recov_fdce_C_CLR)     -0.579    23.407    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         23.407    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                 14.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.087    -0.464    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.531    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.087    -0.464    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.531    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.087    -0.464    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.531    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.087    -0.464    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.531    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.087    -0.464    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.531    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDPE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.087    -0.464    
    SLICE_X4Y21          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.535    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.279%)  route 0.144ns (46.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.616    -0.563    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X0Y18          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.164    -0.399 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144    -0.255    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y18          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.884    -0.801    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X2Y18          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.087    -0.461    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.528    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.279%)  route 0.144ns (46.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.616    -0.563    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X0Y18          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.164    -0.399 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144    -0.255    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y18          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.884    -0.801    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X2Y18          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.087    -0.461    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.528    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.279%)  route 0.144ns (46.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.616    -0.563    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X0Y18          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.164    -0.399 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144    -0.255    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y18          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.884    -0.801    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X2Y18          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.087    -0.461    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.528    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.279%)  route 0.144ns (46.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.616    -0.563    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X0Y18          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.164    -0.399 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144    -0.255    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y18          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.884    -0.801    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X2Y18          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.087    -0.461    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.528    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.274    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_and_rst_clk_wiz_0_1_1
  To Clock:  clk_out1_clk_and_rst_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       14.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        10.103ns  (logic 0.478ns (4.731%)  route 9.625ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.625     9.308    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y88        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.686    23.612    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y88        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[13]/C
                         clock pessimism              0.462    24.074    
                         clock uncertainty           -0.085    23.990    
    SLICE_X113Y88        FDCE (Recov_fdce_C_CLR)     -0.579    23.411    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         23.411    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        10.103ns  (logic 0.478ns (4.731%)  route 9.625ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.625     9.308    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y88        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.686    23.612    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y88        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[15]/C
                         clock pessimism              0.462    24.074    
                         clock uncertainty           -0.085    23.990    
    SLICE_X113Y88        FDCE (Recov_fdce_C_CLR)     -0.579    23.411    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         23.411    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.188ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        10.103ns  (logic 0.478ns (4.731%)  route 9.625ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.625     9.308    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X112Y88        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.686    23.612    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X112Y88        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[11]/C
                         clock pessimism              0.462    24.074    
                         clock uncertainty           -0.085    23.990    
    SLICE_X112Y88        FDCE (Recov_fdce_C_CLR)     -0.493    23.497    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         23.497    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 14.188    

Slack (MET) :             14.188ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        10.103ns  (logic 0.478ns (4.731%)  route 9.625ns (95.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 23.612 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.625     9.308    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X112Y88        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.686    23.612    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X112Y88        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[12]/C
                         clock pessimism              0.462    24.074    
                         clock uncertainty           -0.085    23.990    
    SLICE_X112Y88        FDCE (Recov_fdce_C_CLR)     -0.493    23.497    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         23.497    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 14.188    

Slack (MET) :             14.347ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        9.861ns  (logic 0.478ns (4.847%)  route 9.383ns (95.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.383     9.066    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y93        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.689    23.615    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y93        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[31]/C
                         clock pessimism              0.462    24.077    
                         clock uncertainty           -0.085    23.993    
    SLICE_X113Y93        FDCE (Recov_fdce_C_CLR)     -0.579    23.414    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[31]
  -------------------------------------------------------------------
                         required time                         23.414    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 14.347    

Slack (MET) :             14.375ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 0.478ns (4.863%)  route 9.351ns (95.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 23.611 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.351     9.034    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y87        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.685    23.611    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y87        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[10]/C
                         clock pessimism              0.462    24.073    
                         clock uncertainty           -0.085    23.989    
    SLICE_X113Y87        FDCE (Recov_fdce_C_CLR)     -0.579    23.410    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         23.410    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 14.375    

Slack (MET) :             14.375ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 0.478ns (4.863%)  route 9.351ns (95.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 23.611 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.351     9.034    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y87        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.685    23.611    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y87        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[9]/C
                         clock pessimism              0.462    24.073    
                         clock uncertainty           -0.085    23.989    
    SLICE_X113Y87        FDCE (Recov_fdce_C_CLR)     -0.579    23.410    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         23.410    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 14.375    

Slack (MET) :             14.433ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        9.861ns  (logic 0.478ns (4.847%)  route 9.383ns (95.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 23.615 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.383     9.066    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X112Y93        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.689    23.615    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X112Y93        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[25]/C
                         clock pessimism              0.462    24.077    
                         clock uncertainty           -0.085    23.993    
    SLICE_X112Y93        FDCE (Recov_fdce_C_CLR)     -0.493    23.500    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         23.500    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 14.433    

Slack (MET) :             14.508ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        9.695ns  (logic 0.478ns (4.931%)  route 9.217ns (95.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 23.610 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.217     8.900    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/mb_reset_0
    SLICE_X113Y86        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.684    23.610    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/clk_out1_0
    SLICE_X113Y86        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[6]/C
                         clock pessimism              0.462    24.072    
                         clock uncertainty           -0.085    23.988    
    SLICE_X113Y86        FDCE (Recov_fdce_C_CLR)     -0.579    23.409    swerv_wrapper_inst/swerv/exu/div_e1/aff/dff/dffs/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         23.409    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                 14.508    

Slack (MET) :             14.567ns  (required time - arrival time)
  Source:                 clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@25.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        9.637ns  (logic 0.478ns (4.960%)  route 9.159ns (95.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 23.611 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.817    -0.795    clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y27          FDRE                                         r  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.478    -0.317 f  clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=11683, routed)       9.159     8.842    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/mb_reset_0
    SLICE_X106Y92        FDCE                                         f  swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    Y9                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    26.420 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.582    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    20.144 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    21.835    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.926 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       1.685    23.611    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/clk_out1_0
    SLICE_X106Y92        FDCE                                         r  swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[3]/C
                         clock pessimism              0.462    24.073    
                         clock uncertainty           -0.085    23.989    
    SLICE_X106Y92        FDCE (Recov_fdce_C_CLR)     -0.579    23.410    swerv_wrapper_inst/swerv/exu/div_e1/miscf/dffs/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         23.410    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                 14.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.619    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.619    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.619    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.619    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.067    -0.619    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.613    -0.566    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X5Y22          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152    -0.273    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y21          FDPE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.880    -0.805    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X4Y21          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X4Y21          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.623    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.279%)  route 0.144ns (46.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.616    -0.563    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X0Y18          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.164    -0.399 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144    -0.255    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y18          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.884    -0.801    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X2Y18          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.616    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.279%)  route 0.144ns (46.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.616    -0.563    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X0Y18          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.164    -0.399 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144    -0.255    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y18          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.884    -0.801    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X2Y18          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.616    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.279%)  route 0.144ns (46.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.616    -0.563    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X0Y18          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.164    -0.399 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144    -0.255    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y18          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.884    -0.801    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X2Y18          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.616    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_and_rst_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns - clk_out1_clk_and_rst_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.279%)  route 0.144ns (46.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.616    -0.563    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X0Y18          FDPE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDPE (Prop_fdpe_C_Q)         0.164    -0.399 f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.144    -0.255    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y18          FDCE                                         f  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_and_rst_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_in1_clk_and_rst_clk_wiz_0_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clk_out1_clk_and_rst_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20720, routed)       0.884    -0.801    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X2Y18          FDCE                                         r  axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.616    axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.361    





