MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol i_sync_aresetn has not been declared in module axi4svideo_bridge_v1_0_10." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi4svideo_bridge_v1_0/hdl/axi4svideo_bridge_v1_0_rfs.v" 208  25
MESSAGE_SP VCP2876 "Implicit net declaration, symbol i_sync_rst has not been declared in module axi4svideo_bridge_v1_0_10." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi4svideo_bridge_v1_0/hdl/axi4svideo_bridge_v1_0_rfs.v" 209  21
WARNING VCP2515 "Undefined module: v_axi4s_vid_out_v4_0_10 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi4svideo_bridge_v1_0/hdl/axi4svideo_bridge_v1_0_rfs.v" 256  5
WARNING VCP2515 "Undefined module: v_dp_axi4s_vid_out_v1_0_0 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi4svideo_bridge_v1_0/hdl/axi4svideo_bridge_v1_0_rfs.v" 307  5
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol i_sync_soft_reset_aclk has not been declared in module axi4svideo_bridge_v1_0_10." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi4svideo_bridge_v1_0/hdl/axi4svideo_bridge_v1_0_rfs.v" 203  102
MESSAGE_SP VCP2876 "Implicit net declaration, symbol i_sync_soft_reset_vidclk has not been declared in module axi4svideo_bridge_v1_0_10." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi4svideo_bridge_v1_0/hdl/axi4svideo_bridge_v1_0_rfs.v" 206  114
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi4svideo_bridge_v1_0_10."
MESSAGE "$root top modules: axi4svideo_bridge_v1_0_10."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done
