Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Tue Aug 22 06:04:16 2017
| Host         : HSP_DT002 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file mySystem_wrapper_utilization_synth.rpt -pb mySystem_wrapper_utilization_synth.pb
| Design       : mySystem_wrapper
| Device       : xcku040ffva1156-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 8236 |     0 |    242400 |  3.40 |
|   LUT as Logic             | 6892 |     0 |    242400 |  2.84 |
|   LUT as Memory            | 1344 |     0 |    112800 |  1.19 |
|     LUT as Distributed RAM | 1344 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| CLB Registers              | 7432 |     0 |    484800 |  1.53 |
|   Register as Flip Flop    | 7432 |     0 |    484800 |  1.53 |
|   Register as Latch        |    0 |     0 |    484800 |  0.00 |
| CARRY8                     |  174 |     0 |     30300 |  0.57 |
| F7 Muxes                   |  137 |     0 |    121200 |  0.11 |
| F8 Muxes                   |   24 |     0 |     60600 |  0.04 |
| F9 Muxes                   |    0 |     0 |     30300 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 37    |          Yes |           - |          Set |
| 644   |          Yes |           - |        Reset |
| 206   |          Yes |         Set |            - |
| 6545  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       600 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       600 |  0.00 |
|   RAMB18       |    0 |     0 |      1200 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |   17 |     0 |       520 |  3.27 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    6 |     0 |       480 |  1.25 |
|   BUFGCE             |    3 |     0 |       240 |  1.25 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    3 |     0 |       120 |  2.50 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    1 |     0 |        20 |  5.00 |
| MMCME3_ADV           |    0 |     0 |        10 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    8 |     0 |        20 | 40.00 |
| GTHE3_COMMON    |    2 |     0 |         5 | 40.00 |
| IBUFDS_GTE3     |    1 |     0 |        10 | 10.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 6545 |            Register |
| LUT6          | 4116 |                 CLB |
| RAMD64E       | 1344 |                 CLB |
| LUT4          | 1165 |                 CLB |
| LUT5          | 1003 |                 CLB |
| LUT2          |  968 |                 CLB |
| FDCE          |  644 |            Register |
| LUT3          |  538 |                 CLB |
| FDSE          |  206 |            Register |
| CARRY8        |  174 |                 CLB |
| MUXF7         |  137 |                 CLB |
| LUT1          |  135 |                 CLB |
| FDPE          |   37 |            Register |
| MUXF8         |   24 |                 CLB |
| OBUF          |   12 |                 I/O |
| GTHE3_CHANNEL |    8 |            Advanced |
| IBUFCTRL      |    3 |              Others |
| BUFG_GT_SYNC  |    3 |               Clock |
| BUFG_GT       |    3 |               Clock |
| BUFGCE        |    3 |               Clock |
| INV           |    2 |                 CLB |
| GTHE3_COMMON  |    2 |            Advanced |
| DIFFINBUF     |    2 |                 I/O |
| PLLE3_ADV     |    1 |               Clock |
| INBUF         |    1 |                 I/O |
| IBUFDS_GTE3   |    1 |            Advanced |
+---------------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


