Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/y4/P1/applications02/vivado/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot program_loader_test_behav xil_defaultlib.program_loader_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'IP' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/program_loader_test.sv:64]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/memory_controller.sv" Line 3. Module memory_controller has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/memory_controller.sv" Line 3. Module memory_controller has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_loader
Compiling module xil_defaultlib.UART(CLK_FREQ=12000000)
Compiling module xil_defaultlib.memory_controller
Compiling module xil_defaultlib.program_loader_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot program_loader_test_behav
