module top_module(
    input clk,
    input areset,  // async active-high reset to zero
    input load,
    input ena,
    input [3:0] data,
    output reg [3:0] q); 

    always @(posedge clk,posedge areset)
        q <= areset ? 0 : (load ? data : (ena ? q >> 1 : q));
            
endmodule
