/* Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CE6E22) Path("D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/impl_lab_MS_SV2/output_files/") File("lab_MS_SV_2.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
