
Smart_Logistics_Cold_Chain_Monitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007bb8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  08007d58  08007d58  00008d58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008194  08008194  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008194  08008194  00009194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800819c  0800819c  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800819c  0800819c  0000919c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080081a0  080081a0  000091a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080081a4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004aec  200001d4  08008378  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004cc0  08008378  0000acc0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c5c0  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002322  00000000  00000000  000167c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bf0  00000000  00000000  00018ae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008f0  00000000  00000000  000196d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017d18  00000000  00000000  00019fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e3e0  00000000  00000000  00031ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000909db  00000000  00000000  000400c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d0a9b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fbc  00000000  00000000  000d0ae0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  000d4a9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007d40 	.word	0x08007d40

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08007d40 	.word	0x08007d40

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_ldivmod>:
 8000bb8:	b97b      	cbnz	r3, 8000bda <__aeabi_ldivmod+0x22>
 8000bba:	b972      	cbnz	r2, 8000bda <__aeabi_ldivmod+0x22>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bfbe      	ittt	lt
 8000bc0:	2000      	movlt	r0, #0
 8000bc2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000bc6:	e006      	blt.n	8000bd6 <__aeabi_ldivmod+0x1e>
 8000bc8:	bf08      	it	eq
 8000bca:	2800      	cmpeq	r0, #0
 8000bcc:	bf1c      	itt	ne
 8000bce:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000bd2:	f04f 30ff 	movne.w	r0, #4294967295
 8000bd6:	f000 b9bb 	b.w	8000f50 <__aeabi_idiv0>
 8000bda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be2:	2900      	cmp	r1, #0
 8000be4:	db09      	blt.n	8000bfa <__aeabi_ldivmod+0x42>
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	db1a      	blt.n	8000c20 <__aeabi_ldivmod+0x68>
 8000bea:	f000 f835 	bl	8000c58 <__udivmoddi4>
 8000bee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf6:	b004      	add	sp, #16
 8000bf8:	4770      	bx	lr
 8000bfa:	4240      	negs	r0, r0
 8000bfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	db1b      	blt.n	8000c3c <__aeabi_ldivmod+0x84>
 8000c04:	f000 f828 	bl	8000c58 <__udivmoddi4>
 8000c08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c10:	b004      	add	sp, #16
 8000c12:	4240      	negs	r0, r0
 8000c14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c18:	4252      	negs	r2, r2
 8000c1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c1e:	4770      	bx	lr
 8000c20:	4252      	negs	r2, r2
 8000c22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c26:	f000 f817 	bl	8000c58 <__udivmoddi4>
 8000c2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c32:	b004      	add	sp, #16
 8000c34:	4240      	negs	r0, r0
 8000c36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3a:	4770      	bx	lr
 8000c3c:	4252      	negs	r2, r2
 8000c3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c42:	f000 f809 	bl	8000c58 <__udivmoddi4>
 8000c46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c4e:	b004      	add	sp, #16
 8000c50:	4252      	negs	r2, r2
 8000c52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9d08      	ldr	r5, [sp, #32]
 8000c5e:	468e      	mov	lr, r1
 8000c60:	4604      	mov	r4, r0
 8000c62:	4688      	mov	r8, r1
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d14a      	bne.n	8000cfe <__udivmoddi4+0xa6>
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	4617      	mov	r7, r2
 8000c6c:	d962      	bls.n	8000d34 <__udivmoddi4+0xdc>
 8000c6e:	fab2 f682 	clz	r6, r2
 8000c72:	b14e      	cbz	r6, 8000c88 <__udivmoddi4+0x30>
 8000c74:	f1c6 0320 	rsb	r3, r6, #32
 8000c78:	fa01 f806 	lsl.w	r8, r1, r6
 8000c7c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c80:	40b7      	lsls	r7, r6
 8000c82:	ea43 0808 	orr.w	r8, r3, r8
 8000c86:	40b4      	lsls	r4, r6
 8000c88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c8c:	fa1f fc87 	uxth.w	ip, r7
 8000c90:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c94:	0c23      	lsrs	r3, r4, #16
 8000c96:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c9a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c9e:	fb01 f20c 	mul.w	r2, r1, ip
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0x62>
 8000ca6:	18fb      	adds	r3, r7, r3
 8000ca8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cac:	f080 80ea 	bcs.w	8000e84 <__udivmoddi4+0x22c>
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	f240 80e7 	bls.w	8000e84 <__udivmoddi4+0x22c>
 8000cb6:	3902      	subs	r1, #2
 8000cb8:	443b      	add	r3, r7
 8000cba:	1a9a      	subs	r2, r3, r2
 8000cbc:	b2a3      	uxth	r3, r4
 8000cbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cca:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cce:	459c      	cmp	ip, r3
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0x8e>
 8000cd2:	18fb      	adds	r3, r7, r3
 8000cd4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cd8:	f080 80d6 	bcs.w	8000e88 <__udivmoddi4+0x230>
 8000cdc:	459c      	cmp	ip, r3
 8000cde:	f240 80d3 	bls.w	8000e88 <__udivmoddi4+0x230>
 8000ce2:	443b      	add	r3, r7
 8000ce4:	3802      	subs	r0, #2
 8000ce6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cea:	eba3 030c 	sub.w	r3, r3, ip
 8000cee:	2100      	movs	r1, #0
 8000cf0:	b11d      	cbz	r5, 8000cfa <__udivmoddi4+0xa2>
 8000cf2:	40f3      	lsrs	r3, r6
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d905      	bls.n	8000d0e <__udivmoddi4+0xb6>
 8000d02:	b10d      	cbz	r5, 8000d08 <__udivmoddi4+0xb0>
 8000d04:	e9c5 0100 	strd	r0, r1, [r5]
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4608      	mov	r0, r1
 8000d0c:	e7f5      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d0e:	fab3 f183 	clz	r1, r3
 8000d12:	2900      	cmp	r1, #0
 8000d14:	d146      	bne.n	8000da4 <__udivmoddi4+0x14c>
 8000d16:	4573      	cmp	r3, lr
 8000d18:	d302      	bcc.n	8000d20 <__udivmoddi4+0xc8>
 8000d1a:	4282      	cmp	r2, r0
 8000d1c:	f200 8105 	bhi.w	8000f2a <__udivmoddi4+0x2d2>
 8000d20:	1a84      	subs	r4, r0, r2
 8000d22:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d26:	2001      	movs	r0, #1
 8000d28:	4690      	mov	r8, r2
 8000d2a:	2d00      	cmp	r5, #0
 8000d2c:	d0e5      	beq.n	8000cfa <__udivmoddi4+0xa2>
 8000d2e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d32:	e7e2      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d34:	2a00      	cmp	r2, #0
 8000d36:	f000 8090 	beq.w	8000e5a <__udivmoddi4+0x202>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	f040 80a4 	bne.w	8000e8c <__udivmoddi4+0x234>
 8000d44:	1a8a      	subs	r2, r1, r2
 8000d46:	0c03      	lsrs	r3, r0, #16
 8000d48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4c:	b280      	uxth	r0, r0
 8000d4e:	b2bc      	uxth	r4, r7
 8000d50:	2101      	movs	r1, #1
 8000d52:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d56:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d5e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d907      	bls.n	8000d76 <__udivmoddi4+0x11e>
 8000d66:	18fb      	adds	r3, r7, r3
 8000d68:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x11c>
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	f200 80e0 	bhi.w	8000f34 <__udivmoddi4+0x2dc>
 8000d74:	46c4      	mov	ip, r8
 8000d76:	1a9b      	subs	r3, r3, r2
 8000d78:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d7c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d80:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d84:	fb02 f404 	mul.w	r4, r2, r4
 8000d88:	429c      	cmp	r4, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x144>
 8000d8c:	18fb      	adds	r3, r7, r3
 8000d8e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x142>
 8000d94:	429c      	cmp	r4, r3
 8000d96:	f200 80ca 	bhi.w	8000f2e <__udivmoddi4+0x2d6>
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	1b1b      	subs	r3, r3, r4
 8000d9e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000da2:	e7a5      	b.n	8000cf0 <__udivmoddi4+0x98>
 8000da4:	f1c1 0620 	rsb	r6, r1, #32
 8000da8:	408b      	lsls	r3, r1
 8000daa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dae:	431f      	orrs	r7, r3
 8000db0:	fa0e f401 	lsl.w	r4, lr, r1
 8000db4:	fa20 f306 	lsr.w	r3, r0, r6
 8000db8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dbc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000dc0:	4323      	orrs	r3, r4
 8000dc2:	fa00 f801 	lsl.w	r8, r0, r1
 8000dc6:	fa1f fc87 	uxth.w	ip, r7
 8000dca:	fbbe f0f9 	udiv	r0, lr, r9
 8000dce:	0c1c      	lsrs	r4, r3, #16
 8000dd0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dd4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dd8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	fa02 f201 	lsl.w	r2, r2, r1
 8000de2:	d909      	bls.n	8000df8 <__udivmoddi4+0x1a0>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dea:	f080 809c 	bcs.w	8000f26 <__udivmoddi4+0x2ce>
 8000dee:	45a6      	cmp	lr, r4
 8000df0:	f240 8099 	bls.w	8000f26 <__udivmoddi4+0x2ce>
 8000df4:	3802      	subs	r0, #2
 8000df6:	443c      	add	r4, r7
 8000df8:	eba4 040e 	sub.w	r4, r4, lr
 8000dfc:	fa1f fe83 	uxth.w	lr, r3
 8000e00:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e04:	fb09 4413 	mls	r4, r9, r3, r4
 8000e08:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e0c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e10:	45a4      	cmp	ip, r4
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x1ce>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e1a:	f080 8082 	bcs.w	8000f22 <__udivmoddi4+0x2ca>
 8000e1e:	45a4      	cmp	ip, r4
 8000e20:	d97f      	bls.n	8000f22 <__udivmoddi4+0x2ca>
 8000e22:	3b02      	subs	r3, #2
 8000e24:	443c      	add	r4, r7
 8000e26:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e2a:	eba4 040c 	sub.w	r4, r4, ip
 8000e2e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e32:	4564      	cmp	r4, ip
 8000e34:	4673      	mov	r3, lr
 8000e36:	46e1      	mov	r9, ip
 8000e38:	d362      	bcc.n	8000f00 <__udivmoddi4+0x2a8>
 8000e3a:	d05f      	beq.n	8000efc <__udivmoddi4+0x2a4>
 8000e3c:	b15d      	cbz	r5, 8000e56 <__udivmoddi4+0x1fe>
 8000e3e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e42:	eb64 0409 	sbc.w	r4, r4, r9
 8000e46:	fa04 f606 	lsl.w	r6, r4, r6
 8000e4a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e4e:	431e      	orrs	r6, r3
 8000e50:	40cc      	lsrs	r4, r1
 8000e52:	e9c5 6400 	strd	r6, r4, [r5]
 8000e56:	2100      	movs	r1, #0
 8000e58:	e74f      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000e5a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e5e:	0c01      	lsrs	r1, r0, #16
 8000e60:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e64:	b280      	uxth	r0, r0
 8000e66:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	4638      	mov	r0, r7
 8000e6e:	463c      	mov	r4, r7
 8000e70:	46b8      	mov	r8, r7
 8000e72:	46be      	mov	lr, r7
 8000e74:	2620      	movs	r6, #32
 8000e76:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e7a:	eba2 0208 	sub.w	r2, r2, r8
 8000e7e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e82:	e766      	b.n	8000d52 <__udivmoddi4+0xfa>
 8000e84:	4601      	mov	r1, r0
 8000e86:	e718      	b.n	8000cba <__udivmoddi4+0x62>
 8000e88:	4610      	mov	r0, r2
 8000e8a:	e72c      	b.n	8000ce6 <__udivmoddi4+0x8e>
 8000e8c:	f1c6 0220 	rsb	r2, r6, #32
 8000e90:	fa2e f302 	lsr.w	r3, lr, r2
 8000e94:	40b7      	lsls	r7, r6
 8000e96:	40b1      	lsls	r1, r6
 8000e98:	fa20 f202 	lsr.w	r2, r0, r2
 8000e9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ea6:	b2bc      	uxth	r4, r7
 8000ea8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb08 f904 	mul.w	r9, r8, r4
 8000eb6:	40b0      	lsls	r0, r6
 8000eb8:	4589      	cmp	r9, r1
 8000eba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ebe:	b280      	uxth	r0, r0
 8000ec0:	d93e      	bls.n	8000f40 <__udivmoddi4+0x2e8>
 8000ec2:	1879      	adds	r1, r7, r1
 8000ec4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ec8:	d201      	bcs.n	8000ece <__udivmoddi4+0x276>
 8000eca:	4589      	cmp	r9, r1
 8000ecc:	d81f      	bhi.n	8000f0e <__udivmoddi4+0x2b6>
 8000ece:	eba1 0109 	sub.w	r1, r1, r9
 8000ed2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ed6:	fb09 f804 	mul.w	r8, r9, r4
 8000eda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ede:	b292      	uxth	r2, r2
 8000ee0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee4:	4542      	cmp	r2, r8
 8000ee6:	d229      	bcs.n	8000f3c <__udivmoddi4+0x2e4>
 8000ee8:	18ba      	adds	r2, r7, r2
 8000eea:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eee:	d2c4      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef0:	4542      	cmp	r2, r8
 8000ef2:	d2c2      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ef8:	443a      	add	r2, r7
 8000efa:	e7be      	b.n	8000e7a <__udivmoddi4+0x222>
 8000efc:	45f0      	cmp	r8, lr
 8000efe:	d29d      	bcs.n	8000e3c <__udivmoddi4+0x1e4>
 8000f00:	ebbe 0302 	subs.w	r3, lr, r2
 8000f04:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f08:	3801      	subs	r0, #1
 8000f0a:	46e1      	mov	r9, ip
 8000f0c:	e796      	b.n	8000e3c <__udivmoddi4+0x1e4>
 8000f0e:	eba7 0909 	sub.w	r9, r7, r9
 8000f12:	4449      	add	r1, r9
 8000f14:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f18:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1c:	fb09 f804 	mul.w	r8, r9, r4
 8000f20:	e7db      	b.n	8000eda <__udivmoddi4+0x282>
 8000f22:	4673      	mov	r3, lr
 8000f24:	e77f      	b.n	8000e26 <__udivmoddi4+0x1ce>
 8000f26:	4650      	mov	r0, sl
 8000f28:	e766      	b.n	8000df8 <__udivmoddi4+0x1a0>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	e6fd      	b.n	8000d2a <__udivmoddi4+0xd2>
 8000f2e:	443b      	add	r3, r7
 8000f30:	3a02      	subs	r2, #2
 8000f32:	e733      	b.n	8000d9c <__udivmoddi4+0x144>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	443b      	add	r3, r7
 8000f3a:	e71c      	b.n	8000d76 <__udivmoddi4+0x11e>
 8000f3c:	4649      	mov	r1, r9
 8000f3e:	e79c      	b.n	8000e7a <__udivmoddi4+0x222>
 8000f40:	eba1 0109 	sub.w	r1, r1, r9
 8000f44:	46c4      	mov	ip, r8
 8000f46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4a:	fb09 f804 	mul.w	r8, r9, r4
 8000f4e:	e7c4      	b.n	8000eda <__udivmoddi4+0x282>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <BH1750_Init>:
#define BH1750_POWER_ON 0x01
#define BH1750_RESET 0x07
#define BH1750_CONT_H_RES 0x10

void BH1750_Init(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
    uint8_t cmd;
    cmd = BH1750_POWER_ON;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	71fb      	strb	r3, [r7, #7]
    I2C1_WriteMulti(BH1750_ADDR, 0xFF, &cmd, 1);
 8000f5e:	1dfa      	adds	r2, r7, #7
 8000f60:	2301      	movs	r3, #1
 8000f62:	21ff      	movs	r1, #255	@ 0xff
 8000f64:	205c      	movs	r0, #92	@ 0x5c
 8000f66:	f000 fe57 	bl	8001c18 <I2C1_WriteMulti>
    cmd = BH1750_RESET;
 8000f6a:	2307      	movs	r3, #7
 8000f6c:	71fb      	strb	r3, [r7, #7]
    I2C1_WriteMulti(BH1750_ADDR, 0xFF, &cmd, 1);
 8000f6e:	1dfa      	adds	r2, r7, #7
 8000f70:	2301      	movs	r3, #1
 8000f72:	21ff      	movs	r1, #255	@ 0xff
 8000f74:	205c      	movs	r0, #92	@ 0x5c
 8000f76:	f000 fe4f 	bl	8001c18 <I2C1_WriteMulti>
    cmd = BH1750_CONT_H_RES;
 8000f7a:	2310      	movs	r3, #16
 8000f7c:	71fb      	strb	r3, [r7, #7]
    I2C1_WriteMulti(BH1750_ADDR, 0xFF, &cmd, 1);
 8000f7e:	1dfa      	adds	r2, r7, #7
 8000f80:	2301      	movs	r3, #1
 8000f82:	21ff      	movs	r1, #255	@ 0xff
 8000f84:	205c      	movs	r0, #92	@ 0x5c
 8000f86:	f000 fe47 	bl	8001c18 <I2C1_WriteMulti>
}
 8000f8a:	bf00      	nop
 8000f8c:	3708      	adds	r7, #8
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
	...

08000f94 <BH1750_Read>:

float BH1750_Read(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
    uint8_t data[2];
    I2C1_ReadMulti(BH1750_ADDR, 0xFF, data, 2);
 8000f9a:	1d3a      	adds	r2, r7, #4
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	21ff      	movs	r1, #255	@ 0xff
 8000fa0:	205c      	movs	r0, #92	@ 0x5c
 8000fa2:	f000 fe83 	bl	8001cac <I2C1_ReadMulti>
    uint16_t raw = (data[0] << 8) | data[1];
 8000fa6:	793b      	ldrb	r3, [r7, #4]
 8000fa8:	b21b      	sxth	r3, r3
 8000faa:	021b      	lsls	r3, r3, #8
 8000fac:	b21a      	sxth	r2, r3
 8000fae:	797b      	ldrb	r3, [r7, #5]
 8000fb0:	b21b      	sxth	r3, r3
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	b21b      	sxth	r3, r3
 8000fb6:	81fb      	strh	r3, [r7, #14]
    float lux = raw / 1.2f;
 8000fb8:	89fb      	ldrh	r3, [r7, #14]
 8000fba:	ee07 3a90 	vmov	s15, r3
 8000fbe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fc2:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8000fe0 <BH1750_Read+0x4c>
 8000fc6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fca:	edc7 7a02 	vstr	s15, [r7, #8]
    return lux;
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	ee07 3a90 	vmov	s15, r3
}
 8000fd4:	eeb0 0a67 	vmov.f32	s0, s15
 8000fd8:	3710      	adds	r7, #16
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	3f99999a 	.word	0x3f99999a

08000fe4 <BME280_ReadCalib>:

static BME280_CalibData calib;
static int32_t t_fine;

void BME280_ReadCalib(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b08a      	sub	sp, #40	@ 0x28
 8000fe8:	af00      	add	r7, sp, #0
    uint8_t buf1[26];
    uint8_t buf2[7];

    I2C1_ReadMulti(BME280_ADDR, 0x88, buf1, 26);
 8000fea:	f107 020c 	add.w	r2, r7, #12
 8000fee:	231a      	movs	r3, #26
 8000ff0:	2188      	movs	r1, #136	@ 0x88
 8000ff2:	2076      	movs	r0, #118	@ 0x76
 8000ff4:	f000 fe5a 	bl	8001cac <I2C1_ReadMulti>
    I2C1_ReadMulti(BME280_ADDR, 0xE1, buf2, 7);
 8000ff8:	1d3a      	adds	r2, r7, #4
 8000ffa:	2307      	movs	r3, #7
 8000ffc:	21e1      	movs	r1, #225	@ 0xe1
 8000ffe:	2076      	movs	r0, #118	@ 0x76
 8001000:	f000 fe54 	bl	8001cac <I2C1_ReadMulti>

    // Temperature
    calib.dig_T1 = (buf1[1] << 8) | buf1[0];
 8001004:	7b7b      	ldrb	r3, [r7, #13]
 8001006:	b21b      	sxth	r3, r3
 8001008:	021b      	lsls	r3, r3, #8
 800100a:	b21a      	sxth	r2, r3
 800100c:	7b3b      	ldrb	r3, [r7, #12]
 800100e:	b21b      	sxth	r3, r3
 8001010:	4313      	orrs	r3, r2
 8001012:	b21b      	sxth	r3, r3
 8001014:	b29a      	uxth	r2, r3
 8001016:	4b54      	ldr	r3, [pc, #336]	@ (8001168 <BME280_ReadCalib+0x184>)
 8001018:	801a      	strh	r2, [r3, #0]
    calib.dig_T2 = (int16_t)((buf1[3] << 8) | buf1[2]);
 800101a:	7bfb      	ldrb	r3, [r7, #15]
 800101c:	b21b      	sxth	r3, r3
 800101e:	021b      	lsls	r3, r3, #8
 8001020:	b21a      	sxth	r2, r3
 8001022:	7bbb      	ldrb	r3, [r7, #14]
 8001024:	b21b      	sxth	r3, r3
 8001026:	4313      	orrs	r3, r2
 8001028:	b21a      	sxth	r2, r3
 800102a:	4b4f      	ldr	r3, [pc, #316]	@ (8001168 <BME280_ReadCalib+0x184>)
 800102c:	805a      	strh	r2, [r3, #2]
    calib.dig_T3 = (int16_t)((buf1[5] << 8) | buf1[4]);
 800102e:	7c7b      	ldrb	r3, [r7, #17]
 8001030:	b21b      	sxth	r3, r3
 8001032:	021b      	lsls	r3, r3, #8
 8001034:	b21a      	sxth	r2, r3
 8001036:	7c3b      	ldrb	r3, [r7, #16]
 8001038:	b21b      	sxth	r3, r3
 800103a:	4313      	orrs	r3, r2
 800103c:	b21a      	sxth	r2, r3
 800103e:	4b4a      	ldr	r3, [pc, #296]	@ (8001168 <BME280_ReadCalib+0x184>)
 8001040:	809a      	strh	r2, [r3, #4]

    // Pressure
    calib.dig_P1 = (buf1[7] << 8) | buf1[6];
 8001042:	7cfb      	ldrb	r3, [r7, #19]
 8001044:	b21b      	sxth	r3, r3
 8001046:	021b      	lsls	r3, r3, #8
 8001048:	b21a      	sxth	r2, r3
 800104a:	7cbb      	ldrb	r3, [r7, #18]
 800104c:	b21b      	sxth	r3, r3
 800104e:	4313      	orrs	r3, r2
 8001050:	b21b      	sxth	r3, r3
 8001052:	b29a      	uxth	r2, r3
 8001054:	4b44      	ldr	r3, [pc, #272]	@ (8001168 <BME280_ReadCalib+0x184>)
 8001056:	80da      	strh	r2, [r3, #6]
    calib.dig_P2 = (int16_t)((buf1[9] << 8) | buf1[8]);
 8001058:	7d7b      	ldrb	r3, [r7, #21]
 800105a:	b21b      	sxth	r3, r3
 800105c:	021b      	lsls	r3, r3, #8
 800105e:	b21a      	sxth	r2, r3
 8001060:	7d3b      	ldrb	r3, [r7, #20]
 8001062:	b21b      	sxth	r3, r3
 8001064:	4313      	orrs	r3, r2
 8001066:	b21a      	sxth	r2, r3
 8001068:	4b3f      	ldr	r3, [pc, #252]	@ (8001168 <BME280_ReadCalib+0x184>)
 800106a:	811a      	strh	r2, [r3, #8]
    calib.dig_P3 = (int16_t)((buf1[11] << 8) | buf1[10]);
 800106c:	7dfb      	ldrb	r3, [r7, #23]
 800106e:	b21b      	sxth	r3, r3
 8001070:	021b      	lsls	r3, r3, #8
 8001072:	b21a      	sxth	r2, r3
 8001074:	7dbb      	ldrb	r3, [r7, #22]
 8001076:	b21b      	sxth	r3, r3
 8001078:	4313      	orrs	r3, r2
 800107a:	b21a      	sxth	r2, r3
 800107c:	4b3a      	ldr	r3, [pc, #232]	@ (8001168 <BME280_ReadCalib+0x184>)
 800107e:	815a      	strh	r2, [r3, #10]
    calib.dig_P4 = (int16_t)((buf1[13] << 8) | buf1[12]);
 8001080:	7e7b      	ldrb	r3, [r7, #25]
 8001082:	b21b      	sxth	r3, r3
 8001084:	021b      	lsls	r3, r3, #8
 8001086:	b21a      	sxth	r2, r3
 8001088:	7e3b      	ldrb	r3, [r7, #24]
 800108a:	b21b      	sxth	r3, r3
 800108c:	4313      	orrs	r3, r2
 800108e:	b21a      	sxth	r2, r3
 8001090:	4b35      	ldr	r3, [pc, #212]	@ (8001168 <BME280_ReadCalib+0x184>)
 8001092:	819a      	strh	r2, [r3, #12]
    calib.dig_P5 = (int16_t)((buf1[15] << 8) | buf1[14]);
 8001094:	7efb      	ldrb	r3, [r7, #27]
 8001096:	b21b      	sxth	r3, r3
 8001098:	021b      	lsls	r3, r3, #8
 800109a:	b21a      	sxth	r2, r3
 800109c:	7ebb      	ldrb	r3, [r7, #26]
 800109e:	b21b      	sxth	r3, r3
 80010a0:	4313      	orrs	r3, r2
 80010a2:	b21a      	sxth	r2, r3
 80010a4:	4b30      	ldr	r3, [pc, #192]	@ (8001168 <BME280_ReadCalib+0x184>)
 80010a6:	81da      	strh	r2, [r3, #14]
    calib.dig_P6 = (int16_t)((buf1[17] << 8) | buf1[16]);
 80010a8:	7f7b      	ldrb	r3, [r7, #29]
 80010aa:	b21b      	sxth	r3, r3
 80010ac:	021b      	lsls	r3, r3, #8
 80010ae:	b21a      	sxth	r2, r3
 80010b0:	7f3b      	ldrb	r3, [r7, #28]
 80010b2:	b21b      	sxth	r3, r3
 80010b4:	4313      	orrs	r3, r2
 80010b6:	b21a      	sxth	r2, r3
 80010b8:	4b2b      	ldr	r3, [pc, #172]	@ (8001168 <BME280_ReadCalib+0x184>)
 80010ba:	821a      	strh	r2, [r3, #16]
    calib.dig_P7 = (int16_t)((buf1[19] << 8) | buf1[18]);
 80010bc:	7ffb      	ldrb	r3, [r7, #31]
 80010be:	b21b      	sxth	r3, r3
 80010c0:	021b      	lsls	r3, r3, #8
 80010c2:	b21a      	sxth	r2, r3
 80010c4:	7fbb      	ldrb	r3, [r7, #30]
 80010c6:	b21b      	sxth	r3, r3
 80010c8:	4313      	orrs	r3, r2
 80010ca:	b21a      	sxth	r2, r3
 80010cc:	4b26      	ldr	r3, [pc, #152]	@ (8001168 <BME280_ReadCalib+0x184>)
 80010ce:	825a      	strh	r2, [r3, #18]
    calib.dig_P8 = (int16_t)((buf1[21] << 8) | buf1[20]);
 80010d0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80010d4:	b21b      	sxth	r3, r3
 80010d6:	021b      	lsls	r3, r3, #8
 80010d8:	b21a      	sxth	r2, r3
 80010da:	f897 3020 	ldrb.w	r3, [r7, #32]
 80010de:	b21b      	sxth	r3, r3
 80010e0:	4313      	orrs	r3, r2
 80010e2:	b21a      	sxth	r2, r3
 80010e4:	4b20      	ldr	r3, [pc, #128]	@ (8001168 <BME280_ReadCalib+0x184>)
 80010e6:	829a      	strh	r2, [r3, #20]
    calib.dig_P9 = (int16_t)((buf1[23] << 8) | buf1[22]);
 80010e8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80010ec:	b21b      	sxth	r3, r3
 80010ee:	021b      	lsls	r3, r3, #8
 80010f0:	b21a      	sxth	r2, r3
 80010f2:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80010f6:	b21b      	sxth	r3, r3
 80010f8:	4313      	orrs	r3, r2
 80010fa:	b21a      	sxth	r2, r3
 80010fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001168 <BME280_ReadCalib+0x184>)
 80010fe:	82da      	strh	r2, [r3, #22]

    calib.dig_H1 = buf1[25];
 8001100:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001104:	4b18      	ldr	r3, [pc, #96]	@ (8001168 <BME280_ReadCalib+0x184>)
 8001106:	761a      	strb	r2, [r3, #24]
    calib.dig_H2 = (int16_t)((buf2[1] << 8) | buf2[0]);
 8001108:	797b      	ldrb	r3, [r7, #5]
 800110a:	b21b      	sxth	r3, r3
 800110c:	021b      	lsls	r3, r3, #8
 800110e:	b21a      	sxth	r2, r3
 8001110:	793b      	ldrb	r3, [r7, #4]
 8001112:	b21b      	sxth	r3, r3
 8001114:	4313      	orrs	r3, r2
 8001116:	b21a      	sxth	r2, r3
 8001118:	4b13      	ldr	r3, [pc, #76]	@ (8001168 <BME280_ReadCalib+0x184>)
 800111a:	835a      	strh	r2, [r3, #26]
    calib.dig_H3 = buf2[2];
 800111c:	79ba      	ldrb	r2, [r7, #6]
 800111e:	4b12      	ldr	r3, [pc, #72]	@ (8001168 <BME280_ReadCalib+0x184>)
 8001120:	771a      	strb	r2, [r3, #28]
    calib.dig_H4 = (int16_t)((buf2[3] << 4) | (buf2[4] & 0x0F));
 8001122:	79fb      	ldrb	r3, [r7, #7]
 8001124:	b21b      	sxth	r3, r3
 8001126:	011b      	lsls	r3, r3, #4
 8001128:	b21a      	sxth	r2, r3
 800112a:	7a3b      	ldrb	r3, [r7, #8]
 800112c:	b21b      	sxth	r3, r3
 800112e:	f003 030f 	and.w	r3, r3, #15
 8001132:	b21b      	sxth	r3, r3
 8001134:	4313      	orrs	r3, r2
 8001136:	b21a      	sxth	r2, r3
 8001138:	4b0b      	ldr	r3, [pc, #44]	@ (8001168 <BME280_ReadCalib+0x184>)
 800113a:	83da      	strh	r2, [r3, #30]
    calib.dig_H5 = (int16_t)((buf2[5] << 4) | (buf2[4] >> 4));
 800113c:	7a7b      	ldrb	r3, [r7, #9]
 800113e:	b21b      	sxth	r3, r3
 8001140:	011b      	lsls	r3, r3, #4
 8001142:	b21a      	sxth	r2, r3
 8001144:	7a3b      	ldrb	r3, [r7, #8]
 8001146:	091b      	lsrs	r3, r3, #4
 8001148:	b2db      	uxtb	r3, r3
 800114a:	b21b      	sxth	r3, r3
 800114c:	4313      	orrs	r3, r2
 800114e:	b21a      	sxth	r2, r3
 8001150:	4b05      	ldr	r3, [pc, #20]	@ (8001168 <BME280_ReadCalib+0x184>)
 8001152:	841a      	strh	r2, [r3, #32]
    calib.dig_H6 = (int8_t)buf2[6];
 8001154:	7abb      	ldrb	r3, [r7, #10]
 8001156:	b25a      	sxtb	r2, r3
 8001158:	4b03      	ldr	r3, [pc, #12]	@ (8001168 <BME280_ReadCalib+0x184>)
 800115a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 800115e:	bf00      	nop
 8001160:	3728      	adds	r7, #40	@ 0x28
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	200001f0 	.word	0x200001f0

0800116c <BME280_Init>:


void BME280_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
    uint8_t data;

    // Reset
    data = 0xB6;
 8001172:	23b6      	movs	r3, #182	@ 0xb6
 8001174:	71fb      	strb	r3, [r7, #7]
    I2C1_WriteMulti(BME280_ADDR, BME280_RESET, &data, 1);
 8001176:	1dfa      	adds	r2, r7, #7
 8001178:	2301      	movs	r3, #1
 800117a:	21e0      	movs	r1, #224	@ 0xe0
 800117c:	2076      	movs	r0, #118	@ 0x76
 800117e:	f000 fd4b 	bl	8001c18 <I2C1_WriteMulti>
    for (volatile int i = 0; i < 50000; i++);
 8001182:	2300      	movs	r3, #0
 8001184:	603b      	str	r3, [r7, #0]
 8001186:	e002      	b.n	800118e <BME280_Init+0x22>
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	3301      	adds	r3, #1
 800118c:	603b      	str	r3, [r7, #0]
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8001194:	4293      	cmp	r3, r2
 8001196:	ddf7      	ble.n	8001188 <BME280_Init+0x1c>

    // Humidity oversampling x1
    data = 0x01;
 8001198:	2301      	movs	r3, #1
 800119a:	71fb      	strb	r3, [r7, #7]
    I2C1_WriteMulti(BME280_ADDR, BME280_CTRL_HUM, &data, 1);
 800119c:	1dfa      	adds	r2, r7, #7
 800119e:	2301      	movs	r3, #1
 80011a0:	21f2      	movs	r1, #242	@ 0xf2
 80011a2:	2076      	movs	r0, #118	@ 0x76
 80011a4:	f000 fd38 	bl	8001c18 <I2C1_WriteMulti>

    // Pressure/Temp oversampling x1, mode = normal
    data = 0x27;
 80011a8:	2327      	movs	r3, #39	@ 0x27
 80011aa:	71fb      	strb	r3, [r7, #7]
    I2C1_WriteMulti(BME280_ADDR, BME280_CTRL_MEAS, &data, 1);
 80011ac:	1dfa      	adds	r2, r7, #7
 80011ae:	2301      	movs	r3, #1
 80011b0:	21f4      	movs	r1, #244	@ 0xf4
 80011b2:	2076      	movs	r0, #118	@ 0x76
 80011b4:	f000 fd30 	bl	8001c18 <I2C1_WriteMulti>

    // Config (standby 0.5ms, filter off)
    data = 0x00;
 80011b8:	2300      	movs	r3, #0
 80011ba:	71fb      	strb	r3, [r7, #7]
    I2C1_WriteMulti(BME280_ADDR, BME280_CONFIG, &data, 1);
 80011bc:	1dfa      	adds	r2, r7, #7
 80011be:	2301      	movs	r3, #1
 80011c0:	21f5      	movs	r1, #245	@ 0xf5
 80011c2:	2076      	movs	r0, #118	@ 0x76
 80011c4:	f000 fd28 	bl	8001c18 <I2C1_WriteMulti>

    // Read calibration
    BME280_ReadCalib();
 80011c8:	f7ff ff0c 	bl	8000fe4 <BME280_ReadCalib>
}
 80011cc:	bf00      	nop
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <compensate_T>:
    I2C1_ReadMulti(BME280_ADDR, BME280_ID_REG, &id, 1);
    return (id == 0x60);
}

int32_t compensate_T(int32_t adc_T)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b087      	sub	sp, #28
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
    int32_t var1, var2, T;
    var1 = ((((adc_T >> 3) - ((int32_t)calib.dig_T1 << 1))) * ((int32_t)calib.dig_T2)) >> 11;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	10da      	asrs	r2, r3, #3
 80011e0:	4b19      	ldr	r3, [pc, #100]	@ (8001248 <compensate_T+0x74>)
 80011e2:	881b      	ldrh	r3, [r3, #0]
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	4a17      	ldr	r2, [pc, #92]	@ (8001248 <compensate_T+0x74>)
 80011ea:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80011ee:	fb02 f303 	mul.w	r3, r2, r3
 80011f2:	12db      	asrs	r3, r3, #11
 80011f4:	617b      	str	r3, [r7, #20]
    var2 = (((((adc_T >> 4) - ((int32_t)calib.dig_T1)) * ((adc_T >> 4) - ((int32_t)calib.dig_T1))) >> 12) *
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	111b      	asrs	r3, r3, #4
 80011fa:	4a13      	ldr	r2, [pc, #76]	@ (8001248 <compensate_T+0x74>)
 80011fc:	8812      	ldrh	r2, [r2, #0]
 80011fe:	1a9b      	subs	r3, r3, r2
 8001200:	687a      	ldr	r2, [r7, #4]
 8001202:	1112      	asrs	r2, r2, #4
 8001204:	4910      	ldr	r1, [pc, #64]	@ (8001248 <compensate_T+0x74>)
 8001206:	8809      	ldrh	r1, [r1, #0]
 8001208:	1a52      	subs	r2, r2, r1
 800120a:	fb02 f303 	mul.w	r3, r2, r3
 800120e:	131b      	asrs	r3, r3, #12
            ((int32_t)calib.dig_T3)) >> 14;
 8001210:	4a0d      	ldr	r2, [pc, #52]	@ (8001248 <compensate_T+0x74>)
 8001212:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
    var2 = (((((adc_T >> 4) - ((int32_t)calib.dig_T1)) * ((adc_T >> 4) - ((int32_t)calib.dig_T1))) >> 12) *
 8001216:	fb02 f303 	mul.w	r3, r2, r3
 800121a:	139b      	asrs	r3, r3, #14
 800121c:	613b      	str	r3, [r7, #16]
    t_fine = var1 + var2;
 800121e:	697a      	ldr	r2, [r7, #20]
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	4413      	add	r3, r2
 8001224:	4a09      	ldr	r2, [pc, #36]	@ (800124c <compensate_T+0x78>)
 8001226:	6013      	str	r3, [r2, #0]
    T = (t_fine * 5 + 128) >> 8;
 8001228:	4b08      	ldr	r3, [pc, #32]	@ (800124c <compensate_T+0x78>)
 800122a:	681a      	ldr	r2, [r3, #0]
 800122c:	4613      	mov	r3, r2
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	4413      	add	r3, r2
 8001232:	3380      	adds	r3, #128	@ 0x80
 8001234:	121b      	asrs	r3, r3, #8
 8001236:	60fb      	str	r3, [r7, #12]
    return T;
 8001238:	68fb      	ldr	r3, [r7, #12]
}
 800123a:	4618      	mov	r0, r3
 800123c:	371c      	adds	r7, #28
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	200001f0 	.word	0x200001f0
 800124c:	20000214 	.word	0x20000214

08001250 <compensate_P>:

uint32_t compensate_P(int32_t adc_P)
{
 8001250:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001254:	b0ca      	sub	sp, #296	@ 0x128
 8001256:	af00      	add	r7, sp, #0
 8001258:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
    int64_t var1, var2, p;
    var1 = ((int64_t)t_fine) - 128000;
 800125c:	4baf      	ldr	r3, [pc, #700]	@ (800151c <compensate_P+0x2cc>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	17da      	asrs	r2, r3, #31
 8001262:	461c      	mov	r4, r3
 8001264:	4615      	mov	r5, r2
 8001266:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 800126a:	f145 3bff 	adc.w	fp, r5, #4294967295
 800126e:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
    var2 = var1 * var1 * (int64_t)calib.dig_P6;
 8001272:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001276:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800127a:	fb03 f102 	mul.w	r1, r3, r2
 800127e:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001282:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001286:	fb02 f303 	mul.w	r3, r2, r3
 800128a:	18ca      	adds	r2, r1, r3
 800128c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001290:	fba3 8903 	umull	r8, r9, r3, r3
 8001294:	eb02 0309 	add.w	r3, r2, r9
 8001298:	4699      	mov	r9, r3
 800129a:	4ba1      	ldr	r3, [pc, #644]	@ (8001520 <compensate_P+0x2d0>)
 800129c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80012a0:	b21b      	sxth	r3, r3
 80012a2:	17da      	asrs	r2, r3, #31
 80012a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80012a8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80012ac:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80012b0:	4603      	mov	r3, r0
 80012b2:	fb03 f209 	mul.w	r2, r3, r9
 80012b6:	460b      	mov	r3, r1
 80012b8:	fb08 f303 	mul.w	r3, r8, r3
 80012bc:	4413      	add	r3, r2
 80012be:	4602      	mov	r2, r0
 80012c0:	fba8 1202 	umull	r1, r2, r8, r2
 80012c4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80012c8:	460a      	mov	r2, r1
 80012ca:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 80012ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80012d2:	4413      	add	r3, r2
 80012d4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80012d8:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 80012dc:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 80012e0:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var2 = var2 + ((var1 * (int64_t)calib.dig_P5) << 17);
 80012e4:	4b8e      	ldr	r3, [pc, #568]	@ (8001520 <compensate_P+0x2d0>)
 80012e6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80012ea:	b21b      	sxth	r3, r3
 80012ec:	17da      	asrs	r2, r3, #31
 80012ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80012f2:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80012f6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80012fa:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 80012fe:	462a      	mov	r2, r5
 8001300:	fb02 f203 	mul.w	r2, r2, r3
 8001304:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001308:	4621      	mov	r1, r4
 800130a:	fb01 f303 	mul.w	r3, r1, r3
 800130e:	441a      	add	r2, r3
 8001310:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001314:	4621      	mov	r1, r4
 8001316:	fba3 1301 	umull	r1, r3, r3, r1
 800131a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800131e:	460b      	mov	r3, r1
 8001320:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001324:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001328:	18d3      	adds	r3, r2, r3
 800132a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800132e:	f04f 0000 	mov.w	r0, #0
 8001332:	f04f 0100 	mov.w	r1, #0
 8001336:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 800133a:	462b      	mov	r3, r5
 800133c:	0459      	lsls	r1, r3, #17
 800133e:	4623      	mov	r3, r4
 8001340:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001344:	4623      	mov	r3, r4
 8001346:	0458      	lsls	r0, r3, #17
 8001348:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800134c:	1814      	adds	r4, r2, r0
 800134e:	643c      	str	r4, [r7, #64]	@ 0x40
 8001350:	414b      	adcs	r3, r1
 8001352:	647b      	str	r3, [r7, #68]	@ 0x44
 8001354:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001358:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var2 = var2 + (((int64_t)calib.dig_P4) << 35);
 800135c:	4b70      	ldr	r3, [pc, #448]	@ (8001520 <compensate_P+0x2d0>)
 800135e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001362:	b21b      	sxth	r3, r3
 8001364:	17da      	asrs	r2, r3, #31
 8001366:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800136a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800136e:	f04f 0000 	mov.w	r0, #0
 8001372:	f04f 0100 	mov.w	r1, #0
 8001376:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800137a:	00d9      	lsls	r1, r3, #3
 800137c:	2000      	movs	r0, #0
 800137e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001382:	1814      	adds	r4, r2, r0
 8001384:	63bc      	str	r4, [r7, #56]	@ 0x38
 8001386:	414b      	adcs	r3, r1
 8001388:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800138a:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 800138e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var1 = ((var1 * var1 * (int64_t)calib.dig_P3) >> 8) + ((var1 * (int64_t)calib.dig_P2) << 12);
 8001392:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001396:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800139a:	fb03 f102 	mul.w	r1, r3, r2
 800139e:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80013a2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80013a6:	fb02 f303 	mul.w	r3, r2, r3
 80013aa:	18ca      	adds	r2, r1, r3
 80013ac:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80013b0:	fba3 1303 	umull	r1, r3, r3, r3
 80013b4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80013b8:	460b      	mov	r3, r1
 80013ba:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80013be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80013c2:	18d3      	adds	r3, r2, r3
 80013c4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80013c8:	4b55      	ldr	r3, [pc, #340]	@ (8001520 <compensate_P+0x2d0>)
 80013ca:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80013ce:	b21b      	sxth	r3, r3
 80013d0:	17da      	asrs	r2, r3, #31
 80013d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80013d6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80013da:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 80013de:	462b      	mov	r3, r5
 80013e0:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80013e4:	4642      	mov	r2, r8
 80013e6:	fb02 f203 	mul.w	r2, r2, r3
 80013ea:	464b      	mov	r3, r9
 80013ec:	4621      	mov	r1, r4
 80013ee:	fb01 f303 	mul.w	r3, r1, r3
 80013f2:	4413      	add	r3, r2
 80013f4:	4622      	mov	r2, r4
 80013f6:	4641      	mov	r1, r8
 80013f8:	fba2 1201 	umull	r1, r2, r2, r1
 80013fc:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001400:	460a      	mov	r2, r1
 8001402:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8001406:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800140a:	4413      	add	r3, r2
 800140c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001410:	f04f 0000 	mov.w	r0, #0
 8001414:	f04f 0100 	mov.w	r1, #0
 8001418:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 800141c:	4623      	mov	r3, r4
 800141e:	0a18      	lsrs	r0, r3, #8
 8001420:	462b      	mov	r3, r5
 8001422:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001426:	462b      	mov	r3, r5
 8001428:	1219      	asrs	r1, r3, #8
 800142a:	4b3d      	ldr	r3, [pc, #244]	@ (8001520 <compensate_P+0x2d0>)
 800142c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001430:	b21b      	sxth	r3, r3
 8001432:	17da      	asrs	r2, r3, #31
 8001434:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001438:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800143c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001440:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8001444:	464a      	mov	r2, r9
 8001446:	fb02 f203 	mul.w	r2, r2, r3
 800144a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800144e:	4644      	mov	r4, r8
 8001450:	fb04 f303 	mul.w	r3, r4, r3
 8001454:	441a      	add	r2, r3
 8001456:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800145a:	4644      	mov	r4, r8
 800145c:	fba3 4304 	umull	r4, r3, r3, r4
 8001460:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001464:	4623      	mov	r3, r4
 8001466:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800146a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800146e:	18d3      	adds	r3, r2, r3
 8001470:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001474:	f04f 0200 	mov.w	r2, #0
 8001478:	f04f 0300 	mov.w	r3, #0
 800147c:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8001480:	464c      	mov	r4, r9
 8001482:	0323      	lsls	r3, r4, #12
 8001484:	4644      	mov	r4, r8
 8001486:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800148a:	4644      	mov	r4, r8
 800148c:	0322      	lsls	r2, r4, #12
 800148e:	1884      	adds	r4, r0, r2
 8001490:	633c      	str	r4, [r7, #48]	@ 0x30
 8001492:	eb41 0303 	adc.w	r3, r1, r3
 8001496:	637b      	str	r3, [r7, #52]	@ 0x34
 8001498:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800149c:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)calib.dig_P1) >> 33;
 80014a0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80014a4:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 80014a8:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 80014ac:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80014b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001520 <compensate_P+0x2d0>)
 80014b2:	88db      	ldrh	r3, [r3, #6]
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	2200      	movs	r2, #0
 80014b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80014bc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80014c0:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80014c4:	462b      	mov	r3, r5
 80014c6:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80014ca:	4642      	mov	r2, r8
 80014cc:	fb02 f203 	mul.w	r2, r2, r3
 80014d0:	464b      	mov	r3, r9
 80014d2:	4621      	mov	r1, r4
 80014d4:	fb01 f303 	mul.w	r3, r1, r3
 80014d8:	4413      	add	r3, r2
 80014da:	4622      	mov	r2, r4
 80014dc:	4641      	mov	r1, r8
 80014de:	fba2 1201 	umull	r1, r2, r2, r1
 80014e2:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 80014e6:	460a      	mov	r2, r1
 80014e8:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 80014ec:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80014f0:	4413      	add	r3, r2
 80014f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80014f6:	f04f 0200 	mov.w	r2, #0
 80014fa:	f04f 0300 	mov.w	r3, #0
 80014fe:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001502:	4629      	mov	r1, r5
 8001504:	104a      	asrs	r2, r1, #1
 8001506:	4629      	mov	r1, r5
 8001508:	17cb      	asrs	r3, r1, #31
 800150a:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

    if (var1 == 0) return 0;
 800150e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001512:	4313      	orrs	r3, r2
 8001514:	d106      	bne.n	8001524 <compensate_P+0x2d4>
 8001516:	2300      	movs	r3, #0
 8001518:	e14a      	b.n	80017b0 <compensate_P+0x560>
 800151a:	bf00      	nop
 800151c:	20000214 	.word	0x20000214
 8001520:	200001f0 	.word	0x200001f0

    p = 1048576 - adc_P;
 8001524:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001528:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 800152c:	17da      	asrs	r2, r3, #31
 800152e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001530:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001532:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001536:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    p = (((p << 31) - var2) * 3125) / var1;
 800153a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800153e:	105b      	asrs	r3, r3, #1
 8001540:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001544:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001548:	07db      	lsls	r3, r3, #31
 800154a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800154e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001552:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001556:	4621      	mov	r1, r4
 8001558:	1a89      	subs	r1, r1, r2
 800155a:	67b9      	str	r1, [r7, #120]	@ 0x78
 800155c:	4629      	mov	r1, r5
 800155e:	eb61 0303 	sbc.w	r3, r1, r3
 8001562:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001564:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001568:	4622      	mov	r2, r4
 800156a:	462b      	mov	r3, r5
 800156c:	1891      	adds	r1, r2, r2
 800156e:	6239      	str	r1, [r7, #32]
 8001570:	415b      	adcs	r3, r3
 8001572:	627b      	str	r3, [r7, #36]	@ 0x24
 8001574:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001578:	4621      	mov	r1, r4
 800157a:	1851      	adds	r1, r2, r1
 800157c:	61b9      	str	r1, [r7, #24]
 800157e:	4629      	mov	r1, r5
 8001580:	414b      	adcs	r3, r1
 8001582:	61fb      	str	r3, [r7, #28]
 8001584:	f04f 0200 	mov.w	r2, #0
 8001588:	f04f 0300 	mov.w	r3, #0
 800158c:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001590:	4649      	mov	r1, r9
 8001592:	018b      	lsls	r3, r1, #6
 8001594:	4641      	mov	r1, r8
 8001596:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800159a:	4641      	mov	r1, r8
 800159c:	018a      	lsls	r2, r1, #6
 800159e:	4641      	mov	r1, r8
 80015a0:	1889      	adds	r1, r1, r2
 80015a2:	6139      	str	r1, [r7, #16]
 80015a4:	4649      	mov	r1, r9
 80015a6:	eb43 0101 	adc.w	r1, r3, r1
 80015aa:	6179      	str	r1, [r7, #20]
 80015ac:	f04f 0200 	mov.w	r2, #0
 80015b0:	f04f 0300 	mov.w	r3, #0
 80015b4:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80015b8:	4649      	mov	r1, r9
 80015ba:	008b      	lsls	r3, r1, #2
 80015bc:	4641      	mov	r1, r8
 80015be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80015c2:	4641      	mov	r1, r8
 80015c4:	008a      	lsls	r2, r1, #2
 80015c6:	4610      	mov	r0, r2
 80015c8:	4619      	mov	r1, r3
 80015ca:	4603      	mov	r3, r0
 80015cc:	4622      	mov	r2, r4
 80015ce:	189b      	adds	r3, r3, r2
 80015d0:	60bb      	str	r3, [r7, #8]
 80015d2:	460b      	mov	r3, r1
 80015d4:	462a      	mov	r2, r5
 80015d6:	eb42 0303 	adc.w	r3, r2, r3
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	f04f 0200 	mov.w	r2, #0
 80015e0:	f04f 0300 	mov.w	r3, #0
 80015e4:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80015e8:	4649      	mov	r1, r9
 80015ea:	008b      	lsls	r3, r1, #2
 80015ec:	4641      	mov	r1, r8
 80015ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80015f2:	4641      	mov	r1, r8
 80015f4:	008a      	lsls	r2, r1, #2
 80015f6:	4610      	mov	r0, r2
 80015f8:	4619      	mov	r1, r3
 80015fa:	4603      	mov	r3, r0
 80015fc:	4622      	mov	r2, r4
 80015fe:	189b      	adds	r3, r3, r2
 8001600:	673b      	str	r3, [r7, #112]	@ 0x70
 8001602:	462b      	mov	r3, r5
 8001604:	460a      	mov	r2, r1
 8001606:	eb42 0303 	adc.w	r3, r2, r3
 800160a:	677b      	str	r3, [r7, #116]	@ 0x74
 800160c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001610:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001614:	f7ff fad0 	bl	8000bb8 <__aeabi_ldivmod>
 8001618:	4602      	mov	r2, r0
 800161a:	460b      	mov	r3, r1
 800161c:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
    var1 = (((int64_t)calib.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8001620:	4b66      	ldr	r3, [pc, #408]	@ (80017bc <compensate_P+0x56c>)
 8001622:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001626:	b21b      	sxth	r3, r3
 8001628:	17da      	asrs	r2, r3, #31
 800162a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800162c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800162e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001632:	f04f 0000 	mov.w	r0, #0
 8001636:	f04f 0100 	mov.w	r1, #0
 800163a:	0b50      	lsrs	r0, r2, #13
 800163c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001640:	1359      	asrs	r1, r3, #13
 8001642:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001646:	462b      	mov	r3, r5
 8001648:	fb00 f203 	mul.w	r2, r0, r3
 800164c:	4623      	mov	r3, r4
 800164e:	fb03 f301 	mul.w	r3, r3, r1
 8001652:	4413      	add	r3, r2
 8001654:	4622      	mov	r2, r4
 8001656:	fba2 1200 	umull	r1, r2, r2, r0
 800165a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800165e:	460a      	mov	r2, r1
 8001660:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001664:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001668:	4413      	add	r3, r2
 800166a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800166e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001672:	f04f 0000 	mov.w	r0, #0
 8001676:	f04f 0100 	mov.w	r1, #0
 800167a:	0b50      	lsrs	r0, r2, #13
 800167c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001680:	1359      	asrs	r1, r3, #13
 8001682:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001686:	462b      	mov	r3, r5
 8001688:	fb00 f203 	mul.w	r2, r0, r3
 800168c:	4623      	mov	r3, r4
 800168e:	fb03 f301 	mul.w	r3, r3, r1
 8001692:	4413      	add	r3, r2
 8001694:	4622      	mov	r2, r4
 8001696:	fba2 1200 	umull	r1, r2, r2, r0
 800169a:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800169e:	460a      	mov	r2, r1
 80016a0:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 80016a4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80016a8:	4413      	add	r3, r2
 80016aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80016ae:	f04f 0200 	mov.w	r2, #0
 80016b2:	f04f 0300 	mov.w	r3, #0
 80016b6:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 80016ba:	4621      	mov	r1, r4
 80016bc:	0e4a      	lsrs	r2, r1, #25
 80016be:	4629      	mov	r1, r5
 80016c0:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80016c4:	4629      	mov	r1, r5
 80016c6:	164b      	asrs	r3, r1, #25
 80016c8:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    var2 = (((int64_t)calib.dig_P8) * p) >> 19;
 80016cc:	4b3b      	ldr	r3, [pc, #236]	@ (80017bc <compensate_P+0x56c>)
 80016ce:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80016d2:	b21b      	sxth	r3, r3
 80016d4:	17da      	asrs	r2, r3, #31
 80016d6:	663b      	str	r3, [r7, #96]	@ 0x60
 80016d8:	667a      	str	r2, [r7, #100]	@ 0x64
 80016da:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80016de:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80016e2:	462a      	mov	r2, r5
 80016e4:	fb02 f203 	mul.w	r2, r2, r3
 80016e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80016ec:	4621      	mov	r1, r4
 80016ee:	fb01 f303 	mul.w	r3, r1, r3
 80016f2:	4413      	add	r3, r2
 80016f4:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80016f8:	4621      	mov	r1, r4
 80016fa:	fba2 1201 	umull	r1, r2, r2, r1
 80016fe:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001702:	460a      	mov	r2, r1
 8001704:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8001708:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800170c:	4413      	add	r3, r2
 800170e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001712:	f04f 0200 	mov.w	r2, #0
 8001716:	f04f 0300 	mov.w	r3, #0
 800171a:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 800171e:	4621      	mov	r1, r4
 8001720:	0cca      	lsrs	r2, r1, #19
 8001722:	4629      	mov	r1, r5
 8001724:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001728:	4629      	mov	r1, r5
 800172a:	14cb      	asrs	r3, r1, #19
 800172c:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

    p = ((p + var1 + var2) >> 8) + (((int64_t)calib.dig_P7) << 4);
 8001730:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8001734:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001738:	1884      	adds	r4, r0, r2
 800173a:	65bc      	str	r4, [r7, #88]	@ 0x58
 800173c:	eb41 0303 	adc.w	r3, r1, r3
 8001740:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001742:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001746:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 800174a:	4621      	mov	r1, r4
 800174c:	1889      	adds	r1, r1, r2
 800174e:	6539      	str	r1, [r7, #80]	@ 0x50
 8001750:	4629      	mov	r1, r5
 8001752:	eb43 0101 	adc.w	r1, r3, r1
 8001756:	6579      	str	r1, [r7, #84]	@ 0x54
 8001758:	f04f 0000 	mov.w	r0, #0
 800175c:	f04f 0100 	mov.w	r1, #0
 8001760:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8001764:	4623      	mov	r3, r4
 8001766:	0a18      	lsrs	r0, r3, #8
 8001768:	462b      	mov	r3, r5
 800176a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800176e:	462b      	mov	r3, r5
 8001770:	1219      	asrs	r1, r3, #8
 8001772:	4b12      	ldr	r3, [pc, #72]	@ (80017bc <compensate_P+0x56c>)
 8001774:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001778:	b21b      	sxth	r3, r3
 800177a:	17da      	asrs	r2, r3, #31
 800177c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800177e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001780:	f04f 0200 	mov.w	r2, #0
 8001784:	f04f 0300 	mov.w	r3, #0
 8001788:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 800178c:	464c      	mov	r4, r9
 800178e:	0123      	lsls	r3, r4, #4
 8001790:	4644      	mov	r4, r8
 8001792:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001796:	4644      	mov	r4, r8
 8001798:	0122      	lsls	r2, r4, #4
 800179a:	1884      	adds	r4, r0, r2
 800179c:	603c      	str	r4, [r7, #0]
 800179e:	eb41 0303 	adc.w	r3, r1, r3
 80017a2:	607b      	str	r3, [r7, #4]
 80017a4:	e9d7 3400 	ldrd	r3, r4, [r7]
 80017a8:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    return (uint32_t)p; // in Pa
 80017ac:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80017b6:	46bd      	mov	sp, r7
 80017b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80017bc:	200001f0 	.word	0x200001f0

080017c0 <compensate_H>:

uint32_t compensate_H(int32_t adc_H)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
    int32_t v_x1_u32r;
    v_x1_u32r = t_fine - 76800;
 80017c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001880 <compensate_H+0xc0>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 80017d0:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (((((adc_H << 14) - (((int32_t)calib.dig_H4) << 20) -
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	039a      	lsls	r2, r3, #14
 80017d6:	4b2b      	ldr	r3, [pc, #172]	@ (8001884 <compensate_H+0xc4>)
 80017d8:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80017dc:	051b      	lsls	r3, r3, #20
 80017de:	1ad2      	subs	r2, r2, r3
                    (((int32_t)calib.dig_H5) * v_x1_u32r)) + 16384) >> 15) *
 80017e0:	4b28      	ldr	r3, [pc, #160]	@ (8001884 <compensate_H+0xc4>)
 80017e2:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80017e6:	4619      	mov	r1, r3
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	fb01 f303 	mul.w	r3, r1, r3
    v_x1_u32r = (((((adc_H << 14) - (((int32_t)calib.dig_H4) << 20) -
 80017ee:	1ad3      	subs	r3, r2, r3
                    (((int32_t)calib.dig_H5) * v_x1_u32r)) + 16384) >> 15) *
 80017f0:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80017f4:	13db      	asrs	r3, r3, #15
                  (((((((v_x1_u32r * ((int32_t)calib.dig_H6)) >> 10) *
 80017f6:	4a23      	ldr	r2, [pc, #140]	@ (8001884 <compensate_H+0xc4>)
 80017f8:	f992 2022 	ldrsb.w	r2, [r2, #34]	@ 0x22
 80017fc:	4611      	mov	r1, r2
 80017fe:	68fa      	ldr	r2, [r7, #12]
 8001800:	fb01 f202 	mul.w	r2, r1, r2
 8001804:	1292      	asrs	r2, r2, #10
                       (((v_x1_u32r * ((int32_t)calib.dig_H3)) >> 11) + 32768)) >> 10) +
 8001806:	491f      	ldr	r1, [pc, #124]	@ (8001884 <compensate_H+0xc4>)
 8001808:	7f09      	ldrb	r1, [r1, #28]
 800180a:	4608      	mov	r0, r1
 800180c:	68f9      	ldr	r1, [r7, #12]
 800180e:	fb00 f101 	mul.w	r1, r0, r1
 8001812:	12c9      	asrs	r1, r1, #11
 8001814:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
                  (((((((v_x1_u32r * ((int32_t)calib.dig_H6)) >> 10) *
 8001818:	fb01 f202 	mul.w	r2, r1, r2
                       (((v_x1_u32r * ((int32_t)calib.dig_H3)) >> 11) + 32768)) >> 10) +
 800181c:	1292      	asrs	r2, r2, #10
 800181e:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
                     2097152) * ((int32_t)calib.dig_H2) + 8192) >> 14));
 8001822:	4918      	ldr	r1, [pc, #96]	@ (8001884 <compensate_H+0xc4>)
 8001824:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8001828:	fb01 f202 	mul.w	r2, r1, r2
 800182c:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001830:	1392      	asrs	r2, r2, #14
    v_x1_u32r = (((((adc_H << 14) - (((int32_t)calib.dig_H4) << 20) -
 8001832:	fb02 f303 	mul.w	r3, r2, r3
 8001836:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	13db      	asrs	r3, r3, #15
 800183c:	68fa      	ldr	r2, [r7, #12]
 800183e:	13d2      	asrs	r2, r2, #15
 8001840:	fb02 f303 	mul.w	r3, r2, r3
 8001844:	11db      	asrs	r3, r3, #7
                               ((int32_t)calib.dig_H1)) >> 4);
 8001846:	4a0f      	ldr	r2, [pc, #60]	@ (8001884 <compensate_H+0xc4>)
 8001848:	7e12      	ldrb	r2, [r2, #24]
    v_x1_u32r = v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 800184a:	fb02 f303 	mul.w	r3, r2, r3
                               ((int32_t)calib.dig_H1)) >> 4);
 800184e:	111b      	asrs	r3, r3, #4
    v_x1_u32r = v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8001850:	68fa      	ldr	r2, [r7, #12]
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	60fb      	str	r3, [r7, #12]
    if (v_x1_u32r < 0)
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	2b00      	cmp	r3, #0
 800185a:	da01      	bge.n	8001860 <compensate_H+0xa0>
        v_x1_u32r = 0;
 800185c:	2300      	movs	r3, #0
 800185e:	60fb      	str	r3, [r7, #12]
    if (v_x1_u32r > 419430400)
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8001866:	dd02      	ble.n	800186e <compensate_H+0xae>
        v_x1_u32r = 419430400;
 8001868:	f04f 53c8 	mov.w	r3, #419430400	@ 0x19000000
 800186c:	60fb      	str	r3, [r7, #12]
    return (uint32_t)(v_x1_u32r >> 12);
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	131b      	asrs	r3, r3, #12
}
 8001872:	4618      	mov	r0, r3
 8001874:	3714      	adds	r7, #20
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	20000214 	.word	0x20000214
 8001884:	200001f0 	.word	0x200001f0

08001888 <BME280_Read>:


SensorData BME280_Read(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b090      	sub	sp, #64	@ 0x40
 800188c:	af00      	add	r7, sp, #0
    uint8_t raw[8];
    I2C1_ReadMulti(BME280_ADDR, BME280_PRESS_MSB, raw, 8);
 800188e:	f107 0220 	add.w	r2, r7, #32
 8001892:	2308      	movs	r3, #8
 8001894:	21f7      	movs	r1, #247	@ 0xf7
 8001896:	2076      	movs	r0, #118	@ 0x76
 8001898:	f000 fa08 	bl	8001cac <I2C1_ReadMulti>

    int32_t adc_P = ((int32_t)raw[0] << 12) | ((int32_t)raw[1] << 4) | (raw[2] >> 4);
 800189c:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018a0:	031a      	lsls	r2, r3, #12
 80018a2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80018a6:	011b      	lsls	r3, r3, #4
 80018a8:	4313      	orrs	r3, r2
 80018aa:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80018ae:	0912      	lsrs	r2, r2, #4
 80018b0:	b2d2      	uxtb	r2, r2
 80018b2:	4313      	orrs	r3, r2
 80018b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    int32_t adc_T = ((int32_t)raw[3] << 12) | ((int32_t)raw[4] << 4) | (raw[5] >> 4);
 80018b6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80018ba:	031a      	lsls	r2, r3, #12
 80018bc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80018c0:	011b      	lsls	r3, r3, #4
 80018c2:	4313      	orrs	r3, r2
 80018c4:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80018c8:	0912      	lsrs	r2, r2, #4
 80018ca:	b2d2      	uxtb	r2, r2
 80018cc:	4313      	orrs	r3, r2
 80018ce:	63bb      	str	r3, [r7, #56]	@ 0x38
    int32_t adc_H = ((int32_t)raw[6] << 8) | raw[7];
 80018d0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80018d4:	021b      	lsls	r3, r3, #8
 80018d6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80018da:	4313      	orrs	r3, r2
 80018dc:	637b      	str	r3, [r7, #52]	@ 0x34

    SensorData data;
    data.temperature = compensate_T(adc_T) / 100.0f;
 80018de:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80018e0:	f7ff fc78 	bl	80011d4 <compensate_T>
 80018e4:	ee07 0a90 	vmov	s15, r0
 80018e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018ec:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8001960 <BME280_Read+0xd8>
 80018f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018f4:	edc7 7a05 	vstr	s15, [r7, #20]
    data.pressure = compensate_P(adc_P) / 25600.0f; // hPa
 80018f8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80018fa:	f7ff fca9 	bl	8001250 <compensate_P>
 80018fe:	ee07 0a90 	vmov	s15, r0
 8001902:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001906:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001964 <BME280_Read+0xdc>
 800190a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800190e:	edc7 7a07 	vstr	s15, [r7, #28]
    data.humidity = compensate_H(adc_H) / 1024.0f;
 8001912:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001914:	f7ff ff54 	bl	80017c0 <compensate_H>
 8001918:	ee07 0a90 	vmov	s15, r0
 800191c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001920:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001968 <BME280_Read+0xe0>
 8001924:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001928:	edc7 7a06 	vstr	s15, [r7, #24]

    return data;
 800192c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001930:	f107 0214 	add.w	r2, r7, #20
 8001934:	ca07      	ldmia	r2, {r0, r1, r2}
 8001936:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800193a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800193c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800193e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001940:	ee06 1a90 	vmov	s13, r1
 8001944:	ee07 2a10 	vmov	s14, r2
 8001948:	ee07 3a90 	vmov	s15, r3
}
 800194c:	eeb0 0a66 	vmov.f32	s0, s13
 8001950:	eef0 0a47 	vmov.f32	s1, s14
 8001954:	eeb0 1a67 	vmov.f32	s2, s15
 8001958:	3740      	adds	r7, #64	@ 0x40
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	42c80000 	.word	0x42c80000
 8001964:	46c80000 	.word	0x46c80000
 8001968:	44800000 	.word	0x44800000

0800196c <I2C1_Init>:
#define SR1_RXNE              (1U<<6)
#define SR1_TXE               (1U<<7)

#define TIMEOUT_MAX           100000

void I2C1_Init(void){
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= GPIOBEN;
 8001970:	4b25      	ldr	r3, [pc, #148]	@ (8001a08 <I2C1_Init+0x9c>)
 8001972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001974:	4a24      	ldr	r2, [pc, #144]	@ (8001a08 <I2C1_Init+0x9c>)
 8001976:	f043 0302 	orr.w	r3, r3, #2
 800197a:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->APB1ENR |= I2C1EN;
 800197c:	4b22      	ldr	r3, [pc, #136]	@ (8001a08 <I2C1_Init+0x9c>)
 800197e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001980:	4a21      	ldr	r2, [pc, #132]	@ (8001a08 <I2C1_Init+0x9c>)
 8001982:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001986:	6413      	str	r3, [r2, #64]	@ 0x40

	    // PB8 = SCL, PB9 = SDA
	GPIOB->MODER &= ~((3U << 16) | (3U << 18));
 8001988:	4b20      	ldr	r3, [pc, #128]	@ (8001a0c <I2C1_Init+0xa0>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a1f      	ldr	r2, [pc, #124]	@ (8001a0c <I2C1_Init+0xa0>)
 800198e:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8001992:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= ((2U << 16) | (2U << 18));
 8001994:	4b1d      	ldr	r3, [pc, #116]	@ (8001a0c <I2C1_Init+0xa0>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a1c      	ldr	r2, [pc, #112]	@ (8001a0c <I2C1_Init+0xa0>)
 800199a:	f443 2320 	orr.w	r3, r3, #655360	@ 0xa0000
 800199e:	6013      	str	r3, [r2, #0]

	GPIOB->OTYPER |= (1U << 8) | (1U << 9);     // Open drain
 80019a0:	4b1a      	ldr	r3, [pc, #104]	@ (8001a0c <I2C1_Init+0xa0>)
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	4a19      	ldr	r2, [pc, #100]	@ (8001a0c <I2C1_Init+0xa0>)
 80019a6:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80019aa:	6053      	str	r3, [r2, #4]

	GPIOB->AFR[1] &=~ ((0xF << 0) | (0xF << 4));
 80019ac:	4b17      	ldr	r3, [pc, #92]	@ (8001a0c <I2C1_Init+0xa0>)
 80019ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b0:	4a16      	ldr	r2, [pc, #88]	@ (8001a0c <I2C1_Init+0xa0>)
 80019b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80019b6:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |=  (4U << 0) | (4U << 4);
 80019b8:	4b14      	ldr	r3, [pc, #80]	@ (8001a0c <I2C1_Init+0xa0>)
 80019ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019bc:	4a13      	ldr	r2, [pc, #76]	@ (8001a0c <I2C1_Init+0xa0>)
 80019be:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 80019c2:	6253      	str	r3, [r2, #36]	@ 0x24

	    // Reset I2C
	I2C1->CR1 |= (1U << 15);
 80019c4:	4b12      	ldr	r3, [pc, #72]	@ (8001a10 <I2C1_Init+0xa4>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a11      	ldr	r2, [pc, #68]	@ (8001a10 <I2C1_Init+0xa4>)
 80019ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80019ce:	6013      	str	r3, [r2, #0]
	I2C1->CR1 &= ~(1U << 15);
 80019d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001a10 <I2C1_Init+0xa4>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a0e      	ldr	r2, [pc, #56]	@ (8001a10 <I2C1_Init+0xa4>)
 80019d6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80019da:	6013      	str	r3, [r2, #0]

	I2C1->CR2 = 16;
 80019dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001a10 <I2C1_Init+0xa4>)
 80019de:	2210      	movs	r2, #16
 80019e0:	605a      	str	r2, [r3, #4]
	I2C1->CCR = I2C_100KHZ;
 80019e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001a10 <I2C1_Init+0xa4>)
 80019e4:	2250      	movs	r2, #80	@ 0x50
 80019e6:	61da      	str	r2, [r3, #28]
	I2C1->TRISE = SD_MODE_MAX_RISE_TIME;
 80019e8:	4b09      	ldr	r3, [pc, #36]	@ (8001a10 <I2C1_Init+0xa4>)
 80019ea:	2211      	movs	r2, #17
 80019ec:	621a      	str	r2, [r3, #32]
	I2C1->CR1 |= CR1_PE | CR1_ACK;
 80019ee:	4b08      	ldr	r3, [pc, #32]	@ (8001a10 <I2C1_Init+0xa4>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a07      	ldr	r2, [pc, #28]	@ (8001a10 <I2C1_Init+0xa4>)
 80019f4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019f8:	f043 0301 	orr.w	r3, r3, #1
 80019fc:	6013      	str	r3, [r2, #0]

}
 80019fe:	bf00      	nop
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	40020400 	.word	0x40020400
 8001a10:	40005400 	.word	0x40005400

08001a14 <I2C1_Start>:
int I2C1_Start(void){
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
    int timeout = TIMEOUT_MAX;
 8001a1a:	4b1a      	ldr	r3, [pc, #104]	@ (8001a84 <I2C1_Start+0x70>)
 8001a1c:	607b      	str	r3, [r7, #4]
    while ((I2C1->SR2 & SR2_BUSY) && timeout--);
 8001a1e:	bf00      	nop
 8001a20:	4b19      	ldr	r3, [pc, #100]	@ (8001a88 <I2C1_Start+0x74>)
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	f003 0302 	and.w	r3, r3, #2
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d004      	beq.n	8001a36 <I2C1_Start+0x22>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	1e5a      	subs	r2, r3, #1
 8001a30:	607a      	str	r2, [r7, #4]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d1f4      	bne.n	8001a20 <I2C1_Start+0xc>
    if (timeout == 0) return -1;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d102      	bne.n	8001a42 <I2C1_Start+0x2e>
 8001a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a40:	e01a      	b.n	8001a78 <I2C1_Start+0x64>

    I2C1->CR1 |= CR1_START;
 8001a42:	4b11      	ldr	r3, [pc, #68]	@ (8001a88 <I2C1_Start+0x74>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a10      	ldr	r2, [pc, #64]	@ (8001a88 <I2C1_Start+0x74>)
 8001a48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a4c:	6013      	str	r3, [r2, #0]
    timeout = TIMEOUT_MAX;
 8001a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a84 <I2C1_Start+0x70>)
 8001a50:	607b      	str	r3, [r7, #4]
    while (!(I2C1->SR1 & SR1_SB) && timeout--);
 8001a52:	bf00      	nop
 8001a54:	4b0c      	ldr	r3, [pc, #48]	@ (8001a88 <I2C1_Start+0x74>)
 8001a56:	695b      	ldr	r3, [r3, #20]
 8001a58:	f003 0301 	and.w	r3, r3, #1
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d104      	bne.n	8001a6a <I2C1_Start+0x56>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	1e5a      	subs	r2, r3, #1
 8001a64:	607a      	str	r2, [r7, #4]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d1f4      	bne.n	8001a54 <I2C1_Start+0x40>
    if (timeout == 0) return -1;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d102      	bne.n	8001a76 <I2C1_Start+0x62>
 8001a70:	f04f 33ff 	mov.w	r3, #4294967295
 8001a74:	e000      	b.n	8001a78 <I2C1_Start+0x64>

    return 0;
 8001a76:	2300      	movs	r3, #0
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	370c      	adds	r7, #12
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr
 8001a84:	000186a0 	.word	0x000186a0
 8001a88:	40005400 	.word	0x40005400

08001a8c <I2C1_Stop>:

void I2C1_Stop(void){
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
    I2C1->CR1 |= CR1_STOP;
 8001a90:	4b05      	ldr	r3, [pc, #20]	@ (8001aa8 <I2C1_Stop+0x1c>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a04      	ldr	r2, [pc, #16]	@ (8001aa8 <I2C1_Stop+0x1c>)
 8001a96:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a9a:	6013      	str	r3, [r2, #0]
}
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	40005400 	.word	0x40005400

08001aac <I2C1_WriteAddress>:

int I2C1_WriteAddress(uint8_t address){
 8001aac:	b480      	push	{r7}
 8001aae:	b085      	sub	sp, #20
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	71fb      	strb	r3, [r7, #7]
    int timeout = TIMEOUT_MAX;
 8001ab6:	4b11      	ldr	r3, [pc, #68]	@ (8001afc <I2C1_WriteAddress+0x50>)
 8001ab8:	60fb      	str	r3, [r7, #12]
    I2C1->DR = address;
 8001aba:	4a11      	ldr	r2, [pc, #68]	@ (8001b00 <I2C1_WriteAddress+0x54>)
 8001abc:	79fb      	ldrb	r3, [r7, #7]
 8001abe:	6113      	str	r3, [r2, #16]
    while (!(I2C1->SR1 & SR1_ADDR) && timeout--);
 8001ac0:	bf00      	nop
 8001ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b00 <I2C1_WriteAddress+0x54>)
 8001ac4:	695b      	ldr	r3, [r3, #20]
 8001ac6:	f003 0302 	and.w	r3, r3, #2
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d104      	bne.n	8001ad8 <I2C1_WriteAddress+0x2c>
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	1e5a      	subs	r2, r3, #1
 8001ad2:	60fa      	str	r2, [r7, #12]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d1f4      	bne.n	8001ac2 <I2C1_WriteAddress+0x16>
    if (timeout == 0) return -1;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d102      	bne.n	8001ae4 <I2C1_WriteAddress+0x38>
 8001ade:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae2:	e004      	b.n	8001aee <I2C1_WriteAddress+0x42>
    volatile uint32_t temp = I2C1->SR2; (void)temp;  // Clear ADDR
 8001ae4:	4b06      	ldr	r3, [pc, #24]	@ (8001b00 <I2C1_WriteAddress+0x54>)
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	60bb      	str	r3, [r7, #8]
 8001aea:	68bb      	ldr	r3, [r7, #8]
    return 0;
 8001aec:	2300      	movs	r3, #0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3714      	adds	r7, #20
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	000186a0 	.word	0x000186a0
 8001b00:	40005400 	.word	0x40005400

08001b04 <I2C1_WriteByte>:
    // Device ACKed
    I2C1_Stop();
    return 1;
}

int I2C1_WriteByte(uint8_t data){
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	71fb      	strb	r3, [r7, #7]
    int timeout = TIMEOUT_MAX;
 8001b0e:	4b19      	ldr	r3, [pc, #100]	@ (8001b74 <I2C1_WriteByte+0x70>)
 8001b10:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & SR1_TXE) && timeout--);
 8001b12:	bf00      	nop
 8001b14:	4b18      	ldr	r3, [pc, #96]	@ (8001b78 <I2C1_WriteByte+0x74>)
 8001b16:	695b      	ldr	r3, [r3, #20]
 8001b18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d104      	bne.n	8001b2a <I2C1_WriteByte+0x26>
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	1e5a      	subs	r2, r3, #1
 8001b24:	60fa      	str	r2, [r7, #12]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d1f4      	bne.n	8001b14 <I2C1_WriteByte+0x10>
    if (timeout == 0) return -1;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d102      	bne.n	8001b36 <I2C1_WriteByte+0x32>
 8001b30:	f04f 33ff 	mov.w	r3, #4294967295
 8001b34:	e017      	b.n	8001b66 <I2C1_WriteByte+0x62>

    I2C1->DR = data;
 8001b36:	4a10      	ldr	r2, [pc, #64]	@ (8001b78 <I2C1_WriteByte+0x74>)
 8001b38:	79fb      	ldrb	r3, [r7, #7]
 8001b3a:	6113      	str	r3, [r2, #16]
    timeout = TIMEOUT_MAX;
 8001b3c:	4b0d      	ldr	r3, [pc, #52]	@ (8001b74 <I2C1_WriteByte+0x70>)
 8001b3e:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & SR1_BTF) && timeout--);
 8001b40:	bf00      	nop
 8001b42:	4b0d      	ldr	r3, [pc, #52]	@ (8001b78 <I2C1_WriteByte+0x74>)
 8001b44:	695b      	ldr	r3, [r3, #20]
 8001b46:	f003 0304 	and.w	r3, r3, #4
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d104      	bne.n	8001b58 <I2C1_WriteByte+0x54>
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	1e5a      	subs	r2, r3, #1
 8001b52:	60fa      	str	r2, [r7, #12]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d1f4      	bne.n	8001b42 <I2C1_WriteByte+0x3e>
    if (timeout == 0) return -1;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d102      	bne.n	8001b64 <I2C1_WriteByte+0x60>
 8001b5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b62:	e000      	b.n	8001b66 <I2C1_WriteByte+0x62>

    return 0;
 8001b64:	2300      	movs	r3, #0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3714      	adds	r7, #20
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	000186a0 	.word	0x000186a0
 8001b78:	40005400 	.word	0x40005400

08001b7c <I2C1_ReadAck>:
uint8_t I2C1_ReadAck(void){
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
    int timeout = TIMEOUT_MAX;
 8001b82:	4b0e      	ldr	r3, [pc, #56]	@ (8001bbc <I2C1_ReadAck+0x40>)
 8001b84:	607b      	str	r3, [r7, #4]
    I2C1->CR1 |= CR1_ACK;
 8001b86:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc0 <I2C1_ReadAck+0x44>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a0d      	ldr	r2, [pc, #52]	@ (8001bc0 <I2C1_ReadAck+0x44>)
 8001b8c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b90:	6013      	str	r3, [r2, #0]
    while (!(I2C1->SR1 & SR1_RXNE) && timeout--);
 8001b92:	bf00      	nop
 8001b94:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc0 <I2C1_ReadAck+0x44>)
 8001b96:	695b      	ldr	r3, [r3, #20]
 8001b98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d104      	bne.n	8001baa <I2C1_ReadAck+0x2e>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	1e5a      	subs	r2, r3, #1
 8001ba4:	607a      	str	r2, [r7, #4]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d1f4      	bne.n	8001b94 <I2C1_ReadAck+0x18>
    return I2C1->DR;
 8001baa:	4b05      	ldr	r3, [pc, #20]	@ (8001bc0 <I2C1_ReadAck+0x44>)
 8001bac:	691b      	ldr	r3, [r3, #16]
 8001bae:	b2db      	uxtb	r3, r3
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	000186a0 	.word	0x000186a0
 8001bc0:	40005400 	.word	0x40005400

08001bc4 <I2C1_ReadNack>:

uint8_t I2C1_ReadNack(void){
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
    int timeout = TIMEOUT_MAX;
 8001bca:	4b11      	ldr	r3, [pc, #68]	@ (8001c10 <I2C1_ReadNack+0x4c>)
 8001bcc:	607b      	str	r3, [r7, #4]
    I2C1->CR1 &= ~CR1_ACK;
 8001bce:	4b11      	ldr	r3, [pc, #68]	@ (8001c14 <I2C1_ReadNack+0x50>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a10      	ldr	r2, [pc, #64]	@ (8001c14 <I2C1_ReadNack+0x50>)
 8001bd4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001bd8:	6013      	str	r3, [r2, #0]
    I2C1->CR1 |= CR1_STOP;
 8001bda:	4b0e      	ldr	r3, [pc, #56]	@ (8001c14 <I2C1_ReadNack+0x50>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a0d      	ldr	r2, [pc, #52]	@ (8001c14 <I2C1_ReadNack+0x50>)
 8001be0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001be4:	6013      	str	r3, [r2, #0]
    while (!(I2C1->SR1 & SR1_RXNE) && timeout--);
 8001be6:	bf00      	nop
 8001be8:	4b0a      	ldr	r3, [pc, #40]	@ (8001c14 <I2C1_ReadNack+0x50>)
 8001bea:	695b      	ldr	r3, [r3, #20]
 8001bec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d104      	bne.n	8001bfe <I2C1_ReadNack+0x3a>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	1e5a      	subs	r2, r3, #1
 8001bf8:	607a      	str	r2, [r7, #4]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d1f4      	bne.n	8001be8 <I2C1_ReadNack+0x24>
    return I2C1->DR;
 8001bfe:	4b05      	ldr	r3, [pc, #20]	@ (8001c14 <I2C1_ReadNack+0x50>)
 8001c00:	691b      	ldr	r3, [r3, #16]
 8001c02:	b2db      	uxtb	r3, r3
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr
 8001c10:	000186a0 	.word	0x000186a0
 8001c14:	40005400 	.word	0x40005400

08001c18 <I2C1_WriteMulti>:

int I2C1_WriteMulti(uint8_t devAddr, uint8_t regAddr, uint8_t *data, uint8_t len){
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	603a      	str	r2, [r7, #0]
 8001c20:	461a      	mov	r2, r3
 8001c22:	4603      	mov	r3, r0
 8001c24:	71fb      	strb	r3, [r7, #7]
 8001c26:	460b      	mov	r3, r1
 8001c28:	71bb      	strb	r3, [r7, #6]
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	717b      	strb	r3, [r7, #5]
    if (I2C1_Start() != 0) return -1;
 8001c2e:	f7ff fef1 	bl	8001a14 <I2C1_Start>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d002      	beq.n	8001c3e <I2C1_WriteMulti+0x26>
 8001c38:	f04f 33ff 	mov.w	r3, #4294967295
 8001c3c:	e032      	b.n	8001ca4 <I2C1_WriteMulti+0x8c>
    if (I2C1_WriteAddress(devAddr << 1) != 0) return -1;
 8001c3e:	79fb      	ldrb	r3, [r7, #7]
 8001c40:	005b      	lsls	r3, r3, #1
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff ff31 	bl	8001aac <I2C1_WriteAddress>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d002      	beq.n	8001c56 <I2C1_WriteMulti+0x3e>
 8001c50:	f04f 33ff 	mov.w	r3, #4294967295
 8001c54:	e026      	b.n	8001ca4 <I2C1_WriteMulti+0x8c>

    if (regAddr != 0xFF)
 8001c56:	79bb      	ldrb	r3, [r7, #6]
 8001c58:	2bff      	cmp	r3, #255	@ 0xff
 8001c5a:	d009      	beq.n	8001c70 <I2C1_WriteMulti+0x58>
        if (I2C1_WriteByte(regAddr) != 0) return -1;
 8001c5c:	79bb      	ldrb	r3, [r7, #6]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff ff50 	bl	8001b04 <I2C1_WriteByte>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d002      	beq.n	8001c70 <I2C1_WriteMulti+0x58>
 8001c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c6e:	e019      	b.n	8001ca4 <I2C1_WriteMulti+0x8c>

    for (uint8_t i = 0; i < len; i++)
 8001c70:	2300      	movs	r3, #0
 8001c72:	73fb      	strb	r3, [r7, #15]
 8001c74:	e00f      	b.n	8001c96 <I2C1_WriteMulti+0x7e>
        if (I2C1_WriteByte(data[i]) != 0) return -1;
 8001c76:	7bfb      	ldrb	r3, [r7, #15]
 8001c78:	683a      	ldr	r2, [r7, #0]
 8001c7a:	4413      	add	r3, r2
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7ff ff40 	bl	8001b04 <I2C1_WriteByte>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d002      	beq.n	8001c90 <I2C1_WriteMulti+0x78>
 8001c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c8e:	e009      	b.n	8001ca4 <I2C1_WriteMulti+0x8c>
    for (uint8_t i = 0; i < len; i++)
 8001c90:	7bfb      	ldrb	r3, [r7, #15]
 8001c92:	3301      	adds	r3, #1
 8001c94:	73fb      	strb	r3, [r7, #15]
 8001c96:	7bfa      	ldrb	r2, [r7, #15]
 8001c98:	797b      	ldrb	r3, [r7, #5]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d3eb      	bcc.n	8001c76 <I2C1_WriteMulti+0x5e>

    I2C1_Stop();
 8001c9e:	f7ff fef5 	bl	8001a8c <I2C1_Stop>
    return 0;
 8001ca2:	2300      	movs	r3, #0
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3710      	adds	r7, #16
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}

08001cac <I2C1_ReadMulti>:

int I2C1_ReadMulti(uint8_t devAddr, uint8_t regAddr, uint8_t *data, uint8_t len){
 8001cac:	b590      	push	{r4, r7, lr}
 8001cae:	b087      	sub	sp, #28
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	603a      	str	r2, [r7, #0]
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	71fb      	strb	r3, [r7, #7]
 8001cba:	460b      	mov	r3, r1
 8001cbc:	71bb      	strb	r3, [r7, #6]
 8001cbe:	4613      	mov	r3, r2
 8001cc0:	717b      	strb	r3, [r7, #5]
    int timeout;

    if (regAddr != 0xFF)
 8001cc2:	79bb      	ldrb	r3, [r7, #6]
 8001cc4:	2bff      	cmp	r3, #255	@ 0xff
 8001cc6:	d043      	beq.n	8001d50 <I2C1_ReadMulti+0xa4>
    {
        if (I2C1_Start() != 0) return -1;
 8001cc8:	f7ff fea4 	bl	8001a14 <I2C1_Start>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d002      	beq.n	8001cd8 <I2C1_ReadMulti+0x2c>
 8001cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cd6:	e073      	b.n	8001dc0 <I2C1_ReadMulti+0x114>
        if (I2C1_WriteAddress(devAddr << 1) != 0) return -1;
 8001cd8:	79fb      	ldrb	r3, [r7, #7]
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff fee4 	bl	8001aac <I2C1_WriteAddress>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d002      	beq.n	8001cf0 <I2C1_ReadMulti+0x44>
 8001cea:	f04f 33ff 	mov.w	r3, #4294967295
 8001cee:	e067      	b.n	8001dc0 <I2C1_ReadMulti+0x114>
        if (I2C1_WriteByte(regAddr) != 0) return -1;
 8001cf0:	79bb      	ldrb	r3, [r7, #6]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff ff06 	bl	8001b04 <I2C1_WriteByte>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d002      	beq.n	8001d04 <I2C1_ReadMulti+0x58>
 8001cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8001d02:	e05d      	b.n	8001dc0 <I2C1_ReadMulti+0x114>

        timeout = TIMEOUT_MAX;
 8001d04:	4b30      	ldr	r3, [pc, #192]	@ (8001dc8 <I2C1_ReadMulti+0x11c>)
 8001d06:	617b      	str	r3, [r7, #20]
        while (!(I2C1->SR1 & SR1_TXE) && timeout--);
 8001d08:	bf00      	nop
 8001d0a:	4b30      	ldr	r3, [pc, #192]	@ (8001dcc <I2C1_ReadMulti+0x120>)
 8001d0c:	695b      	ldr	r3, [r3, #20]
 8001d0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d104      	bne.n	8001d20 <I2C1_ReadMulti+0x74>
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	1e5a      	subs	r2, r3, #1
 8001d1a:	617a      	str	r2, [r7, #20]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d1f4      	bne.n	8001d0a <I2C1_ReadMulti+0x5e>
        timeout = TIMEOUT_MAX;
 8001d20:	4b29      	ldr	r3, [pc, #164]	@ (8001dc8 <I2C1_ReadMulti+0x11c>)
 8001d22:	617b      	str	r3, [r7, #20]
        while (!(I2C1->SR1 & SR1_BTF) && timeout--);
 8001d24:	bf00      	nop
 8001d26:	4b29      	ldr	r3, [pc, #164]	@ (8001dcc <I2C1_ReadMulti+0x120>)
 8001d28:	695b      	ldr	r3, [r3, #20]
 8001d2a:	f003 0304 	and.w	r3, r3, #4
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d104      	bne.n	8001d3c <I2C1_ReadMulti+0x90>
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	1e5a      	subs	r2, r3, #1
 8001d36:	617a      	str	r2, [r7, #20]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d1f4      	bne.n	8001d26 <I2C1_ReadMulti+0x7a>
        for (volatile int i = 0; i < 1000; i++); // small delay
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	e002      	b.n	8001d48 <I2C1_ReadMulti+0x9c>
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	3301      	adds	r3, #1
 8001d46:	60fb      	str	r3, [r7, #12]
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d4e:	dbf8      	blt.n	8001d42 <I2C1_ReadMulti+0x96>
    }

    if (I2C1_Start() != 0) return -1;
 8001d50:	f7ff fe60 	bl	8001a14 <I2C1_Start>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d002      	beq.n	8001d60 <I2C1_ReadMulti+0xb4>
 8001d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d5e:	e02f      	b.n	8001dc0 <I2C1_ReadMulti+0x114>
    if (I2C1_WriteAddress((devAddr << 1) | 1) != 0) return -1;
 8001d60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	b25b      	sxtb	r3, r3
 8001d68:	f043 0301 	orr.w	r3, r3, #1
 8001d6c:	b25b      	sxtb	r3, r3
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff fe9b 	bl	8001aac <I2C1_WriteAddress>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d002      	beq.n	8001d82 <I2C1_ReadMulti+0xd6>
 8001d7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d80:	e01e      	b.n	8001dc0 <I2C1_ReadMulti+0x114>

    for (uint8_t i = 0; i < len; i++)
 8001d82:	2300      	movs	r3, #0
 8001d84:	74fb      	strb	r3, [r7, #19]
 8001d86:	e016      	b.n	8001db6 <I2C1_ReadMulti+0x10a>
    {
        if (i == (len - 1))
 8001d88:	7cfa      	ldrb	r2, [r7, #19]
 8001d8a:	797b      	ldrb	r3, [r7, #5]
 8001d8c:	3b01      	subs	r3, #1
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d107      	bne.n	8001da2 <I2C1_ReadMulti+0xf6>
            data[i] = I2C1_ReadNack();
 8001d92:	7cfb      	ldrb	r3, [r7, #19]
 8001d94:	683a      	ldr	r2, [r7, #0]
 8001d96:	18d4      	adds	r4, r2, r3
 8001d98:	f7ff ff14 	bl	8001bc4 <I2C1_ReadNack>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	7023      	strb	r3, [r4, #0]
 8001da0:	e006      	b.n	8001db0 <I2C1_ReadMulti+0x104>
        else
            data[i] = I2C1_ReadAck();
 8001da2:	7cfb      	ldrb	r3, [r7, #19]
 8001da4:	683a      	ldr	r2, [r7, #0]
 8001da6:	18d4      	adds	r4, r2, r3
 8001da8:	f7ff fee8 	bl	8001b7c <I2C1_ReadAck>
 8001dac:	4603      	mov	r3, r0
 8001dae:	7023      	strb	r3, [r4, #0]
    for (uint8_t i = 0; i < len; i++)
 8001db0:	7cfb      	ldrb	r3, [r7, #19]
 8001db2:	3301      	adds	r3, #1
 8001db4:	74fb      	strb	r3, [r7, #19]
 8001db6:	7cfa      	ldrb	r2, [r7, #19]
 8001db8:	797b      	ldrb	r3, [r7, #5]
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d3e4      	bcc.n	8001d88 <I2C1_ReadMulti+0xdc>
    }

    return 0;
 8001dbe:	2300      	movs	r3, #0
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	371c      	adds	r7, #28
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd90      	pop	{r4, r7, pc}
 8001dc8:	000186a0 	.word	0x000186a0
 8001dcc:	40005400 	.word	0x40005400

08001dd0 <vTaskBME280>:
#include "semphr.h"

SemaphoreHandle_t xI2C1Mutex;
SemaphoreHandle_t xUSART2Mutex;

void vTaskBME280(void *pvParameters){
 8001dd0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001dd4:	b08a      	sub	sp, #40	@ 0x28
 8001dd6:	af04      	add	r7, sp, #16
 8001dd8:	6078      	str	r0, [r7, #4]
	while(1){
		xSemaphoreTake(xI2C1Mutex, portMAX_DELAY);
 8001dda:	4b25      	ldr	r3, [pc, #148]	@ (8001e70 <vTaskBME280+0xa0>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f04f 31ff 	mov.w	r1, #4294967295
 8001de2:	4618      	mov	r0, r3
 8001de4:	f001 f8da 	bl	8002f9c <xQueueSemaphoreTake>
		SensorData env = BME280_Read();
 8001de8:	f7ff fd4e 	bl	8001888 <BME280_Read>
 8001dec:	eef0 6a40 	vmov.f32	s13, s0
 8001df0:	eeb0 7a60 	vmov.f32	s14, s1
 8001df4:	eef0 7a41 	vmov.f32	s15, s2
 8001df8:	edc7 6a03 	vstr	s13, [r7, #12]
 8001dfc:	ed87 7a04 	vstr	s14, [r7, #16]
 8001e00:	edc7 7a05 	vstr	s15, [r7, #20]
		xSemaphoreGive(xI2C1Mutex);
 8001e04:	4b1a      	ldr	r3, [pc, #104]	@ (8001e70 <vTaskBME280+0xa0>)
 8001e06:	6818      	ldr	r0, [r3, #0]
 8001e08:	2300      	movs	r3, #0
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	f000 fe43 	bl	8002a98 <xQueueGenericSend>

		xSemaphoreTake(xUSART2Mutex, portMAX_DELAY);
 8001e12:	4b18      	ldr	r3, [pc, #96]	@ (8001e74 <vTaskBME280+0xa4>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f04f 31ff 	mov.w	r1, #4294967295
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f001 f8be 	bl	8002f9c <xQueueSemaphoreTake>
		printf("%.2f C | %.2f%% |  %.2f hPa\r\n",
		                      env.temperature, env.humidity, env.pressure);
 8001e20:	68fb      	ldr	r3, [r7, #12]
		printf("%.2f C | %.2f%% |  %.2f hPa\r\n",
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7fe fb98 	bl	8000558 <__aeabi_f2d>
 8001e28:	4680      	mov	r8, r0
 8001e2a:	4689      	mov	r9, r1
		                      env.temperature, env.humidity, env.pressure);
 8001e2c:	693b      	ldr	r3, [r7, #16]
		printf("%.2f C | %.2f%% |  %.2f hPa\r\n",
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7fe fb92 	bl	8000558 <__aeabi_f2d>
 8001e34:	4604      	mov	r4, r0
 8001e36:	460d      	mov	r5, r1
		                      env.temperature, env.humidity, env.pressure);
 8001e38:	697b      	ldr	r3, [r7, #20]
		printf("%.2f C | %.2f%% |  %.2f hPa\r\n",
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7fe fb8c 	bl	8000558 <__aeabi_f2d>
 8001e40:	4602      	mov	r2, r0
 8001e42:	460b      	mov	r3, r1
 8001e44:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001e48:	e9cd 4500 	strd	r4, r5, [sp]
 8001e4c:	4642      	mov	r2, r8
 8001e4e:	464b      	mov	r3, r9
 8001e50:	4809      	ldr	r0, [pc, #36]	@ (8001e78 <vTaskBME280+0xa8>)
 8001e52:	f003 fff9 	bl	8005e48 <iprintf>
		xSemaphoreGive(xUSART2Mutex);
 8001e56:	4b07      	ldr	r3, [pc, #28]	@ (8001e74 <vTaskBME280+0xa4>)
 8001e58:	6818      	ldr	r0, [r3, #0]
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	2100      	movs	r1, #0
 8001e60:	f000 fe1a 	bl	8002a98 <xQueueGenericSend>

		vTaskDelay(pdMS_TO_TICKS(500));
 8001e64:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001e68:	f001 fcd4 	bl	8003814 <vTaskDelay>
	while(1){
 8001e6c:	bf00      	nop
 8001e6e:	e7b4      	b.n	8001dda <vTaskBME280+0xa>
 8001e70:	20000218 	.word	0x20000218
 8001e74:	2000021c 	.word	0x2000021c
 8001e78:	08007d58 	.word	0x08007d58

08001e7c <vTaskBH1750>:
	}
}

void vTaskBH1750(void *pvParameters){
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
	while(1){
		xSemaphoreTake(xI2C1Mutex, portMAX_DELAY);
 8001e84:	4b16      	ldr	r3, [pc, #88]	@ (8001ee0 <vTaskBH1750+0x64>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f04f 31ff 	mov.w	r1, #4294967295
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f001 f885 	bl	8002f9c <xQueueSemaphoreTake>
		float lux = BH1750_Read();
 8001e92:	f7ff f87f 	bl	8000f94 <BH1750_Read>
 8001e96:	ed87 0a03 	vstr	s0, [r7, #12]
		xSemaphoreGive(xI2C1Mutex);
 8001e9a:	4b11      	ldr	r3, [pc, #68]	@ (8001ee0 <vTaskBH1750+0x64>)
 8001e9c:	6818      	ldr	r0, [r3, #0]
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	2100      	movs	r1, #0
 8001ea4:	f000 fdf8 	bl	8002a98 <xQueueGenericSend>

		xSemaphoreTake(xUSART2Mutex, portMAX_DELAY);
 8001ea8:	4b0e      	ldr	r3, [pc, #56]	@ (8001ee4 <vTaskBH1750+0x68>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f04f 31ff 	mov.w	r1, #4294967295
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f001 f873 	bl	8002f9c <xQueueSemaphoreTake>
		printf("light intensity = %.2f lx\r\n",lux);
 8001eb6:	68f8      	ldr	r0, [r7, #12]
 8001eb8:	f7fe fb4e 	bl	8000558 <__aeabi_f2d>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	460b      	mov	r3, r1
 8001ec0:	4809      	ldr	r0, [pc, #36]	@ (8001ee8 <vTaskBH1750+0x6c>)
 8001ec2:	f003 ffc1 	bl	8005e48 <iprintf>
		xSemaphoreGive(xUSART2Mutex);
 8001ec6:	4b07      	ldr	r3, [pc, #28]	@ (8001ee4 <vTaskBH1750+0x68>)
 8001ec8:	6818      	ldr	r0, [r3, #0]
 8001eca:	2300      	movs	r3, #0
 8001ecc:	2200      	movs	r2, #0
 8001ece:	2100      	movs	r1, #0
 8001ed0:	f000 fde2 	bl	8002a98 <xQueueGenericSend>

		vTaskDelay(pdMS_TO_TICKS(200));
 8001ed4:	20c8      	movs	r0, #200	@ 0xc8
 8001ed6:	f001 fc9d 	bl	8003814 <vTaskDelay>
	while(1){
 8001eda:	bf00      	nop
 8001edc:	e7d2      	b.n	8001e84 <vTaskBH1750+0x8>
 8001ede:	bf00      	nop
 8001ee0:	20000218 	.word	0x20000218
 8001ee4:	2000021c 	.word	0x2000021c
 8001ee8:	08007d78 	.word	0x08007d78

08001eec <vTaskMPU6050>:
	}
}

void vTaskMPU6050(void *pvParameters){
 8001eec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ef0:	b096      	sub	sp, #88	@ 0x58
 8001ef2:	af0a      	add	r7, sp, #40	@ 0x28
 8001ef4:	6178      	str	r0, [r7, #20]
	while(1){
		xSemaphoreTake(xI2C1Mutex, portMAX_DELAY);
 8001ef6:	4b2e      	ldr	r3, [pc, #184]	@ (8001fb0 <vTaskMPU6050+0xc4>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f04f 31ff 	mov.w	r1, #4294967295
 8001efe:	4618      	mov	r0, r3
 8001f00:	f001 f84c 	bl	8002f9c <xQueueSemaphoreTake>
		MPUData result = MPU6050_Read();
 8001f04:	f107 0318 	add.w	r3, r7, #24
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f000 f8e3 	bl	80020d4 <MPU6050_Read>
		xSemaphoreGive(xI2C1Mutex);
 8001f0e:	4b28      	ldr	r3, [pc, #160]	@ (8001fb0 <vTaskMPU6050+0xc4>)
 8001f10:	6818      	ldr	r0, [r3, #0]
 8001f12:	2300      	movs	r3, #0
 8001f14:	2200      	movs	r2, #0
 8001f16:	2100      	movs	r1, #0
 8001f18:	f000 fdbe 	bl	8002a98 <xQueueGenericSend>

		xSemaphoreTake(xUSART2Mutex, portMAX_DELAY);
 8001f1c:	4b25      	ldr	r3, [pc, #148]	@ (8001fb4 <vTaskMPU6050+0xc8>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f04f 31ff 	mov.w	r1, #4294967295
 8001f24:	4618      	mov	r0, r3
 8001f26:	f001 f839 	bl	8002f9c <xQueueSemaphoreTake>
		printf("Ax=%.2f Ay=%.2f Az=%.2f Gx=%.2f Gy=%.2f Gz=%.2f \r\n",
  			  result.Ax,result.Ay,result.Az,result.Gx,result.Gy,result.Gz);
 8001f2a:	69bb      	ldr	r3, [r7, #24]
		printf("Ax=%.2f Ay=%.2f Az=%.2f Gx=%.2f Gy=%.2f Gz=%.2f \r\n",
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7fe fb13 	bl	8000558 <__aeabi_f2d>
 8001f32:	e9c7 0102 	strd	r0, r1, [r7, #8]
  			  result.Ax,result.Ay,result.Az,result.Gx,result.Gy,result.Gz);
 8001f36:	69fb      	ldr	r3, [r7, #28]
		printf("Ax=%.2f Ay=%.2f Az=%.2f Gx=%.2f Gy=%.2f Gz=%.2f \r\n",
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7fe fb0d 	bl	8000558 <__aeabi_f2d>
 8001f3e:	4604      	mov	r4, r0
 8001f40:	460d      	mov	r5, r1
  			  result.Ax,result.Ay,result.Az,result.Gx,result.Gy,result.Gz);
 8001f42:	6a3b      	ldr	r3, [r7, #32]
		printf("Ax=%.2f Ay=%.2f Az=%.2f Gx=%.2f Gy=%.2f Gz=%.2f \r\n",
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7fe fb07 	bl	8000558 <__aeabi_f2d>
 8001f4a:	4680      	mov	r8, r0
 8001f4c:	4689      	mov	r9, r1
  			  result.Ax,result.Ay,result.Az,result.Gx,result.Gy,result.Gz);
 8001f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
		printf("Ax=%.2f Ay=%.2f Az=%.2f Gx=%.2f Gy=%.2f Gz=%.2f \r\n",
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7fe fb01 	bl	8000558 <__aeabi_f2d>
 8001f56:	4682      	mov	sl, r0
 8001f58:	468b      	mov	fp, r1
  			  result.Ax,result.Ay,result.Az,result.Gx,result.Gy,result.Gz);
 8001f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
		printf("Ax=%.2f Ay=%.2f Az=%.2f Gx=%.2f Gy=%.2f Gz=%.2f \r\n",
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7fe fafb 	bl	8000558 <__aeabi_f2d>
 8001f62:	e9c7 0100 	strd	r0, r1, [r7]
  			  result.Ax,result.Ay,result.Az,result.Gx,result.Gy,result.Gz);
 8001f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
		printf("Ax=%.2f Ay=%.2f Az=%.2f Gx=%.2f Gy=%.2f Gz=%.2f \r\n",
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7fe faf5 	bl	8000558 <__aeabi_f2d>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	460b      	mov	r3, r1
 8001f72:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001f76:	ed97 7b00 	vldr	d7, [r7]
 8001f7a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001f7e:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001f82:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001f86:	e9cd 4500 	strd	r4, r5, [sp]
 8001f8a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f8e:	480a      	ldr	r0, [pc, #40]	@ (8001fb8 <vTaskMPU6050+0xcc>)
 8001f90:	f003 ff5a 	bl	8005e48 <iprintf>
		xSemaphoreGive(xUSART2Mutex);
 8001f94:	4b07      	ldr	r3, [pc, #28]	@ (8001fb4 <vTaskMPU6050+0xc8>)
 8001f96:	6818      	ldr	r0, [r3, #0]
 8001f98:	2300      	movs	r3, #0
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	f000 fd7b 	bl	8002a98 <xQueueGenericSend>

		vTaskDelay(pdMS_TO_TICKS(400));
 8001fa2:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8001fa6:	f001 fc35 	bl	8003814 <vTaskDelay>
	while(1){
 8001faa:	bf00      	nop
 8001fac:	e7a3      	b.n	8001ef6 <vTaskMPU6050+0xa>
 8001fae:	bf00      	nop
 8001fb0:	20000218 	.word	0x20000218
 8001fb4:	2000021c 	.word	0x2000021c
 8001fb8:	08007d94 	.word	0x08007d94

08001fbc <main>:
	}
}

int main(){
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af02      	add	r7, sp, #8
	 uart2_rxtx_init();
 8001fc2:	f000 fa73 	bl	80024ac <uart2_rxtx_init>
	 I2C1_Init();
 8001fc6:	f7ff fcd1 	bl	800196c <I2C1_Init>

	 xI2C1Mutex = xSemaphoreCreateMutex();
 8001fca:	2001      	movs	r0, #1
 8001fcc:	f000 fd4b 	bl	8002a66 <xQueueCreateMutex>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	4a20      	ldr	r2, [pc, #128]	@ (8002054 <main+0x98>)
 8001fd4:	6013      	str	r3, [r2, #0]
	 xUSART2Mutex = xSemaphoreCreateMutex();
 8001fd6:	2001      	movs	r0, #1
 8001fd8:	f000 fd45 	bl	8002a66 <xQueueCreateMutex>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	4a1e      	ldr	r2, [pc, #120]	@ (8002058 <main+0x9c>)
 8001fe0:	6013      	str	r3, [r2, #0]

	 xSemaphoreTake(xI2C1Mutex, portMAX_DELAY);
 8001fe2:	4b1c      	ldr	r3, [pc, #112]	@ (8002054 <main+0x98>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f04f 31ff 	mov.w	r1, #4294967295
 8001fea:	4618      	mov	r0, r3
 8001fec:	f000 ffd6 	bl	8002f9c <xQueueSemaphoreTake>
	 BME280_Init();
 8001ff0:	f7ff f8bc 	bl	800116c <BME280_Init>
	 BH1750_Init();
 8001ff4:	f7fe ffae 	bl	8000f54 <BH1750_Init>
	 MPU6050_Init();
 8001ff8:	f000 f83c 	bl	8002074 <MPU6050_Init>
	 xSemaphoreGive(xI2C1Mutex);
 8001ffc:	4b15      	ldr	r3, [pc, #84]	@ (8002054 <main+0x98>)
 8001ffe:	6818      	ldr	r0, [r3, #0]
 8002000:	2300      	movs	r3, #0
 8002002:	2200      	movs	r2, #0
 8002004:	2100      	movs	r1, #0
 8002006:	f000 fd47 	bl	8002a98 <xQueueGenericSend>

	 xTaskCreate(vTaskBME280,"Environment measurements",768,NULL,2,NULL);
 800200a:	2300      	movs	r3, #0
 800200c:	9301      	str	r3, [sp, #4]
 800200e:	2302      	movs	r3, #2
 8002010:	9300      	str	r3, [sp, #0]
 8002012:	2300      	movs	r3, #0
 8002014:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002018:	4910      	ldr	r1, [pc, #64]	@ (800205c <main+0xa0>)
 800201a:	4811      	ldr	r0, [pc, #68]	@ (8002060 <main+0xa4>)
 800201c:	f001 fab4 	bl	8003588 <xTaskCreate>
	 xTaskCreate(vTaskBH1750,"Light Intensity",256,NULL,1,NULL);
 8002020:	2300      	movs	r3, #0
 8002022:	9301      	str	r3, [sp, #4]
 8002024:	2301      	movs	r3, #1
 8002026:	9300      	str	r3, [sp, #0]
 8002028:	2300      	movs	r3, #0
 800202a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800202e:	490d      	ldr	r1, [pc, #52]	@ (8002064 <main+0xa8>)
 8002030:	480d      	ldr	r0, [pc, #52]	@ (8002068 <main+0xac>)
 8002032:	f001 faa9 	bl	8003588 <xTaskCreate>
	 xTaskCreate(vTaskMPU6050,"Shock & Orientation",768,NULL,3,NULL);
 8002036:	2300      	movs	r3, #0
 8002038:	9301      	str	r3, [sp, #4]
 800203a:	2303      	movs	r3, #3
 800203c:	9300      	str	r3, [sp, #0]
 800203e:	2300      	movs	r3, #0
 8002040:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002044:	4909      	ldr	r1, [pc, #36]	@ (800206c <main+0xb0>)
 8002046:	480a      	ldr	r0, [pc, #40]	@ (8002070 <main+0xb4>)
 8002048:	f001 fa9e 	bl	8003588 <xTaskCreate>

	 vTaskStartScheduler();
 800204c:	f001 fc18 	bl	8003880 <vTaskStartScheduler>
	 while(1);
 8002050:	bf00      	nop
 8002052:	e7fd      	b.n	8002050 <main+0x94>
 8002054:	20000218 	.word	0x20000218
 8002058:	2000021c 	.word	0x2000021c
 800205c:	08007dc8 	.word	0x08007dc8
 8002060:	08001dd1 	.word	0x08001dd1
 8002064:	08007de4 	.word	0x08007de4
 8002068:	08001e7d 	.word	0x08001e7d
 800206c:	08007df4 	.word	0x08007df4
 8002070:	08001eed 	.word	0x08001eed

08002074 <MPU6050_Init>:

#define ACCEL_XOUT_H			0x3B



void MPU6050_Init(void){
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
	uint8_t data;

	data = 0x00;
 800207a:	2300      	movs	r3, #0
 800207c:	71fb      	strb	r3, [r7, #7]
	I2C1_WriteMulti(MPU6050_ADDR, PWR_MGMT_1, &data,1);
 800207e:	1dfa      	adds	r2, r7, #7
 8002080:	2301      	movs	r3, #1
 8002082:	216b      	movs	r1, #107	@ 0x6b
 8002084:	2068      	movs	r0, #104	@ 0x68
 8002086:	f7ff fdc7 	bl	8001c18 <I2C1_WriteMulti>

	data = 0x00;
 800208a:	2300      	movs	r3, #0
 800208c:	71fb      	strb	r3, [r7, #7]
	I2C1_WriteMulti(MPU6050_ADDR, GYRO_CONFIG, &data, 1);
 800208e:	1dfa      	adds	r2, r7, #7
 8002090:	2301      	movs	r3, #1
 8002092:	211b      	movs	r1, #27
 8002094:	2068      	movs	r0, #104	@ 0x68
 8002096:	f7ff fdbf 	bl	8001c18 <I2C1_WriteMulti>

	data = 0x00;
 800209a:	2300      	movs	r3, #0
 800209c:	71fb      	strb	r3, [r7, #7]
	I2C1_WriteMulti(MPU6050_ADDR, ACCEL_CONFIG, &data, 1);
 800209e:	1dfa      	adds	r2, r7, #7
 80020a0:	2301      	movs	r3, #1
 80020a2:	211c      	movs	r1, #28
 80020a4:	2068      	movs	r0, #104	@ 0x68
 80020a6:	f7ff fdb7 	bl	8001c18 <I2C1_WriteMulti>

	data = 0x06;
 80020aa:	2306      	movs	r3, #6
 80020ac:	71fb      	strb	r3, [r7, #7]
	I2C1_WriteMulti(MPU6050_ADDR, DLPF_CFG, &data, 1);
 80020ae:	1dfa      	adds	r2, r7, #7
 80020b0:	2301      	movs	r3, #1
 80020b2:	211a      	movs	r1, #26
 80020b4:	2068      	movs	r0, #104	@ 0x68
 80020b6:	f7ff fdaf 	bl	8001c18 <I2C1_WriteMulti>

	data = 0x07;
 80020ba:	2307      	movs	r3, #7
 80020bc:	71fb      	strb	r3, [r7, #7]
	I2C1_WriteMulti(MPU6050_ADDR, SMPLRT_DIV, &data, 1);
 80020be:	1dfa      	adds	r2, r7, #7
 80020c0:	2301      	movs	r3, #1
 80020c2:	2119      	movs	r1, #25
 80020c4:	2068      	movs	r0, #104	@ 0x68
 80020c6:	f7ff fda7 	bl	8001c18 <I2C1_WriteMulti>

}
 80020ca:	bf00      	nop
 80020cc:	3708      	adds	r7, #8
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
	...

080020d4 <MPU6050_Read>:

MPUData MPU6050_Read(void){
 80020d4:	b5b0      	push	{r4, r5, r7, lr}
 80020d6:	b090      	sub	sp, #64	@ 0x40
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
	uint8_t buffer[14];
	I2C1_ReadMulti(MPU6050_ADDR,ACCEL_XOUT_H, buffer, 14);
 80020dc:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80020e0:	230e      	movs	r3, #14
 80020e2:	213b      	movs	r1, #59	@ 0x3b
 80020e4:	2068      	movs	r0, #104	@ 0x68
 80020e6:	f7ff fde1 	bl	8001cac <I2C1_ReadMulti>
	MPUData mpu;
	int16_t raw_Ax = (buffer[0] << 8) | buffer[1];
 80020ea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80020ee:	b21b      	sxth	r3, r3
 80020f0:	021b      	lsls	r3, r3, #8
 80020f2:	b21a      	sxth	r2, r3
 80020f4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80020f8:	b21b      	sxth	r3, r3
 80020fa:	4313      	orrs	r3, r2
 80020fc:	87fb      	strh	r3, [r7, #62]	@ 0x3e
	int16_t raw_Ay = (buffer[2] << 8) | buffer[3];
 80020fe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002102:	b21b      	sxth	r3, r3
 8002104:	021b      	lsls	r3, r3, #8
 8002106:	b21a      	sxth	r2, r3
 8002108:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800210c:	b21b      	sxth	r3, r3
 800210e:	4313      	orrs	r3, r2
 8002110:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	int16_t raw_Az = (buffer[4] << 8) | buffer[5];
 8002112:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002116:	b21b      	sxth	r3, r3
 8002118:	021b      	lsls	r3, r3, #8
 800211a:	b21a      	sxth	r2, r3
 800211c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8002120:	b21b      	sxth	r3, r3
 8002122:	4313      	orrs	r3, r2
 8002124:	877b      	strh	r3, [r7, #58]	@ 0x3a

	int16_t raw_Gx = (buffer[8] << 8) | buffer[9];
 8002126:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800212a:	b21b      	sxth	r3, r3
 800212c:	021b      	lsls	r3, r3, #8
 800212e:	b21a      	sxth	r2, r3
 8002130:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002134:	b21b      	sxth	r3, r3
 8002136:	4313      	orrs	r3, r2
 8002138:	873b      	strh	r3, [r7, #56]	@ 0x38
	int16_t raw_Gy = (buffer[10] << 8) | buffer[11];
 800213a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800213e:	b21b      	sxth	r3, r3
 8002140:	021b      	lsls	r3, r3, #8
 8002142:	b21a      	sxth	r2, r3
 8002144:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002148:	b21b      	sxth	r3, r3
 800214a:	4313      	orrs	r3, r2
 800214c:	86fb      	strh	r3, [r7, #54]	@ 0x36
	int16_t raw_Gz = (buffer[12] << 8) | buffer[13];
 800214e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002152:	b21b      	sxth	r3, r3
 8002154:	021b      	lsls	r3, r3, #8
 8002156:	b21a      	sxth	r2, r3
 8002158:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800215c:	b21b      	sxth	r3, r3
 800215e:	4313      	orrs	r3, r2
 8002160:	86bb      	strh	r3, [r7, #52]	@ 0x34

	mpu.Ax = raw_Ax / 16384.0f;
 8002162:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8002166:	ee07 3a90 	vmov	s15, r3
 800216a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800216e:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8002210 <MPU6050_Read+0x13c>
 8002172:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002176:	edc7 7a03 	vstr	s15, [r7, #12]
	mpu.Ay = raw_Ay / 16384.0f;
 800217a:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	@ 0x3c
 800217e:	ee07 3a90 	vmov	s15, r3
 8002182:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002186:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8002210 <MPU6050_Read+0x13c>
 800218a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800218e:	edc7 7a04 	vstr	s15, [r7, #16]
	mpu.Az = raw_Az / 16384.0f;
 8002192:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	@ 0x3a
 8002196:	ee07 3a90 	vmov	s15, r3
 800219a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800219e:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8002210 <MPU6050_Read+0x13c>
 80021a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021a6:	edc7 7a05 	vstr	s15, [r7, #20]

	mpu.Gx = raw_Gx / 131.0f;
 80021aa:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	@ 0x38
 80021ae:	ee07 3a90 	vmov	s15, r3
 80021b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021b6:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8002214 <MPU6050_Read+0x140>
 80021ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021be:	edc7 7a06 	vstr	s15, [r7, #24]
	mpu.Gy = raw_Gy / 131.0f;
 80021c2:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80021c6:	ee07 3a90 	vmov	s15, r3
 80021ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021ce:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8002214 <MPU6050_Read+0x140>
 80021d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021d6:	edc7 7a07 	vstr	s15, [r7, #28]
	mpu.Gz = raw_Gz / 131.0f;
 80021da:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 80021de:	ee07 3a90 	vmov	s15, r3
 80021e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021e6:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8002214 <MPU6050_Read+0x140>
 80021ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021ee:	edc7 7a08 	vstr	s15, [r7, #32]

	return mpu;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	461d      	mov	r5, r3
 80021f6:	f107 040c 	add.w	r4, r7, #12
 80021fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021fe:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002202:	e885 0003 	stmia.w	r5, {r0, r1}

}
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	3740      	adds	r7, #64	@ 0x40
 800220a:	46bd      	mov	sp, r7
 800220c:	bdb0      	pop	{r4, r5, r7, pc}
 800220e:	bf00      	nop
 8002210:	46800000 	.word	0x46800000
 8002214:	43030000 	.word	0x43030000

08002218 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800221c:	bf00      	nop
 800221e:	e7fd      	b.n	800221c <NMI_Handler+0x4>

08002220 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002224:	bf00      	nop
 8002226:	e7fd      	b.n	8002224 <HardFault_Handler+0x4>

08002228 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800222c:	bf00      	nop
 800222e:	e7fd      	b.n	800222c <MemManage_Handler+0x4>

08002230 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002234:	bf00      	nop
 8002236:	e7fd      	b.n	8002234 <BusFault_Handler+0x4>

08002238 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800223c:	bf00      	nop
 800223e:	e7fd      	b.n	800223c <UsageFault_Handler+0x4>

08002240 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002244:	bf00      	nop
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr

0800224e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800224e:	b580      	push	{r7, lr}
 8002250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002252:	f000 f9ad 	bl	80025b0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002256:	f001 ff61 	bl	800411c <xTaskGetSchedulerState>
 800225a:	4603      	mov	r3, r0
 800225c:	2b01      	cmp	r3, #1
 800225e:	d001      	beq.n	8002264 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002260:	f002 fe5a 	bl	8004f18 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002264:	bf00      	nop
 8002266:	bd80      	pop	{r7, pc}

08002268 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  return 1;
 800226c:	2301      	movs	r3, #1
}
 800226e:	4618      	mov	r0, r3
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <_kill>:

int _kill(int pid, int sig)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002282:	f003 fe89 	bl	8005f98 <__errno>
 8002286:	4603      	mov	r3, r0
 8002288:	2216      	movs	r2, #22
 800228a:	601a      	str	r2, [r3, #0]
  return -1;
 800228c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002290:	4618      	mov	r0, r3
 8002292:	3708      	adds	r7, #8
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}

08002298 <_exit>:

void _exit (int status)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022a0:	f04f 31ff 	mov.w	r1, #4294967295
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	f7ff ffe7 	bl	8002278 <_kill>
  while (1) {}    /* Make sure we hang here */
 80022aa:	bf00      	nop
 80022ac:	e7fd      	b.n	80022aa <_exit+0x12>

080022ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022ae:	b580      	push	{r7, lr}
 80022b0:	b086      	sub	sp, #24
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	60f8      	str	r0, [r7, #12]
 80022b6:	60b9      	str	r1, [r7, #8]
 80022b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ba:	2300      	movs	r3, #0
 80022bc:	617b      	str	r3, [r7, #20]
 80022be:	e00a      	b.n	80022d6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022c0:	f3af 8000 	nop.w
 80022c4:	4601      	mov	r1, r0
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	1c5a      	adds	r2, r3, #1
 80022ca:	60ba      	str	r2, [r7, #8]
 80022cc:	b2ca      	uxtb	r2, r1
 80022ce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	3301      	adds	r3, #1
 80022d4:	617b      	str	r3, [r7, #20]
 80022d6:	697a      	ldr	r2, [r7, #20]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	429a      	cmp	r2, r3
 80022dc:	dbf0      	blt.n	80022c0 <_read+0x12>
  }

  return len;
 80022de:	687b      	ldr	r3, [r7, #4]
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3718      	adds	r7, #24
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b086      	sub	sp, #24
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	60b9      	str	r1, [r7, #8]
 80022f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022f4:	2300      	movs	r3, #0
 80022f6:	617b      	str	r3, [r7, #20]
 80022f8:	e009      	b.n	800230e <_write+0x26>
  {
    __io_putchar(*ptr++);
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	1c5a      	adds	r2, r3, #1
 80022fe:	60ba      	str	r2, [r7, #8]
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	4618      	mov	r0, r3
 8002304:	f000 f888 	bl	8002418 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	3301      	adds	r3, #1
 800230c:	617b      	str	r3, [r7, #20]
 800230e:	697a      	ldr	r2, [r7, #20]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	429a      	cmp	r2, r3
 8002314:	dbf1      	blt.n	80022fa <_write+0x12>
  }
  return len;
 8002316:	687b      	ldr	r3, [r7, #4]
}
 8002318:	4618      	mov	r0, r3
 800231a:	3718      	adds	r7, #24
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <_close>:

int _close(int file)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002328:	f04f 33ff 	mov.w	r3, #4294967295
}
 800232c:	4618      	mov	r0, r3
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002348:	605a      	str	r2, [r3, #4]
  return 0;
 800234a:	2300      	movs	r3, #0
}
 800234c:	4618      	mov	r0, r3
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr

08002358 <_isatty>:

int _isatty(int file)
{
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002360:	2301      	movs	r3, #1
}
 8002362:	4618      	mov	r0, r3
 8002364:	370c      	adds	r7, #12
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr

0800236e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800236e:	b480      	push	{r7}
 8002370:	b085      	sub	sp, #20
 8002372:	af00      	add	r7, sp, #0
 8002374:	60f8      	str	r0, [r7, #12]
 8002376:	60b9      	str	r1, [r7, #8]
 8002378:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800237a:	2300      	movs	r3, #0
}
 800237c:	4618      	mov	r0, r3
 800237e:	3714      	adds	r7, #20
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b086      	sub	sp, #24
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002390:	4a14      	ldr	r2, [pc, #80]	@ (80023e4 <_sbrk+0x5c>)
 8002392:	4b15      	ldr	r3, [pc, #84]	@ (80023e8 <_sbrk+0x60>)
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800239c:	4b13      	ldr	r3, [pc, #76]	@ (80023ec <_sbrk+0x64>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d102      	bne.n	80023aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023a4:	4b11      	ldr	r3, [pc, #68]	@ (80023ec <_sbrk+0x64>)
 80023a6:	4a12      	ldr	r2, [pc, #72]	@ (80023f0 <_sbrk+0x68>)
 80023a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023aa:	4b10      	ldr	r3, [pc, #64]	@ (80023ec <_sbrk+0x64>)
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4413      	add	r3, r2
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d207      	bcs.n	80023c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023b8:	f003 fdee 	bl	8005f98 <__errno>
 80023bc:	4603      	mov	r3, r0
 80023be:	220c      	movs	r2, #12
 80023c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023c2:	f04f 33ff 	mov.w	r3, #4294967295
 80023c6:	e009      	b.n	80023dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023c8:	4b08      	ldr	r3, [pc, #32]	@ (80023ec <_sbrk+0x64>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023ce:	4b07      	ldr	r3, [pc, #28]	@ (80023ec <_sbrk+0x64>)
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4413      	add	r3, r2
 80023d6:	4a05      	ldr	r2, [pc, #20]	@ (80023ec <_sbrk+0x64>)
 80023d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023da:	68fb      	ldr	r3, [r7, #12]
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3718      	adds	r7, #24
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	20020000 	.word	0x20020000
 80023e8:	00000400 	.word	0x00000400
 80023ec:	20000220 	.word	0x20000220
 80023f0:	20004cc0 	.word	0x20004cc0

080023f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023f8:	4b06      	ldr	r3, [pc, #24]	@ (8002414 <SystemInit+0x20>)
 80023fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023fe:	4a05      	ldr	r2, [pc, #20]	@ (8002414 <SystemInit+0x20>)
 8002400:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002404:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002408:	bf00      	nop
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr
 8002412:	bf00      	nop
 8002414:	e000ed00 	.word	0xe000ed00

08002418 <__io_putchar>:
	while(!(USART2->SR & SR_RXNE)){}
	return USART2->DR;
}


int __io_putchar(int ch){
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
	uart2_write(ch);
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f000 f805 	bl	8002430 <uart2_write>
	return ch;
 8002426:	687b      	ldr	r3, [r7, #4]
}
 8002428:	4618      	mov	r0, r3
 800242a:	3708      	adds	r7, #8
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}

08002430 <uart2_write>:

void uart2_write(int ch){
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
	while(!(USART2->SR & SR_TXE)){}
 8002438:	bf00      	nop
 800243a:	4b08      	ldr	r3, [pc, #32]	@ (800245c <uart2_write+0x2c>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002442:	2b00      	cmp	r3, #0
 8002444:	d0f9      	beq.n	800243a <uart2_write+0xa>
	USART2->DR= ch & 0xFF;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a04      	ldr	r2, [pc, #16]	@ (800245c <uart2_write+0x2c>)
 800244a:	b2db      	uxtb	r3, r3
 800244c:	6053      	str	r3, [r2, #4]
}
 800244e:	bf00      	nop
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	40004400 	.word	0x40004400

08002460 <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t periphclk, uint32_t baudrate){
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	6039      	str	r1, [r7, #0]
	return ((periphclk+(baudrate/2U))/baudrate);
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	085a      	lsrs	r2, r3, #1
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	441a      	add	r2, r3
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	fbb2 f3f3 	udiv	r3, r2, r3
 8002478:	b29b      	uxth	r3, r3
}
 800247a:	4618      	mov	r0, r3
 800247c:	370c      	adds	r7, #12
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <uart_set_baudrate>:

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t periphclk, uint32_t baudrate){
 8002486:	b580      	push	{r7, lr}
 8002488:	b084      	sub	sp, #16
 800248a:	af00      	add	r7, sp, #0
 800248c:	60f8      	str	r0, [r7, #12]
 800248e:	60b9      	str	r1, [r7, #8]
 8002490:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(periphclk,baudrate);
 8002492:	6879      	ldr	r1, [r7, #4]
 8002494:	68b8      	ldr	r0, [r7, #8]
 8002496:	f7ff ffe3 	bl	8002460 <compute_uart_bd>
 800249a:	4603      	mov	r3, r0
 800249c:	461a      	mov	r2, r3
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	609a      	str	r2, [r3, #8]
}
 80024a2:	bf00      	nop
 80024a4:	3710      	adds	r7, #16
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
	...

080024ac <uart2_rxtx_init>:

void uart2_rxtx_init(void){
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= GPIOAEN;
 80024b0:	4b26      	ldr	r3, [pc, #152]	@ (800254c <uart2_rxtx_init+0xa0>)
 80024b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024b4:	4a25      	ldr	r2, [pc, #148]	@ (800254c <uart2_rxtx_init+0xa0>)
 80024b6:	f043 0301 	orr.w	r3, r3, #1
 80024ba:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->APB1ENR |= UART2EN;
 80024bc:	4b23      	ldr	r3, [pc, #140]	@ (800254c <uart2_rxtx_init+0xa0>)
 80024be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c0:	4a22      	ldr	r2, [pc, #136]	@ (800254c <uart2_rxtx_init+0xa0>)
 80024c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024c6:	6413      	str	r3, [r2, #64]	@ 0x40

	GPIOA->MODER &=~ (3U<<4);
 80024c8:	4b21      	ldr	r3, [pc, #132]	@ (8002550 <uart2_rxtx_init+0xa4>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a20      	ldr	r2, [pc, #128]	@ (8002550 <uart2_rxtx_init+0xa4>)
 80024ce:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80024d2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=  (2U<<4);
 80024d4:	4b1e      	ldr	r3, [pc, #120]	@ (8002550 <uart2_rxtx_init+0xa4>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a1d      	ldr	r2, [pc, #116]	@ (8002550 <uart2_rxtx_init+0xa4>)
 80024da:	f043 0320 	orr.w	r3, r3, #32
 80024de:	6013      	str	r3, [r2, #0]

	GPIOA->AFR[0] &=~ (0xF<<8);
 80024e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002550 <uart2_rxtx_init+0xa4>)
 80024e2:	6a1b      	ldr	r3, [r3, #32]
 80024e4:	4a1a      	ldr	r2, [pc, #104]	@ (8002550 <uart2_rxtx_init+0xa4>)
 80024e6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80024ea:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=  (0x7<<8);
 80024ec:	4b18      	ldr	r3, [pc, #96]	@ (8002550 <uart2_rxtx_init+0xa4>)
 80024ee:	6a1b      	ldr	r3, [r3, #32]
 80024f0:	4a17      	ldr	r2, [pc, #92]	@ (8002550 <uart2_rxtx_init+0xa4>)
 80024f2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80024f6:	6213      	str	r3, [r2, #32]

	GPIOA->MODER &=~ (3U<<6);
 80024f8:	4b15      	ldr	r3, [pc, #84]	@ (8002550 <uart2_rxtx_init+0xa4>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a14      	ldr	r2, [pc, #80]	@ (8002550 <uart2_rxtx_init+0xa4>)
 80024fe:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002502:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=  (2U<<6);
 8002504:	4b12      	ldr	r3, [pc, #72]	@ (8002550 <uart2_rxtx_init+0xa4>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a11      	ldr	r2, [pc, #68]	@ (8002550 <uart2_rxtx_init+0xa4>)
 800250a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800250e:	6013      	str	r3, [r2, #0]

	GPIOA->AFR[0] &=~ (0xF<<12);
 8002510:	4b0f      	ldr	r3, [pc, #60]	@ (8002550 <uart2_rxtx_init+0xa4>)
 8002512:	6a1b      	ldr	r3, [r3, #32]
 8002514:	4a0e      	ldr	r2, [pc, #56]	@ (8002550 <uart2_rxtx_init+0xa4>)
 8002516:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800251a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=  (0x7<<12);
 800251c:	4b0c      	ldr	r3, [pc, #48]	@ (8002550 <uart2_rxtx_init+0xa4>)
 800251e:	6a1b      	ldr	r3, [r3, #32]
 8002520:	4a0b      	ldr	r2, [pc, #44]	@ (8002550 <uart2_rxtx_init+0xa4>)
 8002522:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 8002526:	6213      	str	r3, [r2, #32]

	uart_set_baudrate(USART2,APB1_CLK,UART_BAUDRATE);
 8002528:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800252c:	4909      	ldr	r1, [pc, #36]	@ (8002554 <uart2_rxtx_init+0xa8>)
 800252e:	480a      	ldr	r0, [pc, #40]	@ (8002558 <uart2_rxtx_init+0xac>)
 8002530:	f7ff ffa9 	bl	8002486 <uart_set_baudrate>

	USART2->CR1 = (CR1_TE | CR1_RE);
 8002534:	4b08      	ldr	r3, [pc, #32]	@ (8002558 <uart2_rxtx_init+0xac>)
 8002536:	220c      	movs	r2, #12
 8002538:	60da      	str	r2, [r3, #12]
	USART2->CR1 |= CR1_UE;
 800253a:	4b07      	ldr	r3, [pc, #28]	@ (8002558 <uart2_rxtx_init+0xac>)
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	4a06      	ldr	r2, [pc, #24]	@ (8002558 <uart2_rxtx_init+0xac>)
 8002540:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002544:	60d3      	str	r3, [r2, #12]
}
 8002546:	bf00      	nop
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	40023800 	.word	0x40023800
 8002550:	40020000 	.word	0x40020000
 8002554:	00f42400 	.word	0x00f42400
 8002558:	40004400 	.word	0x40004400

0800255c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800255c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002594 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002560:	f7ff ff48 	bl	80023f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002564:	480c      	ldr	r0, [pc, #48]	@ (8002598 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002566:	490d      	ldr	r1, [pc, #52]	@ (800259c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002568:	4a0d      	ldr	r2, [pc, #52]	@ (80025a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800256a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800256c:	e002      	b.n	8002574 <LoopCopyDataInit>

0800256e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800256e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002570:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002572:	3304      	adds	r3, #4

08002574 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002574:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002576:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002578:	d3f9      	bcc.n	800256e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800257a:	4a0a      	ldr	r2, [pc, #40]	@ (80025a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800257c:	4c0a      	ldr	r4, [pc, #40]	@ (80025a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800257e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002580:	e001      	b.n	8002586 <LoopFillZerobss>

08002582 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002582:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002584:	3204      	adds	r2, #4

08002586 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002586:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002588:	d3fb      	bcc.n	8002582 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800258a:	f003 fd0b 	bl	8005fa4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800258e:	f7ff fd15 	bl	8001fbc <main>
  bx  lr    
 8002592:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002594:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002598:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800259c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80025a0:	080081a4 	.word	0x080081a4
  ldr r2, =_sbss
 80025a4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80025a8:	20004cc0 	.word	0x20004cc0

080025ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025ac:	e7fe      	b.n	80025ac <ADC_IRQHandler>
	...

080025b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025b4:	4b06      	ldr	r3, [pc, #24]	@ (80025d0 <HAL_IncTick+0x20>)
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	461a      	mov	r2, r3
 80025ba:	4b06      	ldr	r3, [pc, #24]	@ (80025d4 <HAL_IncTick+0x24>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4413      	add	r3, r2
 80025c0:	4a04      	ldr	r2, [pc, #16]	@ (80025d4 <HAL_IncTick+0x24>)
 80025c2:	6013      	str	r3, [r2, #0]
}
 80025c4:	bf00      	nop
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr
 80025ce:	bf00      	nop
 80025d0:	20000004 	.word	0x20000004
 80025d4:	20000224 	.word	0x20000224

080025d8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	60f8      	str	r0, [r7, #12]
 80025e0:	60b9      	str	r1, [r7, #8]
 80025e2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	4a07      	ldr	r2, [pc, #28]	@ (8002604 <vApplicationGetIdleTaskMemory+0x2c>)
 80025e8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	4a06      	ldr	r2, [pc, #24]	@ (8002608 <vApplicationGetIdleTaskMemory+0x30>)
 80025ee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2280      	movs	r2, #128	@ 0x80
 80025f4:	601a      	str	r2, [r3, #0]
}
 80025f6:	bf00      	nop
 80025f8:	3714      	adds	r7, #20
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	20000228 	.word	0x20000228
 8002608:	20000284 	.word	0x20000284

0800260c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800260c:	b480      	push	{r7}
 800260e:	b085      	sub	sp, #20
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	4a07      	ldr	r2, [pc, #28]	@ (8002638 <vApplicationGetTimerTaskMemory+0x2c>)
 800261c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	4a06      	ldr	r2, [pc, #24]	@ (800263c <vApplicationGetTimerTaskMemory+0x30>)
 8002622:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800262a:	601a      	str	r2, [r3, #0]
}
 800262c:	bf00      	nop
 800262e:	3714      	adds	r7, #20
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr
 8002638:	20000484 	.word	0x20000484
 800263c:	200004e0 	.word	0x200004e0

08002640 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f103 0208 	add.w	r2, r3, #8
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	f04f 32ff 	mov.w	r2, #4294967295
 8002658:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f103 0208 	add.w	r2, r3, #8
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	f103 0208 	add.w	r2, r3, #8
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2200      	movs	r2, #0
 8002672:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002674:	bf00      	nop
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2200      	movs	r2, #0
 800268c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800268e:	bf00      	nop
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr

0800269a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800269a:	b480      	push	{r7}
 800269c:	b085      	sub	sp, #20
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
 80026a2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	68fa      	ldr	r2, [r7, #12]
 80026ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	689a      	ldr	r2, [r3, #8]
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	683a      	ldr	r2, [r7, #0]
 80026be:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	683a      	ldr	r2, [r7, #0]
 80026c4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	1c5a      	adds	r2, r3, #1
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	601a      	str	r2, [r3, #0]
}
 80026d6:	bf00      	nop
 80026d8:	3714      	adds	r7, #20
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr

080026e2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80026e2:	b480      	push	{r7}
 80026e4:	b085      	sub	sp, #20
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
 80026ea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026f8:	d103      	bne.n	8002702 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	691b      	ldr	r3, [r3, #16]
 80026fe:	60fb      	str	r3, [r7, #12]
 8002700:	e00c      	b.n	800271c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	3308      	adds	r3, #8
 8002706:	60fb      	str	r3, [r7, #12]
 8002708:	e002      	b.n	8002710 <vListInsert+0x2e>
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	60fb      	str	r3, [r7, #12]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	68ba      	ldr	r2, [r7, #8]
 8002718:	429a      	cmp	r2, r3
 800271a:	d2f6      	bcs.n	800270a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	685a      	ldr	r2, [r3, #4]
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	683a      	ldr	r2, [r7, #0]
 800272a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	68fa      	ldr	r2, [r7, #12]
 8002730:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	683a      	ldr	r2, [r7, #0]
 8002736:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	1c5a      	adds	r2, r3, #1
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	601a      	str	r2, [r3, #0]
}
 8002748:	bf00      	nop
 800274a:	3714      	adds	r7, #20
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr

08002754 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002754:	b480      	push	{r7}
 8002756:	b085      	sub	sp, #20
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	691b      	ldr	r3, [r3, #16]
 8002760:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	6892      	ldr	r2, [r2, #8]
 800276a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	6852      	ldr	r2, [r2, #4]
 8002774:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	429a      	cmp	r2, r3
 800277e:	d103      	bne.n	8002788 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	689a      	ldr	r2, [r3, #8]
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2200      	movs	r2, #0
 800278c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	1e5a      	subs	r2, r3, #1
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
}
 800279c:	4618      	mov	r0, r3
 800279e:	3714      	adds	r7, #20
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr

080027a8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d10b      	bne.n	80027d4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80027bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027c0:	f383 8811 	msr	BASEPRI, r3
 80027c4:	f3bf 8f6f 	isb	sy
 80027c8:	f3bf 8f4f 	dsb	sy
 80027cc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80027ce:	bf00      	nop
 80027d0:	bf00      	nop
 80027d2:	e7fd      	b.n	80027d0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80027d4:	f002 fb10 	bl	8004df8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027e0:	68f9      	ldr	r1, [r7, #12]
 80027e2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80027e4:	fb01 f303 	mul.w	r3, r1, r3
 80027e8:	441a      	add	r2, r3
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2200      	movs	r2, #0
 80027f2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002804:	3b01      	subs	r3, #1
 8002806:	68f9      	ldr	r1, [r7, #12]
 8002808:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800280a:	fb01 f303 	mul.w	r3, r1, r3
 800280e:	441a      	add	r2, r3
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	22ff      	movs	r2, #255	@ 0xff
 8002818:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	22ff      	movs	r2, #255	@ 0xff
 8002820:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d114      	bne.n	8002854 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	691b      	ldr	r3, [r3, #16]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d01a      	beq.n	8002868 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	3310      	adds	r3, #16
 8002836:	4618      	mov	r0, r3
 8002838:	f001 fab0 	bl	8003d9c <xTaskRemoveFromEventList>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d012      	beq.n	8002868 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002842:	4b0d      	ldr	r3, [pc, #52]	@ (8002878 <xQueueGenericReset+0xd0>)
 8002844:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002848:	601a      	str	r2, [r3, #0]
 800284a:	f3bf 8f4f 	dsb	sy
 800284e:	f3bf 8f6f 	isb	sy
 8002852:	e009      	b.n	8002868 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	3310      	adds	r3, #16
 8002858:	4618      	mov	r0, r3
 800285a:	f7ff fef1 	bl	8002640 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	3324      	adds	r3, #36	@ 0x24
 8002862:	4618      	mov	r0, r3
 8002864:	f7ff feec 	bl	8002640 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002868:	f002 faf8 	bl	8004e5c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800286c:	2301      	movs	r3, #1
}
 800286e:	4618      	mov	r0, r3
 8002870:	3710      	adds	r7, #16
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	e000ed04 	.word	0xe000ed04

0800287c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800287c:	b580      	push	{r7, lr}
 800287e:	b08e      	sub	sp, #56	@ 0x38
 8002880:	af02      	add	r7, sp, #8
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	607a      	str	r2, [r7, #4]
 8002888:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d10b      	bne.n	80028a8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002894:	f383 8811 	msr	BASEPRI, r3
 8002898:	f3bf 8f6f 	isb	sy
 800289c:	f3bf 8f4f 	dsb	sy
 80028a0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80028a2:	bf00      	nop
 80028a4:	bf00      	nop
 80028a6:	e7fd      	b.n	80028a4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d10b      	bne.n	80028c6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80028ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028b2:	f383 8811 	msr	BASEPRI, r3
 80028b6:	f3bf 8f6f 	isb	sy
 80028ba:	f3bf 8f4f 	dsb	sy
 80028be:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80028c0:	bf00      	nop
 80028c2:	bf00      	nop
 80028c4:	e7fd      	b.n	80028c2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d002      	beq.n	80028d2 <xQueueGenericCreateStatic+0x56>
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <xQueueGenericCreateStatic+0x5a>
 80028d2:	2301      	movs	r3, #1
 80028d4:	e000      	b.n	80028d8 <xQueueGenericCreateStatic+0x5c>
 80028d6:	2300      	movs	r3, #0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d10b      	bne.n	80028f4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80028dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028e0:	f383 8811 	msr	BASEPRI, r3
 80028e4:	f3bf 8f6f 	isb	sy
 80028e8:	f3bf 8f4f 	dsb	sy
 80028ec:	623b      	str	r3, [r7, #32]
}
 80028ee:	bf00      	nop
 80028f0:	bf00      	nop
 80028f2:	e7fd      	b.n	80028f0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d102      	bne.n	8002900 <xQueueGenericCreateStatic+0x84>
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d101      	bne.n	8002904 <xQueueGenericCreateStatic+0x88>
 8002900:	2301      	movs	r3, #1
 8002902:	e000      	b.n	8002906 <xQueueGenericCreateStatic+0x8a>
 8002904:	2300      	movs	r3, #0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d10b      	bne.n	8002922 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800290a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800290e:	f383 8811 	msr	BASEPRI, r3
 8002912:	f3bf 8f6f 	isb	sy
 8002916:	f3bf 8f4f 	dsb	sy
 800291a:	61fb      	str	r3, [r7, #28]
}
 800291c:	bf00      	nop
 800291e:	bf00      	nop
 8002920:	e7fd      	b.n	800291e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002922:	2350      	movs	r3, #80	@ 0x50
 8002924:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	2b50      	cmp	r3, #80	@ 0x50
 800292a:	d00b      	beq.n	8002944 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800292c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002930:	f383 8811 	msr	BASEPRI, r3
 8002934:	f3bf 8f6f 	isb	sy
 8002938:	f3bf 8f4f 	dsb	sy
 800293c:	61bb      	str	r3, [r7, #24]
}
 800293e:	bf00      	nop
 8002940:	bf00      	nop
 8002942:	e7fd      	b.n	8002940 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002944:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800294a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800294c:	2b00      	cmp	r3, #0
 800294e:	d00d      	beq.n	800296c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002952:	2201      	movs	r2, #1
 8002954:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002958:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800295c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800295e:	9300      	str	r3, [sp, #0]
 8002960:	4613      	mov	r3, r2
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	68b9      	ldr	r1, [r7, #8]
 8002966:	68f8      	ldr	r0, [r7, #12]
 8002968:	f000 f840 	bl	80029ec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800296c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800296e:	4618      	mov	r0, r3
 8002970:	3730      	adds	r7, #48	@ 0x30
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}

08002976 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002976:	b580      	push	{r7, lr}
 8002978:	b08a      	sub	sp, #40	@ 0x28
 800297a:	af02      	add	r7, sp, #8
 800297c:	60f8      	str	r0, [r7, #12]
 800297e:	60b9      	str	r1, [r7, #8]
 8002980:	4613      	mov	r3, r2
 8002982:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d10b      	bne.n	80029a2 <xQueueGenericCreate+0x2c>
	__asm volatile
 800298a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800298e:	f383 8811 	msr	BASEPRI, r3
 8002992:	f3bf 8f6f 	isb	sy
 8002996:	f3bf 8f4f 	dsb	sy
 800299a:	613b      	str	r3, [r7, #16]
}
 800299c:	bf00      	nop
 800299e:	bf00      	nop
 80029a0:	e7fd      	b.n	800299e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	68ba      	ldr	r2, [r7, #8]
 80029a6:	fb02 f303 	mul.w	r3, r2, r3
 80029aa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	3350      	adds	r3, #80	@ 0x50
 80029b0:	4618      	mov	r0, r3
 80029b2:	f002 fb43 	bl	800503c <pvPortMalloc>
 80029b6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d011      	beq.n	80029e2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80029be:	69bb      	ldr	r3, [r7, #24]
 80029c0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	3350      	adds	r3, #80	@ 0x50
 80029c6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	2200      	movs	r2, #0
 80029cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80029d0:	79fa      	ldrb	r2, [r7, #7]
 80029d2:	69bb      	ldr	r3, [r7, #24]
 80029d4:	9300      	str	r3, [sp, #0]
 80029d6:	4613      	mov	r3, r2
 80029d8:	697a      	ldr	r2, [r7, #20]
 80029da:	68b9      	ldr	r1, [r7, #8]
 80029dc:	68f8      	ldr	r0, [r7, #12]
 80029de:	f000 f805 	bl	80029ec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80029e2:	69bb      	ldr	r3, [r7, #24]
	}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3720      	adds	r7, #32
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}

080029ec <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	60b9      	str	r1, [r7, #8]
 80029f6:	607a      	str	r2, [r7, #4]
 80029f8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d103      	bne.n	8002a08 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	69ba      	ldr	r2, [r7, #24]
 8002a04:	601a      	str	r2, [r3, #0]
 8002a06:	e002      	b.n	8002a0e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	68fa      	ldr	r2, [r7, #12]
 8002a12:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	68ba      	ldr	r2, [r7, #8]
 8002a18:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002a1a:	2101      	movs	r1, #1
 8002a1c:	69b8      	ldr	r0, [r7, #24]
 8002a1e:	f7ff fec3 	bl	80027a8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002a22:	69bb      	ldr	r3, [r7, #24]
 8002a24:	78fa      	ldrb	r2, [r7, #3]
 8002a26:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002a2a:	bf00      	nop
 8002a2c:	3710      	adds	r7, #16
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}

08002a32 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b082      	sub	sp, #8
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d00e      	beq.n	8002a5e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8002a52:	2300      	movs	r3, #0
 8002a54:	2200      	movs	r2, #0
 8002a56:	2100      	movs	r1, #0
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f000 f81d 	bl	8002a98 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8002a5e:	bf00      	nop
 8002a60:	3708      	adds	r7, #8
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b086      	sub	sp, #24
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8002a70:	2301      	movs	r3, #1
 8002a72:	617b      	str	r3, [r7, #20]
 8002a74:	2300      	movs	r3, #0
 8002a76:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8002a78:	79fb      	ldrb	r3, [r7, #7]
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	6939      	ldr	r1, [r7, #16]
 8002a7e:	6978      	ldr	r0, [r7, #20]
 8002a80:	f7ff ff79 	bl	8002976 <xQueueGenericCreate>
 8002a84:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8002a86:	68f8      	ldr	r0, [r7, #12]
 8002a88:	f7ff ffd3 	bl	8002a32 <prvInitialiseMutex>

		return xNewQueue;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
	}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3718      	adds	r7, #24
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
	...

08002a98 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b08e      	sub	sp, #56	@ 0x38
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	60b9      	str	r1, [r7, #8]
 8002aa2:	607a      	str	r2, [r7, #4]
 8002aa4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d10b      	bne.n	8002acc <xQueueGenericSend+0x34>
	__asm volatile
 8002ab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ab8:	f383 8811 	msr	BASEPRI, r3
 8002abc:	f3bf 8f6f 	isb	sy
 8002ac0:	f3bf 8f4f 	dsb	sy
 8002ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002ac6:	bf00      	nop
 8002ac8:	bf00      	nop
 8002aca:	e7fd      	b.n	8002ac8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d103      	bne.n	8002ada <xQueueGenericSend+0x42>
 8002ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d101      	bne.n	8002ade <xQueueGenericSend+0x46>
 8002ada:	2301      	movs	r3, #1
 8002adc:	e000      	b.n	8002ae0 <xQueueGenericSend+0x48>
 8002ade:	2300      	movs	r3, #0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d10b      	bne.n	8002afc <xQueueGenericSend+0x64>
	__asm volatile
 8002ae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ae8:	f383 8811 	msr	BASEPRI, r3
 8002aec:	f3bf 8f6f 	isb	sy
 8002af0:	f3bf 8f4f 	dsb	sy
 8002af4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002af6:	bf00      	nop
 8002af8:	bf00      	nop
 8002afa:	e7fd      	b.n	8002af8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d103      	bne.n	8002b0a <xQueueGenericSend+0x72>
 8002b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d101      	bne.n	8002b0e <xQueueGenericSend+0x76>
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e000      	b.n	8002b10 <xQueueGenericSend+0x78>
 8002b0e:	2300      	movs	r3, #0
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d10b      	bne.n	8002b2c <xQueueGenericSend+0x94>
	__asm volatile
 8002b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b18:	f383 8811 	msr	BASEPRI, r3
 8002b1c:	f3bf 8f6f 	isb	sy
 8002b20:	f3bf 8f4f 	dsb	sy
 8002b24:	623b      	str	r3, [r7, #32]
}
 8002b26:	bf00      	nop
 8002b28:	bf00      	nop
 8002b2a:	e7fd      	b.n	8002b28 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002b2c:	f001 faf6 	bl	800411c <xTaskGetSchedulerState>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d102      	bne.n	8002b3c <xQueueGenericSend+0xa4>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d101      	bne.n	8002b40 <xQueueGenericSend+0xa8>
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e000      	b.n	8002b42 <xQueueGenericSend+0xaa>
 8002b40:	2300      	movs	r3, #0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d10b      	bne.n	8002b5e <xQueueGenericSend+0xc6>
	__asm volatile
 8002b46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b4a:	f383 8811 	msr	BASEPRI, r3
 8002b4e:	f3bf 8f6f 	isb	sy
 8002b52:	f3bf 8f4f 	dsb	sy
 8002b56:	61fb      	str	r3, [r7, #28]
}
 8002b58:	bf00      	nop
 8002b5a:	bf00      	nop
 8002b5c:	e7fd      	b.n	8002b5a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002b5e:	f002 f94b 	bl	8004df8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d302      	bcc.n	8002b74 <xQueueGenericSend+0xdc>
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d129      	bne.n	8002bc8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002b74:	683a      	ldr	r2, [r7, #0]
 8002b76:	68b9      	ldr	r1, [r7, #8]
 8002b78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002b7a:	f000 fb37 	bl	80031ec <prvCopyDataToQueue>
 8002b7e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d010      	beq.n	8002baa <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b8a:	3324      	adds	r3, #36	@ 0x24
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f001 f905 	bl	8003d9c <xTaskRemoveFromEventList>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d013      	beq.n	8002bc0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002b98:	4b3f      	ldr	r3, [pc, #252]	@ (8002c98 <xQueueGenericSend+0x200>)
 8002b9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b9e:	601a      	str	r2, [r3, #0]
 8002ba0:	f3bf 8f4f 	dsb	sy
 8002ba4:	f3bf 8f6f 	isb	sy
 8002ba8:	e00a      	b.n	8002bc0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d007      	beq.n	8002bc0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002bb0:	4b39      	ldr	r3, [pc, #228]	@ (8002c98 <xQueueGenericSend+0x200>)
 8002bb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002bb6:	601a      	str	r2, [r3, #0]
 8002bb8:	f3bf 8f4f 	dsb	sy
 8002bbc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002bc0:	f002 f94c 	bl	8004e5c <vPortExitCritical>
				return pdPASS;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e063      	b.n	8002c90 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d103      	bne.n	8002bd6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002bce:	f002 f945 	bl	8004e5c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	e05c      	b.n	8002c90 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002bd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d106      	bne.n	8002bea <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002bdc:	f107 0314 	add.w	r3, r7, #20
 8002be0:	4618      	mov	r0, r3
 8002be2:	f001 f93f 	bl	8003e64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002be6:	2301      	movs	r3, #1
 8002be8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002bea:	f002 f937 	bl	8004e5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002bee:	f000 feaf 	bl	8003950 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002bf2:	f002 f901 	bl	8004df8 <vPortEnterCritical>
 8002bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bf8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002bfc:	b25b      	sxtb	r3, r3
 8002bfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c02:	d103      	bne.n	8002c0c <xQueueGenericSend+0x174>
 8002c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c06:	2200      	movs	r2, #0
 8002c08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c0e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002c12:	b25b      	sxtb	r3, r3
 8002c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c18:	d103      	bne.n	8002c22 <xQueueGenericSend+0x18a>
 8002c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002c22:	f002 f91b 	bl	8004e5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002c26:	1d3a      	adds	r2, r7, #4
 8002c28:	f107 0314 	add.w	r3, r7, #20
 8002c2c:	4611      	mov	r1, r2
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f001 f92e 	bl	8003e90 <xTaskCheckForTimeOut>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d124      	bne.n	8002c84 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002c3a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002c3c:	f000 fbce 	bl	80033dc <prvIsQueueFull>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d018      	beq.n	8002c78 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c48:	3310      	adds	r3, #16
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	4611      	mov	r1, r2
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f001 f852 	bl	8003cf8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002c54:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002c56:	f000 fb59 	bl	800330c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002c5a:	f000 fe87 	bl	800396c <xTaskResumeAll>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	f47f af7c 	bne.w	8002b5e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8002c66:	4b0c      	ldr	r3, [pc, #48]	@ (8002c98 <xQueueGenericSend+0x200>)
 8002c68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c6c:	601a      	str	r2, [r3, #0]
 8002c6e:	f3bf 8f4f 	dsb	sy
 8002c72:	f3bf 8f6f 	isb	sy
 8002c76:	e772      	b.n	8002b5e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002c78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002c7a:	f000 fb47 	bl	800330c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002c7e:	f000 fe75 	bl	800396c <xTaskResumeAll>
 8002c82:	e76c      	b.n	8002b5e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002c84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002c86:	f000 fb41 	bl	800330c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002c8a:	f000 fe6f 	bl	800396c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002c8e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3738      	adds	r7, #56	@ 0x38
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	e000ed04 	.word	0xe000ed04

08002c9c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b090      	sub	sp, #64	@ 0x40
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	60b9      	str	r1, [r7, #8]
 8002ca6:	607a      	str	r2, [r7, #4]
 8002ca8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8002cae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d10b      	bne.n	8002ccc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cb8:	f383 8811 	msr	BASEPRI, r3
 8002cbc:	f3bf 8f6f 	isb	sy
 8002cc0:	f3bf 8f4f 	dsb	sy
 8002cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002cc6:	bf00      	nop
 8002cc8:	bf00      	nop
 8002cca:	e7fd      	b.n	8002cc8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d103      	bne.n	8002cda <xQueueGenericSendFromISR+0x3e>
 8002cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d101      	bne.n	8002cde <xQueueGenericSendFromISR+0x42>
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e000      	b.n	8002ce0 <xQueueGenericSendFromISR+0x44>
 8002cde:	2300      	movs	r3, #0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d10b      	bne.n	8002cfc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ce8:	f383 8811 	msr	BASEPRI, r3
 8002cec:	f3bf 8f6f 	isb	sy
 8002cf0:	f3bf 8f4f 	dsb	sy
 8002cf4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002cf6:	bf00      	nop
 8002cf8:	bf00      	nop
 8002cfa:	e7fd      	b.n	8002cf8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	d103      	bne.n	8002d0a <xQueueGenericSendFromISR+0x6e>
 8002d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d101      	bne.n	8002d0e <xQueueGenericSendFromISR+0x72>
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e000      	b.n	8002d10 <xQueueGenericSendFromISR+0x74>
 8002d0e:	2300      	movs	r3, #0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d10b      	bne.n	8002d2c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8002d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d18:	f383 8811 	msr	BASEPRI, r3
 8002d1c:	f3bf 8f6f 	isb	sy
 8002d20:	f3bf 8f4f 	dsb	sy
 8002d24:	623b      	str	r3, [r7, #32]
}
 8002d26:	bf00      	nop
 8002d28:	bf00      	nop
 8002d2a:	e7fd      	b.n	8002d28 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002d2c:	f002 f944 	bl	8004fb8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002d30:	f3ef 8211 	mrs	r2, BASEPRI
 8002d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d38:	f383 8811 	msr	BASEPRI, r3
 8002d3c:	f3bf 8f6f 	isb	sy
 8002d40:	f3bf 8f4f 	dsb	sy
 8002d44:	61fa      	str	r2, [r7, #28]
 8002d46:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002d48:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002d4a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002d50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d302      	bcc.n	8002d5e <xQueueGenericSendFromISR+0xc2>
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d12f      	bne.n	8002dbe <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d60:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002d64:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002d6e:	683a      	ldr	r2, [r7, #0]
 8002d70:	68b9      	ldr	r1, [r7, #8]
 8002d72:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002d74:	f000 fa3a 	bl	80031ec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002d78:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d80:	d112      	bne.n	8002da8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d016      	beq.n	8002db8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d8c:	3324      	adds	r3, #36	@ 0x24
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f001 f804 	bl	8003d9c <xTaskRemoveFromEventList>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00e      	beq.n	8002db8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d00b      	beq.n	8002db8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2201      	movs	r2, #1
 8002da4:	601a      	str	r2, [r3, #0]
 8002da6:	e007      	b.n	8002db8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002da8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002dac:	3301      	adds	r3, #1
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	b25a      	sxtb	r2, r3
 8002db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002db4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8002db8:	2301      	movs	r3, #1
 8002dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8002dbc:	e001      	b.n	8002dc2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002dc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dc4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002dcc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002dce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3740      	adds	r7, #64	@ 0x40
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b08c      	sub	sp, #48	@ 0x30
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	60b9      	str	r1, [r7, #8]
 8002de2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002de4:	2300      	movs	r3, #0
 8002de6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d10b      	bne.n	8002e0a <xQueueReceive+0x32>
	__asm volatile
 8002df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002df6:	f383 8811 	msr	BASEPRI, r3
 8002dfa:	f3bf 8f6f 	isb	sy
 8002dfe:	f3bf 8f4f 	dsb	sy
 8002e02:	623b      	str	r3, [r7, #32]
}
 8002e04:	bf00      	nop
 8002e06:	bf00      	nop
 8002e08:	e7fd      	b.n	8002e06 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d103      	bne.n	8002e18 <xQueueReceive+0x40>
 8002e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d101      	bne.n	8002e1c <xQueueReceive+0x44>
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e000      	b.n	8002e1e <xQueueReceive+0x46>
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d10b      	bne.n	8002e3a <xQueueReceive+0x62>
	__asm volatile
 8002e22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e26:	f383 8811 	msr	BASEPRI, r3
 8002e2a:	f3bf 8f6f 	isb	sy
 8002e2e:	f3bf 8f4f 	dsb	sy
 8002e32:	61fb      	str	r3, [r7, #28]
}
 8002e34:	bf00      	nop
 8002e36:	bf00      	nop
 8002e38:	e7fd      	b.n	8002e36 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002e3a:	f001 f96f 	bl	800411c <xTaskGetSchedulerState>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d102      	bne.n	8002e4a <xQueueReceive+0x72>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d101      	bne.n	8002e4e <xQueueReceive+0x76>
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e000      	b.n	8002e50 <xQueueReceive+0x78>
 8002e4e:	2300      	movs	r3, #0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d10b      	bne.n	8002e6c <xQueueReceive+0x94>
	__asm volatile
 8002e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e58:	f383 8811 	msr	BASEPRI, r3
 8002e5c:	f3bf 8f6f 	isb	sy
 8002e60:	f3bf 8f4f 	dsb	sy
 8002e64:	61bb      	str	r3, [r7, #24]
}
 8002e66:	bf00      	nop
 8002e68:	bf00      	nop
 8002e6a:	e7fd      	b.n	8002e68 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002e6c:	f001 ffc4 	bl	8004df8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e74:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d01f      	beq.n	8002ebc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002e7c:	68b9      	ldr	r1, [r7, #8]
 8002e7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002e80:	f000 fa1e 	bl	80032c0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e86:	1e5a      	subs	r2, r3, #1
 8002e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e8a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e8e:	691b      	ldr	r3, [r3, #16]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d00f      	beq.n	8002eb4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e96:	3310      	adds	r3, #16
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f000 ff7f 	bl	8003d9c <xTaskRemoveFromEventList>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d007      	beq.n	8002eb4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002ea4:	4b3c      	ldr	r3, [pc, #240]	@ (8002f98 <xQueueReceive+0x1c0>)
 8002ea6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002eaa:	601a      	str	r2, [r3, #0]
 8002eac:	f3bf 8f4f 	dsb	sy
 8002eb0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002eb4:	f001 ffd2 	bl	8004e5c <vPortExitCritical>
				return pdPASS;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e069      	b.n	8002f90 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d103      	bne.n	8002eca <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002ec2:	f001 ffcb 	bl	8004e5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	e062      	b.n	8002f90 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d106      	bne.n	8002ede <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002ed0:	f107 0310 	add.w	r3, r7, #16
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f000 ffc5 	bl	8003e64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002eda:	2301      	movs	r3, #1
 8002edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002ede:	f001 ffbd 	bl	8004e5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002ee2:	f000 fd35 	bl	8003950 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002ee6:	f001 ff87 	bl	8004df8 <vPortEnterCritical>
 8002eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002ef0:	b25b      	sxtb	r3, r3
 8002ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ef6:	d103      	bne.n	8002f00 <xQueueReceive+0x128>
 8002ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002efa:	2200      	movs	r2, #0
 8002efc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f02:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002f06:	b25b      	sxtb	r3, r3
 8002f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f0c:	d103      	bne.n	8002f16 <xQueueReceive+0x13e>
 8002f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f10:	2200      	movs	r2, #0
 8002f12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002f16:	f001 ffa1 	bl	8004e5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002f1a:	1d3a      	adds	r2, r7, #4
 8002f1c:	f107 0310 	add.w	r3, r7, #16
 8002f20:	4611      	mov	r1, r2
 8002f22:	4618      	mov	r0, r3
 8002f24:	f000 ffb4 	bl	8003e90 <xTaskCheckForTimeOut>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d123      	bne.n	8002f76 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002f2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f30:	f000 fa3e 	bl	80033b0 <prvIsQueueEmpty>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d017      	beq.n	8002f6a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f3c:	3324      	adds	r3, #36	@ 0x24
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	4611      	mov	r1, r2
 8002f42:	4618      	mov	r0, r3
 8002f44:	f000 fed8 	bl	8003cf8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002f48:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f4a:	f000 f9df 	bl	800330c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002f4e:	f000 fd0d 	bl	800396c <xTaskResumeAll>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d189      	bne.n	8002e6c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8002f58:	4b0f      	ldr	r3, [pc, #60]	@ (8002f98 <xQueueReceive+0x1c0>)
 8002f5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f5e:	601a      	str	r2, [r3, #0]
 8002f60:	f3bf 8f4f 	dsb	sy
 8002f64:	f3bf 8f6f 	isb	sy
 8002f68:	e780      	b.n	8002e6c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002f6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f6c:	f000 f9ce 	bl	800330c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002f70:	f000 fcfc 	bl	800396c <xTaskResumeAll>
 8002f74:	e77a      	b.n	8002e6c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002f76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f78:	f000 f9c8 	bl	800330c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002f7c:	f000 fcf6 	bl	800396c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002f80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f82:	f000 fa15 	bl	80033b0 <prvIsQueueEmpty>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	f43f af6f 	beq.w	8002e6c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002f8e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	3730      	adds	r7, #48	@ 0x30
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}
 8002f98:	e000ed04 	.word	0xe000ed04

08002f9c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b08e      	sub	sp, #56	@ 0x38
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d10b      	bne.n	8002fd0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8002fb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fbc:	f383 8811 	msr	BASEPRI, r3
 8002fc0:	f3bf 8f6f 	isb	sy
 8002fc4:	f3bf 8f4f 	dsb	sy
 8002fc8:	623b      	str	r3, [r7, #32]
}
 8002fca:	bf00      	nop
 8002fcc:	bf00      	nop
 8002fce:	e7fd      	b.n	8002fcc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d00b      	beq.n	8002ff0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8002fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fdc:	f383 8811 	msr	BASEPRI, r3
 8002fe0:	f3bf 8f6f 	isb	sy
 8002fe4:	f3bf 8f4f 	dsb	sy
 8002fe8:	61fb      	str	r3, [r7, #28]
}
 8002fea:	bf00      	nop
 8002fec:	bf00      	nop
 8002fee:	e7fd      	b.n	8002fec <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002ff0:	f001 f894 	bl	800411c <xTaskGetSchedulerState>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d102      	bne.n	8003000 <xQueueSemaphoreTake+0x64>
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d101      	bne.n	8003004 <xQueueSemaphoreTake+0x68>
 8003000:	2301      	movs	r3, #1
 8003002:	e000      	b.n	8003006 <xQueueSemaphoreTake+0x6a>
 8003004:	2300      	movs	r3, #0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d10b      	bne.n	8003022 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800300a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800300e:	f383 8811 	msr	BASEPRI, r3
 8003012:	f3bf 8f6f 	isb	sy
 8003016:	f3bf 8f4f 	dsb	sy
 800301a:	61bb      	str	r3, [r7, #24]
}
 800301c:	bf00      	nop
 800301e:	bf00      	nop
 8003020:	e7fd      	b.n	800301e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003022:	f001 fee9 	bl	8004df8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003028:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800302a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800302c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800302e:	2b00      	cmp	r3, #0
 8003030:	d024      	beq.n	800307c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003034:	1e5a      	subs	r2, r3, #1
 8003036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003038:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800303a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d104      	bne.n	800304c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003042:	f001 f9e5 	bl	8004410 <pvTaskIncrementMutexHeldCount>
 8003046:	4602      	mov	r2, r0
 8003048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800304a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800304c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800304e:	691b      	ldr	r3, [r3, #16]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d00f      	beq.n	8003074 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003056:	3310      	adds	r3, #16
 8003058:	4618      	mov	r0, r3
 800305a:	f000 fe9f 	bl	8003d9c <xTaskRemoveFromEventList>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d007      	beq.n	8003074 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003064:	4b54      	ldr	r3, [pc, #336]	@ (80031b8 <xQueueSemaphoreTake+0x21c>)
 8003066:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800306a:	601a      	str	r2, [r3, #0]
 800306c:	f3bf 8f4f 	dsb	sy
 8003070:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003074:	f001 fef2 	bl	8004e5c <vPortExitCritical>
				return pdPASS;
 8003078:	2301      	movs	r3, #1
 800307a:	e098      	b.n	80031ae <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d112      	bne.n	80030a8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003084:	2b00      	cmp	r3, #0
 8003086:	d00b      	beq.n	80030a0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8003088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800308c:	f383 8811 	msr	BASEPRI, r3
 8003090:	f3bf 8f6f 	isb	sy
 8003094:	f3bf 8f4f 	dsb	sy
 8003098:	617b      	str	r3, [r7, #20]
}
 800309a:	bf00      	nop
 800309c:	bf00      	nop
 800309e:	e7fd      	b.n	800309c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80030a0:	f001 fedc 	bl	8004e5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80030a4:	2300      	movs	r3, #0
 80030a6:	e082      	b.n	80031ae <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80030a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d106      	bne.n	80030bc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80030ae:	f107 030c 	add.w	r3, r7, #12
 80030b2:	4618      	mov	r0, r3
 80030b4:	f000 fed6 	bl	8003e64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80030b8:	2301      	movs	r3, #1
 80030ba:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80030bc:	f001 fece 	bl	8004e5c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80030c0:	f000 fc46 	bl	8003950 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80030c4:	f001 fe98 	bl	8004df8 <vPortEnterCritical>
 80030c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030ca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80030ce:	b25b      	sxtb	r3, r3
 80030d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030d4:	d103      	bne.n	80030de <xQueueSemaphoreTake+0x142>
 80030d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030d8:	2200      	movs	r2, #0
 80030da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80030e4:	b25b      	sxtb	r3, r3
 80030e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ea:	d103      	bne.n	80030f4 <xQueueSemaphoreTake+0x158>
 80030ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80030f4:	f001 feb2 	bl	8004e5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80030f8:	463a      	mov	r2, r7
 80030fa:	f107 030c 	add.w	r3, r7, #12
 80030fe:	4611      	mov	r1, r2
 8003100:	4618      	mov	r0, r3
 8003102:	f000 fec5 	bl	8003e90 <xTaskCheckForTimeOut>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d132      	bne.n	8003172 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800310c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800310e:	f000 f94f 	bl	80033b0 <prvIsQueueEmpty>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d026      	beq.n	8003166 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d109      	bne.n	8003134 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8003120:	f001 fe6a 	bl	8004df8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	4618      	mov	r0, r3
 800312a:	f001 f815 	bl	8004158 <xTaskPriorityInherit>
 800312e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8003130:	f001 fe94 	bl	8004e5c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003136:	3324      	adds	r3, #36	@ 0x24
 8003138:	683a      	ldr	r2, [r7, #0]
 800313a:	4611      	mov	r1, r2
 800313c:	4618      	mov	r0, r3
 800313e:	f000 fddb 	bl	8003cf8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003142:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003144:	f000 f8e2 	bl	800330c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003148:	f000 fc10 	bl	800396c <xTaskResumeAll>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	f47f af67 	bne.w	8003022 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8003154:	4b18      	ldr	r3, [pc, #96]	@ (80031b8 <xQueueSemaphoreTake+0x21c>)
 8003156:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800315a:	601a      	str	r2, [r3, #0]
 800315c:	f3bf 8f4f 	dsb	sy
 8003160:	f3bf 8f6f 	isb	sy
 8003164:	e75d      	b.n	8003022 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8003166:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003168:	f000 f8d0 	bl	800330c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800316c:	f000 fbfe 	bl	800396c <xTaskResumeAll>
 8003170:	e757      	b.n	8003022 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8003172:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003174:	f000 f8ca 	bl	800330c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003178:	f000 fbf8 	bl	800396c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800317c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800317e:	f000 f917 	bl	80033b0 <prvIsQueueEmpty>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	f43f af4c 	beq.w	8003022 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800318a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800318c:	2b00      	cmp	r3, #0
 800318e:	d00d      	beq.n	80031ac <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8003190:	f001 fe32 	bl	8004df8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003194:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003196:	f000 f811 	bl	80031bc <prvGetDisinheritPriorityAfterTimeout>
 800319a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800319c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80031a2:	4618      	mov	r0, r3
 80031a4:	f001 f8b0 	bl	8004308 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80031a8:	f001 fe58 	bl	8004e5c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80031ac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3738      	adds	r7, #56	@ 0x38
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	e000ed04 	.word	0xe000ed04

080031bc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80031bc:	b480      	push	{r7}
 80031be:	b085      	sub	sp, #20
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d006      	beq.n	80031da <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80031d6:	60fb      	str	r3, [r7, #12]
 80031d8:	e001      	b.n	80031de <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80031da:	2300      	movs	r3, #0
 80031dc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80031de:	68fb      	ldr	r3, [r7, #12]
	}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3714      	adds	r7, #20
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr

080031ec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b086      	sub	sp, #24
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80031f8:	2300      	movs	r3, #0
 80031fa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003200:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003206:	2b00      	cmp	r3, #0
 8003208:	d10d      	bne.n	8003226 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d14d      	bne.n	80032ae <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	4618      	mov	r0, r3
 8003218:	f001 f806 	bl	8004228 <xTaskPriorityDisinherit>
 800321c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2200      	movs	r2, #0
 8003222:	609a      	str	r2, [r3, #8]
 8003224:	e043      	b.n	80032ae <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d119      	bne.n	8003260 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6858      	ldr	r0, [r3, #4]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003234:	461a      	mov	r2, r3
 8003236:	68b9      	ldr	r1, [r7, #8]
 8003238:	f002 fedb 	bl	8005ff2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	685a      	ldr	r2, [r3, #4]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003244:	441a      	add	r2, r3
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	685a      	ldr	r2, [r3, #4]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	429a      	cmp	r2, r3
 8003254:	d32b      	bcc.n	80032ae <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	605a      	str	r2, [r3, #4]
 800325e:	e026      	b.n	80032ae <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	68d8      	ldr	r0, [r3, #12]
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003268:	461a      	mov	r2, r3
 800326a:	68b9      	ldr	r1, [r7, #8]
 800326c:	f002 fec1 	bl	8005ff2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	68da      	ldr	r2, [r3, #12]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003278:	425b      	negs	r3, r3
 800327a:	441a      	add	r2, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	68da      	ldr	r2, [r3, #12]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	429a      	cmp	r2, r3
 800328a:	d207      	bcs.n	800329c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003294:	425b      	negs	r3, r3
 8003296:	441a      	add	r2, r3
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2b02      	cmp	r3, #2
 80032a0:	d105      	bne.n	80032ae <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d002      	beq.n	80032ae <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	3b01      	subs	r3, #1
 80032ac:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1c5a      	adds	r2, r3, #1
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80032b6:	697b      	ldr	r3, [r7, #20]
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3718      	adds	r7, #24
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d018      	beq.n	8003304 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	68da      	ldr	r2, [r3, #12]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032da:	441a      	add	r2, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	68da      	ldr	r2, [r3, #12]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d303      	bcc.n	80032f4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	68d9      	ldr	r1, [r3, #12]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fc:	461a      	mov	r2, r3
 80032fe:	6838      	ldr	r0, [r7, #0]
 8003300:	f002 fe77 	bl	8005ff2 <memcpy>
	}
}
 8003304:	bf00      	nop
 8003306:	3708      	adds	r7, #8
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}

0800330c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b084      	sub	sp, #16
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003314:	f001 fd70 	bl	8004df8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800331e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003320:	e011      	b.n	8003346 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003326:	2b00      	cmp	r3, #0
 8003328:	d012      	beq.n	8003350 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	3324      	adds	r3, #36	@ 0x24
 800332e:	4618      	mov	r0, r3
 8003330:	f000 fd34 	bl	8003d9c <xTaskRemoveFromEventList>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d001      	beq.n	800333e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800333a:	f000 fe0d 	bl	8003f58 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800333e:	7bfb      	ldrb	r3, [r7, #15]
 8003340:	3b01      	subs	r3, #1
 8003342:	b2db      	uxtb	r3, r3
 8003344:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003346:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800334a:	2b00      	cmp	r3, #0
 800334c:	dce9      	bgt.n	8003322 <prvUnlockQueue+0x16>
 800334e:	e000      	b.n	8003352 <prvUnlockQueue+0x46>
					break;
 8003350:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	22ff      	movs	r2, #255	@ 0xff
 8003356:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800335a:	f001 fd7f 	bl	8004e5c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800335e:	f001 fd4b 	bl	8004df8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003368:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800336a:	e011      	b.n	8003390 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	691b      	ldr	r3, [r3, #16]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d012      	beq.n	800339a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	3310      	adds	r3, #16
 8003378:	4618      	mov	r0, r3
 800337a:	f000 fd0f 	bl	8003d9c <xTaskRemoveFromEventList>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d001      	beq.n	8003388 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003384:	f000 fde8 	bl	8003f58 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003388:	7bbb      	ldrb	r3, [r7, #14]
 800338a:	3b01      	subs	r3, #1
 800338c:	b2db      	uxtb	r3, r3
 800338e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003390:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003394:	2b00      	cmp	r3, #0
 8003396:	dce9      	bgt.n	800336c <prvUnlockQueue+0x60>
 8003398:	e000      	b.n	800339c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800339a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	22ff      	movs	r2, #255	@ 0xff
 80033a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80033a4:	f001 fd5a 	bl	8004e5c <vPortExitCritical>
}
 80033a8:	bf00      	nop
 80033aa:	3710      	adds	r7, #16
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80033b8:	f001 fd1e 	bl	8004df8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d102      	bne.n	80033ca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80033c4:	2301      	movs	r3, #1
 80033c6:	60fb      	str	r3, [r7, #12]
 80033c8:	e001      	b.n	80033ce <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80033ca:	2300      	movs	r3, #0
 80033cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80033ce:	f001 fd45 	bl	8004e5c <vPortExitCritical>

	return xReturn;
 80033d2:	68fb      	ldr	r3, [r7, #12]
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3710      	adds	r7, #16
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}

080033dc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80033e4:	f001 fd08 	bl	8004df8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d102      	bne.n	80033fa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80033f4:	2301      	movs	r3, #1
 80033f6:	60fb      	str	r3, [r7, #12]
 80033f8:	e001      	b.n	80033fe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80033fa:	2300      	movs	r3, #0
 80033fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80033fe:	f001 fd2d 	bl	8004e5c <vPortExitCritical>

	return xReturn;
 8003402:	68fb      	ldr	r3, [r7, #12]
}
 8003404:	4618      	mov	r0, r3
 8003406:	3710      	adds	r7, #16
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}

0800340c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800340c:	b480      	push	{r7}
 800340e:	b085      	sub	sp, #20
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003416:	2300      	movs	r3, #0
 8003418:	60fb      	str	r3, [r7, #12]
 800341a:	e014      	b.n	8003446 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800341c:	4a0f      	ldr	r2, [pc, #60]	@ (800345c <vQueueAddToRegistry+0x50>)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d10b      	bne.n	8003440 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003428:	490c      	ldr	r1, [pc, #48]	@ (800345c <vQueueAddToRegistry+0x50>)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	683a      	ldr	r2, [r7, #0]
 800342e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003432:	4a0a      	ldr	r2, [pc, #40]	@ (800345c <vQueueAddToRegistry+0x50>)
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	00db      	lsls	r3, r3, #3
 8003438:	4413      	add	r3, r2
 800343a:	687a      	ldr	r2, [r7, #4]
 800343c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800343e:	e006      	b.n	800344e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	3301      	adds	r3, #1
 8003444:	60fb      	str	r3, [r7, #12]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2b07      	cmp	r3, #7
 800344a:	d9e7      	bls.n	800341c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800344c:	bf00      	nop
 800344e:	bf00      	nop
 8003450:	3714      	adds	r7, #20
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	200008e0 	.word	0x200008e0

08003460 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003460:	b580      	push	{r7, lr}
 8003462:	b086      	sub	sp, #24
 8003464:	af00      	add	r7, sp, #0
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	60b9      	str	r1, [r7, #8]
 800346a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003470:	f001 fcc2 	bl	8004df8 <vPortEnterCritical>
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800347a:	b25b      	sxtb	r3, r3
 800347c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003480:	d103      	bne.n	800348a <vQueueWaitForMessageRestricted+0x2a>
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	2200      	movs	r2, #0
 8003486:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003490:	b25b      	sxtb	r3, r3
 8003492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003496:	d103      	bne.n	80034a0 <vQueueWaitForMessageRestricted+0x40>
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	2200      	movs	r2, #0
 800349c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80034a0:	f001 fcdc 	bl	8004e5c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d106      	bne.n	80034ba <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	3324      	adds	r3, #36	@ 0x24
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	68b9      	ldr	r1, [r7, #8]
 80034b4:	4618      	mov	r0, r3
 80034b6:	f000 fc45 	bl	8003d44 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80034ba:	6978      	ldr	r0, [r7, #20]
 80034bc:	f7ff ff26 	bl	800330c <prvUnlockQueue>
	}
 80034c0:	bf00      	nop
 80034c2:	3718      	adds	r7, #24
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}

080034c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b08e      	sub	sp, #56	@ 0x38
 80034cc:	af04      	add	r7, sp, #16
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	60b9      	str	r1, [r7, #8]
 80034d2:	607a      	str	r2, [r7, #4]
 80034d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80034d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d10b      	bne.n	80034f4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80034dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034e0:	f383 8811 	msr	BASEPRI, r3
 80034e4:	f3bf 8f6f 	isb	sy
 80034e8:	f3bf 8f4f 	dsb	sy
 80034ec:	623b      	str	r3, [r7, #32]
}
 80034ee:	bf00      	nop
 80034f0:	bf00      	nop
 80034f2:	e7fd      	b.n	80034f0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80034f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d10b      	bne.n	8003512 <xTaskCreateStatic+0x4a>
	__asm volatile
 80034fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034fe:	f383 8811 	msr	BASEPRI, r3
 8003502:	f3bf 8f6f 	isb	sy
 8003506:	f3bf 8f4f 	dsb	sy
 800350a:	61fb      	str	r3, [r7, #28]
}
 800350c:	bf00      	nop
 800350e:	bf00      	nop
 8003510:	e7fd      	b.n	800350e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003512:	235c      	movs	r3, #92	@ 0x5c
 8003514:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	2b5c      	cmp	r3, #92	@ 0x5c
 800351a:	d00b      	beq.n	8003534 <xTaskCreateStatic+0x6c>
	__asm volatile
 800351c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003520:	f383 8811 	msr	BASEPRI, r3
 8003524:	f3bf 8f6f 	isb	sy
 8003528:	f3bf 8f4f 	dsb	sy
 800352c:	61bb      	str	r3, [r7, #24]
}
 800352e:	bf00      	nop
 8003530:	bf00      	nop
 8003532:	e7fd      	b.n	8003530 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003534:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003538:	2b00      	cmp	r3, #0
 800353a:	d01e      	beq.n	800357a <xTaskCreateStatic+0xb2>
 800353c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800353e:	2b00      	cmp	r3, #0
 8003540:	d01b      	beq.n	800357a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003544:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003548:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800354a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800354c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800354e:	2202      	movs	r2, #2
 8003550:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003554:	2300      	movs	r3, #0
 8003556:	9303      	str	r3, [sp, #12]
 8003558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800355a:	9302      	str	r3, [sp, #8]
 800355c:	f107 0314 	add.w	r3, r7, #20
 8003560:	9301      	str	r3, [sp, #4]
 8003562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003564:	9300      	str	r3, [sp, #0]
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	68b9      	ldr	r1, [r7, #8]
 800356c:	68f8      	ldr	r0, [r7, #12]
 800356e:	f000 f850 	bl	8003612 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003572:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003574:	f000 f8de 	bl	8003734 <prvAddNewTaskToReadyList>
 8003578:	e001      	b.n	800357e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800357a:	2300      	movs	r3, #0
 800357c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800357e:	697b      	ldr	r3, [r7, #20]
	}
 8003580:	4618      	mov	r0, r3
 8003582:	3728      	adds	r7, #40	@ 0x28
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}

08003588 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003588:	b580      	push	{r7, lr}
 800358a:	b08c      	sub	sp, #48	@ 0x30
 800358c:	af04      	add	r7, sp, #16
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	60b9      	str	r1, [r7, #8]
 8003592:	603b      	str	r3, [r7, #0]
 8003594:	4613      	mov	r3, r2
 8003596:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003598:	88fb      	ldrh	r3, [r7, #6]
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	4618      	mov	r0, r3
 800359e:	f001 fd4d 	bl	800503c <pvPortMalloc>
 80035a2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d00e      	beq.n	80035c8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80035aa:	205c      	movs	r0, #92	@ 0x5c
 80035ac:	f001 fd46 	bl	800503c <pvPortMalloc>
 80035b0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d003      	beq.n	80035c0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	697a      	ldr	r2, [r7, #20]
 80035bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80035be:	e005      	b.n	80035cc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80035c0:	6978      	ldr	r0, [r7, #20]
 80035c2:	f001 fe09 	bl	80051d8 <vPortFree>
 80035c6:	e001      	b.n	80035cc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80035c8:	2300      	movs	r3, #0
 80035ca:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d017      	beq.n	8003602 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80035da:	88fa      	ldrh	r2, [r7, #6]
 80035dc:	2300      	movs	r3, #0
 80035de:	9303      	str	r3, [sp, #12]
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	9302      	str	r3, [sp, #8]
 80035e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035e6:	9301      	str	r3, [sp, #4]
 80035e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035ea:	9300      	str	r3, [sp, #0]
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	68b9      	ldr	r1, [r7, #8]
 80035f0:	68f8      	ldr	r0, [r7, #12]
 80035f2:	f000 f80e 	bl	8003612 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80035f6:	69f8      	ldr	r0, [r7, #28]
 80035f8:	f000 f89c 	bl	8003734 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80035fc:	2301      	movs	r3, #1
 80035fe:	61bb      	str	r3, [r7, #24]
 8003600:	e002      	b.n	8003608 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003602:	f04f 33ff 	mov.w	r3, #4294967295
 8003606:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003608:	69bb      	ldr	r3, [r7, #24]
	}
 800360a:	4618      	mov	r0, r3
 800360c:	3720      	adds	r7, #32
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}

08003612 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003612:	b580      	push	{r7, lr}
 8003614:	b088      	sub	sp, #32
 8003616:	af00      	add	r7, sp, #0
 8003618:	60f8      	str	r0, [r7, #12]
 800361a:	60b9      	str	r1, [r7, #8]
 800361c:	607a      	str	r2, [r7, #4]
 800361e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003622:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	461a      	mov	r2, r3
 800362a:	21a5      	movs	r1, #165	@ 0xa5
 800362c:	f002 fc61 	bl	8005ef2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003632:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800363a:	3b01      	subs	r3, #1
 800363c:	009b      	lsls	r3, r3, #2
 800363e:	4413      	add	r3, r2
 8003640:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003642:	69bb      	ldr	r3, [r7, #24]
 8003644:	f023 0307 	bic.w	r3, r3, #7
 8003648:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800364a:	69bb      	ldr	r3, [r7, #24]
 800364c:	f003 0307 	and.w	r3, r3, #7
 8003650:	2b00      	cmp	r3, #0
 8003652:	d00b      	beq.n	800366c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8003654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003658:	f383 8811 	msr	BASEPRI, r3
 800365c:	f3bf 8f6f 	isb	sy
 8003660:	f3bf 8f4f 	dsb	sy
 8003664:	617b      	str	r3, [r7, #20]
}
 8003666:	bf00      	nop
 8003668:	bf00      	nop
 800366a:	e7fd      	b.n	8003668 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d01f      	beq.n	80036b2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003672:	2300      	movs	r3, #0
 8003674:	61fb      	str	r3, [r7, #28]
 8003676:	e012      	b.n	800369e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003678:	68ba      	ldr	r2, [r7, #8]
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	4413      	add	r3, r2
 800367e:	7819      	ldrb	r1, [r3, #0]
 8003680:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003682:	69fb      	ldr	r3, [r7, #28]
 8003684:	4413      	add	r3, r2
 8003686:	3334      	adds	r3, #52	@ 0x34
 8003688:	460a      	mov	r2, r1
 800368a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800368c:	68ba      	ldr	r2, [r7, #8]
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	4413      	add	r3, r2
 8003692:	781b      	ldrb	r3, [r3, #0]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d006      	beq.n	80036a6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	3301      	adds	r3, #1
 800369c:	61fb      	str	r3, [r7, #28]
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	2b0f      	cmp	r3, #15
 80036a2:	d9e9      	bls.n	8003678 <prvInitialiseNewTask+0x66>
 80036a4:	e000      	b.n	80036a8 <prvInitialiseNewTask+0x96>
			{
				break;
 80036a6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80036a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036aa:	2200      	movs	r2, #0
 80036ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80036b0:	e003      	b.n	80036ba <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80036b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036b4:	2200      	movs	r2, #0
 80036b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80036ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036bc:	2b37      	cmp	r3, #55	@ 0x37
 80036be:	d901      	bls.n	80036c4 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80036c0:	2337      	movs	r3, #55	@ 0x37
 80036c2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80036c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80036c8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80036ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80036ce:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80036d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036d2:	2200      	movs	r2, #0
 80036d4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80036d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036d8:	3304      	adds	r3, #4
 80036da:	4618      	mov	r0, r3
 80036dc:	f7fe ffd0 	bl	8002680 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80036e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036e2:	3318      	adds	r3, #24
 80036e4:	4618      	mov	r0, r3
 80036e6:	f7fe ffcb 	bl	8002680 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80036ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036ee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80036f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036f2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80036f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036f8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80036fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036fe:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003702:	2200      	movs	r2, #0
 8003704:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003708:	2200      	movs	r2, #0
 800370a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800370e:	683a      	ldr	r2, [r7, #0]
 8003710:	68f9      	ldr	r1, [r7, #12]
 8003712:	69b8      	ldr	r0, [r7, #24]
 8003714:	f001 fa3e 	bl	8004b94 <pxPortInitialiseStack>
 8003718:	4602      	mov	r2, r0
 800371a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800371c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800371e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003720:	2b00      	cmp	r3, #0
 8003722:	d002      	beq.n	800372a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003726:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003728:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800372a:	bf00      	nop
 800372c:	3720      	adds	r7, #32
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
	...

08003734 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800373c:	f001 fb5c 	bl	8004df8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003740:	4b2d      	ldr	r3, [pc, #180]	@ (80037f8 <prvAddNewTaskToReadyList+0xc4>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	3301      	adds	r3, #1
 8003746:	4a2c      	ldr	r2, [pc, #176]	@ (80037f8 <prvAddNewTaskToReadyList+0xc4>)
 8003748:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800374a:	4b2c      	ldr	r3, [pc, #176]	@ (80037fc <prvAddNewTaskToReadyList+0xc8>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d109      	bne.n	8003766 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003752:	4a2a      	ldr	r2, [pc, #168]	@ (80037fc <prvAddNewTaskToReadyList+0xc8>)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003758:	4b27      	ldr	r3, [pc, #156]	@ (80037f8 <prvAddNewTaskToReadyList+0xc4>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2b01      	cmp	r3, #1
 800375e:	d110      	bne.n	8003782 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003760:	f000 fc1e 	bl	8003fa0 <prvInitialiseTaskLists>
 8003764:	e00d      	b.n	8003782 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003766:	4b26      	ldr	r3, [pc, #152]	@ (8003800 <prvAddNewTaskToReadyList+0xcc>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d109      	bne.n	8003782 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800376e:	4b23      	ldr	r3, [pc, #140]	@ (80037fc <prvAddNewTaskToReadyList+0xc8>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003778:	429a      	cmp	r2, r3
 800377a:	d802      	bhi.n	8003782 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800377c:	4a1f      	ldr	r2, [pc, #124]	@ (80037fc <prvAddNewTaskToReadyList+0xc8>)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003782:	4b20      	ldr	r3, [pc, #128]	@ (8003804 <prvAddNewTaskToReadyList+0xd0>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	3301      	adds	r3, #1
 8003788:	4a1e      	ldr	r2, [pc, #120]	@ (8003804 <prvAddNewTaskToReadyList+0xd0>)
 800378a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800378c:	4b1d      	ldr	r3, [pc, #116]	@ (8003804 <prvAddNewTaskToReadyList+0xd0>)
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003798:	4b1b      	ldr	r3, [pc, #108]	@ (8003808 <prvAddNewTaskToReadyList+0xd4>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	429a      	cmp	r2, r3
 800379e:	d903      	bls.n	80037a8 <prvAddNewTaskToReadyList+0x74>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a4:	4a18      	ldr	r2, [pc, #96]	@ (8003808 <prvAddNewTaskToReadyList+0xd4>)
 80037a6:	6013      	str	r3, [r2, #0]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037ac:	4613      	mov	r3, r2
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	4413      	add	r3, r2
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	4a15      	ldr	r2, [pc, #84]	@ (800380c <prvAddNewTaskToReadyList+0xd8>)
 80037b6:	441a      	add	r2, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	3304      	adds	r3, #4
 80037bc:	4619      	mov	r1, r3
 80037be:	4610      	mov	r0, r2
 80037c0:	f7fe ff6b 	bl	800269a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80037c4:	f001 fb4a 	bl	8004e5c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80037c8:	4b0d      	ldr	r3, [pc, #52]	@ (8003800 <prvAddNewTaskToReadyList+0xcc>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d00e      	beq.n	80037ee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80037d0:	4b0a      	ldr	r3, [pc, #40]	@ (80037fc <prvAddNewTaskToReadyList+0xc8>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037da:	429a      	cmp	r2, r3
 80037dc:	d207      	bcs.n	80037ee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80037de:	4b0c      	ldr	r3, [pc, #48]	@ (8003810 <prvAddNewTaskToReadyList+0xdc>)
 80037e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80037e4:	601a      	str	r2, [r3, #0]
 80037e6:	f3bf 8f4f 	dsb	sy
 80037ea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80037ee:	bf00      	nop
 80037f0:	3708      	adds	r7, #8
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	bf00      	nop
 80037f8:	20000df4 	.word	0x20000df4
 80037fc:	20000920 	.word	0x20000920
 8003800:	20000e00 	.word	0x20000e00
 8003804:	20000e10 	.word	0x20000e10
 8003808:	20000dfc 	.word	0x20000dfc
 800380c:	20000924 	.word	0x20000924
 8003810:	e000ed04 	.word	0xe000ed04

08003814 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800381c:	2300      	movs	r3, #0
 800381e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d018      	beq.n	8003858 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003826:	4b14      	ldr	r3, [pc, #80]	@ (8003878 <vTaskDelay+0x64>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d00b      	beq.n	8003846 <vTaskDelay+0x32>
	__asm volatile
 800382e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003832:	f383 8811 	msr	BASEPRI, r3
 8003836:	f3bf 8f6f 	isb	sy
 800383a:	f3bf 8f4f 	dsb	sy
 800383e:	60bb      	str	r3, [r7, #8]
}
 8003840:	bf00      	nop
 8003842:	bf00      	nop
 8003844:	e7fd      	b.n	8003842 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003846:	f000 f883 	bl	8003950 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800384a:	2100      	movs	r1, #0
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f000 fdf3 	bl	8004438 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003852:	f000 f88b 	bl	800396c <xTaskResumeAll>
 8003856:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d107      	bne.n	800386e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800385e:	4b07      	ldr	r3, [pc, #28]	@ (800387c <vTaskDelay+0x68>)
 8003860:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003864:	601a      	str	r2, [r3, #0]
 8003866:	f3bf 8f4f 	dsb	sy
 800386a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800386e:	bf00      	nop
 8003870:	3710      	adds	r7, #16
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	20000e1c 	.word	0x20000e1c
 800387c:	e000ed04 	.word	0xe000ed04

08003880 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b08a      	sub	sp, #40	@ 0x28
 8003884:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003886:	2300      	movs	r3, #0
 8003888:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800388a:	2300      	movs	r3, #0
 800388c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800388e:	463a      	mov	r2, r7
 8003890:	1d39      	adds	r1, r7, #4
 8003892:	f107 0308 	add.w	r3, r7, #8
 8003896:	4618      	mov	r0, r3
 8003898:	f7fe fe9e 	bl	80025d8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800389c:	6839      	ldr	r1, [r7, #0]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	68ba      	ldr	r2, [r7, #8]
 80038a2:	9202      	str	r2, [sp, #8]
 80038a4:	9301      	str	r3, [sp, #4]
 80038a6:	2300      	movs	r3, #0
 80038a8:	9300      	str	r3, [sp, #0]
 80038aa:	2300      	movs	r3, #0
 80038ac:	460a      	mov	r2, r1
 80038ae:	4922      	ldr	r1, [pc, #136]	@ (8003938 <vTaskStartScheduler+0xb8>)
 80038b0:	4822      	ldr	r0, [pc, #136]	@ (800393c <vTaskStartScheduler+0xbc>)
 80038b2:	f7ff fe09 	bl	80034c8 <xTaskCreateStatic>
 80038b6:	4603      	mov	r3, r0
 80038b8:	4a21      	ldr	r2, [pc, #132]	@ (8003940 <vTaskStartScheduler+0xc0>)
 80038ba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80038bc:	4b20      	ldr	r3, [pc, #128]	@ (8003940 <vTaskStartScheduler+0xc0>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d002      	beq.n	80038ca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80038c4:	2301      	movs	r3, #1
 80038c6:	617b      	str	r3, [r7, #20]
 80038c8:	e001      	b.n	80038ce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80038ca:	2300      	movs	r3, #0
 80038cc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	d102      	bne.n	80038da <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80038d4:	f000 fe04 	bl	80044e0 <xTimerCreateTimerTask>
 80038d8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d116      	bne.n	800390e <vTaskStartScheduler+0x8e>
	__asm volatile
 80038e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038e4:	f383 8811 	msr	BASEPRI, r3
 80038e8:	f3bf 8f6f 	isb	sy
 80038ec:	f3bf 8f4f 	dsb	sy
 80038f0:	613b      	str	r3, [r7, #16]
}
 80038f2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80038f4:	4b13      	ldr	r3, [pc, #76]	@ (8003944 <vTaskStartScheduler+0xc4>)
 80038f6:	f04f 32ff 	mov.w	r2, #4294967295
 80038fa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80038fc:	4b12      	ldr	r3, [pc, #72]	@ (8003948 <vTaskStartScheduler+0xc8>)
 80038fe:	2201      	movs	r2, #1
 8003900:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003902:	4b12      	ldr	r3, [pc, #72]	@ (800394c <vTaskStartScheduler+0xcc>)
 8003904:	2200      	movs	r2, #0
 8003906:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003908:	f001 f9d2 	bl	8004cb0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800390c:	e00f      	b.n	800392e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003914:	d10b      	bne.n	800392e <vTaskStartScheduler+0xae>
	__asm volatile
 8003916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800391a:	f383 8811 	msr	BASEPRI, r3
 800391e:	f3bf 8f6f 	isb	sy
 8003922:	f3bf 8f4f 	dsb	sy
 8003926:	60fb      	str	r3, [r7, #12]
}
 8003928:	bf00      	nop
 800392a:	bf00      	nop
 800392c:	e7fd      	b.n	800392a <vTaskStartScheduler+0xaa>
}
 800392e:	bf00      	nop
 8003930:	3718      	adds	r7, #24
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	08007e08 	.word	0x08007e08
 800393c:	08003f71 	.word	0x08003f71
 8003940:	20000e18 	.word	0x20000e18
 8003944:	20000e14 	.word	0x20000e14
 8003948:	20000e00 	.word	0x20000e00
 800394c:	20000df8 	.word	0x20000df8

08003950 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003950:	b480      	push	{r7}
 8003952:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003954:	4b04      	ldr	r3, [pc, #16]	@ (8003968 <vTaskSuspendAll+0x18>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	3301      	adds	r3, #1
 800395a:	4a03      	ldr	r2, [pc, #12]	@ (8003968 <vTaskSuspendAll+0x18>)
 800395c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800395e:	bf00      	nop
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr
 8003968:	20000e1c 	.word	0x20000e1c

0800396c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b084      	sub	sp, #16
 8003970:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003972:	2300      	movs	r3, #0
 8003974:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003976:	2300      	movs	r3, #0
 8003978:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800397a:	4b42      	ldr	r3, [pc, #264]	@ (8003a84 <xTaskResumeAll+0x118>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d10b      	bne.n	800399a <xTaskResumeAll+0x2e>
	__asm volatile
 8003982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003986:	f383 8811 	msr	BASEPRI, r3
 800398a:	f3bf 8f6f 	isb	sy
 800398e:	f3bf 8f4f 	dsb	sy
 8003992:	603b      	str	r3, [r7, #0]
}
 8003994:	bf00      	nop
 8003996:	bf00      	nop
 8003998:	e7fd      	b.n	8003996 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800399a:	f001 fa2d 	bl	8004df8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800399e:	4b39      	ldr	r3, [pc, #228]	@ (8003a84 <xTaskResumeAll+0x118>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	3b01      	subs	r3, #1
 80039a4:	4a37      	ldr	r2, [pc, #220]	@ (8003a84 <xTaskResumeAll+0x118>)
 80039a6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039a8:	4b36      	ldr	r3, [pc, #216]	@ (8003a84 <xTaskResumeAll+0x118>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d162      	bne.n	8003a76 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80039b0:	4b35      	ldr	r3, [pc, #212]	@ (8003a88 <xTaskResumeAll+0x11c>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d05e      	beq.n	8003a76 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80039b8:	e02f      	b.n	8003a1a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80039ba:	4b34      	ldr	r3, [pc, #208]	@ (8003a8c <xTaskResumeAll+0x120>)
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	68db      	ldr	r3, [r3, #12]
 80039c0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	3318      	adds	r3, #24
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7fe fec4 	bl	8002754 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	3304      	adds	r3, #4
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7fe febf 	bl	8002754 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039da:	4b2d      	ldr	r3, [pc, #180]	@ (8003a90 <xTaskResumeAll+0x124>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	429a      	cmp	r2, r3
 80039e0:	d903      	bls.n	80039ea <xTaskResumeAll+0x7e>
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039e6:	4a2a      	ldr	r2, [pc, #168]	@ (8003a90 <xTaskResumeAll+0x124>)
 80039e8:	6013      	str	r3, [r2, #0]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039ee:	4613      	mov	r3, r2
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	4413      	add	r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	4a27      	ldr	r2, [pc, #156]	@ (8003a94 <xTaskResumeAll+0x128>)
 80039f8:	441a      	add	r2, r3
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	3304      	adds	r3, #4
 80039fe:	4619      	mov	r1, r3
 8003a00:	4610      	mov	r0, r2
 8003a02:	f7fe fe4a 	bl	800269a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a0a:	4b23      	ldr	r3, [pc, #140]	@ (8003a98 <xTaskResumeAll+0x12c>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d302      	bcc.n	8003a1a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003a14:	4b21      	ldr	r3, [pc, #132]	@ (8003a9c <xTaskResumeAll+0x130>)
 8003a16:	2201      	movs	r2, #1
 8003a18:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a1a:	4b1c      	ldr	r3, [pc, #112]	@ (8003a8c <xTaskResumeAll+0x120>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d1cb      	bne.n	80039ba <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d001      	beq.n	8003a2c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003a28:	f000 fb58 	bl	80040dc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003a2c:	4b1c      	ldr	r3, [pc, #112]	@ (8003aa0 <xTaskResumeAll+0x134>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d010      	beq.n	8003a5a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003a38:	f000 f846 	bl	8003ac8 <xTaskIncrementTick>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d002      	beq.n	8003a48 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003a42:	4b16      	ldr	r3, [pc, #88]	@ (8003a9c <xTaskResumeAll+0x130>)
 8003a44:	2201      	movs	r2, #1
 8003a46:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	3b01      	subs	r3, #1
 8003a4c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d1f1      	bne.n	8003a38 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003a54:	4b12      	ldr	r3, [pc, #72]	@ (8003aa0 <xTaskResumeAll+0x134>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003a5a:	4b10      	ldr	r3, [pc, #64]	@ (8003a9c <xTaskResumeAll+0x130>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d009      	beq.n	8003a76 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003a62:	2301      	movs	r3, #1
 8003a64:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003a66:	4b0f      	ldr	r3, [pc, #60]	@ (8003aa4 <xTaskResumeAll+0x138>)
 8003a68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a6c:	601a      	str	r2, [r3, #0]
 8003a6e:	f3bf 8f4f 	dsb	sy
 8003a72:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003a76:	f001 f9f1 	bl	8004e5c <vPortExitCritical>

	return xAlreadyYielded;
 8003a7a:	68bb      	ldr	r3, [r7, #8]
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3710      	adds	r7, #16
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	20000e1c 	.word	0x20000e1c
 8003a88:	20000df4 	.word	0x20000df4
 8003a8c:	20000db4 	.word	0x20000db4
 8003a90:	20000dfc 	.word	0x20000dfc
 8003a94:	20000924 	.word	0x20000924
 8003a98:	20000920 	.word	0x20000920
 8003a9c:	20000e08 	.word	0x20000e08
 8003aa0:	20000e04 	.word	0x20000e04
 8003aa4:	e000ed04 	.word	0xe000ed04

08003aa8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003aae:	4b05      	ldr	r3, [pc, #20]	@ (8003ac4 <xTaskGetTickCount+0x1c>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003ab4:	687b      	ldr	r3, [r7, #4]
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	370c      	adds	r7, #12
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop
 8003ac4:	20000df8 	.word	0x20000df8

08003ac8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b086      	sub	sp, #24
 8003acc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ad2:	4b4f      	ldr	r3, [pc, #316]	@ (8003c10 <xTaskIncrementTick+0x148>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	f040 8090 	bne.w	8003bfc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003adc:	4b4d      	ldr	r3, [pc, #308]	@ (8003c14 <xTaskIncrementTick+0x14c>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	3301      	adds	r3, #1
 8003ae2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003ae4:	4a4b      	ldr	r2, [pc, #300]	@ (8003c14 <xTaskIncrementTick+0x14c>)
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d121      	bne.n	8003b34 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003af0:	4b49      	ldr	r3, [pc, #292]	@ (8003c18 <xTaskIncrementTick+0x150>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d00b      	beq.n	8003b12 <xTaskIncrementTick+0x4a>
	__asm volatile
 8003afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003afe:	f383 8811 	msr	BASEPRI, r3
 8003b02:	f3bf 8f6f 	isb	sy
 8003b06:	f3bf 8f4f 	dsb	sy
 8003b0a:	603b      	str	r3, [r7, #0]
}
 8003b0c:	bf00      	nop
 8003b0e:	bf00      	nop
 8003b10:	e7fd      	b.n	8003b0e <xTaskIncrementTick+0x46>
 8003b12:	4b41      	ldr	r3, [pc, #260]	@ (8003c18 <xTaskIncrementTick+0x150>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	60fb      	str	r3, [r7, #12]
 8003b18:	4b40      	ldr	r3, [pc, #256]	@ (8003c1c <xTaskIncrementTick+0x154>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a3e      	ldr	r2, [pc, #248]	@ (8003c18 <xTaskIncrementTick+0x150>)
 8003b1e:	6013      	str	r3, [r2, #0]
 8003b20:	4a3e      	ldr	r2, [pc, #248]	@ (8003c1c <xTaskIncrementTick+0x154>)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6013      	str	r3, [r2, #0]
 8003b26:	4b3e      	ldr	r3, [pc, #248]	@ (8003c20 <xTaskIncrementTick+0x158>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	3301      	adds	r3, #1
 8003b2c:	4a3c      	ldr	r2, [pc, #240]	@ (8003c20 <xTaskIncrementTick+0x158>)
 8003b2e:	6013      	str	r3, [r2, #0]
 8003b30:	f000 fad4 	bl	80040dc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003b34:	4b3b      	ldr	r3, [pc, #236]	@ (8003c24 <xTaskIncrementTick+0x15c>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	693a      	ldr	r2, [r7, #16]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d349      	bcc.n	8003bd2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b3e:	4b36      	ldr	r3, [pc, #216]	@ (8003c18 <xTaskIncrementTick+0x150>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d104      	bne.n	8003b52 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b48:	4b36      	ldr	r3, [pc, #216]	@ (8003c24 <xTaskIncrementTick+0x15c>)
 8003b4a:	f04f 32ff 	mov.w	r2, #4294967295
 8003b4e:	601a      	str	r2, [r3, #0]
					break;
 8003b50:	e03f      	b.n	8003bd2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b52:	4b31      	ldr	r3, [pc, #196]	@ (8003c18 <xTaskIncrementTick+0x150>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003b62:	693a      	ldr	r2, [r7, #16]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d203      	bcs.n	8003b72 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003b6a:	4a2e      	ldr	r2, [pc, #184]	@ (8003c24 <xTaskIncrementTick+0x15c>)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003b70:	e02f      	b.n	8003bd2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	3304      	adds	r3, #4
 8003b76:	4618      	mov	r0, r3
 8003b78:	f7fe fdec 	bl	8002754 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d004      	beq.n	8003b8e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	3318      	adds	r3, #24
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f7fe fde3 	bl	8002754 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b92:	4b25      	ldr	r3, [pc, #148]	@ (8003c28 <xTaskIncrementTick+0x160>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d903      	bls.n	8003ba2 <xTaskIncrementTick+0xda>
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b9e:	4a22      	ldr	r2, [pc, #136]	@ (8003c28 <xTaskIncrementTick+0x160>)
 8003ba0:	6013      	str	r3, [r2, #0]
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	4413      	add	r3, r2
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	4a1f      	ldr	r2, [pc, #124]	@ (8003c2c <xTaskIncrementTick+0x164>)
 8003bb0:	441a      	add	r2, r3
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	3304      	adds	r3, #4
 8003bb6:	4619      	mov	r1, r3
 8003bb8:	4610      	mov	r0, r2
 8003bba:	f7fe fd6e 	bl	800269a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bc2:	4b1b      	ldr	r3, [pc, #108]	@ (8003c30 <xTaskIncrementTick+0x168>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d3b8      	bcc.n	8003b3e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003bd0:	e7b5      	b.n	8003b3e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003bd2:	4b17      	ldr	r3, [pc, #92]	@ (8003c30 <xTaskIncrementTick+0x168>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bd8:	4914      	ldr	r1, [pc, #80]	@ (8003c2c <xTaskIncrementTick+0x164>)
 8003bda:	4613      	mov	r3, r2
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	4413      	add	r3, r2
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	440b      	add	r3, r1
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	2b01      	cmp	r3, #1
 8003be8:	d901      	bls.n	8003bee <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003bea:	2301      	movs	r3, #1
 8003bec:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003bee:	4b11      	ldr	r3, [pc, #68]	@ (8003c34 <xTaskIncrementTick+0x16c>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d007      	beq.n	8003c06 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	617b      	str	r3, [r7, #20]
 8003bfa:	e004      	b.n	8003c06 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003bfc:	4b0e      	ldr	r3, [pc, #56]	@ (8003c38 <xTaskIncrementTick+0x170>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	3301      	adds	r3, #1
 8003c02:	4a0d      	ldr	r2, [pc, #52]	@ (8003c38 <xTaskIncrementTick+0x170>)
 8003c04:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003c06:	697b      	ldr	r3, [r7, #20]
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3718      	adds	r7, #24
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	20000e1c 	.word	0x20000e1c
 8003c14:	20000df8 	.word	0x20000df8
 8003c18:	20000dac 	.word	0x20000dac
 8003c1c:	20000db0 	.word	0x20000db0
 8003c20:	20000e0c 	.word	0x20000e0c
 8003c24:	20000e14 	.word	0x20000e14
 8003c28:	20000dfc 	.word	0x20000dfc
 8003c2c:	20000924 	.word	0x20000924
 8003c30:	20000920 	.word	0x20000920
 8003c34:	20000e08 	.word	0x20000e08
 8003c38:	20000e04 	.word	0x20000e04

08003c3c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b085      	sub	sp, #20
 8003c40:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003c42:	4b28      	ldr	r3, [pc, #160]	@ (8003ce4 <vTaskSwitchContext+0xa8>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d003      	beq.n	8003c52 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003c4a:	4b27      	ldr	r3, [pc, #156]	@ (8003ce8 <vTaskSwitchContext+0xac>)
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003c50:	e042      	b.n	8003cd8 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8003c52:	4b25      	ldr	r3, [pc, #148]	@ (8003ce8 <vTaskSwitchContext+0xac>)
 8003c54:	2200      	movs	r2, #0
 8003c56:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c58:	4b24      	ldr	r3, [pc, #144]	@ (8003cec <vTaskSwitchContext+0xb0>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	60fb      	str	r3, [r7, #12]
 8003c5e:	e011      	b.n	8003c84 <vTaskSwitchContext+0x48>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d10b      	bne.n	8003c7e <vTaskSwitchContext+0x42>
	__asm volatile
 8003c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c6a:	f383 8811 	msr	BASEPRI, r3
 8003c6e:	f3bf 8f6f 	isb	sy
 8003c72:	f3bf 8f4f 	dsb	sy
 8003c76:	607b      	str	r3, [r7, #4]
}
 8003c78:	bf00      	nop
 8003c7a:	bf00      	nop
 8003c7c:	e7fd      	b.n	8003c7a <vTaskSwitchContext+0x3e>
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	3b01      	subs	r3, #1
 8003c82:	60fb      	str	r3, [r7, #12]
 8003c84:	491a      	ldr	r1, [pc, #104]	@ (8003cf0 <vTaskSwitchContext+0xb4>)
 8003c86:	68fa      	ldr	r2, [r7, #12]
 8003c88:	4613      	mov	r3, r2
 8003c8a:	009b      	lsls	r3, r3, #2
 8003c8c:	4413      	add	r3, r2
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	440b      	add	r3, r1
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d0e3      	beq.n	8003c60 <vTaskSwitchContext+0x24>
 8003c98:	68fa      	ldr	r2, [r7, #12]
 8003c9a:	4613      	mov	r3, r2
 8003c9c:	009b      	lsls	r3, r3, #2
 8003c9e:	4413      	add	r3, r2
 8003ca0:	009b      	lsls	r3, r3, #2
 8003ca2:	4a13      	ldr	r2, [pc, #76]	@ (8003cf0 <vTaskSwitchContext+0xb4>)
 8003ca4:	4413      	add	r3, r2
 8003ca6:	60bb      	str	r3, [r7, #8]
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	685a      	ldr	r2, [r3, #4]
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	605a      	str	r2, [r3, #4]
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	685a      	ldr	r2, [r3, #4]
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	3308      	adds	r3, #8
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d104      	bne.n	8003cc8 <vTaskSwitchContext+0x8c>
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	685a      	ldr	r2, [r3, #4]
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	605a      	str	r2, [r3, #4]
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	4a09      	ldr	r2, [pc, #36]	@ (8003cf4 <vTaskSwitchContext+0xb8>)
 8003cd0:	6013      	str	r3, [r2, #0]
 8003cd2:	4a06      	ldr	r2, [pc, #24]	@ (8003cec <vTaskSwitchContext+0xb0>)
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6013      	str	r3, [r2, #0]
}
 8003cd8:	bf00      	nop
 8003cda:	3714      	adds	r7, #20
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr
 8003ce4:	20000e1c 	.word	0x20000e1c
 8003ce8:	20000e08 	.word	0x20000e08
 8003cec:	20000dfc 	.word	0x20000dfc
 8003cf0:	20000924 	.word	0x20000924
 8003cf4:	20000920 	.word	0x20000920

08003cf8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d10b      	bne.n	8003d20 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003d08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d0c:	f383 8811 	msr	BASEPRI, r3
 8003d10:	f3bf 8f6f 	isb	sy
 8003d14:	f3bf 8f4f 	dsb	sy
 8003d18:	60fb      	str	r3, [r7, #12]
}
 8003d1a:	bf00      	nop
 8003d1c:	bf00      	nop
 8003d1e:	e7fd      	b.n	8003d1c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003d20:	4b07      	ldr	r3, [pc, #28]	@ (8003d40 <vTaskPlaceOnEventList+0x48>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	3318      	adds	r3, #24
 8003d26:	4619      	mov	r1, r3
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f7fe fcda 	bl	80026e2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003d2e:	2101      	movs	r1, #1
 8003d30:	6838      	ldr	r0, [r7, #0]
 8003d32:	f000 fb81 	bl	8004438 <prvAddCurrentTaskToDelayedList>
}
 8003d36:	bf00      	nop
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	20000920 	.word	0x20000920

08003d44 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b086      	sub	sp, #24
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d10b      	bne.n	8003d6e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d5a:	f383 8811 	msr	BASEPRI, r3
 8003d5e:	f3bf 8f6f 	isb	sy
 8003d62:	f3bf 8f4f 	dsb	sy
 8003d66:	617b      	str	r3, [r7, #20]
}
 8003d68:	bf00      	nop
 8003d6a:	bf00      	nop
 8003d6c:	e7fd      	b.n	8003d6a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8003d98 <vTaskPlaceOnEventListRestricted+0x54>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	3318      	adds	r3, #24
 8003d74:	4619      	mov	r1, r3
 8003d76:	68f8      	ldr	r0, [r7, #12]
 8003d78:	f7fe fc8f 	bl	800269a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d002      	beq.n	8003d88 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003d82:	f04f 33ff 	mov.w	r3, #4294967295
 8003d86:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003d88:	6879      	ldr	r1, [r7, #4]
 8003d8a:	68b8      	ldr	r0, [r7, #8]
 8003d8c:	f000 fb54 	bl	8004438 <prvAddCurrentTaskToDelayedList>
	}
 8003d90:	bf00      	nop
 8003d92:	3718      	adds	r7, #24
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}
 8003d98:	20000920 	.word	0x20000920

08003d9c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b086      	sub	sp, #24
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	68db      	ldr	r3, [r3, #12]
 8003daa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d10b      	bne.n	8003dca <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003db6:	f383 8811 	msr	BASEPRI, r3
 8003dba:	f3bf 8f6f 	isb	sy
 8003dbe:	f3bf 8f4f 	dsb	sy
 8003dc2:	60fb      	str	r3, [r7, #12]
}
 8003dc4:	bf00      	nop
 8003dc6:	bf00      	nop
 8003dc8:	e7fd      	b.n	8003dc6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	3318      	adds	r3, #24
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7fe fcc0 	bl	8002754 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003dd4:	4b1d      	ldr	r3, [pc, #116]	@ (8003e4c <xTaskRemoveFromEventList+0xb0>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d11d      	bne.n	8003e18 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	3304      	adds	r3, #4
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7fe fcb7 	bl	8002754 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dea:	4b19      	ldr	r3, [pc, #100]	@ (8003e50 <xTaskRemoveFromEventList+0xb4>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d903      	bls.n	8003dfa <xTaskRemoveFromEventList+0x5e>
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df6:	4a16      	ldr	r2, [pc, #88]	@ (8003e50 <xTaskRemoveFromEventList+0xb4>)
 8003df8:	6013      	str	r3, [r2, #0]
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dfe:	4613      	mov	r3, r2
 8003e00:	009b      	lsls	r3, r3, #2
 8003e02:	4413      	add	r3, r2
 8003e04:	009b      	lsls	r3, r3, #2
 8003e06:	4a13      	ldr	r2, [pc, #76]	@ (8003e54 <xTaskRemoveFromEventList+0xb8>)
 8003e08:	441a      	add	r2, r3
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	3304      	adds	r3, #4
 8003e0e:	4619      	mov	r1, r3
 8003e10:	4610      	mov	r0, r2
 8003e12:	f7fe fc42 	bl	800269a <vListInsertEnd>
 8003e16:	e005      	b.n	8003e24 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	3318      	adds	r3, #24
 8003e1c:	4619      	mov	r1, r3
 8003e1e:	480e      	ldr	r0, [pc, #56]	@ (8003e58 <xTaskRemoveFromEventList+0xbc>)
 8003e20:	f7fe fc3b 	bl	800269a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e28:	4b0c      	ldr	r3, [pc, #48]	@ (8003e5c <xTaskRemoveFromEventList+0xc0>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d905      	bls.n	8003e3e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003e32:	2301      	movs	r3, #1
 8003e34:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003e36:	4b0a      	ldr	r3, [pc, #40]	@ (8003e60 <xTaskRemoveFromEventList+0xc4>)
 8003e38:	2201      	movs	r2, #1
 8003e3a:	601a      	str	r2, [r3, #0]
 8003e3c:	e001      	b.n	8003e42 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003e42:	697b      	ldr	r3, [r7, #20]
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3718      	adds	r7, #24
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	20000e1c 	.word	0x20000e1c
 8003e50:	20000dfc 	.word	0x20000dfc
 8003e54:	20000924 	.word	0x20000924
 8003e58:	20000db4 	.word	0x20000db4
 8003e5c:	20000920 	.word	0x20000920
 8003e60:	20000e08 	.word	0x20000e08

08003e64 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003e6c:	4b06      	ldr	r3, [pc, #24]	@ (8003e88 <vTaskInternalSetTimeOutState+0x24>)
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003e74:	4b05      	ldr	r3, [pc, #20]	@ (8003e8c <vTaskInternalSetTimeOutState+0x28>)
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	605a      	str	r2, [r3, #4]
}
 8003e7c:	bf00      	nop
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr
 8003e88:	20000e0c 	.word	0x20000e0c
 8003e8c:	20000df8 	.word	0x20000df8

08003e90 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b088      	sub	sp, #32
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
 8003e98:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d10b      	bne.n	8003eb8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ea4:	f383 8811 	msr	BASEPRI, r3
 8003ea8:	f3bf 8f6f 	isb	sy
 8003eac:	f3bf 8f4f 	dsb	sy
 8003eb0:	613b      	str	r3, [r7, #16]
}
 8003eb2:	bf00      	nop
 8003eb4:	bf00      	nop
 8003eb6:	e7fd      	b.n	8003eb4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d10b      	bne.n	8003ed6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ec2:	f383 8811 	msr	BASEPRI, r3
 8003ec6:	f3bf 8f6f 	isb	sy
 8003eca:	f3bf 8f4f 	dsb	sy
 8003ece:	60fb      	str	r3, [r7, #12]
}
 8003ed0:	bf00      	nop
 8003ed2:	bf00      	nop
 8003ed4:	e7fd      	b.n	8003ed2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003ed6:	f000 ff8f 	bl	8004df8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003eda:	4b1d      	ldr	r3, [pc, #116]	@ (8003f50 <xTaskCheckForTimeOut+0xc0>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	69ba      	ldr	r2, [r7, #24]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef2:	d102      	bne.n	8003efa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	61fb      	str	r3, [r7, #28]
 8003ef8:	e023      	b.n	8003f42 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	4b15      	ldr	r3, [pc, #84]	@ (8003f54 <xTaskCheckForTimeOut+0xc4>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d007      	beq.n	8003f16 <xTaskCheckForTimeOut+0x86>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	69ba      	ldr	r2, [r7, #24]
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d302      	bcc.n	8003f16 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003f10:	2301      	movs	r3, #1
 8003f12:	61fb      	str	r3, [r7, #28]
 8003f14:	e015      	b.n	8003f42 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	697a      	ldr	r2, [r7, #20]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d20b      	bcs.n	8003f38 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	1ad2      	subs	r2, r2, r3
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f7ff ff99 	bl	8003e64 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003f32:	2300      	movs	r3, #0
 8003f34:	61fb      	str	r3, [r7, #28]
 8003f36:	e004      	b.n	8003f42 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003f42:	f000 ff8b 	bl	8004e5c <vPortExitCritical>

	return xReturn;
 8003f46:	69fb      	ldr	r3, [r7, #28]
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3720      	adds	r7, #32
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	20000df8 	.word	0x20000df8
 8003f54:	20000e0c 	.word	0x20000e0c

08003f58 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003f58:	b480      	push	{r7}
 8003f5a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003f5c:	4b03      	ldr	r3, [pc, #12]	@ (8003f6c <vTaskMissedYield+0x14>)
 8003f5e:	2201      	movs	r2, #1
 8003f60:	601a      	str	r2, [r3, #0]
}
 8003f62:	bf00      	nop
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr
 8003f6c:	20000e08 	.word	0x20000e08

08003f70 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b082      	sub	sp, #8
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003f78:	f000 f852 	bl	8004020 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003f7c:	4b06      	ldr	r3, [pc, #24]	@ (8003f98 <prvIdleTask+0x28>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d9f9      	bls.n	8003f78 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003f84:	4b05      	ldr	r3, [pc, #20]	@ (8003f9c <prvIdleTask+0x2c>)
 8003f86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f8a:	601a      	str	r2, [r3, #0]
 8003f8c:	f3bf 8f4f 	dsb	sy
 8003f90:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003f94:	e7f0      	b.n	8003f78 <prvIdleTask+0x8>
 8003f96:	bf00      	nop
 8003f98:	20000924 	.word	0x20000924
 8003f9c:	e000ed04 	.word	0xe000ed04

08003fa0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b082      	sub	sp, #8
 8003fa4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	607b      	str	r3, [r7, #4]
 8003faa:	e00c      	b.n	8003fc6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	4613      	mov	r3, r2
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	4413      	add	r3, r2
 8003fb4:	009b      	lsls	r3, r3, #2
 8003fb6:	4a12      	ldr	r2, [pc, #72]	@ (8004000 <prvInitialiseTaskLists+0x60>)
 8003fb8:	4413      	add	r3, r2
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f7fe fb40 	bl	8002640 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	607b      	str	r3, [r7, #4]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2b37      	cmp	r3, #55	@ 0x37
 8003fca:	d9ef      	bls.n	8003fac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003fcc:	480d      	ldr	r0, [pc, #52]	@ (8004004 <prvInitialiseTaskLists+0x64>)
 8003fce:	f7fe fb37 	bl	8002640 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003fd2:	480d      	ldr	r0, [pc, #52]	@ (8004008 <prvInitialiseTaskLists+0x68>)
 8003fd4:	f7fe fb34 	bl	8002640 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003fd8:	480c      	ldr	r0, [pc, #48]	@ (800400c <prvInitialiseTaskLists+0x6c>)
 8003fda:	f7fe fb31 	bl	8002640 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003fde:	480c      	ldr	r0, [pc, #48]	@ (8004010 <prvInitialiseTaskLists+0x70>)
 8003fe0:	f7fe fb2e 	bl	8002640 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003fe4:	480b      	ldr	r0, [pc, #44]	@ (8004014 <prvInitialiseTaskLists+0x74>)
 8003fe6:	f7fe fb2b 	bl	8002640 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003fea:	4b0b      	ldr	r3, [pc, #44]	@ (8004018 <prvInitialiseTaskLists+0x78>)
 8003fec:	4a05      	ldr	r2, [pc, #20]	@ (8004004 <prvInitialiseTaskLists+0x64>)
 8003fee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003ff0:	4b0a      	ldr	r3, [pc, #40]	@ (800401c <prvInitialiseTaskLists+0x7c>)
 8003ff2:	4a05      	ldr	r2, [pc, #20]	@ (8004008 <prvInitialiseTaskLists+0x68>)
 8003ff4:	601a      	str	r2, [r3, #0]
}
 8003ff6:	bf00      	nop
 8003ff8:	3708      	adds	r7, #8
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop
 8004000:	20000924 	.word	0x20000924
 8004004:	20000d84 	.word	0x20000d84
 8004008:	20000d98 	.word	0x20000d98
 800400c:	20000db4 	.word	0x20000db4
 8004010:	20000dc8 	.word	0x20000dc8
 8004014:	20000de0 	.word	0x20000de0
 8004018:	20000dac 	.word	0x20000dac
 800401c:	20000db0 	.word	0x20000db0

08004020 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004026:	e019      	b.n	800405c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004028:	f000 fee6 	bl	8004df8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800402c:	4b10      	ldr	r3, [pc, #64]	@ (8004070 <prvCheckTasksWaitingTermination+0x50>)
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	3304      	adds	r3, #4
 8004038:	4618      	mov	r0, r3
 800403a:	f7fe fb8b 	bl	8002754 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800403e:	4b0d      	ldr	r3, [pc, #52]	@ (8004074 <prvCheckTasksWaitingTermination+0x54>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	3b01      	subs	r3, #1
 8004044:	4a0b      	ldr	r2, [pc, #44]	@ (8004074 <prvCheckTasksWaitingTermination+0x54>)
 8004046:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004048:	4b0b      	ldr	r3, [pc, #44]	@ (8004078 <prvCheckTasksWaitingTermination+0x58>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	3b01      	subs	r3, #1
 800404e:	4a0a      	ldr	r2, [pc, #40]	@ (8004078 <prvCheckTasksWaitingTermination+0x58>)
 8004050:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004052:	f000 ff03 	bl	8004e5c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f000 f810 	bl	800407c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800405c:	4b06      	ldr	r3, [pc, #24]	@ (8004078 <prvCheckTasksWaitingTermination+0x58>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d1e1      	bne.n	8004028 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004064:	bf00      	nop
 8004066:	bf00      	nop
 8004068:	3708      	adds	r7, #8
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	20000dc8 	.word	0x20000dc8
 8004074:	20000df4 	.word	0x20000df4
 8004078:	20000ddc 	.word	0x20000ddc

0800407c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800408a:	2b00      	cmp	r3, #0
 800408c:	d108      	bne.n	80040a0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004092:	4618      	mov	r0, r3
 8004094:	f001 f8a0 	bl	80051d8 <vPortFree>
				vPortFree( pxTCB );
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f001 f89d 	bl	80051d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800409e:	e019      	b.n	80040d4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d103      	bne.n	80040b2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f001 f894 	bl	80051d8 <vPortFree>
	}
 80040b0:	e010      	b.n	80040d4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d00b      	beq.n	80040d4 <prvDeleteTCB+0x58>
	__asm volatile
 80040bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040c0:	f383 8811 	msr	BASEPRI, r3
 80040c4:	f3bf 8f6f 	isb	sy
 80040c8:	f3bf 8f4f 	dsb	sy
 80040cc:	60fb      	str	r3, [r7, #12]
}
 80040ce:	bf00      	nop
 80040d0:	bf00      	nop
 80040d2:	e7fd      	b.n	80040d0 <prvDeleteTCB+0x54>
	}
 80040d4:	bf00      	nop
 80040d6:	3710      	adds	r7, #16
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}

080040dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80040e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004114 <prvResetNextTaskUnblockTime+0x38>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d104      	bne.n	80040f6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80040ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004118 <prvResetNextTaskUnblockTime+0x3c>)
 80040ee:	f04f 32ff 	mov.w	r2, #4294967295
 80040f2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80040f4:	e008      	b.n	8004108 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040f6:	4b07      	ldr	r3, [pc, #28]	@ (8004114 <prvResetNextTaskUnblockTime+0x38>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	4a04      	ldr	r2, [pc, #16]	@ (8004118 <prvResetNextTaskUnblockTime+0x3c>)
 8004106:	6013      	str	r3, [r2, #0]
}
 8004108:	bf00      	nop
 800410a:	370c      	adds	r7, #12
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr
 8004114:	20000dac 	.word	0x20000dac
 8004118:	20000e14 	.word	0x20000e14

0800411c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004122:	4b0b      	ldr	r3, [pc, #44]	@ (8004150 <xTaskGetSchedulerState+0x34>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d102      	bne.n	8004130 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800412a:	2301      	movs	r3, #1
 800412c:	607b      	str	r3, [r7, #4]
 800412e:	e008      	b.n	8004142 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004130:	4b08      	ldr	r3, [pc, #32]	@ (8004154 <xTaskGetSchedulerState+0x38>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d102      	bne.n	800413e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004138:	2302      	movs	r3, #2
 800413a:	607b      	str	r3, [r7, #4]
 800413c:	e001      	b.n	8004142 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800413e:	2300      	movs	r3, #0
 8004140:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004142:	687b      	ldr	r3, [r7, #4]
	}
 8004144:	4618      	mov	r0, r3
 8004146:	370c      	adds	r7, #12
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr
 8004150:	20000e00 	.word	0x20000e00
 8004154:	20000e1c 	.word	0x20000e1c

08004158 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004158:	b580      	push	{r7, lr}
 800415a:	b084      	sub	sp, #16
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004164:	2300      	movs	r3, #0
 8004166:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d051      	beq.n	8004212 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004172:	4b2a      	ldr	r3, [pc, #168]	@ (800421c <xTaskPriorityInherit+0xc4>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004178:	429a      	cmp	r2, r3
 800417a:	d241      	bcs.n	8004200 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	699b      	ldr	r3, [r3, #24]
 8004180:	2b00      	cmp	r3, #0
 8004182:	db06      	blt.n	8004192 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004184:	4b25      	ldr	r3, [pc, #148]	@ (800421c <xTaskPriorityInherit+0xc4>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800418a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	6959      	ldr	r1, [r3, #20]
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800419a:	4613      	mov	r3, r2
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	4413      	add	r3, r2
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	4a1f      	ldr	r2, [pc, #124]	@ (8004220 <xTaskPriorityInherit+0xc8>)
 80041a4:	4413      	add	r3, r2
 80041a6:	4299      	cmp	r1, r3
 80041a8:	d122      	bne.n	80041f0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	3304      	adds	r3, #4
 80041ae:	4618      	mov	r0, r3
 80041b0:	f7fe fad0 	bl	8002754 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80041b4:	4b19      	ldr	r3, [pc, #100]	@ (800421c <xTaskPriorityInherit+0xc4>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041c2:	4b18      	ldr	r3, [pc, #96]	@ (8004224 <xTaskPriorityInherit+0xcc>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d903      	bls.n	80041d2 <xTaskPriorityInherit+0x7a>
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ce:	4a15      	ldr	r2, [pc, #84]	@ (8004224 <xTaskPriorityInherit+0xcc>)
 80041d0:	6013      	str	r3, [r2, #0]
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041d6:	4613      	mov	r3, r2
 80041d8:	009b      	lsls	r3, r3, #2
 80041da:	4413      	add	r3, r2
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	4a10      	ldr	r2, [pc, #64]	@ (8004220 <xTaskPriorityInherit+0xc8>)
 80041e0:	441a      	add	r2, r3
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	3304      	adds	r3, #4
 80041e6:	4619      	mov	r1, r3
 80041e8:	4610      	mov	r0, r2
 80041ea:	f7fe fa56 	bl	800269a <vListInsertEnd>
 80041ee:	e004      	b.n	80041fa <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80041f0:	4b0a      	ldr	r3, [pc, #40]	@ (800421c <xTaskPriorityInherit+0xc4>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80041fa:	2301      	movs	r3, #1
 80041fc:	60fb      	str	r3, [r7, #12]
 80041fe:	e008      	b.n	8004212 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004204:	4b05      	ldr	r3, [pc, #20]	@ (800421c <xTaskPriorityInherit+0xc4>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800420a:	429a      	cmp	r2, r3
 800420c:	d201      	bcs.n	8004212 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800420e:	2301      	movs	r3, #1
 8004210:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004212:	68fb      	ldr	r3, [r7, #12]
	}
 8004214:	4618      	mov	r0, r3
 8004216:	3710      	adds	r7, #16
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}
 800421c:	20000920 	.word	0x20000920
 8004220:	20000924 	.word	0x20000924
 8004224:	20000dfc 	.word	0x20000dfc

08004228 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004228:	b580      	push	{r7, lr}
 800422a:	b086      	sub	sp, #24
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004234:	2300      	movs	r3, #0
 8004236:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d058      	beq.n	80042f0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800423e:	4b2f      	ldr	r3, [pc, #188]	@ (80042fc <xTaskPriorityDisinherit+0xd4>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	693a      	ldr	r2, [r7, #16]
 8004244:	429a      	cmp	r2, r3
 8004246:	d00b      	beq.n	8004260 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800424c:	f383 8811 	msr	BASEPRI, r3
 8004250:	f3bf 8f6f 	isb	sy
 8004254:	f3bf 8f4f 	dsb	sy
 8004258:	60fb      	str	r3, [r7, #12]
}
 800425a:	bf00      	nop
 800425c:	bf00      	nop
 800425e:	e7fd      	b.n	800425c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004264:	2b00      	cmp	r3, #0
 8004266:	d10b      	bne.n	8004280 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800426c:	f383 8811 	msr	BASEPRI, r3
 8004270:	f3bf 8f6f 	isb	sy
 8004274:	f3bf 8f4f 	dsb	sy
 8004278:	60bb      	str	r3, [r7, #8]
}
 800427a:	bf00      	nop
 800427c:	bf00      	nop
 800427e:	e7fd      	b.n	800427c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004284:	1e5a      	subs	r2, r3, #1
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004292:	429a      	cmp	r2, r3
 8004294:	d02c      	beq.n	80042f0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800429a:	2b00      	cmp	r3, #0
 800429c:	d128      	bne.n	80042f0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	3304      	adds	r3, #4
 80042a2:	4618      	mov	r0, r3
 80042a4:	f7fe fa56 	bl	8002754 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042b4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042c0:	4b0f      	ldr	r3, [pc, #60]	@ (8004300 <xTaskPriorityDisinherit+0xd8>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d903      	bls.n	80042d0 <xTaskPriorityDisinherit+0xa8>
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042cc:	4a0c      	ldr	r2, [pc, #48]	@ (8004300 <xTaskPriorityDisinherit+0xd8>)
 80042ce:	6013      	str	r3, [r2, #0]
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042d4:	4613      	mov	r3, r2
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	4413      	add	r3, r2
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	4a09      	ldr	r2, [pc, #36]	@ (8004304 <xTaskPriorityDisinherit+0xdc>)
 80042de:	441a      	add	r2, r3
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	3304      	adds	r3, #4
 80042e4:	4619      	mov	r1, r3
 80042e6:	4610      	mov	r0, r2
 80042e8:	f7fe f9d7 	bl	800269a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80042ec:	2301      	movs	r3, #1
 80042ee:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80042f0:	697b      	ldr	r3, [r7, #20]
	}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3718      	adds	r7, #24
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	20000920 	.word	0x20000920
 8004300:	20000dfc 	.word	0x20000dfc
 8004304:	20000924 	.word	0x20000924

08004308 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8004308:	b580      	push	{r7, lr}
 800430a:	b088      	sub	sp, #32
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8004316:	2301      	movs	r3, #1
 8004318:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d06c      	beq.n	80043fa <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8004320:	69bb      	ldr	r3, [r7, #24]
 8004322:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004324:	2b00      	cmp	r3, #0
 8004326:	d10b      	bne.n	8004340 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8004328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800432c:	f383 8811 	msr	BASEPRI, r3
 8004330:	f3bf 8f6f 	isb	sy
 8004334:	f3bf 8f4f 	dsb	sy
 8004338:	60fb      	str	r3, [r7, #12]
}
 800433a:	bf00      	nop
 800433c:	bf00      	nop
 800433e:	e7fd      	b.n	800433c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8004340:	69bb      	ldr	r3, [r7, #24]
 8004342:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004344:	683a      	ldr	r2, [r7, #0]
 8004346:	429a      	cmp	r2, r3
 8004348:	d902      	bls.n	8004350 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	61fb      	str	r3, [r7, #28]
 800434e:	e002      	b.n	8004356 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8004350:	69bb      	ldr	r3, [r7, #24]
 8004352:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004354:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004356:	69bb      	ldr	r3, [r7, #24]
 8004358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800435a:	69fa      	ldr	r2, [r7, #28]
 800435c:	429a      	cmp	r2, r3
 800435e:	d04c      	beq.n	80043fa <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8004360:	69bb      	ldr	r3, [r7, #24]
 8004362:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004364:	697a      	ldr	r2, [r7, #20]
 8004366:	429a      	cmp	r2, r3
 8004368:	d147      	bne.n	80043fa <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800436a:	4b26      	ldr	r3, [pc, #152]	@ (8004404 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	69ba      	ldr	r2, [r7, #24]
 8004370:	429a      	cmp	r2, r3
 8004372:	d10b      	bne.n	800438c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8004374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004378:	f383 8811 	msr	BASEPRI, r3
 800437c:	f3bf 8f6f 	isb	sy
 8004380:	f3bf 8f4f 	dsb	sy
 8004384:	60bb      	str	r3, [r7, #8]
}
 8004386:	bf00      	nop
 8004388:	bf00      	nop
 800438a:	e7fd      	b.n	8004388 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800438c:	69bb      	ldr	r3, [r7, #24]
 800438e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004390:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	69fa      	ldr	r2, [r7, #28]
 8004396:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	699b      	ldr	r3, [r3, #24]
 800439c:	2b00      	cmp	r3, #0
 800439e:	db04      	blt.n	80043aa <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	6959      	ldr	r1, [r3, #20]
 80043ae:	693a      	ldr	r2, [r7, #16]
 80043b0:	4613      	mov	r3, r2
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	4413      	add	r3, r2
 80043b6:	009b      	lsls	r3, r3, #2
 80043b8:	4a13      	ldr	r2, [pc, #76]	@ (8004408 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80043ba:	4413      	add	r3, r2
 80043bc:	4299      	cmp	r1, r3
 80043be:	d11c      	bne.n	80043fa <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80043c0:	69bb      	ldr	r3, [r7, #24]
 80043c2:	3304      	adds	r3, #4
 80043c4:	4618      	mov	r0, r3
 80043c6:	f7fe f9c5 	bl	8002754 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80043ca:	69bb      	ldr	r3, [r7, #24]
 80043cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043ce:	4b0f      	ldr	r3, [pc, #60]	@ (800440c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d903      	bls.n	80043de <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043da:	4a0c      	ldr	r2, [pc, #48]	@ (800440c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80043dc:	6013      	str	r3, [r2, #0]
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043e2:	4613      	mov	r3, r2
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	4413      	add	r3, r2
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	4a07      	ldr	r2, [pc, #28]	@ (8004408 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80043ec:	441a      	add	r2, r3
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	3304      	adds	r3, #4
 80043f2:	4619      	mov	r1, r3
 80043f4:	4610      	mov	r0, r2
 80043f6:	f7fe f950 	bl	800269a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80043fa:	bf00      	nop
 80043fc:	3720      	adds	r7, #32
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}
 8004402:	bf00      	nop
 8004404:	20000920 	.word	0x20000920
 8004408:	20000924 	.word	0x20000924
 800440c:	20000dfc 	.word	0x20000dfc

08004410 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004410:	b480      	push	{r7}
 8004412:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004414:	4b07      	ldr	r3, [pc, #28]	@ (8004434 <pvTaskIncrementMutexHeldCount+0x24>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d004      	beq.n	8004426 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800441c:	4b05      	ldr	r3, [pc, #20]	@ (8004434 <pvTaskIncrementMutexHeldCount+0x24>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004422:	3201      	adds	r2, #1
 8004424:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8004426:	4b03      	ldr	r3, [pc, #12]	@ (8004434 <pvTaskIncrementMutexHeldCount+0x24>)
 8004428:	681b      	ldr	r3, [r3, #0]
	}
 800442a:	4618      	mov	r0, r3
 800442c:	46bd      	mov	sp, r7
 800442e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004432:	4770      	bx	lr
 8004434:	20000920 	.word	0x20000920

08004438 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b084      	sub	sp, #16
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004442:	4b21      	ldr	r3, [pc, #132]	@ (80044c8 <prvAddCurrentTaskToDelayedList+0x90>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004448:	4b20      	ldr	r3, [pc, #128]	@ (80044cc <prvAddCurrentTaskToDelayedList+0x94>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	3304      	adds	r3, #4
 800444e:	4618      	mov	r0, r3
 8004450:	f7fe f980 	bl	8002754 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800445a:	d10a      	bne.n	8004472 <prvAddCurrentTaskToDelayedList+0x3a>
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d007      	beq.n	8004472 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004462:	4b1a      	ldr	r3, [pc, #104]	@ (80044cc <prvAddCurrentTaskToDelayedList+0x94>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	3304      	adds	r3, #4
 8004468:	4619      	mov	r1, r3
 800446a:	4819      	ldr	r0, [pc, #100]	@ (80044d0 <prvAddCurrentTaskToDelayedList+0x98>)
 800446c:	f7fe f915 	bl	800269a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004470:	e026      	b.n	80044c0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004472:	68fa      	ldr	r2, [r7, #12]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4413      	add	r3, r2
 8004478:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800447a:	4b14      	ldr	r3, [pc, #80]	@ (80044cc <prvAddCurrentTaskToDelayedList+0x94>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	68ba      	ldr	r2, [r7, #8]
 8004480:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004482:	68ba      	ldr	r2, [r7, #8]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	429a      	cmp	r2, r3
 8004488:	d209      	bcs.n	800449e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800448a:	4b12      	ldr	r3, [pc, #72]	@ (80044d4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	4b0f      	ldr	r3, [pc, #60]	@ (80044cc <prvAddCurrentTaskToDelayedList+0x94>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	3304      	adds	r3, #4
 8004494:	4619      	mov	r1, r3
 8004496:	4610      	mov	r0, r2
 8004498:	f7fe f923 	bl	80026e2 <vListInsert>
}
 800449c:	e010      	b.n	80044c0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800449e:	4b0e      	ldr	r3, [pc, #56]	@ (80044d8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	4b0a      	ldr	r3, [pc, #40]	@ (80044cc <prvAddCurrentTaskToDelayedList+0x94>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	3304      	adds	r3, #4
 80044a8:	4619      	mov	r1, r3
 80044aa:	4610      	mov	r0, r2
 80044ac:	f7fe f919 	bl	80026e2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80044b0:	4b0a      	ldr	r3, [pc, #40]	@ (80044dc <prvAddCurrentTaskToDelayedList+0xa4>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	68ba      	ldr	r2, [r7, #8]
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d202      	bcs.n	80044c0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80044ba:	4a08      	ldr	r2, [pc, #32]	@ (80044dc <prvAddCurrentTaskToDelayedList+0xa4>)
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	6013      	str	r3, [r2, #0]
}
 80044c0:	bf00      	nop
 80044c2:	3710      	adds	r7, #16
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}
 80044c8:	20000df8 	.word	0x20000df8
 80044cc:	20000920 	.word	0x20000920
 80044d0:	20000de0 	.word	0x20000de0
 80044d4:	20000db0 	.word	0x20000db0
 80044d8:	20000dac 	.word	0x20000dac
 80044dc:	20000e14 	.word	0x20000e14

080044e0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b08a      	sub	sp, #40	@ 0x28
 80044e4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80044e6:	2300      	movs	r3, #0
 80044e8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80044ea:	f000 fb13 	bl	8004b14 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80044ee:	4b1d      	ldr	r3, [pc, #116]	@ (8004564 <xTimerCreateTimerTask+0x84>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d021      	beq.n	800453a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80044f6:	2300      	movs	r3, #0
 80044f8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80044fa:	2300      	movs	r3, #0
 80044fc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80044fe:	1d3a      	adds	r2, r7, #4
 8004500:	f107 0108 	add.w	r1, r7, #8
 8004504:	f107 030c 	add.w	r3, r7, #12
 8004508:	4618      	mov	r0, r3
 800450a:	f7fe f87f 	bl	800260c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800450e:	6879      	ldr	r1, [r7, #4]
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	68fa      	ldr	r2, [r7, #12]
 8004514:	9202      	str	r2, [sp, #8]
 8004516:	9301      	str	r3, [sp, #4]
 8004518:	2302      	movs	r3, #2
 800451a:	9300      	str	r3, [sp, #0]
 800451c:	2300      	movs	r3, #0
 800451e:	460a      	mov	r2, r1
 8004520:	4911      	ldr	r1, [pc, #68]	@ (8004568 <xTimerCreateTimerTask+0x88>)
 8004522:	4812      	ldr	r0, [pc, #72]	@ (800456c <xTimerCreateTimerTask+0x8c>)
 8004524:	f7fe ffd0 	bl	80034c8 <xTaskCreateStatic>
 8004528:	4603      	mov	r3, r0
 800452a:	4a11      	ldr	r2, [pc, #68]	@ (8004570 <xTimerCreateTimerTask+0x90>)
 800452c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800452e:	4b10      	ldr	r3, [pc, #64]	@ (8004570 <xTimerCreateTimerTask+0x90>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d001      	beq.n	800453a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004536:	2301      	movs	r3, #1
 8004538:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d10b      	bne.n	8004558 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004544:	f383 8811 	msr	BASEPRI, r3
 8004548:	f3bf 8f6f 	isb	sy
 800454c:	f3bf 8f4f 	dsb	sy
 8004550:	613b      	str	r3, [r7, #16]
}
 8004552:	bf00      	nop
 8004554:	bf00      	nop
 8004556:	e7fd      	b.n	8004554 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004558:	697b      	ldr	r3, [r7, #20]
}
 800455a:	4618      	mov	r0, r3
 800455c:	3718      	adds	r7, #24
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	20000e50 	.word	0x20000e50
 8004568:	08007e10 	.word	0x08007e10
 800456c:	080046ad 	.word	0x080046ad
 8004570:	20000e54 	.word	0x20000e54

08004574 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b08a      	sub	sp, #40	@ 0x28
 8004578:	af00      	add	r7, sp, #0
 800457a:	60f8      	str	r0, [r7, #12]
 800457c:	60b9      	str	r1, [r7, #8]
 800457e:	607a      	str	r2, [r7, #4]
 8004580:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004582:	2300      	movs	r3, #0
 8004584:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d10b      	bne.n	80045a4 <xTimerGenericCommand+0x30>
	__asm volatile
 800458c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004590:	f383 8811 	msr	BASEPRI, r3
 8004594:	f3bf 8f6f 	isb	sy
 8004598:	f3bf 8f4f 	dsb	sy
 800459c:	623b      	str	r3, [r7, #32]
}
 800459e:	bf00      	nop
 80045a0:	bf00      	nop
 80045a2:	e7fd      	b.n	80045a0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80045a4:	4b19      	ldr	r3, [pc, #100]	@ (800460c <xTimerGenericCommand+0x98>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d02a      	beq.n	8004602 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	2b05      	cmp	r3, #5
 80045bc:	dc18      	bgt.n	80045f0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80045be:	f7ff fdad 	bl	800411c <xTaskGetSchedulerState>
 80045c2:	4603      	mov	r3, r0
 80045c4:	2b02      	cmp	r3, #2
 80045c6:	d109      	bne.n	80045dc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80045c8:	4b10      	ldr	r3, [pc, #64]	@ (800460c <xTimerGenericCommand+0x98>)
 80045ca:	6818      	ldr	r0, [r3, #0]
 80045cc:	f107 0110 	add.w	r1, r7, #16
 80045d0:	2300      	movs	r3, #0
 80045d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045d4:	f7fe fa60 	bl	8002a98 <xQueueGenericSend>
 80045d8:	6278      	str	r0, [r7, #36]	@ 0x24
 80045da:	e012      	b.n	8004602 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80045dc:	4b0b      	ldr	r3, [pc, #44]	@ (800460c <xTimerGenericCommand+0x98>)
 80045de:	6818      	ldr	r0, [r3, #0]
 80045e0:	f107 0110 	add.w	r1, r7, #16
 80045e4:	2300      	movs	r3, #0
 80045e6:	2200      	movs	r2, #0
 80045e8:	f7fe fa56 	bl	8002a98 <xQueueGenericSend>
 80045ec:	6278      	str	r0, [r7, #36]	@ 0x24
 80045ee:	e008      	b.n	8004602 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80045f0:	4b06      	ldr	r3, [pc, #24]	@ (800460c <xTimerGenericCommand+0x98>)
 80045f2:	6818      	ldr	r0, [r3, #0]
 80045f4:	f107 0110 	add.w	r1, r7, #16
 80045f8:	2300      	movs	r3, #0
 80045fa:	683a      	ldr	r2, [r7, #0]
 80045fc:	f7fe fb4e 	bl	8002c9c <xQueueGenericSendFromISR>
 8004600:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004604:	4618      	mov	r0, r3
 8004606:	3728      	adds	r7, #40	@ 0x28
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}
 800460c:	20000e50 	.word	0x20000e50

08004610 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b088      	sub	sp, #32
 8004614:	af02      	add	r7, sp, #8
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800461a:	4b23      	ldr	r3, [pc, #140]	@ (80046a8 <prvProcessExpiredTimer+0x98>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	3304      	adds	r3, #4
 8004628:	4618      	mov	r0, r3
 800462a:	f7fe f893 	bl	8002754 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004634:	f003 0304 	and.w	r3, r3, #4
 8004638:	2b00      	cmp	r3, #0
 800463a:	d023      	beq.n	8004684 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	699a      	ldr	r2, [r3, #24]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	18d1      	adds	r1, r2, r3
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	683a      	ldr	r2, [r7, #0]
 8004648:	6978      	ldr	r0, [r7, #20]
 800464a:	f000 f8d5 	bl	80047f8 <prvInsertTimerInActiveList>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d020      	beq.n	8004696 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004654:	2300      	movs	r3, #0
 8004656:	9300      	str	r3, [sp, #0]
 8004658:	2300      	movs	r3, #0
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	2100      	movs	r1, #0
 800465e:	6978      	ldr	r0, [r7, #20]
 8004660:	f7ff ff88 	bl	8004574 <xTimerGenericCommand>
 8004664:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d114      	bne.n	8004696 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800466c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004670:	f383 8811 	msr	BASEPRI, r3
 8004674:	f3bf 8f6f 	isb	sy
 8004678:	f3bf 8f4f 	dsb	sy
 800467c:	60fb      	str	r3, [r7, #12]
}
 800467e:	bf00      	nop
 8004680:	bf00      	nop
 8004682:	e7fd      	b.n	8004680 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800468a:	f023 0301 	bic.w	r3, r3, #1
 800468e:	b2da      	uxtb	r2, r3
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	6a1b      	ldr	r3, [r3, #32]
 800469a:	6978      	ldr	r0, [r7, #20]
 800469c:	4798      	blx	r3
}
 800469e:	bf00      	nop
 80046a0:	3718      	adds	r7, #24
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop
 80046a8:	20000e48 	.word	0x20000e48

080046ac <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b084      	sub	sp, #16
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80046b4:	f107 0308 	add.w	r3, r7, #8
 80046b8:	4618      	mov	r0, r3
 80046ba:	f000 f859 	bl	8004770 <prvGetNextExpireTime>
 80046be:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	4619      	mov	r1, r3
 80046c4:	68f8      	ldr	r0, [r7, #12]
 80046c6:	f000 f805 	bl	80046d4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80046ca:	f000 f8d7 	bl	800487c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80046ce:	bf00      	nop
 80046d0:	e7f0      	b.n	80046b4 <prvTimerTask+0x8>
	...

080046d4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b084      	sub	sp, #16
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80046de:	f7ff f937 	bl	8003950 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80046e2:	f107 0308 	add.w	r3, r7, #8
 80046e6:	4618      	mov	r0, r3
 80046e8:	f000 f866 	bl	80047b8 <prvSampleTimeNow>
 80046ec:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d130      	bne.n	8004756 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d10a      	bne.n	8004710 <prvProcessTimerOrBlockTask+0x3c>
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	429a      	cmp	r2, r3
 8004700:	d806      	bhi.n	8004710 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004702:	f7ff f933 	bl	800396c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004706:	68f9      	ldr	r1, [r7, #12]
 8004708:	6878      	ldr	r0, [r7, #4]
 800470a:	f7ff ff81 	bl	8004610 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800470e:	e024      	b.n	800475a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d008      	beq.n	8004728 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004716:	4b13      	ldr	r3, [pc, #76]	@ (8004764 <prvProcessTimerOrBlockTask+0x90>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d101      	bne.n	8004724 <prvProcessTimerOrBlockTask+0x50>
 8004720:	2301      	movs	r3, #1
 8004722:	e000      	b.n	8004726 <prvProcessTimerOrBlockTask+0x52>
 8004724:	2300      	movs	r3, #0
 8004726:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004728:	4b0f      	ldr	r3, [pc, #60]	@ (8004768 <prvProcessTimerOrBlockTask+0x94>)
 800472a:	6818      	ldr	r0, [r3, #0]
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	683a      	ldr	r2, [r7, #0]
 8004734:	4619      	mov	r1, r3
 8004736:	f7fe fe93 	bl	8003460 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800473a:	f7ff f917 	bl	800396c <xTaskResumeAll>
 800473e:	4603      	mov	r3, r0
 8004740:	2b00      	cmp	r3, #0
 8004742:	d10a      	bne.n	800475a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004744:	4b09      	ldr	r3, [pc, #36]	@ (800476c <prvProcessTimerOrBlockTask+0x98>)
 8004746:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800474a:	601a      	str	r2, [r3, #0]
 800474c:	f3bf 8f4f 	dsb	sy
 8004750:	f3bf 8f6f 	isb	sy
}
 8004754:	e001      	b.n	800475a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004756:	f7ff f909 	bl	800396c <xTaskResumeAll>
}
 800475a:	bf00      	nop
 800475c:	3710      	adds	r7, #16
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
 8004762:	bf00      	nop
 8004764:	20000e4c 	.word	0x20000e4c
 8004768:	20000e50 	.word	0x20000e50
 800476c:	e000ed04 	.word	0xe000ed04

08004770 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004770:	b480      	push	{r7}
 8004772:	b085      	sub	sp, #20
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004778:	4b0e      	ldr	r3, [pc, #56]	@ (80047b4 <prvGetNextExpireTime+0x44>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d101      	bne.n	8004786 <prvGetNextExpireTime+0x16>
 8004782:	2201      	movs	r2, #1
 8004784:	e000      	b.n	8004788 <prvGetNextExpireTime+0x18>
 8004786:	2200      	movs	r2, #0
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d105      	bne.n	80047a0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004794:	4b07      	ldr	r3, [pc, #28]	@ (80047b4 <prvGetNextExpireTime+0x44>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	60fb      	str	r3, [r7, #12]
 800479e:	e001      	b.n	80047a4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80047a0:	2300      	movs	r3, #0
 80047a2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80047a4:	68fb      	ldr	r3, [r7, #12]
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3714      	adds	r7, #20
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr
 80047b2:	bf00      	nop
 80047b4:	20000e48 	.word	0x20000e48

080047b8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80047c0:	f7ff f972 	bl	8003aa8 <xTaskGetTickCount>
 80047c4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80047c6:	4b0b      	ldr	r3, [pc, #44]	@ (80047f4 <prvSampleTimeNow+0x3c>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	68fa      	ldr	r2, [r7, #12]
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d205      	bcs.n	80047dc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80047d0:	f000 f93a 	bl	8004a48 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2201      	movs	r2, #1
 80047d8:	601a      	str	r2, [r3, #0]
 80047da:	e002      	b.n	80047e2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80047e2:	4a04      	ldr	r2, [pc, #16]	@ (80047f4 <prvSampleTimeNow+0x3c>)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80047e8:	68fb      	ldr	r3, [r7, #12]
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3710      	adds	r7, #16
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	20000e58 	.word	0x20000e58

080047f8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b086      	sub	sp, #24
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	60f8      	str	r0, [r7, #12]
 8004800:	60b9      	str	r1, [r7, #8]
 8004802:	607a      	str	r2, [r7, #4]
 8004804:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004806:	2300      	movs	r3, #0
 8004808:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	68ba      	ldr	r2, [r7, #8]
 800480e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	68fa      	ldr	r2, [r7, #12]
 8004814:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004816:	68ba      	ldr	r2, [r7, #8]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	429a      	cmp	r2, r3
 800481c:	d812      	bhi.n	8004844 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	1ad2      	subs	r2, r2, r3
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	699b      	ldr	r3, [r3, #24]
 8004828:	429a      	cmp	r2, r3
 800482a:	d302      	bcc.n	8004832 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800482c:	2301      	movs	r3, #1
 800482e:	617b      	str	r3, [r7, #20]
 8004830:	e01b      	b.n	800486a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004832:	4b10      	ldr	r3, [pc, #64]	@ (8004874 <prvInsertTimerInActiveList+0x7c>)
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	3304      	adds	r3, #4
 800483a:	4619      	mov	r1, r3
 800483c:	4610      	mov	r0, r2
 800483e:	f7fd ff50 	bl	80026e2 <vListInsert>
 8004842:	e012      	b.n	800486a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004844:	687a      	ldr	r2, [r7, #4]
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	429a      	cmp	r2, r3
 800484a:	d206      	bcs.n	800485a <prvInsertTimerInActiveList+0x62>
 800484c:	68ba      	ldr	r2, [r7, #8]
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	429a      	cmp	r2, r3
 8004852:	d302      	bcc.n	800485a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004854:	2301      	movs	r3, #1
 8004856:	617b      	str	r3, [r7, #20]
 8004858:	e007      	b.n	800486a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800485a:	4b07      	ldr	r3, [pc, #28]	@ (8004878 <prvInsertTimerInActiveList+0x80>)
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	3304      	adds	r3, #4
 8004862:	4619      	mov	r1, r3
 8004864:	4610      	mov	r0, r2
 8004866:	f7fd ff3c 	bl	80026e2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800486a:	697b      	ldr	r3, [r7, #20]
}
 800486c:	4618      	mov	r0, r3
 800486e:	3718      	adds	r7, #24
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}
 8004874:	20000e4c 	.word	0x20000e4c
 8004878:	20000e48 	.word	0x20000e48

0800487c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b08e      	sub	sp, #56	@ 0x38
 8004880:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004882:	e0ce      	b.n	8004a22 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	da19      	bge.n	80048be <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800488a:	1d3b      	adds	r3, r7, #4
 800488c:	3304      	adds	r3, #4
 800488e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004892:	2b00      	cmp	r3, #0
 8004894:	d10b      	bne.n	80048ae <prvProcessReceivedCommands+0x32>
	__asm volatile
 8004896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800489a:	f383 8811 	msr	BASEPRI, r3
 800489e:	f3bf 8f6f 	isb	sy
 80048a2:	f3bf 8f4f 	dsb	sy
 80048a6:	61fb      	str	r3, [r7, #28]
}
 80048a8:	bf00      	nop
 80048aa:	bf00      	nop
 80048ac:	e7fd      	b.n	80048aa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80048ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048b4:	6850      	ldr	r0, [r2, #4]
 80048b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048b8:	6892      	ldr	r2, [r2, #8]
 80048ba:	4611      	mov	r1, r2
 80048bc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	f2c0 80ae 	blt.w	8004a22 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80048ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d004      	beq.n	80048dc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80048d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048d4:	3304      	adds	r3, #4
 80048d6:	4618      	mov	r0, r3
 80048d8:	f7fd ff3c 	bl	8002754 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80048dc:	463b      	mov	r3, r7
 80048de:	4618      	mov	r0, r3
 80048e0:	f7ff ff6a 	bl	80047b8 <prvSampleTimeNow>
 80048e4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2b09      	cmp	r3, #9
 80048ea:	f200 8097 	bhi.w	8004a1c <prvProcessReceivedCommands+0x1a0>
 80048ee:	a201      	add	r2, pc, #4	@ (adr r2, 80048f4 <prvProcessReceivedCommands+0x78>)
 80048f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048f4:	0800491d 	.word	0x0800491d
 80048f8:	0800491d 	.word	0x0800491d
 80048fc:	0800491d 	.word	0x0800491d
 8004900:	08004993 	.word	0x08004993
 8004904:	080049a7 	.word	0x080049a7
 8004908:	080049f3 	.word	0x080049f3
 800490c:	0800491d 	.word	0x0800491d
 8004910:	0800491d 	.word	0x0800491d
 8004914:	08004993 	.word	0x08004993
 8004918:	080049a7 	.word	0x080049a7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800491c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800491e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004922:	f043 0301 	orr.w	r3, r3, #1
 8004926:	b2da      	uxtb	r2, r3
 8004928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800492a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800492e:	68ba      	ldr	r2, [r7, #8]
 8004930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004932:	699b      	ldr	r3, [r3, #24]
 8004934:	18d1      	adds	r1, r2, r3
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800493a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800493c:	f7ff ff5c 	bl	80047f8 <prvInsertTimerInActiveList>
 8004940:	4603      	mov	r3, r0
 8004942:	2b00      	cmp	r3, #0
 8004944:	d06c      	beq.n	8004a20 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004948:	6a1b      	ldr	r3, [r3, #32]
 800494a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800494c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800494e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004950:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004954:	f003 0304 	and.w	r3, r3, #4
 8004958:	2b00      	cmp	r3, #0
 800495a:	d061      	beq.n	8004a20 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800495c:	68ba      	ldr	r2, [r7, #8]
 800495e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004960:	699b      	ldr	r3, [r3, #24]
 8004962:	441a      	add	r2, r3
 8004964:	2300      	movs	r3, #0
 8004966:	9300      	str	r3, [sp, #0]
 8004968:	2300      	movs	r3, #0
 800496a:	2100      	movs	r1, #0
 800496c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800496e:	f7ff fe01 	bl	8004574 <xTimerGenericCommand>
 8004972:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004974:	6a3b      	ldr	r3, [r7, #32]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d152      	bne.n	8004a20 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800497a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800497e:	f383 8811 	msr	BASEPRI, r3
 8004982:	f3bf 8f6f 	isb	sy
 8004986:	f3bf 8f4f 	dsb	sy
 800498a:	61bb      	str	r3, [r7, #24]
}
 800498c:	bf00      	nop
 800498e:	bf00      	nop
 8004990:	e7fd      	b.n	800498e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004994:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004998:	f023 0301 	bic.w	r3, r3, #1
 800499c:	b2da      	uxtb	r2, r3
 800499e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049a0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80049a4:	e03d      	b.n	8004a22 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80049a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80049ac:	f043 0301 	orr.w	r3, r3, #1
 80049b0:	b2da      	uxtb	r2, r3
 80049b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049b4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80049b8:	68ba      	ldr	r2, [r7, #8]
 80049ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049bc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80049be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049c0:	699b      	ldr	r3, [r3, #24]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d10b      	bne.n	80049de <prvProcessReceivedCommands+0x162>
	__asm volatile
 80049c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049ca:	f383 8811 	msr	BASEPRI, r3
 80049ce:	f3bf 8f6f 	isb	sy
 80049d2:	f3bf 8f4f 	dsb	sy
 80049d6:	617b      	str	r3, [r7, #20]
}
 80049d8:	bf00      	nop
 80049da:	bf00      	nop
 80049dc:	e7fd      	b.n	80049da <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80049de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049e0:	699a      	ldr	r2, [r3, #24]
 80049e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e4:	18d1      	adds	r1, r2, r3
 80049e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80049ec:	f7ff ff04 	bl	80047f8 <prvInsertTimerInActiveList>
					break;
 80049f0:	e017      	b.n	8004a22 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80049f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80049f8:	f003 0302 	and.w	r3, r3, #2
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d103      	bne.n	8004a08 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004a00:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a02:	f000 fbe9 	bl	80051d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004a06:	e00c      	b.n	8004a22 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a0a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a0e:	f023 0301 	bic.w	r3, r3, #1
 8004a12:	b2da      	uxtb	r2, r3
 8004a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a16:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004a1a:	e002      	b.n	8004a22 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004a1c:	bf00      	nop
 8004a1e:	e000      	b.n	8004a22 <prvProcessReceivedCommands+0x1a6>
					break;
 8004a20:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004a22:	4b08      	ldr	r3, [pc, #32]	@ (8004a44 <prvProcessReceivedCommands+0x1c8>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	1d39      	adds	r1, r7, #4
 8004a28:	2200      	movs	r2, #0
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f7fe f9d4 	bl	8002dd8 <xQueueReceive>
 8004a30:	4603      	mov	r3, r0
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	f47f af26 	bne.w	8004884 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004a38:	bf00      	nop
 8004a3a:	bf00      	nop
 8004a3c:	3730      	adds	r7, #48	@ 0x30
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	bf00      	nop
 8004a44:	20000e50 	.word	0x20000e50

08004a48 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b088      	sub	sp, #32
 8004a4c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004a4e:	e049      	b.n	8004ae4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004a50:	4b2e      	ldr	r3, [pc, #184]	@ (8004b0c <prvSwitchTimerLists+0xc4>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	68db      	ldr	r3, [r3, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a5a:	4b2c      	ldr	r3, [pc, #176]	@ (8004b0c <prvSwitchTimerLists+0xc4>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	3304      	adds	r3, #4
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f7fd fe73 	bl	8002754 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6a1b      	ldr	r3, [r3, #32]
 8004a72:	68f8      	ldr	r0, [r7, #12]
 8004a74:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a7c:	f003 0304 	and.w	r3, r3, #4
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d02f      	beq.n	8004ae4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	699b      	ldr	r3, [r3, #24]
 8004a88:	693a      	ldr	r2, [r7, #16]
 8004a8a:	4413      	add	r3, r2
 8004a8c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004a8e:	68ba      	ldr	r2, [r7, #8]
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d90e      	bls.n	8004ab4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	68ba      	ldr	r2, [r7, #8]
 8004a9a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	68fa      	ldr	r2, [r7, #12]
 8004aa0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004aa2:	4b1a      	ldr	r3, [pc, #104]	@ (8004b0c <prvSwitchTimerLists+0xc4>)
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	3304      	adds	r3, #4
 8004aaa:	4619      	mov	r1, r3
 8004aac:	4610      	mov	r0, r2
 8004aae:	f7fd fe18 	bl	80026e2 <vListInsert>
 8004ab2:	e017      	b.n	8004ae4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	9300      	str	r3, [sp, #0]
 8004ab8:	2300      	movs	r3, #0
 8004aba:	693a      	ldr	r2, [r7, #16]
 8004abc:	2100      	movs	r1, #0
 8004abe:	68f8      	ldr	r0, [r7, #12]
 8004ac0:	f7ff fd58 	bl	8004574 <xTimerGenericCommand>
 8004ac4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d10b      	bne.n	8004ae4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8004acc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ad0:	f383 8811 	msr	BASEPRI, r3
 8004ad4:	f3bf 8f6f 	isb	sy
 8004ad8:	f3bf 8f4f 	dsb	sy
 8004adc:	603b      	str	r3, [r7, #0]
}
 8004ade:	bf00      	nop
 8004ae0:	bf00      	nop
 8004ae2:	e7fd      	b.n	8004ae0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004ae4:	4b09      	ldr	r3, [pc, #36]	@ (8004b0c <prvSwitchTimerLists+0xc4>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d1b0      	bne.n	8004a50 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004aee:	4b07      	ldr	r3, [pc, #28]	@ (8004b0c <prvSwitchTimerLists+0xc4>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004af4:	4b06      	ldr	r3, [pc, #24]	@ (8004b10 <prvSwitchTimerLists+0xc8>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a04      	ldr	r2, [pc, #16]	@ (8004b0c <prvSwitchTimerLists+0xc4>)
 8004afa:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004afc:	4a04      	ldr	r2, [pc, #16]	@ (8004b10 <prvSwitchTimerLists+0xc8>)
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	6013      	str	r3, [r2, #0]
}
 8004b02:	bf00      	nop
 8004b04:	3718      	adds	r7, #24
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	20000e48 	.word	0x20000e48
 8004b10:	20000e4c 	.word	0x20000e4c

08004b14 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b082      	sub	sp, #8
 8004b18:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004b1a:	f000 f96d 	bl	8004df8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004b1e:	4b15      	ldr	r3, [pc, #84]	@ (8004b74 <prvCheckForValidListAndQueue+0x60>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d120      	bne.n	8004b68 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004b26:	4814      	ldr	r0, [pc, #80]	@ (8004b78 <prvCheckForValidListAndQueue+0x64>)
 8004b28:	f7fd fd8a 	bl	8002640 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004b2c:	4813      	ldr	r0, [pc, #76]	@ (8004b7c <prvCheckForValidListAndQueue+0x68>)
 8004b2e:	f7fd fd87 	bl	8002640 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004b32:	4b13      	ldr	r3, [pc, #76]	@ (8004b80 <prvCheckForValidListAndQueue+0x6c>)
 8004b34:	4a10      	ldr	r2, [pc, #64]	@ (8004b78 <prvCheckForValidListAndQueue+0x64>)
 8004b36:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004b38:	4b12      	ldr	r3, [pc, #72]	@ (8004b84 <prvCheckForValidListAndQueue+0x70>)
 8004b3a:	4a10      	ldr	r2, [pc, #64]	@ (8004b7c <prvCheckForValidListAndQueue+0x68>)
 8004b3c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004b3e:	2300      	movs	r3, #0
 8004b40:	9300      	str	r3, [sp, #0]
 8004b42:	4b11      	ldr	r3, [pc, #68]	@ (8004b88 <prvCheckForValidListAndQueue+0x74>)
 8004b44:	4a11      	ldr	r2, [pc, #68]	@ (8004b8c <prvCheckForValidListAndQueue+0x78>)
 8004b46:	2110      	movs	r1, #16
 8004b48:	200a      	movs	r0, #10
 8004b4a:	f7fd fe97 	bl	800287c <xQueueGenericCreateStatic>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	4a08      	ldr	r2, [pc, #32]	@ (8004b74 <prvCheckForValidListAndQueue+0x60>)
 8004b52:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004b54:	4b07      	ldr	r3, [pc, #28]	@ (8004b74 <prvCheckForValidListAndQueue+0x60>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d005      	beq.n	8004b68 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004b5c:	4b05      	ldr	r3, [pc, #20]	@ (8004b74 <prvCheckForValidListAndQueue+0x60>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	490b      	ldr	r1, [pc, #44]	@ (8004b90 <prvCheckForValidListAndQueue+0x7c>)
 8004b62:	4618      	mov	r0, r3
 8004b64:	f7fe fc52 	bl	800340c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004b68:	f000 f978 	bl	8004e5c <vPortExitCritical>
}
 8004b6c:	bf00      	nop
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	20000e50 	.word	0x20000e50
 8004b78:	20000e20 	.word	0x20000e20
 8004b7c:	20000e34 	.word	0x20000e34
 8004b80:	20000e48 	.word	0x20000e48
 8004b84:	20000e4c 	.word	0x20000e4c
 8004b88:	20000efc 	.word	0x20000efc
 8004b8c:	20000e5c 	.word	0x20000e5c
 8004b90:	08007e18 	.word	0x08007e18

08004b94 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004b94:	b480      	push	{r7}
 8004b96:	b085      	sub	sp, #20
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	60f8      	str	r0, [r7, #12]
 8004b9c:	60b9      	str	r1, [r7, #8]
 8004b9e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	3b04      	subs	r3, #4
 8004ba4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004bac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	3b04      	subs	r3, #4
 8004bb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	f023 0201 	bic.w	r2, r3, #1
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	3b04      	subs	r3, #4
 8004bc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004bc4:	4a0c      	ldr	r2, [pc, #48]	@ (8004bf8 <pxPortInitialiseStack+0x64>)
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	3b14      	subs	r3, #20
 8004bce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004bd0:	687a      	ldr	r2, [r7, #4]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	3b04      	subs	r3, #4
 8004bda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f06f 0202 	mvn.w	r2, #2
 8004be2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	3b20      	subs	r3, #32
 8004be8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004bea:	68fb      	ldr	r3, [r7, #12]
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3714      	adds	r7, #20
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr
 8004bf8:	08004bfd 	.word	0x08004bfd

08004bfc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b085      	sub	sp, #20
 8004c00:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004c02:	2300      	movs	r3, #0
 8004c04:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004c06:	4b13      	ldr	r3, [pc, #76]	@ (8004c54 <prvTaskExitError+0x58>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c0e:	d00b      	beq.n	8004c28 <prvTaskExitError+0x2c>
	__asm volatile
 8004c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c14:	f383 8811 	msr	BASEPRI, r3
 8004c18:	f3bf 8f6f 	isb	sy
 8004c1c:	f3bf 8f4f 	dsb	sy
 8004c20:	60fb      	str	r3, [r7, #12]
}
 8004c22:	bf00      	nop
 8004c24:	bf00      	nop
 8004c26:	e7fd      	b.n	8004c24 <prvTaskExitError+0x28>
	__asm volatile
 8004c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c2c:	f383 8811 	msr	BASEPRI, r3
 8004c30:	f3bf 8f6f 	isb	sy
 8004c34:	f3bf 8f4f 	dsb	sy
 8004c38:	60bb      	str	r3, [r7, #8]
}
 8004c3a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004c3c:	bf00      	nop
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d0fc      	beq.n	8004c3e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004c44:	bf00      	nop
 8004c46:	bf00      	nop
 8004c48:	3714      	adds	r7, #20
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr
 8004c52:	bf00      	nop
 8004c54:	20000008 	.word	0x20000008
	...

08004c60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004c60:	4b07      	ldr	r3, [pc, #28]	@ (8004c80 <pxCurrentTCBConst2>)
 8004c62:	6819      	ldr	r1, [r3, #0]
 8004c64:	6808      	ldr	r0, [r1, #0]
 8004c66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c6a:	f380 8809 	msr	PSP, r0
 8004c6e:	f3bf 8f6f 	isb	sy
 8004c72:	f04f 0000 	mov.w	r0, #0
 8004c76:	f380 8811 	msr	BASEPRI, r0
 8004c7a:	4770      	bx	lr
 8004c7c:	f3af 8000 	nop.w

08004c80 <pxCurrentTCBConst2>:
 8004c80:	20000920 	.word	0x20000920
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004c84:	bf00      	nop
 8004c86:	bf00      	nop

08004c88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004c88:	4808      	ldr	r0, [pc, #32]	@ (8004cac <prvPortStartFirstTask+0x24>)
 8004c8a:	6800      	ldr	r0, [r0, #0]
 8004c8c:	6800      	ldr	r0, [r0, #0]
 8004c8e:	f380 8808 	msr	MSP, r0
 8004c92:	f04f 0000 	mov.w	r0, #0
 8004c96:	f380 8814 	msr	CONTROL, r0
 8004c9a:	b662      	cpsie	i
 8004c9c:	b661      	cpsie	f
 8004c9e:	f3bf 8f4f 	dsb	sy
 8004ca2:	f3bf 8f6f 	isb	sy
 8004ca6:	df00      	svc	0
 8004ca8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004caa:	bf00      	nop
 8004cac:	e000ed08 	.word	0xe000ed08

08004cb0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b086      	sub	sp, #24
 8004cb4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004cb6:	4b47      	ldr	r3, [pc, #284]	@ (8004dd4 <xPortStartScheduler+0x124>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a47      	ldr	r2, [pc, #284]	@ (8004dd8 <xPortStartScheduler+0x128>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d10b      	bne.n	8004cd8 <xPortStartScheduler+0x28>
	__asm volatile
 8004cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cc4:	f383 8811 	msr	BASEPRI, r3
 8004cc8:	f3bf 8f6f 	isb	sy
 8004ccc:	f3bf 8f4f 	dsb	sy
 8004cd0:	60fb      	str	r3, [r7, #12]
}
 8004cd2:	bf00      	nop
 8004cd4:	bf00      	nop
 8004cd6:	e7fd      	b.n	8004cd4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004cd8:	4b3e      	ldr	r3, [pc, #248]	@ (8004dd4 <xPortStartScheduler+0x124>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a3f      	ldr	r2, [pc, #252]	@ (8004ddc <xPortStartScheduler+0x12c>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d10b      	bne.n	8004cfa <xPortStartScheduler+0x4a>
	__asm volatile
 8004ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ce6:	f383 8811 	msr	BASEPRI, r3
 8004cea:	f3bf 8f6f 	isb	sy
 8004cee:	f3bf 8f4f 	dsb	sy
 8004cf2:	613b      	str	r3, [r7, #16]
}
 8004cf4:	bf00      	nop
 8004cf6:	bf00      	nop
 8004cf8:	e7fd      	b.n	8004cf6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004cfa:	4b39      	ldr	r3, [pc, #228]	@ (8004de0 <xPortStartScheduler+0x130>)
 8004cfc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	781b      	ldrb	r3, [r3, #0]
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	22ff      	movs	r2, #255	@ 0xff
 8004d0a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	781b      	ldrb	r3, [r3, #0]
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004d14:	78fb      	ldrb	r3, [r7, #3]
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004d1c:	b2da      	uxtb	r2, r3
 8004d1e:	4b31      	ldr	r3, [pc, #196]	@ (8004de4 <xPortStartScheduler+0x134>)
 8004d20:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004d22:	4b31      	ldr	r3, [pc, #196]	@ (8004de8 <xPortStartScheduler+0x138>)
 8004d24:	2207      	movs	r2, #7
 8004d26:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004d28:	e009      	b.n	8004d3e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004d2a:	4b2f      	ldr	r3, [pc, #188]	@ (8004de8 <xPortStartScheduler+0x138>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	3b01      	subs	r3, #1
 8004d30:	4a2d      	ldr	r2, [pc, #180]	@ (8004de8 <xPortStartScheduler+0x138>)
 8004d32:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004d34:	78fb      	ldrb	r3, [r7, #3]
 8004d36:	b2db      	uxtb	r3, r3
 8004d38:	005b      	lsls	r3, r3, #1
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004d3e:	78fb      	ldrb	r3, [r7, #3]
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d46:	2b80      	cmp	r3, #128	@ 0x80
 8004d48:	d0ef      	beq.n	8004d2a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004d4a:	4b27      	ldr	r3, [pc, #156]	@ (8004de8 <xPortStartScheduler+0x138>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f1c3 0307 	rsb	r3, r3, #7
 8004d52:	2b04      	cmp	r3, #4
 8004d54:	d00b      	beq.n	8004d6e <xPortStartScheduler+0xbe>
	__asm volatile
 8004d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d5a:	f383 8811 	msr	BASEPRI, r3
 8004d5e:	f3bf 8f6f 	isb	sy
 8004d62:	f3bf 8f4f 	dsb	sy
 8004d66:	60bb      	str	r3, [r7, #8]
}
 8004d68:	bf00      	nop
 8004d6a:	bf00      	nop
 8004d6c:	e7fd      	b.n	8004d6a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004d6e:	4b1e      	ldr	r3, [pc, #120]	@ (8004de8 <xPortStartScheduler+0x138>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	021b      	lsls	r3, r3, #8
 8004d74:	4a1c      	ldr	r2, [pc, #112]	@ (8004de8 <xPortStartScheduler+0x138>)
 8004d76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004d78:	4b1b      	ldr	r3, [pc, #108]	@ (8004de8 <xPortStartScheduler+0x138>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004d80:	4a19      	ldr	r2, [pc, #100]	@ (8004de8 <xPortStartScheduler+0x138>)
 8004d82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	b2da      	uxtb	r2, r3
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004d8c:	4b17      	ldr	r3, [pc, #92]	@ (8004dec <xPortStartScheduler+0x13c>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a16      	ldr	r2, [pc, #88]	@ (8004dec <xPortStartScheduler+0x13c>)
 8004d92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004d96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004d98:	4b14      	ldr	r3, [pc, #80]	@ (8004dec <xPortStartScheduler+0x13c>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a13      	ldr	r2, [pc, #76]	@ (8004dec <xPortStartScheduler+0x13c>)
 8004d9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004da2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004da4:	f000 f8da 	bl	8004f5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004da8:	4b11      	ldr	r3, [pc, #68]	@ (8004df0 <xPortStartScheduler+0x140>)
 8004daa:	2200      	movs	r2, #0
 8004dac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004dae:	f000 f8f9 	bl	8004fa4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004db2:	4b10      	ldr	r3, [pc, #64]	@ (8004df4 <xPortStartScheduler+0x144>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a0f      	ldr	r2, [pc, #60]	@ (8004df4 <xPortStartScheduler+0x144>)
 8004db8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004dbc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004dbe:	f7ff ff63 	bl	8004c88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004dc2:	f7fe ff3b 	bl	8003c3c <vTaskSwitchContext>
	prvTaskExitError();
 8004dc6:	f7ff ff19 	bl	8004bfc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004dca:	2300      	movs	r3, #0
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3718      	adds	r7, #24
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	e000ed00 	.word	0xe000ed00
 8004dd8:	410fc271 	.word	0x410fc271
 8004ddc:	410fc270 	.word	0x410fc270
 8004de0:	e000e400 	.word	0xe000e400
 8004de4:	20000f4c 	.word	0x20000f4c
 8004de8:	20000f50 	.word	0x20000f50
 8004dec:	e000ed20 	.word	0xe000ed20
 8004df0:	20000008 	.word	0x20000008
 8004df4:	e000ef34 	.word	0xe000ef34

08004df8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
	__asm volatile
 8004dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e02:	f383 8811 	msr	BASEPRI, r3
 8004e06:	f3bf 8f6f 	isb	sy
 8004e0a:	f3bf 8f4f 	dsb	sy
 8004e0e:	607b      	str	r3, [r7, #4]
}
 8004e10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004e12:	4b10      	ldr	r3, [pc, #64]	@ (8004e54 <vPortEnterCritical+0x5c>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	3301      	adds	r3, #1
 8004e18:	4a0e      	ldr	r2, [pc, #56]	@ (8004e54 <vPortEnterCritical+0x5c>)
 8004e1a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004e1c:	4b0d      	ldr	r3, [pc, #52]	@ (8004e54 <vPortEnterCritical+0x5c>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d110      	bne.n	8004e46 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004e24:	4b0c      	ldr	r3, [pc, #48]	@ (8004e58 <vPortEnterCritical+0x60>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d00b      	beq.n	8004e46 <vPortEnterCritical+0x4e>
	__asm volatile
 8004e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e32:	f383 8811 	msr	BASEPRI, r3
 8004e36:	f3bf 8f6f 	isb	sy
 8004e3a:	f3bf 8f4f 	dsb	sy
 8004e3e:	603b      	str	r3, [r7, #0]
}
 8004e40:	bf00      	nop
 8004e42:	bf00      	nop
 8004e44:	e7fd      	b.n	8004e42 <vPortEnterCritical+0x4a>
	}
}
 8004e46:	bf00      	nop
 8004e48:	370c      	adds	r7, #12
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr
 8004e52:	bf00      	nop
 8004e54:	20000008 	.word	0x20000008
 8004e58:	e000ed04 	.word	0xe000ed04

08004e5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b083      	sub	sp, #12
 8004e60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004e62:	4b12      	ldr	r3, [pc, #72]	@ (8004eac <vPortExitCritical+0x50>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d10b      	bne.n	8004e82 <vPortExitCritical+0x26>
	__asm volatile
 8004e6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e6e:	f383 8811 	msr	BASEPRI, r3
 8004e72:	f3bf 8f6f 	isb	sy
 8004e76:	f3bf 8f4f 	dsb	sy
 8004e7a:	607b      	str	r3, [r7, #4]
}
 8004e7c:	bf00      	nop
 8004e7e:	bf00      	nop
 8004e80:	e7fd      	b.n	8004e7e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004e82:	4b0a      	ldr	r3, [pc, #40]	@ (8004eac <vPortExitCritical+0x50>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	3b01      	subs	r3, #1
 8004e88:	4a08      	ldr	r2, [pc, #32]	@ (8004eac <vPortExitCritical+0x50>)
 8004e8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004e8c:	4b07      	ldr	r3, [pc, #28]	@ (8004eac <vPortExitCritical+0x50>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d105      	bne.n	8004ea0 <vPortExitCritical+0x44>
 8004e94:	2300      	movs	r3, #0
 8004e96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	f383 8811 	msr	BASEPRI, r3
}
 8004e9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004ea0:	bf00      	nop
 8004ea2:	370c      	adds	r7, #12
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eaa:	4770      	bx	lr
 8004eac:	20000008 	.word	0x20000008

08004eb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004eb0:	f3ef 8009 	mrs	r0, PSP
 8004eb4:	f3bf 8f6f 	isb	sy
 8004eb8:	4b15      	ldr	r3, [pc, #84]	@ (8004f10 <pxCurrentTCBConst>)
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	f01e 0f10 	tst.w	lr, #16
 8004ec0:	bf08      	it	eq
 8004ec2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004ec6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004eca:	6010      	str	r0, [r2, #0]
 8004ecc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004ed0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004ed4:	f380 8811 	msr	BASEPRI, r0
 8004ed8:	f3bf 8f4f 	dsb	sy
 8004edc:	f3bf 8f6f 	isb	sy
 8004ee0:	f7fe feac 	bl	8003c3c <vTaskSwitchContext>
 8004ee4:	f04f 0000 	mov.w	r0, #0
 8004ee8:	f380 8811 	msr	BASEPRI, r0
 8004eec:	bc09      	pop	{r0, r3}
 8004eee:	6819      	ldr	r1, [r3, #0]
 8004ef0:	6808      	ldr	r0, [r1, #0]
 8004ef2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ef6:	f01e 0f10 	tst.w	lr, #16
 8004efa:	bf08      	it	eq
 8004efc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004f00:	f380 8809 	msr	PSP, r0
 8004f04:	f3bf 8f6f 	isb	sy
 8004f08:	4770      	bx	lr
 8004f0a:	bf00      	nop
 8004f0c:	f3af 8000 	nop.w

08004f10 <pxCurrentTCBConst>:
 8004f10:	20000920 	.word	0x20000920
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004f14:	bf00      	nop
 8004f16:	bf00      	nop

08004f18 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b082      	sub	sp, #8
 8004f1c:	af00      	add	r7, sp, #0
	__asm volatile
 8004f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f22:	f383 8811 	msr	BASEPRI, r3
 8004f26:	f3bf 8f6f 	isb	sy
 8004f2a:	f3bf 8f4f 	dsb	sy
 8004f2e:	607b      	str	r3, [r7, #4]
}
 8004f30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004f32:	f7fe fdc9 	bl	8003ac8 <xTaskIncrementTick>
 8004f36:	4603      	mov	r3, r0
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d003      	beq.n	8004f44 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004f3c:	4b06      	ldr	r3, [pc, #24]	@ (8004f58 <xPortSysTickHandler+0x40>)
 8004f3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f42:	601a      	str	r2, [r3, #0]
 8004f44:	2300      	movs	r3, #0
 8004f46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	f383 8811 	msr	BASEPRI, r3
}
 8004f4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004f50:	bf00      	nop
 8004f52:	3708      	adds	r7, #8
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}
 8004f58:	e000ed04 	.word	0xe000ed04

08004f5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004f60:	4b0b      	ldr	r3, [pc, #44]	@ (8004f90 <vPortSetupTimerInterrupt+0x34>)
 8004f62:	2200      	movs	r2, #0
 8004f64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004f66:	4b0b      	ldr	r3, [pc, #44]	@ (8004f94 <vPortSetupTimerInterrupt+0x38>)
 8004f68:	2200      	movs	r2, #0
 8004f6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8004f98 <vPortSetupTimerInterrupt+0x3c>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a0a      	ldr	r2, [pc, #40]	@ (8004f9c <vPortSetupTimerInterrupt+0x40>)
 8004f72:	fba2 2303 	umull	r2, r3, r2, r3
 8004f76:	099b      	lsrs	r3, r3, #6
 8004f78:	4a09      	ldr	r2, [pc, #36]	@ (8004fa0 <vPortSetupTimerInterrupt+0x44>)
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004f7e:	4b04      	ldr	r3, [pc, #16]	@ (8004f90 <vPortSetupTimerInterrupt+0x34>)
 8004f80:	2207      	movs	r2, #7
 8004f82:	601a      	str	r2, [r3, #0]
}
 8004f84:	bf00      	nop
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr
 8004f8e:	bf00      	nop
 8004f90:	e000e010 	.word	0xe000e010
 8004f94:	e000e018 	.word	0xe000e018
 8004f98:	20000000 	.word	0x20000000
 8004f9c:	10624dd3 	.word	0x10624dd3
 8004fa0:	e000e014 	.word	0xe000e014

08004fa4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004fa4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004fb4 <vPortEnableVFP+0x10>
 8004fa8:	6801      	ldr	r1, [r0, #0]
 8004faa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004fae:	6001      	str	r1, [r0, #0]
 8004fb0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004fb2:	bf00      	nop
 8004fb4:	e000ed88 	.word	0xe000ed88

08004fb8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004fb8:	b480      	push	{r7}
 8004fba:	b085      	sub	sp, #20
 8004fbc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004fbe:	f3ef 8305 	mrs	r3, IPSR
 8004fc2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2b0f      	cmp	r3, #15
 8004fc8:	d915      	bls.n	8004ff6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004fca:	4a18      	ldr	r2, [pc, #96]	@ (800502c <vPortValidateInterruptPriority+0x74>)
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	4413      	add	r3, r2
 8004fd0:	781b      	ldrb	r3, [r3, #0]
 8004fd2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004fd4:	4b16      	ldr	r3, [pc, #88]	@ (8005030 <vPortValidateInterruptPriority+0x78>)
 8004fd6:	781b      	ldrb	r3, [r3, #0]
 8004fd8:	7afa      	ldrb	r2, [r7, #11]
 8004fda:	429a      	cmp	r2, r3
 8004fdc:	d20b      	bcs.n	8004ff6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fe2:	f383 8811 	msr	BASEPRI, r3
 8004fe6:	f3bf 8f6f 	isb	sy
 8004fea:	f3bf 8f4f 	dsb	sy
 8004fee:	607b      	str	r3, [r7, #4]
}
 8004ff0:	bf00      	nop
 8004ff2:	bf00      	nop
 8004ff4:	e7fd      	b.n	8004ff2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8005034 <vPortValidateInterruptPriority+0x7c>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8005038 <vPortValidateInterruptPriority+0x80>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	429a      	cmp	r2, r3
 8005004:	d90b      	bls.n	800501e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800500a:	f383 8811 	msr	BASEPRI, r3
 800500e:	f3bf 8f6f 	isb	sy
 8005012:	f3bf 8f4f 	dsb	sy
 8005016:	603b      	str	r3, [r7, #0]
}
 8005018:	bf00      	nop
 800501a:	bf00      	nop
 800501c:	e7fd      	b.n	800501a <vPortValidateInterruptPriority+0x62>
	}
 800501e:	bf00      	nop
 8005020:	3714      	adds	r7, #20
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr
 800502a:	bf00      	nop
 800502c:	e000e3f0 	.word	0xe000e3f0
 8005030:	20000f4c 	.word	0x20000f4c
 8005034:	e000ed0c 	.word	0xe000ed0c
 8005038:	20000f50 	.word	0x20000f50

0800503c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b08a      	sub	sp, #40	@ 0x28
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005044:	2300      	movs	r3, #0
 8005046:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005048:	f7fe fc82 	bl	8003950 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800504c:	4b5c      	ldr	r3, [pc, #368]	@ (80051c0 <pvPortMalloc+0x184>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d101      	bne.n	8005058 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005054:	f000 f924 	bl	80052a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005058:	4b5a      	ldr	r3, [pc, #360]	@ (80051c4 <pvPortMalloc+0x188>)
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	4013      	ands	r3, r2
 8005060:	2b00      	cmp	r3, #0
 8005062:	f040 8095 	bne.w	8005190 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d01e      	beq.n	80050aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800506c:	2208      	movs	r2, #8
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	4413      	add	r3, r2
 8005072:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f003 0307 	and.w	r3, r3, #7
 800507a:	2b00      	cmp	r3, #0
 800507c:	d015      	beq.n	80050aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	f023 0307 	bic.w	r3, r3, #7
 8005084:	3308      	adds	r3, #8
 8005086:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f003 0307 	and.w	r3, r3, #7
 800508e:	2b00      	cmp	r3, #0
 8005090:	d00b      	beq.n	80050aa <pvPortMalloc+0x6e>
	__asm volatile
 8005092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005096:	f383 8811 	msr	BASEPRI, r3
 800509a:	f3bf 8f6f 	isb	sy
 800509e:	f3bf 8f4f 	dsb	sy
 80050a2:	617b      	str	r3, [r7, #20]
}
 80050a4:	bf00      	nop
 80050a6:	bf00      	nop
 80050a8:	e7fd      	b.n	80050a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d06f      	beq.n	8005190 <pvPortMalloc+0x154>
 80050b0:	4b45      	ldr	r3, [pc, #276]	@ (80051c8 <pvPortMalloc+0x18c>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	687a      	ldr	r2, [r7, #4]
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d86a      	bhi.n	8005190 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80050ba:	4b44      	ldr	r3, [pc, #272]	@ (80051cc <pvPortMalloc+0x190>)
 80050bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80050be:	4b43      	ldr	r3, [pc, #268]	@ (80051cc <pvPortMalloc+0x190>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80050c4:	e004      	b.n	80050d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80050c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80050ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80050d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	687a      	ldr	r2, [r7, #4]
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d903      	bls.n	80050e2 <pvPortMalloc+0xa6>
 80050da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d1f1      	bne.n	80050c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80050e2:	4b37      	ldr	r3, [pc, #220]	@ (80051c0 <pvPortMalloc+0x184>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d051      	beq.n	8005190 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80050ec:	6a3b      	ldr	r3, [r7, #32]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	2208      	movs	r2, #8
 80050f2:	4413      	add	r3, r2
 80050f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80050f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	6a3b      	ldr	r3, [r7, #32]
 80050fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80050fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005100:	685a      	ldr	r2, [r3, #4]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	1ad2      	subs	r2, r2, r3
 8005106:	2308      	movs	r3, #8
 8005108:	005b      	lsls	r3, r3, #1
 800510a:	429a      	cmp	r2, r3
 800510c:	d920      	bls.n	8005150 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800510e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	4413      	add	r3, r2
 8005114:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005116:	69bb      	ldr	r3, [r7, #24]
 8005118:	f003 0307 	and.w	r3, r3, #7
 800511c:	2b00      	cmp	r3, #0
 800511e:	d00b      	beq.n	8005138 <pvPortMalloc+0xfc>
	__asm volatile
 8005120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005124:	f383 8811 	msr	BASEPRI, r3
 8005128:	f3bf 8f6f 	isb	sy
 800512c:	f3bf 8f4f 	dsb	sy
 8005130:	613b      	str	r3, [r7, #16]
}
 8005132:	bf00      	nop
 8005134:	bf00      	nop
 8005136:	e7fd      	b.n	8005134 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800513a:	685a      	ldr	r2, [r3, #4]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	1ad2      	subs	r2, r2, r3
 8005140:	69bb      	ldr	r3, [r7, #24]
 8005142:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005146:	687a      	ldr	r2, [r7, #4]
 8005148:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800514a:	69b8      	ldr	r0, [r7, #24]
 800514c:	f000 f90a 	bl	8005364 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005150:	4b1d      	ldr	r3, [pc, #116]	@ (80051c8 <pvPortMalloc+0x18c>)
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	1ad3      	subs	r3, r2, r3
 800515a:	4a1b      	ldr	r2, [pc, #108]	@ (80051c8 <pvPortMalloc+0x18c>)
 800515c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800515e:	4b1a      	ldr	r3, [pc, #104]	@ (80051c8 <pvPortMalloc+0x18c>)
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	4b1b      	ldr	r3, [pc, #108]	@ (80051d0 <pvPortMalloc+0x194>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	429a      	cmp	r2, r3
 8005168:	d203      	bcs.n	8005172 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800516a:	4b17      	ldr	r3, [pc, #92]	@ (80051c8 <pvPortMalloc+0x18c>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a18      	ldr	r2, [pc, #96]	@ (80051d0 <pvPortMalloc+0x194>)
 8005170:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005174:	685a      	ldr	r2, [r3, #4]
 8005176:	4b13      	ldr	r3, [pc, #76]	@ (80051c4 <pvPortMalloc+0x188>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	431a      	orrs	r2, r3
 800517c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800517e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005182:	2200      	movs	r2, #0
 8005184:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005186:	4b13      	ldr	r3, [pc, #76]	@ (80051d4 <pvPortMalloc+0x198>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	3301      	adds	r3, #1
 800518c:	4a11      	ldr	r2, [pc, #68]	@ (80051d4 <pvPortMalloc+0x198>)
 800518e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005190:	f7fe fbec 	bl	800396c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005194:	69fb      	ldr	r3, [r7, #28]
 8005196:	f003 0307 	and.w	r3, r3, #7
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00b      	beq.n	80051b6 <pvPortMalloc+0x17a>
	__asm volatile
 800519e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051a2:	f383 8811 	msr	BASEPRI, r3
 80051a6:	f3bf 8f6f 	isb	sy
 80051aa:	f3bf 8f4f 	dsb	sy
 80051ae:	60fb      	str	r3, [r7, #12]
}
 80051b0:	bf00      	nop
 80051b2:	bf00      	nop
 80051b4:	e7fd      	b.n	80051b2 <pvPortMalloc+0x176>
	return pvReturn;
 80051b6:	69fb      	ldr	r3, [r7, #28]
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	3728      	adds	r7, #40	@ 0x28
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}
 80051c0:	20004b5c 	.word	0x20004b5c
 80051c4:	20004b70 	.word	0x20004b70
 80051c8:	20004b60 	.word	0x20004b60
 80051cc:	20004b54 	.word	0x20004b54
 80051d0:	20004b64 	.word	0x20004b64
 80051d4:	20004b68 	.word	0x20004b68

080051d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b086      	sub	sp, #24
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d04f      	beq.n	800528a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80051ea:	2308      	movs	r3, #8
 80051ec:	425b      	negs	r3, r3
 80051ee:	697a      	ldr	r2, [r7, #20]
 80051f0:	4413      	add	r3, r2
 80051f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	685a      	ldr	r2, [r3, #4]
 80051fc:	4b25      	ldr	r3, [pc, #148]	@ (8005294 <vPortFree+0xbc>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4013      	ands	r3, r2
 8005202:	2b00      	cmp	r3, #0
 8005204:	d10b      	bne.n	800521e <vPortFree+0x46>
	__asm volatile
 8005206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800520a:	f383 8811 	msr	BASEPRI, r3
 800520e:	f3bf 8f6f 	isb	sy
 8005212:	f3bf 8f4f 	dsb	sy
 8005216:	60fb      	str	r3, [r7, #12]
}
 8005218:	bf00      	nop
 800521a:	bf00      	nop
 800521c:	e7fd      	b.n	800521a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d00b      	beq.n	800523e <vPortFree+0x66>
	__asm volatile
 8005226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800522a:	f383 8811 	msr	BASEPRI, r3
 800522e:	f3bf 8f6f 	isb	sy
 8005232:	f3bf 8f4f 	dsb	sy
 8005236:	60bb      	str	r3, [r7, #8]
}
 8005238:	bf00      	nop
 800523a:	bf00      	nop
 800523c:	e7fd      	b.n	800523a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	685a      	ldr	r2, [r3, #4]
 8005242:	4b14      	ldr	r3, [pc, #80]	@ (8005294 <vPortFree+0xbc>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4013      	ands	r3, r2
 8005248:	2b00      	cmp	r3, #0
 800524a:	d01e      	beq.n	800528a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d11a      	bne.n	800528a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	685a      	ldr	r2, [r3, #4]
 8005258:	4b0e      	ldr	r3, [pc, #56]	@ (8005294 <vPortFree+0xbc>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	43db      	mvns	r3, r3
 800525e:	401a      	ands	r2, r3
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005264:	f7fe fb74 	bl	8003950 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	685a      	ldr	r2, [r3, #4]
 800526c:	4b0a      	ldr	r3, [pc, #40]	@ (8005298 <vPortFree+0xc0>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4413      	add	r3, r2
 8005272:	4a09      	ldr	r2, [pc, #36]	@ (8005298 <vPortFree+0xc0>)
 8005274:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005276:	6938      	ldr	r0, [r7, #16]
 8005278:	f000 f874 	bl	8005364 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800527c:	4b07      	ldr	r3, [pc, #28]	@ (800529c <vPortFree+0xc4>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	3301      	adds	r3, #1
 8005282:	4a06      	ldr	r2, [pc, #24]	@ (800529c <vPortFree+0xc4>)
 8005284:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005286:	f7fe fb71 	bl	800396c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800528a:	bf00      	nop
 800528c:	3718      	adds	r7, #24
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}
 8005292:	bf00      	nop
 8005294:	20004b70 	.word	0x20004b70
 8005298:	20004b60 	.word	0x20004b60
 800529c:	20004b6c 	.word	0x20004b6c

080052a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80052a0:	b480      	push	{r7}
 80052a2:	b085      	sub	sp, #20
 80052a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80052a6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80052aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80052ac:	4b27      	ldr	r3, [pc, #156]	@ (800534c <prvHeapInit+0xac>)
 80052ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f003 0307 	and.w	r3, r3, #7
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d00c      	beq.n	80052d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	3307      	adds	r3, #7
 80052be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	f023 0307 	bic.w	r3, r3, #7
 80052c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80052c8:	68ba      	ldr	r2, [r7, #8]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	1ad3      	subs	r3, r2, r3
 80052ce:	4a1f      	ldr	r2, [pc, #124]	@ (800534c <prvHeapInit+0xac>)
 80052d0:	4413      	add	r3, r2
 80052d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80052d8:	4a1d      	ldr	r2, [pc, #116]	@ (8005350 <prvHeapInit+0xb0>)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80052de:	4b1c      	ldr	r3, [pc, #112]	@ (8005350 <prvHeapInit+0xb0>)
 80052e0:	2200      	movs	r2, #0
 80052e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	68ba      	ldr	r2, [r7, #8]
 80052e8:	4413      	add	r3, r2
 80052ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80052ec:	2208      	movs	r2, #8
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	1a9b      	subs	r3, r3, r2
 80052f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f023 0307 	bic.w	r3, r3, #7
 80052fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	4a15      	ldr	r2, [pc, #84]	@ (8005354 <prvHeapInit+0xb4>)
 8005300:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005302:	4b14      	ldr	r3, [pc, #80]	@ (8005354 <prvHeapInit+0xb4>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2200      	movs	r2, #0
 8005308:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800530a:	4b12      	ldr	r3, [pc, #72]	@ (8005354 <prvHeapInit+0xb4>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	2200      	movs	r2, #0
 8005310:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	68fa      	ldr	r2, [r7, #12]
 800531a:	1ad2      	subs	r2, r2, r3
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005320:	4b0c      	ldr	r3, [pc, #48]	@ (8005354 <prvHeapInit+0xb4>)
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	4a0a      	ldr	r2, [pc, #40]	@ (8005358 <prvHeapInit+0xb8>)
 800532e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	4a09      	ldr	r2, [pc, #36]	@ (800535c <prvHeapInit+0xbc>)
 8005336:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005338:	4b09      	ldr	r3, [pc, #36]	@ (8005360 <prvHeapInit+0xc0>)
 800533a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800533e:	601a      	str	r2, [r3, #0]
}
 8005340:	bf00      	nop
 8005342:	3714      	adds	r7, #20
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr
 800534c:	20000f54 	.word	0x20000f54
 8005350:	20004b54 	.word	0x20004b54
 8005354:	20004b5c 	.word	0x20004b5c
 8005358:	20004b64 	.word	0x20004b64
 800535c:	20004b60 	.word	0x20004b60
 8005360:	20004b70 	.word	0x20004b70

08005364 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005364:	b480      	push	{r7}
 8005366:	b085      	sub	sp, #20
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800536c:	4b28      	ldr	r3, [pc, #160]	@ (8005410 <prvInsertBlockIntoFreeList+0xac>)
 800536e:	60fb      	str	r3, [r7, #12]
 8005370:	e002      	b.n	8005378 <prvInsertBlockIntoFreeList+0x14>
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	60fb      	str	r3, [r7, #12]
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	687a      	ldr	r2, [r7, #4]
 800537e:	429a      	cmp	r2, r3
 8005380:	d8f7      	bhi.n	8005372 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	68ba      	ldr	r2, [r7, #8]
 800538c:	4413      	add	r3, r2
 800538e:	687a      	ldr	r2, [r7, #4]
 8005390:	429a      	cmp	r2, r3
 8005392:	d108      	bne.n	80053a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	685a      	ldr	r2, [r3, #4]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	441a      	add	r2, r3
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	68ba      	ldr	r2, [r7, #8]
 80053b0:	441a      	add	r2, r3
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	429a      	cmp	r2, r3
 80053b8:	d118      	bne.n	80053ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	4b15      	ldr	r3, [pc, #84]	@ (8005414 <prvInsertBlockIntoFreeList+0xb0>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	429a      	cmp	r2, r3
 80053c4:	d00d      	beq.n	80053e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	685a      	ldr	r2, [r3, #4]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	441a      	add	r2, r3
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	601a      	str	r2, [r3, #0]
 80053e0:	e008      	b.n	80053f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80053e2:	4b0c      	ldr	r3, [pc, #48]	@ (8005414 <prvInsertBlockIntoFreeList+0xb0>)
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	601a      	str	r2, [r3, #0]
 80053ea:	e003      	b.n	80053f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d002      	beq.n	8005402 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	687a      	ldr	r2, [r7, #4]
 8005400:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005402:	bf00      	nop
 8005404:	3714      	adds	r7, #20
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr
 800540e:	bf00      	nop
 8005410:	20004b54 	.word	0x20004b54
 8005414:	20004b5c 	.word	0x20004b5c

08005418 <__cvt>:
 8005418:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800541c:	ec57 6b10 	vmov	r6, r7, d0
 8005420:	2f00      	cmp	r7, #0
 8005422:	460c      	mov	r4, r1
 8005424:	4619      	mov	r1, r3
 8005426:	463b      	mov	r3, r7
 8005428:	bfbb      	ittet	lt
 800542a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800542e:	461f      	movlt	r7, r3
 8005430:	2300      	movge	r3, #0
 8005432:	232d      	movlt	r3, #45	@ 0x2d
 8005434:	700b      	strb	r3, [r1, #0]
 8005436:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005438:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800543c:	4691      	mov	r9, r2
 800543e:	f023 0820 	bic.w	r8, r3, #32
 8005442:	bfbc      	itt	lt
 8005444:	4632      	movlt	r2, r6
 8005446:	4616      	movlt	r6, r2
 8005448:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800544c:	d005      	beq.n	800545a <__cvt+0x42>
 800544e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005452:	d100      	bne.n	8005456 <__cvt+0x3e>
 8005454:	3401      	adds	r4, #1
 8005456:	2102      	movs	r1, #2
 8005458:	e000      	b.n	800545c <__cvt+0x44>
 800545a:	2103      	movs	r1, #3
 800545c:	ab03      	add	r3, sp, #12
 800545e:	9301      	str	r3, [sp, #4]
 8005460:	ab02      	add	r3, sp, #8
 8005462:	9300      	str	r3, [sp, #0]
 8005464:	ec47 6b10 	vmov	d0, r6, r7
 8005468:	4653      	mov	r3, sl
 800546a:	4622      	mov	r2, r4
 800546c:	f000 fe58 	bl	8006120 <_dtoa_r>
 8005470:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005474:	4605      	mov	r5, r0
 8005476:	d119      	bne.n	80054ac <__cvt+0x94>
 8005478:	f019 0f01 	tst.w	r9, #1
 800547c:	d00e      	beq.n	800549c <__cvt+0x84>
 800547e:	eb00 0904 	add.w	r9, r0, r4
 8005482:	2200      	movs	r2, #0
 8005484:	2300      	movs	r3, #0
 8005486:	4630      	mov	r0, r6
 8005488:	4639      	mov	r1, r7
 800548a:	f7fb fb25 	bl	8000ad8 <__aeabi_dcmpeq>
 800548e:	b108      	cbz	r0, 8005494 <__cvt+0x7c>
 8005490:	f8cd 900c 	str.w	r9, [sp, #12]
 8005494:	2230      	movs	r2, #48	@ 0x30
 8005496:	9b03      	ldr	r3, [sp, #12]
 8005498:	454b      	cmp	r3, r9
 800549a:	d31e      	bcc.n	80054da <__cvt+0xc2>
 800549c:	9b03      	ldr	r3, [sp, #12]
 800549e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80054a0:	1b5b      	subs	r3, r3, r5
 80054a2:	4628      	mov	r0, r5
 80054a4:	6013      	str	r3, [r2, #0]
 80054a6:	b004      	add	sp, #16
 80054a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80054b0:	eb00 0904 	add.w	r9, r0, r4
 80054b4:	d1e5      	bne.n	8005482 <__cvt+0x6a>
 80054b6:	7803      	ldrb	r3, [r0, #0]
 80054b8:	2b30      	cmp	r3, #48	@ 0x30
 80054ba:	d10a      	bne.n	80054d2 <__cvt+0xba>
 80054bc:	2200      	movs	r2, #0
 80054be:	2300      	movs	r3, #0
 80054c0:	4630      	mov	r0, r6
 80054c2:	4639      	mov	r1, r7
 80054c4:	f7fb fb08 	bl	8000ad8 <__aeabi_dcmpeq>
 80054c8:	b918      	cbnz	r0, 80054d2 <__cvt+0xba>
 80054ca:	f1c4 0401 	rsb	r4, r4, #1
 80054ce:	f8ca 4000 	str.w	r4, [sl]
 80054d2:	f8da 3000 	ldr.w	r3, [sl]
 80054d6:	4499      	add	r9, r3
 80054d8:	e7d3      	b.n	8005482 <__cvt+0x6a>
 80054da:	1c59      	adds	r1, r3, #1
 80054dc:	9103      	str	r1, [sp, #12]
 80054de:	701a      	strb	r2, [r3, #0]
 80054e0:	e7d9      	b.n	8005496 <__cvt+0x7e>

080054e2 <__exponent>:
 80054e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80054e4:	2900      	cmp	r1, #0
 80054e6:	bfba      	itte	lt
 80054e8:	4249      	neglt	r1, r1
 80054ea:	232d      	movlt	r3, #45	@ 0x2d
 80054ec:	232b      	movge	r3, #43	@ 0x2b
 80054ee:	2909      	cmp	r1, #9
 80054f0:	7002      	strb	r2, [r0, #0]
 80054f2:	7043      	strb	r3, [r0, #1]
 80054f4:	dd29      	ble.n	800554a <__exponent+0x68>
 80054f6:	f10d 0307 	add.w	r3, sp, #7
 80054fa:	461d      	mov	r5, r3
 80054fc:	270a      	movs	r7, #10
 80054fe:	461a      	mov	r2, r3
 8005500:	fbb1 f6f7 	udiv	r6, r1, r7
 8005504:	fb07 1416 	mls	r4, r7, r6, r1
 8005508:	3430      	adds	r4, #48	@ 0x30
 800550a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800550e:	460c      	mov	r4, r1
 8005510:	2c63      	cmp	r4, #99	@ 0x63
 8005512:	f103 33ff 	add.w	r3, r3, #4294967295
 8005516:	4631      	mov	r1, r6
 8005518:	dcf1      	bgt.n	80054fe <__exponent+0x1c>
 800551a:	3130      	adds	r1, #48	@ 0x30
 800551c:	1e94      	subs	r4, r2, #2
 800551e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005522:	1c41      	adds	r1, r0, #1
 8005524:	4623      	mov	r3, r4
 8005526:	42ab      	cmp	r3, r5
 8005528:	d30a      	bcc.n	8005540 <__exponent+0x5e>
 800552a:	f10d 0309 	add.w	r3, sp, #9
 800552e:	1a9b      	subs	r3, r3, r2
 8005530:	42ac      	cmp	r4, r5
 8005532:	bf88      	it	hi
 8005534:	2300      	movhi	r3, #0
 8005536:	3302      	adds	r3, #2
 8005538:	4403      	add	r3, r0
 800553a:	1a18      	subs	r0, r3, r0
 800553c:	b003      	add	sp, #12
 800553e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005540:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005544:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005548:	e7ed      	b.n	8005526 <__exponent+0x44>
 800554a:	2330      	movs	r3, #48	@ 0x30
 800554c:	3130      	adds	r1, #48	@ 0x30
 800554e:	7083      	strb	r3, [r0, #2]
 8005550:	70c1      	strb	r1, [r0, #3]
 8005552:	1d03      	adds	r3, r0, #4
 8005554:	e7f1      	b.n	800553a <__exponent+0x58>
	...

08005558 <_printf_float>:
 8005558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800555c:	b08d      	sub	sp, #52	@ 0x34
 800555e:	460c      	mov	r4, r1
 8005560:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005564:	4616      	mov	r6, r2
 8005566:	461f      	mov	r7, r3
 8005568:	4605      	mov	r5, r0
 800556a:	f000 fccb 	bl	8005f04 <_localeconv_r>
 800556e:	6803      	ldr	r3, [r0, #0]
 8005570:	9304      	str	r3, [sp, #16]
 8005572:	4618      	mov	r0, r3
 8005574:	f7fa fe84 	bl	8000280 <strlen>
 8005578:	2300      	movs	r3, #0
 800557a:	930a      	str	r3, [sp, #40]	@ 0x28
 800557c:	f8d8 3000 	ldr.w	r3, [r8]
 8005580:	9005      	str	r0, [sp, #20]
 8005582:	3307      	adds	r3, #7
 8005584:	f023 0307 	bic.w	r3, r3, #7
 8005588:	f103 0208 	add.w	r2, r3, #8
 800558c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005590:	f8d4 b000 	ldr.w	fp, [r4]
 8005594:	f8c8 2000 	str.w	r2, [r8]
 8005598:	e9d3 8900 	ldrd	r8, r9, [r3]
 800559c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80055a0:	9307      	str	r3, [sp, #28]
 80055a2:	f8cd 8018 	str.w	r8, [sp, #24]
 80055a6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80055aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055ae:	4b9c      	ldr	r3, [pc, #624]	@ (8005820 <_printf_float+0x2c8>)
 80055b0:	f04f 32ff 	mov.w	r2, #4294967295
 80055b4:	f7fb fac2 	bl	8000b3c <__aeabi_dcmpun>
 80055b8:	bb70      	cbnz	r0, 8005618 <_printf_float+0xc0>
 80055ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055be:	4b98      	ldr	r3, [pc, #608]	@ (8005820 <_printf_float+0x2c8>)
 80055c0:	f04f 32ff 	mov.w	r2, #4294967295
 80055c4:	f7fb fa9c 	bl	8000b00 <__aeabi_dcmple>
 80055c8:	bb30      	cbnz	r0, 8005618 <_printf_float+0xc0>
 80055ca:	2200      	movs	r2, #0
 80055cc:	2300      	movs	r3, #0
 80055ce:	4640      	mov	r0, r8
 80055d0:	4649      	mov	r1, r9
 80055d2:	f7fb fa8b 	bl	8000aec <__aeabi_dcmplt>
 80055d6:	b110      	cbz	r0, 80055de <_printf_float+0x86>
 80055d8:	232d      	movs	r3, #45	@ 0x2d
 80055da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80055de:	4a91      	ldr	r2, [pc, #580]	@ (8005824 <_printf_float+0x2cc>)
 80055e0:	4b91      	ldr	r3, [pc, #580]	@ (8005828 <_printf_float+0x2d0>)
 80055e2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80055e6:	bf8c      	ite	hi
 80055e8:	4690      	movhi	r8, r2
 80055ea:	4698      	movls	r8, r3
 80055ec:	2303      	movs	r3, #3
 80055ee:	6123      	str	r3, [r4, #16]
 80055f0:	f02b 0304 	bic.w	r3, fp, #4
 80055f4:	6023      	str	r3, [r4, #0]
 80055f6:	f04f 0900 	mov.w	r9, #0
 80055fa:	9700      	str	r7, [sp, #0]
 80055fc:	4633      	mov	r3, r6
 80055fe:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005600:	4621      	mov	r1, r4
 8005602:	4628      	mov	r0, r5
 8005604:	f000 f9d2 	bl	80059ac <_printf_common>
 8005608:	3001      	adds	r0, #1
 800560a:	f040 808d 	bne.w	8005728 <_printf_float+0x1d0>
 800560e:	f04f 30ff 	mov.w	r0, #4294967295
 8005612:	b00d      	add	sp, #52	@ 0x34
 8005614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005618:	4642      	mov	r2, r8
 800561a:	464b      	mov	r3, r9
 800561c:	4640      	mov	r0, r8
 800561e:	4649      	mov	r1, r9
 8005620:	f7fb fa8c 	bl	8000b3c <__aeabi_dcmpun>
 8005624:	b140      	cbz	r0, 8005638 <_printf_float+0xe0>
 8005626:	464b      	mov	r3, r9
 8005628:	2b00      	cmp	r3, #0
 800562a:	bfbc      	itt	lt
 800562c:	232d      	movlt	r3, #45	@ 0x2d
 800562e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005632:	4a7e      	ldr	r2, [pc, #504]	@ (800582c <_printf_float+0x2d4>)
 8005634:	4b7e      	ldr	r3, [pc, #504]	@ (8005830 <_printf_float+0x2d8>)
 8005636:	e7d4      	b.n	80055e2 <_printf_float+0x8a>
 8005638:	6863      	ldr	r3, [r4, #4]
 800563a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800563e:	9206      	str	r2, [sp, #24]
 8005640:	1c5a      	adds	r2, r3, #1
 8005642:	d13b      	bne.n	80056bc <_printf_float+0x164>
 8005644:	2306      	movs	r3, #6
 8005646:	6063      	str	r3, [r4, #4]
 8005648:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800564c:	2300      	movs	r3, #0
 800564e:	6022      	str	r2, [r4, #0]
 8005650:	9303      	str	r3, [sp, #12]
 8005652:	ab0a      	add	r3, sp, #40	@ 0x28
 8005654:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005658:	ab09      	add	r3, sp, #36	@ 0x24
 800565a:	9300      	str	r3, [sp, #0]
 800565c:	6861      	ldr	r1, [r4, #4]
 800565e:	ec49 8b10 	vmov	d0, r8, r9
 8005662:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005666:	4628      	mov	r0, r5
 8005668:	f7ff fed6 	bl	8005418 <__cvt>
 800566c:	9b06      	ldr	r3, [sp, #24]
 800566e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005670:	2b47      	cmp	r3, #71	@ 0x47
 8005672:	4680      	mov	r8, r0
 8005674:	d129      	bne.n	80056ca <_printf_float+0x172>
 8005676:	1cc8      	adds	r0, r1, #3
 8005678:	db02      	blt.n	8005680 <_printf_float+0x128>
 800567a:	6863      	ldr	r3, [r4, #4]
 800567c:	4299      	cmp	r1, r3
 800567e:	dd41      	ble.n	8005704 <_printf_float+0x1ac>
 8005680:	f1aa 0a02 	sub.w	sl, sl, #2
 8005684:	fa5f fa8a 	uxtb.w	sl, sl
 8005688:	3901      	subs	r1, #1
 800568a:	4652      	mov	r2, sl
 800568c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005690:	9109      	str	r1, [sp, #36]	@ 0x24
 8005692:	f7ff ff26 	bl	80054e2 <__exponent>
 8005696:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005698:	1813      	adds	r3, r2, r0
 800569a:	2a01      	cmp	r2, #1
 800569c:	4681      	mov	r9, r0
 800569e:	6123      	str	r3, [r4, #16]
 80056a0:	dc02      	bgt.n	80056a8 <_printf_float+0x150>
 80056a2:	6822      	ldr	r2, [r4, #0]
 80056a4:	07d2      	lsls	r2, r2, #31
 80056a6:	d501      	bpl.n	80056ac <_printf_float+0x154>
 80056a8:	3301      	adds	r3, #1
 80056aa:	6123      	str	r3, [r4, #16]
 80056ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d0a2      	beq.n	80055fa <_printf_float+0xa2>
 80056b4:	232d      	movs	r3, #45	@ 0x2d
 80056b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80056ba:	e79e      	b.n	80055fa <_printf_float+0xa2>
 80056bc:	9a06      	ldr	r2, [sp, #24]
 80056be:	2a47      	cmp	r2, #71	@ 0x47
 80056c0:	d1c2      	bne.n	8005648 <_printf_float+0xf0>
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d1c0      	bne.n	8005648 <_printf_float+0xf0>
 80056c6:	2301      	movs	r3, #1
 80056c8:	e7bd      	b.n	8005646 <_printf_float+0xee>
 80056ca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80056ce:	d9db      	bls.n	8005688 <_printf_float+0x130>
 80056d0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80056d4:	d118      	bne.n	8005708 <_printf_float+0x1b0>
 80056d6:	2900      	cmp	r1, #0
 80056d8:	6863      	ldr	r3, [r4, #4]
 80056da:	dd0b      	ble.n	80056f4 <_printf_float+0x19c>
 80056dc:	6121      	str	r1, [r4, #16]
 80056de:	b913      	cbnz	r3, 80056e6 <_printf_float+0x18e>
 80056e0:	6822      	ldr	r2, [r4, #0]
 80056e2:	07d0      	lsls	r0, r2, #31
 80056e4:	d502      	bpl.n	80056ec <_printf_float+0x194>
 80056e6:	3301      	adds	r3, #1
 80056e8:	440b      	add	r3, r1
 80056ea:	6123      	str	r3, [r4, #16]
 80056ec:	65a1      	str	r1, [r4, #88]	@ 0x58
 80056ee:	f04f 0900 	mov.w	r9, #0
 80056f2:	e7db      	b.n	80056ac <_printf_float+0x154>
 80056f4:	b913      	cbnz	r3, 80056fc <_printf_float+0x1a4>
 80056f6:	6822      	ldr	r2, [r4, #0]
 80056f8:	07d2      	lsls	r2, r2, #31
 80056fa:	d501      	bpl.n	8005700 <_printf_float+0x1a8>
 80056fc:	3302      	adds	r3, #2
 80056fe:	e7f4      	b.n	80056ea <_printf_float+0x192>
 8005700:	2301      	movs	r3, #1
 8005702:	e7f2      	b.n	80056ea <_printf_float+0x192>
 8005704:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005708:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800570a:	4299      	cmp	r1, r3
 800570c:	db05      	blt.n	800571a <_printf_float+0x1c2>
 800570e:	6823      	ldr	r3, [r4, #0]
 8005710:	6121      	str	r1, [r4, #16]
 8005712:	07d8      	lsls	r0, r3, #31
 8005714:	d5ea      	bpl.n	80056ec <_printf_float+0x194>
 8005716:	1c4b      	adds	r3, r1, #1
 8005718:	e7e7      	b.n	80056ea <_printf_float+0x192>
 800571a:	2900      	cmp	r1, #0
 800571c:	bfd4      	ite	le
 800571e:	f1c1 0202 	rsble	r2, r1, #2
 8005722:	2201      	movgt	r2, #1
 8005724:	4413      	add	r3, r2
 8005726:	e7e0      	b.n	80056ea <_printf_float+0x192>
 8005728:	6823      	ldr	r3, [r4, #0]
 800572a:	055a      	lsls	r2, r3, #21
 800572c:	d407      	bmi.n	800573e <_printf_float+0x1e6>
 800572e:	6923      	ldr	r3, [r4, #16]
 8005730:	4642      	mov	r2, r8
 8005732:	4631      	mov	r1, r6
 8005734:	4628      	mov	r0, r5
 8005736:	47b8      	blx	r7
 8005738:	3001      	adds	r0, #1
 800573a:	d12b      	bne.n	8005794 <_printf_float+0x23c>
 800573c:	e767      	b.n	800560e <_printf_float+0xb6>
 800573e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005742:	f240 80dd 	bls.w	8005900 <_printf_float+0x3a8>
 8005746:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800574a:	2200      	movs	r2, #0
 800574c:	2300      	movs	r3, #0
 800574e:	f7fb f9c3 	bl	8000ad8 <__aeabi_dcmpeq>
 8005752:	2800      	cmp	r0, #0
 8005754:	d033      	beq.n	80057be <_printf_float+0x266>
 8005756:	4a37      	ldr	r2, [pc, #220]	@ (8005834 <_printf_float+0x2dc>)
 8005758:	2301      	movs	r3, #1
 800575a:	4631      	mov	r1, r6
 800575c:	4628      	mov	r0, r5
 800575e:	47b8      	blx	r7
 8005760:	3001      	adds	r0, #1
 8005762:	f43f af54 	beq.w	800560e <_printf_float+0xb6>
 8005766:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800576a:	4543      	cmp	r3, r8
 800576c:	db02      	blt.n	8005774 <_printf_float+0x21c>
 800576e:	6823      	ldr	r3, [r4, #0]
 8005770:	07d8      	lsls	r0, r3, #31
 8005772:	d50f      	bpl.n	8005794 <_printf_float+0x23c>
 8005774:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005778:	4631      	mov	r1, r6
 800577a:	4628      	mov	r0, r5
 800577c:	47b8      	blx	r7
 800577e:	3001      	adds	r0, #1
 8005780:	f43f af45 	beq.w	800560e <_printf_float+0xb6>
 8005784:	f04f 0900 	mov.w	r9, #0
 8005788:	f108 38ff 	add.w	r8, r8, #4294967295
 800578c:	f104 0a1a 	add.w	sl, r4, #26
 8005790:	45c8      	cmp	r8, r9
 8005792:	dc09      	bgt.n	80057a8 <_printf_float+0x250>
 8005794:	6823      	ldr	r3, [r4, #0]
 8005796:	079b      	lsls	r3, r3, #30
 8005798:	f100 8103 	bmi.w	80059a2 <_printf_float+0x44a>
 800579c:	68e0      	ldr	r0, [r4, #12]
 800579e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80057a0:	4298      	cmp	r0, r3
 80057a2:	bfb8      	it	lt
 80057a4:	4618      	movlt	r0, r3
 80057a6:	e734      	b.n	8005612 <_printf_float+0xba>
 80057a8:	2301      	movs	r3, #1
 80057aa:	4652      	mov	r2, sl
 80057ac:	4631      	mov	r1, r6
 80057ae:	4628      	mov	r0, r5
 80057b0:	47b8      	blx	r7
 80057b2:	3001      	adds	r0, #1
 80057b4:	f43f af2b 	beq.w	800560e <_printf_float+0xb6>
 80057b8:	f109 0901 	add.w	r9, r9, #1
 80057bc:	e7e8      	b.n	8005790 <_printf_float+0x238>
 80057be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	dc39      	bgt.n	8005838 <_printf_float+0x2e0>
 80057c4:	4a1b      	ldr	r2, [pc, #108]	@ (8005834 <_printf_float+0x2dc>)
 80057c6:	2301      	movs	r3, #1
 80057c8:	4631      	mov	r1, r6
 80057ca:	4628      	mov	r0, r5
 80057cc:	47b8      	blx	r7
 80057ce:	3001      	adds	r0, #1
 80057d0:	f43f af1d 	beq.w	800560e <_printf_float+0xb6>
 80057d4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80057d8:	ea59 0303 	orrs.w	r3, r9, r3
 80057dc:	d102      	bne.n	80057e4 <_printf_float+0x28c>
 80057de:	6823      	ldr	r3, [r4, #0]
 80057e0:	07d9      	lsls	r1, r3, #31
 80057e2:	d5d7      	bpl.n	8005794 <_printf_float+0x23c>
 80057e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057e8:	4631      	mov	r1, r6
 80057ea:	4628      	mov	r0, r5
 80057ec:	47b8      	blx	r7
 80057ee:	3001      	adds	r0, #1
 80057f0:	f43f af0d 	beq.w	800560e <_printf_float+0xb6>
 80057f4:	f04f 0a00 	mov.w	sl, #0
 80057f8:	f104 0b1a 	add.w	fp, r4, #26
 80057fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057fe:	425b      	negs	r3, r3
 8005800:	4553      	cmp	r3, sl
 8005802:	dc01      	bgt.n	8005808 <_printf_float+0x2b0>
 8005804:	464b      	mov	r3, r9
 8005806:	e793      	b.n	8005730 <_printf_float+0x1d8>
 8005808:	2301      	movs	r3, #1
 800580a:	465a      	mov	r2, fp
 800580c:	4631      	mov	r1, r6
 800580e:	4628      	mov	r0, r5
 8005810:	47b8      	blx	r7
 8005812:	3001      	adds	r0, #1
 8005814:	f43f aefb 	beq.w	800560e <_printf_float+0xb6>
 8005818:	f10a 0a01 	add.w	sl, sl, #1
 800581c:	e7ee      	b.n	80057fc <_printf_float+0x2a4>
 800581e:	bf00      	nop
 8005820:	7fefffff 	.word	0x7fefffff
 8005824:	08007e21 	.word	0x08007e21
 8005828:	08007e1d 	.word	0x08007e1d
 800582c:	08007e29 	.word	0x08007e29
 8005830:	08007e25 	.word	0x08007e25
 8005834:	08007e2d 	.word	0x08007e2d
 8005838:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800583a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800583e:	4553      	cmp	r3, sl
 8005840:	bfa8      	it	ge
 8005842:	4653      	movge	r3, sl
 8005844:	2b00      	cmp	r3, #0
 8005846:	4699      	mov	r9, r3
 8005848:	dc36      	bgt.n	80058b8 <_printf_float+0x360>
 800584a:	f04f 0b00 	mov.w	fp, #0
 800584e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005852:	f104 021a 	add.w	r2, r4, #26
 8005856:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005858:	9306      	str	r3, [sp, #24]
 800585a:	eba3 0309 	sub.w	r3, r3, r9
 800585e:	455b      	cmp	r3, fp
 8005860:	dc31      	bgt.n	80058c6 <_printf_float+0x36e>
 8005862:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005864:	459a      	cmp	sl, r3
 8005866:	dc3a      	bgt.n	80058de <_printf_float+0x386>
 8005868:	6823      	ldr	r3, [r4, #0]
 800586a:	07da      	lsls	r2, r3, #31
 800586c:	d437      	bmi.n	80058de <_printf_float+0x386>
 800586e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005870:	ebaa 0903 	sub.w	r9, sl, r3
 8005874:	9b06      	ldr	r3, [sp, #24]
 8005876:	ebaa 0303 	sub.w	r3, sl, r3
 800587a:	4599      	cmp	r9, r3
 800587c:	bfa8      	it	ge
 800587e:	4699      	movge	r9, r3
 8005880:	f1b9 0f00 	cmp.w	r9, #0
 8005884:	dc33      	bgt.n	80058ee <_printf_float+0x396>
 8005886:	f04f 0800 	mov.w	r8, #0
 800588a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800588e:	f104 0b1a 	add.w	fp, r4, #26
 8005892:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005894:	ebaa 0303 	sub.w	r3, sl, r3
 8005898:	eba3 0309 	sub.w	r3, r3, r9
 800589c:	4543      	cmp	r3, r8
 800589e:	f77f af79 	ble.w	8005794 <_printf_float+0x23c>
 80058a2:	2301      	movs	r3, #1
 80058a4:	465a      	mov	r2, fp
 80058a6:	4631      	mov	r1, r6
 80058a8:	4628      	mov	r0, r5
 80058aa:	47b8      	blx	r7
 80058ac:	3001      	adds	r0, #1
 80058ae:	f43f aeae 	beq.w	800560e <_printf_float+0xb6>
 80058b2:	f108 0801 	add.w	r8, r8, #1
 80058b6:	e7ec      	b.n	8005892 <_printf_float+0x33a>
 80058b8:	4642      	mov	r2, r8
 80058ba:	4631      	mov	r1, r6
 80058bc:	4628      	mov	r0, r5
 80058be:	47b8      	blx	r7
 80058c0:	3001      	adds	r0, #1
 80058c2:	d1c2      	bne.n	800584a <_printf_float+0x2f2>
 80058c4:	e6a3      	b.n	800560e <_printf_float+0xb6>
 80058c6:	2301      	movs	r3, #1
 80058c8:	4631      	mov	r1, r6
 80058ca:	4628      	mov	r0, r5
 80058cc:	9206      	str	r2, [sp, #24]
 80058ce:	47b8      	blx	r7
 80058d0:	3001      	adds	r0, #1
 80058d2:	f43f ae9c 	beq.w	800560e <_printf_float+0xb6>
 80058d6:	9a06      	ldr	r2, [sp, #24]
 80058d8:	f10b 0b01 	add.w	fp, fp, #1
 80058dc:	e7bb      	b.n	8005856 <_printf_float+0x2fe>
 80058de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058e2:	4631      	mov	r1, r6
 80058e4:	4628      	mov	r0, r5
 80058e6:	47b8      	blx	r7
 80058e8:	3001      	adds	r0, #1
 80058ea:	d1c0      	bne.n	800586e <_printf_float+0x316>
 80058ec:	e68f      	b.n	800560e <_printf_float+0xb6>
 80058ee:	9a06      	ldr	r2, [sp, #24]
 80058f0:	464b      	mov	r3, r9
 80058f2:	4442      	add	r2, r8
 80058f4:	4631      	mov	r1, r6
 80058f6:	4628      	mov	r0, r5
 80058f8:	47b8      	blx	r7
 80058fa:	3001      	adds	r0, #1
 80058fc:	d1c3      	bne.n	8005886 <_printf_float+0x32e>
 80058fe:	e686      	b.n	800560e <_printf_float+0xb6>
 8005900:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005904:	f1ba 0f01 	cmp.w	sl, #1
 8005908:	dc01      	bgt.n	800590e <_printf_float+0x3b6>
 800590a:	07db      	lsls	r3, r3, #31
 800590c:	d536      	bpl.n	800597c <_printf_float+0x424>
 800590e:	2301      	movs	r3, #1
 8005910:	4642      	mov	r2, r8
 8005912:	4631      	mov	r1, r6
 8005914:	4628      	mov	r0, r5
 8005916:	47b8      	blx	r7
 8005918:	3001      	adds	r0, #1
 800591a:	f43f ae78 	beq.w	800560e <_printf_float+0xb6>
 800591e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005922:	4631      	mov	r1, r6
 8005924:	4628      	mov	r0, r5
 8005926:	47b8      	blx	r7
 8005928:	3001      	adds	r0, #1
 800592a:	f43f ae70 	beq.w	800560e <_printf_float+0xb6>
 800592e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005932:	2200      	movs	r2, #0
 8005934:	2300      	movs	r3, #0
 8005936:	f10a 3aff 	add.w	sl, sl, #4294967295
 800593a:	f7fb f8cd 	bl	8000ad8 <__aeabi_dcmpeq>
 800593e:	b9c0      	cbnz	r0, 8005972 <_printf_float+0x41a>
 8005940:	4653      	mov	r3, sl
 8005942:	f108 0201 	add.w	r2, r8, #1
 8005946:	4631      	mov	r1, r6
 8005948:	4628      	mov	r0, r5
 800594a:	47b8      	blx	r7
 800594c:	3001      	adds	r0, #1
 800594e:	d10c      	bne.n	800596a <_printf_float+0x412>
 8005950:	e65d      	b.n	800560e <_printf_float+0xb6>
 8005952:	2301      	movs	r3, #1
 8005954:	465a      	mov	r2, fp
 8005956:	4631      	mov	r1, r6
 8005958:	4628      	mov	r0, r5
 800595a:	47b8      	blx	r7
 800595c:	3001      	adds	r0, #1
 800595e:	f43f ae56 	beq.w	800560e <_printf_float+0xb6>
 8005962:	f108 0801 	add.w	r8, r8, #1
 8005966:	45d0      	cmp	r8, sl
 8005968:	dbf3      	blt.n	8005952 <_printf_float+0x3fa>
 800596a:	464b      	mov	r3, r9
 800596c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005970:	e6df      	b.n	8005732 <_printf_float+0x1da>
 8005972:	f04f 0800 	mov.w	r8, #0
 8005976:	f104 0b1a 	add.w	fp, r4, #26
 800597a:	e7f4      	b.n	8005966 <_printf_float+0x40e>
 800597c:	2301      	movs	r3, #1
 800597e:	4642      	mov	r2, r8
 8005980:	e7e1      	b.n	8005946 <_printf_float+0x3ee>
 8005982:	2301      	movs	r3, #1
 8005984:	464a      	mov	r2, r9
 8005986:	4631      	mov	r1, r6
 8005988:	4628      	mov	r0, r5
 800598a:	47b8      	blx	r7
 800598c:	3001      	adds	r0, #1
 800598e:	f43f ae3e 	beq.w	800560e <_printf_float+0xb6>
 8005992:	f108 0801 	add.w	r8, r8, #1
 8005996:	68e3      	ldr	r3, [r4, #12]
 8005998:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800599a:	1a5b      	subs	r3, r3, r1
 800599c:	4543      	cmp	r3, r8
 800599e:	dcf0      	bgt.n	8005982 <_printf_float+0x42a>
 80059a0:	e6fc      	b.n	800579c <_printf_float+0x244>
 80059a2:	f04f 0800 	mov.w	r8, #0
 80059a6:	f104 0919 	add.w	r9, r4, #25
 80059aa:	e7f4      	b.n	8005996 <_printf_float+0x43e>

080059ac <_printf_common>:
 80059ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059b0:	4616      	mov	r6, r2
 80059b2:	4698      	mov	r8, r3
 80059b4:	688a      	ldr	r2, [r1, #8]
 80059b6:	690b      	ldr	r3, [r1, #16]
 80059b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80059bc:	4293      	cmp	r3, r2
 80059be:	bfb8      	it	lt
 80059c0:	4613      	movlt	r3, r2
 80059c2:	6033      	str	r3, [r6, #0]
 80059c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80059c8:	4607      	mov	r7, r0
 80059ca:	460c      	mov	r4, r1
 80059cc:	b10a      	cbz	r2, 80059d2 <_printf_common+0x26>
 80059ce:	3301      	adds	r3, #1
 80059d0:	6033      	str	r3, [r6, #0]
 80059d2:	6823      	ldr	r3, [r4, #0]
 80059d4:	0699      	lsls	r1, r3, #26
 80059d6:	bf42      	ittt	mi
 80059d8:	6833      	ldrmi	r3, [r6, #0]
 80059da:	3302      	addmi	r3, #2
 80059dc:	6033      	strmi	r3, [r6, #0]
 80059de:	6825      	ldr	r5, [r4, #0]
 80059e0:	f015 0506 	ands.w	r5, r5, #6
 80059e4:	d106      	bne.n	80059f4 <_printf_common+0x48>
 80059e6:	f104 0a19 	add.w	sl, r4, #25
 80059ea:	68e3      	ldr	r3, [r4, #12]
 80059ec:	6832      	ldr	r2, [r6, #0]
 80059ee:	1a9b      	subs	r3, r3, r2
 80059f0:	42ab      	cmp	r3, r5
 80059f2:	dc26      	bgt.n	8005a42 <_printf_common+0x96>
 80059f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80059f8:	6822      	ldr	r2, [r4, #0]
 80059fa:	3b00      	subs	r3, #0
 80059fc:	bf18      	it	ne
 80059fe:	2301      	movne	r3, #1
 8005a00:	0692      	lsls	r2, r2, #26
 8005a02:	d42b      	bmi.n	8005a5c <_printf_common+0xb0>
 8005a04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005a08:	4641      	mov	r1, r8
 8005a0a:	4638      	mov	r0, r7
 8005a0c:	47c8      	blx	r9
 8005a0e:	3001      	adds	r0, #1
 8005a10:	d01e      	beq.n	8005a50 <_printf_common+0xa4>
 8005a12:	6823      	ldr	r3, [r4, #0]
 8005a14:	6922      	ldr	r2, [r4, #16]
 8005a16:	f003 0306 	and.w	r3, r3, #6
 8005a1a:	2b04      	cmp	r3, #4
 8005a1c:	bf02      	ittt	eq
 8005a1e:	68e5      	ldreq	r5, [r4, #12]
 8005a20:	6833      	ldreq	r3, [r6, #0]
 8005a22:	1aed      	subeq	r5, r5, r3
 8005a24:	68a3      	ldr	r3, [r4, #8]
 8005a26:	bf0c      	ite	eq
 8005a28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a2c:	2500      	movne	r5, #0
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	bfc4      	itt	gt
 8005a32:	1a9b      	subgt	r3, r3, r2
 8005a34:	18ed      	addgt	r5, r5, r3
 8005a36:	2600      	movs	r6, #0
 8005a38:	341a      	adds	r4, #26
 8005a3a:	42b5      	cmp	r5, r6
 8005a3c:	d11a      	bne.n	8005a74 <_printf_common+0xc8>
 8005a3e:	2000      	movs	r0, #0
 8005a40:	e008      	b.n	8005a54 <_printf_common+0xa8>
 8005a42:	2301      	movs	r3, #1
 8005a44:	4652      	mov	r2, sl
 8005a46:	4641      	mov	r1, r8
 8005a48:	4638      	mov	r0, r7
 8005a4a:	47c8      	blx	r9
 8005a4c:	3001      	adds	r0, #1
 8005a4e:	d103      	bne.n	8005a58 <_printf_common+0xac>
 8005a50:	f04f 30ff 	mov.w	r0, #4294967295
 8005a54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a58:	3501      	adds	r5, #1
 8005a5a:	e7c6      	b.n	80059ea <_printf_common+0x3e>
 8005a5c:	18e1      	adds	r1, r4, r3
 8005a5e:	1c5a      	adds	r2, r3, #1
 8005a60:	2030      	movs	r0, #48	@ 0x30
 8005a62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005a66:	4422      	add	r2, r4
 8005a68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005a6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005a70:	3302      	adds	r3, #2
 8005a72:	e7c7      	b.n	8005a04 <_printf_common+0x58>
 8005a74:	2301      	movs	r3, #1
 8005a76:	4622      	mov	r2, r4
 8005a78:	4641      	mov	r1, r8
 8005a7a:	4638      	mov	r0, r7
 8005a7c:	47c8      	blx	r9
 8005a7e:	3001      	adds	r0, #1
 8005a80:	d0e6      	beq.n	8005a50 <_printf_common+0xa4>
 8005a82:	3601      	adds	r6, #1
 8005a84:	e7d9      	b.n	8005a3a <_printf_common+0x8e>
	...

08005a88 <_printf_i>:
 8005a88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a8c:	7e0f      	ldrb	r7, [r1, #24]
 8005a8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005a90:	2f78      	cmp	r7, #120	@ 0x78
 8005a92:	4691      	mov	r9, r2
 8005a94:	4680      	mov	r8, r0
 8005a96:	460c      	mov	r4, r1
 8005a98:	469a      	mov	sl, r3
 8005a9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005a9e:	d807      	bhi.n	8005ab0 <_printf_i+0x28>
 8005aa0:	2f62      	cmp	r7, #98	@ 0x62
 8005aa2:	d80a      	bhi.n	8005aba <_printf_i+0x32>
 8005aa4:	2f00      	cmp	r7, #0
 8005aa6:	f000 80d1 	beq.w	8005c4c <_printf_i+0x1c4>
 8005aaa:	2f58      	cmp	r7, #88	@ 0x58
 8005aac:	f000 80b8 	beq.w	8005c20 <_printf_i+0x198>
 8005ab0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ab4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005ab8:	e03a      	b.n	8005b30 <_printf_i+0xa8>
 8005aba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005abe:	2b15      	cmp	r3, #21
 8005ac0:	d8f6      	bhi.n	8005ab0 <_printf_i+0x28>
 8005ac2:	a101      	add	r1, pc, #4	@ (adr r1, 8005ac8 <_printf_i+0x40>)
 8005ac4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ac8:	08005b21 	.word	0x08005b21
 8005acc:	08005b35 	.word	0x08005b35
 8005ad0:	08005ab1 	.word	0x08005ab1
 8005ad4:	08005ab1 	.word	0x08005ab1
 8005ad8:	08005ab1 	.word	0x08005ab1
 8005adc:	08005ab1 	.word	0x08005ab1
 8005ae0:	08005b35 	.word	0x08005b35
 8005ae4:	08005ab1 	.word	0x08005ab1
 8005ae8:	08005ab1 	.word	0x08005ab1
 8005aec:	08005ab1 	.word	0x08005ab1
 8005af0:	08005ab1 	.word	0x08005ab1
 8005af4:	08005c33 	.word	0x08005c33
 8005af8:	08005b5f 	.word	0x08005b5f
 8005afc:	08005bed 	.word	0x08005bed
 8005b00:	08005ab1 	.word	0x08005ab1
 8005b04:	08005ab1 	.word	0x08005ab1
 8005b08:	08005c55 	.word	0x08005c55
 8005b0c:	08005ab1 	.word	0x08005ab1
 8005b10:	08005b5f 	.word	0x08005b5f
 8005b14:	08005ab1 	.word	0x08005ab1
 8005b18:	08005ab1 	.word	0x08005ab1
 8005b1c:	08005bf5 	.word	0x08005bf5
 8005b20:	6833      	ldr	r3, [r6, #0]
 8005b22:	1d1a      	adds	r2, r3, #4
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	6032      	str	r2, [r6, #0]
 8005b28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b2c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005b30:	2301      	movs	r3, #1
 8005b32:	e09c      	b.n	8005c6e <_printf_i+0x1e6>
 8005b34:	6833      	ldr	r3, [r6, #0]
 8005b36:	6820      	ldr	r0, [r4, #0]
 8005b38:	1d19      	adds	r1, r3, #4
 8005b3a:	6031      	str	r1, [r6, #0]
 8005b3c:	0606      	lsls	r6, r0, #24
 8005b3e:	d501      	bpl.n	8005b44 <_printf_i+0xbc>
 8005b40:	681d      	ldr	r5, [r3, #0]
 8005b42:	e003      	b.n	8005b4c <_printf_i+0xc4>
 8005b44:	0645      	lsls	r5, r0, #25
 8005b46:	d5fb      	bpl.n	8005b40 <_printf_i+0xb8>
 8005b48:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005b4c:	2d00      	cmp	r5, #0
 8005b4e:	da03      	bge.n	8005b58 <_printf_i+0xd0>
 8005b50:	232d      	movs	r3, #45	@ 0x2d
 8005b52:	426d      	negs	r5, r5
 8005b54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b58:	4858      	ldr	r0, [pc, #352]	@ (8005cbc <_printf_i+0x234>)
 8005b5a:	230a      	movs	r3, #10
 8005b5c:	e011      	b.n	8005b82 <_printf_i+0xfa>
 8005b5e:	6821      	ldr	r1, [r4, #0]
 8005b60:	6833      	ldr	r3, [r6, #0]
 8005b62:	0608      	lsls	r0, r1, #24
 8005b64:	f853 5b04 	ldr.w	r5, [r3], #4
 8005b68:	d402      	bmi.n	8005b70 <_printf_i+0xe8>
 8005b6a:	0649      	lsls	r1, r1, #25
 8005b6c:	bf48      	it	mi
 8005b6e:	b2ad      	uxthmi	r5, r5
 8005b70:	2f6f      	cmp	r7, #111	@ 0x6f
 8005b72:	4852      	ldr	r0, [pc, #328]	@ (8005cbc <_printf_i+0x234>)
 8005b74:	6033      	str	r3, [r6, #0]
 8005b76:	bf14      	ite	ne
 8005b78:	230a      	movne	r3, #10
 8005b7a:	2308      	moveq	r3, #8
 8005b7c:	2100      	movs	r1, #0
 8005b7e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005b82:	6866      	ldr	r6, [r4, #4]
 8005b84:	60a6      	str	r6, [r4, #8]
 8005b86:	2e00      	cmp	r6, #0
 8005b88:	db05      	blt.n	8005b96 <_printf_i+0x10e>
 8005b8a:	6821      	ldr	r1, [r4, #0]
 8005b8c:	432e      	orrs	r6, r5
 8005b8e:	f021 0104 	bic.w	r1, r1, #4
 8005b92:	6021      	str	r1, [r4, #0]
 8005b94:	d04b      	beq.n	8005c2e <_printf_i+0x1a6>
 8005b96:	4616      	mov	r6, r2
 8005b98:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b9c:	fb03 5711 	mls	r7, r3, r1, r5
 8005ba0:	5dc7      	ldrb	r7, [r0, r7]
 8005ba2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005ba6:	462f      	mov	r7, r5
 8005ba8:	42bb      	cmp	r3, r7
 8005baa:	460d      	mov	r5, r1
 8005bac:	d9f4      	bls.n	8005b98 <_printf_i+0x110>
 8005bae:	2b08      	cmp	r3, #8
 8005bb0:	d10b      	bne.n	8005bca <_printf_i+0x142>
 8005bb2:	6823      	ldr	r3, [r4, #0]
 8005bb4:	07df      	lsls	r7, r3, #31
 8005bb6:	d508      	bpl.n	8005bca <_printf_i+0x142>
 8005bb8:	6923      	ldr	r3, [r4, #16]
 8005bba:	6861      	ldr	r1, [r4, #4]
 8005bbc:	4299      	cmp	r1, r3
 8005bbe:	bfde      	ittt	le
 8005bc0:	2330      	movle	r3, #48	@ 0x30
 8005bc2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005bc6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005bca:	1b92      	subs	r2, r2, r6
 8005bcc:	6122      	str	r2, [r4, #16]
 8005bce:	f8cd a000 	str.w	sl, [sp]
 8005bd2:	464b      	mov	r3, r9
 8005bd4:	aa03      	add	r2, sp, #12
 8005bd6:	4621      	mov	r1, r4
 8005bd8:	4640      	mov	r0, r8
 8005bda:	f7ff fee7 	bl	80059ac <_printf_common>
 8005bde:	3001      	adds	r0, #1
 8005be0:	d14a      	bne.n	8005c78 <_printf_i+0x1f0>
 8005be2:	f04f 30ff 	mov.w	r0, #4294967295
 8005be6:	b004      	add	sp, #16
 8005be8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bec:	6823      	ldr	r3, [r4, #0]
 8005bee:	f043 0320 	orr.w	r3, r3, #32
 8005bf2:	6023      	str	r3, [r4, #0]
 8005bf4:	4832      	ldr	r0, [pc, #200]	@ (8005cc0 <_printf_i+0x238>)
 8005bf6:	2778      	movs	r7, #120	@ 0x78
 8005bf8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005bfc:	6823      	ldr	r3, [r4, #0]
 8005bfe:	6831      	ldr	r1, [r6, #0]
 8005c00:	061f      	lsls	r7, r3, #24
 8005c02:	f851 5b04 	ldr.w	r5, [r1], #4
 8005c06:	d402      	bmi.n	8005c0e <_printf_i+0x186>
 8005c08:	065f      	lsls	r7, r3, #25
 8005c0a:	bf48      	it	mi
 8005c0c:	b2ad      	uxthmi	r5, r5
 8005c0e:	6031      	str	r1, [r6, #0]
 8005c10:	07d9      	lsls	r1, r3, #31
 8005c12:	bf44      	itt	mi
 8005c14:	f043 0320 	orrmi.w	r3, r3, #32
 8005c18:	6023      	strmi	r3, [r4, #0]
 8005c1a:	b11d      	cbz	r5, 8005c24 <_printf_i+0x19c>
 8005c1c:	2310      	movs	r3, #16
 8005c1e:	e7ad      	b.n	8005b7c <_printf_i+0xf4>
 8005c20:	4826      	ldr	r0, [pc, #152]	@ (8005cbc <_printf_i+0x234>)
 8005c22:	e7e9      	b.n	8005bf8 <_printf_i+0x170>
 8005c24:	6823      	ldr	r3, [r4, #0]
 8005c26:	f023 0320 	bic.w	r3, r3, #32
 8005c2a:	6023      	str	r3, [r4, #0]
 8005c2c:	e7f6      	b.n	8005c1c <_printf_i+0x194>
 8005c2e:	4616      	mov	r6, r2
 8005c30:	e7bd      	b.n	8005bae <_printf_i+0x126>
 8005c32:	6833      	ldr	r3, [r6, #0]
 8005c34:	6825      	ldr	r5, [r4, #0]
 8005c36:	6961      	ldr	r1, [r4, #20]
 8005c38:	1d18      	adds	r0, r3, #4
 8005c3a:	6030      	str	r0, [r6, #0]
 8005c3c:	062e      	lsls	r6, r5, #24
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	d501      	bpl.n	8005c46 <_printf_i+0x1be>
 8005c42:	6019      	str	r1, [r3, #0]
 8005c44:	e002      	b.n	8005c4c <_printf_i+0x1c4>
 8005c46:	0668      	lsls	r0, r5, #25
 8005c48:	d5fb      	bpl.n	8005c42 <_printf_i+0x1ba>
 8005c4a:	8019      	strh	r1, [r3, #0]
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	6123      	str	r3, [r4, #16]
 8005c50:	4616      	mov	r6, r2
 8005c52:	e7bc      	b.n	8005bce <_printf_i+0x146>
 8005c54:	6833      	ldr	r3, [r6, #0]
 8005c56:	1d1a      	adds	r2, r3, #4
 8005c58:	6032      	str	r2, [r6, #0]
 8005c5a:	681e      	ldr	r6, [r3, #0]
 8005c5c:	6862      	ldr	r2, [r4, #4]
 8005c5e:	2100      	movs	r1, #0
 8005c60:	4630      	mov	r0, r6
 8005c62:	f7fa fabd 	bl	80001e0 <memchr>
 8005c66:	b108      	cbz	r0, 8005c6c <_printf_i+0x1e4>
 8005c68:	1b80      	subs	r0, r0, r6
 8005c6a:	6060      	str	r0, [r4, #4]
 8005c6c:	6863      	ldr	r3, [r4, #4]
 8005c6e:	6123      	str	r3, [r4, #16]
 8005c70:	2300      	movs	r3, #0
 8005c72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c76:	e7aa      	b.n	8005bce <_printf_i+0x146>
 8005c78:	6923      	ldr	r3, [r4, #16]
 8005c7a:	4632      	mov	r2, r6
 8005c7c:	4649      	mov	r1, r9
 8005c7e:	4640      	mov	r0, r8
 8005c80:	47d0      	blx	sl
 8005c82:	3001      	adds	r0, #1
 8005c84:	d0ad      	beq.n	8005be2 <_printf_i+0x15a>
 8005c86:	6823      	ldr	r3, [r4, #0]
 8005c88:	079b      	lsls	r3, r3, #30
 8005c8a:	d413      	bmi.n	8005cb4 <_printf_i+0x22c>
 8005c8c:	68e0      	ldr	r0, [r4, #12]
 8005c8e:	9b03      	ldr	r3, [sp, #12]
 8005c90:	4298      	cmp	r0, r3
 8005c92:	bfb8      	it	lt
 8005c94:	4618      	movlt	r0, r3
 8005c96:	e7a6      	b.n	8005be6 <_printf_i+0x15e>
 8005c98:	2301      	movs	r3, #1
 8005c9a:	4632      	mov	r2, r6
 8005c9c:	4649      	mov	r1, r9
 8005c9e:	4640      	mov	r0, r8
 8005ca0:	47d0      	blx	sl
 8005ca2:	3001      	adds	r0, #1
 8005ca4:	d09d      	beq.n	8005be2 <_printf_i+0x15a>
 8005ca6:	3501      	adds	r5, #1
 8005ca8:	68e3      	ldr	r3, [r4, #12]
 8005caa:	9903      	ldr	r1, [sp, #12]
 8005cac:	1a5b      	subs	r3, r3, r1
 8005cae:	42ab      	cmp	r3, r5
 8005cb0:	dcf2      	bgt.n	8005c98 <_printf_i+0x210>
 8005cb2:	e7eb      	b.n	8005c8c <_printf_i+0x204>
 8005cb4:	2500      	movs	r5, #0
 8005cb6:	f104 0619 	add.w	r6, r4, #25
 8005cba:	e7f5      	b.n	8005ca8 <_printf_i+0x220>
 8005cbc:	08007e2f 	.word	0x08007e2f
 8005cc0:	08007e40 	.word	0x08007e40

08005cc4 <std>:
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	b510      	push	{r4, lr}
 8005cc8:	4604      	mov	r4, r0
 8005cca:	e9c0 3300 	strd	r3, r3, [r0]
 8005cce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005cd2:	6083      	str	r3, [r0, #8]
 8005cd4:	8181      	strh	r1, [r0, #12]
 8005cd6:	6643      	str	r3, [r0, #100]	@ 0x64
 8005cd8:	81c2      	strh	r2, [r0, #14]
 8005cda:	6183      	str	r3, [r0, #24]
 8005cdc:	4619      	mov	r1, r3
 8005cde:	2208      	movs	r2, #8
 8005ce0:	305c      	adds	r0, #92	@ 0x5c
 8005ce2:	f000 f906 	bl	8005ef2 <memset>
 8005ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8005d1c <std+0x58>)
 8005ce8:	6263      	str	r3, [r4, #36]	@ 0x24
 8005cea:	4b0d      	ldr	r3, [pc, #52]	@ (8005d20 <std+0x5c>)
 8005cec:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005cee:	4b0d      	ldr	r3, [pc, #52]	@ (8005d24 <std+0x60>)
 8005cf0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8005d28 <std+0x64>)
 8005cf4:	6323      	str	r3, [r4, #48]	@ 0x30
 8005cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8005d2c <std+0x68>)
 8005cf8:	6224      	str	r4, [r4, #32]
 8005cfa:	429c      	cmp	r4, r3
 8005cfc:	d006      	beq.n	8005d0c <std+0x48>
 8005cfe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005d02:	4294      	cmp	r4, r2
 8005d04:	d002      	beq.n	8005d0c <std+0x48>
 8005d06:	33d0      	adds	r3, #208	@ 0xd0
 8005d08:	429c      	cmp	r4, r3
 8005d0a:	d105      	bne.n	8005d18 <std+0x54>
 8005d0c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005d10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d14:	f000 b96a 	b.w	8005fec <__retarget_lock_init_recursive>
 8005d18:	bd10      	pop	{r4, pc}
 8005d1a:	bf00      	nop
 8005d1c:	08005e6d 	.word	0x08005e6d
 8005d20:	08005e8f 	.word	0x08005e8f
 8005d24:	08005ec7 	.word	0x08005ec7
 8005d28:	08005eeb 	.word	0x08005eeb
 8005d2c:	20004b74 	.word	0x20004b74

08005d30 <stdio_exit_handler>:
 8005d30:	4a02      	ldr	r2, [pc, #8]	@ (8005d3c <stdio_exit_handler+0xc>)
 8005d32:	4903      	ldr	r1, [pc, #12]	@ (8005d40 <stdio_exit_handler+0x10>)
 8005d34:	4803      	ldr	r0, [pc, #12]	@ (8005d44 <stdio_exit_handler+0x14>)
 8005d36:	f000 b869 	b.w	8005e0c <_fwalk_sglue>
 8005d3a:	bf00      	nop
 8005d3c:	2000000c 	.word	0x2000000c
 8005d40:	08007941 	.word	0x08007941
 8005d44:	2000001c 	.word	0x2000001c

08005d48 <cleanup_stdio>:
 8005d48:	6841      	ldr	r1, [r0, #4]
 8005d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8005d7c <cleanup_stdio+0x34>)
 8005d4c:	4299      	cmp	r1, r3
 8005d4e:	b510      	push	{r4, lr}
 8005d50:	4604      	mov	r4, r0
 8005d52:	d001      	beq.n	8005d58 <cleanup_stdio+0x10>
 8005d54:	f001 fdf4 	bl	8007940 <_fflush_r>
 8005d58:	68a1      	ldr	r1, [r4, #8]
 8005d5a:	4b09      	ldr	r3, [pc, #36]	@ (8005d80 <cleanup_stdio+0x38>)
 8005d5c:	4299      	cmp	r1, r3
 8005d5e:	d002      	beq.n	8005d66 <cleanup_stdio+0x1e>
 8005d60:	4620      	mov	r0, r4
 8005d62:	f001 fded 	bl	8007940 <_fflush_r>
 8005d66:	68e1      	ldr	r1, [r4, #12]
 8005d68:	4b06      	ldr	r3, [pc, #24]	@ (8005d84 <cleanup_stdio+0x3c>)
 8005d6a:	4299      	cmp	r1, r3
 8005d6c:	d004      	beq.n	8005d78 <cleanup_stdio+0x30>
 8005d6e:	4620      	mov	r0, r4
 8005d70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d74:	f001 bde4 	b.w	8007940 <_fflush_r>
 8005d78:	bd10      	pop	{r4, pc}
 8005d7a:	bf00      	nop
 8005d7c:	20004b74 	.word	0x20004b74
 8005d80:	20004bdc 	.word	0x20004bdc
 8005d84:	20004c44 	.word	0x20004c44

08005d88 <global_stdio_init.part.0>:
 8005d88:	b510      	push	{r4, lr}
 8005d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8005db8 <global_stdio_init.part.0+0x30>)
 8005d8c:	4c0b      	ldr	r4, [pc, #44]	@ (8005dbc <global_stdio_init.part.0+0x34>)
 8005d8e:	4a0c      	ldr	r2, [pc, #48]	@ (8005dc0 <global_stdio_init.part.0+0x38>)
 8005d90:	601a      	str	r2, [r3, #0]
 8005d92:	4620      	mov	r0, r4
 8005d94:	2200      	movs	r2, #0
 8005d96:	2104      	movs	r1, #4
 8005d98:	f7ff ff94 	bl	8005cc4 <std>
 8005d9c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005da0:	2201      	movs	r2, #1
 8005da2:	2109      	movs	r1, #9
 8005da4:	f7ff ff8e 	bl	8005cc4 <std>
 8005da8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005dac:	2202      	movs	r2, #2
 8005dae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005db2:	2112      	movs	r1, #18
 8005db4:	f7ff bf86 	b.w	8005cc4 <std>
 8005db8:	20004cac 	.word	0x20004cac
 8005dbc:	20004b74 	.word	0x20004b74
 8005dc0:	08005d31 	.word	0x08005d31

08005dc4 <__sfp_lock_acquire>:
 8005dc4:	4801      	ldr	r0, [pc, #4]	@ (8005dcc <__sfp_lock_acquire+0x8>)
 8005dc6:	f000 b912 	b.w	8005fee <__retarget_lock_acquire_recursive>
 8005dca:	bf00      	nop
 8005dcc:	20004cb5 	.word	0x20004cb5

08005dd0 <__sfp_lock_release>:
 8005dd0:	4801      	ldr	r0, [pc, #4]	@ (8005dd8 <__sfp_lock_release+0x8>)
 8005dd2:	f000 b90d 	b.w	8005ff0 <__retarget_lock_release_recursive>
 8005dd6:	bf00      	nop
 8005dd8:	20004cb5 	.word	0x20004cb5

08005ddc <__sinit>:
 8005ddc:	b510      	push	{r4, lr}
 8005dde:	4604      	mov	r4, r0
 8005de0:	f7ff fff0 	bl	8005dc4 <__sfp_lock_acquire>
 8005de4:	6a23      	ldr	r3, [r4, #32]
 8005de6:	b11b      	cbz	r3, 8005df0 <__sinit+0x14>
 8005de8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dec:	f7ff bff0 	b.w	8005dd0 <__sfp_lock_release>
 8005df0:	4b04      	ldr	r3, [pc, #16]	@ (8005e04 <__sinit+0x28>)
 8005df2:	6223      	str	r3, [r4, #32]
 8005df4:	4b04      	ldr	r3, [pc, #16]	@ (8005e08 <__sinit+0x2c>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d1f5      	bne.n	8005de8 <__sinit+0xc>
 8005dfc:	f7ff ffc4 	bl	8005d88 <global_stdio_init.part.0>
 8005e00:	e7f2      	b.n	8005de8 <__sinit+0xc>
 8005e02:	bf00      	nop
 8005e04:	08005d49 	.word	0x08005d49
 8005e08:	20004cac 	.word	0x20004cac

08005e0c <_fwalk_sglue>:
 8005e0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e10:	4607      	mov	r7, r0
 8005e12:	4688      	mov	r8, r1
 8005e14:	4614      	mov	r4, r2
 8005e16:	2600      	movs	r6, #0
 8005e18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005e1c:	f1b9 0901 	subs.w	r9, r9, #1
 8005e20:	d505      	bpl.n	8005e2e <_fwalk_sglue+0x22>
 8005e22:	6824      	ldr	r4, [r4, #0]
 8005e24:	2c00      	cmp	r4, #0
 8005e26:	d1f7      	bne.n	8005e18 <_fwalk_sglue+0xc>
 8005e28:	4630      	mov	r0, r6
 8005e2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e2e:	89ab      	ldrh	r3, [r5, #12]
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d907      	bls.n	8005e44 <_fwalk_sglue+0x38>
 8005e34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e38:	3301      	adds	r3, #1
 8005e3a:	d003      	beq.n	8005e44 <_fwalk_sglue+0x38>
 8005e3c:	4629      	mov	r1, r5
 8005e3e:	4638      	mov	r0, r7
 8005e40:	47c0      	blx	r8
 8005e42:	4306      	orrs	r6, r0
 8005e44:	3568      	adds	r5, #104	@ 0x68
 8005e46:	e7e9      	b.n	8005e1c <_fwalk_sglue+0x10>

08005e48 <iprintf>:
 8005e48:	b40f      	push	{r0, r1, r2, r3}
 8005e4a:	b507      	push	{r0, r1, r2, lr}
 8005e4c:	4906      	ldr	r1, [pc, #24]	@ (8005e68 <iprintf+0x20>)
 8005e4e:	ab04      	add	r3, sp, #16
 8005e50:	6808      	ldr	r0, [r1, #0]
 8005e52:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e56:	6881      	ldr	r1, [r0, #8]
 8005e58:	9301      	str	r3, [sp, #4]
 8005e5a:	f001 fbd5 	bl	8007608 <_vfiprintf_r>
 8005e5e:	b003      	add	sp, #12
 8005e60:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e64:	b004      	add	sp, #16
 8005e66:	4770      	bx	lr
 8005e68:	20000018 	.word	0x20000018

08005e6c <__sread>:
 8005e6c:	b510      	push	{r4, lr}
 8005e6e:	460c      	mov	r4, r1
 8005e70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e74:	f000 f86c 	bl	8005f50 <_read_r>
 8005e78:	2800      	cmp	r0, #0
 8005e7a:	bfab      	itete	ge
 8005e7c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005e7e:	89a3      	ldrhlt	r3, [r4, #12]
 8005e80:	181b      	addge	r3, r3, r0
 8005e82:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005e86:	bfac      	ite	ge
 8005e88:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005e8a:	81a3      	strhlt	r3, [r4, #12]
 8005e8c:	bd10      	pop	{r4, pc}

08005e8e <__swrite>:
 8005e8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e92:	461f      	mov	r7, r3
 8005e94:	898b      	ldrh	r3, [r1, #12]
 8005e96:	05db      	lsls	r3, r3, #23
 8005e98:	4605      	mov	r5, r0
 8005e9a:	460c      	mov	r4, r1
 8005e9c:	4616      	mov	r6, r2
 8005e9e:	d505      	bpl.n	8005eac <__swrite+0x1e>
 8005ea0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ea4:	2302      	movs	r3, #2
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f000 f840 	bl	8005f2c <_lseek_r>
 8005eac:	89a3      	ldrh	r3, [r4, #12]
 8005eae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005eb2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005eb6:	81a3      	strh	r3, [r4, #12]
 8005eb8:	4632      	mov	r2, r6
 8005eba:	463b      	mov	r3, r7
 8005ebc:	4628      	mov	r0, r5
 8005ebe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ec2:	f000 b857 	b.w	8005f74 <_write_r>

08005ec6 <__sseek>:
 8005ec6:	b510      	push	{r4, lr}
 8005ec8:	460c      	mov	r4, r1
 8005eca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ece:	f000 f82d 	bl	8005f2c <_lseek_r>
 8005ed2:	1c43      	adds	r3, r0, #1
 8005ed4:	89a3      	ldrh	r3, [r4, #12]
 8005ed6:	bf15      	itete	ne
 8005ed8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005eda:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005ede:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005ee2:	81a3      	strheq	r3, [r4, #12]
 8005ee4:	bf18      	it	ne
 8005ee6:	81a3      	strhne	r3, [r4, #12]
 8005ee8:	bd10      	pop	{r4, pc}

08005eea <__sclose>:
 8005eea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005eee:	f000 b80d 	b.w	8005f0c <_close_r>

08005ef2 <memset>:
 8005ef2:	4402      	add	r2, r0
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d100      	bne.n	8005efc <memset+0xa>
 8005efa:	4770      	bx	lr
 8005efc:	f803 1b01 	strb.w	r1, [r3], #1
 8005f00:	e7f9      	b.n	8005ef6 <memset+0x4>
	...

08005f04 <_localeconv_r>:
 8005f04:	4800      	ldr	r0, [pc, #0]	@ (8005f08 <_localeconv_r+0x4>)
 8005f06:	4770      	bx	lr
 8005f08:	20000158 	.word	0x20000158

08005f0c <_close_r>:
 8005f0c:	b538      	push	{r3, r4, r5, lr}
 8005f0e:	4d06      	ldr	r5, [pc, #24]	@ (8005f28 <_close_r+0x1c>)
 8005f10:	2300      	movs	r3, #0
 8005f12:	4604      	mov	r4, r0
 8005f14:	4608      	mov	r0, r1
 8005f16:	602b      	str	r3, [r5, #0]
 8005f18:	f7fc fa02 	bl	8002320 <_close>
 8005f1c:	1c43      	adds	r3, r0, #1
 8005f1e:	d102      	bne.n	8005f26 <_close_r+0x1a>
 8005f20:	682b      	ldr	r3, [r5, #0]
 8005f22:	b103      	cbz	r3, 8005f26 <_close_r+0x1a>
 8005f24:	6023      	str	r3, [r4, #0]
 8005f26:	bd38      	pop	{r3, r4, r5, pc}
 8005f28:	20004cb0 	.word	0x20004cb0

08005f2c <_lseek_r>:
 8005f2c:	b538      	push	{r3, r4, r5, lr}
 8005f2e:	4d07      	ldr	r5, [pc, #28]	@ (8005f4c <_lseek_r+0x20>)
 8005f30:	4604      	mov	r4, r0
 8005f32:	4608      	mov	r0, r1
 8005f34:	4611      	mov	r1, r2
 8005f36:	2200      	movs	r2, #0
 8005f38:	602a      	str	r2, [r5, #0]
 8005f3a:	461a      	mov	r2, r3
 8005f3c:	f7fc fa17 	bl	800236e <_lseek>
 8005f40:	1c43      	adds	r3, r0, #1
 8005f42:	d102      	bne.n	8005f4a <_lseek_r+0x1e>
 8005f44:	682b      	ldr	r3, [r5, #0]
 8005f46:	b103      	cbz	r3, 8005f4a <_lseek_r+0x1e>
 8005f48:	6023      	str	r3, [r4, #0]
 8005f4a:	bd38      	pop	{r3, r4, r5, pc}
 8005f4c:	20004cb0 	.word	0x20004cb0

08005f50 <_read_r>:
 8005f50:	b538      	push	{r3, r4, r5, lr}
 8005f52:	4d07      	ldr	r5, [pc, #28]	@ (8005f70 <_read_r+0x20>)
 8005f54:	4604      	mov	r4, r0
 8005f56:	4608      	mov	r0, r1
 8005f58:	4611      	mov	r1, r2
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	602a      	str	r2, [r5, #0]
 8005f5e:	461a      	mov	r2, r3
 8005f60:	f7fc f9a5 	bl	80022ae <_read>
 8005f64:	1c43      	adds	r3, r0, #1
 8005f66:	d102      	bne.n	8005f6e <_read_r+0x1e>
 8005f68:	682b      	ldr	r3, [r5, #0]
 8005f6a:	b103      	cbz	r3, 8005f6e <_read_r+0x1e>
 8005f6c:	6023      	str	r3, [r4, #0]
 8005f6e:	bd38      	pop	{r3, r4, r5, pc}
 8005f70:	20004cb0 	.word	0x20004cb0

08005f74 <_write_r>:
 8005f74:	b538      	push	{r3, r4, r5, lr}
 8005f76:	4d07      	ldr	r5, [pc, #28]	@ (8005f94 <_write_r+0x20>)
 8005f78:	4604      	mov	r4, r0
 8005f7a:	4608      	mov	r0, r1
 8005f7c:	4611      	mov	r1, r2
 8005f7e:	2200      	movs	r2, #0
 8005f80:	602a      	str	r2, [r5, #0]
 8005f82:	461a      	mov	r2, r3
 8005f84:	f7fc f9b0 	bl	80022e8 <_write>
 8005f88:	1c43      	adds	r3, r0, #1
 8005f8a:	d102      	bne.n	8005f92 <_write_r+0x1e>
 8005f8c:	682b      	ldr	r3, [r5, #0]
 8005f8e:	b103      	cbz	r3, 8005f92 <_write_r+0x1e>
 8005f90:	6023      	str	r3, [r4, #0]
 8005f92:	bd38      	pop	{r3, r4, r5, pc}
 8005f94:	20004cb0 	.word	0x20004cb0

08005f98 <__errno>:
 8005f98:	4b01      	ldr	r3, [pc, #4]	@ (8005fa0 <__errno+0x8>)
 8005f9a:	6818      	ldr	r0, [r3, #0]
 8005f9c:	4770      	bx	lr
 8005f9e:	bf00      	nop
 8005fa0:	20000018 	.word	0x20000018

08005fa4 <__libc_init_array>:
 8005fa4:	b570      	push	{r4, r5, r6, lr}
 8005fa6:	4d0d      	ldr	r5, [pc, #52]	@ (8005fdc <__libc_init_array+0x38>)
 8005fa8:	4c0d      	ldr	r4, [pc, #52]	@ (8005fe0 <__libc_init_array+0x3c>)
 8005faa:	1b64      	subs	r4, r4, r5
 8005fac:	10a4      	asrs	r4, r4, #2
 8005fae:	2600      	movs	r6, #0
 8005fb0:	42a6      	cmp	r6, r4
 8005fb2:	d109      	bne.n	8005fc8 <__libc_init_array+0x24>
 8005fb4:	4d0b      	ldr	r5, [pc, #44]	@ (8005fe4 <__libc_init_array+0x40>)
 8005fb6:	4c0c      	ldr	r4, [pc, #48]	@ (8005fe8 <__libc_init_array+0x44>)
 8005fb8:	f001 fec2 	bl	8007d40 <_init>
 8005fbc:	1b64      	subs	r4, r4, r5
 8005fbe:	10a4      	asrs	r4, r4, #2
 8005fc0:	2600      	movs	r6, #0
 8005fc2:	42a6      	cmp	r6, r4
 8005fc4:	d105      	bne.n	8005fd2 <__libc_init_array+0x2e>
 8005fc6:	bd70      	pop	{r4, r5, r6, pc}
 8005fc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fcc:	4798      	blx	r3
 8005fce:	3601      	adds	r6, #1
 8005fd0:	e7ee      	b.n	8005fb0 <__libc_init_array+0xc>
 8005fd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fd6:	4798      	blx	r3
 8005fd8:	3601      	adds	r6, #1
 8005fda:	e7f2      	b.n	8005fc2 <__libc_init_array+0x1e>
 8005fdc:	0800819c 	.word	0x0800819c
 8005fe0:	0800819c 	.word	0x0800819c
 8005fe4:	0800819c 	.word	0x0800819c
 8005fe8:	080081a0 	.word	0x080081a0

08005fec <__retarget_lock_init_recursive>:
 8005fec:	4770      	bx	lr

08005fee <__retarget_lock_acquire_recursive>:
 8005fee:	4770      	bx	lr

08005ff0 <__retarget_lock_release_recursive>:
 8005ff0:	4770      	bx	lr

08005ff2 <memcpy>:
 8005ff2:	440a      	add	r2, r1
 8005ff4:	4291      	cmp	r1, r2
 8005ff6:	f100 33ff 	add.w	r3, r0, #4294967295
 8005ffa:	d100      	bne.n	8005ffe <memcpy+0xc>
 8005ffc:	4770      	bx	lr
 8005ffe:	b510      	push	{r4, lr}
 8006000:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006004:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006008:	4291      	cmp	r1, r2
 800600a:	d1f9      	bne.n	8006000 <memcpy+0xe>
 800600c:	bd10      	pop	{r4, pc}

0800600e <quorem>:
 800600e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006012:	6903      	ldr	r3, [r0, #16]
 8006014:	690c      	ldr	r4, [r1, #16]
 8006016:	42a3      	cmp	r3, r4
 8006018:	4607      	mov	r7, r0
 800601a:	db7e      	blt.n	800611a <quorem+0x10c>
 800601c:	3c01      	subs	r4, #1
 800601e:	f101 0814 	add.w	r8, r1, #20
 8006022:	00a3      	lsls	r3, r4, #2
 8006024:	f100 0514 	add.w	r5, r0, #20
 8006028:	9300      	str	r3, [sp, #0]
 800602a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800602e:	9301      	str	r3, [sp, #4]
 8006030:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006034:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006038:	3301      	adds	r3, #1
 800603a:	429a      	cmp	r2, r3
 800603c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006040:	fbb2 f6f3 	udiv	r6, r2, r3
 8006044:	d32e      	bcc.n	80060a4 <quorem+0x96>
 8006046:	f04f 0a00 	mov.w	sl, #0
 800604a:	46c4      	mov	ip, r8
 800604c:	46ae      	mov	lr, r5
 800604e:	46d3      	mov	fp, sl
 8006050:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006054:	b298      	uxth	r0, r3
 8006056:	fb06 a000 	mla	r0, r6, r0, sl
 800605a:	0c02      	lsrs	r2, r0, #16
 800605c:	0c1b      	lsrs	r3, r3, #16
 800605e:	fb06 2303 	mla	r3, r6, r3, r2
 8006062:	f8de 2000 	ldr.w	r2, [lr]
 8006066:	b280      	uxth	r0, r0
 8006068:	b292      	uxth	r2, r2
 800606a:	1a12      	subs	r2, r2, r0
 800606c:	445a      	add	r2, fp
 800606e:	f8de 0000 	ldr.w	r0, [lr]
 8006072:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006076:	b29b      	uxth	r3, r3
 8006078:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800607c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006080:	b292      	uxth	r2, r2
 8006082:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006086:	45e1      	cmp	r9, ip
 8006088:	f84e 2b04 	str.w	r2, [lr], #4
 800608c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006090:	d2de      	bcs.n	8006050 <quorem+0x42>
 8006092:	9b00      	ldr	r3, [sp, #0]
 8006094:	58eb      	ldr	r3, [r5, r3]
 8006096:	b92b      	cbnz	r3, 80060a4 <quorem+0x96>
 8006098:	9b01      	ldr	r3, [sp, #4]
 800609a:	3b04      	subs	r3, #4
 800609c:	429d      	cmp	r5, r3
 800609e:	461a      	mov	r2, r3
 80060a0:	d32f      	bcc.n	8006102 <quorem+0xf4>
 80060a2:	613c      	str	r4, [r7, #16]
 80060a4:	4638      	mov	r0, r7
 80060a6:	f001 f97d 	bl	80073a4 <__mcmp>
 80060aa:	2800      	cmp	r0, #0
 80060ac:	db25      	blt.n	80060fa <quorem+0xec>
 80060ae:	4629      	mov	r1, r5
 80060b0:	2000      	movs	r0, #0
 80060b2:	f858 2b04 	ldr.w	r2, [r8], #4
 80060b6:	f8d1 c000 	ldr.w	ip, [r1]
 80060ba:	fa1f fe82 	uxth.w	lr, r2
 80060be:	fa1f f38c 	uxth.w	r3, ip
 80060c2:	eba3 030e 	sub.w	r3, r3, lr
 80060c6:	4403      	add	r3, r0
 80060c8:	0c12      	lsrs	r2, r2, #16
 80060ca:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80060ce:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80060d2:	b29b      	uxth	r3, r3
 80060d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80060d8:	45c1      	cmp	r9, r8
 80060da:	f841 3b04 	str.w	r3, [r1], #4
 80060de:	ea4f 4022 	mov.w	r0, r2, asr #16
 80060e2:	d2e6      	bcs.n	80060b2 <quorem+0xa4>
 80060e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80060e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80060ec:	b922      	cbnz	r2, 80060f8 <quorem+0xea>
 80060ee:	3b04      	subs	r3, #4
 80060f0:	429d      	cmp	r5, r3
 80060f2:	461a      	mov	r2, r3
 80060f4:	d30b      	bcc.n	800610e <quorem+0x100>
 80060f6:	613c      	str	r4, [r7, #16]
 80060f8:	3601      	adds	r6, #1
 80060fa:	4630      	mov	r0, r6
 80060fc:	b003      	add	sp, #12
 80060fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006102:	6812      	ldr	r2, [r2, #0]
 8006104:	3b04      	subs	r3, #4
 8006106:	2a00      	cmp	r2, #0
 8006108:	d1cb      	bne.n	80060a2 <quorem+0x94>
 800610a:	3c01      	subs	r4, #1
 800610c:	e7c6      	b.n	800609c <quorem+0x8e>
 800610e:	6812      	ldr	r2, [r2, #0]
 8006110:	3b04      	subs	r3, #4
 8006112:	2a00      	cmp	r2, #0
 8006114:	d1ef      	bne.n	80060f6 <quorem+0xe8>
 8006116:	3c01      	subs	r4, #1
 8006118:	e7ea      	b.n	80060f0 <quorem+0xe2>
 800611a:	2000      	movs	r0, #0
 800611c:	e7ee      	b.n	80060fc <quorem+0xee>
	...

08006120 <_dtoa_r>:
 8006120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006124:	69c7      	ldr	r7, [r0, #28]
 8006126:	b097      	sub	sp, #92	@ 0x5c
 8006128:	ed8d 0b04 	vstr	d0, [sp, #16]
 800612c:	ec55 4b10 	vmov	r4, r5, d0
 8006130:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006132:	9107      	str	r1, [sp, #28]
 8006134:	4681      	mov	r9, r0
 8006136:	920c      	str	r2, [sp, #48]	@ 0x30
 8006138:	9311      	str	r3, [sp, #68]	@ 0x44
 800613a:	b97f      	cbnz	r7, 800615c <_dtoa_r+0x3c>
 800613c:	2010      	movs	r0, #16
 800613e:	f000 fe09 	bl	8006d54 <malloc>
 8006142:	4602      	mov	r2, r0
 8006144:	f8c9 001c 	str.w	r0, [r9, #28]
 8006148:	b920      	cbnz	r0, 8006154 <_dtoa_r+0x34>
 800614a:	4ba9      	ldr	r3, [pc, #676]	@ (80063f0 <_dtoa_r+0x2d0>)
 800614c:	21ef      	movs	r1, #239	@ 0xef
 800614e:	48a9      	ldr	r0, [pc, #676]	@ (80063f4 <_dtoa_r+0x2d4>)
 8006150:	f001 fcc2 	bl	8007ad8 <__assert_func>
 8006154:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006158:	6007      	str	r7, [r0, #0]
 800615a:	60c7      	str	r7, [r0, #12]
 800615c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006160:	6819      	ldr	r1, [r3, #0]
 8006162:	b159      	cbz	r1, 800617c <_dtoa_r+0x5c>
 8006164:	685a      	ldr	r2, [r3, #4]
 8006166:	604a      	str	r2, [r1, #4]
 8006168:	2301      	movs	r3, #1
 800616a:	4093      	lsls	r3, r2
 800616c:	608b      	str	r3, [r1, #8]
 800616e:	4648      	mov	r0, r9
 8006170:	f000 fee6 	bl	8006f40 <_Bfree>
 8006174:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006178:	2200      	movs	r2, #0
 800617a:	601a      	str	r2, [r3, #0]
 800617c:	1e2b      	subs	r3, r5, #0
 800617e:	bfb9      	ittee	lt
 8006180:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006184:	9305      	strlt	r3, [sp, #20]
 8006186:	2300      	movge	r3, #0
 8006188:	6033      	strge	r3, [r6, #0]
 800618a:	9f05      	ldr	r7, [sp, #20]
 800618c:	4b9a      	ldr	r3, [pc, #616]	@ (80063f8 <_dtoa_r+0x2d8>)
 800618e:	bfbc      	itt	lt
 8006190:	2201      	movlt	r2, #1
 8006192:	6032      	strlt	r2, [r6, #0]
 8006194:	43bb      	bics	r3, r7
 8006196:	d112      	bne.n	80061be <_dtoa_r+0x9e>
 8006198:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800619a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800619e:	6013      	str	r3, [r2, #0]
 80061a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80061a4:	4323      	orrs	r3, r4
 80061a6:	f000 855a 	beq.w	8006c5e <_dtoa_r+0xb3e>
 80061aa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80061ac:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800640c <_dtoa_r+0x2ec>
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	f000 855c 	beq.w	8006c6e <_dtoa_r+0xb4e>
 80061b6:	f10a 0303 	add.w	r3, sl, #3
 80061ba:	f000 bd56 	b.w	8006c6a <_dtoa_r+0xb4a>
 80061be:	ed9d 7b04 	vldr	d7, [sp, #16]
 80061c2:	2200      	movs	r2, #0
 80061c4:	ec51 0b17 	vmov	r0, r1, d7
 80061c8:	2300      	movs	r3, #0
 80061ca:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80061ce:	f7fa fc83 	bl	8000ad8 <__aeabi_dcmpeq>
 80061d2:	4680      	mov	r8, r0
 80061d4:	b158      	cbz	r0, 80061ee <_dtoa_r+0xce>
 80061d6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80061d8:	2301      	movs	r3, #1
 80061da:	6013      	str	r3, [r2, #0]
 80061dc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80061de:	b113      	cbz	r3, 80061e6 <_dtoa_r+0xc6>
 80061e0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80061e2:	4b86      	ldr	r3, [pc, #536]	@ (80063fc <_dtoa_r+0x2dc>)
 80061e4:	6013      	str	r3, [r2, #0]
 80061e6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006410 <_dtoa_r+0x2f0>
 80061ea:	f000 bd40 	b.w	8006c6e <_dtoa_r+0xb4e>
 80061ee:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80061f2:	aa14      	add	r2, sp, #80	@ 0x50
 80061f4:	a915      	add	r1, sp, #84	@ 0x54
 80061f6:	4648      	mov	r0, r9
 80061f8:	f001 f984 	bl	8007504 <__d2b>
 80061fc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006200:	9002      	str	r0, [sp, #8]
 8006202:	2e00      	cmp	r6, #0
 8006204:	d078      	beq.n	80062f8 <_dtoa_r+0x1d8>
 8006206:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006208:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800620c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006210:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006214:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006218:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800621c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006220:	4619      	mov	r1, r3
 8006222:	2200      	movs	r2, #0
 8006224:	4b76      	ldr	r3, [pc, #472]	@ (8006400 <_dtoa_r+0x2e0>)
 8006226:	f7fa f837 	bl	8000298 <__aeabi_dsub>
 800622a:	a36b      	add	r3, pc, #428	@ (adr r3, 80063d8 <_dtoa_r+0x2b8>)
 800622c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006230:	f7fa f9ea 	bl	8000608 <__aeabi_dmul>
 8006234:	a36a      	add	r3, pc, #424	@ (adr r3, 80063e0 <_dtoa_r+0x2c0>)
 8006236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800623a:	f7fa f82f 	bl	800029c <__adddf3>
 800623e:	4604      	mov	r4, r0
 8006240:	4630      	mov	r0, r6
 8006242:	460d      	mov	r5, r1
 8006244:	f7fa f976 	bl	8000534 <__aeabi_i2d>
 8006248:	a367      	add	r3, pc, #412	@ (adr r3, 80063e8 <_dtoa_r+0x2c8>)
 800624a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800624e:	f7fa f9db 	bl	8000608 <__aeabi_dmul>
 8006252:	4602      	mov	r2, r0
 8006254:	460b      	mov	r3, r1
 8006256:	4620      	mov	r0, r4
 8006258:	4629      	mov	r1, r5
 800625a:	f7fa f81f 	bl	800029c <__adddf3>
 800625e:	4604      	mov	r4, r0
 8006260:	460d      	mov	r5, r1
 8006262:	f7fa fc81 	bl	8000b68 <__aeabi_d2iz>
 8006266:	2200      	movs	r2, #0
 8006268:	4607      	mov	r7, r0
 800626a:	2300      	movs	r3, #0
 800626c:	4620      	mov	r0, r4
 800626e:	4629      	mov	r1, r5
 8006270:	f7fa fc3c 	bl	8000aec <__aeabi_dcmplt>
 8006274:	b140      	cbz	r0, 8006288 <_dtoa_r+0x168>
 8006276:	4638      	mov	r0, r7
 8006278:	f7fa f95c 	bl	8000534 <__aeabi_i2d>
 800627c:	4622      	mov	r2, r4
 800627e:	462b      	mov	r3, r5
 8006280:	f7fa fc2a 	bl	8000ad8 <__aeabi_dcmpeq>
 8006284:	b900      	cbnz	r0, 8006288 <_dtoa_r+0x168>
 8006286:	3f01      	subs	r7, #1
 8006288:	2f16      	cmp	r7, #22
 800628a:	d852      	bhi.n	8006332 <_dtoa_r+0x212>
 800628c:	4b5d      	ldr	r3, [pc, #372]	@ (8006404 <_dtoa_r+0x2e4>)
 800628e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006296:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800629a:	f7fa fc27 	bl	8000aec <__aeabi_dcmplt>
 800629e:	2800      	cmp	r0, #0
 80062a0:	d049      	beq.n	8006336 <_dtoa_r+0x216>
 80062a2:	3f01      	subs	r7, #1
 80062a4:	2300      	movs	r3, #0
 80062a6:	9310      	str	r3, [sp, #64]	@ 0x40
 80062a8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80062aa:	1b9b      	subs	r3, r3, r6
 80062ac:	1e5a      	subs	r2, r3, #1
 80062ae:	bf45      	ittet	mi
 80062b0:	f1c3 0301 	rsbmi	r3, r3, #1
 80062b4:	9300      	strmi	r3, [sp, #0]
 80062b6:	2300      	movpl	r3, #0
 80062b8:	2300      	movmi	r3, #0
 80062ba:	9206      	str	r2, [sp, #24]
 80062bc:	bf54      	ite	pl
 80062be:	9300      	strpl	r3, [sp, #0]
 80062c0:	9306      	strmi	r3, [sp, #24]
 80062c2:	2f00      	cmp	r7, #0
 80062c4:	db39      	blt.n	800633a <_dtoa_r+0x21a>
 80062c6:	9b06      	ldr	r3, [sp, #24]
 80062c8:	970d      	str	r7, [sp, #52]	@ 0x34
 80062ca:	443b      	add	r3, r7
 80062cc:	9306      	str	r3, [sp, #24]
 80062ce:	2300      	movs	r3, #0
 80062d0:	9308      	str	r3, [sp, #32]
 80062d2:	9b07      	ldr	r3, [sp, #28]
 80062d4:	2b09      	cmp	r3, #9
 80062d6:	d863      	bhi.n	80063a0 <_dtoa_r+0x280>
 80062d8:	2b05      	cmp	r3, #5
 80062da:	bfc4      	itt	gt
 80062dc:	3b04      	subgt	r3, #4
 80062de:	9307      	strgt	r3, [sp, #28]
 80062e0:	9b07      	ldr	r3, [sp, #28]
 80062e2:	f1a3 0302 	sub.w	r3, r3, #2
 80062e6:	bfcc      	ite	gt
 80062e8:	2400      	movgt	r4, #0
 80062ea:	2401      	movle	r4, #1
 80062ec:	2b03      	cmp	r3, #3
 80062ee:	d863      	bhi.n	80063b8 <_dtoa_r+0x298>
 80062f0:	e8df f003 	tbb	[pc, r3]
 80062f4:	2b375452 	.word	0x2b375452
 80062f8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80062fc:	441e      	add	r6, r3
 80062fe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006302:	2b20      	cmp	r3, #32
 8006304:	bfc1      	itttt	gt
 8006306:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800630a:	409f      	lslgt	r7, r3
 800630c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006310:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006314:	bfd6      	itet	le
 8006316:	f1c3 0320 	rsble	r3, r3, #32
 800631a:	ea47 0003 	orrgt.w	r0, r7, r3
 800631e:	fa04 f003 	lslle.w	r0, r4, r3
 8006322:	f7fa f8f7 	bl	8000514 <__aeabi_ui2d>
 8006326:	2201      	movs	r2, #1
 8006328:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800632c:	3e01      	subs	r6, #1
 800632e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006330:	e776      	b.n	8006220 <_dtoa_r+0x100>
 8006332:	2301      	movs	r3, #1
 8006334:	e7b7      	b.n	80062a6 <_dtoa_r+0x186>
 8006336:	9010      	str	r0, [sp, #64]	@ 0x40
 8006338:	e7b6      	b.n	80062a8 <_dtoa_r+0x188>
 800633a:	9b00      	ldr	r3, [sp, #0]
 800633c:	1bdb      	subs	r3, r3, r7
 800633e:	9300      	str	r3, [sp, #0]
 8006340:	427b      	negs	r3, r7
 8006342:	9308      	str	r3, [sp, #32]
 8006344:	2300      	movs	r3, #0
 8006346:	930d      	str	r3, [sp, #52]	@ 0x34
 8006348:	e7c3      	b.n	80062d2 <_dtoa_r+0x1b2>
 800634a:	2301      	movs	r3, #1
 800634c:	9309      	str	r3, [sp, #36]	@ 0x24
 800634e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006350:	eb07 0b03 	add.w	fp, r7, r3
 8006354:	f10b 0301 	add.w	r3, fp, #1
 8006358:	2b01      	cmp	r3, #1
 800635a:	9303      	str	r3, [sp, #12]
 800635c:	bfb8      	it	lt
 800635e:	2301      	movlt	r3, #1
 8006360:	e006      	b.n	8006370 <_dtoa_r+0x250>
 8006362:	2301      	movs	r3, #1
 8006364:	9309      	str	r3, [sp, #36]	@ 0x24
 8006366:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006368:	2b00      	cmp	r3, #0
 800636a:	dd28      	ble.n	80063be <_dtoa_r+0x29e>
 800636c:	469b      	mov	fp, r3
 800636e:	9303      	str	r3, [sp, #12]
 8006370:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006374:	2100      	movs	r1, #0
 8006376:	2204      	movs	r2, #4
 8006378:	f102 0514 	add.w	r5, r2, #20
 800637c:	429d      	cmp	r5, r3
 800637e:	d926      	bls.n	80063ce <_dtoa_r+0x2ae>
 8006380:	6041      	str	r1, [r0, #4]
 8006382:	4648      	mov	r0, r9
 8006384:	f000 fd9c 	bl	8006ec0 <_Balloc>
 8006388:	4682      	mov	sl, r0
 800638a:	2800      	cmp	r0, #0
 800638c:	d142      	bne.n	8006414 <_dtoa_r+0x2f4>
 800638e:	4b1e      	ldr	r3, [pc, #120]	@ (8006408 <_dtoa_r+0x2e8>)
 8006390:	4602      	mov	r2, r0
 8006392:	f240 11af 	movw	r1, #431	@ 0x1af
 8006396:	e6da      	b.n	800614e <_dtoa_r+0x2e>
 8006398:	2300      	movs	r3, #0
 800639a:	e7e3      	b.n	8006364 <_dtoa_r+0x244>
 800639c:	2300      	movs	r3, #0
 800639e:	e7d5      	b.n	800634c <_dtoa_r+0x22c>
 80063a0:	2401      	movs	r4, #1
 80063a2:	2300      	movs	r3, #0
 80063a4:	9307      	str	r3, [sp, #28]
 80063a6:	9409      	str	r4, [sp, #36]	@ 0x24
 80063a8:	f04f 3bff 	mov.w	fp, #4294967295
 80063ac:	2200      	movs	r2, #0
 80063ae:	f8cd b00c 	str.w	fp, [sp, #12]
 80063b2:	2312      	movs	r3, #18
 80063b4:	920c      	str	r2, [sp, #48]	@ 0x30
 80063b6:	e7db      	b.n	8006370 <_dtoa_r+0x250>
 80063b8:	2301      	movs	r3, #1
 80063ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80063bc:	e7f4      	b.n	80063a8 <_dtoa_r+0x288>
 80063be:	f04f 0b01 	mov.w	fp, #1
 80063c2:	f8cd b00c 	str.w	fp, [sp, #12]
 80063c6:	465b      	mov	r3, fp
 80063c8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80063cc:	e7d0      	b.n	8006370 <_dtoa_r+0x250>
 80063ce:	3101      	adds	r1, #1
 80063d0:	0052      	lsls	r2, r2, #1
 80063d2:	e7d1      	b.n	8006378 <_dtoa_r+0x258>
 80063d4:	f3af 8000 	nop.w
 80063d8:	636f4361 	.word	0x636f4361
 80063dc:	3fd287a7 	.word	0x3fd287a7
 80063e0:	8b60c8b3 	.word	0x8b60c8b3
 80063e4:	3fc68a28 	.word	0x3fc68a28
 80063e8:	509f79fb 	.word	0x509f79fb
 80063ec:	3fd34413 	.word	0x3fd34413
 80063f0:	08007e5e 	.word	0x08007e5e
 80063f4:	08007e75 	.word	0x08007e75
 80063f8:	7ff00000 	.word	0x7ff00000
 80063fc:	08007e2e 	.word	0x08007e2e
 8006400:	3ff80000 	.word	0x3ff80000
 8006404:	08007fc8 	.word	0x08007fc8
 8006408:	08007ecd 	.word	0x08007ecd
 800640c:	08007e5a 	.word	0x08007e5a
 8006410:	08007e2d 	.word	0x08007e2d
 8006414:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006418:	6018      	str	r0, [r3, #0]
 800641a:	9b03      	ldr	r3, [sp, #12]
 800641c:	2b0e      	cmp	r3, #14
 800641e:	f200 80a1 	bhi.w	8006564 <_dtoa_r+0x444>
 8006422:	2c00      	cmp	r4, #0
 8006424:	f000 809e 	beq.w	8006564 <_dtoa_r+0x444>
 8006428:	2f00      	cmp	r7, #0
 800642a:	dd33      	ble.n	8006494 <_dtoa_r+0x374>
 800642c:	4b9c      	ldr	r3, [pc, #624]	@ (80066a0 <_dtoa_r+0x580>)
 800642e:	f007 020f 	and.w	r2, r7, #15
 8006432:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006436:	ed93 7b00 	vldr	d7, [r3]
 800643a:	05f8      	lsls	r0, r7, #23
 800643c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006440:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006444:	d516      	bpl.n	8006474 <_dtoa_r+0x354>
 8006446:	4b97      	ldr	r3, [pc, #604]	@ (80066a4 <_dtoa_r+0x584>)
 8006448:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800644c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006450:	f7fa fa04 	bl	800085c <__aeabi_ddiv>
 8006454:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006458:	f004 040f 	and.w	r4, r4, #15
 800645c:	2603      	movs	r6, #3
 800645e:	4d91      	ldr	r5, [pc, #580]	@ (80066a4 <_dtoa_r+0x584>)
 8006460:	b954      	cbnz	r4, 8006478 <_dtoa_r+0x358>
 8006462:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006466:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800646a:	f7fa f9f7 	bl	800085c <__aeabi_ddiv>
 800646e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006472:	e028      	b.n	80064c6 <_dtoa_r+0x3a6>
 8006474:	2602      	movs	r6, #2
 8006476:	e7f2      	b.n	800645e <_dtoa_r+0x33e>
 8006478:	07e1      	lsls	r1, r4, #31
 800647a:	d508      	bpl.n	800648e <_dtoa_r+0x36e>
 800647c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006480:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006484:	f7fa f8c0 	bl	8000608 <__aeabi_dmul>
 8006488:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800648c:	3601      	adds	r6, #1
 800648e:	1064      	asrs	r4, r4, #1
 8006490:	3508      	adds	r5, #8
 8006492:	e7e5      	b.n	8006460 <_dtoa_r+0x340>
 8006494:	f000 80af 	beq.w	80065f6 <_dtoa_r+0x4d6>
 8006498:	427c      	negs	r4, r7
 800649a:	4b81      	ldr	r3, [pc, #516]	@ (80066a0 <_dtoa_r+0x580>)
 800649c:	4d81      	ldr	r5, [pc, #516]	@ (80066a4 <_dtoa_r+0x584>)
 800649e:	f004 020f 	and.w	r2, r4, #15
 80064a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80064a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80064ae:	f7fa f8ab 	bl	8000608 <__aeabi_dmul>
 80064b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80064b6:	1124      	asrs	r4, r4, #4
 80064b8:	2300      	movs	r3, #0
 80064ba:	2602      	movs	r6, #2
 80064bc:	2c00      	cmp	r4, #0
 80064be:	f040 808f 	bne.w	80065e0 <_dtoa_r+0x4c0>
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d1d3      	bne.n	800646e <_dtoa_r+0x34e>
 80064c6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80064c8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	f000 8094 	beq.w	80065fa <_dtoa_r+0x4da>
 80064d2:	4b75      	ldr	r3, [pc, #468]	@ (80066a8 <_dtoa_r+0x588>)
 80064d4:	2200      	movs	r2, #0
 80064d6:	4620      	mov	r0, r4
 80064d8:	4629      	mov	r1, r5
 80064da:	f7fa fb07 	bl	8000aec <__aeabi_dcmplt>
 80064de:	2800      	cmp	r0, #0
 80064e0:	f000 808b 	beq.w	80065fa <_dtoa_r+0x4da>
 80064e4:	9b03      	ldr	r3, [sp, #12]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	f000 8087 	beq.w	80065fa <_dtoa_r+0x4da>
 80064ec:	f1bb 0f00 	cmp.w	fp, #0
 80064f0:	dd34      	ble.n	800655c <_dtoa_r+0x43c>
 80064f2:	4620      	mov	r0, r4
 80064f4:	4b6d      	ldr	r3, [pc, #436]	@ (80066ac <_dtoa_r+0x58c>)
 80064f6:	2200      	movs	r2, #0
 80064f8:	4629      	mov	r1, r5
 80064fa:	f7fa f885 	bl	8000608 <__aeabi_dmul>
 80064fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006502:	f107 38ff 	add.w	r8, r7, #4294967295
 8006506:	3601      	adds	r6, #1
 8006508:	465c      	mov	r4, fp
 800650a:	4630      	mov	r0, r6
 800650c:	f7fa f812 	bl	8000534 <__aeabi_i2d>
 8006510:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006514:	f7fa f878 	bl	8000608 <__aeabi_dmul>
 8006518:	4b65      	ldr	r3, [pc, #404]	@ (80066b0 <_dtoa_r+0x590>)
 800651a:	2200      	movs	r2, #0
 800651c:	f7f9 febe 	bl	800029c <__adddf3>
 8006520:	4605      	mov	r5, r0
 8006522:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006526:	2c00      	cmp	r4, #0
 8006528:	d16a      	bne.n	8006600 <_dtoa_r+0x4e0>
 800652a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800652e:	4b61      	ldr	r3, [pc, #388]	@ (80066b4 <_dtoa_r+0x594>)
 8006530:	2200      	movs	r2, #0
 8006532:	f7f9 feb1 	bl	8000298 <__aeabi_dsub>
 8006536:	4602      	mov	r2, r0
 8006538:	460b      	mov	r3, r1
 800653a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800653e:	462a      	mov	r2, r5
 8006540:	4633      	mov	r3, r6
 8006542:	f7fa faf1 	bl	8000b28 <__aeabi_dcmpgt>
 8006546:	2800      	cmp	r0, #0
 8006548:	f040 8298 	bne.w	8006a7c <_dtoa_r+0x95c>
 800654c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006550:	462a      	mov	r2, r5
 8006552:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006556:	f7fa fac9 	bl	8000aec <__aeabi_dcmplt>
 800655a:	bb38      	cbnz	r0, 80065ac <_dtoa_r+0x48c>
 800655c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006560:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006564:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006566:	2b00      	cmp	r3, #0
 8006568:	f2c0 8157 	blt.w	800681a <_dtoa_r+0x6fa>
 800656c:	2f0e      	cmp	r7, #14
 800656e:	f300 8154 	bgt.w	800681a <_dtoa_r+0x6fa>
 8006572:	4b4b      	ldr	r3, [pc, #300]	@ (80066a0 <_dtoa_r+0x580>)
 8006574:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006578:	ed93 7b00 	vldr	d7, [r3]
 800657c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800657e:	2b00      	cmp	r3, #0
 8006580:	ed8d 7b00 	vstr	d7, [sp]
 8006584:	f280 80e5 	bge.w	8006752 <_dtoa_r+0x632>
 8006588:	9b03      	ldr	r3, [sp, #12]
 800658a:	2b00      	cmp	r3, #0
 800658c:	f300 80e1 	bgt.w	8006752 <_dtoa_r+0x632>
 8006590:	d10c      	bne.n	80065ac <_dtoa_r+0x48c>
 8006592:	4b48      	ldr	r3, [pc, #288]	@ (80066b4 <_dtoa_r+0x594>)
 8006594:	2200      	movs	r2, #0
 8006596:	ec51 0b17 	vmov	r0, r1, d7
 800659a:	f7fa f835 	bl	8000608 <__aeabi_dmul>
 800659e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065a2:	f7fa fab7 	bl	8000b14 <__aeabi_dcmpge>
 80065a6:	2800      	cmp	r0, #0
 80065a8:	f000 8266 	beq.w	8006a78 <_dtoa_r+0x958>
 80065ac:	2400      	movs	r4, #0
 80065ae:	4625      	mov	r5, r4
 80065b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80065b2:	4656      	mov	r6, sl
 80065b4:	ea6f 0803 	mvn.w	r8, r3
 80065b8:	2700      	movs	r7, #0
 80065ba:	4621      	mov	r1, r4
 80065bc:	4648      	mov	r0, r9
 80065be:	f000 fcbf 	bl	8006f40 <_Bfree>
 80065c2:	2d00      	cmp	r5, #0
 80065c4:	f000 80bd 	beq.w	8006742 <_dtoa_r+0x622>
 80065c8:	b12f      	cbz	r7, 80065d6 <_dtoa_r+0x4b6>
 80065ca:	42af      	cmp	r7, r5
 80065cc:	d003      	beq.n	80065d6 <_dtoa_r+0x4b6>
 80065ce:	4639      	mov	r1, r7
 80065d0:	4648      	mov	r0, r9
 80065d2:	f000 fcb5 	bl	8006f40 <_Bfree>
 80065d6:	4629      	mov	r1, r5
 80065d8:	4648      	mov	r0, r9
 80065da:	f000 fcb1 	bl	8006f40 <_Bfree>
 80065de:	e0b0      	b.n	8006742 <_dtoa_r+0x622>
 80065e0:	07e2      	lsls	r2, r4, #31
 80065e2:	d505      	bpl.n	80065f0 <_dtoa_r+0x4d0>
 80065e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80065e8:	f7fa f80e 	bl	8000608 <__aeabi_dmul>
 80065ec:	3601      	adds	r6, #1
 80065ee:	2301      	movs	r3, #1
 80065f0:	1064      	asrs	r4, r4, #1
 80065f2:	3508      	adds	r5, #8
 80065f4:	e762      	b.n	80064bc <_dtoa_r+0x39c>
 80065f6:	2602      	movs	r6, #2
 80065f8:	e765      	b.n	80064c6 <_dtoa_r+0x3a6>
 80065fa:	9c03      	ldr	r4, [sp, #12]
 80065fc:	46b8      	mov	r8, r7
 80065fe:	e784      	b.n	800650a <_dtoa_r+0x3ea>
 8006600:	4b27      	ldr	r3, [pc, #156]	@ (80066a0 <_dtoa_r+0x580>)
 8006602:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006604:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006608:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800660c:	4454      	add	r4, sl
 800660e:	2900      	cmp	r1, #0
 8006610:	d054      	beq.n	80066bc <_dtoa_r+0x59c>
 8006612:	4929      	ldr	r1, [pc, #164]	@ (80066b8 <_dtoa_r+0x598>)
 8006614:	2000      	movs	r0, #0
 8006616:	f7fa f921 	bl	800085c <__aeabi_ddiv>
 800661a:	4633      	mov	r3, r6
 800661c:	462a      	mov	r2, r5
 800661e:	f7f9 fe3b 	bl	8000298 <__aeabi_dsub>
 8006622:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006626:	4656      	mov	r6, sl
 8006628:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800662c:	f7fa fa9c 	bl	8000b68 <__aeabi_d2iz>
 8006630:	4605      	mov	r5, r0
 8006632:	f7f9 ff7f 	bl	8000534 <__aeabi_i2d>
 8006636:	4602      	mov	r2, r0
 8006638:	460b      	mov	r3, r1
 800663a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800663e:	f7f9 fe2b 	bl	8000298 <__aeabi_dsub>
 8006642:	3530      	adds	r5, #48	@ 0x30
 8006644:	4602      	mov	r2, r0
 8006646:	460b      	mov	r3, r1
 8006648:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800664c:	f806 5b01 	strb.w	r5, [r6], #1
 8006650:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006654:	f7fa fa4a 	bl	8000aec <__aeabi_dcmplt>
 8006658:	2800      	cmp	r0, #0
 800665a:	d172      	bne.n	8006742 <_dtoa_r+0x622>
 800665c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006660:	4911      	ldr	r1, [pc, #68]	@ (80066a8 <_dtoa_r+0x588>)
 8006662:	2000      	movs	r0, #0
 8006664:	f7f9 fe18 	bl	8000298 <__aeabi_dsub>
 8006668:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800666c:	f7fa fa3e 	bl	8000aec <__aeabi_dcmplt>
 8006670:	2800      	cmp	r0, #0
 8006672:	f040 80b4 	bne.w	80067de <_dtoa_r+0x6be>
 8006676:	42a6      	cmp	r6, r4
 8006678:	f43f af70 	beq.w	800655c <_dtoa_r+0x43c>
 800667c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006680:	4b0a      	ldr	r3, [pc, #40]	@ (80066ac <_dtoa_r+0x58c>)
 8006682:	2200      	movs	r2, #0
 8006684:	f7f9 ffc0 	bl	8000608 <__aeabi_dmul>
 8006688:	4b08      	ldr	r3, [pc, #32]	@ (80066ac <_dtoa_r+0x58c>)
 800668a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800668e:	2200      	movs	r2, #0
 8006690:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006694:	f7f9 ffb8 	bl	8000608 <__aeabi_dmul>
 8006698:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800669c:	e7c4      	b.n	8006628 <_dtoa_r+0x508>
 800669e:	bf00      	nop
 80066a0:	08007fc8 	.word	0x08007fc8
 80066a4:	08007fa0 	.word	0x08007fa0
 80066a8:	3ff00000 	.word	0x3ff00000
 80066ac:	40240000 	.word	0x40240000
 80066b0:	401c0000 	.word	0x401c0000
 80066b4:	40140000 	.word	0x40140000
 80066b8:	3fe00000 	.word	0x3fe00000
 80066bc:	4631      	mov	r1, r6
 80066be:	4628      	mov	r0, r5
 80066c0:	f7f9 ffa2 	bl	8000608 <__aeabi_dmul>
 80066c4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80066c8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80066ca:	4656      	mov	r6, sl
 80066cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066d0:	f7fa fa4a 	bl	8000b68 <__aeabi_d2iz>
 80066d4:	4605      	mov	r5, r0
 80066d6:	f7f9 ff2d 	bl	8000534 <__aeabi_i2d>
 80066da:	4602      	mov	r2, r0
 80066dc:	460b      	mov	r3, r1
 80066de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066e2:	f7f9 fdd9 	bl	8000298 <__aeabi_dsub>
 80066e6:	3530      	adds	r5, #48	@ 0x30
 80066e8:	f806 5b01 	strb.w	r5, [r6], #1
 80066ec:	4602      	mov	r2, r0
 80066ee:	460b      	mov	r3, r1
 80066f0:	42a6      	cmp	r6, r4
 80066f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80066f6:	f04f 0200 	mov.w	r2, #0
 80066fa:	d124      	bne.n	8006746 <_dtoa_r+0x626>
 80066fc:	4baf      	ldr	r3, [pc, #700]	@ (80069bc <_dtoa_r+0x89c>)
 80066fe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006702:	f7f9 fdcb 	bl	800029c <__adddf3>
 8006706:	4602      	mov	r2, r0
 8006708:	460b      	mov	r3, r1
 800670a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800670e:	f7fa fa0b 	bl	8000b28 <__aeabi_dcmpgt>
 8006712:	2800      	cmp	r0, #0
 8006714:	d163      	bne.n	80067de <_dtoa_r+0x6be>
 8006716:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800671a:	49a8      	ldr	r1, [pc, #672]	@ (80069bc <_dtoa_r+0x89c>)
 800671c:	2000      	movs	r0, #0
 800671e:	f7f9 fdbb 	bl	8000298 <__aeabi_dsub>
 8006722:	4602      	mov	r2, r0
 8006724:	460b      	mov	r3, r1
 8006726:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800672a:	f7fa f9df 	bl	8000aec <__aeabi_dcmplt>
 800672e:	2800      	cmp	r0, #0
 8006730:	f43f af14 	beq.w	800655c <_dtoa_r+0x43c>
 8006734:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006736:	1e73      	subs	r3, r6, #1
 8006738:	9313      	str	r3, [sp, #76]	@ 0x4c
 800673a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800673e:	2b30      	cmp	r3, #48	@ 0x30
 8006740:	d0f8      	beq.n	8006734 <_dtoa_r+0x614>
 8006742:	4647      	mov	r7, r8
 8006744:	e03b      	b.n	80067be <_dtoa_r+0x69e>
 8006746:	4b9e      	ldr	r3, [pc, #632]	@ (80069c0 <_dtoa_r+0x8a0>)
 8006748:	f7f9 ff5e 	bl	8000608 <__aeabi_dmul>
 800674c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006750:	e7bc      	b.n	80066cc <_dtoa_r+0x5ac>
 8006752:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006756:	4656      	mov	r6, sl
 8006758:	e9dd 2300 	ldrd	r2, r3, [sp]
 800675c:	4620      	mov	r0, r4
 800675e:	4629      	mov	r1, r5
 8006760:	f7fa f87c 	bl	800085c <__aeabi_ddiv>
 8006764:	f7fa fa00 	bl	8000b68 <__aeabi_d2iz>
 8006768:	4680      	mov	r8, r0
 800676a:	f7f9 fee3 	bl	8000534 <__aeabi_i2d>
 800676e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006772:	f7f9 ff49 	bl	8000608 <__aeabi_dmul>
 8006776:	4602      	mov	r2, r0
 8006778:	460b      	mov	r3, r1
 800677a:	4620      	mov	r0, r4
 800677c:	4629      	mov	r1, r5
 800677e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006782:	f7f9 fd89 	bl	8000298 <__aeabi_dsub>
 8006786:	f806 4b01 	strb.w	r4, [r6], #1
 800678a:	9d03      	ldr	r5, [sp, #12]
 800678c:	eba6 040a 	sub.w	r4, r6, sl
 8006790:	42a5      	cmp	r5, r4
 8006792:	4602      	mov	r2, r0
 8006794:	460b      	mov	r3, r1
 8006796:	d133      	bne.n	8006800 <_dtoa_r+0x6e0>
 8006798:	f7f9 fd80 	bl	800029c <__adddf3>
 800679c:	e9dd 2300 	ldrd	r2, r3, [sp]
 80067a0:	4604      	mov	r4, r0
 80067a2:	460d      	mov	r5, r1
 80067a4:	f7fa f9c0 	bl	8000b28 <__aeabi_dcmpgt>
 80067a8:	b9c0      	cbnz	r0, 80067dc <_dtoa_r+0x6bc>
 80067aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80067ae:	4620      	mov	r0, r4
 80067b0:	4629      	mov	r1, r5
 80067b2:	f7fa f991 	bl	8000ad8 <__aeabi_dcmpeq>
 80067b6:	b110      	cbz	r0, 80067be <_dtoa_r+0x69e>
 80067b8:	f018 0f01 	tst.w	r8, #1
 80067bc:	d10e      	bne.n	80067dc <_dtoa_r+0x6bc>
 80067be:	9902      	ldr	r1, [sp, #8]
 80067c0:	4648      	mov	r0, r9
 80067c2:	f000 fbbd 	bl	8006f40 <_Bfree>
 80067c6:	2300      	movs	r3, #0
 80067c8:	7033      	strb	r3, [r6, #0]
 80067ca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80067cc:	3701      	adds	r7, #1
 80067ce:	601f      	str	r7, [r3, #0]
 80067d0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	f000 824b 	beq.w	8006c6e <_dtoa_r+0xb4e>
 80067d8:	601e      	str	r6, [r3, #0]
 80067da:	e248      	b.n	8006c6e <_dtoa_r+0xb4e>
 80067dc:	46b8      	mov	r8, r7
 80067de:	4633      	mov	r3, r6
 80067e0:	461e      	mov	r6, r3
 80067e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80067e6:	2a39      	cmp	r2, #57	@ 0x39
 80067e8:	d106      	bne.n	80067f8 <_dtoa_r+0x6d8>
 80067ea:	459a      	cmp	sl, r3
 80067ec:	d1f8      	bne.n	80067e0 <_dtoa_r+0x6c0>
 80067ee:	2230      	movs	r2, #48	@ 0x30
 80067f0:	f108 0801 	add.w	r8, r8, #1
 80067f4:	f88a 2000 	strb.w	r2, [sl]
 80067f8:	781a      	ldrb	r2, [r3, #0]
 80067fa:	3201      	adds	r2, #1
 80067fc:	701a      	strb	r2, [r3, #0]
 80067fe:	e7a0      	b.n	8006742 <_dtoa_r+0x622>
 8006800:	4b6f      	ldr	r3, [pc, #444]	@ (80069c0 <_dtoa_r+0x8a0>)
 8006802:	2200      	movs	r2, #0
 8006804:	f7f9 ff00 	bl	8000608 <__aeabi_dmul>
 8006808:	2200      	movs	r2, #0
 800680a:	2300      	movs	r3, #0
 800680c:	4604      	mov	r4, r0
 800680e:	460d      	mov	r5, r1
 8006810:	f7fa f962 	bl	8000ad8 <__aeabi_dcmpeq>
 8006814:	2800      	cmp	r0, #0
 8006816:	d09f      	beq.n	8006758 <_dtoa_r+0x638>
 8006818:	e7d1      	b.n	80067be <_dtoa_r+0x69e>
 800681a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800681c:	2a00      	cmp	r2, #0
 800681e:	f000 80ea 	beq.w	80069f6 <_dtoa_r+0x8d6>
 8006822:	9a07      	ldr	r2, [sp, #28]
 8006824:	2a01      	cmp	r2, #1
 8006826:	f300 80cd 	bgt.w	80069c4 <_dtoa_r+0x8a4>
 800682a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800682c:	2a00      	cmp	r2, #0
 800682e:	f000 80c1 	beq.w	80069b4 <_dtoa_r+0x894>
 8006832:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006836:	9c08      	ldr	r4, [sp, #32]
 8006838:	9e00      	ldr	r6, [sp, #0]
 800683a:	9a00      	ldr	r2, [sp, #0]
 800683c:	441a      	add	r2, r3
 800683e:	9200      	str	r2, [sp, #0]
 8006840:	9a06      	ldr	r2, [sp, #24]
 8006842:	2101      	movs	r1, #1
 8006844:	441a      	add	r2, r3
 8006846:	4648      	mov	r0, r9
 8006848:	9206      	str	r2, [sp, #24]
 800684a:	f000 fc2d 	bl	80070a8 <__i2b>
 800684e:	4605      	mov	r5, r0
 8006850:	b166      	cbz	r6, 800686c <_dtoa_r+0x74c>
 8006852:	9b06      	ldr	r3, [sp, #24]
 8006854:	2b00      	cmp	r3, #0
 8006856:	dd09      	ble.n	800686c <_dtoa_r+0x74c>
 8006858:	42b3      	cmp	r3, r6
 800685a:	9a00      	ldr	r2, [sp, #0]
 800685c:	bfa8      	it	ge
 800685e:	4633      	movge	r3, r6
 8006860:	1ad2      	subs	r2, r2, r3
 8006862:	9200      	str	r2, [sp, #0]
 8006864:	9a06      	ldr	r2, [sp, #24]
 8006866:	1af6      	subs	r6, r6, r3
 8006868:	1ad3      	subs	r3, r2, r3
 800686a:	9306      	str	r3, [sp, #24]
 800686c:	9b08      	ldr	r3, [sp, #32]
 800686e:	b30b      	cbz	r3, 80068b4 <_dtoa_r+0x794>
 8006870:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006872:	2b00      	cmp	r3, #0
 8006874:	f000 80c6 	beq.w	8006a04 <_dtoa_r+0x8e4>
 8006878:	2c00      	cmp	r4, #0
 800687a:	f000 80c0 	beq.w	80069fe <_dtoa_r+0x8de>
 800687e:	4629      	mov	r1, r5
 8006880:	4622      	mov	r2, r4
 8006882:	4648      	mov	r0, r9
 8006884:	f000 fcc8 	bl	8007218 <__pow5mult>
 8006888:	9a02      	ldr	r2, [sp, #8]
 800688a:	4601      	mov	r1, r0
 800688c:	4605      	mov	r5, r0
 800688e:	4648      	mov	r0, r9
 8006890:	f000 fc20 	bl	80070d4 <__multiply>
 8006894:	9902      	ldr	r1, [sp, #8]
 8006896:	4680      	mov	r8, r0
 8006898:	4648      	mov	r0, r9
 800689a:	f000 fb51 	bl	8006f40 <_Bfree>
 800689e:	9b08      	ldr	r3, [sp, #32]
 80068a0:	1b1b      	subs	r3, r3, r4
 80068a2:	9308      	str	r3, [sp, #32]
 80068a4:	f000 80b1 	beq.w	8006a0a <_dtoa_r+0x8ea>
 80068a8:	9a08      	ldr	r2, [sp, #32]
 80068aa:	4641      	mov	r1, r8
 80068ac:	4648      	mov	r0, r9
 80068ae:	f000 fcb3 	bl	8007218 <__pow5mult>
 80068b2:	9002      	str	r0, [sp, #8]
 80068b4:	2101      	movs	r1, #1
 80068b6:	4648      	mov	r0, r9
 80068b8:	f000 fbf6 	bl	80070a8 <__i2b>
 80068bc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80068be:	4604      	mov	r4, r0
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	f000 81d8 	beq.w	8006c76 <_dtoa_r+0xb56>
 80068c6:	461a      	mov	r2, r3
 80068c8:	4601      	mov	r1, r0
 80068ca:	4648      	mov	r0, r9
 80068cc:	f000 fca4 	bl	8007218 <__pow5mult>
 80068d0:	9b07      	ldr	r3, [sp, #28]
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	4604      	mov	r4, r0
 80068d6:	f300 809f 	bgt.w	8006a18 <_dtoa_r+0x8f8>
 80068da:	9b04      	ldr	r3, [sp, #16]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	f040 8097 	bne.w	8006a10 <_dtoa_r+0x8f0>
 80068e2:	9b05      	ldr	r3, [sp, #20]
 80068e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	f040 8093 	bne.w	8006a14 <_dtoa_r+0x8f4>
 80068ee:	9b05      	ldr	r3, [sp, #20]
 80068f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80068f4:	0d1b      	lsrs	r3, r3, #20
 80068f6:	051b      	lsls	r3, r3, #20
 80068f8:	b133      	cbz	r3, 8006908 <_dtoa_r+0x7e8>
 80068fa:	9b00      	ldr	r3, [sp, #0]
 80068fc:	3301      	adds	r3, #1
 80068fe:	9300      	str	r3, [sp, #0]
 8006900:	9b06      	ldr	r3, [sp, #24]
 8006902:	3301      	adds	r3, #1
 8006904:	9306      	str	r3, [sp, #24]
 8006906:	2301      	movs	r3, #1
 8006908:	9308      	str	r3, [sp, #32]
 800690a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800690c:	2b00      	cmp	r3, #0
 800690e:	f000 81b8 	beq.w	8006c82 <_dtoa_r+0xb62>
 8006912:	6923      	ldr	r3, [r4, #16]
 8006914:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006918:	6918      	ldr	r0, [r3, #16]
 800691a:	f000 fb79 	bl	8007010 <__hi0bits>
 800691e:	f1c0 0020 	rsb	r0, r0, #32
 8006922:	9b06      	ldr	r3, [sp, #24]
 8006924:	4418      	add	r0, r3
 8006926:	f010 001f 	ands.w	r0, r0, #31
 800692a:	f000 8082 	beq.w	8006a32 <_dtoa_r+0x912>
 800692e:	f1c0 0320 	rsb	r3, r0, #32
 8006932:	2b04      	cmp	r3, #4
 8006934:	dd73      	ble.n	8006a1e <_dtoa_r+0x8fe>
 8006936:	9b00      	ldr	r3, [sp, #0]
 8006938:	f1c0 001c 	rsb	r0, r0, #28
 800693c:	4403      	add	r3, r0
 800693e:	9300      	str	r3, [sp, #0]
 8006940:	9b06      	ldr	r3, [sp, #24]
 8006942:	4403      	add	r3, r0
 8006944:	4406      	add	r6, r0
 8006946:	9306      	str	r3, [sp, #24]
 8006948:	9b00      	ldr	r3, [sp, #0]
 800694a:	2b00      	cmp	r3, #0
 800694c:	dd05      	ble.n	800695a <_dtoa_r+0x83a>
 800694e:	9902      	ldr	r1, [sp, #8]
 8006950:	461a      	mov	r2, r3
 8006952:	4648      	mov	r0, r9
 8006954:	f000 fcba 	bl	80072cc <__lshift>
 8006958:	9002      	str	r0, [sp, #8]
 800695a:	9b06      	ldr	r3, [sp, #24]
 800695c:	2b00      	cmp	r3, #0
 800695e:	dd05      	ble.n	800696c <_dtoa_r+0x84c>
 8006960:	4621      	mov	r1, r4
 8006962:	461a      	mov	r2, r3
 8006964:	4648      	mov	r0, r9
 8006966:	f000 fcb1 	bl	80072cc <__lshift>
 800696a:	4604      	mov	r4, r0
 800696c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800696e:	2b00      	cmp	r3, #0
 8006970:	d061      	beq.n	8006a36 <_dtoa_r+0x916>
 8006972:	9802      	ldr	r0, [sp, #8]
 8006974:	4621      	mov	r1, r4
 8006976:	f000 fd15 	bl	80073a4 <__mcmp>
 800697a:	2800      	cmp	r0, #0
 800697c:	da5b      	bge.n	8006a36 <_dtoa_r+0x916>
 800697e:	2300      	movs	r3, #0
 8006980:	9902      	ldr	r1, [sp, #8]
 8006982:	220a      	movs	r2, #10
 8006984:	4648      	mov	r0, r9
 8006986:	f000 fafd 	bl	8006f84 <__multadd>
 800698a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800698c:	9002      	str	r0, [sp, #8]
 800698e:	f107 38ff 	add.w	r8, r7, #4294967295
 8006992:	2b00      	cmp	r3, #0
 8006994:	f000 8177 	beq.w	8006c86 <_dtoa_r+0xb66>
 8006998:	4629      	mov	r1, r5
 800699a:	2300      	movs	r3, #0
 800699c:	220a      	movs	r2, #10
 800699e:	4648      	mov	r0, r9
 80069a0:	f000 faf0 	bl	8006f84 <__multadd>
 80069a4:	f1bb 0f00 	cmp.w	fp, #0
 80069a8:	4605      	mov	r5, r0
 80069aa:	dc6f      	bgt.n	8006a8c <_dtoa_r+0x96c>
 80069ac:	9b07      	ldr	r3, [sp, #28]
 80069ae:	2b02      	cmp	r3, #2
 80069b0:	dc49      	bgt.n	8006a46 <_dtoa_r+0x926>
 80069b2:	e06b      	b.n	8006a8c <_dtoa_r+0x96c>
 80069b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80069b6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80069ba:	e73c      	b.n	8006836 <_dtoa_r+0x716>
 80069bc:	3fe00000 	.word	0x3fe00000
 80069c0:	40240000 	.word	0x40240000
 80069c4:	9b03      	ldr	r3, [sp, #12]
 80069c6:	1e5c      	subs	r4, r3, #1
 80069c8:	9b08      	ldr	r3, [sp, #32]
 80069ca:	42a3      	cmp	r3, r4
 80069cc:	db09      	blt.n	80069e2 <_dtoa_r+0x8c2>
 80069ce:	1b1c      	subs	r4, r3, r4
 80069d0:	9b03      	ldr	r3, [sp, #12]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	f6bf af30 	bge.w	8006838 <_dtoa_r+0x718>
 80069d8:	9b00      	ldr	r3, [sp, #0]
 80069da:	9a03      	ldr	r2, [sp, #12]
 80069dc:	1a9e      	subs	r6, r3, r2
 80069de:	2300      	movs	r3, #0
 80069e0:	e72b      	b.n	800683a <_dtoa_r+0x71a>
 80069e2:	9b08      	ldr	r3, [sp, #32]
 80069e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80069e6:	9408      	str	r4, [sp, #32]
 80069e8:	1ae3      	subs	r3, r4, r3
 80069ea:	441a      	add	r2, r3
 80069ec:	9e00      	ldr	r6, [sp, #0]
 80069ee:	9b03      	ldr	r3, [sp, #12]
 80069f0:	920d      	str	r2, [sp, #52]	@ 0x34
 80069f2:	2400      	movs	r4, #0
 80069f4:	e721      	b.n	800683a <_dtoa_r+0x71a>
 80069f6:	9c08      	ldr	r4, [sp, #32]
 80069f8:	9e00      	ldr	r6, [sp, #0]
 80069fa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80069fc:	e728      	b.n	8006850 <_dtoa_r+0x730>
 80069fe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006a02:	e751      	b.n	80068a8 <_dtoa_r+0x788>
 8006a04:	9a08      	ldr	r2, [sp, #32]
 8006a06:	9902      	ldr	r1, [sp, #8]
 8006a08:	e750      	b.n	80068ac <_dtoa_r+0x78c>
 8006a0a:	f8cd 8008 	str.w	r8, [sp, #8]
 8006a0e:	e751      	b.n	80068b4 <_dtoa_r+0x794>
 8006a10:	2300      	movs	r3, #0
 8006a12:	e779      	b.n	8006908 <_dtoa_r+0x7e8>
 8006a14:	9b04      	ldr	r3, [sp, #16]
 8006a16:	e777      	b.n	8006908 <_dtoa_r+0x7e8>
 8006a18:	2300      	movs	r3, #0
 8006a1a:	9308      	str	r3, [sp, #32]
 8006a1c:	e779      	b.n	8006912 <_dtoa_r+0x7f2>
 8006a1e:	d093      	beq.n	8006948 <_dtoa_r+0x828>
 8006a20:	9a00      	ldr	r2, [sp, #0]
 8006a22:	331c      	adds	r3, #28
 8006a24:	441a      	add	r2, r3
 8006a26:	9200      	str	r2, [sp, #0]
 8006a28:	9a06      	ldr	r2, [sp, #24]
 8006a2a:	441a      	add	r2, r3
 8006a2c:	441e      	add	r6, r3
 8006a2e:	9206      	str	r2, [sp, #24]
 8006a30:	e78a      	b.n	8006948 <_dtoa_r+0x828>
 8006a32:	4603      	mov	r3, r0
 8006a34:	e7f4      	b.n	8006a20 <_dtoa_r+0x900>
 8006a36:	9b03      	ldr	r3, [sp, #12]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	46b8      	mov	r8, r7
 8006a3c:	dc20      	bgt.n	8006a80 <_dtoa_r+0x960>
 8006a3e:	469b      	mov	fp, r3
 8006a40:	9b07      	ldr	r3, [sp, #28]
 8006a42:	2b02      	cmp	r3, #2
 8006a44:	dd1e      	ble.n	8006a84 <_dtoa_r+0x964>
 8006a46:	f1bb 0f00 	cmp.w	fp, #0
 8006a4a:	f47f adb1 	bne.w	80065b0 <_dtoa_r+0x490>
 8006a4e:	4621      	mov	r1, r4
 8006a50:	465b      	mov	r3, fp
 8006a52:	2205      	movs	r2, #5
 8006a54:	4648      	mov	r0, r9
 8006a56:	f000 fa95 	bl	8006f84 <__multadd>
 8006a5a:	4601      	mov	r1, r0
 8006a5c:	4604      	mov	r4, r0
 8006a5e:	9802      	ldr	r0, [sp, #8]
 8006a60:	f000 fca0 	bl	80073a4 <__mcmp>
 8006a64:	2800      	cmp	r0, #0
 8006a66:	f77f ada3 	ble.w	80065b0 <_dtoa_r+0x490>
 8006a6a:	4656      	mov	r6, sl
 8006a6c:	2331      	movs	r3, #49	@ 0x31
 8006a6e:	f806 3b01 	strb.w	r3, [r6], #1
 8006a72:	f108 0801 	add.w	r8, r8, #1
 8006a76:	e59f      	b.n	80065b8 <_dtoa_r+0x498>
 8006a78:	9c03      	ldr	r4, [sp, #12]
 8006a7a:	46b8      	mov	r8, r7
 8006a7c:	4625      	mov	r5, r4
 8006a7e:	e7f4      	b.n	8006a6a <_dtoa_r+0x94a>
 8006a80:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006a84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	f000 8101 	beq.w	8006c8e <_dtoa_r+0xb6e>
 8006a8c:	2e00      	cmp	r6, #0
 8006a8e:	dd05      	ble.n	8006a9c <_dtoa_r+0x97c>
 8006a90:	4629      	mov	r1, r5
 8006a92:	4632      	mov	r2, r6
 8006a94:	4648      	mov	r0, r9
 8006a96:	f000 fc19 	bl	80072cc <__lshift>
 8006a9a:	4605      	mov	r5, r0
 8006a9c:	9b08      	ldr	r3, [sp, #32]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d05c      	beq.n	8006b5c <_dtoa_r+0xa3c>
 8006aa2:	6869      	ldr	r1, [r5, #4]
 8006aa4:	4648      	mov	r0, r9
 8006aa6:	f000 fa0b 	bl	8006ec0 <_Balloc>
 8006aaa:	4606      	mov	r6, r0
 8006aac:	b928      	cbnz	r0, 8006aba <_dtoa_r+0x99a>
 8006aae:	4b82      	ldr	r3, [pc, #520]	@ (8006cb8 <_dtoa_r+0xb98>)
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006ab6:	f7ff bb4a 	b.w	800614e <_dtoa_r+0x2e>
 8006aba:	692a      	ldr	r2, [r5, #16]
 8006abc:	3202      	adds	r2, #2
 8006abe:	0092      	lsls	r2, r2, #2
 8006ac0:	f105 010c 	add.w	r1, r5, #12
 8006ac4:	300c      	adds	r0, #12
 8006ac6:	f7ff fa94 	bl	8005ff2 <memcpy>
 8006aca:	2201      	movs	r2, #1
 8006acc:	4631      	mov	r1, r6
 8006ace:	4648      	mov	r0, r9
 8006ad0:	f000 fbfc 	bl	80072cc <__lshift>
 8006ad4:	f10a 0301 	add.w	r3, sl, #1
 8006ad8:	9300      	str	r3, [sp, #0]
 8006ada:	eb0a 030b 	add.w	r3, sl, fp
 8006ade:	9308      	str	r3, [sp, #32]
 8006ae0:	9b04      	ldr	r3, [sp, #16]
 8006ae2:	f003 0301 	and.w	r3, r3, #1
 8006ae6:	462f      	mov	r7, r5
 8006ae8:	9306      	str	r3, [sp, #24]
 8006aea:	4605      	mov	r5, r0
 8006aec:	9b00      	ldr	r3, [sp, #0]
 8006aee:	9802      	ldr	r0, [sp, #8]
 8006af0:	4621      	mov	r1, r4
 8006af2:	f103 3bff 	add.w	fp, r3, #4294967295
 8006af6:	f7ff fa8a 	bl	800600e <quorem>
 8006afa:	4603      	mov	r3, r0
 8006afc:	3330      	adds	r3, #48	@ 0x30
 8006afe:	9003      	str	r0, [sp, #12]
 8006b00:	4639      	mov	r1, r7
 8006b02:	9802      	ldr	r0, [sp, #8]
 8006b04:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b06:	f000 fc4d 	bl	80073a4 <__mcmp>
 8006b0a:	462a      	mov	r2, r5
 8006b0c:	9004      	str	r0, [sp, #16]
 8006b0e:	4621      	mov	r1, r4
 8006b10:	4648      	mov	r0, r9
 8006b12:	f000 fc63 	bl	80073dc <__mdiff>
 8006b16:	68c2      	ldr	r2, [r0, #12]
 8006b18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b1a:	4606      	mov	r6, r0
 8006b1c:	bb02      	cbnz	r2, 8006b60 <_dtoa_r+0xa40>
 8006b1e:	4601      	mov	r1, r0
 8006b20:	9802      	ldr	r0, [sp, #8]
 8006b22:	f000 fc3f 	bl	80073a4 <__mcmp>
 8006b26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b28:	4602      	mov	r2, r0
 8006b2a:	4631      	mov	r1, r6
 8006b2c:	4648      	mov	r0, r9
 8006b2e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006b30:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b32:	f000 fa05 	bl	8006f40 <_Bfree>
 8006b36:	9b07      	ldr	r3, [sp, #28]
 8006b38:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006b3a:	9e00      	ldr	r6, [sp, #0]
 8006b3c:	ea42 0103 	orr.w	r1, r2, r3
 8006b40:	9b06      	ldr	r3, [sp, #24]
 8006b42:	4319      	orrs	r1, r3
 8006b44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b46:	d10d      	bne.n	8006b64 <_dtoa_r+0xa44>
 8006b48:	2b39      	cmp	r3, #57	@ 0x39
 8006b4a:	d027      	beq.n	8006b9c <_dtoa_r+0xa7c>
 8006b4c:	9a04      	ldr	r2, [sp, #16]
 8006b4e:	2a00      	cmp	r2, #0
 8006b50:	dd01      	ble.n	8006b56 <_dtoa_r+0xa36>
 8006b52:	9b03      	ldr	r3, [sp, #12]
 8006b54:	3331      	adds	r3, #49	@ 0x31
 8006b56:	f88b 3000 	strb.w	r3, [fp]
 8006b5a:	e52e      	b.n	80065ba <_dtoa_r+0x49a>
 8006b5c:	4628      	mov	r0, r5
 8006b5e:	e7b9      	b.n	8006ad4 <_dtoa_r+0x9b4>
 8006b60:	2201      	movs	r2, #1
 8006b62:	e7e2      	b.n	8006b2a <_dtoa_r+0xa0a>
 8006b64:	9904      	ldr	r1, [sp, #16]
 8006b66:	2900      	cmp	r1, #0
 8006b68:	db04      	blt.n	8006b74 <_dtoa_r+0xa54>
 8006b6a:	9807      	ldr	r0, [sp, #28]
 8006b6c:	4301      	orrs	r1, r0
 8006b6e:	9806      	ldr	r0, [sp, #24]
 8006b70:	4301      	orrs	r1, r0
 8006b72:	d120      	bne.n	8006bb6 <_dtoa_r+0xa96>
 8006b74:	2a00      	cmp	r2, #0
 8006b76:	ddee      	ble.n	8006b56 <_dtoa_r+0xa36>
 8006b78:	9902      	ldr	r1, [sp, #8]
 8006b7a:	9300      	str	r3, [sp, #0]
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	4648      	mov	r0, r9
 8006b80:	f000 fba4 	bl	80072cc <__lshift>
 8006b84:	4621      	mov	r1, r4
 8006b86:	9002      	str	r0, [sp, #8]
 8006b88:	f000 fc0c 	bl	80073a4 <__mcmp>
 8006b8c:	2800      	cmp	r0, #0
 8006b8e:	9b00      	ldr	r3, [sp, #0]
 8006b90:	dc02      	bgt.n	8006b98 <_dtoa_r+0xa78>
 8006b92:	d1e0      	bne.n	8006b56 <_dtoa_r+0xa36>
 8006b94:	07da      	lsls	r2, r3, #31
 8006b96:	d5de      	bpl.n	8006b56 <_dtoa_r+0xa36>
 8006b98:	2b39      	cmp	r3, #57	@ 0x39
 8006b9a:	d1da      	bne.n	8006b52 <_dtoa_r+0xa32>
 8006b9c:	2339      	movs	r3, #57	@ 0x39
 8006b9e:	f88b 3000 	strb.w	r3, [fp]
 8006ba2:	4633      	mov	r3, r6
 8006ba4:	461e      	mov	r6, r3
 8006ba6:	3b01      	subs	r3, #1
 8006ba8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006bac:	2a39      	cmp	r2, #57	@ 0x39
 8006bae:	d04e      	beq.n	8006c4e <_dtoa_r+0xb2e>
 8006bb0:	3201      	adds	r2, #1
 8006bb2:	701a      	strb	r2, [r3, #0]
 8006bb4:	e501      	b.n	80065ba <_dtoa_r+0x49a>
 8006bb6:	2a00      	cmp	r2, #0
 8006bb8:	dd03      	ble.n	8006bc2 <_dtoa_r+0xaa2>
 8006bba:	2b39      	cmp	r3, #57	@ 0x39
 8006bbc:	d0ee      	beq.n	8006b9c <_dtoa_r+0xa7c>
 8006bbe:	3301      	adds	r3, #1
 8006bc0:	e7c9      	b.n	8006b56 <_dtoa_r+0xa36>
 8006bc2:	9a00      	ldr	r2, [sp, #0]
 8006bc4:	9908      	ldr	r1, [sp, #32]
 8006bc6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006bca:	428a      	cmp	r2, r1
 8006bcc:	d028      	beq.n	8006c20 <_dtoa_r+0xb00>
 8006bce:	9902      	ldr	r1, [sp, #8]
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	220a      	movs	r2, #10
 8006bd4:	4648      	mov	r0, r9
 8006bd6:	f000 f9d5 	bl	8006f84 <__multadd>
 8006bda:	42af      	cmp	r7, r5
 8006bdc:	9002      	str	r0, [sp, #8]
 8006bde:	f04f 0300 	mov.w	r3, #0
 8006be2:	f04f 020a 	mov.w	r2, #10
 8006be6:	4639      	mov	r1, r7
 8006be8:	4648      	mov	r0, r9
 8006bea:	d107      	bne.n	8006bfc <_dtoa_r+0xadc>
 8006bec:	f000 f9ca 	bl	8006f84 <__multadd>
 8006bf0:	4607      	mov	r7, r0
 8006bf2:	4605      	mov	r5, r0
 8006bf4:	9b00      	ldr	r3, [sp, #0]
 8006bf6:	3301      	adds	r3, #1
 8006bf8:	9300      	str	r3, [sp, #0]
 8006bfa:	e777      	b.n	8006aec <_dtoa_r+0x9cc>
 8006bfc:	f000 f9c2 	bl	8006f84 <__multadd>
 8006c00:	4629      	mov	r1, r5
 8006c02:	4607      	mov	r7, r0
 8006c04:	2300      	movs	r3, #0
 8006c06:	220a      	movs	r2, #10
 8006c08:	4648      	mov	r0, r9
 8006c0a:	f000 f9bb 	bl	8006f84 <__multadd>
 8006c0e:	4605      	mov	r5, r0
 8006c10:	e7f0      	b.n	8006bf4 <_dtoa_r+0xad4>
 8006c12:	f1bb 0f00 	cmp.w	fp, #0
 8006c16:	bfcc      	ite	gt
 8006c18:	465e      	movgt	r6, fp
 8006c1a:	2601      	movle	r6, #1
 8006c1c:	4456      	add	r6, sl
 8006c1e:	2700      	movs	r7, #0
 8006c20:	9902      	ldr	r1, [sp, #8]
 8006c22:	9300      	str	r3, [sp, #0]
 8006c24:	2201      	movs	r2, #1
 8006c26:	4648      	mov	r0, r9
 8006c28:	f000 fb50 	bl	80072cc <__lshift>
 8006c2c:	4621      	mov	r1, r4
 8006c2e:	9002      	str	r0, [sp, #8]
 8006c30:	f000 fbb8 	bl	80073a4 <__mcmp>
 8006c34:	2800      	cmp	r0, #0
 8006c36:	dcb4      	bgt.n	8006ba2 <_dtoa_r+0xa82>
 8006c38:	d102      	bne.n	8006c40 <_dtoa_r+0xb20>
 8006c3a:	9b00      	ldr	r3, [sp, #0]
 8006c3c:	07db      	lsls	r3, r3, #31
 8006c3e:	d4b0      	bmi.n	8006ba2 <_dtoa_r+0xa82>
 8006c40:	4633      	mov	r3, r6
 8006c42:	461e      	mov	r6, r3
 8006c44:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006c48:	2a30      	cmp	r2, #48	@ 0x30
 8006c4a:	d0fa      	beq.n	8006c42 <_dtoa_r+0xb22>
 8006c4c:	e4b5      	b.n	80065ba <_dtoa_r+0x49a>
 8006c4e:	459a      	cmp	sl, r3
 8006c50:	d1a8      	bne.n	8006ba4 <_dtoa_r+0xa84>
 8006c52:	2331      	movs	r3, #49	@ 0x31
 8006c54:	f108 0801 	add.w	r8, r8, #1
 8006c58:	f88a 3000 	strb.w	r3, [sl]
 8006c5c:	e4ad      	b.n	80065ba <_dtoa_r+0x49a>
 8006c5e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006c60:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006cbc <_dtoa_r+0xb9c>
 8006c64:	b11b      	cbz	r3, 8006c6e <_dtoa_r+0xb4e>
 8006c66:	f10a 0308 	add.w	r3, sl, #8
 8006c6a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006c6c:	6013      	str	r3, [r2, #0]
 8006c6e:	4650      	mov	r0, sl
 8006c70:	b017      	add	sp, #92	@ 0x5c
 8006c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c76:	9b07      	ldr	r3, [sp, #28]
 8006c78:	2b01      	cmp	r3, #1
 8006c7a:	f77f ae2e 	ble.w	80068da <_dtoa_r+0x7ba>
 8006c7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c80:	9308      	str	r3, [sp, #32]
 8006c82:	2001      	movs	r0, #1
 8006c84:	e64d      	b.n	8006922 <_dtoa_r+0x802>
 8006c86:	f1bb 0f00 	cmp.w	fp, #0
 8006c8a:	f77f aed9 	ble.w	8006a40 <_dtoa_r+0x920>
 8006c8e:	4656      	mov	r6, sl
 8006c90:	9802      	ldr	r0, [sp, #8]
 8006c92:	4621      	mov	r1, r4
 8006c94:	f7ff f9bb 	bl	800600e <quorem>
 8006c98:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006c9c:	f806 3b01 	strb.w	r3, [r6], #1
 8006ca0:	eba6 020a 	sub.w	r2, r6, sl
 8006ca4:	4593      	cmp	fp, r2
 8006ca6:	ddb4      	ble.n	8006c12 <_dtoa_r+0xaf2>
 8006ca8:	9902      	ldr	r1, [sp, #8]
 8006caa:	2300      	movs	r3, #0
 8006cac:	220a      	movs	r2, #10
 8006cae:	4648      	mov	r0, r9
 8006cb0:	f000 f968 	bl	8006f84 <__multadd>
 8006cb4:	9002      	str	r0, [sp, #8]
 8006cb6:	e7eb      	b.n	8006c90 <_dtoa_r+0xb70>
 8006cb8:	08007ecd 	.word	0x08007ecd
 8006cbc:	08007e51 	.word	0x08007e51

08006cc0 <_free_r>:
 8006cc0:	b538      	push	{r3, r4, r5, lr}
 8006cc2:	4605      	mov	r5, r0
 8006cc4:	2900      	cmp	r1, #0
 8006cc6:	d041      	beq.n	8006d4c <_free_r+0x8c>
 8006cc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ccc:	1f0c      	subs	r4, r1, #4
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	bfb8      	it	lt
 8006cd2:	18e4      	addlt	r4, r4, r3
 8006cd4:	f000 f8e8 	bl	8006ea8 <__malloc_lock>
 8006cd8:	4a1d      	ldr	r2, [pc, #116]	@ (8006d50 <_free_r+0x90>)
 8006cda:	6813      	ldr	r3, [r2, #0]
 8006cdc:	b933      	cbnz	r3, 8006cec <_free_r+0x2c>
 8006cde:	6063      	str	r3, [r4, #4]
 8006ce0:	6014      	str	r4, [r2, #0]
 8006ce2:	4628      	mov	r0, r5
 8006ce4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ce8:	f000 b8e4 	b.w	8006eb4 <__malloc_unlock>
 8006cec:	42a3      	cmp	r3, r4
 8006cee:	d908      	bls.n	8006d02 <_free_r+0x42>
 8006cf0:	6820      	ldr	r0, [r4, #0]
 8006cf2:	1821      	adds	r1, r4, r0
 8006cf4:	428b      	cmp	r3, r1
 8006cf6:	bf01      	itttt	eq
 8006cf8:	6819      	ldreq	r1, [r3, #0]
 8006cfa:	685b      	ldreq	r3, [r3, #4]
 8006cfc:	1809      	addeq	r1, r1, r0
 8006cfe:	6021      	streq	r1, [r4, #0]
 8006d00:	e7ed      	b.n	8006cde <_free_r+0x1e>
 8006d02:	461a      	mov	r2, r3
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	b10b      	cbz	r3, 8006d0c <_free_r+0x4c>
 8006d08:	42a3      	cmp	r3, r4
 8006d0a:	d9fa      	bls.n	8006d02 <_free_r+0x42>
 8006d0c:	6811      	ldr	r1, [r2, #0]
 8006d0e:	1850      	adds	r0, r2, r1
 8006d10:	42a0      	cmp	r0, r4
 8006d12:	d10b      	bne.n	8006d2c <_free_r+0x6c>
 8006d14:	6820      	ldr	r0, [r4, #0]
 8006d16:	4401      	add	r1, r0
 8006d18:	1850      	adds	r0, r2, r1
 8006d1a:	4283      	cmp	r3, r0
 8006d1c:	6011      	str	r1, [r2, #0]
 8006d1e:	d1e0      	bne.n	8006ce2 <_free_r+0x22>
 8006d20:	6818      	ldr	r0, [r3, #0]
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	6053      	str	r3, [r2, #4]
 8006d26:	4408      	add	r0, r1
 8006d28:	6010      	str	r0, [r2, #0]
 8006d2a:	e7da      	b.n	8006ce2 <_free_r+0x22>
 8006d2c:	d902      	bls.n	8006d34 <_free_r+0x74>
 8006d2e:	230c      	movs	r3, #12
 8006d30:	602b      	str	r3, [r5, #0]
 8006d32:	e7d6      	b.n	8006ce2 <_free_r+0x22>
 8006d34:	6820      	ldr	r0, [r4, #0]
 8006d36:	1821      	adds	r1, r4, r0
 8006d38:	428b      	cmp	r3, r1
 8006d3a:	bf04      	itt	eq
 8006d3c:	6819      	ldreq	r1, [r3, #0]
 8006d3e:	685b      	ldreq	r3, [r3, #4]
 8006d40:	6063      	str	r3, [r4, #4]
 8006d42:	bf04      	itt	eq
 8006d44:	1809      	addeq	r1, r1, r0
 8006d46:	6021      	streq	r1, [r4, #0]
 8006d48:	6054      	str	r4, [r2, #4]
 8006d4a:	e7ca      	b.n	8006ce2 <_free_r+0x22>
 8006d4c:	bd38      	pop	{r3, r4, r5, pc}
 8006d4e:	bf00      	nop
 8006d50:	20004cbc 	.word	0x20004cbc

08006d54 <malloc>:
 8006d54:	4b02      	ldr	r3, [pc, #8]	@ (8006d60 <malloc+0xc>)
 8006d56:	4601      	mov	r1, r0
 8006d58:	6818      	ldr	r0, [r3, #0]
 8006d5a:	f000 b825 	b.w	8006da8 <_malloc_r>
 8006d5e:	bf00      	nop
 8006d60:	20000018 	.word	0x20000018

08006d64 <sbrk_aligned>:
 8006d64:	b570      	push	{r4, r5, r6, lr}
 8006d66:	4e0f      	ldr	r6, [pc, #60]	@ (8006da4 <sbrk_aligned+0x40>)
 8006d68:	460c      	mov	r4, r1
 8006d6a:	6831      	ldr	r1, [r6, #0]
 8006d6c:	4605      	mov	r5, r0
 8006d6e:	b911      	cbnz	r1, 8006d76 <sbrk_aligned+0x12>
 8006d70:	f000 fea2 	bl	8007ab8 <_sbrk_r>
 8006d74:	6030      	str	r0, [r6, #0]
 8006d76:	4621      	mov	r1, r4
 8006d78:	4628      	mov	r0, r5
 8006d7a:	f000 fe9d 	bl	8007ab8 <_sbrk_r>
 8006d7e:	1c43      	adds	r3, r0, #1
 8006d80:	d103      	bne.n	8006d8a <sbrk_aligned+0x26>
 8006d82:	f04f 34ff 	mov.w	r4, #4294967295
 8006d86:	4620      	mov	r0, r4
 8006d88:	bd70      	pop	{r4, r5, r6, pc}
 8006d8a:	1cc4      	adds	r4, r0, #3
 8006d8c:	f024 0403 	bic.w	r4, r4, #3
 8006d90:	42a0      	cmp	r0, r4
 8006d92:	d0f8      	beq.n	8006d86 <sbrk_aligned+0x22>
 8006d94:	1a21      	subs	r1, r4, r0
 8006d96:	4628      	mov	r0, r5
 8006d98:	f000 fe8e 	bl	8007ab8 <_sbrk_r>
 8006d9c:	3001      	adds	r0, #1
 8006d9e:	d1f2      	bne.n	8006d86 <sbrk_aligned+0x22>
 8006da0:	e7ef      	b.n	8006d82 <sbrk_aligned+0x1e>
 8006da2:	bf00      	nop
 8006da4:	20004cb8 	.word	0x20004cb8

08006da8 <_malloc_r>:
 8006da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dac:	1ccd      	adds	r5, r1, #3
 8006dae:	f025 0503 	bic.w	r5, r5, #3
 8006db2:	3508      	adds	r5, #8
 8006db4:	2d0c      	cmp	r5, #12
 8006db6:	bf38      	it	cc
 8006db8:	250c      	movcc	r5, #12
 8006dba:	2d00      	cmp	r5, #0
 8006dbc:	4606      	mov	r6, r0
 8006dbe:	db01      	blt.n	8006dc4 <_malloc_r+0x1c>
 8006dc0:	42a9      	cmp	r1, r5
 8006dc2:	d904      	bls.n	8006dce <_malloc_r+0x26>
 8006dc4:	230c      	movs	r3, #12
 8006dc6:	6033      	str	r3, [r6, #0]
 8006dc8:	2000      	movs	r0, #0
 8006dca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006dce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006ea4 <_malloc_r+0xfc>
 8006dd2:	f000 f869 	bl	8006ea8 <__malloc_lock>
 8006dd6:	f8d8 3000 	ldr.w	r3, [r8]
 8006dda:	461c      	mov	r4, r3
 8006ddc:	bb44      	cbnz	r4, 8006e30 <_malloc_r+0x88>
 8006dde:	4629      	mov	r1, r5
 8006de0:	4630      	mov	r0, r6
 8006de2:	f7ff ffbf 	bl	8006d64 <sbrk_aligned>
 8006de6:	1c43      	adds	r3, r0, #1
 8006de8:	4604      	mov	r4, r0
 8006dea:	d158      	bne.n	8006e9e <_malloc_r+0xf6>
 8006dec:	f8d8 4000 	ldr.w	r4, [r8]
 8006df0:	4627      	mov	r7, r4
 8006df2:	2f00      	cmp	r7, #0
 8006df4:	d143      	bne.n	8006e7e <_malloc_r+0xd6>
 8006df6:	2c00      	cmp	r4, #0
 8006df8:	d04b      	beq.n	8006e92 <_malloc_r+0xea>
 8006dfa:	6823      	ldr	r3, [r4, #0]
 8006dfc:	4639      	mov	r1, r7
 8006dfe:	4630      	mov	r0, r6
 8006e00:	eb04 0903 	add.w	r9, r4, r3
 8006e04:	f000 fe58 	bl	8007ab8 <_sbrk_r>
 8006e08:	4581      	cmp	r9, r0
 8006e0a:	d142      	bne.n	8006e92 <_malloc_r+0xea>
 8006e0c:	6821      	ldr	r1, [r4, #0]
 8006e0e:	1a6d      	subs	r5, r5, r1
 8006e10:	4629      	mov	r1, r5
 8006e12:	4630      	mov	r0, r6
 8006e14:	f7ff ffa6 	bl	8006d64 <sbrk_aligned>
 8006e18:	3001      	adds	r0, #1
 8006e1a:	d03a      	beq.n	8006e92 <_malloc_r+0xea>
 8006e1c:	6823      	ldr	r3, [r4, #0]
 8006e1e:	442b      	add	r3, r5
 8006e20:	6023      	str	r3, [r4, #0]
 8006e22:	f8d8 3000 	ldr.w	r3, [r8]
 8006e26:	685a      	ldr	r2, [r3, #4]
 8006e28:	bb62      	cbnz	r2, 8006e84 <_malloc_r+0xdc>
 8006e2a:	f8c8 7000 	str.w	r7, [r8]
 8006e2e:	e00f      	b.n	8006e50 <_malloc_r+0xa8>
 8006e30:	6822      	ldr	r2, [r4, #0]
 8006e32:	1b52      	subs	r2, r2, r5
 8006e34:	d420      	bmi.n	8006e78 <_malloc_r+0xd0>
 8006e36:	2a0b      	cmp	r2, #11
 8006e38:	d917      	bls.n	8006e6a <_malloc_r+0xc2>
 8006e3a:	1961      	adds	r1, r4, r5
 8006e3c:	42a3      	cmp	r3, r4
 8006e3e:	6025      	str	r5, [r4, #0]
 8006e40:	bf18      	it	ne
 8006e42:	6059      	strne	r1, [r3, #4]
 8006e44:	6863      	ldr	r3, [r4, #4]
 8006e46:	bf08      	it	eq
 8006e48:	f8c8 1000 	streq.w	r1, [r8]
 8006e4c:	5162      	str	r2, [r4, r5]
 8006e4e:	604b      	str	r3, [r1, #4]
 8006e50:	4630      	mov	r0, r6
 8006e52:	f000 f82f 	bl	8006eb4 <__malloc_unlock>
 8006e56:	f104 000b 	add.w	r0, r4, #11
 8006e5a:	1d23      	adds	r3, r4, #4
 8006e5c:	f020 0007 	bic.w	r0, r0, #7
 8006e60:	1ac2      	subs	r2, r0, r3
 8006e62:	bf1c      	itt	ne
 8006e64:	1a1b      	subne	r3, r3, r0
 8006e66:	50a3      	strne	r3, [r4, r2]
 8006e68:	e7af      	b.n	8006dca <_malloc_r+0x22>
 8006e6a:	6862      	ldr	r2, [r4, #4]
 8006e6c:	42a3      	cmp	r3, r4
 8006e6e:	bf0c      	ite	eq
 8006e70:	f8c8 2000 	streq.w	r2, [r8]
 8006e74:	605a      	strne	r2, [r3, #4]
 8006e76:	e7eb      	b.n	8006e50 <_malloc_r+0xa8>
 8006e78:	4623      	mov	r3, r4
 8006e7a:	6864      	ldr	r4, [r4, #4]
 8006e7c:	e7ae      	b.n	8006ddc <_malloc_r+0x34>
 8006e7e:	463c      	mov	r4, r7
 8006e80:	687f      	ldr	r7, [r7, #4]
 8006e82:	e7b6      	b.n	8006df2 <_malloc_r+0x4a>
 8006e84:	461a      	mov	r2, r3
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	42a3      	cmp	r3, r4
 8006e8a:	d1fb      	bne.n	8006e84 <_malloc_r+0xdc>
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	6053      	str	r3, [r2, #4]
 8006e90:	e7de      	b.n	8006e50 <_malloc_r+0xa8>
 8006e92:	230c      	movs	r3, #12
 8006e94:	6033      	str	r3, [r6, #0]
 8006e96:	4630      	mov	r0, r6
 8006e98:	f000 f80c 	bl	8006eb4 <__malloc_unlock>
 8006e9c:	e794      	b.n	8006dc8 <_malloc_r+0x20>
 8006e9e:	6005      	str	r5, [r0, #0]
 8006ea0:	e7d6      	b.n	8006e50 <_malloc_r+0xa8>
 8006ea2:	bf00      	nop
 8006ea4:	20004cbc 	.word	0x20004cbc

08006ea8 <__malloc_lock>:
 8006ea8:	4801      	ldr	r0, [pc, #4]	@ (8006eb0 <__malloc_lock+0x8>)
 8006eaa:	f7ff b8a0 	b.w	8005fee <__retarget_lock_acquire_recursive>
 8006eae:	bf00      	nop
 8006eb0:	20004cb4 	.word	0x20004cb4

08006eb4 <__malloc_unlock>:
 8006eb4:	4801      	ldr	r0, [pc, #4]	@ (8006ebc <__malloc_unlock+0x8>)
 8006eb6:	f7ff b89b 	b.w	8005ff0 <__retarget_lock_release_recursive>
 8006eba:	bf00      	nop
 8006ebc:	20004cb4 	.word	0x20004cb4

08006ec0 <_Balloc>:
 8006ec0:	b570      	push	{r4, r5, r6, lr}
 8006ec2:	69c6      	ldr	r6, [r0, #28]
 8006ec4:	4604      	mov	r4, r0
 8006ec6:	460d      	mov	r5, r1
 8006ec8:	b976      	cbnz	r6, 8006ee8 <_Balloc+0x28>
 8006eca:	2010      	movs	r0, #16
 8006ecc:	f7ff ff42 	bl	8006d54 <malloc>
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	61e0      	str	r0, [r4, #28]
 8006ed4:	b920      	cbnz	r0, 8006ee0 <_Balloc+0x20>
 8006ed6:	4b18      	ldr	r3, [pc, #96]	@ (8006f38 <_Balloc+0x78>)
 8006ed8:	4818      	ldr	r0, [pc, #96]	@ (8006f3c <_Balloc+0x7c>)
 8006eda:	216b      	movs	r1, #107	@ 0x6b
 8006edc:	f000 fdfc 	bl	8007ad8 <__assert_func>
 8006ee0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ee4:	6006      	str	r6, [r0, #0]
 8006ee6:	60c6      	str	r6, [r0, #12]
 8006ee8:	69e6      	ldr	r6, [r4, #28]
 8006eea:	68f3      	ldr	r3, [r6, #12]
 8006eec:	b183      	cbz	r3, 8006f10 <_Balloc+0x50>
 8006eee:	69e3      	ldr	r3, [r4, #28]
 8006ef0:	68db      	ldr	r3, [r3, #12]
 8006ef2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006ef6:	b9b8      	cbnz	r0, 8006f28 <_Balloc+0x68>
 8006ef8:	2101      	movs	r1, #1
 8006efa:	fa01 f605 	lsl.w	r6, r1, r5
 8006efe:	1d72      	adds	r2, r6, #5
 8006f00:	0092      	lsls	r2, r2, #2
 8006f02:	4620      	mov	r0, r4
 8006f04:	f000 fe06 	bl	8007b14 <_calloc_r>
 8006f08:	b160      	cbz	r0, 8006f24 <_Balloc+0x64>
 8006f0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006f0e:	e00e      	b.n	8006f2e <_Balloc+0x6e>
 8006f10:	2221      	movs	r2, #33	@ 0x21
 8006f12:	2104      	movs	r1, #4
 8006f14:	4620      	mov	r0, r4
 8006f16:	f000 fdfd 	bl	8007b14 <_calloc_r>
 8006f1a:	69e3      	ldr	r3, [r4, #28]
 8006f1c:	60f0      	str	r0, [r6, #12]
 8006f1e:	68db      	ldr	r3, [r3, #12]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d1e4      	bne.n	8006eee <_Balloc+0x2e>
 8006f24:	2000      	movs	r0, #0
 8006f26:	bd70      	pop	{r4, r5, r6, pc}
 8006f28:	6802      	ldr	r2, [r0, #0]
 8006f2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006f2e:	2300      	movs	r3, #0
 8006f30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006f34:	e7f7      	b.n	8006f26 <_Balloc+0x66>
 8006f36:	bf00      	nop
 8006f38:	08007e5e 	.word	0x08007e5e
 8006f3c:	08007ede 	.word	0x08007ede

08006f40 <_Bfree>:
 8006f40:	b570      	push	{r4, r5, r6, lr}
 8006f42:	69c6      	ldr	r6, [r0, #28]
 8006f44:	4605      	mov	r5, r0
 8006f46:	460c      	mov	r4, r1
 8006f48:	b976      	cbnz	r6, 8006f68 <_Bfree+0x28>
 8006f4a:	2010      	movs	r0, #16
 8006f4c:	f7ff ff02 	bl	8006d54 <malloc>
 8006f50:	4602      	mov	r2, r0
 8006f52:	61e8      	str	r0, [r5, #28]
 8006f54:	b920      	cbnz	r0, 8006f60 <_Bfree+0x20>
 8006f56:	4b09      	ldr	r3, [pc, #36]	@ (8006f7c <_Bfree+0x3c>)
 8006f58:	4809      	ldr	r0, [pc, #36]	@ (8006f80 <_Bfree+0x40>)
 8006f5a:	218f      	movs	r1, #143	@ 0x8f
 8006f5c:	f000 fdbc 	bl	8007ad8 <__assert_func>
 8006f60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006f64:	6006      	str	r6, [r0, #0]
 8006f66:	60c6      	str	r6, [r0, #12]
 8006f68:	b13c      	cbz	r4, 8006f7a <_Bfree+0x3a>
 8006f6a:	69eb      	ldr	r3, [r5, #28]
 8006f6c:	6862      	ldr	r2, [r4, #4]
 8006f6e:	68db      	ldr	r3, [r3, #12]
 8006f70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006f74:	6021      	str	r1, [r4, #0]
 8006f76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006f7a:	bd70      	pop	{r4, r5, r6, pc}
 8006f7c:	08007e5e 	.word	0x08007e5e
 8006f80:	08007ede 	.word	0x08007ede

08006f84 <__multadd>:
 8006f84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f88:	690d      	ldr	r5, [r1, #16]
 8006f8a:	4607      	mov	r7, r0
 8006f8c:	460c      	mov	r4, r1
 8006f8e:	461e      	mov	r6, r3
 8006f90:	f101 0c14 	add.w	ip, r1, #20
 8006f94:	2000      	movs	r0, #0
 8006f96:	f8dc 3000 	ldr.w	r3, [ip]
 8006f9a:	b299      	uxth	r1, r3
 8006f9c:	fb02 6101 	mla	r1, r2, r1, r6
 8006fa0:	0c1e      	lsrs	r6, r3, #16
 8006fa2:	0c0b      	lsrs	r3, r1, #16
 8006fa4:	fb02 3306 	mla	r3, r2, r6, r3
 8006fa8:	b289      	uxth	r1, r1
 8006faa:	3001      	adds	r0, #1
 8006fac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006fb0:	4285      	cmp	r5, r0
 8006fb2:	f84c 1b04 	str.w	r1, [ip], #4
 8006fb6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006fba:	dcec      	bgt.n	8006f96 <__multadd+0x12>
 8006fbc:	b30e      	cbz	r6, 8007002 <__multadd+0x7e>
 8006fbe:	68a3      	ldr	r3, [r4, #8]
 8006fc0:	42ab      	cmp	r3, r5
 8006fc2:	dc19      	bgt.n	8006ff8 <__multadd+0x74>
 8006fc4:	6861      	ldr	r1, [r4, #4]
 8006fc6:	4638      	mov	r0, r7
 8006fc8:	3101      	adds	r1, #1
 8006fca:	f7ff ff79 	bl	8006ec0 <_Balloc>
 8006fce:	4680      	mov	r8, r0
 8006fd0:	b928      	cbnz	r0, 8006fde <__multadd+0x5a>
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8007008 <__multadd+0x84>)
 8006fd6:	480d      	ldr	r0, [pc, #52]	@ (800700c <__multadd+0x88>)
 8006fd8:	21ba      	movs	r1, #186	@ 0xba
 8006fda:	f000 fd7d 	bl	8007ad8 <__assert_func>
 8006fde:	6922      	ldr	r2, [r4, #16]
 8006fe0:	3202      	adds	r2, #2
 8006fe2:	f104 010c 	add.w	r1, r4, #12
 8006fe6:	0092      	lsls	r2, r2, #2
 8006fe8:	300c      	adds	r0, #12
 8006fea:	f7ff f802 	bl	8005ff2 <memcpy>
 8006fee:	4621      	mov	r1, r4
 8006ff0:	4638      	mov	r0, r7
 8006ff2:	f7ff ffa5 	bl	8006f40 <_Bfree>
 8006ff6:	4644      	mov	r4, r8
 8006ff8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ffc:	3501      	adds	r5, #1
 8006ffe:	615e      	str	r6, [r3, #20]
 8007000:	6125      	str	r5, [r4, #16]
 8007002:	4620      	mov	r0, r4
 8007004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007008:	08007ecd 	.word	0x08007ecd
 800700c:	08007ede 	.word	0x08007ede

08007010 <__hi0bits>:
 8007010:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007014:	4603      	mov	r3, r0
 8007016:	bf36      	itet	cc
 8007018:	0403      	lslcc	r3, r0, #16
 800701a:	2000      	movcs	r0, #0
 800701c:	2010      	movcc	r0, #16
 800701e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007022:	bf3c      	itt	cc
 8007024:	021b      	lslcc	r3, r3, #8
 8007026:	3008      	addcc	r0, #8
 8007028:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800702c:	bf3c      	itt	cc
 800702e:	011b      	lslcc	r3, r3, #4
 8007030:	3004      	addcc	r0, #4
 8007032:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007036:	bf3c      	itt	cc
 8007038:	009b      	lslcc	r3, r3, #2
 800703a:	3002      	addcc	r0, #2
 800703c:	2b00      	cmp	r3, #0
 800703e:	db05      	blt.n	800704c <__hi0bits+0x3c>
 8007040:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007044:	f100 0001 	add.w	r0, r0, #1
 8007048:	bf08      	it	eq
 800704a:	2020      	moveq	r0, #32
 800704c:	4770      	bx	lr

0800704e <__lo0bits>:
 800704e:	6803      	ldr	r3, [r0, #0]
 8007050:	4602      	mov	r2, r0
 8007052:	f013 0007 	ands.w	r0, r3, #7
 8007056:	d00b      	beq.n	8007070 <__lo0bits+0x22>
 8007058:	07d9      	lsls	r1, r3, #31
 800705a:	d421      	bmi.n	80070a0 <__lo0bits+0x52>
 800705c:	0798      	lsls	r0, r3, #30
 800705e:	bf49      	itett	mi
 8007060:	085b      	lsrmi	r3, r3, #1
 8007062:	089b      	lsrpl	r3, r3, #2
 8007064:	2001      	movmi	r0, #1
 8007066:	6013      	strmi	r3, [r2, #0]
 8007068:	bf5c      	itt	pl
 800706a:	6013      	strpl	r3, [r2, #0]
 800706c:	2002      	movpl	r0, #2
 800706e:	4770      	bx	lr
 8007070:	b299      	uxth	r1, r3
 8007072:	b909      	cbnz	r1, 8007078 <__lo0bits+0x2a>
 8007074:	0c1b      	lsrs	r3, r3, #16
 8007076:	2010      	movs	r0, #16
 8007078:	b2d9      	uxtb	r1, r3
 800707a:	b909      	cbnz	r1, 8007080 <__lo0bits+0x32>
 800707c:	3008      	adds	r0, #8
 800707e:	0a1b      	lsrs	r3, r3, #8
 8007080:	0719      	lsls	r1, r3, #28
 8007082:	bf04      	itt	eq
 8007084:	091b      	lsreq	r3, r3, #4
 8007086:	3004      	addeq	r0, #4
 8007088:	0799      	lsls	r1, r3, #30
 800708a:	bf04      	itt	eq
 800708c:	089b      	lsreq	r3, r3, #2
 800708e:	3002      	addeq	r0, #2
 8007090:	07d9      	lsls	r1, r3, #31
 8007092:	d403      	bmi.n	800709c <__lo0bits+0x4e>
 8007094:	085b      	lsrs	r3, r3, #1
 8007096:	f100 0001 	add.w	r0, r0, #1
 800709a:	d003      	beq.n	80070a4 <__lo0bits+0x56>
 800709c:	6013      	str	r3, [r2, #0]
 800709e:	4770      	bx	lr
 80070a0:	2000      	movs	r0, #0
 80070a2:	4770      	bx	lr
 80070a4:	2020      	movs	r0, #32
 80070a6:	4770      	bx	lr

080070a8 <__i2b>:
 80070a8:	b510      	push	{r4, lr}
 80070aa:	460c      	mov	r4, r1
 80070ac:	2101      	movs	r1, #1
 80070ae:	f7ff ff07 	bl	8006ec0 <_Balloc>
 80070b2:	4602      	mov	r2, r0
 80070b4:	b928      	cbnz	r0, 80070c2 <__i2b+0x1a>
 80070b6:	4b05      	ldr	r3, [pc, #20]	@ (80070cc <__i2b+0x24>)
 80070b8:	4805      	ldr	r0, [pc, #20]	@ (80070d0 <__i2b+0x28>)
 80070ba:	f240 1145 	movw	r1, #325	@ 0x145
 80070be:	f000 fd0b 	bl	8007ad8 <__assert_func>
 80070c2:	2301      	movs	r3, #1
 80070c4:	6144      	str	r4, [r0, #20]
 80070c6:	6103      	str	r3, [r0, #16]
 80070c8:	bd10      	pop	{r4, pc}
 80070ca:	bf00      	nop
 80070cc:	08007ecd 	.word	0x08007ecd
 80070d0:	08007ede 	.word	0x08007ede

080070d4 <__multiply>:
 80070d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070d8:	4617      	mov	r7, r2
 80070da:	690a      	ldr	r2, [r1, #16]
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	429a      	cmp	r2, r3
 80070e0:	bfa8      	it	ge
 80070e2:	463b      	movge	r3, r7
 80070e4:	4689      	mov	r9, r1
 80070e6:	bfa4      	itt	ge
 80070e8:	460f      	movge	r7, r1
 80070ea:	4699      	movge	r9, r3
 80070ec:	693d      	ldr	r5, [r7, #16]
 80070ee:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	6879      	ldr	r1, [r7, #4]
 80070f6:	eb05 060a 	add.w	r6, r5, sl
 80070fa:	42b3      	cmp	r3, r6
 80070fc:	b085      	sub	sp, #20
 80070fe:	bfb8      	it	lt
 8007100:	3101      	addlt	r1, #1
 8007102:	f7ff fedd 	bl	8006ec0 <_Balloc>
 8007106:	b930      	cbnz	r0, 8007116 <__multiply+0x42>
 8007108:	4602      	mov	r2, r0
 800710a:	4b41      	ldr	r3, [pc, #260]	@ (8007210 <__multiply+0x13c>)
 800710c:	4841      	ldr	r0, [pc, #260]	@ (8007214 <__multiply+0x140>)
 800710e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007112:	f000 fce1 	bl	8007ad8 <__assert_func>
 8007116:	f100 0414 	add.w	r4, r0, #20
 800711a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800711e:	4623      	mov	r3, r4
 8007120:	2200      	movs	r2, #0
 8007122:	4573      	cmp	r3, lr
 8007124:	d320      	bcc.n	8007168 <__multiply+0x94>
 8007126:	f107 0814 	add.w	r8, r7, #20
 800712a:	f109 0114 	add.w	r1, r9, #20
 800712e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007132:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007136:	9302      	str	r3, [sp, #8]
 8007138:	1beb      	subs	r3, r5, r7
 800713a:	3b15      	subs	r3, #21
 800713c:	f023 0303 	bic.w	r3, r3, #3
 8007140:	3304      	adds	r3, #4
 8007142:	3715      	adds	r7, #21
 8007144:	42bd      	cmp	r5, r7
 8007146:	bf38      	it	cc
 8007148:	2304      	movcc	r3, #4
 800714a:	9301      	str	r3, [sp, #4]
 800714c:	9b02      	ldr	r3, [sp, #8]
 800714e:	9103      	str	r1, [sp, #12]
 8007150:	428b      	cmp	r3, r1
 8007152:	d80c      	bhi.n	800716e <__multiply+0x9a>
 8007154:	2e00      	cmp	r6, #0
 8007156:	dd03      	ble.n	8007160 <__multiply+0x8c>
 8007158:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800715c:	2b00      	cmp	r3, #0
 800715e:	d055      	beq.n	800720c <__multiply+0x138>
 8007160:	6106      	str	r6, [r0, #16]
 8007162:	b005      	add	sp, #20
 8007164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007168:	f843 2b04 	str.w	r2, [r3], #4
 800716c:	e7d9      	b.n	8007122 <__multiply+0x4e>
 800716e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007172:	f1ba 0f00 	cmp.w	sl, #0
 8007176:	d01f      	beq.n	80071b8 <__multiply+0xe4>
 8007178:	46c4      	mov	ip, r8
 800717a:	46a1      	mov	r9, r4
 800717c:	2700      	movs	r7, #0
 800717e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007182:	f8d9 3000 	ldr.w	r3, [r9]
 8007186:	fa1f fb82 	uxth.w	fp, r2
 800718a:	b29b      	uxth	r3, r3
 800718c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007190:	443b      	add	r3, r7
 8007192:	f8d9 7000 	ldr.w	r7, [r9]
 8007196:	0c12      	lsrs	r2, r2, #16
 8007198:	0c3f      	lsrs	r7, r7, #16
 800719a:	fb0a 7202 	mla	r2, sl, r2, r7
 800719e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80071a2:	b29b      	uxth	r3, r3
 80071a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071a8:	4565      	cmp	r5, ip
 80071aa:	f849 3b04 	str.w	r3, [r9], #4
 80071ae:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80071b2:	d8e4      	bhi.n	800717e <__multiply+0xaa>
 80071b4:	9b01      	ldr	r3, [sp, #4]
 80071b6:	50e7      	str	r7, [r4, r3]
 80071b8:	9b03      	ldr	r3, [sp, #12]
 80071ba:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80071be:	3104      	adds	r1, #4
 80071c0:	f1b9 0f00 	cmp.w	r9, #0
 80071c4:	d020      	beq.n	8007208 <__multiply+0x134>
 80071c6:	6823      	ldr	r3, [r4, #0]
 80071c8:	4647      	mov	r7, r8
 80071ca:	46a4      	mov	ip, r4
 80071cc:	f04f 0a00 	mov.w	sl, #0
 80071d0:	f8b7 b000 	ldrh.w	fp, [r7]
 80071d4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80071d8:	fb09 220b 	mla	r2, r9, fp, r2
 80071dc:	4452      	add	r2, sl
 80071de:	b29b      	uxth	r3, r3
 80071e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071e4:	f84c 3b04 	str.w	r3, [ip], #4
 80071e8:	f857 3b04 	ldr.w	r3, [r7], #4
 80071ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80071f0:	f8bc 3000 	ldrh.w	r3, [ip]
 80071f4:	fb09 330a 	mla	r3, r9, sl, r3
 80071f8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80071fc:	42bd      	cmp	r5, r7
 80071fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007202:	d8e5      	bhi.n	80071d0 <__multiply+0xfc>
 8007204:	9a01      	ldr	r2, [sp, #4]
 8007206:	50a3      	str	r3, [r4, r2]
 8007208:	3404      	adds	r4, #4
 800720a:	e79f      	b.n	800714c <__multiply+0x78>
 800720c:	3e01      	subs	r6, #1
 800720e:	e7a1      	b.n	8007154 <__multiply+0x80>
 8007210:	08007ecd 	.word	0x08007ecd
 8007214:	08007ede 	.word	0x08007ede

08007218 <__pow5mult>:
 8007218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800721c:	4615      	mov	r5, r2
 800721e:	f012 0203 	ands.w	r2, r2, #3
 8007222:	4607      	mov	r7, r0
 8007224:	460e      	mov	r6, r1
 8007226:	d007      	beq.n	8007238 <__pow5mult+0x20>
 8007228:	4c25      	ldr	r4, [pc, #148]	@ (80072c0 <__pow5mult+0xa8>)
 800722a:	3a01      	subs	r2, #1
 800722c:	2300      	movs	r3, #0
 800722e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007232:	f7ff fea7 	bl	8006f84 <__multadd>
 8007236:	4606      	mov	r6, r0
 8007238:	10ad      	asrs	r5, r5, #2
 800723a:	d03d      	beq.n	80072b8 <__pow5mult+0xa0>
 800723c:	69fc      	ldr	r4, [r7, #28]
 800723e:	b97c      	cbnz	r4, 8007260 <__pow5mult+0x48>
 8007240:	2010      	movs	r0, #16
 8007242:	f7ff fd87 	bl	8006d54 <malloc>
 8007246:	4602      	mov	r2, r0
 8007248:	61f8      	str	r0, [r7, #28]
 800724a:	b928      	cbnz	r0, 8007258 <__pow5mult+0x40>
 800724c:	4b1d      	ldr	r3, [pc, #116]	@ (80072c4 <__pow5mult+0xac>)
 800724e:	481e      	ldr	r0, [pc, #120]	@ (80072c8 <__pow5mult+0xb0>)
 8007250:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007254:	f000 fc40 	bl	8007ad8 <__assert_func>
 8007258:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800725c:	6004      	str	r4, [r0, #0]
 800725e:	60c4      	str	r4, [r0, #12]
 8007260:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007264:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007268:	b94c      	cbnz	r4, 800727e <__pow5mult+0x66>
 800726a:	f240 2171 	movw	r1, #625	@ 0x271
 800726e:	4638      	mov	r0, r7
 8007270:	f7ff ff1a 	bl	80070a8 <__i2b>
 8007274:	2300      	movs	r3, #0
 8007276:	f8c8 0008 	str.w	r0, [r8, #8]
 800727a:	4604      	mov	r4, r0
 800727c:	6003      	str	r3, [r0, #0]
 800727e:	f04f 0900 	mov.w	r9, #0
 8007282:	07eb      	lsls	r3, r5, #31
 8007284:	d50a      	bpl.n	800729c <__pow5mult+0x84>
 8007286:	4631      	mov	r1, r6
 8007288:	4622      	mov	r2, r4
 800728a:	4638      	mov	r0, r7
 800728c:	f7ff ff22 	bl	80070d4 <__multiply>
 8007290:	4631      	mov	r1, r6
 8007292:	4680      	mov	r8, r0
 8007294:	4638      	mov	r0, r7
 8007296:	f7ff fe53 	bl	8006f40 <_Bfree>
 800729a:	4646      	mov	r6, r8
 800729c:	106d      	asrs	r5, r5, #1
 800729e:	d00b      	beq.n	80072b8 <__pow5mult+0xa0>
 80072a0:	6820      	ldr	r0, [r4, #0]
 80072a2:	b938      	cbnz	r0, 80072b4 <__pow5mult+0x9c>
 80072a4:	4622      	mov	r2, r4
 80072a6:	4621      	mov	r1, r4
 80072a8:	4638      	mov	r0, r7
 80072aa:	f7ff ff13 	bl	80070d4 <__multiply>
 80072ae:	6020      	str	r0, [r4, #0]
 80072b0:	f8c0 9000 	str.w	r9, [r0]
 80072b4:	4604      	mov	r4, r0
 80072b6:	e7e4      	b.n	8007282 <__pow5mult+0x6a>
 80072b8:	4630      	mov	r0, r6
 80072ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072be:	bf00      	nop
 80072c0:	08007f90 	.word	0x08007f90
 80072c4:	08007e5e 	.word	0x08007e5e
 80072c8:	08007ede 	.word	0x08007ede

080072cc <__lshift>:
 80072cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072d0:	460c      	mov	r4, r1
 80072d2:	6849      	ldr	r1, [r1, #4]
 80072d4:	6923      	ldr	r3, [r4, #16]
 80072d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80072da:	68a3      	ldr	r3, [r4, #8]
 80072dc:	4607      	mov	r7, r0
 80072de:	4691      	mov	r9, r2
 80072e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80072e4:	f108 0601 	add.w	r6, r8, #1
 80072e8:	42b3      	cmp	r3, r6
 80072ea:	db0b      	blt.n	8007304 <__lshift+0x38>
 80072ec:	4638      	mov	r0, r7
 80072ee:	f7ff fde7 	bl	8006ec0 <_Balloc>
 80072f2:	4605      	mov	r5, r0
 80072f4:	b948      	cbnz	r0, 800730a <__lshift+0x3e>
 80072f6:	4602      	mov	r2, r0
 80072f8:	4b28      	ldr	r3, [pc, #160]	@ (800739c <__lshift+0xd0>)
 80072fa:	4829      	ldr	r0, [pc, #164]	@ (80073a0 <__lshift+0xd4>)
 80072fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007300:	f000 fbea 	bl	8007ad8 <__assert_func>
 8007304:	3101      	adds	r1, #1
 8007306:	005b      	lsls	r3, r3, #1
 8007308:	e7ee      	b.n	80072e8 <__lshift+0x1c>
 800730a:	2300      	movs	r3, #0
 800730c:	f100 0114 	add.w	r1, r0, #20
 8007310:	f100 0210 	add.w	r2, r0, #16
 8007314:	4618      	mov	r0, r3
 8007316:	4553      	cmp	r3, sl
 8007318:	db33      	blt.n	8007382 <__lshift+0xb6>
 800731a:	6920      	ldr	r0, [r4, #16]
 800731c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007320:	f104 0314 	add.w	r3, r4, #20
 8007324:	f019 091f 	ands.w	r9, r9, #31
 8007328:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800732c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007330:	d02b      	beq.n	800738a <__lshift+0xbe>
 8007332:	f1c9 0e20 	rsb	lr, r9, #32
 8007336:	468a      	mov	sl, r1
 8007338:	2200      	movs	r2, #0
 800733a:	6818      	ldr	r0, [r3, #0]
 800733c:	fa00 f009 	lsl.w	r0, r0, r9
 8007340:	4310      	orrs	r0, r2
 8007342:	f84a 0b04 	str.w	r0, [sl], #4
 8007346:	f853 2b04 	ldr.w	r2, [r3], #4
 800734a:	459c      	cmp	ip, r3
 800734c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007350:	d8f3      	bhi.n	800733a <__lshift+0x6e>
 8007352:	ebac 0304 	sub.w	r3, ip, r4
 8007356:	3b15      	subs	r3, #21
 8007358:	f023 0303 	bic.w	r3, r3, #3
 800735c:	3304      	adds	r3, #4
 800735e:	f104 0015 	add.w	r0, r4, #21
 8007362:	4560      	cmp	r0, ip
 8007364:	bf88      	it	hi
 8007366:	2304      	movhi	r3, #4
 8007368:	50ca      	str	r2, [r1, r3]
 800736a:	b10a      	cbz	r2, 8007370 <__lshift+0xa4>
 800736c:	f108 0602 	add.w	r6, r8, #2
 8007370:	3e01      	subs	r6, #1
 8007372:	4638      	mov	r0, r7
 8007374:	612e      	str	r6, [r5, #16]
 8007376:	4621      	mov	r1, r4
 8007378:	f7ff fde2 	bl	8006f40 <_Bfree>
 800737c:	4628      	mov	r0, r5
 800737e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007382:	f842 0f04 	str.w	r0, [r2, #4]!
 8007386:	3301      	adds	r3, #1
 8007388:	e7c5      	b.n	8007316 <__lshift+0x4a>
 800738a:	3904      	subs	r1, #4
 800738c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007390:	f841 2f04 	str.w	r2, [r1, #4]!
 8007394:	459c      	cmp	ip, r3
 8007396:	d8f9      	bhi.n	800738c <__lshift+0xc0>
 8007398:	e7ea      	b.n	8007370 <__lshift+0xa4>
 800739a:	bf00      	nop
 800739c:	08007ecd 	.word	0x08007ecd
 80073a0:	08007ede 	.word	0x08007ede

080073a4 <__mcmp>:
 80073a4:	690a      	ldr	r2, [r1, #16]
 80073a6:	4603      	mov	r3, r0
 80073a8:	6900      	ldr	r0, [r0, #16]
 80073aa:	1a80      	subs	r0, r0, r2
 80073ac:	b530      	push	{r4, r5, lr}
 80073ae:	d10e      	bne.n	80073ce <__mcmp+0x2a>
 80073b0:	3314      	adds	r3, #20
 80073b2:	3114      	adds	r1, #20
 80073b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80073b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80073bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80073c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80073c4:	4295      	cmp	r5, r2
 80073c6:	d003      	beq.n	80073d0 <__mcmp+0x2c>
 80073c8:	d205      	bcs.n	80073d6 <__mcmp+0x32>
 80073ca:	f04f 30ff 	mov.w	r0, #4294967295
 80073ce:	bd30      	pop	{r4, r5, pc}
 80073d0:	42a3      	cmp	r3, r4
 80073d2:	d3f3      	bcc.n	80073bc <__mcmp+0x18>
 80073d4:	e7fb      	b.n	80073ce <__mcmp+0x2a>
 80073d6:	2001      	movs	r0, #1
 80073d8:	e7f9      	b.n	80073ce <__mcmp+0x2a>
	...

080073dc <__mdiff>:
 80073dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073e0:	4689      	mov	r9, r1
 80073e2:	4606      	mov	r6, r0
 80073e4:	4611      	mov	r1, r2
 80073e6:	4648      	mov	r0, r9
 80073e8:	4614      	mov	r4, r2
 80073ea:	f7ff ffdb 	bl	80073a4 <__mcmp>
 80073ee:	1e05      	subs	r5, r0, #0
 80073f0:	d112      	bne.n	8007418 <__mdiff+0x3c>
 80073f2:	4629      	mov	r1, r5
 80073f4:	4630      	mov	r0, r6
 80073f6:	f7ff fd63 	bl	8006ec0 <_Balloc>
 80073fa:	4602      	mov	r2, r0
 80073fc:	b928      	cbnz	r0, 800740a <__mdiff+0x2e>
 80073fe:	4b3f      	ldr	r3, [pc, #252]	@ (80074fc <__mdiff+0x120>)
 8007400:	f240 2137 	movw	r1, #567	@ 0x237
 8007404:	483e      	ldr	r0, [pc, #248]	@ (8007500 <__mdiff+0x124>)
 8007406:	f000 fb67 	bl	8007ad8 <__assert_func>
 800740a:	2301      	movs	r3, #1
 800740c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007410:	4610      	mov	r0, r2
 8007412:	b003      	add	sp, #12
 8007414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007418:	bfbc      	itt	lt
 800741a:	464b      	movlt	r3, r9
 800741c:	46a1      	movlt	r9, r4
 800741e:	4630      	mov	r0, r6
 8007420:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007424:	bfba      	itte	lt
 8007426:	461c      	movlt	r4, r3
 8007428:	2501      	movlt	r5, #1
 800742a:	2500      	movge	r5, #0
 800742c:	f7ff fd48 	bl	8006ec0 <_Balloc>
 8007430:	4602      	mov	r2, r0
 8007432:	b918      	cbnz	r0, 800743c <__mdiff+0x60>
 8007434:	4b31      	ldr	r3, [pc, #196]	@ (80074fc <__mdiff+0x120>)
 8007436:	f240 2145 	movw	r1, #581	@ 0x245
 800743a:	e7e3      	b.n	8007404 <__mdiff+0x28>
 800743c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007440:	6926      	ldr	r6, [r4, #16]
 8007442:	60c5      	str	r5, [r0, #12]
 8007444:	f109 0310 	add.w	r3, r9, #16
 8007448:	f109 0514 	add.w	r5, r9, #20
 800744c:	f104 0e14 	add.w	lr, r4, #20
 8007450:	f100 0b14 	add.w	fp, r0, #20
 8007454:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007458:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800745c:	9301      	str	r3, [sp, #4]
 800745e:	46d9      	mov	r9, fp
 8007460:	f04f 0c00 	mov.w	ip, #0
 8007464:	9b01      	ldr	r3, [sp, #4]
 8007466:	f85e 0b04 	ldr.w	r0, [lr], #4
 800746a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800746e:	9301      	str	r3, [sp, #4]
 8007470:	fa1f f38a 	uxth.w	r3, sl
 8007474:	4619      	mov	r1, r3
 8007476:	b283      	uxth	r3, r0
 8007478:	1acb      	subs	r3, r1, r3
 800747a:	0c00      	lsrs	r0, r0, #16
 800747c:	4463      	add	r3, ip
 800747e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007482:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007486:	b29b      	uxth	r3, r3
 8007488:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800748c:	4576      	cmp	r6, lr
 800748e:	f849 3b04 	str.w	r3, [r9], #4
 8007492:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007496:	d8e5      	bhi.n	8007464 <__mdiff+0x88>
 8007498:	1b33      	subs	r3, r6, r4
 800749a:	3b15      	subs	r3, #21
 800749c:	f023 0303 	bic.w	r3, r3, #3
 80074a0:	3415      	adds	r4, #21
 80074a2:	3304      	adds	r3, #4
 80074a4:	42a6      	cmp	r6, r4
 80074a6:	bf38      	it	cc
 80074a8:	2304      	movcc	r3, #4
 80074aa:	441d      	add	r5, r3
 80074ac:	445b      	add	r3, fp
 80074ae:	461e      	mov	r6, r3
 80074b0:	462c      	mov	r4, r5
 80074b2:	4544      	cmp	r4, r8
 80074b4:	d30e      	bcc.n	80074d4 <__mdiff+0xf8>
 80074b6:	f108 0103 	add.w	r1, r8, #3
 80074ba:	1b49      	subs	r1, r1, r5
 80074bc:	f021 0103 	bic.w	r1, r1, #3
 80074c0:	3d03      	subs	r5, #3
 80074c2:	45a8      	cmp	r8, r5
 80074c4:	bf38      	it	cc
 80074c6:	2100      	movcc	r1, #0
 80074c8:	440b      	add	r3, r1
 80074ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80074ce:	b191      	cbz	r1, 80074f6 <__mdiff+0x11a>
 80074d0:	6117      	str	r7, [r2, #16]
 80074d2:	e79d      	b.n	8007410 <__mdiff+0x34>
 80074d4:	f854 1b04 	ldr.w	r1, [r4], #4
 80074d8:	46e6      	mov	lr, ip
 80074da:	0c08      	lsrs	r0, r1, #16
 80074dc:	fa1c fc81 	uxtah	ip, ip, r1
 80074e0:	4471      	add	r1, lr
 80074e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80074e6:	b289      	uxth	r1, r1
 80074e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80074ec:	f846 1b04 	str.w	r1, [r6], #4
 80074f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80074f4:	e7dd      	b.n	80074b2 <__mdiff+0xd6>
 80074f6:	3f01      	subs	r7, #1
 80074f8:	e7e7      	b.n	80074ca <__mdiff+0xee>
 80074fa:	bf00      	nop
 80074fc:	08007ecd 	.word	0x08007ecd
 8007500:	08007ede 	.word	0x08007ede

08007504 <__d2b>:
 8007504:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007508:	460f      	mov	r7, r1
 800750a:	2101      	movs	r1, #1
 800750c:	ec59 8b10 	vmov	r8, r9, d0
 8007510:	4616      	mov	r6, r2
 8007512:	f7ff fcd5 	bl	8006ec0 <_Balloc>
 8007516:	4604      	mov	r4, r0
 8007518:	b930      	cbnz	r0, 8007528 <__d2b+0x24>
 800751a:	4602      	mov	r2, r0
 800751c:	4b23      	ldr	r3, [pc, #140]	@ (80075ac <__d2b+0xa8>)
 800751e:	4824      	ldr	r0, [pc, #144]	@ (80075b0 <__d2b+0xac>)
 8007520:	f240 310f 	movw	r1, #783	@ 0x30f
 8007524:	f000 fad8 	bl	8007ad8 <__assert_func>
 8007528:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800752c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007530:	b10d      	cbz	r5, 8007536 <__d2b+0x32>
 8007532:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007536:	9301      	str	r3, [sp, #4]
 8007538:	f1b8 0300 	subs.w	r3, r8, #0
 800753c:	d023      	beq.n	8007586 <__d2b+0x82>
 800753e:	4668      	mov	r0, sp
 8007540:	9300      	str	r3, [sp, #0]
 8007542:	f7ff fd84 	bl	800704e <__lo0bits>
 8007546:	e9dd 1200 	ldrd	r1, r2, [sp]
 800754a:	b1d0      	cbz	r0, 8007582 <__d2b+0x7e>
 800754c:	f1c0 0320 	rsb	r3, r0, #32
 8007550:	fa02 f303 	lsl.w	r3, r2, r3
 8007554:	430b      	orrs	r3, r1
 8007556:	40c2      	lsrs	r2, r0
 8007558:	6163      	str	r3, [r4, #20]
 800755a:	9201      	str	r2, [sp, #4]
 800755c:	9b01      	ldr	r3, [sp, #4]
 800755e:	61a3      	str	r3, [r4, #24]
 8007560:	2b00      	cmp	r3, #0
 8007562:	bf0c      	ite	eq
 8007564:	2201      	moveq	r2, #1
 8007566:	2202      	movne	r2, #2
 8007568:	6122      	str	r2, [r4, #16]
 800756a:	b1a5      	cbz	r5, 8007596 <__d2b+0x92>
 800756c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007570:	4405      	add	r5, r0
 8007572:	603d      	str	r5, [r7, #0]
 8007574:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007578:	6030      	str	r0, [r6, #0]
 800757a:	4620      	mov	r0, r4
 800757c:	b003      	add	sp, #12
 800757e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007582:	6161      	str	r1, [r4, #20]
 8007584:	e7ea      	b.n	800755c <__d2b+0x58>
 8007586:	a801      	add	r0, sp, #4
 8007588:	f7ff fd61 	bl	800704e <__lo0bits>
 800758c:	9b01      	ldr	r3, [sp, #4]
 800758e:	6163      	str	r3, [r4, #20]
 8007590:	3020      	adds	r0, #32
 8007592:	2201      	movs	r2, #1
 8007594:	e7e8      	b.n	8007568 <__d2b+0x64>
 8007596:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800759a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800759e:	6038      	str	r0, [r7, #0]
 80075a0:	6918      	ldr	r0, [r3, #16]
 80075a2:	f7ff fd35 	bl	8007010 <__hi0bits>
 80075a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80075aa:	e7e5      	b.n	8007578 <__d2b+0x74>
 80075ac:	08007ecd 	.word	0x08007ecd
 80075b0:	08007ede 	.word	0x08007ede

080075b4 <__sfputc_r>:
 80075b4:	6893      	ldr	r3, [r2, #8]
 80075b6:	3b01      	subs	r3, #1
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	b410      	push	{r4}
 80075bc:	6093      	str	r3, [r2, #8]
 80075be:	da08      	bge.n	80075d2 <__sfputc_r+0x1e>
 80075c0:	6994      	ldr	r4, [r2, #24]
 80075c2:	42a3      	cmp	r3, r4
 80075c4:	db01      	blt.n	80075ca <__sfputc_r+0x16>
 80075c6:	290a      	cmp	r1, #10
 80075c8:	d103      	bne.n	80075d2 <__sfputc_r+0x1e>
 80075ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075ce:	f000 b9df 	b.w	8007990 <__swbuf_r>
 80075d2:	6813      	ldr	r3, [r2, #0]
 80075d4:	1c58      	adds	r0, r3, #1
 80075d6:	6010      	str	r0, [r2, #0]
 80075d8:	7019      	strb	r1, [r3, #0]
 80075da:	4608      	mov	r0, r1
 80075dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075e0:	4770      	bx	lr

080075e2 <__sfputs_r>:
 80075e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075e4:	4606      	mov	r6, r0
 80075e6:	460f      	mov	r7, r1
 80075e8:	4614      	mov	r4, r2
 80075ea:	18d5      	adds	r5, r2, r3
 80075ec:	42ac      	cmp	r4, r5
 80075ee:	d101      	bne.n	80075f4 <__sfputs_r+0x12>
 80075f0:	2000      	movs	r0, #0
 80075f2:	e007      	b.n	8007604 <__sfputs_r+0x22>
 80075f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075f8:	463a      	mov	r2, r7
 80075fa:	4630      	mov	r0, r6
 80075fc:	f7ff ffda 	bl	80075b4 <__sfputc_r>
 8007600:	1c43      	adds	r3, r0, #1
 8007602:	d1f3      	bne.n	80075ec <__sfputs_r+0xa>
 8007604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007608 <_vfiprintf_r>:
 8007608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800760c:	460d      	mov	r5, r1
 800760e:	b09d      	sub	sp, #116	@ 0x74
 8007610:	4614      	mov	r4, r2
 8007612:	4698      	mov	r8, r3
 8007614:	4606      	mov	r6, r0
 8007616:	b118      	cbz	r0, 8007620 <_vfiprintf_r+0x18>
 8007618:	6a03      	ldr	r3, [r0, #32]
 800761a:	b90b      	cbnz	r3, 8007620 <_vfiprintf_r+0x18>
 800761c:	f7fe fbde 	bl	8005ddc <__sinit>
 8007620:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007622:	07d9      	lsls	r1, r3, #31
 8007624:	d405      	bmi.n	8007632 <_vfiprintf_r+0x2a>
 8007626:	89ab      	ldrh	r3, [r5, #12]
 8007628:	059a      	lsls	r2, r3, #22
 800762a:	d402      	bmi.n	8007632 <_vfiprintf_r+0x2a>
 800762c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800762e:	f7fe fcde 	bl	8005fee <__retarget_lock_acquire_recursive>
 8007632:	89ab      	ldrh	r3, [r5, #12]
 8007634:	071b      	lsls	r3, r3, #28
 8007636:	d501      	bpl.n	800763c <_vfiprintf_r+0x34>
 8007638:	692b      	ldr	r3, [r5, #16]
 800763a:	b99b      	cbnz	r3, 8007664 <_vfiprintf_r+0x5c>
 800763c:	4629      	mov	r1, r5
 800763e:	4630      	mov	r0, r6
 8007640:	f000 f9e4 	bl	8007a0c <__swsetup_r>
 8007644:	b170      	cbz	r0, 8007664 <_vfiprintf_r+0x5c>
 8007646:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007648:	07dc      	lsls	r4, r3, #31
 800764a:	d504      	bpl.n	8007656 <_vfiprintf_r+0x4e>
 800764c:	f04f 30ff 	mov.w	r0, #4294967295
 8007650:	b01d      	add	sp, #116	@ 0x74
 8007652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007656:	89ab      	ldrh	r3, [r5, #12]
 8007658:	0598      	lsls	r0, r3, #22
 800765a:	d4f7      	bmi.n	800764c <_vfiprintf_r+0x44>
 800765c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800765e:	f7fe fcc7 	bl	8005ff0 <__retarget_lock_release_recursive>
 8007662:	e7f3      	b.n	800764c <_vfiprintf_r+0x44>
 8007664:	2300      	movs	r3, #0
 8007666:	9309      	str	r3, [sp, #36]	@ 0x24
 8007668:	2320      	movs	r3, #32
 800766a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800766e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007672:	2330      	movs	r3, #48	@ 0x30
 8007674:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007824 <_vfiprintf_r+0x21c>
 8007678:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800767c:	f04f 0901 	mov.w	r9, #1
 8007680:	4623      	mov	r3, r4
 8007682:	469a      	mov	sl, r3
 8007684:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007688:	b10a      	cbz	r2, 800768e <_vfiprintf_r+0x86>
 800768a:	2a25      	cmp	r2, #37	@ 0x25
 800768c:	d1f9      	bne.n	8007682 <_vfiprintf_r+0x7a>
 800768e:	ebba 0b04 	subs.w	fp, sl, r4
 8007692:	d00b      	beq.n	80076ac <_vfiprintf_r+0xa4>
 8007694:	465b      	mov	r3, fp
 8007696:	4622      	mov	r2, r4
 8007698:	4629      	mov	r1, r5
 800769a:	4630      	mov	r0, r6
 800769c:	f7ff ffa1 	bl	80075e2 <__sfputs_r>
 80076a0:	3001      	adds	r0, #1
 80076a2:	f000 80a7 	beq.w	80077f4 <_vfiprintf_r+0x1ec>
 80076a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076a8:	445a      	add	r2, fp
 80076aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80076ac:	f89a 3000 	ldrb.w	r3, [sl]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	f000 809f 	beq.w	80077f4 <_vfiprintf_r+0x1ec>
 80076b6:	2300      	movs	r3, #0
 80076b8:	f04f 32ff 	mov.w	r2, #4294967295
 80076bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076c0:	f10a 0a01 	add.w	sl, sl, #1
 80076c4:	9304      	str	r3, [sp, #16]
 80076c6:	9307      	str	r3, [sp, #28]
 80076c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80076cc:	931a      	str	r3, [sp, #104]	@ 0x68
 80076ce:	4654      	mov	r4, sl
 80076d0:	2205      	movs	r2, #5
 80076d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076d6:	4853      	ldr	r0, [pc, #332]	@ (8007824 <_vfiprintf_r+0x21c>)
 80076d8:	f7f8 fd82 	bl	80001e0 <memchr>
 80076dc:	9a04      	ldr	r2, [sp, #16]
 80076de:	b9d8      	cbnz	r0, 8007718 <_vfiprintf_r+0x110>
 80076e0:	06d1      	lsls	r1, r2, #27
 80076e2:	bf44      	itt	mi
 80076e4:	2320      	movmi	r3, #32
 80076e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076ea:	0713      	lsls	r3, r2, #28
 80076ec:	bf44      	itt	mi
 80076ee:	232b      	movmi	r3, #43	@ 0x2b
 80076f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076f4:	f89a 3000 	ldrb.w	r3, [sl]
 80076f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80076fa:	d015      	beq.n	8007728 <_vfiprintf_r+0x120>
 80076fc:	9a07      	ldr	r2, [sp, #28]
 80076fe:	4654      	mov	r4, sl
 8007700:	2000      	movs	r0, #0
 8007702:	f04f 0c0a 	mov.w	ip, #10
 8007706:	4621      	mov	r1, r4
 8007708:	f811 3b01 	ldrb.w	r3, [r1], #1
 800770c:	3b30      	subs	r3, #48	@ 0x30
 800770e:	2b09      	cmp	r3, #9
 8007710:	d94b      	bls.n	80077aa <_vfiprintf_r+0x1a2>
 8007712:	b1b0      	cbz	r0, 8007742 <_vfiprintf_r+0x13a>
 8007714:	9207      	str	r2, [sp, #28]
 8007716:	e014      	b.n	8007742 <_vfiprintf_r+0x13a>
 8007718:	eba0 0308 	sub.w	r3, r0, r8
 800771c:	fa09 f303 	lsl.w	r3, r9, r3
 8007720:	4313      	orrs	r3, r2
 8007722:	9304      	str	r3, [sp, #16]
 8007724:	46a2      	mov	sl, r4
 8007726:	e7d2      	b.n	80076ce <_vfiprintf_r+0xc6>
 8007728:	9b03      	ldr	r3, [sp, #12]
 800772a:	1d19      	adds	r1, r3, #4
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	9103      	str	r1, [sp, #12]
 8007730:	2b00      	cmp	r3, #0
 8007732:	bfbb      	ittet	lt
 8007734:	425b      	neglt	r3, r3
 8007736:	f042 0202 	orrlt.w	r2, r2, #2
 800773a:	9307      	strge	r3, [sp, #28]
 800773c:	9307      	strlt	r3, [sp, #28]
 800773e:	bfb8      	it	lt
 8007740:	9204      	strlt	r2, [sp, #16]
 8007742:	7823      	ldrb	r3, [r4, #0]
 8007744:	2b2e      	cmp	r3, #46	@ 0x2e
 8007746:	d10a      	bne.n	800775e <_vfiprintf_r+0x156>
 8007748:	7863      	ldrb	r3, [r4, #1]
 800774a:	2b2a      	cmp	r3, #42	@ 0x2a
 800774c:	d132      	bne.n	80077b4 <_vfiprintf_r+0x1ac>
 800774e:	9b03      	ldr	r3, [sp, #12]
 8007750:	1d1a      	adds	r2, r3, #4
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	9203      	str	r2, [sp, #12]
 8007756:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800775a:	3402      	adds	r4, #2
 800775c:	9305      	str	r3, [sp, #20]
 800775e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007834 <_vfiprintf_r+0x22c>
 8007762:	7821      	ldrb	r1, [r4, #0]
 8007764:	2203      	movs	r2, #3
 8007766:	4650      	mov	r0, sl
 8007768:	f7f8 fd3a 	bl	80001e0 <memchr>
 800776c:	b138      	cbz	r0, 800777e <_vfiprintf_r+0x176>
 800776e:	9b04      	ldr	r3, [sp, #16]
 8007770:	eba0 000a 	sub.w	r0, r0, sl
 8007774:	2240      	movs	r2, #64	@ 0x40
 8007776:	4082      	lsls	r2, r0
 8007778:	4313      	orrs	r3, r2
 800777a:	3401      	adds	r4, #1
 800777c:	9304      	str	r3, [sp, #16]
 800777e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007782:	4829      	ldr	r0, [pc, #164]	@ (8007828 <_vfiprintf_r+0x220>)
 8007784:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007788:	2206      	movs	r2, #6
 800778a:	f7f8 fd29 	bl	80001e0 <memchr>
 800778e:	2800      	cmp	r0, #0
 8007790:	d03f      	beq.n	8007812 <_vfiprintf_r+0x20a>
 8007792:	4b26      	ldr	r3, [pc, #152]	@ (800782c <_vfiprintf_r+0x224>)
 8007794:	bb1b      	cbnz	r3, 80077de <_vfiprintf_r+0x1d6>
 8007796:	9b03      	ldr	r3, [sp, #12]
 8007798:	3307      	adds	r3, #7
 800779a:	f023 0307 	bic.w	r3, r3, #7
 800779e:	3308      	adds	r3, #8
 80077a0:	9303      	str	r3, [sp, #12]
 80077a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077a4:	443b      	add	r3, r7
 80077a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80077a8:	e76a      	b.n	8007680 <_vfiprintf_r+0x78>
 80077aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80077ae:	460c      	mov	r4, r1
 80077b0:	2001      	movs	r0, #1
 80077b2:	e7a8      	b.n	8007706 <_vfiprintf_r+0xfe>
 80077b4:	2300      	movs	r3, #0
 80077b6:	3401      	adds	r4, #1
 80077b8:	9305      	str	r3, [sp, #20]
 80077ba:	4619      	mov	r1, r3
 80077bc:	f04f 0c0a 	mov.w	ip, #10
 80077c0:	4620      	mov	r0, r4
 80077c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077c6:	3a30      	subs	r2, #48	@ 0x30
 80077c8:	2a09      	cmp	r2, #9
 80077ca:	d903      	bls.n	80077d4 <_vfiprintf_r+0x1cc>
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d0c6      	beq.n	800775e <_vfiprintf_r+0x156>
 80077d0:	9105      	str	r1, [sp, #20]
 80077d2:	e7c4      	b.n	800775e <_vfiprintf_r+0x156>
 80077d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80077d8:	4604      	mov	r4, r0
 80077da:	2301      	movs	r3, #1
 80077dc:	e7f0      	b.n	80077c0 <_vfiprintf_r+0x1b8>
 80077de:	ab03      	add	r3, sp, #12
 80077e0:	9300      	str	r3, [sp, #0]
 80077e2:	462a      	mov	r2, r5
 80077e4:	4b12      	ldr	r3, [pc, #72]	@ (8007830 <_vfiprintf_r+0x228>)
 80077e6:	a904      	add	r1, sp, #16
 80077e8:	4630      	mov	r0, r6
 80077ea:	f7fd feb5 	bl	8005558 <_printf_float>
 80077ee:	4607      	mov	r7, r0
 80077f0:	1c78      	adds	r0, r7, #1
 80077f2:	d1d6      	bne.n	80077a2 <_vfiprintf_r+0x19a>
 80077f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077f6:	07d9      	lsls	r1, r3, #31
 80077f8:	d405      	bmi.n	8007806 <_vfiprintf_r+0x1fe>
 80077fa:	89ab      	ldrh	r3, [r5, #12]
 80077fc:	059a      	lsls	r2, r3, #22
 80077fe:	d402      	bmi.n	8007806 <_vfiprintf_r+0x1fe>
 8007800:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007802:	f7fe fbf5 	bl	8005ff0 <__retarget_lock_release_recursive>
 8007806:	89ab      	ldrh	r3, [r5, #12]
 8007808:	065b      	lsls	r3, r3, #25
 800780a:	f53f af1f 	bmi.w	800764c <_vfiprintf_r+0x44>
 800780e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007810:	e71e      	b.n	8007650 <_vfiprintf_r+0x48>
 8007812:	ab03      	add	r3, sp, #12
 8007814:	9300      	str	r3, [sp, #0]
 8007816:	462a      	mov	r2, r5
 8007818:	4b05      	ldr	r3, [pc, #20]	@ (8007830 <_vfiprintf_r+0x228>)
 800781a:	a904      	add	r1, sp, #16
 800781c:	4630      	mov	r0, r6
 800781e:	f7fe f933 	bl	8005a88 <_printf_i>
 8007822:	e7e4      	b.n	80077ee <_vfiprintf_r+0x1e6>
 8007824:	08007f37 	.word	0x08007f37
 8007828:	08007f41 	.word	0x08007f41
 800782c:	08005559 	.word	0x08005559
 8007830:	080075e3 	.word	0x080075e3
 8007834:	08007f3d 	.word	0x08007f3d

08007838 <__sflush_r>:
 8007838:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800783c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007840:	0716      	lsls	r6, r2, #28
 8007842:	4605      	mov	r5, r0
 8007844:	460c      	mov	r4, r1
 8007846:	d454      	bmi.n	80078f2 <__sflush_r+0xba>
 8007848:	684b      	ldr	r3, [r1, #4]
 800784a:	2b00      	cmp	r3, #0
 800784c:	dc02      	bgt.n	8007854 <__sflush_r+0x1c>
 800784e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007850:	2b00      	cmp	r3, #0
 8007852:	dd48      	ble.n	80078e6 <__sflush_r+0xae>
 8007854:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007856:	2e00      	cmp	r6, #0
 8007858:	d045      	beq.n	80078e6 <__sflush_r+0xae>
 800785a:	2300      	movs	r3, #0
 800785c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007860:	682f      	ldr	r7, [r5, #0]
 8007862:	6a21      	ldr	r1, [r4, #32]
 8007864:	602b      	str	r3, [r5, #0]
 8007866:	d030      	beq.n	80078ca <__sflush_r+0x92>
 8007868:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800786a:	89a3      	ldrh	r3, [r4, #12]
 800786c:	0759      	lsls	r1, r3, #29
 800786e:	d505      	bpl.n	800787c <__sflush_r+0x44>
 8007870:	6863      	ldr	r3, [r4, #4]
 8007872:	1ad2      	subs	r2, r2, r3
 8007874:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007876:	b10b      	cbz	r3, 800787c <__sflush_r+0x44>
 8007878:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800787a:	1ad2      	subs	r2, r2, r3
 800787c:	2300      	movs	r3, #0
 800787e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007880:	6a21      	ldr	r1, [r4, #32]
 8007882:	4628      	mov	r0, r5
 8007884:	47b0      	blx	r6
 8007886:	1c43      	adds	r3, r0, #1
 8007888:	89a3      	ldrh	r3, [r4, #12]
 800788a:	d106      	bne.n	800789a <__sflush_r+0x62>
 800788c:	6829      	ldr	r1, [r5, #0]
 800788e:	291d      	cmp	r1, #29
 8007890:	d82b      	bhi.n	80078ea <__sflush_r+0xb2>
 8007892:	4a2a      	ldr	r2, [pc, #168]	@ (800793c <__sflush_r+0x104>)
 8007894:	40ca      	lsrs	r2, r1
 8007896:	07d6      	lsls	r6, r2, #31
 8007898:	d527      	bpl.n	80078ea <__sflush_r+0xb2>
 800789a:	2200      	movs	r2, #0
 800789c:	6062      	str	r2, [r4, #4]
 800789e:	04d9      	lsls	r1, r3, #19
 80078a0:	6922      	ldr	r2, [r4, #16]
 80078a2:	6022      	str	r2, [r4, #0]
 80078a4:	d504      	bpl.n	80078b0 <__sflush_r+0x78>
 80078a6:	1c42      	adds	r2, r0, #1
 80078a8:	d101      	bne.n	80078ae <__sflush_r+0x76>
 80078aa:	682b      	ldr	r3, [r5, #0]
 80078ac:	b903      	cbnz	r3, 80078b0 <__sflush_r+0x78>
 80078ae:	6560      	str	r0, [r4, #84]	@ 0x54
 80078b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80078b2:	602f      	str	r7, [r5, #0]
 80078b4:	b1b9      	cbz	r1, 80078e6 <__sflush_r+0xae>
 80078b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80078ba:	4299      	cmp	r1, r3
 80078bc:	d002      	beq.n	80078c4 <__sflush_r+0x8c>
 80078be:	4628      	mov	r0, r5
 80078c0:	f7ff f9fe 	bl	8006cc0 <_free_r>
 80078c4:	2300      	movs	r3, #0
 80078c6:	6363      	str	r3, [r4, #52]	@ 0x34
 80078c8:	e00d      	b.n	80078e6 <__sflush_r+0xae>
 80078ca:	2301      	movs	r3, #1
 80078cc:	4628      	mov	r0, r5
 80078ce:	47b0      	blx	r6
 80078d0:	4602      	mov	r2, r0
 80078d2:	1c50      	adds	r0, r2, #1
 80078d4:	d1c9      	bne.n	800786a <__sflush_r+0x32>
 80078d6:	682b      	ldr	r3, [r5, #0]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d0c6      	beq.n	800786a <__sflush_r+0x32>
 80078dc:	2b1d      	cmp	r3, #29
 80078de:	d001      	beq.n	80078e4 <__sflush_r+0xac>
 80078e0:	2b16      	cmp	r3, #22
 80078e2:	d11e      	bne.n	8007922 <__sflush_r+0xea>
 80078e4:	602f      	str	r7, [r5, #0]
 80078e6:	2000      	movs	r0, #0
 80078e8:	e022      	b.n	8007930 <__sflush_r+0xf8>
 80078ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078ee:	b21b      	sxth	r3, r3
 80078f0:	e01b      	b.n	800792a <__sflush_r+0xf2>
 80078f2:	690f      	ldr	r7, [r1, #16]
 80078f4:	2f00      	cmp	r7, #0
 80078f6:	d0f6      	beq.n	80078e6 <__sflush_r+0xae>
 80078f8:	0793      	lsls	r3, r2, #30
 80078fa:	680e      	ldr	r6, [r1, #0]
 80078fc:	bf08      	it	eq
 80078fe:	694b      	ldreq	r3, [r1, #20]
 8007900:	600f      	str	r7, [r1, #0]
 8007902:	bf18      	it	ne
 8007904:	2300      	movne	r3, #0
 8007906:	eba6 0807 	sub.w	r8, r6, r7
 800790a:	608b      	str	r3, [r1, #8]
 800790c:	f1b8 0f00 	cmp.w	r8, #0
 8007910:	dde9      	ble.n	80078e6 <__sflush_r+0xae>
 8007912:	6a21      	ldr	r1, [r4, #32]
 8007914:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007916:	4643      	mov	r3, r8
 8007918:	463a      	mov	r2, r7
 800791a:	4628      	mov	r0, r5
 800791c:	47b0      	blx	r6
 800791e:	2800      	cmp	r0, #0
 8007920:	dc08      	bgt.n	8007934 <__sflush_r+0xfc>
 8007922:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007926:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800792a:	81a3      	strh	r3, [r4, #12]
 800792c:	f04f 30ff 	mov.w	r0, #4294967295
 8007930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007934:	4407      	add	r7, r0
 8007936:	eba8 0800 	sub.w	r8, r8, r0
 800793a:	e7e7      	b.n	800790c <__sflush_r+0xd4>
 800793c:	20400001 	.word	0x20400001

08007940 <_fflush_r>:
 8007940:	b538      	push	{r3, r4, r5, lr}
 8007942:	690b      	ldr	r3, [r1, #16]
 8007944:	4605      	mov	r5, r0
 8007946:	460c      	mov	r4, r1
 8007948:	b913      	cbnz	r3, 8007950 <_fflush_r+0x10>
 800794a:	2500      	movs	r5, #0
 800794c:	4628      	mov	r0, r5
 800794e:	bd38      	pop	{r3, r4, r5, pc}
 8007950:	b118      	cbz	r0, 800795a <_fflush_r+0x1a>
 8007952:	6a03      	ldr	r3, [r0, #32]
 8007954:	b90b      	cbnz	r3, 800795a <_fflush_r+0x1a>
 8007956:	f7fe fa41 	bl	8005ddc <__sinit>
 800795a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d0f3      	beq.n	800794a <_fflush_r+0xa>
 8007962:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007964:	07d0      	lsls	r0, r2, #31
 8007966:	d404      	bmi.n	8007972 <_fflush_r+0x32>
 8007968:	0599      	lsls	r1, r3, #22
 800796a:	d402      	bmi.n	8007972 <_fflush_r+0x32>
 800796c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800796e:	f7fe fb3e 	bl	8005fee <__retarget_lock_acquire_recursive>
 8007972:	4628      	mov	r0, r5
 8007974:	4621      	mov	r1, r4
 8007976:	f7ff ff5f 	bl	8007838 <__sflush_r>
 800797a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800797c:	07da      	lsls	r2, r3, #31
 800797e:	4605      	mov	r5, r0
 8007980:	d4e4      	bmi.n	800794c <_fflush_r+0xc>
 8007982:	89a3      	ldrh	r3, [r4, #12]
 8007984:	059b      	lsls	r3, r3, #22
 8007986:	d4e1      	bmi.n	800794c <_fflush_r+0xc>
 8007988:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800798a:	f7fe fb31 	bl	8005ff0 <__retarget_lock_release_recursive>
 800798e:	e7dd      	b.n	800794c <_fflush_r+0xc>

08007990 <__swbuf_r>:
 8007990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007992:	460e      	mov	r6, r1
 8007994:	4614      	mov	r4, r2
 8007996:	4605      	mov	r5, r0
 8007998:	b118      	cbz	r0, 80079a2 <__swbuf_r+0x12>
 800799a:	6a03      	ldr	r3, [r0, #32]
 800799c:	b90b      	cbnz	r3, 80079a2 <__swbuf_r+0x12>
 800799e:	f7fe fa1d 	bl	8005ddc <__sinit>
 80079a2:	69a3      	ldr	r3, [r4, #24]
 80079a4:	60a3      	str	r3, [r4, #8]
 80079a6:	89a3      	ldrh	r3, [r4, #12]
 80079a8:	071a      	lsls	r2, r3, #28
 80079aa:	d501      	bpl.n	80079b0 <__swbuf_r+0x20>
 80079ac:	6923      	ldr	r3, [r4, #16]
 80079ae:	b943      	cbnz	r3, 80079c2 <__swbuf_r+0x32>
 80079b0:	4621      	mov	r1, r4
 80079b2:	4628      	mov	r0, r5
 80079b4:	f000 f82a 	bl	8007a0c <__swsetup_r>
 80079b8:	b118      	cbz	r0, 80079c2 <__swbuf_r+0x32>
 80079ba:	f04f 37ff 	mov.w	r7, #4294967295
 80079be:	4638      	mov	r0, r7
 80079c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079c2:	6823      	ldr	r3, [r4, #0]
 80079c4:	6922      	ldr	r2, [r4, #16]
 80079c6:	1a98      	subs	r0, r3, r2
 80079c8:	6963      	ldr	r3, [r4, #20]
 80079ca:	b2f6      	uxtb	r6, r6
 80079cc:	4283      	cmp	r3, r0
 80079ce:	4637      	mov	r7, r6
 80079d0:	dc05      	bgt.n	80079de <__swbuf_r+0x4e>
 80079d2:	4621      	mov	r1, r4
 80079d4:	4628      	mov	r0, r5
 80079d6:	f7ff ffb3 	bl	8007940 <_fflush_r>
 80079da:	2800      	cmp	r0, #0
 80079dc:	d1ed      	bne.n	80079ba <__swbuf_r+0x2a>
 80079de:	68a3      	ldr	r3, [r4, #8]
 80079e0:	3b01      	subs	r3, #1
 80079e2:	60a3      	str	r3, [r4, #8]
 80079e4:	6823      	ldr	r3, [r4, #0]
 80079e6:	1c5a      	adds	r2, r3, #1
 80079e8:	6022      	str	r2, [r4, #0]
 80079ea:	701e      	strb	r6, [r3, #0]
 80079ec:	6962      	ldr	r2, [r4, #20]
 80079ee:	1c43      	adds	r3, r0, #1
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d004      	beq.n	80079fe <__swbuf_r+0x6e>
 80079f4:	89a3      	ldrh	r3, [r4, #12]
 80079f6:	07db      	lsls	r3, r3, #31
 80079f8:	d5e1      	bpl.n	80079be <__swbuf_r+0x2e>
 80079fa:	2e0a      	cmp	r6, #10
 80079fc:	d1df      	bne.n	80079be <__swbuf_r+0x2e>
 80079fe:	4621      	mov	r1, r4
 8007a00:	4628      	mov	r0, r5
 8007a02:	f7ff ff9d 	bl	8007940 <_fflush_r>
 8007a06:	2800      	cmp	r0, #0
 8007a08:	d0d9      	beq.n	80079be <__swbuf_r+0x2e>
 8007a0a:	e7d6      	b.n	80079ba <__swbuf_r+0x2a>

08007a0c <__swsetup_r>:
 8007a0c:	b538      	push	{r3, r4, r5, lr}
 8007a0e:	4b29      	ldr	r3, [pc, #164]	@ (8007ab4 <__swsetup_r+0xa8>)
 8007a10:	4605      	mov	r5, r0
 8007a12:	6818      	ldr	r0, [r3, #0]
 8007a14:	460c      	mov	r4, r1
 8007a16:	b118      	cbz	r0, 8007a20 <__swsetup_r+0x14>
 8007a18:	6a03      	ldr	r3, [r0, #32]
 8007a1a:	b90b      	cbnz	r3, 8007a20 <__swsetup_r+0x14>
 8007a1c:	f7fe f9de 	bl	8005ddc <__sinit>
 8007a20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a24:	0719      	lsls	r1, r3, #28
 8007a26:	d422      	bmi.n	8007a6e <__swsetup_r+0x62>
 8007a28:	06da      	lsls	r2, r3, #27
 8007a2a:	d407      	bmi.n	8007a3c <__swsetup_r+0x30>
 8007a2c:	2209      	movs	r2, #9
 8007a2e:	602a      	str	r2, [r5, #0]
 8007a30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a34:	81a3      	strh	r3, [r4, #12]
 8007a36:	f04f 30ff 	mov.w	r0, #4294967295
 8007a3a:	e033      	b.n	8007aa4 <__swsetup_r+0x98>
 8007a3c:	0758      	lsls	r0, r3, #29
 8007a3e:	d512      	bpl.n	8007a66 <__swsetup_r+0x5a>
 8007a40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a42:	b141      	cbz	r1, 8007a56 <__swsetup_r+0x4a>
 8007a44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a48:	4299      	cmp	r1, r3
 8007a4a:	d002      	beq.n	8007a52 <__swsetup_r+0x46>
 8007a4c:	4628      	mov	r0, r5
 8007a4e:	f7ff f937 	bl	8006cc0 <_free_r>
 8007a52:	2300      	movs	r3, #0
 8007a54:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a56:	89a3      	ldrh	r3, [r4, #12]
 8007a58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007a5c:	81a3      	strh	r3, [r4, #12]
 8007a5e:	2300      	movs	r3, #0
 8007a60:	6063      	str	r3, [r4, #4]
 8007a62:	6923      	ldr	r3, [r4, #16]
 8007a64:	6023      	str	r3, [r4, #0]
 8007a66:	89a3      	ldrh	r3, [r4, #12]
 8007a68:	f043 0308 	orr.w	r3, r3, #8
 8007a6c:	81a3      	strh	r3, [r4, #12]
 8007a6e:	6923      	ldr	r3, [r4, #16]
 8007a70:	b94b      	cbnz	r3, 8007a86 <__swsetup_r+0x7a>
 8007a72:	89a3      	ldrh	r3, [r4, #12]
 8007a74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007a78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a7c:	d003      	beq.n	8007a86 <__swsetup_r+0x7a>
 8007a7e:	4621      	mov	r1, r4
 8007a80:	4628      	mov	r0, r5
 8007a82:	f000 f8b3 	bl	8007bec <__smakebuf_r>
 8007a86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a8a:	f013 0201 	ands.w	r2, r3, #1
 8007a8e:	d00a      	beq.n	8007aa6 <__swsetup_r+0x9a>
 8007a90:	2200      	movs	r2, #0
 8007a92:	60a2      	str	r2, [r4, #8]
 8007a94:	6962      	ldr	r2, [r4, #20]
 8007a96:	4252      	negs	r2, r2
 8007a98:	61a2      	str	r2, [r4, #24]
 8007a9a:	6922      	ldr	r2, [r4, #16]
 8007a9c:	b942      	cbnz	r2, 8007ab0 <__swsetup_r+0xa4>
 8007a9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007aa2:	d1c5      	bne.n	8007a30 <__swsetup_r+0x24>
 8007aa4:	bd38      	pop	{r3, r4, r5, pc}
 8007aa6:	0799      	lsls	r1, r3, #30
 8007aa8:	bf58      	it	pl
 8007aaa:	6962      	ldrpl	r2, [r4, #20]
 8007aac:	60a2      	str	r2, [r4, #8]
 8007aae:	e7f4      	b.n	8007a9a <__swsetup_r+0x8e>
 8007ab0:	2000      	movs	r0, #0
 8007ab2:	e7f7      	b.n	8007aa4 <__swsetup_r+0x98>
 8007ab4:	20000018 	.word	0x20000018

08007ab8 <_sbrk_r>:
 8007ab8:	b538      	push	{r3, r4, r5, lr}
 8007aba:	4d06      	ldr	r5, [pc, #24]	@ (8007ad4 <_sbrk_r+0x1c>)
 8007abc:	2300      	movs	r3, #0
 8007abe:	4604      	mov	r4, r0
 8007ac0:	4608      	mov	r0, r1
 8007ac2:	602b      	str	r3, [r5, #0]
 8007ac4:	f7fa fc60 	bl	8002388 <_sbrk>
 8007ac8:	1c43      	adds	r3, r0, #1
 8007aca:	d102      	bne.n	8007ad2 <_sbrk_r+0x1a>
 8007acc:	682b      	ldr	r3, [r5, #0]
 8007ace:	b103      	cbz	r3, 8007ad2 <_sbrk_r+0x1a>
 8007ad0:	6023      	str	r3, [r4, #0]
 8007ad2:	bd38      	pop	{r3, r4, r5, pc}
 8007ad4:	20004cb0 	.word	0x20004cb0

08007ad8 <__assert_func>:
 8007ad8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007ada:	4614      	mov	r4, r2
 8007adc:	461a      	mov	r2, r3
 8007ade:	4b09      	ldr	r3, [pc, #36]	@ (8007b04 <__assert_func+0x2c>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	4605      	mov	r5, r0
 8007ae4:	68d8      	ldr	r0, [r3, #12]
 8007ae6:	b14c      	cbz	r4, 8007afc <__assert_func+0x24>
 8007ae8:	4b07      	ldr	r3, [pc, #28]	@ (8007b08 <__assert_func+0x30>)
 8007aea:	9100      	str	r1, [sp, #0]
 8007aec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007af0:	4906      	ldr	r1, [pc, #24]	@ (8007b0c <__assert_func+0x34>)
 8007af2:	462b      	mov	r3, r5
 8007af4:	f000 f842 	bl	8007b7c <fiprintf>
 8007af8:	f000 f8d6 	bl	8007ca8 <abort>
 8007afc:	4b04      	ldr	r3, [pc, #16]	@ (8007b10 <__assert_func+0x38>)
 8007afe:	461c      	mov	r4, r3
 8007b00:	e7f3      	b.n	8007aea <__assert_func+0x12>
 8007b02:	bf00      	nop
 8007b04:	20000018 	.word	0x20000018
 8007b08:	08007f52 	.word	0x08007f52
 8007b0c:	08007f5f 	.word	0x08007f5f
 8007b10:	08007f8d 	.word	0x08007f8d

08007b14 <_calloc_r>:
 8007b14:	b570      	push	{r4, r5, r6, lr}
 8007b16:	fba1 5402 	umull	r5, r4, r1, r2
 8007b1a:	b934      	cbnz	r4, 8007b2a <_calloc_r+0x16>
 8007b1c:	4629      	mov	r1, r5
 8007b1e:	f7ff f943 	bl	8006da8 <_malloc_r>
 8007b22:	4606      	mov	r6, r0
 8007b24:	b928      	cbnz	r0, 8007b32 <_calloc_r+0x1e>
 8007b26:	4630      	mov	r0, r6
 8007b28:	bd70      	pop	{r4, r5, r6, pc}
 8007b2a:	220c      	movs	r2, #12
 8007b2c:	6002      	str	r2, [r0, #0]
 8007b2e:	2600      	movs	r6, #0
 8007b30:	e7f9      	b.n	8007b26 <_calloc_r+0x12>
 8007b32:	462a      	mov	r2, r5
 8007b34:	4621      	mov	r1, r4
 8007b36:	f7fe f9dc 	bl	8005ef2 <memset>
 8007b3a:	e7f4      	b.n	8007b26 <_calloc_r+0x12>

08007b3c <__ascii_mbtowc>:
 8007b3c:	b082      	sub	sp, #8
 8007b3e:	b901      	cbnz	r1, 8007b42 <__ascii_mbtowc+0x6>
 8007b40:	a901      	add	r1, sp, #4
 8007b42:	b142      	cbz	r2, 8007b56 <__ascii_mbtowc+0x1a>
 8007b44:	b14b      	cbz	r3, 8007b5a <__ascii_mbtowc+0x1e>
 8007b46:	7813      	ldrb	r3, [r2, #0]
 8007b48:	600b      	str	r3, [r1, #0]
 8007b4a:	7812      	ldrb	r2, [r2, #0]
 8007b4c:	1e10      	subs	r0, r2, #0
 8007b4e:	bf18      	it	ne
 8007b50:	2001      	movne	r0, #1
 8007b52:	b002      	add	sp, #8
 8007b54:	4770      	bx	lr
 8007b56:	4610      	mov	r0, r2
 8007b58:	e7fb      	b.n	8007b52 <__ascii_mbtowc+0x16>
 8007b5a:	f06f 0001 	mvn.w	r0, #1
 8007b5e:	e7f8      	b.n	8007b52 <__ascii_mbtowc+0x16>

08007b60 <__ascii_wctomb>:
 8007b60:	4603      	mov	r3, r0
 8007b62:	4608      	mov	r0, r1
 8007b64:	b141      	cbz	r1, 8007b78 <__ascii_wctomb+0x18>
 8007b66:	2aff      	cmp	r2, #255	@ 0xff
 8007b68:	d904      	bls.n	8007b74 <__ascii_wctomb+0x14>
 8007b6a:	228a      	movs	r2, #138	@ 0x8a
 8007b6c:	601a      	str	r2, [r3, #0]
 8007b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8007b72:	4770      	bx	lr
 8007b74:	700a      	strb	r2, [r1, #0]
 8007b76:	2001      	movs	r0, #1
 8007b78:	4770      	bx	lr
	...

08007b7c <fiprintf>:
 8007b7c:	b40e      	push	{r1, r2, r3}
 8007b7e:	b503      	push	{r0, r1, lr}
 8007b80:	4601      	mov	r1, r0
 8007b82:	ab03      	add	r3, sp, #12
 8007b84:	4805      	ldr	r0, [pc, #20]	@ (8007b9c <fiprintf+0x20>)
 8007b86:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b8a:	6800      	ldr	r0, [r0, #0]
 8007b8c:	9301      	str	r3, [sp, #4]
 8007b8e:	f7ff fd3b 	bl	8007608 <_vfiprintf_r>
 8007b92:	b002      	add	sp, #8
 8007b94:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b98:	b003      	add	sp, #12
 8007b9a:	4770      	bx	lr
 8007b9c:	20000018 	.word	0x20000018

08007ba0 <__swhatbuf_r>:
 8007ba0:	b570      	push	{r4, r5, r6, lr}
 8007ba2:	460c      	mov	r4, r1
 8007ba4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ba8:	2900      	cmp	r1, #0
 8007baa:	b096      	sub	sp, #88	@ 0x58
 8007bac:	4615      	mov	r5, r2
 8007bae:	461e      	mov	r6, r3
 8007bb0:	da0d      	bge.n	8007bce <__swhatbuf_r+0x2e>
 8007bb2:	89a3      	ldrh	r3, [r4, #12]
 8007bb4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007bb8:	f04f 0100 	mov.w	r1, #0
 8007bbc:	bf14      	ite	ne
 8007bbe:	2340      	movne	r3, #64	@ 0x40
 8007bc0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007bc4:	2000      	movs	r0, #0
 8007bc6:	6031      	str	r1, [r6, #0]
 8007bc8:	602b      	str	r3, [r5, #0]
 8007bca:	b016      	add	sp, #88	@ 0x58
 8007bcc:	bd70      	pop	{r4, r5, r6, pc}
 8007bce:	466a      	mov	r2, sp
 8007bd0:	f000 f848 	bl	8007c64 <_fstat_r>
 8007bd4:	2800      	cmp	r0, #0
 8007bd6:	dbec      	blt.n	8007bb2 <__swhatbuf_r+0x12>
 8007bd8:	9901      	ldr	r1, [sp, #4]
 8007bda:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007bde:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007be2:	4259      	negs	r1, r3
 8007be4:	4159      	adcs	r1, r3
 8007be6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007bea:	e7eb      	b.n	8007bc4 <__swhatbuf_r+0x24>

08007bec <__smakebuf_r>:
 8007bec:	898b      	ldrh	r3, [r1, #12]
 8007bee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007bf0:	079d      	lsls	r5, r3, #30
 8007bf2:	4606      	mov	r6, r0
 8007bf4:	460c      	mov	r4, r1
 8007bf6:	d507      	bpl.n	8007c08 <__smakebuf_r+0x1c>
 8007bf8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007bfc:	6023      	str	r3, [r4, #0]
 8007bfe:	6123      	str	r3, [r4, #16]
 8007c00:	2301      	movs	r3, #1
 8007c02:	6163      	str	r3, [r4, #20]
 8007c04:	b003      	add	sp, #12
 8007c06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c08:	ab01      	add	r3, sp, #4
 8007c0a:	466a      	mov	r2, sp
 8007c0c:	f7ff ffc8 	bl	8007ba0 <__swhatbuf_r>
 8007c10:	9f00      	ldr	r7, [sp, #0]
 8007c12:	4605      	mov	r5, r0
 8007c14:	4639      	mov	r1, r7
 8007c16:	4630      	mov	r0, r6
 8007c18:	f7ff f8c6 	bl	8006da8 <_malloc_r>
 8007c1c:	b948      	cbnz	r0, 8007c32 <__smakebuf_r+0x46>
 8007c1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c22:	059a      	lsls	r2, r3, #22
 8007c24:	d4ee      	bmi.n	8007c04 <__smakebuf_r+0x18>
 8007c26:	f023 0303 	bic.w	r3, r3, #3
 8007c2a:	f043 0302 	orr.w	r3, r3, #2
 8007c2e:	81a3      	strh	r3, [r4, #12]
 8007c30:	e7e2      	b.n	8007bf8 <__smakebuf_r+0xc>
 8007c32:	89a3      	ldrh	r3, [r4, #12]
 8007c34:	6020      	str	r0, [r4, #0]
 8007c36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c3a:	81a3      	strh	r3, [r4, #12]
 8007c3c:	9b01      	ldr	r3, [sp, #4]
 8007c3e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007c42:	b15b      	cbz	r3, 8007c5c <__smakebuf_r+0x70>
 8007c44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c48:	4630      	mov	r0, r6
 8007c4a:	f000 f81d 	bl	8007c88 <_isatty_r>
 8007c4e:	b128      	cbz	r0, 8007c5c <__smakebuf_r+0x70>
 8007c50:	89a3      	ldrh	r3, [r4, #12]
 8007c52:	f023 0303 	bic.w	r3, r3, #3
 8007c56:	f043 0301 	orr.w	r3, r3, #1
 8007c5a:	81a3      	strh	r3, [r4, #12]
 8007c5c:	89a3      	ldrh	r3, [r4, #12]
 8007c5e:	431d      	orrs	r5, r3
 8007c60:	81a5      	strh	r5, [r4, #12]
 8007c62:	e7cf      	b.n	8007c04 <__smakebuf_r+0x18>

08007c64 <_fstat_r>:
 8007c64:	b538      	push	{r3, r4, r5, lr}
 8007c66:	4d07      	ldr	r5, [pc, #28]	@ (8007c84 <_fstat_r+0x20>)
 8007c68:	2300      	movs	r3, #0
 8007c6a:	4604      	mov	r4, r0
 8007c6c:	4608      	mov	r0, r1
 8007c6e:	4611      	mov	r1, r2
 8007c70:	602b      	str	r3, [r5, #0]
 8007c72:	f7fa fb61 	bl	8002338 <_fstat>
 8007c76:	1c43      	adds	r3, r0, #1
 8007c78:	d102      	bne.n	8007c80 <_fstat_r+0x1c>
 8007c7a:	682b      	ldr	r3, [r5, #0]
 8007c7c:	b103      	cbz	r3, 8007c80 <_fstat_r+0x1c>
 8007c7e:	6023      	str	r3, [r4, #0]
 8007c80:	bd38      	pop	{r3, r4, r5, pc}
 8007c82:	bf00      	nop
 8007c84:	20004cb0 	.word	0x20004cb0

08007c88 <_isatty_r>:
 8007c88:	b538      	push	{r3, r4, r5, lr}
 8007c8a:	4d06      	ldr	r5, [pc, #24]	@ (8007ca4 <_isatty_r+0x1c>)
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	4604      	mov	r4, r0
 8007c90:	4608      	mov	r0, r1
 8007c92:	602b      	str	r3, [r5, #0]
 8007c94:	f7fa fb60 	bl	8002358 <_isatty>
 8007c98:	1c43      	adds	r3, r0, #1
 8007c9a:	d102      	bne.n	8007ca2 <_isatty_r+0x1a>
 8007c9c:	682b      	ldr	r3, [r5, #0]
 8007c9e:	b103      	cbz	r3, 8007ca2 <_isatty_r+0x1a>
 8007ca0:	6023      	str	r3, [r4, #0]
 8007ca2:	bd38      	pop	{r3, r4, r5, pc}
 8007ca4:	20004cb0 	.word	0x20004cb0

08007ca8 <abort>:
 8007ca8:	b508      	push	{r3, lr}
 8007caa:	2006      	movs	r0, #6
 8007cac:	f000 f82c 	bl	8007d08 <raise>
 8007cb0:	2001      	movs	r0, #1
 8007cb2:	f7fa faf1 	bl	8002298 <_exit>

08007cb6 <_raise_r>:
 8007cb6:	291f      	cmp	r1, #31
 8007cb8:	b538      	push	{r3, r4, r5, lr}
 8007cba:	4605      	mov	r5, r0
 8007cbc:	460c      	mov	r4, r1
 8007cbe:	d904      	bls.n	8007cca <_raise_r+0x14>
 8007cc0:	2316      	movs	r3, #22
 8007cc2:	6003      	str	r3, [r0, #0]
 8007cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8007cc8:	bd38      	pop	{r3, r4, r5, pc}
 8007cca:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007ccc:	b112      	cbz	r2, 8007cd4 <_raise_r+0x1e>
 8007cce:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007cd2:	b94b      	cbnz	r3, 8007ce8 <_raise_r+0x32>
 8007cd4:	4628      	mov	r0, r5
 8007cd6:	f000 f831 	bl	8007d3c <_getpid_r>
 8007cda:	4622      	mov	r2, r4
 8007cdc:	4601      	mov	r1, r0
 8007cde:	4628      	mov	r0, r5
 8007ce0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ce4:	f000 b818 	b.w	8007d18 <_kill_r>
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d00a      	beq.n	8007d02 <_raise_r+0x4c>
 8007cec:	1c59      	adds	r1, r3, #1
 8007cee:	d103      	bne.n	8007cf8 <_raise_r+0x42>
 8007cf0:	2316      	movs	r3, #22
 8007cf2:	6003      	str	r3, [r0, #0]
 8007cf4:	2001      	movs	r0, #1
 8007cf6:	e7e7      	b.n	8007cc8 <_raise_r+0x12>
 8007cf8:	2100      	movs	r1, #0
 8007cfa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007cfe:	4620      	mov	r0, r4
 8007d00:	4798      	blx	r3
 8007d02:	2000      	movs	r0, #0
 8007d04:	e7e0      	b.n	8007cc8 <_raise_r+0x12>
	...

08007d08 <raise>:
 8007d08:	4b02      	ldr	r3, [pc, #8]	@ (8007d14 <raise+0xc>)
 8007d0a:	4601      	mov	r1, r0
 8007d0c:	6818      	ldr	r0, [r3, #0]
 8007d0e:	f7ff bfd2 	b.w	8007cb6 <_raise_r>
 8007d12:	bf00      	nop
 8007d14:	20000018 	.word	0x20000018

08007d18 <_kill_r>:
 8007d18:	b538      	push	{r3, r4, r5, lr}
 8007d1a:	4d07      	ldr	r5, [pc, #28]	@ (8007d38 <_kill_r+0x20>)
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	4604      	mov	r4, r0
 8007d20:	4608      	mov	r0, r1
 8007d22:	4611      	mov	r1, r2
 8007d24:	602b      	str	r3, [r5, #0]
 8007d26:	f7fa faa7 	bl	8002278 <_kill>
 8007d2a:	1c43      	adds	r3, r0, #1
 8007d2c:	d102      	bne.n	8007d34 <_kill_r+0x1c>
 8007d2e:	682b      	ldr	r3, [r5, #0]
 8007d30:	b103      	cbz	r3, 8007d34 <_kill_r+0x1c>
 8007d32:	6023      	str	r3, [r4, #0]
 8007d34:	bd38      	pop	{r3, r4, r5, pc}
 8007d36:	bf00      	nop
 8007d38:	20004cb0 	.word	0x20004cb0

08007d3c <_getpid_r>:
 8007d3c:	f7fa ba94 	b.w	8002268 <_getpid>

08007d40 <_init>:
 8007d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d42:	bf00      	nop
 8007d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d46:	bc08      	pop	{r3}
 8007d48:	469e      	mov	lr, r3
 8007d4a:	4770      	bx	lr

08007d4c <_fini>:
 8007d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d4e:	bf00      	nop
 8007d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d52:	bc08      	pop	{r3}
 8007d54:	469e      	mov	lr, r3
 8007d56:	4770      	bx	lr
