****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-slack_lesser_than 1000.000
	-max_paths 100
	-transition_time
	-crosstalk_delta
	-pba_mode exhaustive
	-sort_by slack
Design : inner
Version: T-2022.03
Date   : Tue Jul 15 21:38:29 2025
****************************************


  Startpoint: top/cu/out_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/cu/out_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                 0.000           0.000     0.000
  clock source latency                                                                         -0.107    -0.107
  clk (in)                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                 17 
  top/cu/RC_CG_HIER_INST2/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.027   0.000   0.014 &  -0.040 r
  top/cu/RC_CG_HIER_INST2/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.030 &  -0.010 r
  top/cu/RC_CG_HIER_INST2/ck_out (net)                             4 
  top/cu/out_reg_2/clk (b15fqn003hn1n02x3)                              0.000   0.007   0.000   0.000 &  -0.010 r
  top/cu/out_reg_2/o (b15fqn003hn1n02x3)                                        0.013           0.049 &   0.039 f
  top/cu/out_2 (net)                                               2 
  top/cu/g622__3680/b (b15and002an1n02x5)                               0.000   0.013   0.000   0.000 &   0.039 f
  top/cu/g622__3680/o (b15and002an1n02x5)                                       0.005           0.019 &   0.058 f
  top/cu/FE_PHN618_n_21 (net)                                      1 
  top/cu/FE_PHC618_n_21/a (b15bfn000an1n02x5)                           0.000   0.005   0.000   0.000 &   0.058 f
  top/cu/FE_PHC618_n_21/o (b15bfn000an1n02x5)                                   0.006           0.015 &   0.074 f
  top/cu/n_21 (net)                                                1 
  top/cu/out_reg_3/d (b15fqn003hn1n02x3)                                0.000   0.006   0.000   0.000 &   0.074 f
  data arrival time                                                                                       0.074

  clock ideal_clock (rise edge)                                                 0.000           0.000     0.000
  clock source latency                                                                         -0.107    -0.107
  clk (in)                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                 17 
  top/cu/RC_CG_HIER_INST2/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.027   0.000   0.014 &  -0.039 r
  top/cu/RC_CG_HIER_INST2/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.030 &  -0.009 r
  top/cu/RC_CG_HIER_INST2/ck_out (net)                             4 
  top/cu/out_reg_3/clk (b15fqn003hn1n02x3)                              0.000   0.007   0.000   0.000 &  -0.009 r
  clock reconvergence pessimism                                                                 0.000    -0.009
  library hold time                                                                             0.000    -0.009
  data required time                                                                                     -0.009
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     -0.009
  data arrival time                                                                                      -0.074
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             0.083


  Startpoint: top/cu/count_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/cu/count_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                 0.000           0.000     0.000
  clock source latency                                                                         -0.107    -0.107
  clk (in)                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                  4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                       0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                            0.017           0.030 &  -0.049 r
  top/CTS_1 (net)                                                 18 
  top/cu/RC_CG_HIER_INST1/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.019   0.000   0.007 &  -0.043 r
  top/cu/RC_CG_HIER_INST1/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.028 &  -0.015 r
  top/cu/RC_CG_HIER_INST1/ck_out (net)                             4 
  top/cu/count_reg_0/clk (b15fqn003hn1n02x3)                            0.000   0.007   0.000   0.000 &  -0.015 r
  top/cu/count_reg_0/o (b15fqn003hn1n02x3)                                      0.023           0.059 &   0.044 f
  top/cu/count_0 (net)                                             4 
  top/cu/g627__2802/b (b15nonb02an1n02x3)                               0.000   0.023   0.000   0.000 &   0.044 f
  top/cu/g627__2802/out0 (b15nonb02an1n02x3)                                    0.013           0.021 &   0.065 r
  top/cu/n_2 (net)                                                 1 
  top/cu/count_reg_0/d (b15fqn003hn1n02x3)                              0.000   0.013   0.000   0.000 &   0.065 r
  data arrival time                                                                                       0.065

  clock ideal_clock (rise edge)                                                 0.000           0.000     0.000
  clock source latency                                                                         -0.107    -0.107
  clk (in)                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                  4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                       0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                            0.018           0.030 &  -0.049 r
  top/CTS_1 (net)                                                 18 
  top/cu/RC_CG_HIER_INST1/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.020   0.000   0.007 &  -0.042 r
  top/cu/RC_CG_HIER_INST1/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.028 &  -0.013 r
  top/cu/RC_CG_HIER_INST1/ck_out (net)                             4 
  top/cu/count_reg_0/clk (b15fqn003hn1n02x3)                            0.000   0.007   0.000   0.000 &  -0.013 r
  clock reconvergence pessimism                                                                 0.000    -0.013
  library hold time                                                                            -0.005    -0.018
  data required time                                                                                     -0.018
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     -0.018
  data arrival time                                                                                      -0.065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             0.083


  Startpoint: top/row_buf_3/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/row_buf_3/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                  Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                               0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                                    0.017           0.030 &  -0.049 r
  top/CTS_1 (net)                                                         18 
  top/row_buf_3/RC_CG_HIER_INST78/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.019   0.000   0.006 &  -0.043 r
  top/row_buf_3/RC_CG_HIER_INST78/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.010           0.030 &  -0.013 r
  top/row_buf_3/RC_CG_HIER_INST78/ck_out (net)                            11 
  top/row_buf_3/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.010   0.000   0.000 &  -0.013 r
  top/row_buf_3/rdptr_reg_0/o (b15fqn003hn1n02x3)                                       0.027           0.065 &   0.052 f
  top/row_buf_3/rdptr_0 (net)                                              6 
  top/row_buf_3/g535/a (b15inv040an1n02x5)                                      0.000   0.027   0.000   0.001 &   0.053 f
  top/row_buf_3/g535/o1 (b15inv040an1n02x5)                                             0.010           0.017 &   0.070 r
  top/row_buf_3/n_13 (net)                                                 1 
  top/row_buf_3/rdptr_reg_0/d (b15fqn003hn1n02x3)                               0.000   0.010   0.000   0.000 &   0.070 r
  data arrival time                                                                                               0.070

  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                               0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                                    0.018           0.030 &  -0.049 r
  top/CTS_1 (net)                                                         18 
  top/row_buf_3/RC_CG_HIER_INST78/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.020   0.000   0.007 &  -0.042 r
  top/row_buf_3/RC_CG_HIER_INST78/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.010           0.031 &  -0.011 r
  top/row_buf_3/RC_CG_HIER_INST78/ck_out (net)                            11 
  top/row_buf_3/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.010   0.000   0.000 &  -0.011 r
  clock reconvergence pessimism                                                                         0.000    -0.011
  library hold time                                                                                    -0.002    -0.013
  data required time                                                                                             -0.013
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             -0.013
  data arrival time                                                                                              -0.070
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     0.083


  Startpoint: top/row_buf_0/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/row_buf_0/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: top/CTS_ccl_a_buf_00002/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                  Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                               0.000   0.015   0.000   0.002 &  -0.084 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                    0.031           0.037 &  -0.047 r
  top/CTS_10 (net)                                                        29 
  top/row_buf_0/RC_CG_HIER_INST60/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.008 &  -0.038 r
  top/row_buf_0/RC_CG_HIER_INST60/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.036 &  -0.002 r
  top/row_buf_0/RC_CG_HIER_INST60/ck_out (net)                            11 
  top/row_buf_0/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.011   0.000   0.000 &  -0.002 r
  top/row_buf_0/rdptr_reg_0/o (b15fqn003hn1n02x3)                                       0.027           0.065 &   0.063 f
  top/row_buf_0/rdptr_0 (net)                                              6 
  top/row_buf_0/g535/a (b15inv040an1n02x5)                                      0.000   0.027   0.000   0.001 &   0.064 f
  top/row_buf_0/g535/o1 (b15inv040an1n02x5)                                             0.010           0.018 &   0.081 r
  top/row_buf_0/n_13 (net)                                                 1 
  top/row_buf_0/rdptr_reg_0/d (b15fqn003hn1n02x3)                               0.000   0.010   0.000   0.000 &   0.081 r
  data arrival time                                                                                               0.081

  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                               0.000   0.015   0.000   0.002 &  -0.083 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                    0.033           0.038 &  -0.045 r
  top/CTS_10 (net)                                                        29 
  top/row_buf_0/RC_CG_HIER_INST60/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.036   0.000   0.009 &  -0.037 r
  top/row_buf_0/RC_CG_HIER_INST60/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.037 &   0.000 r
  top/row_buf_0/RC_CG_HIER_INST60/ck_out (net)                            11 
  top/row_buf_0/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.011   0.000   0.000 &   0.001 r
  clock reconvergence pessimism                                                                        -0.001    -0.001
  library hold time                                                                                    -0.002    -0.002
  data required time                                                                                             -0.002
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             -0.002
  data arrival time                                                                                              -0.081
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     0.084


  Startpoint: top/m21/weight_reg_reg_4
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m31/weight_reg_reg_4
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m21/weight_reg_reg_4/clk (b15fqn003hn1n02x3)                                    0.000   0.029   0.000   0.009 &  -0.006 r
  top/m21/weight_reg_reg_4/o (b15fqn003hn1n02x3)                                              0.040           0.084 &   0.078 f
  top/m21/out_weight[4] (net)                                                    9 
  top/m31/weight_reg_reg_4/d (b15fqn003hn1n02x3)                                      0.000   0.040   0.000   0.001 &   0.079 f
  data arrival time                                                                                                     0.079

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m31/weight_reg_reg_4/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.013 &  -0.001 r
  clock reconvergence pessimism                                                                               0.000    -0.001
  library hold time                                                                                          -0.003    -0.004
  data required time                                                                                                   -0.004
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.004
  data arrival time                                                                                                    -0.079
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.084


  Startpoint: top/row_buf_1/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/row_buf_1/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                  Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                               0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                    0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                         17 
  top/row_buf_1/RC_CG_HIER_INST66/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.016   0.000   0.001 &  -0.053 r
  top/row_buf_1/RC_CG_HIER_INST66/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.029 &  -0.024 r
  top/row_buf_1/RC_CG_HIER_INST66/ck_out (net)                            11 
  top/row_buf_1/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.011   0.000   0.000 &  -0.024 r
  top/row_buf_1/rdptr_reg_0/o (b15fqn003hn1n02x3)                                       0.028           0.066 &   0.043 f
  top/row_buf_1/rdptr_0 (net)                                              6 
  top/row_buf_1/g535/a (b15inv040an1n02x5)                                      0.000   0.028   0.000   0.001 &   0.043 f
  top/row_buf_1/g535/o1 (b15inv040an1n02x5)                                             0.009           0.016 &   0.060 r
  top/row_buf_1/n_13 (net)                                                 1 
  top/row_buf_1/rdptr_reg_0/d (b15fqn003hn1n02x3)                               0.000   0.009   0.000   0.000 &   0.060 r
  data arrival time                                                                                               0.060

  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                               0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                    0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                         17 
  top/row_buf_1/RC_CG_HIER_INST66/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.016   0.000   0.001 &  -0.053 r
  top/row_buf_1/RC_CG_HIER_INST66/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.029 &  -0.023 r
  top/row_buf_1/RC_CG_HIER_INST66/ck_out (net)                            11 
  top/row_buf_1/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.011   0.000   0.000 &  -0.023 r
  clock reconvergence pessimism                                                                         0.000    -0.023
  library hold time                                                                                    -0.001    -0.024
  data required time                                                                                             -0.024
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             -0.024
  data arrival time                                                                                              -0.060
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     0.084


  Startpoint: top/cu/state_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/cu/state_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                       0.000           0.000     0.000
  clock source latency                                                               -0.107    -0.107
  clk (in)                                                            0.004           0.002 &  -0.105 r
  clk (net)                                              1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)               0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                    0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                        4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)             0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                  0.017           0.030 &  -0.049 r
  top/CTS_1 (net)                                       18 
  top/cu/CTS_ccl_a_buf_00001/clk (b15cbf000an1n16x5)          0.000   0.019   0.000   0.006 &  -0.043 r
  top/cu/CTS_ccl_a_buf_00001/clkout (b15cbf000an1n16x5)               0.005           0.023 &  -0.020 r
  top/cu/CTS_1 (net)                                     2 
  top/cu/state_reg_1/clk (b15fqy003hn1n02x3)                  0.000   0.005   0.000   0.000 &  -0.020 r
  top/cu/state_reg_1/o (b15fqy003hn1n02x3)                            0.010           0.044 &   0.024 f
  top/cu/FE_PHN688_state_1 (net)                         1 
  top/cu/FE_PHC688_state_1/a (b15bfn000an1n02x5)              0.000   0.010   0.000   0.000 &   0.024 f
  top/cu/FE_PHC688_state_1/o (b15bfn000an1n02x5)                      0.016           0.026 &   0.051 f
  top/cu/state_1 (net)                                   4 
  top/cu/state_reg_1/si (b15fqy003hn1n02x3)                   0.000   0.016   0.000   0.000 &   0.051 f
  data arrival time                                                                             0.051

  clock ideal_clock (rise edge)                                       0.000           0.000     0.000
  clock source latency                                                               -0.107    -0.107
  clk (in)                                                            0.004           0.002 &  -0.105 r
  clk (net)                                              1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)               0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                    0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                        4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)             0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                  0.018           0.030 &  -0.049 r
  top/CTS_1 (net)                                       18 
  top/cu/CTS_ccl_a_buf_00001/clk (b15cbf000an1n16x5)          0.000   0.020   0.000   0.007 &  -0.042 r
  top/cu/CTS_ccl_a_buf_00001/clkout (b15cbf000an1n16x5)               0.005           0.023 &  -0.019 r
  top/cu/CTS_1 (net)                                     2 
  top/cu/state_reg_1/clk (b15fqy003hn1n02x3)                  0.000   0.005   0.000   0.000 &  -0.019 r
  clock reconvergence pessimism                                                       0.000    -0.019
  library hold time                                                                  -0.015    -0.034
  data required time                                                                           -0.034
  ------------------------------------------------------------------------------------------------------
  data required time                                                                           -0.034
  data arrival time                                                                            -0.051
  ------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.085


  Startpoint: top/cu/row_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/cu/row_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                 0.000           0.000     0.000
  clock source latency                                                                         -0.107    -0.107
  clk (in)                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                  4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                       0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                            0.017           0.030 &  -0.049 r
  top/CTS_1 (net)                                                 18 
  top/cu/RC_CG_HIER_INST3/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.019   0.000   0.006 &  -0.044 r
  top/cu/RC_CG_HIER_INST3/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.027 &  -0.017 r
  top/cu/RC_CG_HIER_INST3/ck_out (net)                             4 
  top/cu/row_reg_1/clk (b15fqn003hn1n02x3)                              0.000   0.007   0.000   0.000 &  -0.017 r
  top/cu/row_reg_1/o (b15fqn003hn1n02x3)                                        0.014           0.051 &   0.034 f
  top/cu/row_1 (net)                                               2 
  top/cu/FE_PHC633_row_1/a (b15bfn000an1n02x5)                          0.000   0.014   0.000   0.000 &   0.034 f
  top/cu/FE_PHC633_row_1/o (b15bfn000an1n02x5)                                  0.005           0.019 &   0.053 f
  top/cu/FE_PHN633_row_1 (net)                                     1 
  top/cu/g632__1881/b (b15and002an1n02x5)                               0.000   0.005   0.000   0.000 &   0.053 f
  top/cu/g632__1881/o (b15and002an1n02x5)                                       0.006           0.016 &   0.070 f
  top/cu/n_18 (net)                                                1 
  top/cu/row_reg_2/d (b15fqn003hn1n02x3)                                0.000   0.006   0.000   0.000 &   0.070 f
  data arrival time                                                                                       0.070

  clock ideal_clock (rise edge)                                                 0.000           0.000     0.000
  clock source latency                                                                         -0.107    -0.107
  clk (in)                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                  4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                       0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                            0.018           0.030 &  -0.049 r
  top/CTS_1 (net)                                                 18 
  top/cu/RC_CG_HIER_INST3/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.020   0.000   0.006 &  -0.043 r
  top/cu/RC_CG_HIER_INST3/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.028 &  -0.015 r
  top/cu/RC_CG_HIER_INST3/ck_out (net)                             4 
  top/cu/row_reg_2/clk (b15fqn003hn1n02x3)                              0.000   0.007   0.000   0.000 &  -0.015 r
  clock reconvergence pessimism                                                                 0.000    -0.015
  library hold time                                                                             0.000    -0.015
  data required time                                                                                     -0.015
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     -0.015
  data arrival time                                                                                      -0.070
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             0.085


  Startpoint: top/op_buf_1/wrptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/op_buf_1/wrptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &  -0.077 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.023           0.029 &  -0.047 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_1/RC_CG_HIER_INST47/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.032   0.000   0.009 &  -0.038 r
  top/op_buf_1/RC_CG_HIER_INST47/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.032 &  -0.006 r
  top/op_buf_1/RC_CG_HIER_INST47/ck_out (net)                             3 
  top/op_buf_1/wrptr_reg_2/clk (b15fqn003hn1n02x3)                             0.000   0.007   0.000   0.000 &  -0.006 r
  top/op_buf_1/wrptr_reg_2/o (b15fqn003hn1n02x3)                                       0.019           0.055 &   0.049 f
  top/op_buf_1/wrptr_2 (net)                                              2 
  top/op_buf_1/g792/b (b15xnrc02an1n02x5)                                      0.000   0.019   0.000   0.000 &   0.049 f
  top/op_buf_1/g792/out0 (b15xnrc02an1n02x5)                                           0.017           0.025 &   0.074 r
  top/op_buf_1/n_24 (net)                                                 1 
  top/op_buf_1/wrptr_reg_2/d (b15fqn003hn1n02x3)                               0.000   0.017   0.000   0.000 &   0.074 r
  data arrival time                                                                                              0.074

  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &  -0.076 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.024           0.030 &  -0.047 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_1/RC_CG_HIER_INST47/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.010 &  -0.037 r
  top/op_buf_1/RC_CG_HIER_INST47/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.032 &  -0.005 r
  top/op_buf_1/RC_CG_HIER_INST47/ck_out (net)                             3 
  top/op_buf_1/wrptr_reg_2/clk (b15fqn003hn1n02x3)                             0.000   0.007   0.000   0.000 &  -0.004 r
  clock reconvergence pessimism                                                                        0.000    -0.004
  library hold time                                                                                   -0.007    -0.011
  data required time                                                                                            -0.011
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            -0.011
  data arrival time                                                                                             -0.074
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.085


  Startpoint: top/op_buf_1/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/op_buf_1/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &  -0.077 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.023           0.029 &  -0.047 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_1/RC_CG_HIER_INST47/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.032   0.000   0.009 &  -0.038 r
  top/op_buf_1/RC_CG_HIER_INST47/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.032 &  -0.006 r
  top/op_buf_1/RC_CG_HIER_INST47/ck_out (net)                             3 
  top/op_buf_1/wrptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.007   0.000   0.000 &  -0.006 r
  top/op_buf_1/wrptr_reg_0/o (b15fqn003hn1n02x3)                                       0.029           0.065 &   0.059 f
  top/op_buf_1/wrptr_0 (net)                                              6 
  top/op_buf_1/g797/a (b15inv040an1n02x5)                                      0.000   0.029   0.000   0.001 &   0.060 f
  top/op_buf_1/g797/o1 (b15inv040an1n02x5)                                             0.010           0.017 &   0.077 r
  top/op_buf_1/n_21 (net)                                                 1 
  top/op_buf_1/wrptr_reg_0/d (b15fqn003hn1n02x3)                               0.000   0.010   0.000   0.000 &   0.077 r
  data arrival time                                                                                              0.077

  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &  -0.076 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.024           0.030 &  -0.047 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_1/RC_CG_HIER_INST47/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.010 &  -0.037 r
  top/op_buf_1/RC_CG_HIER_INST47/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.032 &  -0.005 r
  top/op_buf_1/RC_CG_HIER_INST47/ck_out (net)                             3 
  top/op_buf_1/wrptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.007   0.000   0.000 &  -0.004 r
  clock reconvergence pessimism                                                                        0.000    -0.004
  library hold time                                                                                   -0.004    -0.008
  data required time                                                                                            -0.008
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            -0.008
  data arrival time                                                                                             -0.077
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.085


  Startpoint: top/op_buf_0/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/op_buf_0/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                              0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                   0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                        17 
  top/op_buf_0/RC_CG_HIER_INST41/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.027   0.000   0.014 &  -0.040 r
  top/op_buf_0/RC_CG_HIER_INST41/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.030 &  -0.011 r
  top/op_buf_0/RC_CG_HIER_INST41/ck_out (net)                             3 
  top/op_buf_0/wrptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.006   0.000   0.000 &  -0.011 r
  top/op_buf_0/wrptr_reg_0/o (b15fqn003hn1n02x3)                                       0.029           0.065 &   0.054 f
  top/op_buf_0/wrptr_0 (net)                                              6 
  top/op_buf_0/g798/a (b15inv040an1n02x5)                                      0.000   0.029   0.000   0.001 &   0.055 f
  top/op_buf_0/g798/o1 (b15inv040an1n02x5)                                             0.009           0.017 &   0.072 r
  top/op_buf_0/n_21 (net)                                                 1 
  top/op_buf_0/wrptr_reg_0/d (b15fqn003hn1n02x3)                               0.000   0.009   0.000   0.000 &   0.072 r
  data arrival time                                                                                              0.072

  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                              0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                   0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                        17 
  top/op_buf_0/RC_CG_HIER_INST41/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.027   0.000   0.014 &  -0.040 r
  top/op_buf_0/RC_CG_HIER_INST41/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.030 &  -0.010 r
  top/op_buf_0/RC_CG_HIER_INST41/ck_out (net)                             3 
  top/op_buf_0/wrptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.006   0.000   0.000 &  -0.010 r
  clock reconvergence pessimism                                                                        0.000    -0.010
  library hold time                                                                                   -0.004    -0.013
  data required time                                                                                            -0.013
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            -0.013
  data arrival time                                                                                             -0.072
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.086


  Startpoint: top/wt_buf_3/wrptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/wt_buf_3/wrptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                  Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                               0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                    0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                         17 
  top/wt_buf_3/RC_CG_HIER_INST107/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.018   0.000   0.003 &  -0.052 r
  top/wt_buf_3/RC_CG_HIER_INST107/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.026 &  -0.025 r
  top/wt_buf_3/RC_CG_HIER_INST107/ck_out (net)                             3 
  top/wt_buf_3/wrptr_reg_2/clk (b15fqn003hn1n02x3)                              0.000   0.006   0.000   0.000 &  -0.025 r
  top/wt_buf_3/wrptr_reg_2/o (b15fqn003hn1n02x3)                                        0.018           0.054 &   0.029 f
  top/wt_buf_3/wrptr_2 (net)                                               2 
  top/wt_buf_3/g543/b (b15xnrc02an1n02x5)                                       0.000   0.018   0.000   0.000 &   0.029 f
  top/wt_buf_3/g543/out0 (b15xnrc02an1n02x5)                                            0.018           0.025 &   0.054 r
  top/wt_buf_3/n_6 (net)                                                   1 
  top/wt_buf_3/wrptr_reg_2/d (b15fqn003hn1n02x3)                                0.000   0.018   0.000   0.000 &   0.054 r
  data arrival time                                                                                               0.054

  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                               0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                    0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                         17 
  top/wt_buf_3/RC_CG_HIER_INST107/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.019   0.000   0.003 &  -0.051 r
  top/wt_buf_3/RC_CG_HIER_INST107/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.026 &  -0.025 r
  top/wt_buf_3/RC_CG_HIER_INST107/ck_out (net)                             3 
  top/wt_buf_3/wrptr_reg_2/clk (b15fqn003hn1n02x3)                              0.000   0.006   0.000   0.000 &  -0.025 r
  clock reconvergence pessimism                                                                         0.000    -0.025
  library hold time                                                                                    -0.007    -0.032
  data required time                                                                                             -0.032
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             -0.032
  data arrival time                                                                                              -0.054
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     0.086


  Startpoint: top/row_buf_3/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/row_buf_3/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                  Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                               0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                                    0.017           0.030 &  -0.049 r
  top/CTS_1 (net)                                                         18 
  top/row_buf_3/RC_CG_HIER_INST83/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.019   0.000   0.007 &  -0.043 r
  top/row_buf_3/RC_CG_HIER_INST83/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.026 &  -0.016 r
  top/row_buf_3/RC_CG_HIER_INST83/ck_out (net)                             3 
  top/row_buf_3/wrptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.006   0.000   0.000 &  -0.016 r
  top/row_buf_3/wrptr_reg_0/o (b15fqn003hn1n02x3)                                       0.028           0.064 &   0.047 f
  top/row_buf_3/wrptr_0 (net)                                              7 
  top/row_buf_3/g537/a (b15inv040an1n02x5)                                      0.000   0.028   0.000   0.001 &   0.048 f
  top/row_buf_3/g537/o1 (b15inv040an1n02x5)                                             0.010           0.018 &   0.067 r
  top/row_buf_3/n_12 (net)                                                 1 
  top/row_buf_3/wrptr_reg_0/d (b15fqn003hn1n02x3)                               0.000   0.010   0.000   0.000 &   0.067 r
  data arrival time                                                                                               0.067

  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                               0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                                    0.018           0.030 &  -0.049 r
  top/CTS_1 (net)                                                         18 
  top/row_buf_3/RC_CG_HIER_INST83/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.020   0.000   0.007 &  -0.042 r
  top/row_buf_3/RC_CG_HIER_INST83/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.027 &  -0.015 r
  top/row_buf_3/RC_CG_HIER_INST83/ck_out (net)                             3 
  top/row_buf_3/wrptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.006   0.000   0.000 &  -0.015 r
  clock reconvergence pessimism                                                                         0.000    -0.015
  library hold time                                                                                    -0.004    -0.019
  data required time                                                                                             -0.019
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             -0.019
  data arrival time                                                                                              -0.067
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     0.086


  Startpoint: top/row_buf_2/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/row_buf_2/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                  Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                               0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                                    0.017           0.030 &  -0.049 r
  top/CTS_1 (net)                                                         18 
  top/row_buf_2/RC_CG_HIER_INST77/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.019   0.000   0.004 &  -0.045 r
  top/row_buf_2/RC_CG_HIER_INST77/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.026 &  -0.019 r
  top/row_buf_2/RC_CG_HIER_INST77/ck_out (net)                             3 
  top/row_buf_2/wrptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.006   0.000   0.000 &  -0.019 r
  top/row_buf_2/wrptr_reg_0/o (b15fqn003hn1n02x3)                                       0.028           0.064 &   0.046 f
  top/row_buf_2/wrptr_0 (net)                                              7 
  top/row_buf_2/g537/a (b15inv040an1n02x5)                                      0.000   0.028   0.000   0.001 &   0.047 f
  top/row_buf_2/g537/o1 (b15inv040an1n02x5)                                             0.010           0.018 &   0.064 r
  top/row_buf_2/n_12 (net)                                                 1 
  top/row_buf_2/wrptr_reg_0/d (b15fqn003hn1n02x3)                               0.000   0.010   0.000   0.000 &   0.064 r
  data arrival time                                                                                               0.064

  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                               0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                                    0.018           0.030 &  -0.049 r
  top/CTS_1 (net)                                                         18 
  top/row_buf_2/RC_CG_HIER_INST77/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.020   0.000   0.005 &  -0.044 r
  top/row_buf_2/RC_CG_HIER_INST77/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.027 &  -0.017 r
  top/row_buf_2/RC_CG_HIER_INST77/ck_out (net)                             3 
  top/row_buf_2/wrptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.006   0.000   0.000 &  -0.017 r
  clock reconvergence pessimism                                                                         0.000    -0.017
  library hold time                                                                                    -0.004    -0.021
  data required time                                                                                             -0.021
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             -0.021
  data arrival time                                                                                              -0.064
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     0.086


  Startpoint: top/m11/weight_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m21/weight_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m11/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                    0.000   0.021   0.000   0.003 &  -0.012 r
  top/m11/weight_reg_reg_6/o (b15fqn003hn1n02x3)                                              0.046           0.086 &   0.074 f
  top/m11/out_weight[6] (net)                                                    9 
  top/m21/weight_reg_reg_6/d (b15fqn003hn1n02x3)                                      0.000   0.046   0.000   0.002 &   0.076 f
  data arrival time                                                                                                     0.076

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m21/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                    0.000   0.030   0.000   0.009 &  -0.005 r
  clock reconvergence pessimism                                                                               0.000    -0.005
  library hold time                                                                                          -0.005    -0.010
  data required time                                                                                                   -0.010
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.010
  data arrival time                                                                                                    -0.076
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.086


  Startpoint: top/m23/weight_reg_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m33/weight_reg_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m23/weight_reg_reg_3/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.016 &   0.001 r
  top/m23/weight_reg_reg_3/o (b15fqn003hn1n02x3)                                              0.039           0.085 &   0.086 f
  top/m23/out_weight[3] (net)                                                    9 
  top/m33/weight_reg_reg_3/d (b15fqn003hn1n02x3)                                      0.000   0.039   0.000   0.000 &   0.086 f
  data arrival time                                                                                                     0.086

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m33/weight_reg_reg_3/clk (b15fqn003hn1n02x3)                                    0.000   0.032   0.000   0.017 &   0.003 r
  clock reconvergence pessimism                                                                               0.000     0.003
  library hold time                                                                                          -0.003     0.000
  data required time                                                                                                    0.000
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.000
  data arrival time                                                                                                    -0.086
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.086


  Startpoint: top/m20/weight_reg_reg_7
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m30/weight_reg_reg_7
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m20/weight_reg_reg_7/clk (b15fqn003hn1n02x3)                                      0.000   0.029   0.000   0.008 &  -0.005 r
  top/m20/weight_reg_reg_7/o (b15fqn003hn1n02x3)                                                0.040           0.084 &   0.079 f
  top/m20/out_weight[7] (net)                                                      9 
  top/m30/weight_reg_reg_7/d (b15fqn003hn1n02x3)                                        0.000   0.040   0.000   0.001 &   0.081 f
  data arrival time                                                                                                       0.081

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m30/weight_reg_reg_7/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.010 &  -0.002 r
  clock reconvergence pessimism                                                                                 0.000    -0.002
  library hold time                                                                                            -0.003    -0.005
  data required time                                                                                                     -0.005
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.005
  data arrival time                                                                                                      -0.081
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.086


  Startpoint: top/row_buf_3/wrptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/row_buf_3/wrptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                  Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                               0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                                    0.017           0.030 &  -0.049 r
  top/CTS_1 (net)                                                         18 
  top/row_buf_3/RC_CG_HIER_INST83/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.019   0.000   0.007 &  -0.043 r
  top/row_buf_3/RC_CG_HIER_INST83/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.026 &  -0.016 r
  top/row_buf_3/RC_CG_HIER_INST83/ck_out (net)                             3 
  top/row_buf_3/wrptr_reg_2/clk (b15fqn003hn1n02x3)                             0.000   0.006   0.000   0.000 &  -0.016 r
  top/row_buf_3/wrptr_reg_2/o (b15fqn003hn1n02x3)                                       0.019           0.055 &   0.038 f
  top/row_buf_3/wrptr_2 (net)                                              2 
  top/row_buf_3/g526/b (b15xnrc02an1n02x5)                                      0.000   0.019   0.000   0.000 &   0.038 f
  top/row_buf_3/g526/out0 (b15xnrc02an1n02x5)                                           0.018           0.025 &   0.064 r
  top/row_buf_3/n_18 (net)                                                 1 
  top/row_buf_3/wrptr_reg_2/d (b15fqn003hn1n02x3)                               0.000   0.018   0.000   0.000 &   0.064 r
  data arrival time                                                                                               0.064

  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                               0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                                    0.018           0.030 &  -0.049 r
  top/CTS_1 (net)                                                         18 
  top/row_buf_3/RC_CG_HIER_INST83/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.020   0.000   0.007 &  -0.042 r
  top/row_buf_3/RC_CG_HIER_INST83/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.027 &  -0.015 r
  top/row_buf_3/RC_CG_HIER_INST83/ck_out (net)                             3 
  top/row_buf_3/wrptr_reg_2/clk (b15fqn003hn1n02x3)                             0.000   0.006   0.000   0.000 &  -0.015 r
  clock reconvergence pessimism                                                                         0.000    -0.015
  library hold time                                                                                    -0.008    -0.022
  data required time                                                                                             -0.022
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             -0.022
  data arrival time                                                                                              -0.064
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     0.086


  Startpoint: top/cu/out_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/cu/out_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                 0.000           0.000     0.000
  clock source latency                                                                         -0.107    -0.107
  clk (in)                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                 17 
  top/cu/RC_CG_HIER_INST2/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.027   0.000   0.014 &  -0.040 r
  top/cu/RC_CG_HIER_INST2/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.030 &  -0.010 r
  top/cu/RC_CG_HIER_INST2/ck_out (net)                             4 
  top/cu/out_reg_1/clk (b15fqn003hn1n02x3)                              0.000   0.007   0.000   0.000 &  -0.010 r
  top/cu/out_reg_1/o (b15fqn003hn1n02x3)                                        0.014           0.050 &   0.040 f
  top/cu/out_1 (net)                                               2 
  top/cu/g631__6131/b (b15and002an1n02x5)                               0.000   0.014   0.000   0.000 &   0.040 f
  top/cu/g631__6131/o (b15and002an1n02x5)                                       0.007           0.021 &   0.061 f
  top/cu/n_19 (net)                                                1 
  top/cu/FE_PHC642_n_19/a (b15bfn000an1n02x5)                           0.000   0.007   0.000   0.000 &   0.061 f
  top/cu/FE_PHC642_n_19/o (b15bfn000an1n02x5)                                   0.006           0.016 &   0.077 f
  top/cu/FE_PHN642_n_19 (net)                                      1 
  top/cu/out_reg_2/d (b15fqn003hn1n02x3)                                0.000   0.006   0.000   0.000 &   0.077 f
  data arrival time                                                                                       0.077

  clock ideal_clock (rise edge)                                                 0.000           0.000     0.000
  clock source latency                                                                         -0.107    -0.107
  clk (in)                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                 17 
  top/cu/RC_CG_HIER_INST2/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.027   0.000   0.014 &  -0.039 r
  top/cu/RC_CG_HIER_INST2/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.030 &  -0.009 r
  top/cu/RC_CG_HIER_INST2/ck_out (net)                             4 
  top/cu/out_reg_2/clk (b15fqn003hn1n02x3)                              0.000   0.007   0.000   0.000 &  -0.009 r
  clock reconvergence pessimism                                                                 0.000    -0.009
  library hold time                                                                             0.000    -0.009
  data required time                                                                                     -0.009
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     -0.009
  data arrival time                                                                                      -0.077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             0.086


  Startpoint: top/m13/weight_reg_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m23/weight_reg_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m13/weight_reg_reg_1/clk (b15fqn003hn1n04x3)                                    0.000   0.031   0.000   0.016 &   0.001 r
  top/m13/weight_reg_reg_1/o (b15fqn003hn1n04x3)                                              0.031           0.086 &   0.087 f
  top/m13/out_weight[1] (net)                                                    9 
  top/m23/weight_reg_reg_1/d (b15fqn003hn1n04x3)                                      0.000   0.031   0.000   0.001 &   0.088 f
  data arrival time                                                                                                     0.088

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m23/weight_reg_reg_1/clk (b15fqn003hn1n04x3)                                    0.000   0.032   0.000   0.017 &   0.002 r
  clock reconvergence pessimism                                                                               0.000     0.002
  library hold time                                                                                          -0.001     0.002
  data required time                                                                                                    0.002
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.002
  data arrival time                                                                                                    -0.088
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.086


  Startpoint: top/m22/weight_reg_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m32/weight_reg_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m22/weight_reg_reg_0/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.012 &  -0.003 r
  top/m22/weight_reg_reg_0/o (b15fqn003hn1n02x3)                                              0.041           0.085 &   0.082 f
  top/m22/out_weight[0] (net)                                                    9 
  top/m32/weight_reg_reg_0/d (b15fqn003hn1n04x3)                                      0.000   0.041   0.000   0.002 &   0.084 f
  data arrival time                                                                                                     0.084

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m32/weight_reg_reg_0/clk (b15fqn003hn1n04x3)                                    0.000   0.032   0.000   0.015 &   0.000 r
  clock reconvergence pessimism                                                                               0.000     0.000
  library hold time                                                                                          -0.003    -0.003
  data required time                                                                                                   -0.003
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.003
  data arrival time                                                                                                    -0.084
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.086


  Startpoint: top/m20/in_reg_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m21/in_reg_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock source latency                                                                                     -0.107    -0.107
  clk (in)                                                                                  0.004           0.002 &  -0.105 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clk (b15cilb01hn1n64x5)          0.000   0.017   0.000   0.003 &  -0.051 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clkout (b15cilb01hn1n64x5)               0.020           0.033 &  -0.018 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone2 (net)                             83 
  top/m20/in_reg_reg_0/clk (b15fqn003hn1n04x3)                                      0.000   0.030   0.000   0.014 &  -0.004 r
  top/m20/in_reg_reg_0/o (b15fqn003hn1n04x3)                                                0.032           0.087 &   0.083 f
  top/m20/out_d[0] (net)                                                       9 
  top/m21/in_reg_reg_0/d (b15fqn003hn1n02x3)                                        0.000   0.032   0.000   0.001 &   0.084 f
  data arrival time                                                                                                   0.084

  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock source latency                                                                                     -0.107    -0.107
  clk (in)                                                                                  0.004           0.002 &  -0.105 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clk (b15cilb01hn1n64x5)          0.000   0.018   0.000   0.003 &  -0.051 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clkout (b15cilb01hn1n64x5)               0.020           0.033 &  -0.018 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone2 (net)                             83 
  top/m21/in_reg_reg_0/clk (b15fqn003hn1n02x3)                                      0.000   0.031   0.000   0.016 &  -0.001 r
  clock reconvergence pessimism                                                                             0.000    -0.001
  library hold time                                                                                        -0.001    -0.003
  data required time                                                                                                 -0.003
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 -0.003
  data arrival time                                                                                                  -0.084
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.086


  Startpoint: top/op_buf_3/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/op_buf_3/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: top/CTS_ccl_a_buf_00003/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &  -0.077 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.023           0.029 &  -0.047 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_3/RC_CG_HIER_INST59/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.015 &  -0.032 r
  top/op_buf_3/RC_CG_HIER_INST59/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.032 &  -0.000 r
  top/op_buf_3/RC_CG_HIER_INST59/ck_out (net)                             3 
  top/op_buf_3/wrptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.006   0.000   0.000 &  -0.000 r
  top/op_buf_3/wrptr_reg_0/o (b15fqn003hn1n02x3)                                       0.030           0.066 &   0.066 f
  top/op_buf_3/wrptr_0 (net)                                              6 
  top/op_buf_3/g867/a (b15inv040an1n02x5)                                      0.000   0.030   0.000   0.001 &   0.067 f
  top/op_buf_3/g867/o1 (b15inv040an1n02x5)                                             0.009           0.017 &   0.084 r
  top/op_buf_3/n_21 (net)                                                 1 
  top/op_buf_3/wrptr_reg_0/d (b15fqn003hn1n02x3)                               0.000   0.009   0.000   0.000 &   0.084 r
  data arrival time                                                                                              0.084

  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &  -0.076 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.024           0.030 &  -0.047 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_3/RC_CG_HIER_INST59/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.036   0.000   0.016 &  -0.031 r
  top/op_buf_3/RC_CG_HIER_INST59/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.032 &   0.002 r
  top/op_buf_3/RC_CG_HIER_INST59/ck_out (net)                             3 
  top/op_buf_3/wrptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.006   0.000   0.000 &   0.002 r
  clock reconvergence pessimism                                                                       -0.001     0.001
  library hold time                                                                                   -0.004    -0.003
  data required time                                                                                            -0.003
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            -0.003
  data arrival time                                                                                             -0.084
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.087


  Startpoint: top/m22/weight_reg_reg_4
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m32/weight_reg_reg_4
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m22/weight_reg_reg_4/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.015 &  -0.001 r
  top/m22/weight_reg_reg_4/o (b15fqn003hn1n02x3)                                              0.039           0.084 &   0.083 f
  top/m22/out_weight[4] (net)                                                    9 
  top/m32/weight_reg_reg_4/d (b15fqn003hn1n02x3)                                      0.000   0.039   0.000   0.002 &   0.085 f
  data arrival time                                                                                                     0.085

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m32/weight_reg_reg_4/clk (b15fqn003hn1n02x3)                                    0.000   0.032   0.000   0.015 &   0.001 r
  clock reconvergence pessimism                                                                               0.000     0.001
  library hold time                                                                                          -0.003    -0.002
  data required time                                                                                                   -0.002
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.002
  data arrival time                                                                                                    -0.085
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.087


  Startpoint: top/m23/weight_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m33/weight_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m23/weight_reg_reg_2/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.016 &   0.001 r
  top/m23/weight_reg_reg_2/o (b15fqn003hn1n02x3)                                              0.039           0.085 &   0.086 f
  top/m23/out_weight[2] (net)                                                    9 
  top/m33/weight_reg_reg_2/d (b15fqn003hn1n02x3)                                      0.000   0.039   0.000   0.001 &   0.087 f
  data arrival time                                                                                                     0.087

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m33/weight_reg_reg_2/clk (b15fqn003hn1n02x3)                                    0.000   0.032   0.000   0.017 &   0.002 r
  clock reconvergence pessimism                                                                               0.000     0.002
  library hold time                                                                                          -0.003    -0.000
  data required time                                                                                                   -0.000
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.000
  data arrival time                                                                                                    -0.087
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.087


  Startpoint: top/m11/weight_reg_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m21/weight_reg_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m11/weight_reg_reg_5/clk (b15fqn003hn1n02x3)                                    0.000   0.021   0.000   0.003 &  -0.012 r
  top/m11/weight_reg_reg_5/o (b15fqn003hn1n02x3)                                              0.047           0.087 &   0.075 f
  top/m11/out_weight[5] (net)                                                    9 
  top/m21/weight_reg_reg_5/d (b15fqn003hn1n02x3)                                      0.000   0.047   0.000   0.002 &   0.077 f
  data arrival time                                                                                                     0.077

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m21/weight_reg_reg_5/clk (b15fqn003hn1n02x3)                                    0.000   0.030   0.000   0.009 &  -0.005 r
  clock reconvergence pessimism                                                                               0.000    -0.005
  library hold time                                                                                          -0.005    -0.010
  data required time                                                                                                   -0.010
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.010
  data arrival time                                                                                                    -0.077
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.087


  Startpoint: top/wt_buf_3/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/wt_buf_3/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                  Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                               0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                                    0.017           0.030 &  -0.049 r
  top/CTS_1 (net)                                                         18 
  top/wt_buf_3/RC_CG_HIER_INST102/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.018   0.000   0.002 &  -0.048 r
  top/wt_buf_3/RC_CG_HIER_INST102/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.010           0.030 &  -0.018 r
  top/wt_buf_3/RC_CG_HIER_INST102/ck_out (net)                            11 
  top/wt_buf_3/rdptr_reg_0/clk (b15fqn003hn1n02x3)                              0.000   0.010   0.000   0.001 &  -0.017 r
  top/wt_buf_3/rdptr_reg_0/o (b15fqn003hn1n02x3)                                        0.031           0.069 &   0.051 f
  top/wt_buf_3/rdptr_0 (net)                                               6 
  top/wt_buf_3/g552/a (b15inv040an1n02x5)                                       0.000   0.031   0.000   0.001 &   0.052 f
  top/wt_buf_3/g552/o1 (b15inv040an1n02x5)                                              0.010           0.018 &   0.070 r
  top/wt_buf_3/n_1 (net)                                                   1 
  top/wt_buf_3/rdptr_reg_0/d (b15fqn003hn1n02x3)                                0.000   0.010   0.000   0.000 &   0.070 r
  data arrival time                                                                                               0.070

  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                               0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                                    0.018           0.030 &  -0.049 r
  top/CTS_1 (net)                                                         18 
  top/wt_buf_3/RC_CG_HIER_INST102/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.019   0.000   0.002 &  -0.047 r
  top/wt_buf_3/RC_CG_HIER_INST102/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.031 &  -0.016 r
  top/wt_buf_3/RC_CG_HIER_INST102/ck_out (net)                            11 
  top/wt_buf_3/rdptr_reg_0/clk (b15fqn003hn1n02x3)                              0.000   0.011   0.000   0.001 &  -0.016 r
  clock reconvergence pessimism                                                                         0.000    -0.016
  library hold time                                                                                    -0.002    -0.018
  data required time                                                                                             -0.018
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             -0.018
  data arrival time                                                                                              -0.070
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     0.087


  Startpoint: top/row_buf_0/wrptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/row_buf_0/wrptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: top/CTS_ccl_a_buf_00002/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                  Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                               0.000   0.015   0.000   0.002 &  -0.084 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                    0.031           0.037 &  -0.047 r
  top/CTS_10 (net)                                                        29 
  top/row_buf_0/RC_CG_HIER_INST65/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.033   0.000   0.005 &  -0.042 r
  top/row_buf_0/RC_CG_HIER_INST65/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.032 &  -0.010 r
  top/row_buf_0/RC_CG_HIER_INST65/ck_out (net)                             3 
  top/row_buf_0/wrptr_reg_2/clk (b15fqn003hn1n02x3)                             0.000   0.007   0.000   0.000 &  -0.010 r
  top/row_buf_0/wrptr_reg_2/o (b15fqn003hn1n02x3)                                       0.019           0.056 &   0.046 f
  top/row_buf_0/wrptr_2 (net)                                              2 
  top/row_buf_0/g526/b (b15xnrc02an1n02x5)                                      0.000   0.019   0.000   0.000 &   0.046 f
  top/row_buf_0/g526/out0 (b15xnrc02an1n02x5)                                           0.018           0.025 &   0.072 r
  top/row_buf_0/n_18 (net)                                                 1 
  top/row_buf_0/wrptr_reg_2/d (b15fqn003hn1n02x3)                               0.000   0.018   0.000   0.000 &   0.072 r
  data arrival time                                                                                               0.072

  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                               0.000   0.015   0.000   0.002 &  -0.083 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                    0.033           0.038 &  -0.045 r
  top/CTS_10 (net)                                                        29 
  top/row_buf_0/RC_CG_HIER_INST65/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.035   0.000   0.005 &  -0.040 r
  top/row_buf_0/RC_CG_HIER_INST65/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.033 &  -0.008 r
  top/row_buf_0/RC_CG_HIER_INST65/ck_out (net)                             3 
  top/row_buf_0/wrptr_reg_2/clk (b15fqn003hn1n02x3)                             0.000   0.007   0.000   0.000 &  -0.007 r
  clock reconvergence pessimism                                                                        -0.001    -0.009
  library hold time                                                                                    -0.007    -0.016
  data required time                                                                                             -0.016
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             -0.016
  data arrival time                                                                                              -0.072
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     0.087


  Startpoint: top/cu/row_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/cu/row_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                 0.000           0.000     0.000
  clock source latency                                                                         -0.107    -0.107
  clk (in)                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                  4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                       0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                            0.017           0.030 &  -0.049 r
  top/CTS_1 (net)                                                 18 
  top/cu/RC_CG_HIER_INST3/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.019   0.000   0.006 &  -0.044 r
  top/cu/RC_CG_HIER_INST3/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.027 &  -0.017 r
  top/cu/RC_CG_HIER_INST3/ck_out (net)                             4 
  top/cu/row_reg_2/clk (b15fqn003hn1n02x3)                              0.000   0.007   0.000   0.000 &  -0.017 r
  top/cu/row_reg_2/o (b15fqn003hn1n02x3)                                        0.015           0.051 &   0.035 f
  top/cu/row_2 (net)                                               2 
  top/cu/FE_PHC653_row_2/a (b15bfn000an1n02x5)                          0.000   0.015   0.000   0.000 &   0.035 f
  top/cu/FE_PHC653_row_2/o (b15bfn000an1n02x5)                                  0.005           0.019 &   0.054 f
  top/cu/FE_PHN653_row_2 (net)                                     1 
  top/cu/g623__1617/b (b15and002an1n02x5)                               0.000   0.005   0.000   0.000 &   0.054 f
  top/cu/g623__1617/o (b15and002an1n02x5)                                       0.007           0.018 &   0.072 f
  top/cu/n_20 (net)                                                1 
  top/cu/row_reg_3/d (b15fqn003hn1n02x3)                                0.000   0.007   0.000   0.000 &   0.072 f
  data arrival time                                                                                       0.072

  clock ideal_clock (rise edge)                                                 0.000           0.000     0.000
  clock source latency                                                                         -0.107    -0.107
  clk (in)                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                  4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                       0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                            0.018           0.030 &  -0.049 r
  top/CTS_1 (net)                                                 18 
  top/cu/RC_CG_HIER_INST3/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.020   0.000   0.006 &  -0.043 r
  top/cu/RC_CG_HIER_INST3/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.028 &  -0.015 r
  top/cu/RC_CG_HIER_INST3/ck_out (net)                             4 
  top/cu/row_reg_3/clk (b15fqn003hn1n02x3)                              0.000   0.007   0.000   0.000 &  -0.015 r
  clock reconvergence pessimism                                                                 0.000    -0.015
  library hold time                                                                            -0.001    -0.016
  data required time                                                                                     -0.016
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     -0.016
  data arrival time                                                                                      -0.072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             0.087


  Startpoint: top/op_buf_0/wrptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/op_buf_0/wrptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                              0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                   0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                        17 
  top/op_buf_0/RC_CG_HIER_INST41/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.027   0.000   0.014 &  -0.040 r
  top/op_buf_0/RC_CG_HIER_INST41/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.030 &  -0.011 r
  top/op_buf_0/RC_CG_HIER_INST41/ck_out (net)                             3 
  top/op_buf_0/wrptr_reg_2/clk (b15fqn003hn1n02x3)                             0.000   0.006   0.000   0.000 &  -0.011 r
  top/op_buf_0/wrptr_reg_2/o (b15fqn003hn1n02x3)                                       0.021           0.057 &   0.047 f
  top/op_buf_0/wrptr_2 (net)                                              2 
  top/op_buf_0/g793/b (b15xnrc02an1n02x5)                                      0.000   0.021   0.000   0.000 &   0.047 f
  top/op_buf_0/g793/out0 (b15xnrc02an1n02x5)                                           0.016           0.024 &   0.071 r
  top/op_buf_0/n_24 (net)                                                 1 
  top/op_buf_0/wrptr_reg_2/d (b15fqn003hn1n02x3)                               0.000   0.016   0.000   0.000 &   0.071 r
  data arrival time                                                                                              0.071

  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                              0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                   0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                        17 
  top/op_buf_0/RC_CG_HIER_INST41/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.027   0.000   0.014 &  -0.040 r
  top/op_buf_0/RC_CG_HIER_INST41/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.030 &  -0.010 r
  top/op_buf_0/RC_CG_HIER_INST41/ck_out (net)                             3 
  top/op_buf_0/wrptr_reg_2/clk (b15fqn003hn1n02x3)                             0.000   0.006   0.000   0.000 &  -0.010 r
  clock reconvergence pessimism                                                                        0.000    -0.010
  library hold time                                                                                   -0.007    -0.016
  data required time                                                                                            -0.016
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            -0.016
  data arrival time                                                                                             -0.071
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.087


  Startpoint: top/op_buf_2/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/op_buf_2/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: top/CTS_cid_buf_00006/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &  -0.077 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.023           0.029 &  -0.047 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_2/RC_CG_HIER_INST48/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.032   0.000   0.009 &  -0.038 r
  top/op_buf_2/RC_CG_HIER_INST48/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.014           0.039 &   0.001 r
  top/op_buf_2/RC_CG_HIER_INST48/ck_out (net)                            19 
  top/op_buf_2/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.014   0.000   0.001 &   0.002 r
  top/op_buf_2/rdptr_reg_0/o (b15fqn003hn1n02x3)                                       0.026           0.066 &   0.068 f
  top/op_buf_2/rdptr_0 (net)                                              6 
  top/op_buf_2/g868/a (b15inv020an1n03x5)                                      0.000   0.026   0.000   0.001 &   0.069 f
  top/op_buf_2/g868/o1 (b15inv020an1n03x5)                                             0.012           0.022 &   0.090 r
  top/op_buf_2/n_20 (net)                                                 1 
  top/op_buf_2/rdptr_reg_0/d (b15fqn003hn1n02x3)                               0.000   0.012   0.000   0.000 &   0.090 r
  data arrival time                                                                                              0.090

  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &  -0.076 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.024           0.030 &  -0.047 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_2/RC_CG_HIER_INST48/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.010 &  -0.037 r
  top/op_buf_2/RC_CG_HIER_INST48/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.015           0.039 &   0.003 r
  top/op_buf_2/RC_CG_HIER_INST48/ck_out (net)                            19 
  top/op_buf_2/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.015   0.000   0.001 &   0.004 r
  clock reconvergence pessimism                                                                       -0.000     0.003
  library hold time                                                                                   -0.000     0.003
  data required time                                                                                             0.003
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             0.003
  data arrival time                                                                                             -0.090
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.087


  Startpoint: top/m01/weight_reg_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m11/weight_reg_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m01/weight_reg_reg_1/clk (b15fqn003hn1n02x3)                                      0.000   0.028   0.000   0.004 &  -0.008 r
  top/m01/weight_reg_reg_1/o (b15fqn003hn1n02x3)                                                0.039           0.083 &   0.074 f
  top/m01/out_weight[1] (net)                                                      9 
  top/m11/weight_reg_reg_1/d (b15fqn003hn1n04x3)                                        0.000   0.039   0.000   0.001 &   0.075 f
  data arrival time                                                                                                       0.075

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m11/weight_reg_reg_1/clk (b15fqn003hn1n04x3)                                      0.000   0.028   0.000   0.003 &  -0.008 r
  clock reconvergence pessimism                                                                                 0.000    -0.008
  library hold time                                                                                            -0.004    -0.012
  data required time                                                                                                     -0.012
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.012
  data arrival time                                                                                                      -0.075
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.087


  Startpoint: top/m21/weight_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m31/weight_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m21/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                    0.000   0.029   0.000   0.009 &  -0.006 r
  top/m21/weight_reg_reg_6/o (b15fqn003hn1n02x3)                                              0.044           0.088 &   0.081 f
  top/m21/out_weight[6] (net)                                                    9 
  top/m31/weight_reg_reg_6/d (b15fqn003hn1n02x3)                                      0.000   0.044   0.000   0.001 &   0.083 f
  data arrival time                                                                                                     0.083

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m31/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.013 &  -0.001 r
  clock reconvergence pessimism                                                                               0.000    -0.001
  library hold time                                                                                          -0.004    -0.005
  data required time                                                                                                   -0.005
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.005
  data arrival time                                                                                                    -0.083
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.088


  Startpoint: top/op_buf_1/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/op_buf_1/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: top/CTS_ccl_a_buf_00003/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &  -0.077 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.023           0.029 &  -0.047 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_1/RC_CG_HIER_INST42/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.013 &  -0.034 r
  top/op_buf_1/RC_CG_HIER_INST42/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.014           0.039 &   0.005 r
  top/op_buf_1/RC_CG_HIER_INST42/ck_out (net)                            19 
  top/op_buf_1/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.015   0.000   0.001 &   0.006 r
  top/op_buf_1/rdptr_reg_0/o (b15fqn003hn1n02x3)                                       0.028           0.068 &   0.074 f
  top/op_buf_1/rdptr_0 (net)                                              6 
  top/op_buf_1/g798/a (b15inv000an1n02x5)                                      0.000   0.028   0.000   0.001 &   0.075 f
  top/op_buf_1/g798/o1 (b15inv000an1n02x5)                                             0.012           0.021 &   0.095 r
  top/op_buf_1/n_20 (net)                                                 1 
  top/op_buf_1/rdptr_reg_0/d (b15fqn003hn1n02x3)                               0.000   0.012   0.000   0.000 &   0.095 r
  data arrival time                                                                                              0.095

  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &  -0.076 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.024           0.030 &  -0.047 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_1/RC_CG_HIER_INST42/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.036   0.000   0.014 &  -0.033 r
  top/op_buf_1/RC_CG_HIER_INST42/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.015           0.040 &   0.007 r
  top/op_buf_1/RC_CG_HIER_INST42/ck_out (net)                            19 
  top/op_buf_1/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.015   0.000   0.001 &   0.008 r
  clock reconvergence pessimism                                                                       -0.001     0.007
  library hold time                                                                                   -0.000     0.007
  data required time                                                                                             0.007
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             0.007
  data arrival time                                                                                             -0.095
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.088


  Startpoint: top/wt_buf_0/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/wt_buf_0/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: top/CTS_ccl_a_buf_00002/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                              0.000   0.015   0.000   0.002 &  -0.084 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                   0.031           0.037 &  -0.047 r
  top/CTS_10 (net)                                                       29 
  top/wt_buf_0/RC_CG_HIER_INST84/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.033   0.000   0.004 &  -0.043 r
  top/wt_buf_0/RC_CG_HIER_INST84/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.036 &  -0.007 r
  top/wt_buf_0/RC_CG_HIER_INST84/ck_out (net)                            11 
  top/wt_buf_0/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.011   0.000   0.001 &  -0.006 r
  top/wt_buf_0/rdptr_reg_0/o (b15fqn003hn1n02x3)                                       0.028           0.066 &   0.060 f
  top/wt_buf_0/rdptr_0 (net)                                              6 
  top/wt_buf_0/g552/a (b15inv000an1n02x5)                                      0.000   0.028   0.000   0.001 &   0.061 f
  top/wt_buf_0/g552/o1 (b15inv000an1n02x5)                                             0.011           0.020 &   0.081 r
  top/wt_buf_0/n_13 (net)                                                 1 
  top/wt_buf_0/rdptr_reg_0/d (b15fqn003hn1n02x3)                               0.000   0.011   0.000   0.000 &   0.081 r
  data arrival time                                                                                              0.081

  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                              0.000   0.015   0.000   0.002 &  -0.083 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                   0.033           0.038 &  -0.045 r
  top/CTS_10 (net)                                                       29 
  top/wt_buf_0/RC_CG_HIER_INST84/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.035   0.000   0.004 &  -0.042 r
  top/wt_buf_0/RC_CG_HIER_INST84/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.037 &  -0.005 r
  top/wt_buf_0/RC_CG_HIER_INST84/ck_out (net)                            11 
  top/wt_buf_0/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.011   0.000   0.001 &  -0.004 r
  clock reconvergence pessimism                                                                       -0.001    -0.005
  library hold time                                                                                   -0.002    -0.007
  data required time                                                                                            -0.007
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            -0.007
  data arrival time                                                                                             -0.081
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.088


  Startpoint: top/op_buf_0/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/op_buf_0/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &  -0.077 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.023           0.029 &  -0.047 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_0/RC_CG_HIER_INST36/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.031   0.000   0.006 &  -0.041 r
  top/op_buf_0/RC_CG_HIER_INST36/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.015           0.038 &  -0.003 r
  top/op_buf_0/RC_CG_HIER_INST36/ck_out (net)                            19 
  top/op_buf_0/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.016   0.000   0.002 &  -0.001 r
  top/op_buf_0/rdptr_reg_0/o (b15fqn003hn1n02x3)                                       0.027           0.068 &   0.067 f
  top/op_buf_0/rdptr_0 (net)                                              6 
  top/op_buf_0/g799/a (b15inv000an1n02x5)                                      0.000   0.027   0.000   0.001 &   0.067 f
  top/op_buf_0/g799/o1 (b15inv000an1n02x5)                                             0.012           0.021 &   0.089 r
  top/op_buf_0/n_20 (net)                                                 1 
  top/op_buf_0/rdptr_reg_0/d (b15fqn003hn1n02x3)                               0.000   0.012   0.000   0.000 &   0.089 r
  data arrival time                                                                                              0.089

  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &  -0.076 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.024           0.030 &  -0.047 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_0/RC_CG_HIER_INST36/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.032   0.000   0.007 &  -0.040 r
  top/op_buf_0/RC_CG_HIER_INST36/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.015           0.039 &  -0.001 r
  top/op_buf_0/RC_CG_HIER_INST36/ck_out (net)                            19 
  top/op_buf_0/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.016   0.000   0.002 &   0.000 r
  clock reconvergence pessimism                                                                        0.000     0.000
  library hold time                                                                                    0.000     0.001
  data required time                                                                                             0.001
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             0.001
  data arrival time                                                                                             -0.089
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.088


  Startpoint: top/m21/weight_reg_reg_7
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m31/weight_reg_reg_7
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m21/weight_reg_reg_7/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.012 &  -0.004 r
  top/m21/weight_reg_reg_7/o (b15fqn003hn1n02x3)                                              0.041           0.085 &   0.082 f
  top/m21/out_weight[7] (net)                                                    9 
  top/m31/weight_reg_reg_7/d (b15fqn003hn1n02x3)                                      0.000   0.041   0.000   0.002 &   0.084 f
  data arrival time                                                                                                     0.084

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m31/weight_reg_reg_7/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.013 &  -0.001 r
  clock reconvergence pessimism                                                                               0.000    -0.001
  library hold time                                                                                          -0.003    -0.005
  data required time                                                                                                   -0.005
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.005
  data arrival time                                                                                                    -0.084
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.088


  Startpoint: top/cu/state_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/cu/state_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                       0.000           0.000     0.000
  clock source latency                                                               -0.107    -0.107
  clk (in)                                                            0.004           0.002 &  -0.105 r
  clk (net)                                              1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)               0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                    0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                        4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)             0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                  0.017           0.030 &  -0.049 r
  top/CTS_1 (net)                                       18 
  top/cu/CTS_ccl_a_buf_00001/clk (b15cbf000an1n16x5)          0.000   0.019   0.000   0.006 &  -0.043 r
  top/cu/CTS_ccl_a_buf_00001/clkout (b15cbf000an1n16x5)               0.005           0.023 &  -0.020 r
  top/cu/CTS_1 (net)                                     2 
  top/cu/state_reg_0/clk (b15fqy003hn1n02x3)                  0.000   0.005   0.000   0.000 &  -0.020 r
  top/cu/state_reg_0/o (b15fqy003hn1n02x3)                            0.010           0.044 &   0.024 f
  top/cu/FE_PHN692_state_0 (net)                         1 
  top/cu/FE_PHC692_state_0/a (b15bfn000an1n02x5)              0.000   0.010   0.000   0.000 &   0.024 f
  top/cu/FE_PHC692_state_0/o (b15bfn000an1n02x5)                      0.020           0.029 &   0.053 f
  top/cu/state_0 (net)                                   5 
  top/cu/state_reg_0/si (b15fqy003hn1n02x3)                   0.000   0.020   0.000   0.000 &   0.053 f
  data arrival time                                                                             0.053

  clock ideal_clock (rise edge)                                       0.000           0.000     0.000
  clock source latency                                                               -0.107    -0.107
  clk (in)                                                            0.004           0.002 &  -0.105 r
  clk (net)                                              1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)               0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                    0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                        4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)             0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                  0.018           0.030 &  -0.049 r
  top/CTS_1 (net)                                       18 
  top/cu/CTS_ccl_a_buf_00001/clk (b15cbf000an1n16x5)          0.000   0.020   0.000   0.007 &  -0.042 r
  top/cu/CTS_ccl_a_buf_00001/clkout (b15cbf000an1n16x5)               0.005           0.023 &  -0.019 r
  top/cu/CTS_1 (net)                                     2 
  top/cu/state_reg_0/clk (b15fqy003hn1n02x3)                  0.000   0.005   0.000   0.000 &  -0.019 r
  clock reconvergence pessimism                                                       0.000    -0.019
  library hold time                                                                  -0.017    -0.035
  data required time                                                                           -0.035
  ------------------------------------------------------------------------------------------------------
  data required time                                                                           -0.035
  data arrival time                                                                            -0.053
  ------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                   0.088


  Startpoint: top/row_buf_0/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/row_buf_0/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: top/CTS_ccl_a_buf_00002/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                  Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                               0.000   0.015   0.000   0.002 &  -0.084 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                    0.031           0.037 &  -0.047 r
  top/CTS_10 (net)                                                        29 
  top/row_buf_0/RC_CG_HIER_INST65/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.033   0.000   0.005 &  -0.042 r
  top/row_buf_0/RC_CG_HIER_INST65/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.032 &  -0.010 r
  top/row_buf_0/RC_CG_HIER_INST65/ck_out (net)                             3 
  top/row_buf_0/wrptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.007   0.000   0.000 &  -0.010 r
  top/row_buf_0/wrptr_reg_0/o (b15fqn003hn1n02x3)                                       0.030           0.066 &   0.057 f
  top/row_buf_0/wrptr_0 (net)                                              7 
  top/row_buf_0/g537/a (b15inv040an1n02x5)                                      0.000   0.030   0.000   0.001 &   0.058 f
  top/row_buf_0/g537/o1 (b15inv040an1n02x5)                                             0.010           0.018 &   0.076 r
  top/row_buf_0/n_12 (net)                                                 1 
  top/row_buf_0/wrptr_reg_0/d (b15fqn003hn1n02x3)                               0.000   0.010   0.000   0.000 &   0.076 r
  data arrival time                                                                                               0.076

  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                               0.000   0.015   0.000   0.002 &  -0.083 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                    0.033           0.038 &  -0.045 r
  top/CTS_10 (net)                                                        29 
  top/row_buf_0/RC_CG_HIER_INST65/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.035   0.000   0.005 &  -0.040 r
  top/row_buf_0/RC_CG_HIER_INST65/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.033 &  -0.008 r
  top/row_buf_0/RC_CG_HIER_INST65/ck_out (net)                             3 
  top/row_buf_0/wrptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.007   0.000   0.000 &  -0.007 r
  clock reconvergence pessimism                                                                        -0.001    -0.009
  library hold time                                                                                    -0.004    -0.012
  data required time                                                                                             -0.012
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             -0.012
  data arrival time                                                                                              -0.076
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     0.089


  Startpoint: top/op_buf_2/wrptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/op_buf_2/wrptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &  -0.077 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.023           0.029 &  -0.047 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_2/RC_CG_HIER_INST53/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.032   0.000   0.009 &  -0.038 r
  top/op_buf_2/RC_CG_HIER_INST53/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.032 &  -0.006 r
  top/op_buf_2/RC_CG_HIER_INST53/ck_out (net)                             3 
  top/op_buf_2/wrptr_reg_2/clk (b15fqn003hn1n02x3)                             0.000   0.006   0.000   0.000 &  -0.006 r
  top/op_buf_2/wrptr_reg_2/o (b15fqn003hn1n02x3)                                       0.019           0.055 &   0.048 f
  top/op_buf_2/wrptr_2 (net)                                              2 
  top/op_buf_2/g862/b (b15xnrc02an1n02x5)                                      0.000   0.019   0.000   0.000 &   0.048 f
  top/op_buf_2/g862/out0 (b15xnrc02an1n02x5)                                           0.021           0.027 &   0.076 r
  top/op_buf_2/n_24 (net)                                                 1 
  top/op_buf_2/wrptr_reg_2/d (b15fqn003hn1n02x3)                               0.000   0.021   0.000   0.000 &   0.076 r
  data arrival time                                                                                              0.076

  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &  -0.076 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.024           0.030 &  -0.047 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_2/RC_CG_HIER_INST53/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.010 &  -0.037 r
  top/op_buf_2/RC_CG_HIER_INST53/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.032 &  -0.005 r
  top/op_buf_2/RC_CG_HIER_INST53/ck_out (net)                             3 
  top/op_buf_2/wrptr_reg_2/clk (b15fqn003hn1n02x3)                             0.000   0.007   0.000   0.000 &  -0.005 r
  clock reconvergence pessimism                                                                        0.000    -0.005
  library hold time                                                                                   -0.008    -0.013
  data required time                                                                                            -0.013
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            -0.013
  data arrival time                                                                                             -0.076
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.089


  Startpoint: top/m30/in_reg_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m31/in_reg_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock source latency                                                                                     -0.107    -0.107
  clk (in)                                                                                  0.004           0.002 &  -0.105 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &  -0.041 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &  -0.001 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m30/in_reg_reg_5/clk (b15fqn003hn1n02x3)                                      0.000   0.029   0.000   0.007 &   0.006 r
  top/m30/in_reg_reg_5/o (b15fqn003hn1n02x3)                                                0.045           0.087 &   0.093 f
  top/m30/out_d[5] (net)                                                       9 
  top/m31/in_reg_reg_5/d (b15fqn003hn1n02x3)                                        0.000   0.045   0.000   0.002 &   0.095 f
  data arrival time                                                                                                   0.095

  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock source latency                                                                                     -0.107    -0.107
  clk (in)                                                                                  0.004           0.002 &  -0.105 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.027   0.000   0.013 &  -0.041 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.041 &   0.000 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m31/in_reg_reg_5/clk (b15fqn003hn1n02x3)                                      0.000   0.031   0.000   0.010 &   0.011 r
  clock reconvergence pessimism                                                                             0.000     0.011
  library hold time                                                                                        -0.004     0.006
  data required time                                                                                                  0.006
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.006
  data arrival time                                                                                                  -0.095
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.089


  Startpoint: top/m20/in_reg_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m21/in_reg_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock source latency                                                                                     -0.107    -0.107
  clk (in)                                                                                  0.004           0.002 &  -0.105 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clk (b15cilb01hn1n64x5)          0.000   0.017   0.000   0.003 &  -0.051 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clkout (b15cilb01hn1n64x5)               0.020           0.033 &  -0.018 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone2 (net)                             83 
  top/m20/in_reg_reg_5/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.013 &  -0.005 r
  top/m20/in_reg_reg_5/o (b15fqn003hn1n02x3)                                                0.043           0.087 &   0.082 f
  top/m20/out_d[5] (net)                                                       9 
  top/m21/in_reg_reg_5/d (b15fqn003hn1n02x3)                                        0.000   0.043   0.000   0.002 &   0.083 f
  data arrival time                                                                                                   0.083

  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock source latency                                                                                     -0.107    -0.107
  clk (in)                                                                                  0.004           0.002 &  -0.105 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clk (b15cilb01hn1n64x5)          0.000   0.018   0.000   0.003 &  -0.051 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clkout (b15cilb01hn1n64x5)               0.020           0.033 &  -0.018 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone2 (net)                             83 
  top/m21/in_reg_reg_5/clk (b15fqn003hn1n02x3)                                      0.000   0.031   0.000   0.016 &  -0.002 r
  clock reconvergence pessimism                                                                             0.000    -0.002
  library hold time                                                                                        -0.004    -0.005
  data required time                                                                                                 -0.005
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 -0.005
  data arrival time                                                                                                  -0.083
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.089


  Startpoint: top/m23/weight_reg_reg_4
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m33/weight_reg_reg_4
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m23/weight_reg_reg_4/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.016 &   0.001 r
  top/m23/weight_reg_reg_4/o (b15fqn003hn1n02x3)                                              0.042           0.087 &   0.088 f
  top/m23/out_weight[4] (net)                                                    9 
  top/m33/weight_reg_reg_4/d (b15fqn003hn1n02x3)                                      0.000   0.042   0.000   0.001 &   0.088 f
  data arrival time                                                                                                     0.088

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m33/weight_reg_reg_4/clk (b15fqn003hn1n02x3)                                    0.000   0.032   0.000   0.017 &   0.003 r
  clock reconvergence pessimism                                                                               0.000     0.003
  library hold time                                                                                          -0.003    -0.001
  data required time                                                                                                   -0.001
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.001
  data arrival time                                                                                                    -0.088
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.089


  Startpoint: top/m22/weight_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m32/weight_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m22/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.014 &  -0.001 r
  top/m22/weight_reg_reg_6/o (b15fqn003hn1n02x3)                                              0.043           0.087 &   0.086 f
  top/m22/out_weight[6] (net)                                                    9 
  top/m32/weight_reg_reg_6/d (b15fqn003hn1n02x3)                                      0.000   0.043   0.000   0.002 &   0.088 f
  data arrival time                                                                                                     0.088

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m32/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                    0.000   0.032   0.000   0.017 &   0.002 r
  clock reconvergence pessimism                                                                               0.000     0.002
  library hold time                                                                                          -0.003    -0.001
  data required time                                                                                                   -0.001
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.001
  data arrival time                                                                                                    -0.088
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.089


  Startpoint: top/m10/weight_reg_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m20/weight_reg_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m10/weight_reg_reg_1/clk (b15fqn003hn1n04x3)                                      0.000   0.028   0.000   0.005 &  -0.007 r
  top/m10/weight_reg_reg_1/o (b15fqn003hn1n04x3)                                                0.035           0.088 &   0.081 f
  top/m10/out_weight[1] (net)                                                      9 
  top/m20/weight_reg_reg_1/d (b15fqn003hn1n04x3)                                        0.000   0.035   0.000   0.003 &   0.083 f
  data arrival time                                                                                                       0.083

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m20/weight_reg_reg_1/clk (b15fqn003hn1n04x3)                                      0.000   0.030   0.000   0.008 &  -0.004 r
  clock reconvergence pessimism                                                                                 0.000    -0.004
  library hold time                                                                                            -0.002    -0.006
  data required time                                                                                                     -0.006
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.006
  data arrival time                                                                                                      -0.083
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.089


  Startpoint: top/m21/weight_reg_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m31/weight_reg_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m21/weight_reg_reg_3/clk (b15fqn003hn1n02x3)                                      0.000   0.029   0.000   0.008 &  -0.005 r
  top/m21/weight_reg_reg_3/o (b15fqn003hn1n02x3)                                                0.042           0.086 &   0.081 f
  top/m21/out_weight[3] (net)                                                      9 
  top/m31/weight_reg_reg_3/d (b15fqn003hn1n02x3)                                        0.000   0.042   0.000   0.002 &   0.083 f
  data arrival time                                                                                                       0.083

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m31/weight_reg_reg_3/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.009 &  -0.002 r
  clock reconvergence pessimism                                                                                 0.000    -0.002
  library hold time                                                                                            -0.004    -0.006
  data required time                                                                                                     -0.006
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.006
  data arrival time                                                                                                      -0.083
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.089


  Startpoint: top/wt_buf_2/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/wt_buf_2/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: top/CTS_ccl_a_buf_00002/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                              0.000   0.015   0.000   0.002 &  -0.084 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                   0.031           0.037 &  -0.047 r
  top/CTS_10 (net)                                                       29 
  top/wt_buf_2/RC_CG_HIER_INST96/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.033   0.000   0.004 &  -0.042 r
  top/wt_buf_2/RC_CG_HIER_INST96/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.010           0.035 &  -0.007 r
  top/wt_buf_2/RC_CG_HIER_INST96/ck_out (net)                            11 
  top/wt_buf_2/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.010   0.000   0.000 &  -0.007 r
  top/wt_buf_2/rdptr_reg_0/o (b15fqn003hn1n02x3)                                       0.033           0.070 &   0.063 f
  top/wt_buf_2/rdptr_0 (net)                                              6 
  top/wt_buf_2/g552/a (b15inv040an1n02x5)                                      0.000   0.033   0.000   0.000 &   0.064 f
  top/wt_buf_2/g552/o1 (b15inv040an1n02x5)                                             0.010           0.018 &   0.082 r
  top/wt_buf_2/n_13 (net)                                                 1 
  top/wt_buf_2/rdptr_reg_0/d (b15fqn003hn1n02x3)                               0.000   0.010   0.000   0.000 &   0.082 r
  data arrival time                                                                                              0.082

  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                              0.000   0.015   0.000   0.002 &  -0.083 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                   0.033           0.038 &  -0.045 r
  top/CTS_10 (net)                                                       29 
  top/wt_buf_2/RC_CG_HIER_INST96/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.004 &  -0.041 r
  top/wt_buf_2/RC_CG_HIER_INST96/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.036 &  -0.005 r
  top/wt_buf_2/RC_CG_HIER_INST96/ck_out (net)                            11 
  top/wt_buf_2/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.011   0.000   0.000 &  -0.005 r
  clock reconvergence pessimism                                                                       -0.001    -0.006
  library hold time                                                                                   -0.002    -0.008
  data required time                                                                                            -0.008
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            -0.008
  data arrival time                                                                                             -0.082
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.089


  Startpoint: top/m20/in_reg_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m21/in_reg_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock source latency                                                                                     -0.107    -0.107
  clk (in)                                                                                  0.004           0.002 &  -0.105 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clk (b15cilb01hn1n64x5)          0.000   0.017   0.000   0.003 &  -0.051 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clkout (b15cilb01hn1n64x5)               0.020           0.033 &  -0.018 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone2 (net)                             83 
  top/m20/in_reg_reg_1/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.014 &  -0.004 r
  top/m20/in_reg_reg_1/o (b15fqn003hn1n02x3)                                                0.043           0.087 &   0.082 f
  top/m20/out_d[1] (net)                                                       9 
  top/m21/in_reg_reg_1/d (b15fqn003hn1n02x3)                                        0.000   0.043   0.000   0.002 &   0.084 f
  data arrival time                                                                                                   0.084

  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock source latency                                                                                     -0.107    -0.107
  clk (in)                                                                                  0.004           0.002 &  -0.105 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clk (b15cilb01hn1n64x5)          0.000   0.018   0.000   0.003 &  -0.051 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clkout (b15cilb01hn1n64x5)               0.020           0.033 &  -0.018 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone2 (net)                             83 
  top/m21/in_reg_reg_1/clk (b15fqn003hn1n02x3)                                      0.000   0.031   0.000   0.016 &  -0.001 r
  clock reconvergence pessimism                                                                             0.000    -0.001
  library hold time                                                                                        -0.004    -0.005
  data required time                                                                                                 -0.005
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 -0.005
  data arrival time                                                                                                  -0.084
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.089


  Startpoint: top/m00/weight_reg_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m10/weight_reg_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m00/weight_reg_reg_0/clk (b15fqn003hn1n04x3)                                      0.000   0.029   0.000   0.006 &  -0.007 r
  top/m00/weight_reg_reg_0/o (b15fqn003hn1n04x3)                                                0.032           0.087 &   0.080 f
  top/m00/out_weight[0] (net)                                                      9 
  top/m10/weight_reg_reg_0/d (b15fqn003hn1n04x3)                                        0.000   0.032   0.000   0.001 &   0.081 f
  data arrival time                                                                                                       0.081

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m10/weight_reg_reg_0/clk (b15fqn003hn1n04x3)                                      0.000   0.029   0.000   0.005 &  -0.007 r
  clock reconvergence pessimism                                                                                 0.000    -0.007
  library hold time                                                                                            -0.002    -0.008
  data required time                                                                                                     -0.008
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.008
  data arrival time                                                                                                      -0.081
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.089


  Startpoint: top/m13/weight_reg_reg_4
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m23/weight_reg_reg_4
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m13/weight_reg_reg_4/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.016 &   0.001 r
  top/m13/weight_reg_reg_4/o (b15fqn003hn1n02x3)                                              0.042           0.086 &   0.086 f
  top/m13/out_weight[4] (net)                                                    9 
  top/m23/weight_reg_reg_4/d (b15fqn003hn1n02x3)                                      0.000   0.042   0.000   0.002 &   0.088 f
  data arrival time                                                                                                     0.088

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m23/weight_reg_reg_4/clk (b15fqn003hn1n02x3)                                    0.000   0.032   0.000   0.017 &   0.002 r
  clock reconvergence pessimism                                                                               0.000     0.002
  library hold time                                                                                          -0.003    -0.001
  data required time                                                                                                   -0.001
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.001
  data arrival time                                                                                                    -0.088
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.090


  Startpoint: top/m20/weight_reg_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m30/weight_reg_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m20/weight_reg_reg_1/clk (b15fqn003hn1n04x3)                                      0.000   0.029   0.000   0.008 &  -0.005 r
  top/m20/weight_reg_reg_1/o (b15fqn003hn1n04x3)                                                0.035           0.089 &   0.084 f
  top/m20/out_weight[1] (net)                                                      9 
  top/m30/weight_reg_reg_1/d (b15fqn003hn1n04x3)                                        0.000   0.035   0.000   0.002 &   0.086 f
  data arrival time                                                                                                       0.086

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m30/weight_reg_reg_1/clk (b15fqn003hn1n04x3)                                      0.000   0.030   0.000   0.010 &  -0.002 r
  clock reconvergence pessimism                                                                                 0.000    -0.002
  library hold time                                                                                            -0.002    -0.004
  data required time                                                                                                     -0.004
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.004
  data arrival time                                                                                                      -0.086
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.090


  Startpoint: top/cu/row_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/cu/row_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                 0.000           0.000     0.000
  clock source latency                                                                         -0.107    -0.107
  clk (in)                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                  4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                       0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                            0.017           0.030 &  -0.049 r
  top/CTS_1 (net)                                                 18 
  top/cu/RC_CG_HIER_INST3/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.019   0.000   0.006 &  -0.044 r
  top/cu/RC_CG_HIER_INST3/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.027 &  -0.017 r
  top/cu/RC_CG_HIER_INST3/ck_out (net)                             4 
  top/cu/row_reg_0/clk (b15fqn003hn1n02x3)                              0.000   0.007   0.000   0.000 &  -0.017 r
  top/cu/row_reg_0/o (b15fqn003hn1n02x3)                                        0.017           0.053 &   0.036 f
  top/cu/row_0 (net)                                               2 
  top/cu/FE_PHC657_row_0/a (b15bfn000an1n02x5)                          0.000   0.017   0.000   0.000 &   0.036 f
  top/cu/FE_PHC657_row_0/o (b15bfn000an1n02x5)                                  0.006           0.021 &   0.058 f
  top/cu/FE_PHN657_row_0 (net)                                     1 
  top/cu/g637__4733/b (b15and002an1n02x5)                               0.000   0.006   0.000   0.000 &   0.058 f
  top/cu/g637__4733/o (b15and002an1n02x5)                                       0.006           0.017 &   0.075 f
  top/cu/n_16 (net)                                                1 
  top/cu/row_reg_1/d (b15fqn003hn1n02x3)                                0.000   0.006   0.000   0.000 &   0.075 f
  data arrival time                                                                                       0.075

  clock ideal_clock (rise edge)                                                 0.000           0.000     0.000
  clock source latency                                                                         -0.107    -0.107
  clk (in)                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                  4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                       0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                            0.018           0.030 &  -0.049 r
  top/CTS_1 (net)                                                 18 
  top/cu/RC_CG_HIER_INST3/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.020   0.000   0.006 &  -0.043 r
  top/cu/RC_CG_HIER_INST3/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.028 &  -0.015 r
  top/cu/RC_CG_HIER_INST3/ck_out (net)                             4 
  top/cu/row_reg_1/clk (b15fqn003hn1n02x3)                              0.000   0.007   0.000   0.000 &  -0.015 r
  clock reconvergence pessimism                                                                 0.000    -0.015
  library hold time                                                                            -0.000    -0.015
  data required time                                                                                     -0.015
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     -0.015
  data arrival time                                                                                      -0.075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             0.090


  Startpoint: top/wt_buf_1/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/wt_buf_1/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: top/CTS_ccl_a_buf_00002/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                              0.000   0.015   0.000   0.002 &  -0.084 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                   0.031           0.037 &  -0.047 r
  top/CTS_10 (net)                                                       29 
  top/wt_buf_1/RC_CG_HIER_INST95/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.009 &  -0.038 r
  top/wt_buf_1/RC_CG_HIER_INST95/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.032 &  -0.006 r
  top/wt_buf_1/RC_CG_HIER_INST95/ck_out (net)                             3 
  top/wt_buf_1/wrptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.007   0.000   0.000 &  -0.005 r
  top/wt_buf_1/wrptr_reg_0/o (b15fqn003hn1n02x3)                                       0.026           0.062 &   0.057 f
  top/wt_buf_1/wrptr_0 (net)                                              6 
  top/wt_buf_1/g590/a (b15inv040an1n02x5)                                      0.000   0.026   0.000   0.001 &   0.058 f
  top/wt_buf_1/g590/o1 (b15inv040an1n02x5)                                             0.014           0.023 &   0.080 r
  top/wt_buf_1/n_12 (net)                                                 2 
  top/wt_buf_1/wrptr_reg_0/d (b15fqn003hn1n02x3)                               0.000   0.014   0.000   0.000 &   0.080 r
  data arrival time                                                                                              0.080

  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                              0.000   0.015   0.000   0.002 &  -0.083 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                   0.033           0.038 &  -0.045 r
  top/CTS_10 (net)                                                       29 
  top/wt_buf_1/RC_CG_HIER_INST95/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.036   0.000   0.009 &  -0.036 r
  top/wt_buf_1/RC_CG_HIER_INST95/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.033 &  -0.003 r
  top/wt_buf_1/RC_CG_HIER_INST95/ck_out (net)                             3 
  top/wt_buf_1/wrptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.007   0.000   0.000 &  -0.003 r
  clock reconvergence pessimism                                                                       -0.001    -0.004
  library hold time                                                                                   -0.005    -0.010
  data required time                                                                                            -0.010
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            -0.010
  data arrival time                                                                                             -0.080
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.090


  Startpoint: top/m10/weight_reg_reg_7
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m20/weight_reg_reg_7
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m10/weight_reg_reg_7/clk (b15fqn003hn1n02x3)                                      0.000   0.028   0.000   0.004 &  -0.008 r
  top/m10/weight_reg_reg_7/o (b15fqn003hn1n02x3)                                                0.045           0.088 &   0.080 f
  top/m10/out_weight[7] (net)                                                      9 
  top/m20/weight_reg_reg_7/d (b15fqn003hn1n02x3)                                        0.000   0.045   0.000   0.001 &   0.081 f
  data arrival time                                                                                                       0.081

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m20/weight_reg_reg_7/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.008 &  -0.004 r
  clock reconvergence pessimism                                                                                 0.000    -0.004
  library hold time                                                                                            -0.005    -0.008
  data required time                                                                                                     -0.008
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.008
  data arrival time                                                                                                      -0.081
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.090


  Startpoint: top/op_buf_2/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/op_buf_2/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &  -0.077 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.023           0.029 &  -0.047 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_2/RC_CG_HIER_INST53/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.032   0.000   0.009 &  -0.038 r
  top/op_buf_2/RC_CG_HIER_INST53/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.032 &  -0.006 r
  top/op_buf_2/RC_CG_HIER_INST53/ck_out (net)                             3 
  top/op_buf_2/wrptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.006   0.000   0.000 &  -0.006 r
  top/op_buf_2/wrptr_reg_0/o (b15fqn003hn1n02x3)                                       0.030           0.066 &   0.060 f
  top/op_buf_2/wrptr_0 (net)                                              6 
  top/op_buf_2/g867/a (b15inv040an1n02x5)                                      0.000   0.030   0.000   0.001 &   0.061 f
  top/op_buf_2/g867/o1 (b15inv040an1n02x5)                                             0.011           0.020 &   0.081 r
  top/op_buf_2/n_21 (net)                                                 1 
  top/op_buf_2/wrptr_reg_0/d (b15fqn003hn1n02x3)                               0.000   0.011   0.000   0.000 &   0.081 r
  data arrival time                                                                                              0.081

  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &  -0.076 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.024           0.030 &  -0.047 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_2/RC_CG_HIER_INST53/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.010 &  -0.037 r
  top/op_buf_2/RC_CG_HIER_INST53/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.032 &  -0.005 r
  top/op_buf_2/RC_CG_HIER_INST53/ck_out (net)                             3 
  top/op_buf_2/wrptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.007   0.000   0.000 &  -0.005 r
  clock reconvergence pessimism                                                                        0.000    -0.005
  library hold time                                                                                   -0.004    -0.009
  data required time                                                                                            -0.009
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            -0.009
  data arrival time                                                                                             -0.081
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.090


  Startpoint: top/m22/weight_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m32/weight_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m22/weight_reg_reg_2/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.013 &  -0.002 r
  top/m22/weight_reg_reg_2/o (b15fqn003hn1n02x3)                                              0.044           0.088 &   0.086 f
  top/m22/out_weight[2] (net)                                                    9 
  top/m32/weight_reg_reg_2/d (b15fqn003hn1n02x3)                                      0.000   0.044   0.000   0.001 &   0.087 f
  data arrival time                                                                                                     0.087

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m32/weight_reg_reg_2/clk (b15fqn003hn1n02x3)                                    0.000   0.032   0.000   0.015 &   0.001 r
  clock reconvergence pessimism                                                                               0.000     0.001
  library hold time                                                                                          -0.004    -0.003
  data required time                                                                                                   -0.003
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.003
  data arrival time                                                                                                    -0.087
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.090


  Startpoint: top/row_buf_2/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/row_buf_2/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                  Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                               0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                                    0.017           0.030 &  -0.049 r
  top/CTS_1 (net)                                                         18 
  top/row_buf_2/RC_CG_HIER_INST72/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.018   0.000   0.002 &  -0.048 r
  top/row_buf_2/RC_CG_HIER_INST72/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.010           0.030 &  -0.018 r
  top/row_buf_2/RC_CG_HIER_INST72/ck_out (net)                            11 
  top/row_buf_2/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.010   0.000   0.000 &  -0.017 r
  top/row_buf_2/rdptr_reg_0/o (b15fqn003hn1n02x3)                                       0.032           0.069 &   0.052 f
  top/row_buf_2/rdptr_0 (net)                                              6 
  top/row_buf_2/g535/a (b15inv040an1n02x5)                                      0.000   0.032   0.000   0.000 &   0.052 f
  top/row_buf_2/g535/o1 (b15inv040an1n02x5)                                             0.011           0.020 &   0.072 r
  top/row_buf_2/n_13 (net)                                                 1 
  top/row_buf_2/rdptr_reg_0/d (b15fqn003hn1n02x3)                               0.000   0.011   0.000   0.000 &   0.072 r
  data arrival time                                                                                               0.072

  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                               0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                                    0.018           0.030 &  -0.049 r
  top/CTS_1 (net)                                                         18 
  top/row_buf_2/RC_CG_HIER_INST72/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.019   0.000   0.002 &  -0.047 r
  top/row_buf_2/RC_CG_HIER_INST72/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.010           0.031 &  -0.016 r
  top/row_buf_2/RC_CG_HIER_INST72/ck_out (net)                            11 
  top/row_buf_2/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.011   0.000   0.000 &  -0.016 r
  clock reconvergence pessimism                                                                         0.000    -0.016
  library hold time                                                                                    -0.002    -0.018
  data required time                                                                                             -0.018
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             -0.018
  data arrival time                                                                                              -0.072
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     0.090


  Startpoint: top/m22/weight_reg_reg_7
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m32/weight_reg_reg_7
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m22/weight_reg_reg_7/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.014 &  -0.001 r
  top/m22/weight_reg_reg_7/o (b15fqn003hn1n02x3)                                              0.044           0.088 &   0.087 f
  top/m22/out_weight[7] (net)                                                    9 
  top/m32/weight_reg_reg_7/d (b15fqn003hn1n02x3)                                      0.000   0.044   0.000   0.002 &   0.088 f
  data arrival time                                                                                                     0.088

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m32/weight_reg_reg_7/clk (b15fqn003hn1n02x3)                                    0.000   0.032   0.000   0.017 &   0.002 r
  clock reconvergence pessimism                                                                               0.000     0.002
  library hold time                                                                                          -0.004    -0.002
  data required time                                                                                                   -0.002
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.002
  data arrival time                                                                                                    -0.088
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.090


  Startpoint: top/wt_buf_2/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/wt_buf_2/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: top/CTS_ccl_a_buf_00002/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                  Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                               0.000   0.015   0.000   0.002 &  -0.084 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                    0.031           0.037 &  -0.047 r
  top/CTS_10 (net)                                                        29 
  top/wt_buf_2/RC_CG_HIER_INST101/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.033   0.000   0.004 &  -0.042 r
  top/wt_buf_2/RC_CG_HIER_INST101/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.031 &  -0.011 r
  top/wt_buf_2/RC_CG_HIER_INST101/ck_out (net)                             3 
  top/wt_buf_2/wrptr_reg_0/clk (b15fqn003hn1n02x3)                              0.000   0.006   0.000   0.000 &  -0.011 r
  top/wt_buf_2/wrptr_reg_0/o (b15fqn003hn1n02x3)                                        0.026           0.062 &   0.051 f
  top/wt_buf_2/wrptr_0 (net)                                               6 
  top/wt_buf_2/g590/a (b15inv040an1n02x5)                                       0.000   0.026   0.000   0.001 &   0.052 f
  top/wt_buf_2/g590/o1 (b15inv040an1n02x5)                                              0.014           0.023 &   0.074 r
  top/wt_buf_2/n_12 (net)                                                  2 
  top/wt_buf_2/wrptr_reg_0/d (b15fqn003hn1n02x3)                                0.000   0.014   0.000   0.000 &   0.074 r
  data arrival time                                                                                               0.074

  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                               0.000   0.015   0.000   0.002 &  -0.083 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                    0.033           0.038 &  -0.045 r
  top/CTS_10 (net)                                                        29 
  top/wt_buf_2/RC_CG_HIER_INST101/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.004 &  -0.041 r
  top/wt_buf_2/RC_CG_HIER_INST101/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.032 &  -0.009 r
  top/wt_buf_2/RC_CG_HIER_INST101/ck_out (net)                             3 
  top/wt_buf_2/wrptr_reg_0/clk (b15fqn003hn1n02x3)                              0.000   0.007   0.000   0.000 &  -0.009 r
  clock reconvergence pessimism                                                                        -0.001    -0.010
  library hold time                                                                                    -0.006    -0.016
  data required time                                                                                             -0.016
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             -0.016
  data arrival time                                                                                              -0.074
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     0.090


  Startpoint: top/m13/weight_reg_reg_7
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m23/weight_reg_reg_7
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m13/weight_reg_reg_7/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.016 &   0.001 r
  top/m13/weight_reg_reg_7/o (b15fqn003hn1n02x3)                                              0.042           0.087 &   0.088 f
  top/m13/out_weight[7] (net)                                                    9 
  top/m23/weight_reg_reg_7/d (b15fqn003hn1n02x3)                                      0.000   0.042   0.000   0.001 &   0.088 f
  data arrival time                                                                                                     0.088

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m23/weight_reg_reg_7/clk (b15fqn003hn1n02x3)                                    0.000   0.032   0.000   0.016 &   0.002 r
  clock reconvergence pessimism                                                                               0.000     0.002
  library hold time                                                                                          -0.003    -0.002
  data required time                                                                                                   -0.002
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.002
  data arrival time                                                                                                    -0.088
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.090


  Startpoint: top/m22/weight_reg_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m32/weight_reg_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m22/weight_reg_reg_3/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.014 &  -0.001 r
  top/m22/weight_reg_reg_3/o (b15fqn003hn1n02x3)                                              0.044           0.088 &   0.087 f
  top/m22/out_weight[3] (net)                                                    9 
  top/m32/weight_reg_reg_3/d (b15fqn003hn1n02x3)                                      0.000   0.044   0.000   0.001 &   0.088 f
  data arrival time                                                                                                     0.088

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m32/weight_reg_reg_3/clk (b15fqn003hn1n02x3)                                    0.000   0.032   0.000   0.016 &   0.001 r
  clock reconvergence pessimism                                                                               0.000     0.001
  library hold time                                                                                          -0.004    -0.002
  data required time                                                                                                   -0.002
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.002
  data arrival time                                                                                                    -0.088
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.090


  Startpoint: top/cu/out_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/cu/out_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                 0.000           0.000     0.000
  clock source latency                                                                         -0.107    -0.107
  clk (in)                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                 17 
  top/cu/RC_CG_HIER_INST2/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.027   0.000   0.014 &  -0.040 r
  top/cu/RC_CG_HIER_INST2/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.030 &  -0.010 r
  top/cu/RC_CG_HIER_INST2/ck_out (net)                             4 
  top/cu/out_reg_0/clk (b15fqn003hn1n02x3)                              0.000   0.007   0.000   0.000 &  -0.010 r
  top/cu/out_reg_0/o (b15fqn003hn1n02x3)                                        0.017           0.053 &   0.043 f
  top/cu/out_0 (net)                                               2 
  top/cu/g636__7482/b (b15and002an1n02x5)                               0.000   0.017   0.000   0.000 &   0.043 f
  top/cu/g636__7482/o (b15and002an1n02x5)                                       0.006           0.022 &   0.065 f
  top/cu/FE_PHN635_n_17 (net)                                      1 
  top/cu/FE_PHC635_n_17/a (b15bfn000an1n02x5)                           0.000   0.006   0.000   0.000 &   0.065 f
  top/cu/FE_PHC635_n_17/o (b15bfn000an1n02x5)                                   0.007           0.016 &   0.081 f
  top/cu/n_17 (net)                                                1 
  top/cu/out_reg_1/d (b15fqn003hn1n02x3)                                0.000   0.007   0.000   0.000 &   0.081 f
  data arrival time                                                                                       0.081

  clock ideal_clock (rise edge)                                                 0.000           0.000     0.000
  clock source latency                                                                         -0.107    -0.107
  clk (in)                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                 17 
  top/cu/RC_CG_HIER_INST2/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.027   0.000   0.014 &  -0.039 r
  top/cu/RC_CG_HIER_INST2/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.030 &  -0.009 r
  top/cu/RC_CG_HIER_INST2/ck_out (net)                             4 
  top/cu/out_reg_1/clk (b15fqn003hn1n02x3)                              0.000   0.007   0.000   0.000 &  -0.009 r
  clock reconvergence pessimism                                                                 0.000    -0.009
  library hold time                                                                            -0.000    -0.009
  data required time                                                                                     -0.009
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     -0.009
  data arrival time                                                                                      -0.081
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             0.090


  Startpoint: top/op_buf_3/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/op_buf_3/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &  -0.077 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.023           0.029 &  -0.047 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.016 &  -0.032 r
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.014           0.039 &   0.007 r
  top/op_buf_3/RC_CG_HIER_INST54/ck_out (net)                            19 
  top/op_buf_3/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.014   0.000   0.001 &   0.008 r
  top/op_buf_3/rdptr_reg_0/o (b15fqn003hn1n02x3)                                       0.031           0.070 &   0.078 f
  top/op_buf_3/rdptr_0 (net)                                              6 
  top/op_buf_3/g868/a (b15inv040an1n02x5)                                      0.000   0.031   0.000   0.001 &   0.079 f
  top/op_buf_3/g868/o1 (b15inv040an1n02x5)                                             0.011           0.019 &   0.099 r
  top/op_buf_3/n_20 (net)                                                 1 
  top/op_buf_3/rdptr_reg_0/d (b15fqn003hn1n02x3)                               0.000   0.011   0.000   0.000 &   0.099 r
  data arrival time                                                                                              0.099

  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00003/clk (b15cbf000an1n24x5)                              0.000   0.019   0.000   0.009 &  -0.076 r
  top/CTS_ccl_a_buf_00003/clkout (b15cbf000an1n24x5)                                   0.024           0.030 &  -0.047 r
  top/CTS_11 (net)                                                       19 
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.036   0.000   0.017 &  -0.030 r
  top/op_buf_3/RC_CG_HIER_INST54/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.014           0.040 &   0.010 r
  top/op_buf_3/RC_CG_HIER_INST54/ck_out (net)                            19 
  top/op_buf_3/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.014   0.000   0.001 &   0.010 r
  clock reconvergence pessimism                                                                       -0.002     0.009
  library hold time                                                                                   -0.000     0.008
  data required time                                                                                             0.008
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             0.008
  data arrival time                                                                                             -0.099
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.090


  Startpoint: top/m22/weight_reg_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m32/weight_reg_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m22/weight_reg_reg_5/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.014 &  -0.001 r
  top/m22/weight_reg_reg_5/o (b15fqn003hn1n02x3)                                              0.043           0.087 &   0.086 f
  top/m22/out_weight[5] (net)                                                    9 
  top/m32/weight_reg_reg_5/d (b15fqn003hn1n02x3)                                      0.000   0.043   0.000   0.002 &   0.088 f
  data arrival time                                                                                                     0.088

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m32/weight_reg_reg_5/clk (b15fqn003hn1n02x3)                                    0.000   0.032   0.000   0.016 &   0.001 r
  clock reconvergence pessimism                                                                               0.000     0.001
  library hold time                                                                                          -0.004    -0.002
  data required time                                                                                                   -0.002
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.002
  data arrival time                                                                                                    -0.088
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.090


  Startpoint: top/m20/in_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m21/in_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock source latency                                                                                     -0.107    -0.107
  clk (in)                                                                                  0.004           0.002 &  -0.105 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clk (b15cilb01hn1n64x5)          0.000   0.017   0.000   0.003 &  -0.051 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clkout (b15cilb01hn1n64x5)               0.020           0.033 &  -0.018 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone2 (net)                             83 
  top/m20/in_reg_reg_2/clk (b15fqn003hn1n04x3)                                      0.000   0.030   0.000   0.014 &  -0.004 r
  top/m20/in_reg_reg_2/o (b15fqn003hn1n04x3)                                                0.035           0.089 &   0.085 f
  top/m20/out_d[2] (net)                                                       9 
  top/m21/in_reg_reg_2/d (b15fqn003hn1n04x3)                                        0.000   0.035   0.000   0.003 &   0.087 f
  data arrival time                                                                                                   0.087

  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock source latency                                                                                     -0.107    -0.107
  clk (in)                                                                                  0.004           0.002 &  -0.105 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clk (b15cilb01hn1n64x5)          0.000   0.018   0.000   0.003 &  -0.051 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clkout (b15cilb01hn1n64x5)               0.020           0.033 &  -0.018 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone2 (net)                             83 
  top/m21/in_reg_reg_2/clk (b15fqn003hn1n04x3)                                      0.000   0.031   0.000   0.016 &  -0.001 r
  clock reconvergence pessimism                                                                             0.000    -0.001
  library hold time                                                                                        -0.002    -0.003
  data required time                                                                                                 -0.003
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 -0.003
  data arrival time                                                                                                  -0.087
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.091


  Startpoint: top/m20/weight_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m30/weight_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m20/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                      0.000   0.029   0.000   0.008 &  -0.005 r
  top/m20/weight_reg_reg_6/o (b15fqn003hn1n02x3)                                                0.044           0.088 &   0.084 f
  top/m20/out_weight[6] (net)                                                      9 
  top/m30/weight_reg_reg_6/d (b15fqn003hn1n02x3)                                        0.000   0.044   0.000   0.001 &   0.084 f
  data arrival time                                                                                                       0.084

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m30/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.010 &  -0.002 r
  clock reconvergence pessimism                                                                                 0.000    -0.002
  library hold time                                                                                            -0.004    -0.006
  data required time                                                                                                     -0.006
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.006
  data arrival time                                                                                                      -0.084
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.091


  Startpoint: top/m13/weight_reg_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m23/weight_reg_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m13/weight_reg_reg_3/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.016 &   0.001 r
  top/m13/weight_reg_reg_3/o (b15fqn003hn1n02x3)                                              0.043           0.088 &   0.089 f
  top/m13/out_weight[3] (net)                                                    9 
  top/m23/weight_reg_reg_3/d (b15fqn003hn1n02x3)                                      0.000   0.043   0.000   0.001 &   0.090 f
  data arrival time                                                                                                     0.090

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m23/weight_reg_reg_3/clk (b15fqn003hn1n02x3)                                    0.000   0.032   0.000   0.017 &   0.002 r
  clock reconvergence pessimism                                                                               0.000     0.002
  library hold time                                                                                          -0.004    -0.001
  data required time                                                                                                   -0.001
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.001
  data arrival time                                                                                                    -0.090
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.091


  Startpoint: top/m10/weight_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m20/weight_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m10/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                      0.000   0.028   0.000   0.004 &  -0.008 r
  top/m10/weight_reg_reg_6/o (b15fqn003hn1n02x3)                                                0.046           0.090 &   0.081 f
  top/m10/out_weight[6] (net)                                                      9 
  top/m20/weight_reg_reg_6/d (b15fqn003hn1n02x3)                                        0.000   0.047   0.000   0.001 &   0.083 f
  data arrival time                                                                                                       0.083

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m20/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.008 &  -0.004 r
  clock reconvergence pessimism                                                                                 0.000    -0.004
  library hold time                                                                                            -0.005    -0.009
  data required time                                                                                                     -0.009
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.009
  data arrival time                                                                                                      -0.083
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.091


  Startpoint: top/m30/in_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m31/in_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock source latency                                                                                     -0.107    -0.107
  clk (in)                                                                                  0.004           0.002 &  -0.105 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &  -0.041 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &  -0.001 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m30/in_reg_reg_6/clk (b15fqn003hn1n02x3)                                      0.000   0.029   0.000   0.007 &   0.006 r
  top/m30/in_reg_reg_6/o (b15fqn003hn1n02x3)                                                0.047           0.089 &   0.095 f
  top/m30/out_d[6] (net)                                                       9 
  top/m31/in_reg_reg_6/d (b15fqn003hn1n02x3)                                        0.000   0.047   0.000   0.002 &   0.097 f
  data arrival time                                                                                                   0.097

  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock source latency                                                                                     -0.107    -0.107
  clk (in)                                                                                  0.004           0.002 &  -0.105 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.027   0.000   0.013 &  -0.041 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.041 &   0.000 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m31/in_reg_reg_6/clk (b15fqn003hn1n02x3)                                      0.000   0.031   0.000   0.010 &   0.011 r
  clock reconvergence pessimism                                                                             0.000     0.011
  library hold time                                                                                        -0.005     0.006
  data required time                                                                                                  0.006
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.006
  data arrival time                                                                                                  -0.097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.092


  Startpoint: top/m23/weight_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m33/weight_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m23/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.016 &   0.001 r
  top/m23/weight_reg_reg_6/o (b15fqn003hn1n02x3)                                              0.044           0.088 &   0.089 f
  top/m23/out_weight[6] (net)                                                    9 
  top/m33/weight_reg_reg_6/d (b15fqn003hn1n02x3)                                      0.000   0.045   0.000   0.001 &   0.090 f
  data arrival time                                                                                                     0.090

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m33/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                    0.000   0.032   0.000   0.017 &   0.003 r
  clock reconvergence pessimism                                                                               0.000     0.003
  library hold time                                                                                          -0.004    -0.001
  data required time                                                                                                   -0.001
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.001
  data arrival time                                                                                                    -0.090
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.092


  Startpoint: top/m10/weight_reg_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m20/weight_reg_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m10/weight_reg_reg_3/clk (b15fqn003hn1n04x3)                                      0.000   0.028   0.000   0.005 &  -0.008 r
  top/m10/weight_reg_reg_3/o (b15fqn003hn1n04x3)                                                0.037           0.091 &   0.083 f
  top/m10/out_weight[3] (net)                                                      9 
  top/m20/weight_reg_reg_3/d (b15fqn003hn1n02x3)                                        0.000   0.038   0.000   0.002 &   0.085 f
  data arrival time                                                                                                       0.085

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m20/weight_reg_reg_3/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.008 &  -0.004 r
  clock reconvergence pessimism                                                                                 0.000    -0.004
  library hold time                                                                                            -0.003    -0.007
  data required time                                                                                                     -0.007
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.007
  data arrival time                                                                                                      -0.085
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.092


  Startpoint: top/wt_buf_0/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/wt_buf_0/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: top/CTS_ccl_a_buf_00002/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                              0.000   0.015   0.000   0.002 &  -0.084 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                   0.031           0.037 &  -0.047 r
  top/CTS_10 (net)                                                       29 
  top/wt_buf_0/RC_CG_HIER_INST89/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.033   0.000   0.003 &  -0.044 r
  top/wt_buf_0/RC_CG_HIER_INST89/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.032 &  -0.012 r
  top/wt_buf_0/RC_CG_HIER_INST89/ck_out (net)                             3 
  top/wt_buf_0/wrptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.007   0.000   0.000 &  -0.012 r
  top/wt_buf_0/wrptr_reg_0/o (b15fqn003hn1n02x3)                                       0.026           0.062 &   0.050 f
  top/wt_buf_0/wrptr_0 (net)                                              6 
  top/wt_buf_0/g590/a (b15inv040an1n02x5)                                      0.000   0.026   0.000   0.001 &   0.051 f
  top/wt_buf_0/g590/o1 (b15inv040an1n02x5)                                             0.015           0.024 &   0.075 r
  top/wt_buf_0/n_12 (net)                                                 2 
  top/wt_buf_0/wrptr_reg_0/d (b15fqn003hn1n02x3)                               0.000   0.015   0.000   0.000 &   0.075 r
  data arrival time                                                                                              0.075

  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                              0.000   0.015   0.000   0.002 &  -0.083 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                   0.033           0.038 &  -0.045 r
  top/CTS_10 (net)                                                       29 
  top/wt_buf_0/RC_CG_HIER_INST89/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.003 &  -0.043 r
  top/wt_buf_0/RC_CG_HIER_INST89/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.033 &  -0.010 r
  top/wt_buf_0/RC_CG_HIER_INST89/ck_out (net)                             3 
  top/wt_buf_0/wrptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.007   0.000   0.000 &  -0.010 r
  clock reconvergence pessimism                                                                       -0.001    -0.011
  library hold time                                                                                   -0.006    -0.017
  data required time                                                                                            -0.017
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            -0.017
  data arrival time                                                                                             -0.075
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.092


  Startpoint: top/m13/weight_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m23/weight_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m13/weight_reg_reg_2/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.016 &   0.001 r
  top/m13/weight_reg_reg_2/o (b15fqn003hn1n02x3)                                              0.044           0.088 &   0.089 f
  top/m13/out_weight[2] (net)                                                    9 
  top/m23/weight_reg_reg_2/d (b15fqn003hn1n02x3)                                      0.000   0.044   0.000   0.001 &   0.090 f
  data arrival time                                                                                                     0.090

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m23/weight_reg_reg_2/clk (b15fqn003hn1n02x3)                                    0.000   0.032   0.000   0.017 &   0.002 r
  clock reconvergence pessimism                                                                               0.000     0.002
  library hold time                                                                                          -0.004    -0.002
  data required time                                                                                                   -0.002
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.002
  data arrival time                                                                                                    -0.090
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.092


  Startpoint: top/m30/in_reg_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m31/in_reg_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock source latency                                                                                     -0.107    -0.107
  clk (in)                                                                                  0.004           0.002 &  -0.105 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &  -0.041 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &  -0.001 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m30/in_reg_reg_3/clk (b15fqn003hn1n02x3)                                      0.000   0.028   0.000   0.005 &   0.005 r
  top/m30/in_reg_reg_3/o (b15fqn003hn1n02x3)                                                0.049           0.090 &   0.095 f
  top/m30/out_d[3] (net)                                                       9 
  top/m31/in_reg_reg_3/d (b15fqn003hn1n02x3)                                        0.000   0.049   0.000   0.003 &   0.097 f
  data arrival time                                                                                                   0.097

  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock source latency                                                                                     -0.107    -0.107
  clk (in)                                                                                  0.004           0.002 &  -0.105 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.027   0.000   0.013 &  -0.041 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.041 &   0.000 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m31/in_reg_reg_3/clk (b15fqn003hn1n02x3)                                      0.000   0.031   0.000   0.010 &   0.010 r
  clock reconvergence pessimism                                                                             0.000     0.010
  library hold time                                                                                        -0.005     0.005
  data required time                                                                                                  0.005
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.005
  data arrival time                                                                                                  -0.097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.092


  Startpoint: top/m23/weight_reg_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m33/weight_reg_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m23/weight_reg_reg_5/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.016 &   0.001 r
  top/m23/weight_reg_reg_5/o (b15fqn003hn1n02x3)                                              0.045           0.089 &   0.090 f
  top/m23/out_weight[5] (net)                                                    9 
  top/m33/weight_reg_reg_5/d (b15fqn003hn1n02x3)                                      0.000   0.045   0.000   0.001 &   0.091 f
  data arrival time                                                                                                     0.091

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m33/weight_reg_reg_5/clk (b15fqn003hn1n02x3)                                    0.000   0.032   0.000   0.017 &   0.003 r
  clock reconvergence pessimism                                                                               0.000     0.003
  library hold time                                                                                          -0.004    -0.001
  data required time                                                                                                   -0.001
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.001
  data arrival time                                                                                                    -0.091
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.092


  Startpoint: top/m20/weight_reg_reg_4
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m30/weight_reg_reg_4
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m20/weight_reg_reg_4/clk (b15fqn003hn1n02x3)                                      0.000   0.029   0.000   0.008 &  -0.005 r
  top/m20/weight_reg_reg_4/o (b15fqn003hn1n02x3)                                                0.046           0.090 &   0.085 f
  top/m20/out_weight[4] (net)                                                      9 
  top/m30/weight_reg_reg_4/d (b15fqn003hn1n02x3)                                        0.000   0.046   0.000   0.001 &   0.086 f
  data arrival time                                                                                                       0.086

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m30/weight_reg_reg_4/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.010 &  -0.002 r
  clock reconvergence pessimism                                                                                 0.000    -0.002
  library hold time                                                                                            -0.005    -0.007
  data required time                                                                                                     -0.007
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.007
  data arrival time                                                                                                      -0.086
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.092


  Startpoint: top/wt_buf_1/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/wt_buf_1/rdptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: top/CTS_ccl_a_buf_00002/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                              0.000   0.015   0.000   0.002 &  -0.084 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                   0.031           0.037 &  -0.047 r
  top/CTS_10 (net)                                                       29 
  top/wt_buf_1/RC_CG_HIER_INST90/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.009 &  -0.037 r
  top/wt_buf_1/RC_CG_HIER_INST90/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.036 &  -0.001 r
  top/wt_buf_1/RC_CG_HIER_INST90/ck_out (net)                            11 
  top/wt_buf_1/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.011   0.000   0.001 &  -0.000 r
  top/wt_buf_1/rdptr_reg_0/o (b15fqn003hn1n02x3)                                       0.034           0.072 &   0.071 f
  top/wt_buf_1/rdptr_0 (net)                                              6 
  top/wt_buf_1/g552/a (b15inv040an1n02x5)                                      0.000   0.034   0.000   0.000 &   0.071 f
  top/wt_buf_1/g552/o1 (b15inv040an1n02x5)                                             0.011           0.020 &   0.091 r
  top/wt_buf_1/n_13 (net)                                                 1 
  top/wt_buf_1/rdptr_reg_0/d (b15fqn003hn1n02x3)                               0.000   0.011   0.000   0.000 &   0.091 r
  data arrival time                                                                                              0.091

  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                              0.000   0.015   0.000   0.002 &  -0.083 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                   0.033           0.038 &  -0.045 r
  top/CTS_10 (net)                                                       29 
  top/wt_buf_1/RC_CG_HIER_INST90/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.036   0.000   0.010 &  -0.036 r
  top/wt_buf_1/RC_CG_HIER_INST90/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.037 &   0.001 r
  top/wt_buf_1/RC_CG_HIER_INST90/ck_out (net)                            11 
  top/wt_buf_1/rdptr_reg_0/clk (b15fqn003hn1n02x3)                             0.000   0.011   0.000   0.001 &   0.002 r
  clock reconvergence pessimism                                                                       -0.001     0.001
  library hold time                                                                                   -0.002    -0.001
  data required time                                                                                            -0.001
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            -0.001
  data arrival time                                                                                             -0.091
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.092


  Startpoint: top/m01/weight_reg_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m11/weight_reg_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m01/weight_reg_reg_0/clk (b15fqn003hn1n02x3)                                      0.000   0.028   0.000   0.004 &  -0.008 r
  top/m01/weight_reg_reg_0/o (b15fqn003hn1n02x3)                                                0.043           0.087 &   0.078 f
  top/m01/out_weight[0] (net)                                                      9 
  top/m11/weight_reg_reg_0/d (b15fqn003hn1n04x3)                                        0.000   0.043   0.000   0.001 &   0.079 f
  data arrival time                                                                                                       0.079

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m11/weight_reg_reg_0/clk (b15fqn003hn1n04x3)                                      0.000   0.028   0.000   0.003 &  -0.009 r
  clock reconvergence pessimism                                                                                 0.000    -0.009
  library hold time                                                                                            -0.004    -0.014
  data required time                                                                                                     -0.014
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.014
  data arrival time                                                                                                      -0.079
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.093


  Startpoint: top/m10/weight_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m20/weight_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m10/weight_reg_reg_2/clk (b15fqn003hn1n02x3)                                      0.000   0.028   0.000   0.005 &  -0.008 r
  top/m10/weight_reg_reg_2/o (b15fqn003hn1n02x3)                                                0.011           0.056 &   0.048 f
  top/m10/FE_OFN4_wt_out10_2 (net)                                                 1 
  top/m10/FE_OFC40_wt_out10_2/a (b15bfn000an1n03x5)                                     0.000   0.011   0.000   0.000 &   0.048 f
  top/m10/FE_OFC40_wt_out10_2/o (b15bfn000an1n03x5)                                             0.031           0.038 &   0.086 f
  top/m10/out_weight[2] (net)                                                      9 
  top/m20/weight_reg_reg_2/d (b15fqn003hn1n02x3)                                        0.000   0.031   0.000   0.001 &   0.088 f
  data arrival time                                                                                                       0.088

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m20/weight_reg_reg_2/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.008 &  -0.004 r
  clock reconvergence pessimism                                                                                 0.000    -0.004
  library hold time                                                                                            -0.001    -0.005
  data required time                                                                                                     -0.005
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.005
  data arrival time                                                                                                      -0.088
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.093


  Startpoint: top/cu/row_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/cu/row_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                 0.000           0.000     0.000
  clock source latency                                                                         -0.107    -0.107
  clk (in)                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                  4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                       0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                            0.017           0.030 &  -0.049 r
  top/CTS_1 (net)                                                 18 
  top/cu/RC_CG_HIER_INST3/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.019   0.000   0.006 &  -0.044 r
  top/cu/RC_CG_HIER_INST3/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.027 &  -0.017 r
  top/cu/RC_CG_HIER_INST3/ck_out (net)                             4 
  top/cu/row_reg_3/clk (b15fqn003hn1n02x3)                              0.000   0.007   0.000   0.000 &  -0.017 r
  top/cu/row_reg_3/o (b15fqn003hn1n02x3)                                        0.014           0.050 &   0.034 f
  top/cu/row_3 (net)                                               2 
  top/cu/FE_PHC652_row_3/a (b15bfn000an1n02x5)                          0.000   0.014   0.000   0.000 &   0.034 f
  top/cu/FE_PHC652_row_3/o (b15bfn000an1n02x5)                                  0.005           0.019 &   0.053 f
  top/cu/FE_PHN652_row_3 (net)                                     1 
  top/cu/g626__1617/b (b15nor002an1n02x3)                               0.000   0.005   0.000   0.000 &   0.053 f
  top/cu/g626__1617/o1 (b15nor002an1n02x3)                                      0.016           0.018 &   0.072 r
  top/cu/n_3 (net)                                                 1 
  top/cu/row_reg_0/d (b15fqn003hn1n02x3)                                0.000   0.016   0.000   0.000 &   0.072 r
  data arrival time                                                                                       0.072

  clock ideal_clock (rise edge)                                                 0.000           0.000     0.000
  clock source latency                                                                         -0.107    -0.107
  clk (in)                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                  4 
  top/CTS_ccl_a_buf_00004/clk (b15cbf000an1n32x5)                       0.000   0.018   0.000   0.007 &  -0.079 r
  top/CTS_ccl_a_buf_00004/clkout (b15cbf000an1n32x5)                            0.018           0.030 &  -0.049 r
  top/CTS_1 (net)                                                 18 
  top/cu/RC_CG_HIER_INST3/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.020   0.000   0.006 &  -0.043 r
  top/cu/RC_CG_HIER_INST3/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.028 &  -0.015 r
  top/cu/RC_CG_HIER_INST3/ck_out (net)                             4 
  top/cu/row_reg_0/clk (b15fqn003hn1n02x3)                              0.000   0.007   0.000   0.000 &  -0.015 r
  clock reconvergence pessimism                                                                 0.000    -0.015
  library hold time                                                                            -0.006    -0.021
  data required time                                                                                     -0.021
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     -0.021
  data arrival time                                                                                      -0.072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             0.093


  Startpoint: top/m20/weight_reg_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m30/weight_reg_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m20/weight_reg_reg_5/clk (b15fqn003hn1n02x3)                                      0.000   0.029   0.000   0.007 &  -0.005 r
  top/m20/weight_reg_reg_5/o (b15fqn003hn1n02x3)                                                0.047           0.090 &   0.085 f
  top/m20/out_weight[5] (net)                                                      9 
  top/m30/weight_reg_reg_5/d (b15fqn003hn1n02x3)                                        0.000   0.047   0.000   0.001 &   0.086 f
  data arrival time                                                                                                       0.086

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m30/weight_reg_reg_5/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.010 &  -0.002 r
  clock reconvergence pessimism                                                                                 0.000    -0.002
  library hold time                                                                                            -0.005    -0.007
  data required time                                                                                                     -0.007
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.007
  data arrival time                                                                                                      -0.086
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.093


  Startpoint: top/m00/weight_reg_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m10/weight_reg_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m00/weight_reg_reg_5/clk (b15fqn003hn1n02x3)                                      0.000   0.029   0.000   0.006 &  -0.006 r
  top/m00/weight_reg_reg_5/o (b15fqn003hn1n02x3)                                                0.043           0.088 &   0.081 f
  top/m00/out_weight[5] (net)                                                      9 
  top/m10/weight_reg_reg_5/d (b15fqn003hn1n02x3)                                        0.000   0.043   0.000   0.001 &   0.082 f
  data arrival time                                                                                                       0.082

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m10/weight_reg_reg_5/clk (b15fqn003hn1n02x3)                                      0.000   0.029   0.000   0.005 &  -0.007 r
  clock reconvergence pessimism                                                                                 0.000    -0.007
  library hold time                                                                                            -0.004    -0.011
  data required time                                                                                                     -0.011
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.011
  data arrival time                                                                                                      -0.082
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.093


  Startpoint: top/wt_buf_3/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/wt_buf_3/wrptr_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                  Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                               0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                    0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                         17 
  top/wt_buf_3/RC_CG_HIER_INST107/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.018   0.000   0.003 &  -0.052 r
  top/wt_buf_3/RC_CG_HIER_INST107/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.026 &  -0.025 r
  top/wt_buf_3/RC_CG_HIER_INST107/ck_out (net)                             3 
  top/wt_buf_3/wrptr_reg_0/clk (b15fqn003hn1n02x3)                              0.000   0.006   0.000   0.000 &  -0.025 r
  top/wt_buf_3/wrptr_reg_0/o (b15fqn003hn1n02x3)                                        0.026           0.062 &   0.037 f
  top/wt_buf_3/wrptr_0 (net)                                               6 
  top/wt_buf_3/g590/a (b15inv040an1n02x5)                                       0.000   0.027   0.000   0.001 &   0.038 f
  top/wt_buf_3/g590/o1 (b15inv040an1n02x5)                                              0.015           0.024 &   0.062 r
  top/wt_buf_3/n_0 (net)                                                   2 
  top/wt_buf_3/wrptr_reg_0/d (b15fqn003hn1n02x3)                                0.000   0.015   0.000   0.000 &   0.062 r
  data arrival time                                                                                               0.062

  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                               0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                    0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                         17 
  top/wt_buf_3/RC_CG_HIER_INST107/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.019   0.000   0.003 &  -0.051 r
  top/wt_buf_3/RC_CG_HIER_INST107/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.026 &  -0.025 r
  top/wt_buf_3/RC_CG_HIER_INST107/ck_out (net)                             3 
  top/wt_buf_3/wrptr_reg_0/clk (b15fqn003hn1n02x3)                              0.000   0.006   0.000   0.000 &  -0.025 r
  clock reconvergence pessimism                                                                         0.000    -0.025
  library hold time                                                                                    -0.006    -0.031
  data required time                                                                                             -0.031
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             -0.031
  data arrival time                                                                                              -0.062
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     0.093


  Startpoint: top/m00/weight_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m10/weight_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m00/weight_reg_reg_2/clk (b15fqn003hn1n02x3)                                      0.000   0.029   0.000   0.006 &  -0.006 r
  top/m00/weight_reg_reg_2/o (b15fqn003hn1n02x3)                                                0.044           0.088 &   0.081 f
  top/m00/out_weight[2] (net)                                                      9 
  top/m10/weight_reg_reg_2/d (b15fqn003hn1n02x3)                                        0.000   0.044   0.000   0.001 &   0.082 f
  data arrival time                                                                                                       0.082

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m10/weight_reg_reg_2/clk (b15fqn003hn1n02x3)                                      0.000   0.029   0.000   0.005 &  -0.007 r
  clock reconvergence pessimism                                                                                 0.000    -0.007
  library hold time                                                                                            -0.005    -0.011
  data required time                                                                                                     -0.011
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.011
  data arrival time                                                                                                      -0.082
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.093


  Startpoint: top/m10/weight_reg_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m20/weight_reg_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m10/weight_reg_reg_5/clk (b15fqn003hn1n02x3)                                      0.000   0.028   0.000   0.005 &  -0.008 r
  top/m10/weight_reg_reg_5/o (b15fqn003hn1n02x3)                                                0.048           0.091 &   0.083 f
  top/m10/out_weight[5] (net)                                                      9 
  top/m20/weight_reg_reg_5/d (b15fqn003hn1n02x3)                                        0.000   0.048   0.000   0.001 &   0.085 f
  data arrival time                                                                                                       0.085

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m20/weight_reg_reg_5/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.007 &  -0.004 r
  clock reconvergence pessimism                                                                                 0.000    -0.004
  library hold time                                                                                            -0.005    -0.010
  data required time                                                                                                     -0.010
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.010
  data arrival time                                                                                                      -0.085
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.094


  Startpoint: top/m10/weight_reg_reg_4
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m20/weight_reg_reg_4
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m10/weight_reg_reg_4/clk (b15fqn003hn1n02x3)                                      0.000   0.028   0.000   0.004 &  -0.008 r
  top/m10/weight_reg_reg_4/o (b15fqn003hn1n02x3)                                                0.049           0.092 &   0.083 f
  top/m10/out_weight[4] (net)                                                      9 
  top/m20/weight_reg_reg_4/d (b15fqn003hn1n02x3)                                        0.000   0.049   0.000   0.002 &   0.085 f
  data arrival time                                                                                                       0.085

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m20/weight_reg_reg_4/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.008 &  -0.004 r
  clock reconvergence pessimism                                                                                 0.000    -0.004
  library hold time                                                                                            -0.006    -0.009
  data required time                                                                                                     -0.009
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.009
  data arrival time                                                                                                      -0.085
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.094


  Startpoint: top/state_out_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/state_out_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                       Fanout  DTrans  Trans   Delta    Incr      Path
  -------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                              0.000           0.000     0.000
  clock source latency                                                                      -0.107    -0.107
  clk (in)                                                                   0.004           0.002 &  -0.105 r
  clk (net)                                                     1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                      0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                           0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                               4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                    0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                         0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                              17 
  top/RC_CG_HIER_INST0/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.027   0.000   0.014 &  -0.040 r
  top/RC_CG_HIER_INST0/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.030 &  -0.010 r
  top/RC_CG_HIER_INST0/ck_out (net)                             4 
  top/state_out_reg_1/clk (b15fqn003hn1n02x3)                        0.000   0.007   0.000   0.000 &  -0.010 r
  top/state_out_reg_1/o (b15fqn003hn1n02x3)                                  0.024           0.060 &   0.050 f
  top/state_out_1 (net)                                         4 
  top/g2272/b (b15oai222an1n02x5)                                    0.000   0.024   0.000   0.000 &   0.051 f
  top/g2272/o1 (b15oai222an1n02x5)                                           0.019           0.028 &   0.078 r
  top/n_11 (net)                                                1 
  top/state_out_reg_0/d (b15fqn003hn1n02x3)                          0.000   0.019   0.000   0.000 &   0.078 r
  data arrival time                                                                                    0.078

  clock ideal_clock (rise edge)                                              0.000           0.000     0.000
  clock source latency                                                                      -0.107    -0.107
  clk (in)                                                                   0.004           0.002 &  -0.105 r
  clk (net)                                                     1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                      0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                           0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                               4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                    0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                         0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                              17 
  top/RC_CG_HIER_INST0/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.027   0.000   0.014 &  -0.039 r
  top/RC_CG_HIER_INST0/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.031 &  -0.009 r
  top/RC_CG_HIER_INST0/ck_out (net)                             4 
  top/state_out_reg_0/clk (b15fqn003hn1n02x3)                        0.000   0.007   0.000   0.000 &  -0.009 r
  clock reconvergence pessimism                                                              0.000    -0.009
  library hold time                                                                         -0.007    -0.016
  data required time                                                                                  -0.016
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                                  -0.016
  data arrival time                                                                                   -0.078
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.094


  Startpoint: top/m13/weight_reg_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m23/weight_reg_reg_5
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m13/weight_reg_reg_5/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.016 &   0.001 r
  top/m13/weight_reg_reg_5/o (b15fqn003hn1n02x3)                                              0.046           0.090 &   0.091 f
  top/m13/out_weight[5] (net)                                                    9 
  top/m23/weight_reg_reg_5/d (b15fqn003hn1n02x3)                                      0.000   0.046   0.000   0.001 &   0.092 f
  data arrival time                                                                                                     0.092

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m23/weight_reg_reg_5/clk (b15fqn003hn1n02x3)                                    0.000   0.032   0.000   0.017 &   0.002 r
  clock reconvergence pessimism                                                                               0.000     0.002
  library hold time                                                                                          -0.004    -0.002
  data required time                                                                                                   -0.002
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.002
  data arrival time                                                                                                    -0.092
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.094


  Startpoint: top/m00/weight_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m10/weight_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m00/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                      0.000   0.029   0.000   0.006 &  -0.006 r
  top/m00/weight_reg_reg_6/o (b15fqn003hn1n02x3)                                                0.044           0.088 &   0.082 f
  top/m00/out_weight[6] (net)                                                      9 
  top/m10/weight_reg_reg_6/d (b15fqn003hn1n02x3)                                        0.000   0.044   0.000   0.001 &   0.083 f
  data arrival time                                                                                                       0.083

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m10/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                      0.000   0.029   0.000   0.004 &  -0.007 r
  clock reconvergence pessimism                                                                                 0.000    -0.007
  library hold time                                                                                            -0.005    -0.012
  data required time                                                                                                     -0.012
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.012
  data arrival time                                                                                                      -0.083
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.095


  Startpoint: top/cu/out_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/cu/out_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                 0.000           0.000     0.000
  clock source latency                                                                         -0.107    -0.107
  clk (in)                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                 17 
  top/cu/RC_CG_HIER_INST2/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.027   0.000   0.014 &  -0.040 r
  top/cu/RC_CG_HIER_INST2/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.030 &  -0.010 r
  top/cu/RC_CG_HIER_INST2/ck_out (net)                             4 
  top/cu/out_reg_3/clk (b15fqn003hn1n02x3)                              0.000   0.007   0.000   0.000 &  -0.010 r
  top/cu/out_reg_3/o (b15fqn003hn1n02x3)                                        0.017           0.054 &   0.044 f
  top/cu/out_3 (net)                                               2 
  top/cu/FE_PHC670_out_3/a (b15bfn000an1n02x5)                          0.000   0.017   0.000   0.000 &   0.044 f
  top/cu/FE_PHC670_out_3/o (b15bfn000an1n02x5)                                  0.006           0.021 &   0.065 f
  top/cu/FE_PHN670_out_3 (net)                                     1 
  top/cu/g650__3680/b (b15nor002an1n02x3)                               0.000   0.006   0.000   0.000 &   0.065 f
  top/cu/g650__3680/o1 (b15nor002an1n02x3)                                      0.013           0.016 &   0.081 r
  top/cu/n_4 (net)                                                 1 
  top/cu/out_reg_0/d (b15fqn003hn1n02x3)                                0.000   0.013   0.000   0.000 &   0.081 r
  data arrival time                                                                                       0.081

  clock ideal_clock (rise edge)                                                 0.000           0.000     0.000
  clock source latency                                                                         -0.107    -0.107
  clk (in)                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                 17 
  top/cu/RC_CG_HIER_INST2/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.027   0.000   0.014 &  -0.039 r
  top/cu/RC_CG_HIER_INST2/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.007           0.030 &  -0.009 r
  top/cu/RC_CG_HIER_INST2/ck_out (net)                             4 
  top/cu/out_reg_0/clk (b15fqn003hn1n02x3)                              0.000   0.007   0.000   0.000 &  -0.009 r
  clock reconvergence pessimism                                                                 0.000    -0.009
  library hold time                                                                            -0.005    -0.014
  data required time                                                                                     -0.014
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                     -0.014
  data arrival time                                                                                      -0.081
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                             0.095


  Startpoint: top/row_buf_0/rdptr_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/row_buf_0/rdptr_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: top/CTS_ccl_a_buf_00002/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                  Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                               0.000   0.015   0.000   0.002 &  -0.084 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                    0.031           0.037 &  -0.047 r
  top/CTS_10 (net)                                                        29 
  top/row_buf_0/RC_CG_HIER_INST60/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.008 &  -0.038 r
  top/row_buf_0/RC_CG_HIER_INST60/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.036 &  -0.002 r
  top/row_buf_0/RC_CG_HIER_INST60/ck_out (net)                            11 
  top/row_buf_0/rdptr_reg_1/clk (b15fqn003hn1n02x3)                             0.000   0.011   0.000   0.000 &  -0.002 r
  top/row_buf_0/rdptr_reg_1/o (b15fqn003hn1n02x3)                                       0.023           0.061 &   0.059 f
  top/row_buf_0/rdptr_1 (net)                                              5 
  top/row_buf_0/g624/b (b15nanb02an1n02x5)                                      0.000   0.023   0.000   0.000 &   0.060 f
  top/row_buf_0/g624/out0 (b15nanb02an1n02x5)                                           0.012           0.019 &   0.079 r
  top/row_buf_0/n_34 (net)                                                 2 
  top/row_buf_0/g532/b (b15nandp2an1n02x5)                                      0.000   0.012   0.000   0.000 &   0.079 r
  top/row_buf_0/g532/o1 (b15nandp2an1n02x5)                                             0.011           0.016 &   0.094 f
  top/row_buf_0/n_16 (net)                                                 1 
  top/row_buf_0/rdptr_reg_1/d (b15fqn003hn1n02x3)                               0.000   0.011   0.000   0.000 &   0.094 f
  data arrival time                                                                                               0.094

  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                               0.000   0.015   0.000   0.002 &  -0.083 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                    0.033           0.038 &  -0.045 r
  top/CTS_10 (net)                                                        29 
  top/row_buf_0/RC_CG_HIER_INST60/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.036   0.000   0.009 &  -0.037 r
  top/row_buf_0/RC_CG_HIER_INST60/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.037 &   0.000 r
  top/row_buf_0/RC_CG_HIER_INST60/ck_out (net)                            11 
  top/row_buf_0/rdptr_reg_1/clk (b15fqn003hn1n02x3)                             0.000   0.011   0.000   0.000 &   0.001 r
  clock reconvergence pessimism                                                                        -0.001    -0.000
  library hold time                                                                                    -0.000    -0.001
  data required time                                                                                             -0.001
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             -0.001
  data arrival time                                                                                              -0.094
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     0.095


  Startpoint: top/row_buf_1/rdptr_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/row_buf_1/rdptr_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                  Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                               0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                    0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                         17 
  top/row_buf_1/RC_CG_HIER_INST66/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.016   0.000   0.001 &  -0.053 r
  top/row_buf_1/RC_CG_HIER_INST66/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.029 &  -0.024 r
  top/row_buf_1/RC_CG_HIER_INST66/ck_out (net)                            11 
  top/row_buf_1/rdptr_reg_1/clk (b15fqn003hn1n02x3)                             0.000   0.011   0.000   0.001 &  -0.023 r
  top/row_buf_1/rdptr_reg_1/o (b15fqn003hn1n02x3)                                       0.024           0.062 &   0.039 f
  top/row_buf_1/rdptr_1 (net)                                              5 
  top/row_buf_1/g624/b (b15nanb02an1n02x5)                                      0.000   0.024   0.000   0.000 &   0.039 f
  top/row_buf_1/g624/out0 (b15nanb02an1n02x5)                                           0.012           0.020 &   0.058 r
  top/row_buf_1/n_34 (net)                                                 2 
  top/row_buf_1/g532/b (b15nandp2an1n02x5)                                      0.000   0.012   0.000   0.000 &   0.058 r
  top/row_buf_1/g532/o1 (b15nandp2an1n02x5)                                             0.010           0.015 &   0.073 f
  top/row_buf_1/n_16 (net)                                                 1 
  top/row_buf_1/rdptr_reg_1/d (b15fqn003hn1n02x3)                               0.000   0.010   0.000   0.000 &   0.073 f
  data arrival time                                                                                               0.073

  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                               0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                    0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                         17 
  top/row_buf_1/RC_CG_HIER_INST66/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.016   0.000   0.001 &  -0.053 r
  top/row_buf_1/RC_CG_HIER_INST66/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.029 &  -0.023 r
  top/row_buf_1/RC_CG_HIER_INST66/ck_out (net)                            11 
  top/row_buf_1/rdptr_reg_1/clk (b15fqn003hn1n02x3)                             0.000   0.011   0.000   0.001 &  -0.023 r
  clock reconvergence pessimism                                                                         0.000    -0.023
  library hold time                                                                                     0.000    -0.022
  data required time                                                                                             -0.022
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             -0.022
  data arrival time                                                                                              -0.073
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     0.095


  Startpoint: top/m00/out_reg_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m10/out_reg_reg_0
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock source latency                                                                                     -0.107    -0.107
  clk (in)                                                                                  0.004           0.002 &  -0.105 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clk (b15cilb01hn1n64x5)          0.000   0.017   0.000   0.003 &  -0.051 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clkout (b15cilb01hn1n64x5)               0.020           0.033 &  -0.018 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone2 (net)                             83 
  top/m00/out_reg_reg_0/clk (b15fqn003hn1n02x3)                                     0.000   0.028   0.000   0.008 &  -0.010 r
  top/m00/out_reg_reg_0/o (b15fqn003hn1n02x3)                                               0.013           0.059 &   0.049 f
  top/m00/out_psum[0] (net)                                                    1 
  top/m10/WALLACE_CSA_DUMMY_OP_groupi_g1850__2802/a (b15rt0022en1n02x5)             0.000   0.013   0.000   0.000 &   0.049 f
  top/m10/WALLACE_CSA_DUMMY_OP_groupi_g1850__2802/sum (b15rt0022en1n02x5)                   0.008           0.026 &   0.075 f
  top/m10/n_18 (net)                                                           1 
  top/m10/FE_PHC783_n_18/a (b15bfn000an1n08x5)                                      0.000   0.008   0.000   0.000 &   0.075 f
  top/m10/FE_PHC783_n_18/o (b15bfn000an1n08x5)                                              0.005           0.022 &   0.097 f
  top/m10/FE_PHN783_n_18 (net)                                                 1 
  top/m10/out_reg_reg_0/d (b15fqn003hn1n02x3)                                       0.000   0.005   0.000   0.000 &   0.097 f
  data arrival time                                                                                                   0.097

  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock source latency                                                                                     -0.107    -0.107
  clk (in)                                                                                  0.004           0.002 &  -0.105 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clk (b15cilb01hn1n64x5)          0.000   0.018   0.000   0.003 &  -0.051 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_2/clkout (b15cilb01hn1n64x5)               0.020           0.033 &  -0.018 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone2 (net)                             83 
  top/m10/out_reg_reg_0/clk (b15fqn003hn1n02x3)                                     0.000   0.030   0.000   0.010 &  -0.008 r
  clock reconvergence pessimism                                                                             0.000    -0.008
  library hold time                                                                                         0.009     0.001
  data required time                                                                                                  0.001
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.001
  data arrival time                                                                                                  -0.097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.095


  Startpoint: top/m20/weight_reg_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m30/weight_reg_reg_3
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m20/weight_reg_reg_3/clk (b15fqn003hn1n02x3)                                      0.000   0.029   0.000   0.008 &  -0.005 r
  top/m20/weight_reg_reg_3/o (b15fqn003hn1n02x3)                                                0.049           0.092 &   0.087 f
  top/m20/out_weight[3] (net)                                                      9 
  top/m30/weight_reg_reg_3/d (b15fqn003hn1n02x3)                                        0.000   0.049   0.000   0.001 &   0.088 f
  data arrival time                                                                                                       0.088

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m30/weight_reg_reg_3/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.010 &  -0.002 r
  clock reconvergence pessimism                                                                                 0.000    -0.002
  library hold time                                                                                            -0.005    -0.007
  data required time                                                                                                     -0.007
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.007
  data arrival time                                                                                                      -0.088
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.095


  Startpoint: top/op_buf_0/wrptr_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/op_buf_0/wrptr_reg_1
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                 Fanout  DTrans  Trans   Delta    Incr      Path
  -----------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                              0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                   0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                        17 
  top/op_buf_0/RC_CG_HIER_INST41/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.027   0.000   0.014 &  -0.040 r
  top/op_buf_0/RC_CG_HIER_INST41/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.030 &  -0.011 r
  top/op_buf_0/RC_CG_HIER_INST41/ck_out (net)                             3 
  top/op_buf_0/wrptr_reg_1/clk (b15fqn003hn1n02x3)                             0.000   0.006   0.000   0.000 &  -0.011 r
  top/op_buf_0/wrptr_reg_1/o (b15fqn003hn1n02x3)                                       0.024           0.061 &   0.050 f
  top/op_buf_0/wrptr_1 (net)                                              5 
  top/op_buf_0/g963/b (b15nanb02an1n02x5)                                      0.000   0.024   0.000   0.000 &   0.050 f
  top/op_buf_0/g963/out0 (b15nanb02an1n02x5)                                           0.013           0.020 &   0.071 r
  top/op_buf_0/n_32 (net)                                                 2 
  top/op_buf_0/g797/b (b15nandp2an1n02x5)                                      0.000   0.013   0.000   0.000 &   0.071 r
  top/op_buf_0/g797/o1 (b15nandp2an1n02x5)                                             0.009           0.014 &   0.085 f
  top/op_buf_0/n_22 (net)                                                 1 
  top/op_buf_0/wrptr_reg_1/d (b15fqn003hn1n02x3)                               0.000   0.009   0.000   0.000 &   0.085 f
  data arrival time                                                                                              0.085

  clock ideal_clock (rise edge)                                                        0.000           0.000     0.000
  clock source latency                                                                                -0.107    -0.107
  clk (in)                                                                             0.004           0.002 &  -0.105 r
  clk (net)                                                               1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                     0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                         4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                              0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                   0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                        17 
  top/op_buf_0/RC_CG_HIER_INST41/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.027   0.000   0.014 &  -0.040 r
  top/op_buf_0/RC_CG_HIER_INST41/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.006           0.030 &  -0.010 r
  top/op_buf_0/RC_CG_HIER_INST41/ck_out (net)                             3 
  top/op_buf_0/wrptr_reg_1/clk (b15fqn003hn1n02x3)                             0.000   0.006   0.000   0.000 &  -0.010 r
  clock reconvergence pessimism                                                                        0.000    -0.010
  library hold time                                                                                   -0.001    -0.011
  data required time                                                                                            -0.011
  -----------------------------------------------------------------------------------------------------------------------
  data required time                                                                                            -0.011
  data arrival time                                                                                             -0.085
  -----------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                    0.096


  Startpoint: top/row_buf_1/rdptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/row_buf_1/rdptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                  Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                               0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                    0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                         17 
  top/row_buf_1/RC_CG_HIER_INST66/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.016   0.000   0.001 &  -0.053 r
  top/row_buf_1/RC_CG_HIER_INST66/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.029 &  -0.024 r
  top/row_buf_1/RC_CG_HIER_INST66/ck_out (net)                            11 
  top/row_buf_1/rdptr_reg_2/clk (b15fqn003hn1n02x3)                             0.000   0.011   0.000   0.000 &  -0.024 r
  top/row_buf_1/rdptr_reg_2/o (b15fqn003hn1n02x3)                                       0.017           0.055 &   0.031 f
  top/row_buf_1/rdptr_2 (net)                                              2 
  top/row_buf_1/g528/b (b15xnrc02an1n02x5)                                      0.000   0.017   0.000   0.000 &   0.031 f
  top/row_buf_1/g528/out0 (b15xnrc02an1n02x5)                                           0.014           0.021 &   0.053 r
  top/row_buf_1/FE_PHN658_n_17 (net)                                       1 
  top/row_buf_1/FE_PHC658_n_17/a (b15bfn000an1n02x5)                            0.000   0.014   0.000   0.000 &   0.053 r
  top/row_buf_1/FE_PHC658_n_17/o (b15bfn000an1n02x5)                                    0.008           0.019 &   0.072 r
  top/row_buf_1/n_17 (net)                                                 1 
  top/row_buf_1/rdptr_reg_2/d (b15fqn003hn1n02x3)                               0.000   0.008   0.000   0.000 &   0.072 r
  data arrival time                                                                                               0.072

  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                               0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                    0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                         17 
  top/row_buf_1/RC_CG_HIER_INST66/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.016   0.000   0.001 &  -0.053 r
  top/row_buf_1/RC_CG_HIER_INST66/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.029 &  -0.023 r
  top/row_buf_1/RC_CG_HIER_INST66/ck_out (net)                            11 
  top/row_buf_1/rdptr_reg_2/clk (b15fqn003hn1n02x3)                             0.000   0.011   0.000   0.000 &  -0.023 r
  clock reconvergence pessimism                                                                         0.000    -0.023
  library hold time                                                                                    -0.001    -0.024
  data required time                                                                                             -0.024
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             -0.024
  data arrival time                                                                                              -0.072
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     0.096


  Startpoint: top/row_buf_0/rdptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/row_buf_0/rdptr_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: top/CTS_ccl_a_buf_00002/clkout
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                  Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                               0.000   0.015   0.000   0.002 &  -0.084 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                    0.031           0.037 &  -0.047 r
  top/CTS_10 (net)                                                        29 
  top/row_buf_0/RC_CG_HIER_INST60/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.034   0.000   0.008 &  -0.038 r
  top/row_buf_0/RC_CG_HIER_INST60/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.036 &  -0.002 r
  top/row_buf_0/RC_CG_HIER_INST60/ck_out (net)                            11 
  top/row_buf_0/rdptr_reg_2/clk (b15fqn003hn1n02x3)                             0.000   0.011   0.000   0.000 &  -0.002 r
  top/row_buf_0/rdptr_reg_2/o (b15fqn003hn1n02x3)                                       0.017           0.055 &   0.053 f
  top/row_buf_0/rdptr_2 (net)                                              2 
  top/row_buf_0/g528/b (b15xnrc02an1n02x5)                                      0.000   0.017   0.000   0.000 &   0.053 f
  top/row_buf_0/g528/out0 (b15xnrc02an1n02x5)                                           0.014           0.022 &   0.075 r
  top/row_buf_0/n_17 (net)                                                 1 
  top/row_buf_0/FE_PHC665_n_17/a (b15bfn000an1n02x5)                            0.000   0.014   0.000   0.000 &   0.075 r
  top/row_buf_0/FE_PHC665_n_17/o (b15bfn000an1n02x5)                                    0.008           0.020 &   0.095 r
  top/row_buf_0/FE_PHN665_n_17 (net)                                       1 
  top/row_buf_0/rdptr_reg_2/d (b15fqn003hn1n02x3)                               0.000   0.008   0.000   0.000 &   0.095 r
  data arrival time                                                                                               0.095

  clock ideal_clock (rise edge)                                                         0.000           0.000     0.000
  clock source latency                                                                                 -0.107    -0.107
  clk (in)                                                                              0.004           0.002 &  -0.105 r
  clk (net)                                                                1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                 0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                      0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                          4 
  top/CTS_ccl_a_buf_00002/clk (b15cbf000an1n24x5)                               0.000   0.015   0.000   0.002 &  -0.083 r
  top/CTS_ccl_a_buf_00002/clkout (b15cbf000an1n24x5)                                    0.033           0.038 &  -0.045 r
  top/CTS_10 (net)                                                        29 
  top/row_buf_0/RC_CG_HIER_INST60/RC_CGIC_INST/clk (b15cilb01hn1n16x5)          0.000   0.036   0.000   0.009 &  -0.037 r
  top/row_buf_0/RC_CG_HIER_INST60/RC_CGIC_INST/clkout (b15cilb01hn1n16x5)               0.011           0.037 &   0.000 r
  top/row_buf_0/RC_CG_HIER_INST60/ck_out (net)                            11 
  top/row_buf_0/rdptr_reg_2/clk (b15fqn003hn1n02x3)                             0.000   0.011   0.000   0.000 &   0.001 r
  clock reconvergence pessimism                                                                        -0.001    -0.001
  library hold time                                                                                    -0.001    -0.001
  data required time                                                                                             -0.001
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                             -0.001
  data arrival time                                                                                              -0.095
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     0.096


  Startpoint: top/m20/weight_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m30/weight_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                          Fanout  DTrans  Trans   Delta    Incr      Path
  --------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.026           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m20/weight_reg_reg_2/clk (b15fqn003hn1n02x3)                                      0.000   0.029   0.000   0.008 &  -0.005 r
  top/m20/weight_reg_reg_2/o (b15fqn003hn1n02x3)                                                0.010           0.056 &   0.051 f
  top/m20/FE_OFN5_wt_out20_2 (net)                                                 1 
  top/m20/FE_OFC39_wt_out20_2/a (b15bfn000an1n03x5)                                     0.000   0.010   0.000   0.000 &   0.051 f
  top/m20/FE_OFC39_wt_out20_2/o (b15bfn000an1n03x5)                                             0.034           0.040 &   0.091 f
  top/m20/out_weight[2] (net)                                                      9 
  top/m30/weight_reg_reg_2/d (b15fqn003hn1n02x3)                                        0.000   0.034   0.000   0.001 &   0.093 f
  data arrival time                                                                                                       0.093

  clock ideal_clock (rise edge)                                                                 0.000           0.000     0.000
  clock source latency                                                                                         -0.107    -0.107
  clk (in)                                                                                      0.004           0.002 &  -0.105 r
  clk (net)                                                                        1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                         0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                              0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                  4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                       0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                            0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                                 17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n32x5)          0.000   0.019   0.000   0.005 &  -0.049 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n32x5)               0.027           0.037 &  -0.012 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out_clone1 (net)                             64 
  top/m30/weight_reg_reg_2/clk (b15fqn003hn1n02x3)                                      0.000   0.030   0.000   0.010 &  -0.002 r
  clock reconvergence pessimism                                                                                 0.000    -0.002
  library hold time                                                                                            -0.002    -0.004
  data required time                                                                                                     -0.004
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     -0.004
  data arrival time                                                                                                      -0.093
  --------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                             0.097


  Startpoint: top/m13/weight_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m23/weight_reg_reg_6
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                        Fanout  DTrans  Trans   Delta    Incr      Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.019   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.015 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m13/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                    0.000   0.031   0.000   0.016 &   0.001 r
  top/m13/weight_reg_reg_6/o (b15fqn003hn1n02x3)                                              0.048           0.092 &   0.093 f
  top/m13/out_weight[6] (net)                                                    9 
  top/m23/weight_reg_reg_6/d (b15fqn003hn1n02x3)                                      0.000   0.048   0.000   0.001 &   0.094 f
  data arrival time                                                                                                     0.094

  clock ideal_clock (rise edge)                                                               0.000           0.000     0.000
  clock source latency                                                                                       -0.107    -0.107
  clk (in)                                                                                    0.004           0.002 &  -0.105 r
  clk (net)                                                                      1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                       0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                            0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                                4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                     0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                          0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                               17 
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clk (b15cilb01hn1n64x5)          0.000   0.020   0.000   0.007 &  -0.047 r
  top/RC_CG_DECLONE_HIER_INST2614/RC_CGIC_INST_clone/clkout (b15cilb01hn1n64x5)               0.016           0.032 &  -0.014 r
  top/RC_CG_DECLONE_HIER_INST2614/ck_out (net)                                  64 
  top/m23/weight_reg_reg_6/clk (b15fqn003hn1n02x3)                                    0.000   0.032   0.000   0.016 &   0.002 r
  clock reconvergence pessimism                                                                               0.000     0.002
  library hold time                                                                                          -0.005    -0.003
  data required time                                                                                                   -0.003
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   -0.003
  data arrival time                                                                                                    -0.094
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.097


  Startpoint: top/m30/in_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: top/m31/in_reg_reg_2
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Last common pin: clk
  Path Group: ideal_clock
  Path Type: min  (recalculated)

  Point                                                                      Fanout  DTrans  Trans   Delta    Incr      Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock source latency                                                                                     -0.107    -0.107
  clk (in)                                                                                  0.004           0.002 &  -0.105 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.026   0.000   0.013 &  -0.041 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.040 &  -0.001 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m30/in_reg_reg_2/clk (b15fqn003hn1n02x3)                                      0.000   0.028   0.000   0.005 &   0.004 r
  top/m30/in_reg_reg_2/o (b15fqn003hn1n02x3)                                                0.024           0.071 &   0.075 f
  top/m30/out_d[2] (net)                                                       4 
  top/m31/FE_OFC37_data_out30_2/a (b15bfn000an1n05x5)                               0.000   0.024   0.000   0.000 &   0.075 f
  top/m31/FE_OFC37_data_out30_2/o (b15bfn000an1n05x5)                                       0.015           0.036 &   0.111 f
  top/m31/FE_OFN112_data_out30_2 (net)                                         6 
  top/m31/in_reg_reg_2/d (b15fqn003hn1n04x3)                                        0.000   0.015   0.000   0.001 &   0.112 f
  data arrival time                                                                                                   0.112

  clock ideal_clock (rise edge)                                                             0.000           0.000     0.000
  clock source latency                                                                                     -0.107    -0.107
  clk (in)                                                                                  0.004           0.002 &  -0.105 r
  clk (net)                                                                    1 
  top/CTS_cid_buf_00006/clk (b15cbf000an1n24x5)                                     0.000   0.004   0.000   0.000 &  -0.105 r
  top/CTS_cid_buf_00006/clkout (b15cbf000an1n24x5)                                          0.013           0.019 &  -0.086 r
  top/CTS_3 (net)                                                              4 
  top/CTS_ccl_a_buf_00005/clk (b15cbf000an1n64x5)                                   0.000   0.017   0.000   0.005 &  -0.081 r
  top/CTS_ccl_a_buf_00005/clkout (b15cbf000an1n64x5)                                        0.014           0.027 &  -0.054 r
  top/CTS_2 (net)                                                             17 
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clk (b15cilb01hn1n48x5)          0.000   0.027   0.000   0.013 &  -0.041 r
  top/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST_clone_1/clkout (b15cilb01hn1n48x5)               0.025           0.041 &   0.000 r
  top/RC_CG_DECLONE_HIER_INST/ck_out_clone1 (net)                             91 
  top/m31/in_reg_reg_2/clk (b15fqn003hn1n04x3)                                      0.000   0.031   0.000   0.010 &   0.010 r
  clock reconvergence pessimism                                                                             0.000     0.010
  library hold time                                                                                         0.005     0.015
  data required time                                                                                                  0.015
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.015
  data arrival time                                                                                                  -0.112
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.097


1
