// Seed: 2498660593
module module_0;
  tri id_1;
  id_2(
      1, 1, 1
  );
  assign id_1 = ~{id_1, id_1};
  wire id_3;
  id_4(
      .id_0(1'b0)
  );
  wire id_5;
  always @* $display;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri0 id_4
    , id_13,
    input logic id_5,
    input tri0 id_6,
    input wand id_7,
    output logic id_8,
    input tri0 id_9,
    input wire id_10,
    input supply0 id_11
);
  always #1 id_8 <= id_5;
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
