Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Tue Apr 30 07:42:16 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt ledtest_ice40up5k_impl_1.twr ledtest_ice40up5k_impl_1.udb -gui

-----------------------------------------
Design:          led_top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock c_clk12M
        2.2  Clock c_clk24M
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]
            4.1.3  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports RED]
            4.1.4  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports BLU]
            4.1.5  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports GRN]
            4.1.6  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports RED]
            4.1.7  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports BLU]
            4.1.8  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports GRN]
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]
            4.2.3  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports RED]
            4.2.4  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports BLU]
            4.2.5  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports GRN]
            4.2.6  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports RED]
            4.2.7  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports BLU]
            4.2.8  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports GRN]

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {U1/__/lscc_pll_inst/clk12M_c} -period 83.33333333 [get_nets clk12M_c]
create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]
create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]
set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports RED]
set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports BLU]
set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports GRN]
set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports RED]
set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports BLU]
set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports GRN]

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "c_clk12M"
=======================
create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock c_clk12M             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From c_clk12M                          |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock c_clk12M             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From c_clk24M                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "c_clk24M"
=======================
create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock c_clk24M             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From c_clk24M                          |             Target |          41.666 ns |         24.000 MHz 
                                        | Actual (all paths) |          34.843 ns |         28.700 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock c_clk24M             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From c_clk12M                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 93.4562%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {c_clk12M} -period 8                                                                                                    
3.33333333 [get_ports clk12M]           |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {c_clk24M}                                                                                                    
 -source [get_ports clk12M] -multiply_b                                                                                                    
y 2 -duty_cycle 50 [get_nets U1/clk24M] |   41.666 ns |   14.116 ns |   10   |   27.550 ns |  36.298 MHz |       258      |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -max 20 [get_ports RED]          |   41.666 ns |    6.823 ns |    2   |        ---- |        ---- |        1       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -max 20 [get_ports BLU]          |   41.666 ns |    7.419 ns |    2   |        ---- |        ---- |        1       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -max 20 [get_ports GRN]          |   41.666 ns |    6.876 ns |    2   |        ---- |        ---- |        1       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -min 1 [get_ports RED]           |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -min 1 [get_ports BLU]           |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -min 1 [get_ports GRN]           |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
RED                                      |    6.824 ns 
GRN                                      |    6.877 ns 
BLU                                      |    7.420 ns 
{U1/ramp_count__i5/SP   U1/ramp_count__i4/SP}              
                                         |   14.117 ns 
{U1/ramp_count__i3/SP   U1/ramp_count__i2/SP}              
                                         |   14.117 ns 
{U1/ramp_count__i1/SP   U1/ramp_count__i0/SP}              
                                         |   14.117 ns 
{U1/ramp_count__i16/SP   U1/ramp_count__i17/SP}              
                                         |   14.144 ns 
{U1/ramp_count__i18/SP   U1/ramp_count__i19/SP}              
                                         |   14.144 ns 
{U1/ramp_count__i20/SP   U1/ramp_count__i21/SP}              
                                         |   14.144 ns 
{U1/ramp_count__i22/SP   U1/ramp_count__i23/SP}              
                                         |   14.144 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {c_clk12M} -period 8                                                                                                    
3.33333333 [get_ports clk12M]           |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {c_clk24M}                                                                                                    
 -source [get_ports clk12M] -multiply_b                                                                                                    
y 2 -duty_cycle 50 [get_nets U1/clk24M] |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       258      |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -max 20 [get_ports RED]          |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -max 20 [get_ports BLU]          |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -max 20 [get_ports GRN]          |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -min 1 [get_ports RED]           |    0.000 ns |   13.444 ns |    2   |        ---- |        ---- |        1       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -min 1 [get_ports BLU]           |    0.000 ns |   12.795 ns |    2   |        ---- |        ---- |        1       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -min 1 [get_ports GRN]           |    0.000 ns |   13.510 ns |    2   |        ---- |        ---- |        1       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
U1/curr_blu_i16/D                        |    3.112 ns 
U1/blu_peak_i1/D                         |    3.112 ns 
U1/blu_intensity_step_i1/D               |    3.112 ns 
U1/curr_grn_i15/D                        |    3.112 ns 
U1/blink_state_FSM_i0/D                  |    3.112 ns 
U1/curr_blu_i17/D                        |    3.417 ns 
U1/curr_grn_i14/D                        |    3.417 ns 
U1/red_pwm/D                             |    3.417 ns 
U1/grn_pwm/D                             |    3.417 ns 
U1/curr_red_i9/D                         |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{U1/grn_peak_i1/SR   U1/grn_peak_i2/SR} |           No arrival time
{U1/curr_blu_i17/SR   U1/curr_blu_i16/SR}                           
                                        |           No arrival time
{U1/RGB_color_s_i1/SR   U1/RGB_color_s_i2/SR}                           
                                        |           No arrival time
{U1/blu_peak_i1/SR   U1/red_peak_i1/SR} |           No arrival time
{U1/curr_blu_i15/SR   U1/curr_blu_i14/SR}                           
                                        |           No arrival time
{U1/off_max_cnt_i1/SR   U1/off_max_cnt_i2/SR}                           
                                        |           No arrival time
{U1/ramp_max_cnt_i1/SR   U1/BreatheRamp_s_i1/SR}                           
                                        |           No arrival time
{U1/curr_blu_i13/SR   U1/curr_blu_i12/SR}                           
                                        |           No arrival time
{U1/curr_blu_i11/SR   U1/curr_blu_i10/SR}                           
                                        |           No arrival time
{U1/curr_blu_i9/SR   U1/curr_blu_i8/SR} |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       124
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 7 Start or End Points      |           Type           
-------------------------------------------------------------------
RGB_Blink_En                            |                     input
color_sel[0]                            |                     input
color_sel[1]                            |                     input
rst                                     |                     input
BLUn                                    |                    output
GRNn                                    |                    output
REDn                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         7
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

4.1.2  Setup path details for constraint: create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]
----------------------------------------------------------------------
258 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1/steady_count__i21/Q
Path End         : {U1/ramp_count__i1/SP   U1/ramp_count__i0/SP}
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 10
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.116 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    47.637

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                            27.351
------------------------------------------   ------
End-of-path arrival time( ns )               33.521

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/steady_count__i21/CK   U1/steady_count__i20/CK}->U1/steady_count__i21/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391         7.561  6       
U1/steady_count[21]                                       NET DELAY        4.543        12.104  1       
U1/LessThan_61_i24_4_lut/D->U1/LessThan_61_i24_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        12.554  1       
U1/n24                                                    NET DELAY        3.086        15.640  1       
U1/i5212_4_lut/A->U1/i5212_4_lut/Z        SLICE_R15C8A    B1_TO_F1_DELAY   0.477        16.117  1       
U1/n7693                                                  NET DELAY        0.305        16.422  1       
U1/i5213_3_lut/A->U1/i5213_3_lut/Z        SLICE_R15C8B    C0_TO_F0_DELAY   0.477        16.899  1       
U1/n7694                                                  NET DELAY        0.305        17.204  1       
U1/i5205_3_lut/A->U1/i5205_3_lut/Z        SLICE_R15C8B    C1_TO_F1_DELAY   0.450        17.654  1       
U1/n48_adj_910                                            NET DELAY        3.152        20.806  1       
U1/i5158_4_lut/A->U1/i5158_4_lut/Z        SLICE_R15C7C    A1_TO_F1_DELAY   0.450        21.256  1       
U1/n7639                                                  NET DELAY        3.682        24.938  1       
U1/i5178_4_lut/B->U1/i5178_4_lut/Z        SLICE_R17C8C    B1_TO_F1_DELAY   0.477        25.415  1       
U1/n7659                                                  NET DELAY        0.305        25.720  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        SLICE_R17C8D    C0_TO_F0_DELAY   0.450        26.170  3       
U1/n611                                                   NET DELAY        2.172        28.342  1       
U1/i430_2_lut/A->U1/i430_2_lut/Z          SLICE_R18C9B    D0_TO_F0_DELAY   0.477        28.819  2       
U1/n2220                                                  NET DELAY        0.305        29.124  1       
U1/i5394_4_lut/B->U1/i5394_4_lut/Z        SLICE_R18C9B    C1_TO_F1_DELAY   0.450        29.574  14      
U1/n1975                                                  NET DELAY        3.947        33.521  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/steady_count__i21/Q
Path End         : {U1/ramp_count__i3/SP   U1/ramp_count__i2/SP}
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 10
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.116 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    47.637

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                            27.351
------------------------------------------   ------
End-of-path arrival time( ns )               33.521

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/steady_count__i21/CK   U1/steady_count__i20/CK}->U1/steady_count__i21/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391         7.561  6       
U1/steady_count[21]                                       NET DELAY        4.543        12.104  1       
U1/LessThan_61_i24_4_lut/D->U1/LessThan_61_i24_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        12.554  1       
U1/n24                                                    NET DELAY        3.086        15.640  1       
U1/i5212_4_lut/A->U1/i5212_4_lut/Z        SLICE_R15C8A    B1_TO_F1_DELAY   0.477        16.117  1       
U1/n7693                                                  NET DELAY        0.305        16.422  1       
U1/i5213_3_lut/A->U1/i5213_3_lut/Z        SLICE_R15C8B    C0_TO_F0_DELAY   0.477        16.899  1       
U1/n7694                                                  NET DELAY        0.305        17.204  1       
U1/i5205_3_lut/A->U1/i5205_3_lut/Z        SLICE_R15C8B    C1_TO_F1_DELAY   0.450        17.654  1       
U1/n48_adj_910                                            NET DELAY        3.152        20.806  1       
U1/i5158_4_lut/A->U1/i5158_4_lut/Z        SLICE_R15C7C    A1_TO_F1_DELAY   0.450        21.256  1       
U1/n7639                                                  NET DELAY        3.682        24.938  1       
U1/i5178_4_lut/B->U1/i5178_4_lut/Z        SLICE_R17C8C    B1_TO_F1_DELAY   0.477        25.415  1       
U1/n7659                                                  NET DELAY        0.305        25.720  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        SLICE_R17C8D    C0_TO_F0_DELAY   0.450        26.170  3       
U1/n611                                                   NET DELAY        2.172        28.342  1       
U1/i430_2_lut/A->U1/i430_2_lut/Z          SLICE_R18C9B    D0_TO_F0_DELAY   0.477        28.819  2       
U1/n2220                                                  NET DELAY        0.305        29.124  1       
U1/i5394_4_lut/B->U1/i5394_4_lut/Z        SLICE_R18C9B    C1_TO_F1_DELAY   0.450        29.574  14      
U1/n1975                                                  NET DELAY        3.947        33.521  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/steady_count__i21/Q
Path End         : {U1/ramp_count__i5/SP   U1/ramp_count__i4/SP}
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 10
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.116 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    47.637

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                            27.351
------------------------------------------   ------
End-of-path arrival time( ns )               33.521

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/steady_count__i21/CK   U1/steady_count__i20/CK}->U1/steady_count__i21/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391         7.561  6       
U1/steady_count[21]                                       NET DELAY        4.543        12.104  1       
U1/LessThan_61_i24_4_lut/D->U1/LessThan_61_i24_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        12.554  1       
U1/n24                                                    NET DELAY        3.086        15.640  1       
U1/i5212_4_lut/A->U1/i5212_4_lut/Z        SLICE_R15C8A    B1_TO_F1_DELAY   0.477        16.117  1       
U1/n7693                                                  NET DELAY        0.305        16.422  1       
U1/i5213_3_lut/A->U1/i5213_3_lut/Z        SLICE_R15C8B    C0_TO_F0_DELAY   0.477        16.899  1       
U1/n7694                                                  NET DELAY        0.305        17.204  1       
U1/i5205_3_lut/A->U1/i5205_3_lut/Z        SLICE_R15C8B    C1_TO_F1_DELAY   0.450        17.654  1       
U1/n48_adj_910                                            NET DELAY        3.152        20.806  1       
U1/i5158_4_lut/A->U1/i5158_4_lut/Z        SLICE_R15C7C    A1_TO_F1_DELAY   0.450        21.256  1       
U1/n7639                                                  NET DELAY        3.682        24.938  1       
U1/i5178_4_lut/B->U1/i5178_4_lut/Z        SLICE_R17C8C    B1_TO_F1_DELAY   0.477        25.415  1       
U1/n7659                                                  NET DELAY        0.305        25.720  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        SLICE_R17C8D    C0_TO_F0_DELAY   0.450        26.170  3       
U1/n611                                                   NET DELAY        2.172        28.342  1       
U1/i430_2_lut/A->U1/i430_2_lut/Z          SLICE_R18C9B    D0_TO_F0_DELAY   0.477        28.819  2       
U1/n2220                                                  NET DELAY        0.305        29.124  1       
U1/i5394_4_lut/B->U1/i5394_4_lut/Z        SLICE_R18C9B    C1_TO_F1_DELAY   0.450        29.574  14      
U1/n1975                                                  NET DELAY        3.947        33.521  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/steady_count__i21/Q
Path End         : {U1/ramp_count__i24/SP   U1/ramp_count__i25/SP}
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 10
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.143 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    47.637

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                            27.324
------------------------------------------   ------
End-of-path arrival time( ns )               33.494

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/steady_count__i21/CK   U1/steady_count__i20/CK}->U1/steady_count__i21/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391         7.561  6       
U1/steady_count[21]                                       NET DELAY        4.543        12.104  1       
U1/LessThan_61_i24_4_lut/D->U1/LessThan_61_i24_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        12.554  1       
U1/n24                                                    NET DELAY        3.086        15.640  1       
U1/i5212_4_lut/A->U1/i5212_4_lut/Z        SLICE_R15C8A    B1_TO_F1_DELAY   0.477        16.117  1       
U1/n7693                                                  NET DELAY        0.305        16.422  1       
U1/i5213_3_lut/A->U1/i5213_3_lut/Z        SLICE_R15C8B    C0_TO_F0_DELAY   0.477        16.899  1       
U1/n7694                                                  NET DELAY        0.305        17.204  1       
U1/i5205_3_lut/A->U1/i5205_3_lut/Z        SLICE_R15C8B    C1_TO_F1_DELAY   0.450        17.654  1       
U1/n48_adj_910                                            NET DELAY        3.152        20.806  1       
U1/i5158_4_lut/A->U1/i5158_4_lut/Z        SLICE_R15C7C    A1_TO_F1_DELAY   0.450        21.256  1       
U1/n7639                                                  NET DELAY        3.682        24.938  1       
U1/i5178_4_lut/B->U1/i5178_4_lut/Z        SLICE_R17C8C    B1_TO_F1_DELAY   0.477        25.415  1       
U1/n7659                                                  NET DELAY        0.305        25.720  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        SLICE_R17C8D    C0_TO_F0_DELAY   0.450        26.170  3       
U1/n611                                                   NET DELAY        2.172        28.342  1       
U1/i430_2_lut/A->U1/i430_2_lut/Z          SLICE_R18C9B    D0_TO_F0_DELAY   0.477        28.819  2       
U1/n2220                                                  NET DELAY        0.305        29.124  1       
U1/i5394_4_lut/B->U1/i5394_4_lut/Z        SLICE_R18C9B    C1_TO_F1_DELAY   0.450        29.574  14      
U1/n1975                                                  NET DELAY        3.920        33.494  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/steady_count__i21/Q
Path End         : {U1/ramp_count__i22/SP   U1/ramp_count__i23/SP}
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 10
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.143 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    47.637

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                            27.324
------------------------------------------   ------
End-of-path arrival time( ns )               33.494

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/steady_count__i21/CK   U1/steady_count__i20/CK}->U1/steady_count__i21/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391         7.561  6       
U1/steady_count[21]                                       NET DELAY        4.543        12.104  1       
U1/LessThan_61_i24_4_lut/D->U1/LessThan_61_i24_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        12.554  1       
U1/n24                                                    NET DELAY        3.086        15.640  1       
U1/i5212_4_lut/A->U1/i5212_4_lut/Z        SLICE_R15C8A    B1_TO_F1_DELAY   0.477        16.117  1       
U1/n7693                                                  NET DELAY        0.305        16.422  1       
U1/i5213_3_lut/A->U1/i5213_3_lut/Z        SLICE_R15C8B    C0_TO_F0_DELAY   0.477        16.899  1       
U1/n7694                                                  NET DELAY        0.305        17.204  1       
U1/i5205_3_lut/A->U1/i5205_3_lut/Z        SLICE_R15C8B    C1_TO_F1_DELAY   0.450        17.654  1       
U1/n48_adj_910                                            NET DELAY        3.152        20.806  1       
U1/i5158_4_lut/A->U1/i5158_4_lut/Z        SLICE_R15C7C    A1_TO_F1_DELAY   0.450        21.256  1       
U1/n7639                                                  NET DELAY        3.682        24.938  1       
U1/i5178_4_lut/B->U1/i5178_4_lut/Z        SLICE_R17C8C    B1_TO_F1_DELAY   0.477        25.415  1       
U1/n7659                                                  NET DELAY        0.305        25.720  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        SLICE_R17C8D    C0_TO_F0_DELAY   0.450        26.170  3       
U1/n611                                                   NET DELAY        2.172        28.342  1       
U1/i430_2_lut/A->U1/i430_2_lut/Z          SLICE_R18C9B    D0_TO_F0_DELAY   0.477        28.819  2       
U1/n2220                                                  NET DELAY        0.305        29.124  1       
U1/i5394_4_lut/B->U1/i5394_4_lut/Z        SLICE_R18C9B    C1_TO_F1_DELAY   0.450        29.574  14      
U1/n1975                                                  NET DELAY        3.920        33.494  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/steady_count__i21/Q
Path End         : {U1/ramp_count__i20/SP   U1/ramp_count__i21/SP}
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 10
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.143 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    47.637

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                            27.324
------------------------------------------   ------
End-of-path arrival time( ns )               33.494

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/steady_count__i21/CK   U1/steady_count__i20/CK}->U1/steady_count__i21/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391         7.561  6       
U1/steady_count[21]                                       NET DELAY        4.543        12.104  1       
U1/LessThan_61_i24_4_lut/D->U1/LessThan_61_i24_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        12.554  1       
U1/n24                                                    NET DELAY        3.086        15.640  1       
U1/i5212_4_lut/A->U1/i5212_4_lut/Z        SLICE_R15C8A    B1_TO_F1_DELAY   0.477        16.117  1       
U1/n7693                                                  NET DELAY        0.305        16.422  1       
U1/i5213_3_lut/A->U1/i5213_3_lut/Z        SLICE_R15C8B    C0_TO_F0_DELAY   0.477        16.899  1       
U1/n7694                                                  NET DELAY        0.305        17.204  1       
U1/i5205_3_lut/A->U1/i5205_3_lut/Z        SLICE_R15C8B    C1_TO_F1_DELAY   0.450        17.654  1       
U1/n48_adj_910                                            NET DELAY        3.152        20.806  1       
U1/i5158_4_lut/A->U1/i5158_4_lut/Z        SLICE_R15C7C    A1_TO_F1_DELAY   0.450        21.256  1       
U1/n7639                                                  NET DELAY        3.682        24.938  1       
U1/i5178_4_lut/B->U1/i5178_4_lut/Z        SLICE_R17C8C    B1_TO_F1_DELAY   0.477        25.415  1       
U1/n7659                                                  NET DELAY        0.305        25.720  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        SLICE_R17C8D    C0_TO_F0_DELAY   0.450        26.170  3       
U1/n611                                                   NET DELAY        2.172        28.342  1       
U1/i430_2_lut/A->U1/i430_2_lut/Z          SLICE_R18C9B    D0_TO_F0_DELAY   0.477        28.819  2       
U1/n2220                                                  NET DELAY        0.305        29.124  1       
U1/i5394_4_lut/B->U1/i5394_4_lut/Z        SLICE_R18C9B    C1_TO_F1_DELAY   0.450        29.574  14      
U1/n1975                                                  NET DELAY        3.920        33.494  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/steady_count__i21/Q
Path End         : {U1/ramp_count__i18/SP   U1/ramp_count__i19/SP}
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 10
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.143 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    47.637

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                            27.324
------------------------------------------   ------
End-of-path arrival time( ns )               33.494

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/steady_count__i21/CK   U1/steady_count__i20/CK}->U1/steady_count__i21/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391         7.561  6       
U1/steady_count[21]                                       NET DELAY        4.543        12.104  1       
U1/LessThan_61_i24_4_lut/D->U1/LessThan_61_i24_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        12.554  1       
U1/n24                                                    NET DELAY        3.086        15.640  1       
U1/i5212_4_lut/A->U1/i5212_4_lut/Z        SLICE_R15C8A    B1_TO_F1_DELAY   0.477        16.117  1       
U1/n7693                                                  NET DELAY        0.305        16.422  1       
U1/i5213_3_lut/A->U1/i5213_3_lut/Z        SLICE_R15C8B    C0_TO_F0_DELAY   0.477        16.899  1       
U1/n7694                                                  NET DELAY        0.305        17.204  1       
U1/i5205_3_lut/A->U1/i5205_3_lut/Z        SLICE_R15C8B    C1_TO_F1_DELAY   0.450        17.654  1       
U1/n48_adj_910                                            NET DELAY        3.152        20.806  1       
U1/i5158_4_lut/A->U1/i5158_4_lut/Z        SLICE_R15C7C    A1_TO_F1_DELAY   0.450        21.256  1       
U1/n7639                                                  NET DELAY        3.682        24.938  1       
U1/i5178_4_lut/B->U1/i5178_4_lut/Z        SLICE_R17C8C    B1_TO_F1_DELAY   0.477        25.415  1       
U1/n7659                                                  NET DELAY        0.305        25.720  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        SLICE_R17C8D    C0_TO_F0_DELAY   0.450        26.170  3       
U1/n611                                                   NET DELAY        2.172        28.342  1       
U1/i430_2_lut/A->U1/i430_2_lut/Z          SLICE_R18C9B    D0_TO_F0_DELAY   0.477        28.819  2       
U1/n2220                                                  NET DELAY        0.305        29.124  1       
U1/i5394_4_lut/B->U1/i5394_4_lut/Z        SLICE_R18C9B    C1_TO_F1_DELAY   0.450        29.574  14      
U1/n1975                                                  NET DELAY        3.920        33.494  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/steady_count__i21/Q
Path End         : {U1/ramp_count__i16/SP   U1/ramp_count__i17/SP}
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 10
Delay Ratio      : 79.7% (route), 20.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.143 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    47.637

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                            27.324
------------------------------------------   ------
End-of-path arrival time( ns )               33.494

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/steady_count__i21/CK   U1/steady_count__i20/CK}->U1/steady_count__i21/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391         7.561  6       
U1/steady_count[21]                                       NET DELAY        4.543        12.104  1       
U1/LessThan_61_i24_4_lut/D->U1/LessThan_61_i24_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        12.554  1       
U1/n24                                                    NET DELAY        3.086        15.640  1       
U1/i5212_4_lut/A->U1/i5212_4_lut/Z        SLICE_R15C8A    B1_TO_F1_DELAY   0.477        16.117  1       
U1/n7693                                                  NET DELAY        0.305        16.422  1       
U1/i5213_3_lut/A->U1/i5213_3_lut/Z        SLICE_R15C8B    C0_TO_F0_DELAY   0.477        16.899  1       
U1/n7694                                                  NET DELAY        0.305        17.204  1       
U1/i5205_3_lut/A->U1/i5205_3_lut/Z        SLICE_R15C8B    C1_TO_F1_DELAY   0.450        17.654  1       
U1/n48_adj_910                                            NET DELAY        3.152        20.806  1       
U1/i5158_4_lut/A->U1/i5158_4_lut/Z        SLICE_R15C7C    A1_TO_F1_DELAY   0.450        21.256  1       
U1/n7639                                                  NET DELAY        3.682        24.938  1       
U1/i5178_4_lut/B->U1/i5178_4_lut/Z        SLICE_R17C8C    B1_TO_F1_DELAY   0.477        25.415  1       
U1/n7659                                                  NET DELAY        0.305        25.720  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        SLICE_R17C8D    C0_TO_F0_DELAY   0.450        26.170  3       
U1/n611                                                   NET DELAY        2.172        28.342  1       
U1/i430_2_lut/A->U1/i430_2_lut/Z          SLICE_R18C9B    D0_TO_F0_DELAY   0.477        28.819  2       
U1/n2220                                                  NET DELAY        0.305        29.124  1       
U1/i5394_4_lut/B->U1/i5394_4_lut/Z        SLICE_R18C9B    C1_TO_F1_DELAY   0.450        29.574  14      
U1/n1975                                                  NET DELAY        3.920        33.494  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/steady_count__i21/Q
Path End         : {U1/ramp_count__i10/SP   U1/ramp_count__i11/SP}
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 10
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.222 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    47.637

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                            27.245
------------------------------------------   ------
End-of-path arrival time( ns )               33.415

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/steady_count__i21/CK   U1/steady_count__i20/CK}->U1/steady_count__i21/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391         7.561  6       
U1/steady_count[21]                                       NET DELAY        4.543        12.104  1       
U1/LessThan_61_i24_4_lut/D->U1/LessThan_61_i24_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        12.554  1       
U1/n24                                                    NET DELAY        3.086        15.640  1       
U1/i5212_4_lut/A->U1/i5212_4_lut/Z        SLICE_R15C8A    B1_TO_F1_DELAY   0.477        16.117  1       
U1/n7693                                                  NET DELAY        0.305        16.422  1       
U1/i5213_3_lut/A->U1/i5213_3_lut/Z        SLICE_R15C8B    C0_TO_F0_DELAY   0.477        16.899  1       
U1/n7694                                                  NET DELAY        0.305        17.204  1       
U1/i5205_3_lut/A->U1/i5205_3_lut/Z        SLICE_R15C8B    C1_TO_F1_DELAY   0.450        17.654  1       
U1/n48_adj_910                                            NET DELAY        3.152        20.806  1       
U1/i5158_4_lut/A->U1/i5158_4_lut/Z        SLICE_R15C7C    A1_TO_F1_DELAY   0.450        21.256  1       
U1/n7639                                                  NET DELAY        3.682        24.938  1       
U1/i5178_4_lut/B->U1/i5178_4_lut/Z        SLICE_R17C8C    B1_TO_F1_DELAY   0.477        25.415  1       
U1/n7659                                                  NET DELAY        0.305        25.720  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        SLICE_R17C8D    C0_TO_F0_DELAY   0.450        26.170  3       
U1/n611                                                   NET DELAY        2.172        28.342  1       
U1/i430_2_lut/A->U1/i430_2_lut/Z          SLICE_R18C9B    D0_TO_F0_DELAY   0.477        28.819  2       
U1/n2220                                                  NET DELAY        0.305        29.124  1       
U1/i5394_4_lut/B->U1/i5394_4_lut/Z        SLICE_R18C9B    C1_TO_F1_DELAY   0.450        29.574  14      
U1/n1975                                                  NET DELAY        3.841        33.415  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/steady_count__i21/Q
Path End         : {U1/ramp_count__i8/SP   U1/ramp_count__i9/SP}
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 10
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.222 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    47.637

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                            27.245
------------------------------------------   ------
End-of-path arrival time( ns )               33.415

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/steady_count__i21/CK   U1/steady_count__i20/CK}->U1/steady_count__i21/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391         7.561  6       
U1/steady_count[21]                                       NET DELAY        4.543        12.104  1       
U1/LessThan_61_i24_4_lut/D->U1/LessThan_61_i24_4_lut/Z
                                          SLICE_R15C6D    D1_TO_F1_DELAY   0.450        12.554  1       
U1/n24                                                    NET DELAY        3.086        15.640  1       
U1/i5212_4_lut/A->U1/i5212_4_lut/Z        SLICE_R15C8A    B1_TO_F1_DELAY   0.477        16.117  1       
U1/n7693                                                  NET DELAY        0.305        16.422  1       
U1/i5213_3_lut/A->U1/i5213_3_lut/Z        SLICE_R15C8B    C0_TO_F0_DELAY   0.477        16.899  1       
U1/n7694                                                  NET DELAY        0.305        17.204  1       
U1/i5205_3_lut/A->U1/i5205_3_lut/Z        SLICE_R15C8B    C1_TO_F1_DELAY   0.450        17.654  1       
U1/n48_adj_910                                            NET DELAY        3.152        20.806  1       
U1/i5158_4_lut/A->U1/i5158_4_lut/Z        SLICE_R15C7C    A1_TO_F1_DELAY   0.450        21.256  1       
U1/n7639                                                  NET DELAY        3.682        24.938  1       
U1/i5178_4_lut/B->U1/i5178_4_lut/Z        SLICE_R17C8C    B1_TO_F1_DELAY   0.477        25.415  1       
U1/n7659                                                  NET DELAY        0.305        25.720  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        SLICE_R17C8D    C0_TO_F0_DELAY   0.450        26.170  3       
U1/n611                                                   NET DELAY        2.172        28.342  1       
U1/i430_2_lut/A->U1/i430_2_lut/Z          SLICE_R18C9B    D0_TO_F0_DELAY   0.477        28.819  2       
U1/n2220                                                  NET DELAY        0.305        29.124  1       
U1/i5394_4_lut/B->U1/i5394_4_lut/Z        SLICE_R18C9B    C1_TO_F1_DELAY   0.450        29.574  14      
U1/n1975                                                  NET DELAY        3.841        33.415  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.3  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports RED]
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/red_pwm/Q
Path End         : RED
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 62.7% (route), 37.3% (logic)
Clock Skew       : -5.510 ns
Setup Constraint : 41.666 ns 
Path Slack       : 6.823 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      0.660
- Output Delay                                     20.000
-----------------------------------------------   -------
End-of-path required time( ns )                    22.326

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                             9.333
------------------------------------------   ------
End-of-path arrival time( ns )               15.503

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
{U1/red_pwm/CK   U1/blu_pwm/CK}->U1/red_pwm/Q
                                          SLICE_R14C16C   CLK_TO_Q0_DELAY       1.391         7.561  2       
RED_c                                                     NET DELAY             5.854        13.415  1       
RED_pad.bb_inst/I->RED_pad.bb_inst/B      PIO_45          PADDO_TO_IOPAD_DELAY  2.088        15.503  1       
RED                                                       NET DELAY             0.000        15.503  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.4  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports BLU]
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blu_pwm/Q
Path End         : BLU
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 60.2% (route), 39.8% (logic)
Clock Skew       : -5.510 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.419 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      0.660
- Output Delay                                     20.000
-----------------------------------------------   -------
End-of-path required time( ns )                    22.326

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                             8.737
------------------------------------------   ------
End-of-path arrival time( ns )               14.907

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
{U1/red_pwm/CK   U1/blu_pwm/CK}->U1/blu_pwm/Q
                                          SLICE_R14C16C   CLK_TO_Q1_DELAY       1.391         7.561  2       
BLU_c                                                     NET DELAY             5.258        12.819  1       
BLU_pad.bb_inst/I->BLU_pad.bb_inst/B      PIO_3           PADDO_TO_IOPAD_DELAY  2.088        14.907  1       
BLU                                                       NET DELAY             0.000        14.907  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.5  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports GRN]
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/grn_pwm/Q
Path End         : GRN
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 62.5% (route), 37.5% (logic)
Clock Skew       : -5.510 ns
Setup Constraint : 41.666 ns 
Path Slack       : 6.876 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      0.660
- Output Delay                                     20.000
-----------------------------------------------   -------
End-of-path required time( ns )                    22.326

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                             9.280
------------------------------------------   ------
End-of-path arrival time( ns )               15.450

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
U1/grn_pwm/CK->U1/grn_pwm/Q               SLICE_R21C12C   CLK_TO_Q0_DELAY       1.391         7.561  2       
GRN_c                                                     NET DELAY             5.801        13.362  1       
GRN_pad.bb_inst/I->GRN_pad.bb_inst/B      PIO_48          PADDO_TO_IOPAD_DELAY  2.088        15.450  1       
GRN                                                       NET DELAY             0.000        15.450  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.6  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports RED]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.7  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports BLU]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.8  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports GRN]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]
----------------------------------------------------------------------
258 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/RGB_color_s_i1/Q
Path End         : U1/blu_peak_i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.170

  Source Clock Arrival Time (c_clk24M:R#1)   0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                            3.112
------------------------------------------   -----
End-of-path arrival time( ns )               9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/RGB_color_s_i1/CK   U1/RGB_color_s_i2/CK}->U1/RGB_color_s_i1/Q
                                          SLICE_R18C18A   CLK_TO_Q0_DELAY  1.391         7.561  2       
U1/RGB_color_s[0]                                         NET DELAY        1.271         8.832  1       
U1/i1537_2_lut/A->U1/i1537_2_lut/Z        SLICE_R18C17B   D0_TO_F0_DELAY   0.450         9.282  1       
U1/blu_set[1]                                             NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blu_accum_i30/Q
Path End         : U1/curr_blu_i16/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.170

  Source Clock Arrival Time (c_clk24M:R#1)   0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                            3.112
------------------------------------------   -----
End-of-path arrival time( ns )               9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/blu_accum_i31/CK   U1/blu_accum_i30/CK}->U1/blu_accum_i30/Q
                                          SLICE_R15C14D   CLK_TO_Q1_DELAY  1.391         7.561  2       
U1/blu_accum[30]                                          NET DELAY        1.271         8.832  1       
U1/mux_61_i17_4_lut/A->U1/mux_61_i17_4_lut/Z
                                          SLICE_R16C14D   D1_TO_F1_DELAY   0.450         9.282  1       
U1/curr_blu_17__N_451[16]                                 NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/grn_accum_i29/Q
Path End         : U1/curr_grn_i15/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.170

  Source Clock Arrival Time (c_clk24M:R#1)   0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                            3.112
------------------------------------------   -----
End-of-path arrival time( ns )               9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/grn_accum_i30/CK   U1/grn_accum_i29/CK}->U1/grn_accum_i29/Q
                                          SLICE_R18C13D   CLK_TO_Q1_DELAY  1.391         7.561  2       
U1/grn_accum[29]                                          NET DELAY        1.271         8.832  1       
U1/mux_63_i16_4_lut/A->U1/mux_63_i16_4_lut/Z
                                          SLICE_R19C13D   D0_TO_F0_DELAY   0.450         9.282  1       
U1/curr_grn_17__N_433[15]                                 NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/BreatheRamp_s_i1/Q
Path End         : U1/blu_intensity_step_i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.170

  Source Clock Arrival Time (c_clk24M:R#1)   0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                            3.112
------------------------------------------   -----
End-of-path arrival time( ns )               9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/ramp_max_cnt_i1/CK   U1/BreatheRamp_s_i1/CK}->U1/BreatheRamp_s_i1/Q
                                          SLICE_R17C10B   CLK_TO_Q1_DELAY  1.391         7.561  5       
U1/BreatheRamp_s[2]                                       NET DELAY        1.271         8.832  1       
U1/select_20_Select_4_i2_2_lut/B->U1/select_20_Select_4_i2_2_lut/Z
                                          SLICE_R17C10D   D1_TO_F1_DELAY   0.450         9.282  1       
U1/blu_intensity_step_31__N_229[4]                        NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/BlinkRate_s_i1/Q
Path End         : U1/blink_state_FSM_i0/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.170

  Source Clock Arrival Time (c_clk24M:R#1)   0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                            3.112
------------------------------------------   -----
End-of-path arrival time( ns )               9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
U1/BlinkRate_s_i1/CK->U1/BlinkRate_s_i1/Q
                                          SLICE_R16C9C    CLK_TO_Q0_DELAY  1.391         7.561  8       
U1/BlinkRate_s[2]                                         NET DELAY        1.271         8.832  1       
U1/i1548_4_lut/B->U1/i1548_4_lut/Z        SLICE_R17C9C    D0_TO_F0_DELAY   0.450         9.282  1       
U1/n212[0]                                                NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blu_accum_i31/Q
Path End         : U1/curr_blu_i17/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.170

  Source Clock Arrival Time (c_clk24M:R#1)   0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                            3.417
------------------------------------------   -----
End-of-path arrival time( ns )               9.587

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/blu_accum_i31/CK   U1/blu_accum_i30/CK}->U1/blu_accum_i31/Q
                                          SLICE_R15C14D   CLK_TO_Q0_DELAY  1.391         7.561  2       
U1/blu_accum[31]                                          NET DELAY        1.576         9.137  1       
U1/i1746_2_lut_3_lut/C->U1/i1746_2_lut_3_lut/Z
                                          SLICE_R16C14D   C0_TO_F0_DELAY   0.450         9.587  1       
U1/curr_blu_17__N_451[17]                                 NET DELAY        0.000         9.587  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/red_accum_i23/Q
Path End         : U1/curr_red_i9/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.170

  Source Clock Arrival Time (c_clk24M:R#1)   0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                            3.417
------------------------------------------   -----
End-of-path arrival time( ns )               9.587

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/red_accum_i23/CK   U1/red_accum_i22/CK}->U1/red_accum_i23/Q
                                          SLICE_R13C13A   CLK_TO_Q0_DELAY  1.391         7.561  2       
U1/red_accum[23]                                          NET DELAY        1.576         9.137  1       
U1/i1770_2_lut_3_lut/C->U1/i1770_2_lut_3_lut/Z
                                          SLICE_R13C13C   C0_TO_F0_DELAY   0.450         9.587  1       
U1/curr_red_17__N_415[9]                                  NET DELAY        0.000         9.587  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/grn_accum_i28/Q
Path End         : U1/curr_grn_i14/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.170

  Source Clock Arrival Time (c_clk24M:R#1)   0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                            3.417
------------------------------------------   -----
End-of-path arrival time( ns )               9.587

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/grn_accum_i28/CK   U1/grn_accum_i27/CK}->U1/grn_accum_i28/Q
                                          SLICE_R18C14D   CLK_TO_Q0_DELAY  1.391         7.561  2       
U1/grn_accum[28]                                          NET DELAY        1.576         9.137  1       
U1/i1760_2_lut_3_lut/C->U1/i1760_2_lut_3_lut/Z
                                          SLICE_R19C13D   C1_TO_F1_DELAY   0.450         9.587  1       
U1/curr_grn_17__N_433[14]                                 NET DELAY        0.000         9.587  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/red_accum_i22/Q
Path End         : U1/curr_red_i8/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.170

  Source Clock Arrival Time (c_clk24M:R#1)   0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                            3.417
------------------------------------------   -----
End-of-path arrival time( ns )               9.587

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/red_accum_i23/CK   U1/red_accum_i22/CK}->U1/red_accum_i22/Q
                                          SLICE_R13C13A   CLK_TO_Q1_DELAY  1.391         7.561  2       
U1/red_accum[22]                                          NET DELAY        1.576         9.137  1       
U1/i1769_2_lut_3_lut/C->U1/i1769_2_lut_3_lut/Z
                                          SLICE_R13C13C   C1_TO_F1_DELAY   0.450         9.587  1       
U1/curr_red_17__N_415[8]                                  NET DELAY        0.000         9.587  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/curr_grn_i17/Q
Path End         : U1/grn_pwm/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.170
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.170

  Source Clock Arrival Time (c_clk24M:R#1)   0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                            3.417
------------------------------------------   -----
End-of-path arrival time( ns )               9.587

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{U1/curr_grn_i17/CK   U1/curr_grn_i16/CK}->U1/curr_grn_i17/Q
                                          SLICE_R21C13A   CLK_TO_Q0_DELAY  1.391         7.561  1       
U1/curr_grn[17]                                           NET DELAY        1.576         9.137  1       
U1/i5189_3_lut/B->U1/i5189_3_lut/Z        SLICE_R21C12C   C0_TO_F0_DELAY   0.450         9.587  1       
U1/grn_pwm_N_786                                          NET DELAY        0.000         9.587  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.3  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports RED]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.4  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports BLU]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.5  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports GRN]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.6  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports RED]
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/red_pwm/Q
Path End         : RED
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 63.0% (route), 37.0% (logic)
Clock Skew       : -5.510 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 13.444 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      0.660
- Output Delay                                     -1.000
-----------------------------------------------   -------
End-of-path required time( ns )                     1.660

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                             8.934
------------------------------------------   ------
End-of-path arrival time( ns )               15.104

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
{U1/red_pwm/CK   U1/blu_pwm/CK}->U1/red_pwm/Q
                                          SLICE_R14C16C   CLK_TO_Q0_DELAY       1.391         7.561  2       
RED_c                                                     NET DELAY             5.629        13.190  1       
RED_pad.bb_inst/I->RED_pad.bb_inst/B      PIO_45          PADDO_TO_IOPAD_DELAY  1.914        15.104  1       
RED                                                       NET DELAY             0.000        15.104  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.7  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports BLU]
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blu_pwm/Q
Path End         : BLU
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 60.1% (route), 39.9% (logic)
Clock Skew       : -5.510 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 12.795 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      0.660
- Output Delay                                     -1.000
-----------------------------------------------   -------
End-of-path required time( ns )                     1.660

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                             8.285
------------------------------------------   ------
End-of-path arrival time( ns )               14.455

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
{U1/red_pwm/CK   U1/blu_pwm/CK}->U1/blu_pwm/Q
                                          SLICE_R14C16C   CLK_TO_Q1_DELAY       1.391         7.561  2       
BLU_c                                                     NET DELAY             4.980        12.541  1       
BLU_pad.bb_inst/I->BLU_pad.bb_inst/B      PIO_3           PADDO_TO_IOPAD_DELAY  1.914        14.455  1       
BLU                                                       NET DELAY             0.000        14.455  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.8  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports GRN]
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/grn_pwm/Q
Path End         : GRN
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 63.3% (route), 36.7% (logic)
Clock Skew       : -5.510 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 13.510 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      0.660
- Output Delay                                     -1.000
-----------------------------------------------   -------
End-of-path required time( ns )                     1.660

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                     6.170
+ Data Path Delay                             9.000
------------------------------------------   ------
End-of-path arrival time( ns )               15.170

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     
U1/clk24M                                                 NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
U1/grn_pwm/CK->U1/grn_pwm/Q               SLICE_R21C12C   CLK_TO_Q0_DELAY       1.391         7.561  2       
GRN_c                                                     NET DELAY             5.695        13.256  1       
GRN_pad.bb_inst/I->GRN_pad.bb_inst/B      PIO_48          PADDO_TO_IOPAD_DELAY  1.914        15.170  1       
GRN                                                       NET DELAY             0.000        15.170  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             0.000         0.510  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  120     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  120     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

