#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Sun Dec  4 20:46:20 2022
# Process ID: 170242
# Current directory: /home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/synth/vivado.log
# Journal file: /home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_A.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/triangular_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top triangular -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top triangular -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 170612 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1981.230 ; gain = 205.469 ; free physical = 31461 ; free virtual = 228880
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'triangular' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/triangular_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (1#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (2#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (3#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (4#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (5#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (6#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (7#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'add_op' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (10#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (11#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (11#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (13#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sext_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'getelementptr_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/arithmetic_units.vhd:1005]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter INPUT_SIZE bound to: 32 - type: integer 
	Parameter OUTPUT_SIZE bound to: 32 - type: integer 
	Parameter CONST_SIZE bound to: 1 - type: integer 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'getelementptr_op' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/arithmetic_units.vhd:1005]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (20#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 7 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized4' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-3491] module 'LSQ_A' declared at '/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/LSQ_A.v:39714' bound to instance 'c_LSQ_A' of component 'LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/triangular_optimized.vhd:3625]
INFO: [Synth 8-6157] synthesizing module 'LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/LSQ_A.v:39714]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/LSQ_A.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_A' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/LSQ_A.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/LSQ_A.v:9077]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_A' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/LSQ_A.v:9077]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/LSQ_A.v:39337]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_A' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/LSQ_A.v:39337]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/LSQ_A.v:39523]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_A' (30#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/LSQ_A.v:39523]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/LSQ_A.v:39623]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_A' (31#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/LSQ_A.v:39623]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_A' (32#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/LSQ_A.v:39714]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 2 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (33#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (34#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (35#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (36#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (37#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (38#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (39#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (40#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (41#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (42#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'MemCont__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority__parameterized0' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux__parameterized0' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready__parameterized0' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals__parameterized0' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter__parameterized0' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:202]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont__parameterized0' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity triangular does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/triangular_optimized.vhd:23]
WARNING: [Synth 8-3848] Net A_we1 in module/entity triangular does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/triangular_optimized.vhd:31]
WARNING: [Synth 8-3848] Net A_dout1 in module/entity triangular does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/triangular_optimized.vhd:32]
WARNING: [Synth 8-3848] Net x_we1 in module/entity triangular does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/triangular_optimized.vhd:41]
WARNING: [Synth 8-3848] Net x_dout1 in module/entity triangular does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/triangular_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity triangular does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/triangular_optimized.vhd:101]
WARNING: [Synth 8-3848] Net MC_x_pValidArray_2 in module/entity triangular does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/triangular_optimized.vhd:1268]
WARNING: [Synth 8-3848] Net MC_x_dataInArray_2 in module/entity triangular does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/triangular_optimized.vhd:1264]
WARNING: [Synth 8-3848] Net MC_x_pValidArray_3 in module/entity triangular does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/triangular_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_x_dataInArray_3 in module/entity triangular does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/triangular_optimized.vhd:1265]
INFO: [Synth 8-256] done synthesizing module 'triangular' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/triangular_optimized.vhd:46]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[2]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design sub_op has unconnected port clk
WARNING: [Synth 8-3331] design sub_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port clk
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port rst
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port pValidArray[2]
WARNING: [Synth 8-3331] design sext_op has unconnected port clk
WARNING: [Synth 8-3331] design sext_op has unconnected port rst
WARNING: [Synth 8-3331] design triangular has unconnected port n_ready_out
WARNING: [Synth 8-3331] design triangular has unconnected port A_we1
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[31]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[30]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[29]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[28]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[27]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[26]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[25]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[24]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[23]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[22]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[21]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[20]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[19]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[18]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[17]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[16]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[15]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[14]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[13]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[12]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[11]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[10]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[9]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[8]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[7]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[6]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[5]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[4]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2256.039 ; gain = 480.277 ; free physical = 31312 ; free virtual = 228735
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2264.938 ; gain = 489.176 ; free physical = 31340 ; free virtual = 228763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2264.938 ; gain = 489.176 ; free physical = 31340 ; free virtual = 228763
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2264.938 ; gain = 0.000 ; free physical = 31311 ; free virtual = 228734
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/synth/period_4.xdc]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.777 ; gain = 0.000 ; free physical = 31181 ; free virtual = 228604
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2411.777 ; gain = 0.000 ; free physical = 31180 ; free virtual = 228603
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2411.777 ; gain = 636.016 ; free physical = 31337 ; free virtual = 228761
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2411.777 ; gain = 636.016 ; free physical = 31337 ; free virtual = 228760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2411.777 ; gain = 636.016 ; free physical = 31337 ; free virtual = 228760
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/LSQ_A.v:39613]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/LSQ_A.v:39704]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 2411.777 ; gain = 636.016 ; free physical = 30802 ; free virtual = 228230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_A__GB0 |           1|     25164|
|2     |LOAD_QUEUE_LSQ_A__GB1 |           1|     25688|
|3     |LOAD_QUEUE_LSQ_A__GB2 |           1|     17976|
|4     |LOAD_QUEUE_LSQ_A__GB3 |           1|     20511|
|5     |LSQ_A__GC0            |           1|     13240|
|6     |triangular__GC0       |           1|     14391|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 65    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 120   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 38    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 915   
+---Multipliers : 
	                32x32  Multipliers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 71    
	   2 Input     16 Bit        Muxes := 608   
	  17 Input     16 Bit        Muxes := 80    
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 536   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD_QUEUE_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 576   
	  17 Input     16 Bit        Muxes := 48    
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 368   
Module STORE_QUEUE_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 95    
Module GROUP_ALLOCATOR_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sub_op 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module andN__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_0_reg)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_17/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_17/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_17/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_17/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_17/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q0_reg.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q0_reg.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q0_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q0_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_17/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_17/multiply_unit/q1_reg is absorbed into DSP mul_17/multiply_unit/q1_reg.
DSP Report: register mul_17/multiply_unit/q1_reg is absorbed into DSP mul_17/multiply_unit/q1_reg.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q1_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q1_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_17/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: register mul_17/multiply_unit/q2_reg is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: register mul_17/multiply_unit/q2_reg is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: register mul_17/multiply_unit/q1_reg is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q2_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[1] )
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[9]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[10]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[11]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[12]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[13]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[14]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[15]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[16]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[17]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[18]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[19]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[20]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[21]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[22]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[23]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[24]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[25]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[26]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[27]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[28]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[29]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[31]' (FDCE) to 'Buffer_8/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[0]' (FDCE) to 'Buffer_8/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[1]' (FDCE) to 'Buffer_8/data_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[2]' (FDCE) to 'Buffer_8/data_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[3]' (FDCE) to 'Buffer_8/data_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[4]' (FDCE) to 'Buffer_8/data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[5]' (FDCE) to 'Buffer_8/data_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Buffer_8/\data_reg_reg[6] )
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[7]' (FDCE) to 'Buffer_8/data_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'Buffer_8/data_reg_reg[8]' (FDCE) to 'Buffer_8/data_reg_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Buffer_8/\data_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Buffer_8/full_reg_reg)
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[9]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[10]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[11]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[12]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[13]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[14]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[15]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[16]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[17]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[18]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[19]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[20]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[21]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[22]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[23]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[24]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[25]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[26]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[27]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[28]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[29]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[31]' (FDCE) to 'Buffer_9/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[0]' (FDCE) to 'Buffer_9/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[1]' (FDCE) to 'Buffer_9/data_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[2]' (FDCE) to 'Buffer_9/data_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[3]' (FDCE) to 'Buffer_9/data_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[4]' (FDCE) to 'Buffer_9/data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[5]' (FDCE) to 'Buffer_9/data_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Buffer_9/\data_reg_reg[6] )
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[7]' (FDCE) to 'Buffer_9/data_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/data_reg_reg[8]' (FDCE) to 'Buffer_9/data_reg_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Buffer_9/\data_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Buffer_9/full_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[4] )
INFO: [Synth 8-3886] merging instance 'forkC_14/generateBlocks[4].regblock/reg_value_reg' (FDP) to 'forkC_14/generateBlocks[3].regblock/reg_value_reg'
INFO: [Synth 8-3886] merging instance 'forkC_14/generateBlocks[3].regblock/reg_value_reg' (FDP) to 'forkC_14/generateBlocks[5].regblock/reg_value_reg'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[4]' (FDE) to 'MC_x/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[3]' (FDE) to 'MC_x/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[2]' (FDE) to 'MC_x/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[7] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[7]' (FDE) to 'MC_x/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[1]' (FDE) to 'MC_x/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[6]' (FDE) to 'MC_x/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[10] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[10]' (FDE) to 'MC_x/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[5]' (FDE) to 'MC_x/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[9]' (FDE) to 'MC_x/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[13] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[13]' (FDE) to 'MC_x/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[8]' (FDE) to 'MC_x/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[12]' (FDE) to 'MC_x/counter1_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[16] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[16]' (FDE) to 'MC_x/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[11]' (FDE) to 'MC_x/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[15]' (FDE) to 'MC_x/counter1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[19] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[19]' (FDE) to 'MC_x/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[14]' (FDE) to 'MC_x/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[18]' (FDE) to 'MC_x/counter1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[22] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[22]' (FDE) to 'MC_x/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[17]' (FDE) to 'MC_x/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[21]' (FDE) to 'MC_x/counter1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[25] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[25]' (FDE) to 'MC_x/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[20]' (FDE) to 'MC_x/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[24]' (FDE) to 'MC_x/counter1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[28] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[28]' (FDE) to 'MC_x/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[23]' (FDE) to 'MC_x/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[27]' (FDE) to 'MC_x/counter1_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[26] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[30]' (FDE) to 'MC_x/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[26]' (FDE) to 'MC_x/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[31]' (FDE) to 'MC_x/counter1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\forkC_0/generateBlocks[0].regblock/reg_value_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:37 . Memory (MB): peak = 2411.777 ; gain = 636.016 ; free physical = 28065 ; free virtual = 225526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|triangular__GC0 | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|triangular__GC0 | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|triangular__GC0 | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_A__GB0 |           1|     15428|
|2     |LOAD_QUEUE_LSQ_A__GB1 |           1|     27214|
|3     |LOAD_QUEUE_LSQ_A__GB2 |           1|      9820|
|4     |LOAD_QUEUE_LSQ_A__GB3 |           1|     17991|
|5     |LSQ_A__GC0            |           1|      5973|
|6     |triangular__GC0       |           1|      5869|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:50 . Memory (MB): peak = 2411.777 ; gain = 636.016 ; free physical = 27887 ; free virtual = 225380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-3698.0/oG. 415.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:30 ; elapsed = 00:03:15 . Memory (MB): peak = 2910.109 ; gain = 1134.348 ; free physical = 27762 ; free virtual = 225258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_A__GB0 |           1|     15428|
|2     |triangular_GT0        |           1|     48070|
|3     |triangular_GT1        |           1|     17292|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:42 ; elapsed = 00:03:41 . Memory (MB): peak = 2922.027 ; gain = 1146.266 ; free physical = 27285 ; free virtual = 224782
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_A__GB0 |           1|      4244|
|2     |triangular_GT0        |           1|     18341|
|3     |triangular_GT1        |           1|      5491|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:49 ; elapsed = 00:03:48 . Memory (MB): peak = 2922.027 ; gain = 1146.266 ; free physical = 27253 ; free virtual = 224773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:49 ; elapsed = 00:03:49 . Memory (MB): peak = 2922.027 ; gain = 1146.266 ; free physical = 27249 ; free virtual = 224770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:51 ; elapsed = 00:03:51 . Memory (MB): peak = 2922.027 ; gain = 1146.266 ; free physical = 27257 ; free virtual = 224778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:51 ; elapsed = 00:03:51 . Memory (MB): peak = 2922.027 ; gain = 1146.266 ; free physical = 27257 ; free virtual = 224778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:52 ; elapsed = 00:03:52 . Memory (MB): peak = 2922.027 ; gain = 1146.266 ; free physical = 27249 ; free virtual = 224769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:52 ; elapsed = 00:03:52 . Memory (MB): peak = 2922.027 ; gain = 1146.266 ; free physical = 27243 ; free virtual = 224763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   958|
|2     |DSP48E1_3 |     1|
|3     |DSP48E1_4 |     1|
|4     |DSP48E1_5 |     1|
|5     |LUT1      |    77|
|6     |LUT2      |  1146|
|7     |LUT3      |   814|
|8     |LUT4      |  5517|
|9     |LUT5      |  4870|
|10    |LUT6      |  8936|
|11    |MUXF7     |  1065|
|12    |MUXF8     |   209|
|13    |FDCE      |   852|
|14    |FDPE      |    63|
|15    |FDRE      |  3658|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------------------+------+
|      |Instance                         |Module                              |Cells |
+------+---------------------------------+------------------------------------+------+
|1     |top                              |                                    | 28168|
|2     |  Buffer_1                       |elasticBuffer__parameterized1       |   264|
|3     |    oehb1                        |OEHB_147                            |   198|
|4     |    tehb1                        |TEHB_148                            |    66|
|5     |  Buffer_10                      |elasticBuffer__parameterized1_0     |   170|
|6     |    oehb1                        |OEHB_145                            |   105|
|7     |    tehb1                        |TEHB_146                            |    65|
|8     |  Buffer_11                      |elasticBuffer__parameterized1_1     |   136|
|9     |    oehb1                        |OEHB_143                            |    69|
|10    |    tehb1                        |TEHB_144                            |    67|
|11    |  Buffer_12                      |elasticBuffer__parameterized2       |     2|
|12    |    oehb1                        |OEHB__parameterized0_141            |     1|
|13    |    tehb1                        |TEHB__parameterized0_142            |     1|
|14    |  Buffer_2                       |elasticBuffer__parameterized1_2     |   162|
|15    |    oehb1                        |OEHB_139                            |    33|
|16    |    tehb1                        |TEHB_140                            |    65|
|17    |  Buffer_3                       |elasticBuffer__parameterized2_3     |     2|
|18    |    oehb1                        |OEHB__parameterized0_137            |     1|
|19    |    tehb1                        |TEHB__parameterized0_138            |     1|
|20    |  Buffer_4                       |elasticBuffer__parameterized2_4     |     2|
|21    |    oehb1                        |OEHB__parameterized0_135            |     1|
|22    |    tehb1                        |TEHB__parameterized0_136            |     1|
|23    |  Buffer_5                       |elasticBuffer__parameterized1_5     |   301|
|24    |    oehb1                        |OEHB_133                            |   236|
|25    |    tehb1                        |TEHB_134                            |    65|
|26    |  Buffer_6                       |TEHB                                |    67|
|27    |  Buffer_7                       |elasticBuffer__parameterized2_6     |    32|
|28    |    oehb1                        |OEHB__parameterized0_131            |    25|
|29    |    tehb1                        |TEHB__parameterized0_132            |     7|
|30    |  MC_A                           |MemCont                             |   241|
|31    |    read_arbiter                 |read_memory_arbiter                 |   131|
|32    |      data                       |read_data_signals                   |   131|
|33    |  MC_x                           |MemCont__parameterized0             |    67|
|34    |    read_arbiter                 |read_memory_arbiter__parameterized0 |    67|
|35    |      data                       |read_data_signals__parameterized0   |    67|
|36    |  add_0                          |add_op                              |    68|
|37    |    join_write_temp              |join_129                            |     1|
|38    |      allPValidAndGate           |andN_130                            |     1|
|39    |  add_25                         |add_op_7                            |    37|
|40    |    join_write_temp              |join_127                            |     1|
|41    |      allPValidAndGate           |andN_128                            |     1|
|42    |  add_29                         |add_op_8                            |    43|
|43    |    join_write_temp              |join_125                            |     3|
|44    |      allPValidAndGate           |andN_126                            |     3|
|45    |  add_9                          |add_op_9                            |    44|
|46    |    join_write_temp              |join_123                            |     4|
|47    |      allPValidAndGate           |andN_124                            |     4|
|48    |  c_LSQ_A                        |LSQ_A                               | 25333|
|49    |    LOAD_PORT_LSQ_A              |LOAD_PORT_LSQ_A                     |    16|
|50    |    STORE_ADDR_PORT_LSQ_A        |STORE_DATA_PORT_LSQ_A               |    20|
|51    |    STORE_DATA_PORT_LSQ_A        |STORE_DATA_PORT_LSQ_A_122           |    17|
|52    |    loadQ                        |LOAD_QUEUE_LSQ_A                    | 12180|
|53    |    storeQ                       |STORE_QUEUE_LSQ_A                   | 13100|
|54    |  forkC_13                       |fork__parameterized3                |     6|
|55    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_117         |     1|
|56    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_118         |     1|
|57    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_119         |     1|
|58    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_120         |     1|
|59    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_121         |     2|
|60    |  forkC_14                       |fork__parameterized6                |    14|
|61    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_112         |     3|
|62    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_113         |     1|
|63    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_114         |     1|
|64    |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_115         |     2|
|65    |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_116         |     7|
|66    |  forkC_9                        |fork__parameterized0                |     4|
|67    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_108         |     1|
|68    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_109         |     1|
|69    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_110         |     1|
|70    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_111         |     1|
|71    |  fork_0                         |\fork                               |     5|
|72    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_104         |     1|
|73    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_105         |     2|
|74    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_106         |     1|
|75    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_107         |     1|
|76    |  fork_1                         |fork_10                             |     6|
|77    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_100         |     1|
|78    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_101         |     1|
|79    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_102         |     2|
|80    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_103         |     2|
|81    |  fork_10                        |fork__parameterized1                |     3|
|82    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_98          |     1|
|83    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_99          |     2|
|84    |  fork_11                        |fork__parameterized1_11             |     3|
|85    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_96          |     1|
|86    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_97          |     2|
|87    |  fork_12                        |fork__parameterized2                |    10|
|88    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_93          |     4|
|89    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_94          |     1|
|90    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_95          |     5|
|91    |  fork_15                        |fork__parameterized2_12             |     3|
|92    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_90          |     1|
|93    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_91          |     1|
|94    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_92          |     1|
|95    |  fork_16                        |fork__parameterized1_13             |     7|
|96    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_88          |     4|
|97    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_89          |     3|
|98    |  fork_17                        |fork__parameterized1_14             |     2|
|99    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_86          |     1|
|100   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_87          |     1|
|101   |  fork_18                        |fork_15                             |     4|
|102   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_82          |     1|
|103   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_83          |     1|
|104   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_84          |     1|
|105   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_85          |     1|
|106   |  fork_2                         |fork_16                             |     5|
|107   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_78          |     1|
|108   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_79          |     1|
|109   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_80          |     1|
|110   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_81          |     2|
|111   |  fork_3                         |fork__parameterized2_17             |     8|
|112   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_75          |     1|
|113   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_76          |     4|
|114   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_77          |     3|
|115   |  fork_4                         |fork__parameterized1_18             |     8|
|116   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_73          |     4|
|117   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_74          |     4|
|118   |  fork_5                         |fork__parameterized2_19             |     9|
|119   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_70          |     4|
|120   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_71          |     4|
|121   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_72          |     1|
|122   |  fork_6                         |fork__parameterized1_20             |     2|
|123   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_68          |     1|
|124   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_69          |     1|
|125   |  fork_7                         |fork__parameterized5                |    16|
|126   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_63          |     3|
|127   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_64          |     8|
|128   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_65          |     2|
|129   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_66          |     2|
|130   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_67          |     1|
|131   |  fork_8                         |fork_21                             |     5|
|132   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock             |     1|
|133   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_60          |     2|
|134   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_61          |     1|
|135   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_62          |     1|
|136   |  icmp_1                         |icmp_sgt_op                         |    21|
|137   |    join_write_temp              |join_58                             |     2|
|138   |      allPValidAndGate           |andN_59                             |     1|
|139   |  icmp_23                        |icmp_sgt_op_22                      |    19|
|140   |    join_write_temp              |join_56                             |     1|
|141   |      allPValidAndGate           |andN_57                             |     1|
|142   |  icmp_26                        |icmp_sgt_op_23                      |     7|
|143   |    join_write_temp              |join_54                             |     3|
|144   |      allPValidAndGate           |andN_55                             |     1|
|145   |  icmp_5                         |icmp_sgt_op_24                      |    36|
|146   |    join_write_temp              |join_52                             |     1|
|147   |      allPValidAndGate           |andN_53                             |     1|
|148   |  load_13                        |mc_load_op                          |   109|
|149   |    Buffer_1                     |TEHB_50                             |    69|
|150   |    Buffer_2                     |TEHB_51                             |    40|
|151   |  load_16                        |mc_load_op_25                       |   104|
|152   |    Buffer_1                     |TEHB_48                             |    67|
|153   |    Buffer_2                     |TEHB_49                             |    37|
|154   |  mul_17                         |mul_op                              |    45|
|155   |    buff                         |delay_buffer                        |     6|
|156   |    \join                        |join_45                             |     1|
|157   |      allPValidAndGate           |andN_47                             |     1|
|158   |    multiply_unit                |mul_4_stage                         |    37|
|159   |    oehb                         |OEHB__parameterized0_46             |     1|
|160   |  n                              |start_node                          |   228|
|161   |    startBuff                    |elasticBuffer                       |   224|
|162   |      oehb1                      |OEHB                                |   159|
|163   |      tehb1                      |TEHB_44                             |    65|
|164   |  phiC_4                         |mux__parameterized0                 |     2|
|165   |    tehb1                        |TEHB__parameterized0_43             |     2|
|166   |  phiC_5                         |mux__parameterized0_26              |     5|
|167   |    tehb1                        |TEHB__parameterized0_42             |     5|
|168   |  phi_28                         |mux                                 |    62|
|169   |    tehb1                        |TEHB_41                             |    62|
|170   |  phi_4                          |mux_27                              |    65|
|171   |    tehb1                        |TEHB_40                             |    65|
|172   |  phi_8                          |mux_28                              |    98|
|173   |    tehb1                        |TEHB_39                             |    98|
|174   |  phi_n0                         |mux_29                              |    68|
|175   |    tehb1                        |TEHB_38                             |    68|
|176   |  phi_n1                         |mux_30                              |    33|
|177   |    tehb1                        |TEHB_37                             |    33|
|178   |  phi_n19                        |merge                               |     8|
|179   |    tehb1                        |TEHB_36                             |     8|
|180   |  phi_n2                         |mux_31                              |    65|
|181   |    tehb1                        |TEHB_35                             |    65|
|182   |  phi_n20                        |merge_32                            |    22|
|183   |    tehb1                        |TEHB_34                             |    22|
|184   |  ret_0                          |ret_op                              |    65|
|185   |    tehb                         |TEHB_33                             |    65|
|186   |  start_0                        |start_node__parameterized0          |    12|
|187   |    startBuff                    |elasticBuffer__parameterized0       |     8|
|188   |      oehb1                      |OEHB__parameterized0                |     4|
|189   |      tehb1                      |TEHB__parameterized0                |     4|
|190   |  sub_22                         |sub_op                              |     1|
|191   |    join_write_temp              |\join                               |     1|
|192   |      allPValidAndGate           |andN                                |     1|
+------+---------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:53 ; elapsed = 00:03:52 . Memory (MB): peak = 2922.027 ; gain = 1146.266 ; free physical = 27257 ; free virtual = 224778
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 165 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:48 ; elapsed = 00:03:52 . Memory (MB): peak = 2922.027 ; gain = 999.426 ; free physical = 31158 ; free virtual = 228679
Synthesis Optimization Complete : Time (s): cpu = 00:02:55 ; elapsed = 00:03:58 . Memory (MB): peak = 2922.027 ; gain = 1146.266 ; free physical = 31168 ; free virtual = 228684
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2922.027 ; gain = 0.000 ; free physical = 31157 ; free virtual = 228672
INFO: [Netlist 29-17] Analyzing 2235 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/triangular/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2966.133 ; gain = 0.000 ; free physical = 31113 ; free virtual = 228628
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
320 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:03 ; elapsed = 00:04:22 . Memory (MB): peak = 2966.133 ; gain = 1437.621 ; free physical = 31295 ; free virtual = 228810
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 20:50:54 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : triangular
| Device       : 7k160tfbg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| Slice LUTs*             | 19300 |     0 |    101400 | 19.03 |
|   LUT as Logic          | 19300 |     0 |    101400 | 19.03 |
|   LUT as Memory         |     0 |     0 |     35000 |  0.00 |
| Slice Registers         |  4573 |     0 |    202800 |  2.25 |
|   Register as Flip Flop |  4573 |     0 |    202800 |  2.25 |
|   Register as Latch     |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                |  1065 |     0 |     50700 |  2.10 |
| F8 Muxes                |   209 |     0 |     25350 |  0.82 |
+-------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 63    |          Yes |           - |          Set |
| 852   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3658  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       600 |  0.50 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8936 |                 LUT |
| LUT4     | 5517 |                 LUT |
| LUT5     | 4870 |                 LUT |
| FDRE     | 3658 |        Flop & Latch |
| LUT2     | 1146 |                 LUT |
| MUXF7    | 1065 |               MuxFx |
| CARRY4   |  958 |          CarryLogic |
| FDCE     |  852 |        Flop & Latch |
| LUT3     |  814 |                 LUT |
| MUXF8    |  209 |               MuxFx |
| LUT1     |   77 |                 LUT |
| FDPE     |   63 |        Flop & Latch |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 20:51:01 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.888ns  (required time - arrival time)
  Source:                 c_LSQ_A/storeQ/addrQ_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MC_A/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 2.246ns (33.841%)  route 4.391ns (66.159%))
  Logic Levels:           19  (CARRY4=11 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4575, unset)         0.672     0.672    c_LSQ_A/storeQ/clk
                         FDRE                                         r  c_LSQ_A/storeQ/addrQ_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 f  c_LSQ_A/storeQ/addrQ_3_reg[3]/Q
                         net (fo=17, unplaced)        0.714     1.595    c_LSQ_A/storeQ/addrQ_3_reg[31]_0[3]
                         LUT6 (Prop_lut6_I0_O)        0.153     1.748 f  c_LSQ_A/storeQ/A_address0[3]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.521     2.269    c_LSQ_A/storeQ/A_address0[3]_INST_0_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     2.322 r  c_LSQ_A/storeQ/A_address0[3]_INST_0_i_1/O
                         net (fo=17, unplaced)        0.577     2.899    c_LSQ_A/storeQ/head_reg[3]_rep_21
                         LUT6 (Prop_lut6_I0_O)        0.053     2.952 r  c_LSQ_A/storeQ/A_address0[31]_INST_0_i_315/O
                         net (fo=1, unplaced)         0.000     2.952    c_LSQ_A/storeQ/A_address0[31]_INST_0_i_315_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     3.262 r  c_LSQ_A/storeQ/A_address0[31]_INST_0_i_264/CO[3]
                         net (fo=1, unplaced)         0.008     3.270    c_LSQ_A/storeQ/A_address0[31]_INST_0_i_264_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.330 r  c_LSQ_A/storeQ/A_address0[31]_INST_0_i_189/CO[3]
                         net (fo=1, unplaced)         0.000     3.330    c_LSQ_A/storeQ/A_address0[31]_INST_0_i_189_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.149     3.479 f  c_LSQ_A/storeQ/A_address0[31]_INST_0_i_120/CO[2]
                         net (fo=1, unplaced)         0.339     3.818    c_LSQ_A/loadQ/A_address0[31]_INST_0_i_30_0[0]
                         LUT3 (Prop_lut3_I2_O)        0.160     3.978 f  c_LSQ_A/loadQ/A_address0[31]_INST_0_i_79/O
                         net (fo=1, unplaced)         0.340     4.318    c_LSQ_A/loadQ/A_address0[31]_INST_0_i_79_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     4.371 f  c_LSQ_A/loadQ/A_address0[31]_INST_0_i_30/O
                         net (fo=1, unplaced)         0.340     4.711    c_LSQ_A/loadQ/A_address0[31]_INST_0_i_30_n_0
                         LUT6 (Prop_lut6_I4_O)        0.053     4.764 r  c_LSQ_A/loadQ/A_address0[31]_INST_0_i_6/O
                         net (fo=2, unplaced)         0.351     5.115    c_LSQ_A/loadQ/A_address0[31]_INST_0_i_6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     5.168 r  c_LSQ_A/loadQ/A_address0[31]_INST_0_i_1/O
                         net (fo=68, unplaced)        0.430     5.598    c_LSQ_A/loadQ/A_address0[31]_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     5.651 r  c_LSQ_A/loadQ/counter[3]_i_2/O
                         net (fo=1, unplaced)         0.363     6.014    MC_A/DI[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     6.321 r  MC_A/counter_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     6.329    MC_A/counter_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.389 r  MC_A/counter_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.389    MC_A/counter_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.449 r  MC_A/counter_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.449    MC_A/counter_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.509 r  MC_A/counter_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.509    MC_A/counter_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.569 r  MC_A/counter_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.569    MC_A/counter_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.629 r  MC_A/counter_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.629    MC_A/counter_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.689 r  MC_A/counter_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.689    MC_A/counter_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     6.909 r  MC_A/counter_reg[31]_i_1/O[1]
                         net (fo=2, unplaced)         0.400     7.309    MC_A/counter[29]
                         FDCE                                         r  MC_A/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4575, unset)         0.638     4.638    MC_A/clk
                         FDCE                                         r  MC_A/counter_reg[29]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_D)       -0.182     4.421    MC_A/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          4.421    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                 -2.888    




report_timing: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3037.191 ; gain = 71.059 ; free physical = 30975 ; free virtual = 228490
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3101.227 ; gain = 64.035 ; free physical = 30957 ; free virtual = 228473

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 7652a311

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30965 ; free virtual = 228481

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8855933f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30883 ; free virtual = 228398
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: cc2743bc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30884 ; free virtual = 228399
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 86950b23

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30879 ; free virtual = 228394
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 86950b23

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30879 ; free virtual = 228394
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 86950b23

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30879 ; free virtual = 228394
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 86950b23

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30879 ; free virtual = 228394
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30880 ; free virtual = 228395
Ending Logic Optimization Task | Checksum: 1c0a5cdb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30880 ; free virtual = 228395

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c0a5cdb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30872 ; free virtual = 228387

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c0a5cdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30871 ; free virtual = 228386

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30871 ; free virtual = 228386
Ending Netlist Obfuscation Task | Checksum: 1c0a5cdb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30868 ; free virtual = 228383
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 3101.227 ; gain = 64.035 ; free physical = 30865 ; free virtual = 228380
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30871 ; free virtual = 228386
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ae7f05a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30871 ; free virtual = 228386
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30871 ; free virtual = 228386

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dba80083

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30837 ; free virtual = 228353

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19b512b3a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30791 ; free virtual = 228307

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19b512b3a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30790 ; free virtual = 228306
Phase 1 Placer Initialization | Checksum: 19b512b3a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30783 ; free virtual = 228298

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b4a5bef2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30787 ; free virtual = 228303

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 14 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1005 nets or cells. Created 1000 new cells, deleted 5 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30747 ; free virtual = 228262

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |              5  |                  1005  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1000  |              5  |                  1005  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1092409f5

Time (s): cpu = 00:01:41 ; elapsed = 00:00:38 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30736 ; free virtual = 228251
Phase 2.2 Global Placement Core | Checksum: 28dc8e738

Time (s): cpu = 00:01:44 ; elapsed = 00:00:39 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30741 ; free virtual = 228256
Phase 2 Global Placement | Checksum: 28dc8e738

Time (s): cpu = 00:01:44 ; elapsed = 00:00:39 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30756 ; free virtual = 228272

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2463796d8

Time (s): cpu = 00:01:50 ; elapsed = 00:00:41 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30753 ; free virtual = 228268

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22a5ba13d

Time (s): cpu = 00:02:02 ; elapsed = 00:00:46 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30749 ; free virtual = 228264

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1de73cade

Time (s): cpu = 00:02:02 ; elapsed = 00:00:46 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30750 ; free virtual = 228265

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f4af76a7

Time (s): cpu = 00:02:02 ; elapsed = 00:00:46 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30750 ; free virtual = 228265

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 27265b579

Time (s): cpu = 00:02:17 ; elapsed = 00:00:55 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30750 ; free virtual = 228265

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 16c3066d0

Time (s): cpu = 00:02:27 ; elapsed = 00:01:04 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30732 ; free virtual = 228248

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16a703d2b

Time (s): cpu = 00:02:28 ; elapsed = 00:01:05 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30723 ; free virtual = 228239

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 232d493af

Time (s): cpu = 00:02:28 ; elapsed = 00:01:05 . Memory (MB): peak = 3101.227 ; gain = 0.000 ; free physical = 30730 ; free virtual = 228246

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1eea36f11

Time (s): cpu = 00:02:55 ; elapsed = 00:01:22 . Memory (MB): peak = 3109.219 ; gain = 7.992 ; free physical = 30730 ; free virtual = 228245
Phase 3 Detail Placement | Checksum: 1eea36f11

Time (s): cpu = 00:02:55 ; elapsed = 00:01:22 . Memory (MB): peak = 3109.219 ; gain = 7.992 ; free physical = 30730 ; free virtual = 228245

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18297fcf5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18297fcf5

Time (s): cpu = 00:03:07 ; elapsed = 00:01:26 . Memory (MB): peak = 3109.219 ; gain = 7.992 ; free physical = 30735 ; free virtual = 228250
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.167. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f82b37bd

Time (s): cpu = 00:03:46 ; elapsed = 00:01:57 . Memory (MB): peak = 3109.219 ; gain = 7.992 ; free physical = 30718 ; free virtual = 228233
Phase 4.1 Post Commit Optimization | Checksum: 1f82b37bd

Time (s): cpu = 00:03:46 ; elapsed = 00:01:58 . Memory (MB): peak = 3109.219 ; gain = 7.992 ; free physical = 30725 ; free virtual = 228240

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f82b37bd

Time (s): cpu = 00:03:47 ; elapsed = 00:01:58 . Memory (MB): peak = 3109.219 ; gain = 7.992 ; free physical = 30724 ; free virtual = 228239

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f82b37bd

Time (s): cpu = 00:03:47 ; elapsed = 00:01:58 . Memory (MB): peak = 3109.219 ; gain = 7.992 ; free physical = 30734 ; free virtual = 228249

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3109.219 ; gain = 0.000 ; free physical = 30734 ; free virtual = 228249
Phase 4.4 Final Placement Cleanup | Checksum: 1d1bc10c5

Time (s): cpu = 00:03:47 ; elapsed = 00:01:58 . Memory (MB): peak = 3109.219 ; gain = 7.992 ; free physical = 30734 ; free virtual = 228249
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d1bc10c5

Time (s): cpu = 00:03:47 ; elapsed = 00:01:58 . Memory (MB): peak = 3109.219 ; gain = 7.992 ; free physical = 30734 ; free virtual = 228250
Ending Placer Task | Checksum: d263f5b8

Time (s): cpu = 00:03:47 ; elapsed = 00:01:58 . Memory (MB): peak = 3109.219 ; gain = 7.992 ; free physical = 30735 ; free virtual = 228250
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:52 ; elapsed = 00:02:07 . Memory (MB): peak = 3109.219 ; gain = 7.992 ; free physical = 30777 ; free virtual = 228292
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 74c0fe6b ConstDB: 0 ShapeSum: 5da2f74d RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: fb83328c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3110.230 ; gain = 0.000 ; free physical = 30589 ; free virtual = 228104
Post Restoration Checksum: NetGraph: e140299 NumContArr: ed6f2ff3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fb83328c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3118.023 ; gain = 7.793 ; free physical = 30564 ; free virtual = 228079

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fb83328c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3129.023 ; gain = 18.793 ; free physical = 30529 ; free virtual = 228045

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fb83328c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3129.023 ; gain = 18.793 ; free physical = 30529 ; free virtual = 228044
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2112934d3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 3146.172 ; gain = 35.941 ; free physical = 30515 ; free virtual = 228030
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.961 | TNS=-9551.972| WHS=-0.127 | THS=-23.544|

Phase 2 Router Initialization | Checksum: 1d688f59f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 3146.172 ; gain = 35.941 ; free physical = 30507 ; free virtual = 228023

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20101
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20101
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f890865b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:26 . Memory (MB): peak = 3178.008 ; gain = 67.777 ; free physical = 30498 ; free virtual = 228013
INFO: [Route 35-580] Design has 341 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                    c_LSQ_A/storeQ/storeCompleted_11_reg/D|
|                      clk |                      clk |                                                                     c_LSQ_A/storeQ/storeCompleted_9_reg/D|
|                      clk |                      clk |                                                                                   MC_A/counter1_reg[29]/D|
|                      clk |                      clk |                                                                                   MC_A/counter1_reg[31]/D|
|                      clk |                      clk |                                                                    c_LSQ_A/storeQ/storeCompleted_15_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14548
 Number of Nodes with overlaps = 4794
 Number of Nodes with overlaps = 2086
 Number of Nodes with overlaps = 1169
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.673 | TNS=-12890.785| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 112ef8db1

Time (s): cpu = 00:07:37 ; elapsed = 00:02:25 . Memory (MB): peak = 3198.008 ; gain = 87.777 ; free physical = 30513 ; free virtual = 228029

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3524
 Number of Nodes with overlaps = 1125
 Number of Nodes with overlaps = 319
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.638 | TNS=-13076.090| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16ca57984

Time (s): cpu = 00:09:52 ; elapsed = 00:03:36 . Memory (MB): peak = 3198.008 ; gain = 87.777 ; free physical = 30500 ; free virtual = 228016

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 403
 Number of Nodes with overlaps = 629
 Number of Nodes with overlaps = 411
 Number of Nodes with overlaps = 240
 Number of Nodes with overlaps = 190
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.443 | TNS=-13035.538| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1b141ad96

Time (s): cpu = 00:15:15 ; elapsed = 00:06:32 . Memory (MB): peak = 3198.008 ; gain = 87.777 ; free physical = 30502 ; free virtual = 228018

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 418
 Number of Nodes with overlaps = 566
Phase 4.4 Global Iteration 3 | Checksum: 213142b6c

Time (s): cpu = 00:16:09 ; elapsed = 00:06:52 . Memory (MB): peak = 3198.008 ; gain = 87.777 ; free physical = 30494 ; free virtual = 228010
Phase 4 Rip-up And Reroute | Checksum: 213142b6c

Time (s): cpu = 00:16:09 ; elapsed = 00:06:52 . Memory (MB): peak = 3198.008 ; gain = 87.777 ; free physical = 30505 ; free virtual = 228022

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e6cedf80

Time (s): cpu = 00:16:11 ; elapsed = 00:06:52 . Memory (MB): peak = 3198.008 ; gain = 87.777 ; free physical = 30511 ; free virtual = 228027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.361 | TNS=-12759.809| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e961a7b9

Time (s): cpu = 00:16:12 ; elapsed = 00:06:53 . Memory (MB): peak = 3198.008 ; gain = 87.777 ; free physical = 30495 ; free virtual = 228012

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e961a7b9

Time (s): cpu = 00:16:12 ; elapsed = 00:06:53 . Memory (MB): peak = 3198.008 ; gain = 87.777 ; free physical = 30495 ; free virtual = 228012
Phase 5 Delay and Skew Optimization | Checksum: 1e961a7b9

Time (s): cpu = 00:16:12 ; elapsed = 00:06:53 . Memory (MB): peak = 3198.008 ; gain = 87.777 ; free physical = 30495 ; free virtual = 228012

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 268fc80fc

Time (s): cpu = 00:16:15 ; elapsed = 00:06:54 . Memory (MB): peak = 3198.008 ; gain = 87.777 ; free physical = 30479 ; free virtual = 227995
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.361 | TNS=-12738.245| WHS=0.083  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 268fc80fc

Time (s): cpu = 00:16:15 ; elapsed = 00:06:54 . Memory (MB): peak = 3198.008 ; gain = 87.777 ; free physical = 30489 ; free virtual = 228006
Phase 6 Post Hold Fix | Checksum: 268fc80fc

Time (s): cpu = 00:16:15 ; elapsed = 00:06:54 . Memory (MB): peak = 3198.008 ; gain = 87.777 ; free physical = 30485 ; free virtual = 228001

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.26745 %
  Global Horizontal Routing Utilization  = 9.42489 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 4x4 Area, Max Cong = 91.4977%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X12Y122 -> INT_R_X15Y125
   INT_L_X12Y118 -> INT_R_X15Y121
   INT_L_X12Y114 -> INT_R_X15Y117
South Dir 4x4 Area, Max Cong = 86.036%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X12Y114 -> INT_R_X15Y117
   INT_L_X12Y106 -> INT_R_X15Y109
East Dir 8x8 Area, Max Cong = 91.659%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X8Y122 -> INT_R_X15Y129
   INT_L_X8Y114 -> INT_R_X15Y121
   INT_L_X8Y106 -> INT_R_X15Y113
West Dir 1x1 Area, Max Cong = 98.5294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X13Y134 -> INT_R_X13Y134
   INT_L_X14Y126 -> INT_L_X14Y126
   INT_R_X17Y126 -> INT_R_X17Y126
   INT_R_X37Y125 -> INT_R_X37Y125
   INT_L_X14Y123 -> INT_L_X14Y123

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.4 Sparse Ratio: 1.75
Direction: South
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.166667 Sparse Ratio: 0.8125

Phase 7 Route finalize | Checksum: 2623fa365

Time (s): cpu = 00:16:15 ; elapsed = 00:06:54 . Memory (MB): peak = 3198.008 ; gain = 87.777 ; free physical = 30485 ; free virtual = 228001

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2623fa365

Time (s): cpu = 00:16:15 ; elapsed = 00:06:54 . Memory (MB): peak = 3198.008 ; gain = 87.777 ; free physical = 30478 ; free virtual = 227994

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d9500305

Time (s): cpu = 00:16:17 ; elapsed = 00:06:57 . Memory (MB): peak = 3198.008 ; gain = 87.777 ; free physical = 30491 ; free virtual = 228007

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.361 | TNS=-12738.245| WHS=0.083  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d9500305

Time (s): cpu = 00:16:18 ; elapsed = 00:06:57 . Memory (MB): peak = 3198.008 ; gain = 87.777 ; free physical = 30491 ; free virtual = 228008
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:16:18 ; elapsed = 00:06:57 . Memory (MB): peak = 3198.008 ; gain = 87.777 ; free physical = 30552 ; free virtual = 228069

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:16:23 ; elapsed = 00:07:05 . Memory (MB): peak = 3198.008 ; gain = 88.789 ; free physical = 30553 ; free virtual = 228069
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 21:00:25 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : triangular
| Device       : 7k160tfbg484-1
| Design State : Routed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| Slice LUTs              | 20046 |     0 |    101400 | 19.77 |
|   LUT as Logic          | 20046 |     0 |    101400 | 19.77 |
|   LUT as Memory         |     0 |     0 |     35000 |  0.00 |
| Slice Registers         |  4573 |     0 |    202800 |  2.25 |
|   Register as Flip Flop |  4573 |     0 |    202800 |  2.25 |
|   Register as Latch     |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                |  1065 |     0 |     50700 |  2.10 |
| F8 Muxes                |   209 |     0 |     25350 |  0.82 |
+-------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 63    |          Yes |           - |          Set |
| 852   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3658  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  5851 |     0 |     25350 | 23.08 |
|   SLICEL                                   |  3686 |     0 |           |       |
|   SLICEM                                   |  2165 |     0 |           |       |
| LUT as Logic                               | 20046 |     0 |    101400 | 19.77 |
|   using O5 output only                     |     1 |       |           |       |
|   using O6 output only                     | 18732 |       |           |       |
|   using O5 and O6                          |  1313 |       |           |       |
| LUT as Memory                              |     0 |     0 |     35000 |  0.00 |
|   LUT as Distributed RAM                   |     0 |     0 |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  4573 |     0 |    202800 |  2.25 |
|   Register driven from within the Slice    |  2509 |       |           |       |
|   Register driven from outside the Slice   |  2064 |       |           |       |
|     LUT in front of the register is unused |   984 |       |           |       |
|     LUT in front of the register is used   |  1080 |       |           |       |
| Unique Control Sets                        |   142 |       |     25350 |  0.56 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       600 |  0.50 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8936 |                 LUT |
| LUT4     | 5517 |                 LUT |
| LUT5     | 4870 |                 LUT |
| FDRE     | 3658 |        Flop & Latch |
| LUT2     | 1146 |                 LUT |
| MUXF7    | 1065 |               MuxFx |
| CARRY4   |  958 |          CarryLogic |
| FDCE     |  852 |        Flop & Latch |
| LUT3     |  814 |                 LUT |
| MUXF8    |  209 |               MuxFx |
| LUT1     |   76 |                 LUT |
| FDPE     |   63 |        Flop & Latch |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 21:00:27 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.361ns  (required time - arrival time)
  Source:                 c_LSQ_A/storeQ/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MC_A/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 2.021ns (28.331%)  route 5.113ns (71.669%))
  Logic Levels:           18  (CARRY4=11 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 5.283 - 4.000 ) 
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4575, unset)         1.442     1.442    c_LSQ_A/storeQ/clk
    SLICE_X18Y119        FDRE                                         r  c_LSQ_A/storeQ/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y119        FDRE (Prop_fdre_C_Q)         0.308     1.750 r  c_LSQ_A/storeQ/head_reg[1]/Q
                         net (fo=101, routed)         1.186     2.936    c_LSQ_A/storeQ/storeQ_io_storeHead[1]
    SLICE_X19Y109        LUT6 (Prop_lut6_I2_O)        0.053     2.989 f  c_LSQ_A/storeQ/A_address0[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.358     3.347    c_LSQ_A/storeQ/A_address0[8]_INST_0_i_4_n_0
    SLICE_X20Y110        LUT6 (Prop_lut6_I2_O)        0.053     3.400 r  c_LSQ_A/storeQ/A_address0[8]_INST_0_i_1/O
                         net (fo=17, routed)          1.198     4.597    c_LSQ_A/storeQ/head_reg[3]_rep_25
    SLICE_X21Y128        LUT6 (Prop_lut6_I3_O)        0.053     4.650 r  c_LSQ_A/storeQ/A_we0_INST_0_i_55/O
                         net (fo=1, routed)           0.000     4.650    c_LSQ_A/storeQ/A_we0_INST_0_i_55_n_0
    SLICE_X21Y128        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     4.885 r  c_LSQ_A/storeQ/A_we0_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000     4.885    c_LSQ_A/storeQ/A_we0_INST_0_i_41_n_0
    SLICE_X21Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.943 r  c_LSQ_A/storeQ/A_we0_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.943    c_LSQ_A/storeQ/A_we0_INST_0_i_30_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     5.075 f  c_LSQ_A/storeQ/A_we0_INST_0_i_22/CO[2]
                         net (fo=1, routed)           0.608     5.683    c_LSQ_A/storeQ/_T_3492
    SLICE_X37Y130        LUT4 (Prop_lut4_I0_O)        0.161     5.844 f  c_LSQ_A/storeQ/A_we0_INST_0_i_9/O
                         net (fo=1, routed)           0.128     5.972    c_LSQ_A/loadQ/head_reg[0]_rep__1_1
    SLICE_X37Y130        LUT6 (Prop_lut6_I0_O)        0.053     6.025 f  c_LSQ_A/loadQ/A_we0_INST_0_i_2/O
                         net (fo=3, routed)           0.491     6.516    c_LSQ_A/loadQ/A_we0_INST_0_i_2_n_0
    SLICE_X37Y123        LUT4 (Prop_lut4_I1_O)        0.053     6.569 f  c_LSQ_A/loadQ/A_address0[31]_INST_0_i_3/O
                         net (fo=75, routed)          0.468     7.037    c_LSQ_A/loadQ/head_reg[2]_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I4_O)        0.053     7.090 r  c_LSQ_A/loadQ/counter[3]_i_2/O
                         net (fo=1, routed)           0.367     7.458    MC_A/DI[0]
    SLICE_X38Y122        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     7.765 r  MC_A/counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.765    MC_A/counter_reg[3]_i_1_n_0
    SLICE_X38Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.825 r  MC_A/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.825    MC_A/counter_reg[7]_i_1_n_0
    SLICE_X38Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.885 r  MC_A/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.893    MC_A/counter_reg[11]_i_1_n_0
    SLICE_X38Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.953 r  MC_A/counter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.953    MC_A/counter_reg[15]_i_1_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.013 r  MC_A/counter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.013    MC_A/counter_reg[19]_i_1_n_0
    SLICE_X38Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.073 r  MC_A/counter_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.073    MC_A/counter_reg[23]_i_1_n_0
    SLICE_X38Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.133 r  MC_A/counter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.133    MC_A/counter_reg[27]_i_1_n_0
    SLICE_X38Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142     8.275 r  MC_A/counter_reg[31]_i_1/O[0]
                         net (fo=2, routed)           0.301     8.576    MC_A/counter[28]
    SLICE_X37Y129        FDCE                                         r  MC_A/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4575, unset)         1.283     5.283    MC_A/clk
    SLICE_X37Y129        FDCE                                         r  MC_A/counter_reg[28]/C
                         clock pessimism              0.082     5.365    
                         clock uncertainty           -0.035     5.330    
    SLICE_X37Y129        FDCE (Setup_fdce_C_D)       -0.115     5.215    MC_A/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          5.215    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                 -3.361    




INFO: [Common 17-206] Exiting Vivado at Sun Dec  4 21:00:28 2022...
