

================================================================
== Vivado HLS Report for 'AddRoundKey'
================================================================
* Date:           Thu Jul  6 16:11:22 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_ha_dma_prj
* Solution:       sol3
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.566|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|   248|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|   279|    -|
|Register         |        -|      -|    253|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      0|    253|   527|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       20|     20|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      0|      1|     6|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |or_ln274_10_fu_435_p2   |    or    |      0|  0|   8|           8|           4|
    |or_ln274_11_fu_445_p2   |    or    |      0|  0|   8|           8|           4|
    |or_ln274_12_fu_455_p2   |    or    |      0|  0|   8|           8|           4|
    |or_ln274_13_fu_465_p2   |    or    |      0|  0|   8|           8|           4|
    |or_ln274_14_fu_475_p2   |    or    |      0|  0|   8|           8|           4|
    |or_ln274_1_fu_345_p2    |    or    |      0|  0|   8|           8|           2|
    |or_ln274_2_fu_355_p2    |    or    |      0|  0|   8|           8|           2|
    |or_ln274_3_fu_365_p2    |    or    |      0|  0|   8|           8|           3|
    |or_ln274_4_fu_375_p2    |    or    |      0|  0|   8|           8|           3|
    |or_ln274_5_fu_385_p2    |    or    |      0|  0|   8|           8|           3|
    |or_ln274_6_fu_395_p2    |    or    |      0|  0|   8|           8|           3|
    |or_ln274_7_fu_405_p2    |    or    |      0|  0|   8|           8|           4|
    |or_ln274_8_fu_415_p2    |    or    |      0|  0|   8|           8|           4|
    |or_ln274_9_fu_425_p2    |    or    |      0|  0|   8|           8|           4|
    |or_ln274_fu_334_p2      |    or    |      0|  0|   8|           8|           1|
    |xor_ln274_10_fu_535_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln274_11_fu_540_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln274_12_fu_545_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln274_13_fu_550_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln274_14_fu_555_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln274_15_fu_561_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln274_1_fu_490_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln274_2_fu_495_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln274_3_fu_500_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln274_4_fu_505_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln274_5_fu_510_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln274_6_fu_515_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln274_7_fu_520_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln274_8_fu_525_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln274_9_fu_530_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln274_fu_485_p2     |    xor   |      0|  0|   8|           8|           8|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 248|         248|         177|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |RoundKey_address0  |  44|          9|    8|         72|
    |RoundKey_address1  |  44|          9|    8|         72|
    |ap_NS_fsm          |  47|         10|    1|         10|
    |ap_return_0        |   9|          2|    8|         16|
    |ap_return_1        |   9|          2|    8|         16|
    |ap_return_10       |   9|          2|    8|         16|
    |ap_return_11       |   9|          2|    8|         16|
    |ap_return_12       |   9|          2|    8|         16|
    |ap_return_13       |   9|          2|    8|         16|
    |ap_return_14       |   9|          2|    8|         16|
    |ap_return_15       |   9|          2|    8|         16|
    |ap_return_2        |   9|          2|    8|         16|
    |ap_return_3        |   9|          2|    8|         16|
    |ap_return_4        |   9|          2|    8|         16|
    |ap_return_5        |   9|          2|    8|         16|
    |ap_return_6        |   9|          2|    8|         16|
    |ap_return_7        |   9|          2|    8|         16|
    |ap_return_8        |   9|          2|    8|         16|
    |ap_return_9        |   9|          2|    8|         16|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 279|         60|  145|        410|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |RoundKey_load_10_reg_791  |  8|   0|    8|          0|
    |RoundKey_load_11_reg_796  |  8|   0|    8|          0|
    |RoundKey_load_12_reg_811  |  8|   0|    8|          0|
    |RoundKey_load_13_reg_816  |  8|   0|    8|          0|
    |RoundKey_load_1_reg_696   |  8|   0|    8|          0|
    |RoundKey_load_2_reg_711   |  8|   0|    8|          0|
    |RoundKey_load_3_reg_716   |  8|   0|    8|          0|
    |RoundKey_load_4_reg_731   |  8|   0|    8|          0|
    |RoundKey_load_5_reg_736   |  8|   0|    8|          0|
    |RoundKey_load_6_reg_751   |  8|   0|    8|          0|
    |RoundKey_load_7_reg_756   |  8|   0|    8|          0|
    |RoundKey_load_8_reg_771   |  8|   0|    8|          0|
    |RoundKey_load_9_reg_776   |  8|   0|    8|          0|
    |RoundKey_load_reg_691     |  8|   0|    8|          0|
    |ap_CS_fsm                 |  9|   0|    9|          0|
    |ap_return_0_preg          |  8|   0|    8|          0|
    |ap_return_10_preg         |  8|   0|    8|          0|
    |ap_return_11_preg         |  8|   0|    8|          0|
    |ap_return_12_preg         |  8|   0|    8|          0|
    |ap_return_13_preg         |  8|   0|    8|          0|
    |ap_return_14_preg         |  8|   0|    8|          0|
    |ap_return_15_preg         |  8|   0|    8|          0|
    |ap_return_1_preg          |  8|   0|    8|          0|
    |ap_return_2_preg          |  8|   0|    8|          0|
    |ap_return_3_preg          |  8|   0|    8|          0|
    |ap_return_4_preg          |  8|   0|    8|          0|
    |ap_return_5_preg          |  8|   0|    8|          0|
    |ap_return_6_preg          |  8|   0|    8|          0|
    |ap_return_7_preg          |  8|   0|    8|          0|
    |ap_return_8_preg          |  8|   0|    8|          0|
    |ap_return_9_preg          |  8|   0|    8|          0|
    |shl_ln_reg_663            |  4|   0|    8|          4|
    +--------------------------+---+----+-----+-----------+
    |Total                     |253|   0|  257|          4|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_return_0        | out |    8| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_return_1        | out |    8| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_return_2        | out |    8| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_return_3        | out |    8| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_return_4        | out |    8| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_return_5        | out |    8| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_return_6        | out |    8| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_return_7        | out |    8| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_return_8        | out |    8| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_return_9        | out |    8| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_return_10       | out |    8| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_return_11       | out |    8| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_return_12       | out |    8| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_return_13       | out |    8| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_return_14       | out |    8| ap_ctrl_hs |   AddRoundKey  | return value |
|ap_return_15       | out |    8| ap_ctrl_hs |   AddRoundKey  | return value |
|round              |  in |    6|   ap_none  |      round     |    scalar    |
|state_0_0_read     |  in |    8|   ap_none  | state_0_0_read |    scalar    |
|state_0_1_read     |  in |    8|   ap_none  | state_0_1_read |    scalar    |
|state_0_2_read     |  in |    8|   ap_none  | state_0_2_read |    scalar    |
|state_0_3_read     |  in |    8|   ap_none  | state_0_3_read |    scalar    |
|state_1_0_read     |  in |    8|   ap_none  | state_1_0_read |    scalar    |
|state_1_1_read     |  in |    8|   ap_none  | state_1_1_read |    scalar    |
|state_1_2_read     |  in |    8|   ap_none  | state_1_2_read |    scalar    |
|state_1_3_read     |  in |    8|   ap_none  | state_1_3_read |    scalar    |
|state_2_0_read     |  in |    8|   ap_none  | state_2_0_read |    scalar    |
|state_2_1_read     |  in |    8|   ap_none  | state_2_1_read |    scalar    |
|state_2_2_read     |  in |    8|   ap_none  | state_2_2_read |    scalar    |
|state_2_3_read     |  in |    8|   ap_none  | state_2_3_read |    scalar    |
|state_3_0_read     |  in |    8|   ap_none  | state_3_0_read |    scalar    |
|state_3_1_read     |  in |    8|   ap_none  | state_3_1_read |    scalar    |
|state_3_2_read     |  in |    8|   ap_none  | state_3_2_read |    scalar    |
|state_3_3_read     |  in |    8|   ap_none  | state_3_3_read |    scalar    |
|RoundKey_address0  | out |    8|  ap_memory |    RoundKey    |     array    |
|RoundKey_ce0       | out |    1|  ap_memory |    RoundKey    |     array    |
|RoundKey_q0        |  in |    8|  ap_memory |    RoundKey    |     array    |
|RoundKey_address1  | out |    8|  ap_memory |    RoundKey    |     array    |
|RoundKey_ce1       | out |    1|  ap_memory |    RoundKey    |     array    |
|RoundKey_q1        |  in |    8|  ap_memory |    RoundKey    |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%round_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %round)" [c_src/aes.c:269]   --->   Operation 10 'read' 'round_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln274 = trunc i6 %round_read to i4" [c_src/aes.c:274]   --->   Operation 11 'trunc' 'trunc_ln274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %trunc_ln274, i4 0)" [c_src/aes.c:274]   --->   Operation 12 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i8 %shl_ln to i64" [c_src/aes.c:274]   --->   Operation 13 'zext' 'zext_ln274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%RoundKey_addr = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln274" [c_src/aes.c:274]   --->   Operation 14 'getelementptr' 'RoundKey_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.77ns)   --->   "%RoundKey_load = load i8* %RoundKey_addr, align 1" [c_src/aes.c:274]   --->   Operation 15 'load' 'RoundKey_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%or_ln274 = or i8 %shl_ln, 1" [c_src/aes.c:274]   --->   Operation 16 'or' 'or_ln274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln274_1 = zext i8 %or_ln274 to i64" [c_src/aes.c:274]   --->   Operation 17 'zext' 'zext_ln274_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%RoundKey_addr_176 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln274_1" [c_src/aes.c:274]   --->   Operation 18 'getelementptr' 'RoundKey_addr_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.77ns)   --->   "%RoundKey_load_1 = load i8* %RoundKey_addr_176, align 1" [c_src/aes.c:274]   --->   Operation 19 'load' 'RoundKey_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 20 [1/2] (2.77ns)   --->   "%RoundKey_load = load i8* %RoundKey_addr, align 1" [c_src/aes.c:274]   --->   Operation 20 'load' 'RoundKey_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 21 [1/2] (2.77ns)   --->   "%RoundKey_load_1 = load i8* %RoundKey_addr_176, align 1" [c_src/aes.c:274]   --->   Operation 21 'load' 'RoundKey_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln274_1 = or i8 %shl_ln, 2" [c_src/aes.c:274]   --->   Operation 22 'or' 'or_ln274_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln274_2 = zext i8 %or_ln274_1 to i64" [c_src/aes.c:274]   --->   Operation 23 'zext' 'zext_ln274_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%RoundKey_addr_177 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln274_2" [c_src/aes.c:274]   --->   Operation 24 'getelementptr' 'RoundKey_addr_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%RoundKey_load_2 = load i8* %RoundKey_addr_177, align 1" [c_src/aes.c:274]   --->   Operation 25 'load' 'RoundKey_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln274_2 = or i8 %shl_ln, 3" [c_src/aes.c:274]   --->   Operation 26 'or' 'or_ln274_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln274_3 = zext i8 %or_ln274_2 to i64" [c_src/aes.c:274]   --->   Operation 27 'zext' 'zext_ln274_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%RoundKey_addr_178 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln274_3" [c_src/aes.c:274]   --->   Operation 28 'getelementptr' 'RoundKey_addr_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.77ns)   --->   "%RoundKey_load_3 = load i8* %RoundKey_addr_178, align 1" [c_src/aes.c:274]   --->   Operation 29 'load' 'RoundKey_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 30 [1/2] (2.77ns)   --->   "%RoundKey_load_2 = load i8* %RoundKey_addr_177, align 1" [c_src/aes.c:274]   --->   Operation 30 'load' 'RoundKey_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 31 [1/2] (2.77ns)   --->   "%RoundKey_load_3 = load i8* %RoundKey_addr_178, align 1" [c_src/aes.c:274]   --->   Operation 31 'load' 'RoundKey_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln274_3 = or i8 %shl_ln, 4" [c_src/aes.c:274]   --->   Operation 32 'or' 'or_ln274_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln274_4 = zext i8 %or_ln274_3 to i64" [c_src/aes.c:274]   --->   Operation 33 'zext' 'zext_ln274_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%RoundKey_addr_179 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln274_4" [c_src/aes.c:274]   --->   Operation 34 'getelementptr' 'RoundKey_addr_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (2.77ns)   --->   "%RoundKey_load_4 = load i8* %RoundKey_addr_179, align 1" [c_src/aes.c:274]   --->   Operation 35 'load' 'RoundKey_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln274_4 = or i8 %shl_ln, 5" [c_src/aes.c:274]   --->   Operation 36 'or' 'or_ln274_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln274_5 = zext i8 %or_ln274_4 to i64" [c_src/aes.c:274]   --->   Operation 37 'zext' 'zext_ln274_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%RoundKey_addr_180 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln274_5" [c_src/aes.c:274]   --->   Operation 38 'getelementptr' 'RoundKey_addr_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (2.77ns)   --->   "%RoundKey_load_5 = load i8* %RoundKey_addr_180, align 1" [c_src/aes.c:274]   --->   Operation 39 'load' 'RoundKey_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 40 [1/2] (2.77ns)   --->   "%RoundKey_load_4 = load i8* %RoundKey_addr_179, align 1" [c_src/aes.c:274]   --->   Operation 40 'load' 'RoundKey_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 41 [1/2] (2.77ns)   --->   "%RoundKey_load_5 = load i8* %RoundKey_addr_180, align 1" [c_src/aes.c:274]   --->   Operation 41 'load' 'RoundKey_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln274_5 = or i8 %shl_ln, 6" [c_src/aes.c:274]   --->   Operation 42 'or' 'or_ln274_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln274_6 = zext i8 %or_ln274_5 to i64" [c_src/aes.c:274]   --->   Operation 43 'zext' 'zext_ln274_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%RoundKey_addr_181 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln274_6" [c_src/aes.c:274]   --->   Operation 44 'getelementptr' 'RoundKey_addr_181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (2.77ns)   --->   "%RoundKey_load_6 = load i8* %RoundKey_addr_181, align 1" [c_src/aes.c:274]   --->   Operation 45 'load' 'RoundKey_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln274_6 = or i8 %shl_ln, 7" [c_src/aes.c:274]   --->   Operation 46 'or' 'or_ln274_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln274_7 = zext i8 %or_ln274_6 to i64" [c_src/aes.c:274]   --->   Operation 47 'zext' 'zext_ln274_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%RoundKey_addr_182 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln274_7" [c_src/aes.c:274]   --->   Operation 48 'getelementptr' 'RoundKey_addr_182' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (2.77ns)   --->   "%RoundKey_load_7 = load i8* %RoundKey_addr_182, align 1" [c_src/aes.c:274]   --->   Operation 49 'load' 'RoundKey_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 50 [1/2] (2.77ns)   --->   "%RoundKey_load_6 = load i8* %RoundKey_addr_181, align 1" [c_src/aes.c:274]   --->   Operation 50 'load' 'RoundKey_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 51 [1/2] (2.77ns)   --->   "%RoundKey_load_7 = load i8* %RoundKey_addr_182, align 1" [c_src/aes.c:274]   --->   Operation 51 'load' 'RoundKey_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln274_7 = or i8 %shl_ln, 8" [c_src/aes.c:274]   --->   Operation 52 'or' 'or_ln274_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln274_8 = zext i8 %or_ln274_7 to i64" [c_src/aes.c:274]   --->   Operation 53 'zext' 'zext_ln274_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%RoundKey_addr_183 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln274_8" [c_src/aes.c:274]   --->   Operation 54 'getelementptr' 'RoundKey_addr_183' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [2/2] (2.77ns)   --->   "%RoundKey_load_8 = load i8* %RoundKey_addr_183, align 1" [c_src/aes.c:274]   --->   Operation 55 'load' 'RoundKey_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln274_8 = or i8 %shl_ln, 9" [c_src/aes.c:274]   --->   Operation 56 'or' 'or_ln274_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln274_9 = zext i8 %or_ln274_8 to i64" [c_src/aes.c:274]   --->   Operation 57 'zext' 'zext_ln274_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%RoundKey_addr_184 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln274_9" [c_src/aes.c:274]   --->   Operation 58 'getelementptr' 'RoundKey_addr_184' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (2.77ns)   --->   "%RoundKey_load_9 = load i8* %RoundKey_addr_184, align 1" [c_src/aes.c:274]   --->   Operation 59 'load' 'RoundKey_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 60 [1/2] (2.77ns)   --->   "%RoundKey_load_8 = load i8* %RoundKey_addr_183, align 1" [c_src/aes.c:274]   --->   Operation 60 'load' 'RoundKey_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 61 [1/2] (2.77ns)   --->   "%RoundKey_load_9 = load i8* %RoundKey_addr_184, align 1" [c_src/aes.c:274]   --->   Operation 61 'load' 'RoundKey_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln274_9 = or i8 %shl_ln, 10" [c_src/aes.c:274]   --->   Operation 62 'or' 'or_ln274_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln274_10 = zext i8 %or_ln274_9 to i64" [c_src/aes.c:274]   --->   Operation 63 'zext' 'zext_ln274_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%RoundKey_addr_185 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln274_10" [c_src/aes.c:274]   --->   Operation 64 'getelementptr' 'RoundKey_addr_185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (2.77ns)   --->   "%RoundKey_load_10 = load i8* %RoundKey_addr_185, align 1" [c_src/aes.c:274]   --->   Operation 65 'load' 'RoundKey_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln274_10 = or i8 %shl_ln, 11" [c_src/aes.c:274]   --->   Operation 66 'or' 'or_ln274_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln274_11 = zext i8 %or_ln274_10 to i64" [c_src/aes.c:274]   --->   Operation 67 'zext' 'zext_ln274_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%RoundKey_addr_186 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln274_11" [c_src/aes.c:274]   --->   Operation 68 'getelementptr' 'RoundKey_addr_186' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [2/2] (2.77ns)   --->   "%RoundKey_load_11 = load i8* %RoundKey_addr_186, align 1" [c_src/aes.c:274]   --->   Operation 69 'load' 'RoundKey_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 70 [1/2] (2.77ns)   --->   "%RoundKey_load_10 = load i8* %RoundKey_addr_185, align 1" [c_src/aes.c:274]   --->   Operation 70 'load' 'RoundKey_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 71 [1/2] (2.77ns)   --->   "%RoundKey_load_11 = load i8* %RoundKey_addr_186, align 1" [c_src/aes.c:274]   --->   Operation 71 'load' 'RoundKey_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln274_11 = or i8 %shl_ln, 12" [c_src/aes.c:274]   --->   Operation 72 'or' 'or_ln274_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln274_12 = zext i8 %or_ln274_11 to i64" [c_src/aes.c:274]   --->   Operation 73 'zext' 'zext_ln274_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%RoundKey_addr_187 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln274_12" [c_src/aes.c:274]   --->   Operation 74 'getelementptr' 'RoundKey_addr_187' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [2/2] (2.77ns)   --->   "%RoundKey_load_12 = load i8* %RoundKey_addr_187, align 1" [c_src/aes.c:274]   --->   Operation 75 'load' 'RoundKey_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln274_12 = or i8 %shl_ln, 13" [c_src/aes.c:274]   --->   Operation 76 'or' 'or_ln274_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln274_13 = zext i8 %or_ln274_12 to i64" [c_src/aes.c:274]   --->   Operation 77 'zext' 'zext_ln274_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%RoundKey_addr_188 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln274_13" [c_src/aes.c:274]   --->   Operation 78 'getelementptr' 'RoundKey_addr_188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [2/2] (2.77ns)   --->   "%RoundKey_load_13 = load i8* %RoundKey_addr_188, align 1" [c_src/aes.c:274]   --->   Operation 79 'load' 'RoundKey_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 2.77>
ST_8 : Operation 80 [1/2] (2.77ns)   --->   "%RoundKey_load_12 = load i8* %RoundKey_addr_187, align 1" [c_src/aes.c:274]   --->   Operation 80 'load' 'RoundKey_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 81 [1/2] (2.77ns)   --->   "%RoundKey_load_13 = load i8* %RoundKey_addr_188, align 1" [c_src/aes.c:274]   --->   Operation 81 'load' 'RoundKey_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln274_13 = or i8 %shl_ln, 14" [c_src/aes.c:274]   --->   Operation 82 'or' 'or_ln274_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln274_14 = zext i8 %or_ln274_13 to i64" [c_src/aes.c:274]   --->   Operation 83 'zext' 'zext_ln274_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%RoundKey_addr_189 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln274_14" [c_src/aes.c:274]   --->   Operation 84 'getelementptr' 'RoundKey_addr_189' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [2/2] (2.77ns)   --->   "%RoundKey_load_14 = load i8* %RoundKey_addr_189, align 1" [c_src/aes.c:274]   --->   Operation 85 'load' 'RoundKey_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln274_14 = or i8 %shl_ln, 15" [c_src/aes.c:274]   --->   Operation 86 'or' 'or_ln274_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln274_15 = zext i8 %or_ln274_14 to i64" [c_src/aes.c:274]   --->   Operation 87 'zext' 'zext_ln274_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%RoundKey_addr_190 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln274_15" [c_src/aes.c:274]   --->   Operation 88 'getelementptr' 'RoundKey_addr_190' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [2/2] (2.77ns)   --->   "%RoundKey_load_15 = load i8* %RoundKey_addr_190, align 1" [c_src/aes.c:274]   --->   Operation 89 'load' 'RoundKey_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 3.56>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%state_3_3_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_3_3_read)" [c_src/aes.c:269]   --->   Operation 90 'read' 'state_3_3_read_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%state_3_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_3_2_read)" [c_src/aes.c:269]   --->   Operation 91 'read' 'state_3_2_read_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%state_3_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_3_1_read)" [c_src/aes.c:269]   --->   Operation 92 'read' 'state_3_1_read_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%state_3_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_3_0_read)" [c_src/aes.c:269]   --->   Operation 93 'read' 'state_3_0_read_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%state_2_3_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_2_3_read)" [c_src/aes.c:269]   --->   Operation 94 'read' 'state_2_3_read_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%state_2_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_2_2_read)" [c_src/aes.c:269]   --->   Operation 95 'read' 'state_2_2_read_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%state_2_1_read11 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_2_1_read)" [c_src/aes.c:269]   --->   Operation 96 'read' 'state_2_1_read11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%state_2_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_2_0_read)" [c_src/aes.c:269]   --->   Operation 97 'read' 'state_2_0_read_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%state_1_3_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_1_3_read)" [c_src/aes.c:269]   --->   Operation 98 'read' 'state_1_3_read_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%state_1_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_1_2_read)" [c_src/aes.c:269]   --->   Operation 99 'read' 'state_1_2_read_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%state_1_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_1_1_read)" [c_src/aes.c:269]   --->   Operation 100 'read' 'state_1_1_read_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%state_1_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_1_0_read)" [c_src/aes.c:269]   --->   Operation 101 'read' 'state_1_0_read_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%state_0_3_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_0_3_read)" [c_src/aes.c:269]   --->   Operation 102 'read' 'state_0_3_read_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%state_0_2_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_0_2_read)" [c_src/aes.c:269]   --->   Operation 103 'read' 'state_0_2_read_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%state_0_1_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_0_1_read)" [c_src/aes.c:269]   --->   Operation 104 'read' 'state_0_1_read_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%state_0_0_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_0_0_read)" [c_src/aes.c:269]   --->   Operation 105 'read' 'state_0_0_read_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.79ns)   --->   "%xor_ln274 = xor i8 %RoundKey_load, %state_0_0_read_2" [c_src/aes.c:274]   --->   Operation 106 'xor' 'xor_ln274' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.79ns)   --->   "%xor_ln274_1 = xor i8 %RoundKey_load_1, %state_0_1_read_2" [c_src/aes.c:274]   --->   Operation 107 'xor' 'xor_ln274_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.79ns)   --->   "%xor_ln274_2 = xor i8 %RoundKey_load_2, %state_0_2_read_2" [c_src/aes.c:274]   --->   Operation 108 'xor' 'xor_ln274_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.79ns)   --->   "%xor_ln274_3 = xor i8 %RoundKey_load_3, %state_0_3_read_2" [c_src/aes.c:274]   --->   Operation 109 'xor' 'xor_ln274_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.79ns)   --->   "%xor_ln274_4 = xor i8 %RoundKey_load_4, %state_1_0_read_2" [c_src/aes.c:274]   --->   Operation 110 'xor' 'xor_ln274_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.79ns)   --->   "%xor_ln274_5 = xor i8 %RoundKey_load_5, %state_1_1_read_2" [c_src/aes.c:274]   --->   Operation 111 'xor' 'xor_ln274_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.79ns)   --->   "%xor_ln274_6 = xor i8 %RoundKey_load_6, %state_1_2_read_2" [c_src/aes.c:274]   --->   Operation 112 'xor' 'xor_ln274_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.79ns)   --->   "%xor_ln274_7 = xor i8 %RoundKey_load_7, %state_1_3_read_2" [c_src/aes.c:274]   --->   Operation 113 'xor' 'xor_ln274_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.79ns)   --->   "%xor_ln274_8 = xor i8 %RoundKey_load_8, %state_2_0_read_2" [c_src/aes.c:274]   --->   Operation 114 'xor' 'xor_ln274_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.79ns)   --->   "%xor_ln274_9 = xor i8 %RoundKey_load_9, %state_2_1_read11" [c_src/aes.c:274]   --->   Operation 115 'xor' 'xor_ln274_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.79ns)   --->   "%xor_ln274_10 = xor i8 %RoundKey_load_10, %state_2_2_read_2" [c_src/aes.c:274]   --->   Operation 116 'xor' 'xor_ln274_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.79ns)   --->   "%xor_ln274_11 = xor i8 %RoundKey_load_11, %state_2_3_read_2" [c_src/aes.c:274]   --->   Operation 117 'xor' 'xor_ln274_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.79ns)   --->   "%xor_ln274_12 = xor i8 %RoundKey_load_12, %state_3_0_read_2" [c_src/aes.c:274]   --->   Operation 118 'xor' 'xor_ln274_12' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.79ns)   --->   "%xor_ln274_13 = xor i8 %RoundKey_load_13, %state_3_1_read_2" [c_src/aes.c:274]   --->   Operation 119 'xor' 'xor_ln274_13' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/2] (2.77ns)   --->   "%RoundKey_load_14 = load i8* %RoundKey_addr_189, align 1" [c_src/aes.c:274]   --->   Operation 120 'load' 'RoundKey_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 121 [1/1] (0.79ns)   --->   "%xor_ln274_14 = xor i8 %RoundKey_load_14, %state_3_2_read_2" [c_src/aes.c:274]   --->   Operation 121 'xor' 'xor_ln274_14' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/2] (2.77ns)   --->   "%RoundKey_load_15 = load i8* %RoundKey_addr_190, align 1" [c_src/aes.c:274]   --->   Operation 122 'load' 'RoundKey_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 123 [1/1] (0.79ns)   --->   "%xor_ln274_15 = xor i8 %RoundKey_load_15, %state_3_3_read_2" [c_src/aes.c:274]   --->   Operation 123 'xor' 'xor_ln274_15' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %xor_ln274, 0" [c_src/aes.c:277]   --->   Operation 124 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv, i8 %xor_ln274_1, 1" [c_src/aes.c:277]   --->   Operation 125 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %xor_ln274_2, 2" [c_src/aes.c:277]   --->   Operation 126 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %xor_ln274_3, 3" [c_src/aes.c:277]   --->   Operation 127 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %xor_ln274_4, 4" [c_src/aes.c:277]   --->   Operation 128 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %xor_ln274_5, 5" [c_src/aes.c:277]   --->   Operation 129 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %xor_ln274_6, 6" [c_src/aes.c:277]   --->   Operation 130 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %xor_ln274_7, 7" [c_src/aes.c:277]   --->   Operation 131 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7, i8 %xor_ln274_8, 8" [c_src/aes.c:277]   --->   Operation 132 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8, i8 %xor_ln274_9, 9" [c_src/aes.c:277]   --->   Operation 133 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_9, i8 %xor_ln274_10, 10" [c_src/aes.c:277]   --->   Operation 134 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_10, i8 %xor_ln274_11, 11" [c_src/aes.c:277]   --->   Operation 135 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_11, i8 %xor_ln274_12, 12" [c_src/aes.c:277]   --->   Operation 136 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_12, i8 %xor_ln274_13, 13" [c_src/aes.c:277]   --->   Operation 137 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_13, i8 %xor_ln274_14, 14" [c_src/aes.c:277]   --->   Operation 138 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_14, i8 %xor_ln274_15, 15" [c_src/aes.c:277]   --->   Operation 139 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_s" [c_src/aes.c:277]   --->   Operation 140 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ round]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_0_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_0_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_0_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_0_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_1_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_1_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_1_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_1_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_2_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_2_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_2_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_2_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_3_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_3_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_3_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_3_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RoundKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
round_read        (read          ) [ 0000000000]
trunc_ln274       (trunc         ) [ 0000000000]
shl_ln            (bitconcatenate) [ 0011111110]
zext_ln274        (zext          ) [ 0000000000]
RoundKey_addr     (getelementptr ) [ 0010000000]
or_ln274          (or            ) [ 0000000000]
zext_ln274_1      (zext          ) [ 0000000000]
RoundKey_addr_176 (getelementptr ) [ 0010000000]
RoundKey_load     (load          ) [ 0001111111]
RoundKey_load_1   (load          ) [ 0001111111]
or_ln274_1        (or            ) [ 0000000000]
zext_ln274_2      (zext          ) [ 0000000000]
RoundKey_addr_177 (getelementptr ) [ 0001000000]
or_ln274_2        (or            ) [ 0000000000]
zext_ln274_3      (zext          ) [ 0000000000]
RoundKey_addr_178 (getelementptr ) [ 0001000000]
RoundKey_load_2   (load          ) [ 0000111111]
RoundKey_load_3   (load          ) [ 0000111111]
or_ln274_3        (or            ) [ 0000000000]
zext_ln274_4      (zext          ) [ 0000000000]
RoundKey_addr_179 (getelementptr ) [ 0000100000]
or_ln274_4        (or            ) [ 0000000000]
zext_ln274_5      (zext          ) [ 0000000000]
RoundKey_addr_180 (getelementptr ) [ 0000100000]
RoundKey_load_4   (load          ) [ 0000011111]
RoundKey_load_5   (load          ) [ 0000011111]
or_ln274_5        (or            ) [ 0000000000]
zext_ln274_6      (zext          ) [ 0000000000]
RoundKey_addr_181 (getelementptr ) [ 0000010000]
or_ln274_6        (or            ) [ 0000000000]
zext_ln274_7      (zext          ) [ 0000000000]
RoundKey_addr_182 (getelementptr ) [ 0000010000]
RoundKey_load_6   (load          ) [ 0000001111]
RoundKey_load_7   (load          ) [ 0000001111]
or_ln274_7        (or            ) [ 0000000000]
zext_ln274_8      (zext          ) [ 0000000000]
RoundKey_addr_183 (getelementptr ) [ 0000001000]
or_ln274_8        (or            ) [ 0000000000]
zext_ln274_9      (zext          ) [ 0000000000]
RoundKey_addr_184 (getelementptr ) [ 0000001000]
RoundKey_load_8   (load          ) [ 0000000111]
RoundKey_load_9   (load          ) [ 0000000111]
or_ln274_9        (or            ) [ 0000000000]
zext_ln274_10     (zext          ) [ 0000000000]
RoundKey_addr_185 (getelementptr ) [ 0000000100]
or_ln274_10       (or            ) [ 0000000000]
zext_ln274_11     (zext          ) [ 0000000000]
RoundKey_addr_186 (getelementptr ) [ 0000000100]
RoundKey_load_10  (load          ) [ 0000000011]
RoundKey_load_11  (load          ) [ 0000000011]
or_ln274_11       (or            ) [ 0000000000]
zext_ln274_12     (zext          ) [ 0000000000]
RoundKey_addr_187 (getelementptr ) [ 0000000010]
or_ln274_12       (or            ) [ 0000000000]
zext_ln274_13     (zext          ) [ 0000000000]
RoundKey_addr_188 (getelementptr ) [ 0000000010]
RoundKey_load_12  (load          ) [ 0000000001]
RoundKey_load_13  (load          ) [ 0000000001]
or_ln274_13       (or            ) [ 0000000000]
zext_ln274_14     (zext          ) [ 0000000000]
RoundKey_addr_189 (getelementptr ) [ 0000000001]
or_ln274_14       (or            ) [ 0000000000]
zext_ln274_15     (zext          ) [ 0000000000]
RoundKey_addr_190 (getelementptr ) [ 0000000001]
state_3_3_read_2  (read          ) [ 0000000000]
state_3_2_read_2  (read          ) [ 0000000000]
state_3_1_read_2  (read          ) [ 0000000000]
state_3_0_read_2  (read          ) [ 0000000000]
state_2_3_read_2  (read          ) [ 0000000000]
state_2_2_read_2  (read          ) [ 0000000000]
state_2_1_read11  (read          ) [ 0000000000]
state_2_0_read_2  (read          ) [ 0000000000]
state_1_3_read_2  (read          ) [ 0000000000]
state_1_2_read_2  (read          ) [ 0000000000]
state_1_1_read_2  (read          ) [ 0000000000]
state_1_0_read_2  (read          ) [ 0000000000]
state_0_3_read_2  (read          ) [ 0000000000]
state_0_2_read_2  (read          ) [ 0000000000]
state_0_1_read_2  (read          ) [ 0000000000]
state_0_0_read_2  (read          ) [ 0000000000]
xor_ln274         (xor           ) [ 0000000000]
xor_ln274_1       (xor           ) [ 0000000000]
xor_ln274_2       (xor           ) [ 0000000000]
xor_ln274_3       (xor           ) [ 0000000000]
xor_ln274_4       (xor           ) [ 0000000000]
xor_ln274_5       (xor           ) [ 0000000000]
xor_ln274_6       (xor           ) [ 0000000000]
xor_ln274_7       (xor           ) [ 0000000000]
xor_ln274_8       (xor           ) [ 0000000000]
xor_ln274_9       (xor           ) [ 0000000000]
xor_ln274_10      (xor           ) [ 0000000000]
xor_ln274_11      (xor           ) [ 0000000000]
xor_ln274_12      (xor           ) [ 0000000000]
xor_ln274_13      (xor           ) [ 0000000000]
RoundKey_load_14  (load          ) [ 0000000000]
xor_ln274_14      (xor           ) [ 0000000000]
RoundKey_load_15  (load          ) [ 0000000000]
xor_ln274_15      (xor           ) [ 0000000000]
mrv               (insertvalue   ) [ 0000000000]
mrv_1             (insertvalue   ) [ 0000000000]
mrv_2             (insertvalue   ) [ 0000000000]
mrv_3             (insertvalue   ) [ 0000000000]
mrv_4             (insertvalue   ) [ 0000000000]
mrv_5             (insertvalue   ) [ 0000000000]
mrv_6             (insertvalue   ) [ 0000000000]
mrv_7             (insertvalue   ) [ 0000000000]
mrv_8             (insertvalue   ) [ 0000000000]
mrv_9             (insertvalue   ) [ 0000000000]
mrv_10            (insertvalue   ) [ 0000000000]
mrv_11            (insertvalue   ) [ 0000000000]
mrv_12            (insertvalue   ) [ 0000000000]
mrv_13            (insertvalue   ) [ 0000000000]
mrv_14            (insertvalue   ) [ 0000000000]
mrv_s             (insertvalue   ) [ 0000000000]
ret_ln277         (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="round">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="round"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_0_0_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_0_0_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state_0_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_0_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="state_0_2_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_0_2_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="state_0_3_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_0_3_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="state_1_0_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_1_0_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="state_1_1_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_1_1_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="state_1_2_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_1_2_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="state_1_3_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_1_3_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="state_2_0_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_2_0_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="state_2_1_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_2_1_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="state_2_2_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_2_2_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="state_2_3_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_2_3_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="state_3_0_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_3_0_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="state_3_1_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_3_1_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="state_3_2_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_3_2_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="state_3_3_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_3_3_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="RoundKey">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="round_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="round_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="state_3_3_read_2_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_3_3_read_2/9 "/>
</bind>
</comp>

<comp id="90" class="1004" name="state_3_2_read_2_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_3_2_read_2/9 "/>
</bind>
</comp>

<comp id="96" class="1004" name="state_3_1_read_2_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_3_1_read_2/9 "/>
</bind>
</comp>

<comp id="102" class="1004" name="state_3_0_read_2_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_3_0_read_2/9 "/>
</bind>
</comp>

<comp id="108" class="1004" name="state_2_3_read_2_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_2_3_read_2/9 "/>
</bind>
</comp>

<comp id="114" class="1004" name="state_2_2_read_2_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_2_2_read_2/9 "/>
</bind>
</comp>

<comp id="120" class="1004" name="state_2_1_read11_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_2_1_read11/9 "/>
</bind>
</comp>

<comp id="126" class="1004" name="state_2_0_read_2_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_2_0_read_2/9 "/>
</bind>
</comp>

<comp id="132" class="1004" name="state_1_3_read_2_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_1_3_read_2/9 "/>
</bind>
</comp>

<comp id="138" class="1004" name="state_1_2_read_2_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_1_2_read_2/9 "/>
</bind>
</comp>

<comp id="144" class="1004" name="state_1_1_read_2_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_1_1_read_2/9 "/>
</bind>
</comp>

<comp id="150" class="1004" name="state_1_0_read_2_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_1_0_read_2/9 "/>
</bind>
</comp>

<comp id="156" class="1004" name="state_0_3_read_2_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_0_3_read_2/9 "/>
</bind>
</comp>

<comp id="162" class="1004" name="state_0_2_read_2_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_0_2_read_2/9 "/>
</bind>
</comp>

<comp id="168" class="1004" name="state_0_1_read_2_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_0_1_read_2/9 "/>
</bind>
</comp>

<comp id="174" class="1004" name="state_0_0_read_2_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_0_0_read_2/9 "/>
</bind>
</comp>

<comp id="180" class="1004" name="RoundKey_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="0"/>
<pin id="200" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="201" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="202" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="8" slack="0"/>
<pin id="203" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RoundKey_load/1 RoundKey_load_1/1 RoundKey_load_2/2 RoundKey_load_3/2 RoundKey_load_4/3 RoundKey_load_5/3 RoundKey_load_6/4 RoundKey_load_7/4 RoundKey_load_8/5 RoundKey_load_9/5 RoundKey_load_10/6 RoundKey_load_11/6 RoundKey_load_12/7 RoundKey_load_13/7 RoundKey_load_14/8 RoundKey_load_15/8 "/>
</bind>
</comp>

<comp id="193" class="1004" name="RoundKey_addr_176_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="8" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr_176/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="RoundKey_addr_177_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="8" slack="0"/>
<pin id="209" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr_177/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="RoundKey_addr_178_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="8" slack="0"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr_178/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="RoundKey_addr_179_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="8" slack="0"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr_179/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="RoundKey_addr_180_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr_180/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="RoundKey_addr_181_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="8" slack="0"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr_181/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="RoundKey_addr_182_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="8" slack="0"/>
<pin id="249" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr_182/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="RoundKey_addr_183_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr_183/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="RoundKey_addr_184_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="8" slack="0"/>
<pin id="265" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr_184/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="RoundKey_addr_185_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="8" slack="0"/>
<pin id="273" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr_185/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="RoundKey_addr_186_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="8" slack="0"/>
<pin id="281" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr_186/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="RoundKey_addr_187_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="8" slack="0"/>
<pin id="289" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr_187/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="RoundKey_addr_188_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="8" slack="0"/>
<pin id="297" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr_188/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="RoundKey_addr_189_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="8" slack="0"/>
<pin id="305" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr_189/8 "/>
</bind>
</comp>

<comp id="309" class="1004" name="RoundKey_addr_190_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="8" slack="0"/>
<pin id="313" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RoundKey_addr_190/8 "/>
</bind>
</comp>

<comp id="317" class="1004" name="trunc_ln274_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln274/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="shl_ln_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln274_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="or_ln274_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln274/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln274_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_1/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="or_ln274_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="1"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln274_1/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln274_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_2/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="or_ln274_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="1"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln274_2/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln274_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_3/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="or_ln274_3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="2"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln274_3/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln274_4_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_4/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="or_ln274_4_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="2"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln274_4/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln274_5_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_5/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="or_ln274_5_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="3"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln274_5/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln274_6_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_6/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="or_ln274_6_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="3"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln274_6/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln274_7_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_7/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="or_ln274_7_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="4"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln274_7/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln274_8_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_8/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="or_ln274_8_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="4"/>
<pin id="417" dir="0" index="1" bw="8" slack="0"/>
<pin id="418" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln274_8/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln274_9_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_9/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="or_ln274_9_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="5"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln274_9/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln274_10_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_10/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="or_ln274_10_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="5"/>
<pin id="437" dir="0" index="1" bw="8" slack="0"/>
<pin id="438" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln274_10/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln274_11_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_11/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="or_ln274_11_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="6"/>
<pin id="447" dir="0" index="1" bw="8" slack="0"/>
<pin id="448" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln274_11/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln274_12_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_12/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="or_ln274_12_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="6"/>
<pin id="457" dir="0" index="1" bw="8" slack="0"/>
<pin id="458" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln274_12/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln274_13_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_13/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="or_ln274_13_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="7"/>
<pin id="467" dir="0" index="1" bw="8" slack="0"/>
<pin id="468" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln274_13/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln274_14_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_14/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="or_ln274_14_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="7"/>
<pin id="477" dir="0" index="1" bw="8" slack="0"/>
<pin id="478" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln274_14/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln274_15_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274_15/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="xor_ln274_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="7"/>
<pin id="487" dir="0" index="1" bw="8" slack="0"/>
<pin id="488" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln274/9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="xor_ln274_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="7"/>
<pin id="492" dir="0" index="1" bw="8" slack="0"/>
<pin id="493" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln274_1/9 "/>
</bind>
</comp>

<comp id="495" class="1004" name="xor_ln274_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="6"/>
<pin id="497" dir="0" index="1" bw="8" slack="0"/>
<pin id="498" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln274_2/9 "/>
</bind>
</comp>

<comp id="500" class="1004" name="xor_ln274_3_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="6"/>
<pin id="502" dir="0" index="1" bw="8" slack="0"/>
<pin id="503" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln274_3/9 "/>
</bind>
</comp>

<comp id="505" class="1004" name="xor_ln274_4_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="5"/>
<pin id="507" dir="0" index="1" bw="8" slack="0"/>
<pin id="508" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln274_4/9 "/>
</bind>
</comp>

<comp id="510" class="1004" name="xor_ln274_5_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="5"/>
<pin id="512" dir="0" index="1" bw="8" slack="0"/>
<pin id="513" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln274_5/9 "/>
</bind>
</comp>

<comp id="515" class="1004" name="xor_ln274_6_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="4"/>
<pin id="517" dir="0" index="1" bw="8" slack="0"/>
<pin id="518" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln274_6/9 "/>
</bind>
</comp>

<comp id="520" class="1004" name="xor_ln274_7_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="4"/>
<pin id="522" dir="0" index="1" bw="8" slack="0"/>
<pin id="523" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln274_7/9 "/>
</bind>
</comp>

<comp id="525" class="1004" name="xor_ln274_8_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="3"/>
<pin id="527" dir="0" index="1" bw="8" slack="0"/>
<pin id="528" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln274_8/9 "/>
</bind>
</comp>

<comp id="530" class="1004" name="xor_ln274_9_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="3"/>
<pin id="532" dir="0" index="1" bw="8" slack="0"/>
<pin id="533" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln274_9/9 "/>
</bind>
</comp>

<comp id="535" class="1004" name="xor_ln274_10_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="2"/>
<pin id="537" dir="0" index="1" bw="8" slack="0"/>
<pin id="538" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln274_10/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="xor_ln274_11_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="2"/>
<pin id="542" dir="0" index="1" bw="8" slack="0"/>
<pin id="543" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln274_11/9 "/>
</bind>
</comp>

<comp id="545" class="1004" name="xor_ln274_12_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="1"/>
<pin id="547" dir="0" index="1" bw="8" slack="0"/>
<pin id="548" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln274_12/9 "/>
</bind>
</comp>

<comp id="550" class="1004" name="xor_ln274_13_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="1"/>
<pin id="552" dir="0" index="1" bw="8" slack="0"/>
<pin id="553" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln274_13/9 "/>
</bind>
</comp>

<comp id="555" class="1004" name="xor_ln274_14_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="0" index="1" bw="8" slack="0"/>
<pin id="558" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln274_14/9 "/>
</bind>
</comp>

<comp id="561" class="1004" name="xor_ln274_15_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="0" index="1" bw="8" slack="0"/>
<pin id="564" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln274_15/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="mrv_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="128" slack="0"/>
<pin id="569" dir="0" index="1" bw="8" slack="0"/>
<pin id="570" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/9 "/>
</bind>
</comp>

<comp id="573" class="1004" name="mrv_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="128" slack="0"/>
<pin id="575" dir="0" index="1" bw="8" slack="0"/>
<pin id="576" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/9 "/>
</bind>
</comp>

<comp id="579" class="1004" name="mrv_2_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="128" slack="0"/>
<pin id="581" dir="0" index="1" bw="8" slack="0"/>
<pin id="582" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/9 "/>
</bind>
</comp>

<comp id="585" class="1004" name="mrv_3_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="128" slack="0"/>
<pin id="587" dir="0" index="1" bw="8" slack="0"/>
<pin id="588" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="mrv_4_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="128" slack="0"/>
<pin id="593" dir="0" index="1" bw="8" slack="0"/>
<pin id="594" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="mrv_5_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="128" slack="0"/>
<pin id="599" dir="0" index="1" bw="8" slack="0"/>
<pin id="600" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/9 "/>
</bind>
</comp>

<comp id="603" class="1004" name="mrv_6_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="128" slack="0"/>
<pin id="605" dir="0" index="1" bw="8" slack="0"/>
<pin id="606" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/9 "/>
</bind>
</comp>

<comp id="609" class="1004" name="mrv_7_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="128" slack="0"/>
<pin id="611" dir="0" index="1" bw="8" slack="0"/>
<pin id="612" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/9 "/>
</bind>
</comp>

<comp id="615" class="1004" name="mrv_8_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="128" slack="0"/>
<pin id="617" dir="0" index="1" bw="8" slack="0"/>
<pin id="618" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/9 "/>
</bind>
</comp>

<comp id="621" class="1004" name="mrv_9_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="128" slack="0"/>
<pin id="623" dir="0" index="1" bw="8" slack="0"/>
<pin id="624" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/9 "/>
</bind>
</comp>

<comp id="627" class="1004" name="mrv_10_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="128" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="0"/>
<pin id="630" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/9 "/>
</bind>
</comp>

<comp id="633" class="1004" name="mrv_11_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="128" slack="0"/>
<pin id="635" dir="0" index="1" bw="8" slack="0"/>
<pin id="636" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/9 "/>
</bind>
</comp>

<comp id="639" class="1004" name="mrv_12_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="128" slack="0"/>
<pin id="641" dir="0" index="1" bw="8" slack="0"/>
<pin id="642" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/9 "/>
</bind>
</comp>

<comp id="645" class="1004" name="mrv_13_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="128" slack="0"/>
<pin id="647" dir="0" index="1" bw="8" slack="0"/>
<pin id="648" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/9 "/>
</bind>
</comp>

<comp id="651" class="1004" name="mrv_14_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="128" slack="0"/>
<pin id="653" dir="0" index="1" bw="8" slack="0"/>
<pin id="654" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/9 "/>
</bind>
</comp>

<comp id="657" class="1004" name="mrv_s_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="128" slack="0"/>
<pin id="659" dir="0" index="1" bw="8" slack="0"/>
<pin id="660" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/9 "/>
</bind>
</comp>

<comp id="663" class="1005" name="shl_ln_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="1"/>
<pin id="665" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="681" class="1005" name="RoundKey_addr_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="1"/>
<pin id="683" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_addr "/>
</bind>
</comp>

<comp id="686" class="1005" name="RoundKey_addr_176_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="1"/>
<pin id="688" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_addr_176 "/>
</bind>
</comp>

<comp id="691" class="1005" name="RoundKey_load_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="7"/>
<pin id="693" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="RoundKey_load "/>
</bind>
</comp>

<comp id="696" class="1005" name="RoundKey_load_1_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="7"/>
<pin id="698" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="RoundKey_load_1 "/>
</bind>
</comp>

<comp id="701" class="1005" name="RoundKey_addr_177_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="1"/>
<pin id="703" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_addr_177 "/>
</bind>
</comp>

<comp id="706" class="1005" name="RoundKey_addr_178_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="1"/>
<pin id="708" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_addr_178 "/>
</bind>
</comp>

<comp id="711" class="1005" name="RoundKey_load_2_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="6"/>
<pin id="713" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="RoundKey_load_2 "/>
</bind>
</comp>

<comp id="716" class="1005" name="RoundKey_load_3_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="6"/>
<pin id="718" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="RoundKey_load_3 "/>
</bind>
</comp>

<comp id="721" class="1005" name="RoundKey_addr_179_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="1"/>
<pin id="723" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_addr_179 "/>
</bind>
</comp>

<comp id="726" class="1005" name="RoundKey_addr_180_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="1"/>
<pin id="728" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_addr_180 "/>
</bind>
</comp>

<comp id="731" class="1005" name="RoundKey_load_4_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="5"/>
<pin id="733" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="RoundKey_load_4 "/>
</bind>
</comp>

<comp id="736" class="1005" name="RoundKey_load_5_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="5"/>
<pin id="738" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="RoundKey_load_5 "/>
</bind>
</comp>

<comp id="741" class="1005" name="RoundKey_addr_181_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="1"/>
<pin id="743" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_addr_181 "/>
</bind>
</comp>

<comp id="746" class="1005" name="RoundKey_addr_182_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="1"/>
<pin id="748" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_addr_182 "/>
</bind>
</comp>

<comp id="751" class="1005" name="RoundKey_load_6_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="4"/>
<pin id="753" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="RoundKey_load_6 "/>
</bind>
</comp>

<comp id="756" class="1005" name="RoundKey_load_7_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="4"/>
<pin id="758" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="RoundKey_load_7 "/>
</bind>
</comp>

<comp id="761" class="1005" name="RoundKey_addr_183_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="1"/>
<pin id="763" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_addr_183 "/>
</bind>
</comp>

<comp id="766" class="1005" name="RoundKey_addr_184_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="1"/>
<pin id="768" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_addr_184 "/>
</bind>
</comp>

<comp id="771" class="1005" name="RoundKey_load_8_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="3"/>
<pin id="773" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="RoundKey_load_8 "/>
</bind>
</comp>

<comp id="776" class="1005" name="RoundKey_load_9_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="3"/>
<pin id="778" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="RoundKey_load_9 "/>
</bind>
</comp>

<comp id="781" class="1005" name="RoundKey_addr_185_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="1"/>
<pin id="783" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_addr_185 "/>
</bind>
</comp>

<comp id="786" class="1005" name="RoundKey_addr_186_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="1"/>
<pin id="788" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_addr_186 "/>
</bind>
</comp>

<comp id="791" class="1005" name="RoundKey_load_10_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="2"/>
<pin id="793" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="RoundKey_load_10 "/>
</bind>
</comp>

<comp id="796" class="1005" name="RoundKey_load_11_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="2"/>
<pin id="798" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="RoundKey_load_11 "/>
</bind>
</comp>

<comp id="801" class="1005" name="RoundKey_addr_187_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="1"/>
<pin id="803" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_addr_187 "/>
</bind>
</comp>

<comp id="806" class="1005" name="RoundKey_addr_188_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="1"/>
<pin id="808" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_addr_188 "/>
</bind>
</comp>

<comp id="811" class="1005" name="RoundKey_load_12_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="1"/>
<pin id="813" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_load_12 "/>
</bind>
</comp>

<comp id="816" class="1005" name="RoundKey_load_13_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="1"/>
<pin id="818" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_load_13 "/>
</bind>
</comp>

<comp id="821" class="1005" name="RoundKey_addr_189_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="1"/>
<pin id="823" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_addr_189 "/>
</bind>
</comp>

<comp id="826" class="1005" name="RoundKey_addr_190_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="1"/>
<pin id="828" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_addr_190 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="74" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="74" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="74" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="74" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="74" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="74" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="74" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="74" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="74" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="74" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="74" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="74" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="74" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="74" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="74" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="74" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="205" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="213" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="221" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="42" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="237" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="42" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="253" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="261" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="274"><net_src comp="34" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="269" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="282"><net_src comp="34" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="277" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="290"><net_src comp="34" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="42" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="285" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="298"><net_src comp="34" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="293" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="306"><net_src comp="34" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="42" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="301" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="314"><net_src comp="34" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="309" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="320"><net_src comp="78" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="38" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="332"><net_src comp="321" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="338"><net_src comp="321" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="44" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="349"><net_src comp="46" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="345" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="359"><net_src comp="48" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="355" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="369"><net_src comp="50" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="365" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="379"><net_src comp="52" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="375" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="389"><net_src comp="54" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="385" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="399"><net_src comp="56" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="395" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="409"><net_src comp="58" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="405" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="419"><net_src comp="60" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="415" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="429"><net_src comp="62" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="433"><net_src comp="425" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="439"><net_src comp="64" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="435" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="449"><net_src comp="66" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="445" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="459"><net_src comp="68" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="455" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="469"><net_src comp="70" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="465" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="479"><net_src comp="72" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="475" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="489"><net_src comp="174" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="168" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="162" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="156" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="150" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="144" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="138" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="132" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="126" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="120" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="114" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="108" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="549"><net_src comp="102" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="96" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="187" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="90" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="187" pin="7"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="84" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="76" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="485" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="567" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="490" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="495" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="500" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="505" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="510" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="515" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="603" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="520" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="525" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="530" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="535" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="540" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="633" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="545" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="550" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="555" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="651" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="561" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="321" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="669"><net_src comp="663" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="670"><net_src comp="663" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="671"><net_src comp="663" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="672"><net_src comp="663" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="673"><net_src comp="663" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="674"><net_src comp="663" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="675"><net_src comp="663" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="676"><net_src comp="663" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="677"><net_src comp="663" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="678"><net_src comp="663" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="679"><net_src comp="663" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="680"><net_src comp="663" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="684"><net_src comp="180" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="689"><net_src comp="193" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="694"><net_src comp="187" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="699"><net_src comp="187" pin="7"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="704"><net_src comp="205" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="709"><net_src comp="213" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="714"><net_src comp="187" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="719"><net_src comp="187" pin="7"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="724"><net_src comp="221" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="729"><net_src comp="229" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="734"><net_src comp="187" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="739"><net_src comp="187" pin="7"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="744"><net_src comp="237" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="749"><net_src comp="245" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="754"><net_src comp="187" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="759"><net_src comp="187" pin="7"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="764"><net_src comp="253" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="769"><net_src comp="261" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="774"><net_src comp="187" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="779"><net_src comp="187" pin="7"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="784"><net_src comp="269" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="789"><net_src comp="277" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="794"><net_src comp="187" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="799"><net_src comp="187" pin="7"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="804"><net_src comp="285" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="809"><net_src comp="293" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="814"><net_src comp="187" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="819"><net_src comp="187" pin="7"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="824"><net_src comp="301" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="829"><net_src comp="309" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="187" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: RoundKey | {}
 - Input state : 
	Port: AddRoundKey : round | {1 }
	Port: AddRoundKey : state_0_0_read | {9 }
	Port: AddRoundKey : state_0_1_read | {9 }
	Port: AddRoundKey : state_0_2_read | {9 }
	Port: AddRoundKey : state_0_3_read | {9 }
	Port: AddRoundKey : state_1_0_read | {9 }
	Port: AddRoundKey : state_1_1_read | {9 }
	Port: AddRoundKey : state_1_2_read | {9 }
	Port: AddRoundKey : state_1_3_read | {9 }
	Port: AddRoundKey : state_2_0_read | {9 }
	Port: AddRoundKey : state_2_1_read | {9 }
	Port: AddRoundKey : state_2_2_read | {9 }
	Port: AddRoundKey : state_2_3_read | {9 }
	Port: AddRoundKey : state_3_0_read | {9 }
	Port: AddRoundKey : state_3_1_read | {9 }
	Port: AddRoundKey : state_3_2_read | {9 }
	Port: AddRoundKey : state_3_3_read | {9 }
	Port: AddRoundKey : RoundKey | {1 2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		shl_ln : 1
		zext_ln274 : 2
		RoundKey_addr : 3
		RoundKey_load : 4
		or_ln274 : 2
		zext_ln274_1 : 2
		RoundKey_addr_176 : 3
		RoundKey_load_1 : 4
	State 2
		RoundKey_addr_177 : 1
		RoundKey_load_2 : 2
		RoundKey_addr_178 : 1
		RoundKey_load_3 : 2
	State 3
		RoundKey_addr_179 : 1
		RoundKey_load_4 : 2
		RoundKey_addr_180 : 1
		RoundKey_load_5 : 2
	State 4
		RoundKey_addr_181 : 1
		RoundKey_load_6 : 2
		RoundKey_addr_182 : 1
		RoundKey_load_7 : 2
	State 5
		RoundKey_addr_183 : 1
		RoundKey_load_8 : 2
		RoundKey_addr_184 : 1
		RoundKey_load_9 : 2
	State 6
		RoundKey_addr_185 : 1
		RoundKey_load_10 : 2
		RoundKey_addr_186 : 1
		RoundKey_load_11 : 2
	State 7
		RoundKey_addr_187 : 1
		RoundKey_load_12 : 2
		RoundKey_addr_188 : 1
		RoundKey_load_13 : 2
	State 8
		RoundKey_addr_189 : 1
		RoundKey_load_14 : 2
		RoundKey_addr_190 : 1
		RoundKey_load_15 : 2
	State 9
		xor_ln274_14 : 1
		xor_ln274_15 : 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		mrv_9 : 9
		mrv_10 : 10
		mrv_11 : 11
		mrv_12 : 12
		mrv_13 : 13
		mrv_14 : 14
		mrv_s : 15
		ret_ln277 : 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       xor_ln274_fu_485       |    0    |    8    |
|          |      xor_ln274_1_fu_490      |    0    |    8    |
|          |      xor_ln274_2_fu_495      |    0    |    8    |
|          |      xor_ln274_3_fu_500      |    0    |    8    |
|          |      xor_ln274_4_fu_505      |    0    |    8    |
|          |      xor_ln274_5_fu_510      |    0    |    8    |
|          |      xor_ln274_6_fu_515      |    0    |    8    |
|    xor   |      xor_ln274_7_fu_520      |    0    |    8    |
|          |      xor_ln274_8_fu_525      |    0    |    8    |
|          |      xor_ln274_9_fu_530      |    0    |    8    |
|          |      xor_ln274_10_fu_535     |    0    |    8    |
|          |      xor_ln274_11_fu_540     |    0    |    8    |
|          |      xor_ln274_12_fu_545     |    0    |    8    |
|          |      xor_ln274_13_fu_550     |    0    |    8    |
|          |      xor_ln274_14_fu_555     |    0    |    8    |
|          |      xor_ln274_15_fu_561     |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |     round_read_read_fu_78    |    0    |    0    |
|          |  state_3_3_read_2_read_fu_84 |    0    |    0    |
|          |  state_3_2_read_2_read_fu_90 |    0    |    0    |
|          |  state_3_1_read_2_read_fu_96 |    0    |    0    |
|          | state_3_0_read_2_read_fu_102 |    0    |    0    |
|          | state_2_3_read_2_read_fu_108 |    0    |    0    |
|          | state_2_2_read_2_read_fu_114 |    0    |    0    |
|          | state_2_1_read11_read_fu_120 |    0    |    0    |
|   read   | state_2_0_read_2_read_fu_126 |    0    |    0    |
|          | state_1_3_read_2_read_fu_132 |    0    |    0    |
|          | state_1_2_read_2_read_fu_138 |    0    |    0    |
|          | state_1_1_read_2_read_fu_144 |    0    |    0    |
|          | state_1_0_read_2_read_fu_150 |    0    |    0    |
|          | state_0_3_read_2_read_fu_156 |    0    |    0    |
|          | state_0_2_read_2_read_fu_162 |    0    |    0    |
|          | state_0_1_read_2_read_fu_168 |    0    |    0    |
|          | state_0_0_read_2_read_fu_174 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln274_fu_317      |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         shl_ln_fu_321        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln274_fu_329      |    0    |    0    |
|          |      zext_ln274_1_fu_340     |    0    |    0    |
|          |      zext_ln274_2_fu_350     |    0    |    0    |
|          |      zext_ln274_3_fu_360     |    0    |    0    |
|          |      zext_ln274_4_fu_370     |    0    |    0    |
|          |      zext_ln274_5_fu_380     |    0    |    0    |
|          |      zext_ln274_6_fu_390     |    0    |    0    |
|   zext   |      zext_ln274_7_fu_400     |    0    |    0    |
|          |      zext_ln274_8_fu_410     |    0    |    0    |
|          |      zext_ln274_9_fu_420     |    0    |    0    |
|          |     zext_ln274_10_fu_430     |    0    |    0    |
|          |     zext_ln274_11_fu_440     |    0    |    0    |
|          |     zext_ln274_12_fu_450     |    0    |    0    |
|          |     zext_ln274_13_fu_460     |    0    |    0    |
|          |     zext_ln274_14_fu_470     |    0    |    0    |
|          |     zext_ln274_15_fu_480     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        or_ln274_fu_334       |    0    |    0    |
|          |       or_ln274_1_fu_345      |    0    |    0    |
|          |       or_ln274_2_fu_355      |    0    |    0    |
|          |       or_ln274_3_fu_365      |    0    |    0    |
|          |       or_ln274_4_fu_375      |    0    |    0    |
|          |       or_ln274_5_fu_385      |    0    |    0    |
|          |       or_ln274_6_fu_395      |    0    |    0    |
|    or    |       or_ln274_7_fu_405      |    0    |    0    |
|          |       or_ln274_8_fu_415      |    0    |    0    |
|          |       or_ln274_9_fu_425      |    0    |    0    |
|          |      or_ln274_10_fu_435      |    0    |    0    |
|          |      or_ln274_11_fu_445      |    0    |    0    |
|          |      or_ln274_12_fu_455      |    0    |    0    |
|          |      or_ln274_13_fu_465      |    0    |    0    |
|          |      or_ln274_14_fu_475      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          mrv_fu_567          |    0    |    0    |
|          |         mrv_1_fu_573         |    0    |    0    |
|          |         mrv_2_fu_579         |    0    |    0    |
|          |         mrv_3_fu_585         |    0    |    0    |
|          |         mrv_4_fu_591         |    0    |    0    |
|          |         mrv_5_fu_597         |    0    |    0    |
|          |         mrv_6_fu_603         |    0    |    0    |
|insertvalue|         mrv_7_fu_609         |    0    |    0    |
|          |         mrv_8_fu_615         |    0    |    0    |
|          |         mrv_9_fu_621         |    0    |    0    |
|          |         mrv_10_fu_627        |    0    |    0    |
|          |         mrv_11_fu_633        |    0    |    0    |
|          |         mrv_12_fu_639        |    0    |    0    |
|          |         mrv_13_fu_645        |    0    |    0    |
|          |         mrv_14_fu_651        |    0    |    0    |
|          |         mrv_s_fu_657         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   128   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|RoundKey_addr_176_reg_686|    8   |
|RoundKey_addr_177_reg_701|    8   |
|RoundKey_addr_178_reg_706|    8   |
|RoundKey_addr_179_reg_721|    8   |
|RoundKey_addr_180_reg_726|    8   |
|RoundKey_addr_181_reg_741|    8   |
|RoundKey_addr_182_reg_746|    8   |
|RoundKey_addr_183_reg_761|    8   |
|RoundKey_addr_184_reg_766|    8   |
|RoundKey_addr_185_reg_781|    8   |
|RoundKey_addr_186_reg_786|    8   |
|RoundKey_addr_187_reg_801|    8   |
|RoundKey_addr_188_reg_806|    8   |
|RoundKey_addr_189_reg_821|    8   |
|RoundKey_addr_190_reg_826|    8   |
|  RoundKey_addr_reg_681  |    8   |
| RoundKey_load_10_reg_791|    8   |
| RoundKey_load_11_reg_796|    8   |
| RoundKey_load_12_reg_811|    8   |
| RoundKey_load_13_reg_816|    8   |
| RoundKey_load_1_reg_696 |    8   |
| RoundKey_load_2_reg_711 |    8   |
| RoundKey_load_3_reg_716 |    8   |
| RoundKey_load_4_reg_731 |    8   |
| RoundKey_load_5_reg_736 |    8   |
| RoundKey_load_6_reg_751 |    8   |
| RoundKey_load_7_reg_756 |    8   |
| RoundKey_load_8_reg_771 |    8   |
| RoundKey_load_9_reg_776 |    8   |
|  RoundKey_load_reg_691  |    8   |
|      shl_ln_reg_663     |    8   |
+-------------------------+--------+
|          Total          |   248  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_187 |  p0  |  16  |   8  |   128  ||    65   |
| grp_access_fu_187 |  p2  |  16  |   0  |    0   ||    65   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  4.042  ||   130   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   128  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   130  |
|  Register |    -   |   248  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   248  |   258  |
+-----------+--------+--------+--------+
