--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2878 paths analyzed, 427 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.161ns.
--------------------------------------------------------------------------------
Slack:                  13.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.113ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.287 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_4 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.CQ      Tcko                  0.476   M_beta_game_boardout[5]
                                                       beta_game/board/M_regs_q_4
    SLICE_X15Y22.A3      net (fanout=5)        0.832   M_beta_game_boardout[4]
    SLICE_X15Y22.A       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a111
    SLICE_X18Y23.B1      net (fanout=3)        1.356   beta_game/M_alu_a[4]
    SLICE_X18Y23.COUT    Topcyb                0.448   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X18Y24.BMUX    Tcinb                 0.239   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X17Y21.B3      net (fanout=3)        0.878   a[15]_b[15]_equal_1_o
    SLICE_X17Y21.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y21.A4      net (fanout=1)        0.911   beta_game/M_alu_out[0]
    SLICE_X13Y21.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.113ns (2.054ns logic, 4.059ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  14.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.882ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.286 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.AQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_0
    SLICE_X13Y21.D2      net (fanout=5)        0.753   M_beta_game_boardout[0]
    SLICE_X13Y21.D       Tilo                  0.259   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X16Y21.A3      net (fanout=3)        0.641   beta_game/M_alu_a[0]
    SLICE_X16Y21.COUT    Topcya                0.482   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y22.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y23.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y23.D3      net (fanout=1)        0.570   beta_game/alu/M_add_out[9]
    SLICE_X14Y23.DMUX    Tilo                  0.298   M_beta_game_levelout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y23.C2      net (fanout=1)        0.963   beta_game/alu/N59
    SLICE_X17Y23.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y25.D5      net (fanout=1)        0.479   beta_game/M_alu_out[9]
    SLICE_X16Y25.CLK     Tas                   0.339   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.882ns (2.470ns logic, 3.412ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  14.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.894ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_6 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.AQ      Tcko                  0.525   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_6
    SLICE_X18Y22.A4      net (fanout=5)        0.955   M_beta_game_boardout[6]
    SLICE_X18Y22.A       Tilo                  0.235   beta_game/M_alu_a[8]
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X16Y22.CX      net (fanout=3)        0.841   beta_game/M_alu_a[6]
    SLICE_X16Y22.COUT    Tcxcy                 0.117   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y23.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y23.D3      net (fanout=1)        0.570   beta_game/alu/M_add_out[9]
    SLICE_X14Y23.DMUX    Tilo                  0.298   M_beta_game_levelout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y23.C2      net (fanout=1)        0.963   beta_game/alu/N59
    SLICE_X17Y23.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y25.D5      net (fanout=1)        0.479   beta_game/M_alu_out[9]
    SLICE_X16Y25.CLK     Tas                   0.339   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.894ns (2.083ns logic, 3.811ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  14.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.801ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.287 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_7 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.BQ      Tcko                  0.525   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_7
    SLICE_X19Y22.C1      net (fanout=4)        1.177   M_beta_game_boardout[7]
    SLICE_X19Y22.C       Tilo                  0.259   M_beta_game_levelout[7]
                                                       beta_game/Mmux_M_alu_a141
    SLICE_X18Y23.C4      net (fanout=4)        0.773   beta_game/M_alu_a[7]
    SLICE_X18Y23.COUT    Topcyc                0.325   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<2>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X18Y24.BMUX    Tcinb                 0.239   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X17Y21.B3      net (fanout=3)        0.878   a[15]_b[15]_equal_1_o
    SLICE_X17Y21.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y21.A4      net (fanout=1)        0.911   beta_game/M_alu_out[0]
    SLICE_X13Y21.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.801ns (1.980ns logic, 3.821ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  14.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.813ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_7 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.BQ      Tcko                  0.525   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_7
    SLICE_X19Y22.C1      net (fanout=4)        1.177   M_beta_game_boardout[7]
    SLICE_X19Y22.C       Tilo                  0.259   M_beta_game_levelout[7]
                                                       beta_game/Mmux_M_alu_a141
    SLICE_X16Y22.DX      net (fanout=4)        0.522   beta_game/M_alu_a[7]
    SLICE_X16Y22.COUT    Tdxcy                 0.109   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y23.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y23.D3      net (fanout=1)        0.570   beta_game/alu/M_add_out[9]
    SLICE_X14Y23.DMUX    Tilo                  0.298   M_beta_game_levelout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y23.C2      net (fanout=1)        0.963   beta_game/alu/N59
    SLICE_X17Y23.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y25.D5      net (fanout=1)        0.479   beta_game/M_alu_out[9]
    SLICE_X16Y25.CLK     Tas                   0.339   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.813ns (2.099ns logic, 3.714ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  14.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.743ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.287 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_4 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   M_beta_game_levelout[4]
                                                       beta_game/level/M_regs_q_4
    SLICE_X15Y22.A5      net (fanout=34)       0.462   M_beta_game_levelout[4]
    SLICE_X15Y22.A       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a111
    SLICE_X18Y23.B1      net (fanout=3)        1.356   beta_game/M_alu_a[4]
    SLICE_X18Y23.COUT    Topcyb                0.448   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X18Y24.BMUX    Tcinb                 0.239   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X17Y21.B3      net (fanout=3)        0.878   a[15]_b[15]_equal_1_o
    SLICE_X17Y21.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y21.A4      net (fanout=1)        0.911   beta_game/M_alu_out[0]
    SLICE_X13Y21.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.743ns (2.054ns logic, 3.689ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  14.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.740ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.286 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_4 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.CQ      Tcko                  0.476   M_beta_game_boardout[5]
                                                       beta_game/board/M_regs_q_4
    SLICE_X15Y22.A3      net (fanout=5)        0.832   M_beta_game_boardout[4]
    SLICE_X15Y22.A       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a111
    SLICE_X16Y22.AX      net (fanout=3)        0.704   beta_game/M_alu_a[4]
    SLICE_X16Y22.COUT    Taxcy                 0.248   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y23.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y23.D3      net (fanout=1)        0.570   beta_game/alu/M_add_out[9]
    SLICE_X14Y23.DMUX    Tilo                  0.298   M_beta_game_levelout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y23.C2      net (fanout=1)        0.963   beta_game/alu/N59
    SLICE_X17Y23.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y25.D5      net (fanout=1)        0.479   beta_game/M_alu_out[9]
    SLICE_X16Y25.CLK     Tas                   0.339   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.740ns (2.189ns logic, 3.551ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  14.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.712ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.BQ      Tcko                  0.430   M_beta_game_levelout[1]
                                                       beta_game/level/M_regs_q_0
    SLICE_X13Y21.D4      net (fanout=4)        0.583   M_beta_game_levelout[0]
    SLICE_X13Y21.D       Tilo                  0.259   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X16Y21.A3      net (fanout=3)        0.641   beta_game/M_alu_a[0]
    SLICE_X16Y21.COUT    Topcya                0.482   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y22.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y23.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y23.D3      net (fanout=1)        0.570   beta_game/alu/M_add_out[9]
    SLICE_X14Y23.DMUX    Tilo                  0.298   M_beta_game_levelout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y23.C2      net (fanout=1)        0.963   beta_game/alu/N59
    SLICE_X17Y23.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y25.D5      net (fanout=1)        0.479   beta_game/M_alu_out[9]
    SLICE_X16Y25.CLK     Tas                   0.339   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.712ns (2.470ns logic, 3.242ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  14.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.669ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.AQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_0
    SLICE_X13Y21.D2      net (fanout=5)        0.753   M_beta_game_boardout[0]
    SLICE_X13Y21.D       Tilo                  0.259   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X18Y23.A1      net (fanout=3)        1.013   beta_game/M_alu_a[0]
    SLICE_X18Y23.COUT    Topcya                0.472   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X18Y24.BMUX    Tcinb                 0.239   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X17Y21.B3      net (fanout=3)        0.878   a[15]_b[15]_equal_1_o
    SLICE_X17Y21.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y21.A4      net (fanout=1)        0.911   beta_game/M_alu_out[0]
    SLICE_X13Y21.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.669ns (2.032ns logic, 3.637ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  14.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.638ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.286 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.AQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_0
    SLICE_X17Y20.A6      net (fanout=5)        0.665   M_beta_game_boardout[0]
    SLICE_X17Y20.A       Tilo                  0.259   M_game_state_q_FSM_FFd3
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X16Y21.A4      net (fanout=1)        0.493   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X16Y21.COUT    Topcya                0.474   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y22.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y23.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y23.D3      net (fanout=1)        0.570   beta_game/alu/M_add_out[9]
    SLICE_X14Y23.DMUX    Tilo                  0.298   M_beta_game_levelout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y23.C2      net (fanout=1)        0.963   beta_game/alu/N59
    SLICE_X17Y23.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y25.D5      net (fanout=1)        0.479   beta_game/M_alu_out[9]
    SLICE_X16Y25.CLK     Tas                   0.339   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.638ns (2.462ns logic, 3.176ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  14.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.623ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.287 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_7 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.BQ      Tcko                  0.525   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_7
    SLICE_X19Y22.C1      net (fanout=4)        1.177   M_beta_game_boardout[7]
    SLICE_X19Y22.C       Tilo                  0.259   M_beta_game_levelout[7]
                                                       beta_game/Mmux_M_alu_a141
    SLICE_X14Y21.D2      net (fanout=4)        1.005   beta_game/M_alu_a[7]
    SLICE_X14Y21.COUT    Topcyd                0.335   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi3
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X14Y22.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X17Y21.B5      net (fanout=3)        0.509   a[15]_b[15]_LessThan_3_o
    SLICE_X17Y21.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y21.A4      net (fanout=1)        0.911   beta_game/M_alu_out[0]
    SLICE_X13Y21.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.623ns (2.018ns logic, 3.605ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  14.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.614ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.287 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_1 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.CQ      Tcko                  0.430   M_beta_game_levelout[1]
                                                       beta_game/level/M_regs_q_1
    SLICE_X15Y21.A3      net (fanout=3)        0.579   M_beta_game_levelout[1]
    SLICE_X15Y21.A       Tilo                  0.259   beta_game/M_alu_a[2]
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X18Y23.A2      net (fanout=4)        1.132   beta_game/M_alu_a[1]
    SLICE_X18Y23.COUT    Topcya                0.472   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X18Y24.BMUX    Tcinb                 0.239   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X17Y21.B3      net (fanout=3)        0.878   a[15]_b[15]_equal_1_o
    SLICE_X17Y21.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y21.A4      net (fanout=1)        0.911   beta_game/M_alu_out[0]
    SLICE_X13Y21.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.614ns (2.032ns logic, 3.582ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  14.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.578ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.287 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_7 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.BQ      Tcko                  0.525   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_7
    SLICE_X19Y22.C1      net (fanout=4)        1.177   M_beta_game_boardout[7]
    SLICE_X19Y22.C       Tilo                  0.259   M_beta_game_levelout[7]
                                                       beta_game/Mmux_M_alu_a141
    SLICE_X14Y21.D2      net (fanout=4)        1.005   beta_game/M_alu_a[7]
    SLICE_X14Y21.COUT    Topcyd                0.290   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X14Y22.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X17Y21.B5      net (fanout=3)        0.509   a[15]_b[15]_LessThan_3_o
    SLICE_X17Y21.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y21.A4      net (fanout=1)        0.911   beta_game/M_alu_out[0]
    SLICE_X13Y21.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.578ns (1.973ns logic, 3.605ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  14.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.571ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_6 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.DQ      Tcko                  0.430   M_beta_game_levelout[6]
                                                       beta_game/level/M_regs_q_6
    SLICE_X18Y22.A2      net (fanout=11)       0.727   M_beta_game_levelout[6]
    SLICE_X18Y22.A       Tilo                  0.235   beta_game/M_alu_a[8]
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X16Y22.CX      net (fanout=3)        0.841   beta_game/M_alu_a[6]
    SLICE_X16Y22.COUT    Tcxcy                 0.117   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y23.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y23.D3      net (fanout=1)        0.570   beta_game/alu/M_add_out[9]
    SLICE_X14Y23.DMUX    Tilo                  0.298   M_beta_game_levelout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y23.C2      net (fanout=1)        0.963   beta_game/alu/N59
    SLICE_X17Y23.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y25.D5      net (fanout=1)        0.479   beta_game/M_alu_out[9]
    SLICE_X16Y25.CLK     Tas                   0.339   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.571ns (1.988ns logic, 3.583ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  14.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.563ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_1 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_1
    SLICE_X15Y21.A4      net (fanout=4)        0.528   M_beta_game_boardout[1]
    SLICE_X15Y21.A       Tilo                  0.259   beta_game/M_alu_a[2]
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X18Y23.A2      net (fanout=4)        1.132   beta_game/M_alu_a[1]
    SLICE_X18Y23.COUT    Topcya                0.472   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X18Y24.BMUX    Tcinb                 0.239   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X17Y21.B3      net (fanout=3)        0.878   a[15]_b[15]_equal_1_o
    SLICE_X17Y21.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y21.A4      net (fanout=1)        0.911   beta_game/M_alu_out[0]
    SLICE_X13Y21.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.563ns (2.032ns logic, 3.531ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  14.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.531ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.BQ      Tcko                  0.430   M_beta_game_levelout[1]
                                                       beta_game/level/M_regs_q_0
    SLICE_X17Y20.A3      net (fanout=4)        0.558   M_beta_game_levelout[0]
    SLICE_X17Y20.A       Tilo                  0.259   M_game_state_q_FSM_FFd3
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X16Y21.A4      net (fanout=1)        0.493   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X16Y21.COUT    Topcya                0.474   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y22.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y23.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y23.D3      net (fanout=1)        0.570   beta_game/alu/M_add_out[9]
    SLICE_X14Y23.DMUX    Tilo                  0.298   M_beta_game_levelout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y23.C2      net (fanout=1)        0.963   beta_game/alu/N59
    SLICE_X17Y23.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y25.D5      net (fanout=1)        0.479   beta_game/M_alu_out[9]
    SLICE_X16Y25.CLK     Tas                   0.339   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.531ns (2.462ns logic, 3.069ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  14.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.528ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.286 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_2 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.AQ      Tcko                  0.476   M_beta_game_levelout[4]
                                                       beta_game/level/M_regs_q_2
    SLICE_X15Y21.D3      net (fanout=4)        0.636   M_beta_game_levelout[2]
    SLICE_X15Y21.D       Tilo                  0.259   beta_game/M_alu_a[2]
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X16Y21.CX      net (fanout=3)        0.723   beta_game/M_alu_a[2]
    SLICE_X16Y21.COUT    Tcxcy                 0.117   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y22.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y23.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y23.D3      net (fanout=1)        0.570   beta_game/alu/M_add_out[9]
    SLICE_X14Y23.DMUX    Tilo                  0.298   M_beta_game_levelout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y23.C2      net (fanout=1)        0.963   beta_game/alu/N59
    SLICE_X17Y23.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y25.D5      net (fanout=1)        0.479   beta_game/M_alu_out[9]
    SLICE_X16Y25.CLK     Tas                   0.339   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.528ns (2.151ns logic, 3.377ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  14.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.499ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.287 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.BQ      Tcko                  0.430   M_beta_game_levelout[1]
                                                       beta_game/level/M_regs_q_0
    SLICE_X13Y21.D4      net (fanout=4)        0.583   M_beta_game_levelout[0]
    SLICE_X13Y21.D       Tilo                  0.259   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X18Y23.A1      net (fanout=3)        1.013   beta_game/M_alu_a[0]
    SLICE_X18Y23.COUT    Topcya                0.472   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X18Y24.BMUX    Tcinb                 0.239   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X17Y21.B3      net (fanout=3)        0.878   a[15]_b[15]_equal_1_o
    SLICE_X17Y21.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y21.A4      net (fanout=1)        0.911   beta_game/M_alu_out[0]
    SLICE_X13Y21.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.499ns (2.032ns logic, 3.467ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  14.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.490ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.287 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_6 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.AQ      Tcko                  0.525   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_6
    SLICE_X18Y22.A4      net (fanout=5)        0.955   M_beta_game_boardout[6]
    SLICE_X18Y22.A       Tilo                  0.235   beta_game/M_alu_a[8]
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X14Y21.D1      net (fanout=3)        1.118   beta_game/M_alu_a[6]
    SLICE_X14Y21.COUT    Topcyd                0.335   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi3
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X14Y22.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X17Y21.B5      net (fanout=3)        0.509   a[15]_b[15]_LessThan_3_o
    SLICE_X17Y21.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y21.A4      net (fanout=1)        0.911   beta_game/M_alu_out[0]
    SLICE_X13Y21.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.490ns (1.994ns logic, 3.496ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  14.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.492ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.286 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_3 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.BQ      Tcko                  0.476   M_beta_game_boardout[5]
                                                       beta_game/board/M_regs_q_3
    SLICE_X17Y24.B4      net (fanout=4)        0.588   M_beta_game_boardout[3]
    SLICE_X17Y24.B       Tilo                  0.259   beta_game/M_level_out[3]
                                                       beta_game/Mmux_M_alu_a101
    SLICE_X16Y21.DX      net (fanout=4)        0.743   beta_game/M_alu_a[3]
    SLICE_X16Y21.COUT    Tdxcy                 0.109   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y22.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X16Y22.COUT    Tbyp                  0.093   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y23.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y23.D3      net (fanout=1)        0.570   beta_game/alu/M_add_out[9]
    SLICE_X14Y23.DMUX    Tilo                  0.298   M_beta_game_levelout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y23.C2      net (fanout=1)        0.963   beta_game/alu/N59
    SLICE_X17Y23.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y25.D5      net (fanout=1)        0.479   beta_game/M_alu_out[9]
    SLICE_X16Y25.CLK     Tas                   0.339   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.492ns (2.143ns logic, 3.349ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  14.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.485ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.286 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_5 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.DQ      Tcko                  0.476   M_beta_game_boardout[5]
                                                       beta_game/board/M_regs_q_5
    SLICE_X15Y22.B3      net (fanout=4)        0.643   M_beta_game_boardout[5]
    SLICE_X15Y22.B       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X16Y22.BX      net (fanout=4)        0.730   beta_game/M_alu_a[5]
    SLICE_X16Y22.COUT    Tbxcy                 0.156   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y23.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y23.D3      net (fanout=1)        0.570   beta_game/alu/M_add_out[9]
    SLICE_X14Y23.DMUX    Tilo                  0.298   M_beta_game_levelout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y23.C2      net (fanout=1)        0.963   beta_game/alu/N59
    SLICE_X17Y23.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y25.D5      net (fanout=1)        0.479   beta_game/M_alu_out[9]
    SLICE_X16Y25.CLK     Tas                   0.339   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.485ns (2.097ns logic, 3.388ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  14.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.445ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.287 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_6 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.AQ      Tcko                  0.525   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_6
    SLICE_X18Y22.A4      net (fanout=5)        0.955   M_beta_game_boardout[6]
    SLICE_X18Y22.A       Tilo                  0.235   beta_game/M_alu_a[8]
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X14Y21.D1      net (fanout=3)        1.118   beta_game/M_alu_a[6]
    SLICE_X14Y21.COUT    Topcyd                0.290   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X14Y22.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X17Y21.B5      net (fanout=3)        0.509   a[15]_b[15]_LessThan_3_o
    SLICE_X17Y21.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y21.A4      net (fanout=1)        0.911   beta_game/M_alu_out[0]
    SLICE_X13Y21.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.445ns (1.949ns logic, 3.496ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  14.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.370ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.287 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_8 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.CQ      Tcko                  0.525   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_8
    SLICE_X18Y22.B4      net (fanout=4)        0.808   M_beta_game_boardout[8]
    SLICE_X18Y22.B       Tilo                  0.235   beta_game/M_alu_a[8]
                                                       beta_game/Mmux_M_alu_a151
    SLICE_X18Y23.C1      net (fanout=4)        0.735   beta_game/M_alu_a[8]
    SLICE_X18Y23.COUT    Topcyc                0.325   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<2>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X18Y24.BMUX    Tcinb                 0.239   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X17Y21.B3      net (fanout=3)        0.878   a[15]_b[15]_equal_1_o
    SLICE_X17Y21.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y21.A4      net (fanout=1)        0.911   beta_game/M_alu_out[0]
    SLICE_X13Y21.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.370ns (1.956ns logic, 3.414ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  14.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.370ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.286 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_4 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   M_beta_game_levelout[4]
                                                       beta_game/level/M_regs_q_4
    SLICE_X15Y22.A5      net (fanout=34)       0.462   M_beta_game_levelout[4]
    SLICE_X15Y22.A       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a111
    SLICE_X16Y22.AX      net (fanout=3)        0.704   beta_game/M_alu_a[4]
    SLICE_X16Y22.COUT    Taxcy                 0.248   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y23.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y23.D3      net (fanout=1)        0.570   beta_game/alu/M_add_out[9]
    SLICE_X14Y23.DMUX    Tilo                  0.298   M_beta_game_levelout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y23.C2      net (fanout=1)        0.963   beta_game/alu/N59
    SLICE_X17Y23.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y25.D5      net (fanout=1)        0.479   beta_game/M_alu_out[9]
    SLICE_X16Y25.CLK     Tas                   0.339   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.370ns (2.189ns logic, 3.181ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  14.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.359ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.286 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_4 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.CQ      Tcko                  0.476   M_beta_game_boardout[5]
                                                       beta_game/board/M_regs_q_4
    SLICE_X16Y22.A2      net (fanout=5)        1.188   M_beta_game_boardout[4]
    SLICE_X16Y22.COUT    Topcya                0.474   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_lut<4>
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X16Y23.BMUX    Tcinb                 0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y23.D3      net (fanout=1)        0.570   beta_game/alu/M_add_out[9]
    SLICE_X14Y23.DMUX    Tilo                  0.298   M_beta_game_levelout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y23.C2      net (fanout=1)        0.963   beta_game/alu/N59
    SLICE_X17Y23.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y25.D5      net (fanout=1)        0.479   beta_game/M_alu_out[9]
    SLICE_X16Y25.CLK     Tas                   0.339   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.359ns (2.156ns logic, 3.203ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  14.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.354ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.287 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_6 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.AQ      Tcko                  0.525   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_6
    SLICE_X18Y22.A4      net (fanout=5)        0.955   M_beta_game_boardout[6]
    SLICE_X18Y22.A       Tilo                  0.235   beta_game/M_alu_a[8]
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X18Y23.C3      net (fanout=3)        0.572   beta_game/M_alu_a[6]
    SLICE_X18Y23.COUT    Topcyc                0.325   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<2>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X18Y24.BMUX    Tcinb                 0.239   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X17Y21.B3      net (fanout=3)        0.878   a[15]_b[15]_equal_1_o
    SLICE_X17Y21.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y21.A4      net (fanout=1)        0.911   beta_game/M_alu_out[0]
    SLICE_X13Y21.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.354ns (1.956ns logic, 3.398ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  14.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.356ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.287 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_2 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.AQ      Tcko                  0.476   M_beta_game_levelout[4]
                                                       beta_game/level/M_regs_q_2
    SLICE_X15Y21.D3      net (fanout=4)        0.636   M_beta_game_levelout[2]
    SLICE_X15Y21.D       Tilo                  0.259   beta_game/M_alu_a[2]
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X18Y23.A4      net (fanout=3)        0.771   beta_game/M_alu_a[2]
    SLICE_X18Y23.COUT    Topcya                0.472   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X18Y24.BMUX    Tcinb                 0.239   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X17Y21.B3      net (fanout=3)        0.878   a[15]_b[15]_equal_1_o
    SLICE_X17Y21.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y21.A4      net (fanout=1)        0.911   beta_game/M_alu_out[0]
    SLICE_X13Y21.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.356ns (2.078ns logic, 3.278ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  14.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.323ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.287 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_5 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.DQ      Tcko                  0.476   M_beta_game_boardout[5]
                                                       beta_game/board/M_regs_q_5
    SLICE_X15Y22.B3      net (fanout=4)        0.643   M_beta_game_boardout[5]
    SLICE_X15Y22.B       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X18Y23.B4      net (fanout=4)        0.755   beta_game/M_alu_a[5]
    SLICE_X18Y23.COUT    Topcyb                0.448   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X18Y24.CIN     net (fanout=1)        0.082   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X18Y24.BMUX    Tcinb                 0.239   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X17Y21.B3      net (fanout=3)        0.878   a[15]_b[15]_equal_1_o
    SLICE_X17Y21.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y21.A4      net (fanout=1)        0.911   beta_game/M_alu_out[0]
    SLICE_X13Y21.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.323ns (2.054ns logic, 3.269ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  14.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.323ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_8 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.CQ      Tcko                  0.525   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_8
    SLICE_X18Y22.B4      net (fanout=4)        0.808   M_beta_game_boardout[8]
    SLICE_X18Y22.B       Tilo                  0.235   beta_game/M_alu_a[8]
                                                       beta_game/Mmux_M_alu_a151
    SLICE_X16Y23.AX      net (fanout=4)        0.555   beta_game/M_alu_a[8]
    SLICE_X16Y23.BMUX    Taxb                  0.292   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y23.D3      net (fanout=1)        0.570   beta_game/alu/M_add_out[9]
    SLICE_X14Y23.DMUX    Tilo                  0.298   M_beta_game_levelout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X17Y23.C2      net (fanout=1)        0.963   beta_game/alu/N59
    SLICE_X17Y23.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y25.D5      net (fanout=1)        0.479   beta_game/M_alu_out[9]
    SLICE_X16Y25.CLK     Tas                   0.339   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.323ns (1.948ns logic, 3.375ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  14.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_9 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.298ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.287 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_9 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.DQ      Tcko                  0.525   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_9
    SLICE_X19Y24.A3      net (fanout=5)        0.626   M_beta_game_boardout[9]
    SLICE_X19Y24.A       Tilo                  0.259   beta_game/M_alu_a[9]
                                                       beta_game/Mmux_M_alu_a161
    SLICE_X14Y22.A2      net (fanout=3)        1.165   beta_game/M_alu_a[9]
    SLICE_X14Y22.DMUX    Topad                 0.671   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi4
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X17Y21.B5      net (fanout=3)        0.509   a[15]_b[15]_LessThan_3_o
    SLICE_X17Y21.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y21.A4      net (fanout=1)        0.911   beta_game/M_alu_out[0]
    SLICE_X13Y21.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.298ns (2.087ns logic, 3.211ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_boardout[9]/CLK
  Logical resource: beta_game/board/M_regs_q_6/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_boardout[9]/CLK
  Logical resource: beta_game/board/M_regs_q_7/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_boardout[9]/CLK
  Logical resource: beta_game/board/M_regs_q_8/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_boardout[9]/CLK
  Logical resource: beta_game/board/M_regs_q_9/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: display/M_board_q[16]/SR
  Logical resource: display/M_board_q_12/SR
  Location pin: SLICE_X2Y30.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: display/M_board_q[16]/SR
  Logical resource: display/M_board_q_15/SR
  Location pin: SLICE_X2Y30.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: display_1/M_board_q[16]/SR
  Logical resource: display_1/M_board_q_12/SR
  Location pin: SLICE_X14Y38.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: display_1/M_board_q[16]/SR
  Logical resource: display_1/M_board_q_15/SR
  Location pin: SLICE_X14Y38.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: blink/M_ctr_q[19]/CLK
  Logical resource: blink/M_ctr_q_18/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: blink/M_ctr_q[19]/CLK
  Logical resource: blink/M_ctr_q_19/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: blink/M_ctr_q[23]/CLK
  Logical resource: blink/M_ctr_q_20/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.161|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2878 paths, 0 nets, and 499 connections

Design statistics:
   Minimum period:   6.161ns{1}   (Maximum frequency: 162.311MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec  2 23:47:46 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 405 MB



