Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr 22 00:05:46 2022
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                        Violations  
---------  ----------------  -----------------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                              2           
LUTAR-1    Warning           LUT drives async reset alert                                       6           
TIMING-9   Warning           Unknown CDC Logic                                                  1           
TIMING-10  Warning           Missing property on synchronizer                                   1           
TIMING-18  Warning           Missing input or output delay                                      5           
TIMING-20  Warning           Non-clocked latch                                                  39          
TIMING-30  Warning           Sub-optimal master source pin selection for generated clock        2           
TIMING-47  Warning           False path or asynchronous clock group between synchronous clocks  11          
XDCH-2     Warning           Same min and max delay values on IO port                           13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (104)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (39)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (104)
--------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[13]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[14]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (39)
-------------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.501        0.000                      0                28741        0.015        0.000                      0                28741        3.750        0.000                       0                  9926  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)       Period(ns)      Frequency(MHz)
-----            ------------       ----------      --------------
clk_fpga_0       {0.000 5.000}      10.000          100.000         
  spi_clk        {0.000 10.000}     20.000          50.000          
    spi_clk_4    {0.000 20.000}     40.000          25.000          
      spi_clk_8  {0.000 40.000}     80.000          12.500          
  txclk          {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0             1.501        0.000                      0                27600        0.015        0.000                      0                27600        3.750        0.000                       0                  9527  
  spi_clk              5.195        0.000                      0                  103        0.189        0.000                      0                  103        9.500        0.000                       0                    55  
    spi_clk_4         38.775        0.000                      0                    1        0.278        0.000                      0                    1       19.500        0.000                       0                     1  
      spi_clk_8       78.778        0.000                      0                    1        0.274        0.000                      0                    1       39.500        0.000                       0                     1  
  txclk                5.031        0.000                      0                  659        0.049        0.000                      0                  659        8.750        0.000                       0                   342  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
spi_clk       clk_fpga_0          3.647        0.000                      0                   16        1.514        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.661        0.000                      0                  182        0.188        0.000                      0                  182  
**async_default**  txclk              txclk                   14.529        0.000                      0                  195        0.702        0.000                      0                  195  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    
(none)        txclk         clk_fpga_0    
(none)        clk_fpga_0    spi_clk       
(none)        clk_fpga_0    spi_clk_4     
(none)        clk_fpga_0    spi_clk_8     
(none)                      txclk         
(none)        clk_fpga_0    txclk         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)        spi_clk                     
(none)        txclk                       
(none)                      clk_fpga_0    
(none)                      spi_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.477ns  (logic 1.623ns (21.706%)  route 5.854ns (78.294%))
  Logic Levels:           6  (LUT2=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.729     3.023    design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/aclk
    SLICE_X56Y46         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.state_reg[0]/Q
                         net (fo=7, routed)           0.757     4.236    design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/mux_tvalid_1
    SLICE_X63Y46         LUT2 (Prop_lut2_I0_O)        0.150     4.386 r  design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tvalid[1]_INST_0/O
                         net (fo=4, routed)           0.898     5.285    design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/s00_axis_tvalid
    SLICE_X75Y44         LUT2 (Prop_lut2_I1_O)        0.332     5.617 f  design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram0_even_we_a_INST_0_i_2/O
                         net (fo=3, routed)           0.314     5.931    design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram0_even_we_a_INST_0_i_2_n_0
    SLICE_X75Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.055 r  design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram1_even_we_a_INST_0_i_1/O
                         net (fo=2, routed)           0.706     6.760    design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram1_even_we_a_INST_0_i_1_n_0
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.884 r  design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram1_even_we_a_INST_0/O
                         net (fo=10, routed)          1.581     8.465    design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.116     8.581 r  design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=2, routed)           0.440     9.021    design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.321     9.342 r  design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_95/O
                         net (fo=1, routed)           1.159    10.500    design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_72
    RAMB36_X2Y4          RAMB36E1                                     r  design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.515    12.694    design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    12.823    
                         clock uncertainty           -0.154    12.669    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667    12.002    design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 1.463ns (19.603%)  route 6.000ns (80.397%))
  Logic Levels:           6  (LUT2=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.729     3.023    design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/aclk
    SLICE_X56Y46         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.state_reg[0]/Q
                         net (fo=7, routed)           0.757     4.236    design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/mux_tvalid_1
    SLICE_X63Y46         LUT2 (Prop_lut2_I0_O)        0.150     4.386 r  design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tvalid[1]_INST_0/O
                         net (fo=4, routed)           0.898     5.285    design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/s00_axis_tvalid
    SLICE_X75Y44         LUT2 (Prop_lut2_I1_O)        0.332     5.617 f  design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram0_even_we_a_INST_0_i_2/O
                         net (fo=3, routed)           0.314     5.931    design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram0_even_we_a_INST_0_i_2_n_0
    SLICE_X75Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.055 r  design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram1_even_we_a_INST_0_i_1/O
                         net (fo=2, routed)           0.706     6.760    design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram1_even_we_a_INST_0_i_1_n_0
    SLICE_X73Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.884 r  design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram1_even_we_a_INST_0/O
                         net (fo=10, routed)          1.581     8.465    design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.589 r  design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           0.591     9.180    design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena_array[0]
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.153     9.333 r  design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_91/O
                         net (fo=1, routed)           1.153    10.486    design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_70
    RAMB36_X2Y3          RAMB36E1                                     r  design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.521    12.700    design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.650    12.025    design_2_i/TX_BUFFER/blk1_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                         -10.486    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TX_BUFFER/blk0_mem_tx_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.793ns  (logic 1.826ns (23.432%)  route 5.967ns (76.568%))
  Logic Levels:           6  (LUT2=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.836 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.729     3.023    design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/aclk
    SLICE_X56Y46         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.state_reg[0]/Q
                         net (fo=7, routed)           0.757     4.236    design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/mux_tvalid_1
    SLICE_X63Y46         LUT2 (Prop_lut2_I0_O)        0.150     4.386 r  design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tvalid[1]_INST_0/O
                         net (fo=4, routed)           0.898     5.285    design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/s00_axis_tvalid
    SLICE_X75Y44         LUT2 (Prop_lut2_I1_O)        0.332     5.617 f  design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram0_even_we_a_INST_0_i_2/O
                         net (fo=3, routed)           0.470     6.087    design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram0_even_we_a_INST_0_i_2_n_0
    SLICE_X79Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.211 r  design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram0_even_we_a_INST_0_i_1/O
                         net (fo=2, routed)           0.883     7.094    design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram0_even_we_a_INST_0_i_1_n_0
    SLICE_X89Y40         LUT5 (Prop_lut5_I0_O)        0.118     7.212 r  design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram0_odd_we_a_INST_0/O
                         net (fo=10, routed)          1.350     8.562    design_2_i/TX_BUFFER/blk0_mem_tx_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X91Y24         LUT2 (Prop_lut2_I1_O)        0.320     8.882 r  design_2_i/TX_BUFFER/blk0_mem_tx_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=2, routed)           0.433     9.315    design_2_i/TX_BUFFER/blk0_mem_tx_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena_array[0]
    SLICE_X91Y24         LUT2 (Prop_lut2_I0_O)        0.326     9.641 r  design_2_i/TX_BUFFER/blk0_mem_tx_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_85/O
                         net (fo=1, routed)           1.175    10.816    design_2_i/TX_BUFFER/blk0_mem_tx_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_67
    RAMB36_X5Y6          RAMB36E1                                     r  design_2_i/TX_BUFFER/blk0_mem_tx_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.657    12.836    design_2_i/TX_BUFFER/blk0_mem_tx_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  design_2_i/TX_BUFFER/blk0_mem_tx_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.230    13.065    
                         clock uncertainty           -0.154    12.911    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.468    design_2_i/TX_BUFFER/blk0_mem_tx_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TX_BUFFER/blk0_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.474ns  (logic 1.659ns (22.198%)  route 5.815ns (77.802%))
  Logic Levels:           6  (LUT2=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.729     3.023    design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/aclk
    SLICE_X56Y46         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.state_reg[0]/Q
                         net (fo=7, routed)           0.757     4.236    design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/mux_tvalid_1
    SLICE_X63Y46         LUT2 (Prop_lut2_I0_O)        0.150     4.386 r  design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tvalid[1]_INST_0/O
                         net (fo=4, routed)           0.898     5.285    design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/s00_axis_tvalid
    SLICE_X75Y44         LUT2 (Prop_lut2_I1_O)        0.332     5.617 f  design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram0_even_we_a_INST_0_i_2/O
                         net (fo=3, routed)           0.470     6.087    design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram0_even_we_a_INST_0_i_2_n_0
    SLICE_X79Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.211 r  design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram0_even_we_a_INST_0_i_1/O
                         net (fo=2, routed)           0.883     7.094    design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram0_even_we_a_INST_0_i_1_n_0
    SLICE_X89Y40         LUT5 (Prop_lut5_I0_O)        0.124     7.218 r  design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram0_even_we_a_INST_0/O
                         net (fo=10, routed)          1.320     8.538    design_2_i/TX_BUFFER/blk0_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X90Y14         LUT2 (Prop_lut2_I1_O)        0.116     8.654 r  design_2_i/TX_BUFFER/blk0_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=2, routed)           0.452     9.106    design_2_i/TX_BUFFER/blk0_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    SLICE_X90Y14         LUT2 (Prop_lut2_I0_O)        0.357     9.463 r  design_2_i/TX_BUFFER/blk0_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_79/O
                         net (fo=1, routed)           1.034    10.497    design_2_i/TX_BUFFER/blk0_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_64
    RAMB36_X5Y3          RAMB36E1                                     r  design_2_i/TX_BUFFER/blk0_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.652    12.831    design_2_i/TX_BUFFER/blk0_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  design_2_i/TX_BUFFER/blk0_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.230    13.060    
                         clock uncertainty           -0.154    12.906    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.650    12.256    design_2_i/TX_BUFFER/blk0_mem_tx_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TX_BUFFER/blk0_mem_tx_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 1.625ns (22.051%)  route 5.744ns (77.949%))
  Logic Levels:           6  (LUT2=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.836 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.729     3.023    design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/aclk
    SLICE_X56Y46         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.state_reg[0]/Q
                         net (fo=7, routed)           0.757     4.236    design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/mux_tvalid_1
    SLICE_X63Y46         LUT2 (Prop_lut2_I0_O)        0.150     4.386 r  design_2_i/LOOP1/axis_switch_1/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/m_axis_tvalid[1]_INST_0/O
                         net (fo=4, routed)           0.898     5.285    design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/s00_axis_tvalid
    SLICE_X75Y44         LUT2 (Prop_lut2_I1_O)        0.332     5.617 f  design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram0_even_we_a_INST_0_i_2/O
                         net (fo=3, routed)           0.470     6.087    design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram0_even_we_a_INST_0_i_2_n_0
    SLICE_X79Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.211 r  design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram0_even_we_a_INST_0_i_1/O
                         net (fo=2, routed)           0.883     7.094    design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram0_even_we_a_INST_0_i_1_n_0
    SLICE_X89Y40         LUT5 (Prop_lut5_I0_O)        0.118     7.212 r  design_2_i/TX_BUFFER/TxFIFO/inst/u_txfifo_wr_chn/bram0_odd_we_a_INST_0/O
                         net (fo=10, routed)          1.350     8.562    design_2_i/TX_BUFFER/blk0_mem_tx_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X91Y24         LUT2 (Prop_lut2_I0_O)        0.326     8.888 r  design_2_i/TX_BUFFER/blk0_mem_tx_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           0.264     9.152    design_2_i/TX_BUFFER/blk0_mem_tx_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena_array[0]
    SLICE_X91Y24         LUT2 (Prop_lut2_I0_O)        0.119     9.271 r  design_2_i/TX_BUFFER/blk0_mem_tx_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_83/O
                         net (fo=1, routed)           1.121    10.392    design_2_i/TX_BUFFER/blk0_mem_tx_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_66
    RAMB36_X4Y1          RAMB36E1                                     r  design_2_i/TX_BUFFER/blk0_mem_tx_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.657    12.836    design_2_i/TX_BUFFER/blk0_mem_tx_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y1          RAMB36E1                                     r  design_2_i/TX_BUFFER/blk0_mem_tx_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.230    13.065    
                         clock uncertainty           -0.154    12.911    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    12.260    design_2_i/TX_BUFFER/blk0_mem_tx_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.260    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 2.053ns (28.738%)  route 5.091ns (71.262%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.712     3.006    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X62Y59         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.518     3.524 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/Q
                         net (fo=7, routed)           0.844     4.368    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[4]
    SLICE_X63Y58         LUT6 (Prop_lut6_I1_O)        0.124     4.492 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=10, routed)          0.622     5.114    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X62Y60         LUT5 (Prop_lut5_I2_O)        0.119     5.233 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2/O
                         net (fo=2, routed)           0.694     5.927    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2_n_0
    SLICE_X62Y59         LUT4 (Prop_lut4_I1_O)        0.355     6.282 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_1/O
                         net (fo=1, routed)           0.000     6.282    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.658 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry/CO[3]
                         net (fo=1, routed)           0.814     7.472    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124     7.596 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.621     8.217    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X64Y60         LUT2 (Prop_lut2_I1_O)        0.118     8.335 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.712     9.047    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X62Y60         LUT2 (Prop_lut2_I1_O)        0.319     9.366 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.784    10.150    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X64Y62         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.537    12.716    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X64Y62         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[18]/C
                         clock pessimism              0.229    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X64Y62         FDRE (Setup_fdre_C_R)       -0.636    12.155    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[18]
  -------------------------------------------------------------------
                         required time                         12.155    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 2.053ns (28.738%)  route 5.091ns (71.262%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.712     3.006    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X62Y59         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.518     3.524 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/Q
                         net (fo=7, routed)           0.844     4.368    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[4]
    SLICE_X63Y58         LUT6 (Prop_lut6_I1_O)        0.124     4.492 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=10, routed)          0.622     5.114    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X62Y60         LUT5 (Prop_lut5_I2_O)        0.119     5.233 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2/O
                         net (fo=2, routed)           0.694     5.927    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2_n_0
    SLICE_X62Y59         LUT4 (Prop_lut4_I1_O)        0.355     6.282 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_1/O
                         net (fo=1, routed)           0.000     6.282    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.658 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry/CO[3]
                         net (fo=1, routed)           0.814     7.472    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124     7.596 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.621     8.217    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X64Y60         LUT2 (Prop_lut2_I1_O)        0.118     8.335 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.712     9.047    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X62Y60         LUT2 (Prop_lut2_I1_O)        0.319     9.366 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.784    10.150    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X64Y62         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.537    12.716    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X64Y62         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]/C
                         clock pessimism              0.229    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X64Y62         FDRE (Setup_fdre_C_R)       -0.636    12.155    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[19]
  -------------------------------------------------------------------
                         required time                         12.155    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 2.053ns (28.738%)  route 5.091ns (71.262%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.712     3.006    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X62Y59         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.518     3.524 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/Q
                         net (fo=7, routed)           0.844     4.368    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[4]
    SLICE_X63Y58         LUT6 (Prop_lut6_I1_O)        0.124     4.492 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=10, routed)          0.622     5.114    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X62Y60         LUT5 (Prop_lut5_I2_O)        0.119     5.233 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2/O
                         net (fo=2, routed)           0.694     5.927    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2_n_0
    SLICE_X62Y59         LUT4 (Prop_lut4_I1_O)        0.355     6.282 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_1/O
                         net (fo=1, routed)           0.000     6.282    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.658 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry/CO[3]
                         net (fo=1, routed)           0.814     7.472    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124     7.596 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.621     8.217    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X64Y60         LUT2 (Prop_lut2_I1_O)        0.118     8.335 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.712     9.047    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X62Y60         LUT2 (Prop_lut2_I1_O)        0.319     9.366 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.784    10.150    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X64Y62         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.537    12.716    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X64Y62         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]/C
                         clock pessimism              0.229    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X64Y62         FDRE (Setup_fdre_C_R)       -0.636    12.155    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[20]
  -------------------------------------------------------------------
                         required time                         12.155    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 2.053ns (28.738%)  route 5.091ns (71.262%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.712     3.006    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X62Y59         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.518     3.524 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/Q
                         net (fo=7, routed)           0.844     4.368    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[4]
    SLICE_X63Y58         LUT6 (Prop_lut6_I1_O)        0.124     4.492 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=10, routed)          0.622     5.114    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X62Y60         LUT5 (Prop_lut5_I2_O)        0.119     5.233 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2/O
                         net (fo=2, routed)           0.694     5.927    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2_n_0
    SLICE_X62Y59         LUT4 (Prop_lut4_I1_O)        0.355     6.282 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_1/O
                         net (fo=1, routed)           0.000     6.282    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.658 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry/CO[3]
                         net (fo=1, routed)           0.814     7.472    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124     7.596 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.621     8.217    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X64Y60         LUT2 (Prop_lut2_I1_O)        0.118     8.335 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.712     9.047    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X62Y60         LUT2 (Prop_lut2_I1_O)        0.319     9.366 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.784    10.150    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X64Y62         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.537    12.716    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X64Y62         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]/C
                         clock pessimism              0.229    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X64Y62         FDRE (Setup_fdre_C_R)       -0.636    12.155    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[21]
  -------------------------------------------------------------------
                         required time                         12.155    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 2.053ns (28.738%)  route 5.091ns (71.262%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.712     3.006    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X62Y59         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.518     3.524 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/Q
                         net (fo=7, routed)           0.844     4.368    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[4]
    SLICE_X63Y58         LUT6 (Prop_lut6_I1_O)        0.124     4.492 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2/O
                         net (fo=10, routed)          0.622     5.114    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[8]_i_2_n_0
    SLICE_X62Y60         LUT5 (Prop_lut5_I2_O)        0.119     5.233 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2/O
                         net (fo=2, routed)           0.694     5.927    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[9]_i_2_n_0
    SLICE_X62Y59         LUT4 (Prop_lut4_I1_O)        0.355     6.282 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_1/O
                         net (fo=1, routed)           0.000     6.282    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.658 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2_carry/CO[3]
                         net (fo=1, routed)           0.814     7.472    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa2
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124     7.596 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=3, routed)           0.621     8.217    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X64Y60         LUT2 (Prop_lut2_I1_O)        0.118     8.335 f  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2/O
                         net (fo=19, routed)          0.712     9.047    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2_reg[25]
    SLICE_X62Y60         LUT2 (Prop_lut2_I1_O)        0.319     9.366 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_realigner_btt2[25]_i_1/O
                         net (fo=10, routed)          0.784    10.150    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]_0[0]
    SLICE_X64Y62         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.537    12.716    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X64Y62         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]/C
                         clock pessimism              0.229    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X64Y62         FDRE (Setup_fdre_C_R)       -0.636    12.155    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[22]
  -------------------------------------------------------------------
                         required time                         12.155    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  2.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][140]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.148ns (49.434%)  route 0.151ns (50.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.563     0.899    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X46Y49         FDRE                                         r  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[140]/Q
                         net (fo=1, routed)           0.151     1.198    design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[73]
    SLICE_X47Y50         FDRE                                         r  design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.825     1.191    design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X47Y50         FDRE                                         r  design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][140]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.022     1.183    design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][140]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.195%)  route 0.192ns (50.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.552     0.888    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X51Y56         FDSE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDSE (Prop_fdse_C_Q)         0.141     1.029 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg/Q
                         net (fo=5, routed)           0.192     1.221    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2
    SLICE_X49Y57         LUT4 (Prop_lut4_I2_O)        0.045     1.266 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done_i_1__4/O
                         net (fo=1, routed)           0.000     1.266    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done_i_1__4_n_0
    SLICE_X49Y57         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.823     1.189    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X49Y57         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.091     1.245    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done_reg
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_reg_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.272%)  route 0.175ns (57.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.547     0.883    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/s_axi_ctrl_aclk
    SLICE_X47Y70         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_reg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_reg_r_reg[4]/Q
                         net (fo=1, routed)           0.175     1.185    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_in[4]
    SLICE_X51Y69         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.810     1.176    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X51Y69         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_hsdata_ff_reg[4]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.022     1.163    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer_reg[1069]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1069]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.246ns (61.200%)  route 0.156ns (38.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.591     0.927    design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X30Y49         FDRE                                         r  design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer_reg[1069]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.148     1.075 r  design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer_reg[1069]/Q
                         net (fo=1, routed)           0.156     1.230    design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer_reg_n_0_[1069]
    SLICE_X30Y50         LUT5 (Prop_lut5_I0_O)        0.098     1.328 r  design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1069]_i_1/O
                         net (fo=1, routed)           0.000     1.328    design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1069]_i_1_n_0
    SLICE_X30Y50         FDRE                                         r  design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1069]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.845     1.211    design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X30Y50         FDRE                                         r  design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1069]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.121     1.302    design_2_i/DMA/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1069]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.606%)  route 0.163ns (52.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.558     0.894    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y46         FDRE                                         r  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[72]/Q
                         net (fo=1, routed)           0.163     1.204    design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[11]
    SLICE_X48Y46         FDRE                                         r  design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.829     1.195    design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X48Y46         FDRE                                         r  design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.017     1.177    design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][141]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.297%)  route 0.206ns (55.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.563     0.899    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X46Y49         FDRE                                         r  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[141]/Q
                         net (fo=1, routed)           0.206     1.269    design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[74]
    SLICE_X47Y50         FDRE                                         r  design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.825     1.191    design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X47Y50         FDRE                                         r  design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][141]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.078     1.239    design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][141]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1070]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.256%)  route 0.254ns (60.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.557     0.893    design_2_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X34Y57         FDRE                                         r  design_2_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1070]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_2_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1070]/Q
                         net (fo=1, routed)           0.254     1.310    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIC1
    SLICE_X36Y49         RAMD32                                       r  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.830     1.196    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X36Y49         RAMD32                                       r  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
                         clock pessimism             -0.030     1.166    
    SLICE_X36Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.280    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1050]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.006%)  route 0.201ns (51.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.554     0.890    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X51Y35         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[25]/Q
                         net (fo=2, routed)           0.201     1.232    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/D[26]
    SLICE_X48Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.277 r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i[1050]_i_1/O
                         net (fo=1, routed)           0.000     1.277    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i[1050]_i_1_n_0
    SLICE_X48Y33         FDRE                                         r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1050]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.822     1.188    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X48Y33         FDRE                                         r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1050]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.092     1.245    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1050]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1073]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1073]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.721%)  route 0.172ns (57.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.578     0.914    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X59Y51         FDRE                                         r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1073]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.128     1.042 r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1073]/Q
                         net (fo=2, routed)           0.172     1.213    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/Q[15]
    SLICE_X55Y49         FDRE                                         r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1073]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.851     1.217    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X55Y49         FDRE                                         r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1073]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)        -0.008     1.179    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1073]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.811%)  route 0.213ns (60.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.554     0.890    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X47Y61         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/Q
                         net (fo=1, routed)           0.213     1.244    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[56]
    SLICE_X50Y59         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.819     1.185    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y59         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[28]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.059     1.209    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y10  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y10  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y7   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y7   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y68  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y68  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y68  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y68  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y68  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y68  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y68  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y68  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y68  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y68  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y68  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y68  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y68  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y68  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y68  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y68  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y68  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y68  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y68  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y68  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk
  To Clock:  spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_CSN
                            (output port clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        8.624ns  (logic 3.445ns (39.952%)  route 5.178ns (60.048%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 23.013 - 20.000 ) 
    Source Clock Delay      (SCD):    7.416ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.585     4.974    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     5.664    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.765 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.651     7.416    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X48Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.456     7.872 f  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=10, routed)          0.544     8.416    design_2_i/SPI/SPI_ip_0/inst/cur_state[1]
    SLICE_X48Y89         LUT2 (Prop_lut2_I0_O)        0.150     8.566 r  design_2_i/SPI/SPI_ip_0/inst/SPI_CS_INST_0/O
                         net (fo=1, routed)           4.634    13.200    SPI_CSN_OBUF
    A17                  OBUF (Prop_obuf_I_O)         2.839    16.040 r  SPI_CSN_OBUF_inst/O
                         net (fo=0)                   0.000    16.040    SPI_CSN
    A17                                                               r  SPI_CSN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467    22.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367    23.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         clock pessimism              0.376    23.389    
                         clock uncertainty           -0.154    23.235    
                         output delay                -2.000    21.235    
  -------------------------------------------------------------------
                         required time                         21.235    
                         arrival time                         -16.040    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_DN
                            (output port clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 3.222ns (38.468%)  route 5.154ns (61.532%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -4.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 23.013 - 20.000 ) 
    Source Clock Delay      (SCD):    7.416ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.585     4.974    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     5.664    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.765 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.651     7.416    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X48Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.456     7.872 r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=10, routed)          0.854     8.726    design_2_i/SPI/SPI_ip_0/inst/cur_state[1]
    SLICE_X48Y89         LUT2 (Prop_lut2_I1_O)        0.124     8.850 f  design_2_i/SPI/SPI_ip_0/inst/spi_oen_INST_0/O
                         net (fo=17, routed)          4.300    13.151    design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/T
    A19                  OBUFT (TriStatE_obuft_T_O)
                                                      2.642    15.793 r  design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.793    SPI_DN
    A19                                                               r  SPI_DN (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467    22.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367    23.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         clock pessimism              0.376    23.389    
                         clock uncertainty           -0.154    23.235    
                         output delay                -2.000    21.235    
  -------------------------------------------------------------------
                         required time                         21.235    
                         arrival time                         -15.793    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             16.346ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.098ns (35.867%)  route 1.963ns (64.133%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.500ns = ( 26.500 - 20.000 ) 
    Source Clock Delay      (SCD):    7.417ns
    Clock Pessimism Removal (CPR):    0.892ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.585     4.974    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     5.664    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.765 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.652     7.417    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.419     7.836 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.524    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X47Y89         LUT5 (Prop_lut5_I0_O)        0.322     8.846 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.595     9.442    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X48Y89         LUT3 (Prop_lut3_I0_O)        0.357     9.799 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.680    10.478    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467    22.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367    23.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.318    24.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.100    24.431 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500    24.931    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.022 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.478    26.500    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]/C
                         clock pessimism              0.892    27.391    
                         clock uncertainty           -0.154    27.237    
    SLICE_X44Y88         FDCE (Setup_fdce_C_CE)      -0.413    26.824    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         26.824    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                 16.346    

Slack (MET) :             16.346ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.098ns (35.867%)  route 1.963ns (64.133%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.500ns = ( 26.500 - 20.000 ) 
    Source Clock Delay      (SCD):    7.417ns
    Clock Pessimism Removal (CPR):    0.892ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.585     4.974    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     5.664    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.765 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.652     7.417    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.419     7.836 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.524    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X47Y89         LUT5 (Prop_lut5_I0_O)        0.322     8.846 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.595     9.442    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X48Y89         LUT3 (Prop_lut3_I0_O)        0.357     9.799 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.680    10.478    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467    22.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367    23.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.318    24.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.100    24.431 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500    24.931    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.022 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.478    26.500    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]/C
                         clock pessimism              0.892    27.391    
                         clock uncertainty           -0.154    27.237    
    SLICE_X44Y88         FDCE (Setup_fdce_C_CE)      -0.413    26.824    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         26.824    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                 16.346    

Slack (MET) :             16.346ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.098ns (35.867%)  route 1.963ns (64.133%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.500ns = ( 26.500 - 20.000 ) 
    Source Clock Delay      (SCD):    7.417ns
    Clock Pessimism Removal (CPR):    0.892ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.585     4.974    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     5.664    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.765 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.652     7.417    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.419     7.836 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.524    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X47Y89         LUT5 (Prop_lut5_I0_O)        0.322     8.846 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.595     9.442    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X48Y89         LUT3 (Prop_lut3_I0_O)        0.357     9.799 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.680    10.478    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467    22.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367    23.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.318    24.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.100    24.431 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500    24.931    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.022 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.478    26.500    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/C
                         clock pessimism              0.892    27.391    
                         clock uncertainty           -0.154    27.237    
    SLICE_X44Y88         FDCE (Setup_fdce_C_CE)      -0.413    26.824    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         26.824    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                 16.346    

Slack (MET) :             16.346ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.098ns (35.867%)  route 1.963ns (64.133%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.500ns = ( 26.500 - 20.000 ) 
    Source Clock Delay      (SCD):    7.417ns
    Clock Pessimism Removal (CPR):    0.892ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.585     4.974    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     5.664    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.765 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.652     7.417    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.419     7.836 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.524    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X47Y89         LUT5 (Prop_lut5_I0_O)        0.322     8.846 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.595     9.442    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X48Y89         LUT3 (Prop_lut3_I0_O)        0.357     9.799 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.680    10.478    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467    22.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367    23.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.318    24.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.100    24.431 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500    24.931    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.022 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.478    26.500    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/C
                         clock pessimism              0.892    27.391    
                         clock uncertainty           -0.154    27.237    
    SLICE_X44Y88         FDCE (Setup_fdce_C_CE)      -0.413    26.824    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         26.824    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                 16.346    

Slack (MET) :             16.346ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.098ns (35.867%)  route 1.963ns (64.133%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.500ns = ( 26.500 - 20.000 ) 
    Source Clock Delay      (SCD):    7.417ns
    Clock Pessimism Removal (CPR):    0.892ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.585     4.974    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     5.664    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.765 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.652     7.417    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.419     7.836 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.524    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X47Y89         LUT5 (Prop_lut5_I0_O)        0.322     8.846 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.595     9.442    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X48Y89         LUT3 (Prop_lut3_I0_O)        0.357     9.799 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.680    10.478    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467    22.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367    23.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.318    24.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.100    24.431 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500    24.931    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.022 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.478    26.500    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[14]/C
                         clock pessimism              0.892    27.391    
                         clock uncertainty           -0.154    27.237    
    SLICE_X44Y88         FDCE (Setup_fdce_C_CE)      -0.413    26.824    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         26.824    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                 16.346    

Slack (MET) :             16.346ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.098ns (35.867%)  route 1.963ns (64.133%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.500ns = ( 26.500 - 20.000 ) 
    Source Clock Delay      (SCD):    7.417ns
    Clock Pessimism Removal (CPR):    0.892ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.585     4.974    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     5.664    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.765 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.652     7.417    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.419     7.836 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.524    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X47Y89         LUT5 (Prop_lut5_I0_O)        0.322     8.846 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.595     9.442    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X48Y89         LUT3 (Prop_lut3_I0_O)        0.357     9.799 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.680    10.478    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467    22.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367    23.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.318    24.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.100    24.431 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500    24.931    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.022 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.478    26.500    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[15]/C
                         clock pessimism              0.892    27.391    
                         clock uncertainty           -0.154    27.237    
    SLICE_X44Y88         FDCE (Setup_fdce_C_CE)      -0.413    26.824    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         26.824    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                 16.346    

Slack (MET) :             16.346ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.098ns (35.867%)  route 1.963ns (64.133%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.500ns = ( 26.500 - 20.000 ) 
    Source Clock Delay      (SCD):    7.417ns
    Clock Pessimism Removal (CPR):    0.892ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.585     4.974    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     5.664    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.765 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.652     7.417    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.419     7.836 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.524    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X47Y89         LUT5 (Prop_lut5_I0_O)        0.322     8.846 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.595     9.442    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X48Y89         LUT3 (Prop_lut3_I0_O)        0.357     9.799 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.680    10.478    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467    22.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367    23.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.318    24.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.100    24.431 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500    24.931    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.022 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.478    26.500    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[16]/C
                         clock pessimism              0.892    27.391    
                         clock uncertainty           -0.154    27.237    
    SLICE_X44Y88         FDCE (Setup_fdce_C_CE)      -0.413    26.824    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         26.824    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                 16.346    

Slack (MET) :             16.346ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.098ns (35.867%)  route 1.963ns (64.133%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.500ns = ( 26.500 - 20.000 ) 
    Source Clock Delay      (SCD):    7.417ns
    Clock Pessimism Removal (CPR):    0.892ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.585     4.974    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     5.664    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.765 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.652     7.417    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.419     7.836 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.524    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X47Y89         LUT5 (Prop_lut5_I0_O)        0.322     8.846 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.595     9.442    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X48Y89         LUT3 (Prop_lut3_I0_O)        0.357     9.799 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.680    10.478    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467    22.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367    23.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.318    24.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.100    24.431 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500    24.931    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.022 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.478    26.500    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[9]/C
                         clock pessimism              0.892    27.391    
                         clock uncertainty           -0.154    27.237    
    SLICE_X44Y88         FDCE (Setup_fdce_C_CE)      -0.413    26.824    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         26.824    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                 16.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.621     1.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.204     1.895    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.555     2.475    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X48Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.141     2.616 r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=10, routed)          0.120     2.736    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/Q[1]
    SLICE_X49Y89         LUT5 (Prop_lut5_I0_O)        0.048     2.784 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/read_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.784    design_2_i/SPI/SPI_ip_0/inst/p_0_in__0[1]
    SLICE_X49Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.824     3.230    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
                         clock pessimism             -0.742     2.488    
    SLICE_X49Y89         FDCE (Hold_fdce_C_D)         0.107     2.595    design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.979%)  route 0.109ns (37.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.621     1.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.204     1.895    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.555     2.475    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X48Y89         FDPE                                         r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDPE (Prop_fdpe_C_Q)         0.141     2.616 r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=40, routed)          0.109     2.726    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/Q[0]
    SLICE_X49Y89         LUT6 (Prop_lut6_I1_O)        0.045     2.771 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/read_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.771    design_2_i/SPI/SPI_ip_0/inst/p_0_in__0[2]
    SLICE_X49Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.824     3.230    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C
                         clock pessimism             -0.742     2.488    
    SLICE_X49Y89         FDCE (Hold_fdce_C_D)         0.092     2.580    design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.621     1.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.204     1.895    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.555     2.475    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X48Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.141     2.616 r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=10, routed)          0.120     2.736    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/Q[1]
    SLICE_X49Y89         LUT4 (Prop_lut4_I2_O)        0.045     2.781 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/read_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.781    design_2_i/SPI/SPI_ip_0/inst/p_0_in__0[0]
    SLICE_X49Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.824     3.230    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
                         clock pessimism             -0.742     2.488    
    SLICE_X49Y89         FDCE (Hold_fdce_C_D)         0.091     2.579    design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.630%)  route 0.175ns (55.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.621     1.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.204     1.895    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.554     2.474    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X48Y87         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.141     2.615 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/Q
                         net (fo=2, routed)           0.175     2.790    design_2_i/SPI/SPI_ip_0/inst/spi_rdata[5]
    SLICE_X45Y87         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.822     3.228    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X45Y87         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/C
                         clock pessimism             -0.720     2.508    
    SLICE_X45Y87         FDCE (Hold_fdce_C_D)         0.075     2.583    design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.754ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.621     1.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.204     1.895    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.556     2.476    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.128     2.604 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[20]/Q
                         net (fo=1, routed)           0.085     2.690    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][20]
    SLICE_X47Y88         LUT3 (Prop_lut3_I2_O)        0.101     2.791 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     2.791    design_2_i/SPI/SPI_ip_0/inst/shift_reg[21]
    SLICE_X47Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.824     3.230    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]/C
                         clock pessimism             -0.754     2.476    
    SLICE_X47Y88         FDCE (Hold_fdce_C_D)         0.105     2.581    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.753ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.621     1.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.204     1.895    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.555     2.475    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X45Y87         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.141     2.616 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[10]/Q
                         net (fo=2, routed)           0.115     2.732    design_2_i/SPI/SPI_ip_0/inst/spi_rdata[10]
    SLICE_X45Y87         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.822     3.228    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X45Y87         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/C
                         clock pessimism             -0.753     2.475    
    SLICE_X45Y87         FDCE (Hold_fdce_C_D)         0.047     2.522    design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.754ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.621     1.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.204     1.895    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.556     2.476    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.148     2.624 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[4]/Q
                         net (fo=1, routed)           0.093     2.717    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][4]
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.099     2.816 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.816    design_2_i/SPI/SPI_ip_0/inst/shift_reg[5]
    SLICE_X46Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.824     3.230    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[5]/C
                         clock pessimism             -0.754     2.476    
    SLICE_X46Y88         FDCE (Hold_fdce_C_D)         0.121     2.597    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.226ns (62.065%)  route 0.138ns (37.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.738ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.621     1.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.204     1.895    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.556     2.476    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.128     2.604 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[16]/Q
                         net (fo=1, routed)           0.138     2.742    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][16]
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.098     2.840 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     2.840    design_2_i/SPI/SPI_ip_0/inst/shift_reg[17]
    SLICE_X46Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.824     3.230    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[17]/C
                         clock pessimism             -0.738     2.492    
    SLICE_X46Y88         FDCE (Hold_fdce_C_D)         0.120     2.612    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.212ns (58.341%)  route 0.151ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.754ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.621     1.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.204     1.895    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.556     2.476    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.164     2.640 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[3]/Q
                         net (fo=1, routed)           0.151     2.792    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][3]
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.048     2.840 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.840    design_2_i/SPI/SPI_ip_0/inst/shift_reg[4]
    SLICE_X46Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.824     3.230    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[4]/C
                         clock pessimism             -0.754     2.476    
    SLICE_X46Y88         FDCE (Hold_fdce_C_D)         0.131     2.607    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.852%)  route 0.098ns (30.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.755ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.621     1.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.204     1.895    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.555     2.475    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDCE (Prop_fdce_C_Q)         0.128     2.603 r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/Q
                         net (fo=4, routed)           0.098     2.701    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/read_count_reg[1]
    SLICE_X49Y89         LUT6 (Prop_lut6_I3_O)        0.099     2.800 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/read_count[3]_i_2/O
                         net (fo=1, routed)           0.000     2.800    design_2_i/SPI/SPI_ip_0/inst/p_0_in__0[3]
    SLICE_X49Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.824     3.230    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/C
                         clock pessimism             -0.755     2.475    
    SLICE_X49Y89         FDCE (Hold_fdce_C_D)         0.092     2.567    design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk_div2 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X48Y89   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y89   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X49Y89   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X49Y89   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X49Y89   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X49Y89   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X47Y89   design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X47Y89   design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X47Y89   design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X48Y89   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X48Y89   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y89   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y89   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X49Y89   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X49Y89   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X49Y89   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X49Y89   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X49Y89   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X49Y89   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X48Y89   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X48Y89   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y89   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y89   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X49Y89   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X49Y89   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X49Y89   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X49Y89   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X49Y89   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X49Y89   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk_4
  To Clock:  spi_clk_4

Setup :            0  Failing Endpoints,  Worst Slack       38.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.775ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_clk_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (spi_clk_4 rise@40.000ns - spi_clk_4 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.580ns (52.746%)  route 0.520ns (47.254%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 44.173 - 40.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.516     3.905    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y66         FDCE (Prop_fdce_C_Q)         0.456     4.361 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.389     4.749    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X47Y66         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.456     5.205 f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.520     5.725    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div8
    SLICE_X47Y66         LUT1 (Prop_lut1_I0_O)        0.124     5.849 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_i_1__0/O
                         net (fo=1, routed)           0.000     5.849    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_i_1__0_n_0
    SLICE_X47Y66         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_4 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467    42.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367    43.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.448    43.461    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y66         FDCE (Prop_fdce_C_Q)         0.367    43.828 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.346    44.173    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X47Y66         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                         clock pessimism              0.576    44.749    
                         clock uncertainty           -0.154    44.595    
    SLICE_X47Y66         FDCE (Setup_fdce_C_D)        0.029    44.624    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg
  -------------------------------------------------------------------
                         required time                         44.624    
                         arrival time                          -5.849    
  -------------------------------------------------------------------
                         slack                                 38.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_clk_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk_4 rise@0.000ns - spi_clk_4 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.226     1.250    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y66         FDCE (Prop_fdce_C_Q)         0.141     1.391 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.183     1.574    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X47Y66         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.141     1.715 f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.183     1.897    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div8
    SLICE_X47Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.942 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_i_1__0/O
                         net (fo=1, routed)           0.000     1.942    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_i_1__0_n_0
    SLICE_X47Y66         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.259     1.615    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y66         FDCE (Prop_fdce_C_Q)         0.175     1.790 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.204     1.993    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X47Y66         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                         clock pessimism             -0.419     1.574    
    SLICE_X47Y66         FDCE (Hold_fdce_C_D)         0.091     1.665    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clk_4
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div4 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X47Y66  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X47Y66  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X47Y66  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X47Y66  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X47Y66  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk_8
  To Clock:  spi_clk_8

Setup :            0  Failing Endpoints,  Worst Slack       78.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.778ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             spi_clk_8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (spi_clk_8 rise@80.000ns - spi_clk_8 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.580ns (52.900%)  route 0.516ns (47.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 84.879 - 80.000 ) 
    Source Clock Delay      (SCD):    5.587ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.516     3.905    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y66         FDCE (Prop_fdce_C_Q)         0.456     4.361 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.389     4.749    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.456     5.205 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.382     5.587    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X49Y66         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDCE (Prop_fdce_C_Q)         0.456     6.043 f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/Q
                         net (fo=3, routed)           0.516     6.560    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div16
    SLICE_X49Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.684 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_i_1__2/O
                         net (fo=1, routed)           0.000     6.684    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_i_1__2_n_0
    SLICE_X49Y66         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_8 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    81.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467    82.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367    83.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.448    83.461    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y66         FDCE (Prop_fdce_C_Q)         0.367    83.828 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.346    84.173    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.367    84.540 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.339    84.879    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X49Y66         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
                         clock pessimism              0.708    85.587    
                         clock uncertainty           -0.154    85.433    
    SLICE_X49Y66         FDCE (Setup_fdce_C_D)        0.029    85.462    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg
  -------------------------------------------------------------------
                         required time                         85.462    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                 78.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             spi_clk_8
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk_8 rise@0.000ns - spi_clk_8 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.226     1.250    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y66         FDCE (Prop_fdce_C_Q)         0.141     1.391 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.183     1.574    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.141     1.715 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.177     1.892    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X49Y66         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDCE (Prop_fdce_C_Q)         0.141     2.033 f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/Q
                         net (fo=3, routed)           0.179     2.212    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div16
    SLICE_X49Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.257 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_i_1__2/O
                         net (fo=1, routed)           0.000     2.257    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_i_1__2_n_0
    SLICE_X49Y66         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.259     1.615    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y66         FDCE (Prop_fdce_C_Q)         0.175     1.790 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.204     1.993    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.175     2.168 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.198     2.366    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X49Y66         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
                         clock pessimism             -0.474     1.892    
    SLICE_X49Y66         FDCE (Hold_fdce_C_D)         0.091     1.983    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clk_8
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div8 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         80.000      79.000     SLICE_X49Y66  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X49Y66  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X49Y66  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X49Y66  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X49Y66  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  txclk
  To Clock:  txclk

Setup :            0  Failing Endpoints,  Worst Slack        5.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DSYNC
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        9.448ns  (logic 3.566ns (37.744%)  route 5.882ns (62.256%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 24.619 - 20.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    1.531ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.704     9.517    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X65Y78         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDCE (Prop_fdce_C_Q)         0.456     9.973 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[5]/Q
                         net (fo=4, routed)           1.029    11.002    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count[5]
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.152    11.154 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0_i_2/O
                         net (fo=1, routed)           0.312    11.466    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0_i_2_n_0
    SLICE_X63Y78         LUT5 (Prop_lut5_I4_O)        0.332    11.798 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0/O
                         net (fo=7, routed)           4.541    16.339    DSYNC_OBUF
    A18                  OBUF (Prop_obuf_I_O)         2.626    18.965 r  DSYNC_OBUF_inst/O
                         net (fo=0)                   0.000    18.965    DSYNC
    A18                                                               r  DSYNC (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866    23.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100    23.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171    23.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743    24.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559    24.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.531    26.150    
                         clock uncertainty           -0.154    25.996    
                         output delay                -2.000    23.996    
  -------------------------------------------------------------------
                         required time                         23.996    
                         arrival time                         -18.965    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/micro_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED3
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 4.296ns (50.201%)  route 4.261ns (49.799%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 24.619 - 20.000 ) 
    Source Clock Delay      (SCD):    9.691ns
    Clock Pessimism Removal (CPR):    1.531ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.878     9.691    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y42        FDCE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y42        FDCE (Prop_fdce_C_Q)         0.518    10.209 r  design_2_i/led_driver_0/inst/micro_count_reg[2]/Q
                         net (fo=2, routed)           0.857    11.066    design_2_i/led_driver_0/inst/micro_count_reg[2]
    SLICE_X113Y42        LUT6 (Prop_lut6_I2_O)        0.124    11.190 r  design_2_i/led_driver_0/inst/led0_INST_0_i_4/O
                         net (fo=4, routed)           1.732    12.922    design_2_i/led_driver_0/inst/led0_INST_0_i_4_n_0
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.124    13.046 r  design_2_i/led_driver_0/inst/led1_INST_0/O
                         net (fo=1, routed)           1.672    14.718    LED3_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.530    18.248 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000    18.248    LED3
    U21                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866    23.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100    23.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171    23.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743    24.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559    24.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.531    26.150    
                         clock uncertainty           -0.154    25.996    
                         output delay                -2.000    23.996    
  -------------------------------------------------------------------
                         required time                         23.996    
                         arrival time                         -18.248    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/micro_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED5
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        8.416ns  (logic 4.297ns (51.057%)  route 4.119ns (48.943%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 24.619 - 20.000 ) 
    Source Clock Delay      (SCD):    9.691ns
    Clock Pessimism Removal (CPR):    1.531ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.878     9.691    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y42        FDCE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y42        FDCE (Prop_fdce_C_Q)         0.518    10.209 r  design_2_i/led_driver_0/inst/micro_count_reg[2]/Q
                         net (fo=2, routed)           0.857    11.066    design_2_i/led_driver_0/inst/micro_count_reg[2]
    SLICE_X113Y42        LUT6 (Prop_lut6_I2_O)        0.124    11.190 r  design_2_i/led_driver_0/inst/led0_INST_0_i_4/O
                         net (fo=4, routed)           1.459    12.648    design_2_i/led_driver_0/inst/led0_INST_0_i_4_n_0
    SLICE_X113Y45        LUT6 (Prop_lut6_I5_O)        0.124    12.772 r  design_2_i/led_driver_0/inst/led3_INST_0/O
                         net (fo=1, routed)           1.804    14.576    LED5_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.531    18.107 r  LED5_OBUF_inst/O
                         net (fo=0)                   0.000    18.107    LED5
    W22                                                               r  LED5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866    23.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100    23.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171    23.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743    24.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559    24.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.531    26.150    
                         clock uncertainty           -0.154    25.996    
                         output delay                -2.000    23.996    
  -------------------------------------------------------------------
                         required time                         23.996    
                         arrival time                         -18.107    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/micro_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED4
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        8.288ns  (logic 4.303ns (51.918%)  route 3.985ns (48.082%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 24.619 - 20.000 ) 
    Source Clock Delay      (SCD):    9.691ns
    Clock Pessimism Removal (CPR):    1.531ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.878     9.691    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y42        FDCE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y42        FDCE (Prop_fdce_C_Q)         0.518    10.209 r  design_2_i/led_driver_0/inst/micro_count_reg[2]/Q
                         net (fo=2, routed)           0.857    11.066    design_2_i/led_driver_0/inst/micro_count_reg[2]
    SLICE_X113Y42        LUT6 (Prop_lut6_I2_O)        0.124    11.190 r  design_2_i/led_driver_0/inst/led0_INST_0_i_4/O
                         net (fo=4, routed)           1.454    12.643    design_2_i/led_driver_0/inst/led0_INST_0_i_4_n_0
    SLICE_X113Y45        LUT6 (Prop_lut6_I5_O)        0.124    12.767 r  design_2_i/led_driver_0/inst/led2_INST_0/O
                         net (fo=1, routed)           1.674    14.442    LED4_OBUF
    V22                  OBUF (Prop_obuf_I_O)         3.537    17.979 r  LED4_OBUF_inst/O
                         net (fo=0)                   0.000    17.979    LED4
    V22                                                               r  LED4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866    23.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100    23.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171    23.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743    24.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559    24.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.531    26.150    
                         clock uncertainty           -0.154    25.996    
                         output delay                -2.000    23.996    
  -------------------------------------------------------------------
                         required time                         23.996    
                         arrival time                         -17.979    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/micro_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED2
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        8.145ns  (logic 4.297ns (52.757%)  route 3.848ns (47.243%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 24.619 - 20.000 ) 
    Source Clock Delay      (SCD):    9.692ns
    Clock Pessimism Removal (CPR):    1.531ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.879     9.692    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y45        FDCE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.518    10.210 r  design_2_i/led_driver_0/inst/micro_count_reg[12]/Q
                         net (fo=2, routed)           1.273    11.483    design_2_i/led_driver_0/inst/micro_count_reg[12]
    SLICE_X113Y45        LUT6 (Prop_lut6_I1_O)        0.124    11.607 r  design_2_i/led_driver_0/inst/led0_INST_0_i_2/O
                         net (fo=4, routed)           0.910    12.517    design_2_i/led_driver_0/inst/led0_INST_0_i_2_n_0
    SLICE_X113Y45        LUT6 (Prop_lut6_I3_O)        0.124    12.641 r  design_2_i/led_driver_0/inst/led0_INST_0/O
                         net (fo=1, routed)           1.664    14.306    LED2_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.531    17.837 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000    17.837    LED2
    U22                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866    23.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100    23.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171    23.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743    24.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559    24.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.531    26.150    
                         clock uncertainty           -0.154    25.996    
                         output delay                -2.000    23.996    
  -------------------------------------------------------------------
                         required time                         23.996    
                         arrival time                         -17.837    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DTX
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 3.424ns (43.425%)  route 4.461ns (56.574%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 24.619 - 20.000 ) 
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    1.531ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.704     9.517    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X66Y71         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         FDCE (Prop_fdce_C_Q)         0.478     9.995 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[47]/Q
                         net (fo=2, routed)           0.978    10.973    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[47]_0[0]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.296    11.269 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DTX_INST_0/O
                         net (fo=1, routed)           3.483    14.752    DTX_OBUF
    E20                  OBUF (Prop_obuf_I_O)         2.650    17.402 r  DTX_OBUF_inst/O
                         net (fo=0)                   0.000    17.402    DTX
    E20                                                               r  DTX (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866    23.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100    23.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171    23.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743    24.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559    24.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.531    26.150    
                         clock uncertainty           -0.154    25.996    
                         output delay                -2.000    23.996    
  -------------------------------------------------------------------
                         required time                         23.996    
                         arrival time                         -17.402    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             14.317ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 0.925ns (17.873%)  route 4.250ns (82.127%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.570ns = ( 27.570 - 20.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    1.886ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.698     9.511    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X66Y75         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.478     9.989 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[3]/Q
                         net (fo=8, routed)           1.032    11.021    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr[3]
    SLICE_X66Y74         LUT6 (Prop_lut6_I2_O)        0.301    11.322 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5_i_2/O
                         net (fo=48, routed)          2.436    13.758    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_24_29/ADDRA1
    SLICE_X58Y70         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    13.904 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_24_29/RAMA/O
                         net (fo=1, routed)           0.782    14.686    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout0__0[24]
    SLICE_X59Y70         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866    23.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100    23.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171    23.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743    24.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559    24.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332    25.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.529    27.570    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X59Y70         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[24]/C
                         clock pessimism              1.886    29.456    
                         clock uncertainty           -0.154    29.302    
    SLICE_X59Y70         FDRE (Setup_fdre_C_D)       -0.299    29.003    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[24]
  -------------------------------------------------------------------
                         required time                         29.003    
                         arrival time                         -14.686    
  -------------------------------------------------------------------
                         slack                                 14.317    

Slack (MET) :             14.552ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.733ns (14.841%)  route 4.206ns (85.159%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.574ns = ( 27.574 - 20.000 ) 
    Source Clock Delay      (SCD):    9.513ns
    Clock Pessimism Removal (CPR):    1.886ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.700     9.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X63Y77         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.456     9.969 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=62, routed)          1.202    11.171    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/tx_fifo_tready_t
    SLICE_X66Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.295 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5_i_3/O
                         net (fo=48, routed)          2.373    13.667    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_6_11/ADDRC0
    SLICE_X66Y67         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    13.820 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_6_11/RAMC/O
                         net (fo=1, routed)           0.631    14.452    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout0__0[10]
    SLICE_X67Y70         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866    23.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100    23.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171    23.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743    24.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559    24.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332    25.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.533    27.574    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X67Y70         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[10]/C
                         clock pessimism              1.886    29.460    
                         clock uncertainty           -0.154    29.306    
    SLICE_X67Y70         FDRE (Setup_fdre_C_D)       -0.302    29.004    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[10]
  -------------------------------------------------------------------
                         required time                         29.004    
                         arrival time                         -14.452    
  -------------------------------------------------------------------
                         slack                                 14.552    

Slack (MET) :             14.753ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 0.903ns (18.259%)  route 4.042ns (81.741%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.570ns = ( 27.570 - 20.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    1.886ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.698     9.511    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X66Y75         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.478     9.989 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[3]/Q
                         net (fo=8, routed)           1.032    11.021    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr[3]
    SLICE_X66Y74         LUT6 (Prop_lut6_I2_O)        0.301    11.322 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5_i_2/O
                         net (fo=48, routed)          2.428    13.750    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_24_29/ADDRB1
    SLICE_X58Y70         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    13.874 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_24_29/RAMB_D1/O
                         net (fo=1, routed)           0.582    14.456    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout0__0[27]
    SLICE_X59Y70         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866    23.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100    23.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171    23.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743    24.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559    24.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332    25.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.529    27.570    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X59Y70         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[27]/C
                         clock pessimism              1.886    29.456    
                         clock uncertainty           -0.154    29.302    
    SLICE_X59Y70         FDRE (Setup_fdre_C_D)       -0.092    29.210    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[27]
  -------------------------------------------------------------------
                         required time                         29.210    
                         arrival time                         -14.456    
  -------------------------------------------------------------------
                         slack                                 14.753    

Slack (MET) :             14.787ns  (required time - arrival time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.931ns (19.865%)  route 3.756ns (80.135%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.570ns = ( 27.570 - 20.000 ) 
    Source Clock Delay      (SCD):    9.511ns
    Clock Pessimism Removal (CPR):    1.886ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.698     9.511    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X66Y75         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.478     9.989 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[3]/Q
                         net (fo=8, routed)           1.032    11.021    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr[3]
    SLICE_X66Y74         LUT6 (Prop_lut6_I2_O)        0.301    11.322 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_0_5_i_2/O
                         net (fo=48, routed)          2.428    13.750    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_24_29/ADDRB1
    SLICE_X58Y70         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    13.902 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_24_29/RAMB/O
                         net (fo=1, routed)           0.295    14.197    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout0__0[26]
    SLICE_X59Y70         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866    23.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100    23.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171    23.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743    24.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559    24.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332    25.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.529    27.570    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X59Y70         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[26]/C
                         clock pessimism              1.886    29.456    
                         clock uncertainty           -0.154    29.302    
    SLICE_X59Y70         FDRE (Setup_fdre_C_D)       -0.317    28.985    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[26]
  -------------------------------------------------------------------
                         required time                         28.985    
                         arrival time                         -14.197    
  -------------------------------------------------------------------
                         slack                                 14.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.069ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    1.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.569     2.903    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X59Y78         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDCE (Prop_fdce_C_Q)         0.141     3.044 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[30]/Q
                         net (fo=2, routed)           0.068     3.112    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_30_35/DIA0
    SLICE_X58Y78         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.837     4.069    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_30_35/WCLK
    SLICE_X58Y78         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_30_35/RAMA/CLK
                         clock pessimism             -1.153     2.916    
    SLICE_X58Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     3.063    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -3.063    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.075ns
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    1.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.576     2.910    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X63Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141     3.051 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[12]/Q
                         net (fo=2, routed)           0.068     3.119    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/DIA0
    SLICE_X62Y83         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.843     4.075    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/WCLK
    SLICE_X62Y83         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -1.152     2.923    
    SLICE_X62Y83         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     3.070    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.066ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    1.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.567     2.901    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X59Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.141     3.042 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[36]/Q
                         net (fo=2, routed)           0.068     3.110    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_36_41/DIA0
    SLICE_X58Y76         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.834     4.066    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_36_41/WCLK
    SLICE_X58Y76         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_36_41/RAMA/CLK
                         clock pessimism             -1.152     2.914    
    SLICE_X58Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     3.061    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.072ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    1.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.572     2.906    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X59Y81         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDCE (Prop_fdce_C_Q)         0.141     3.047 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[42]/Q
                         net (fo=2, routed)           0.068     3.115    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/DIA0
    SLICE_X58Y81         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.840     4.072    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/WCLK
    SLICE_X58Y81         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMA/CLK
                         clock pessimism             -1.153     2.919    
    SLICE_X58Y81         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     3.066    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_30_35/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.069ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    1.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.569     2.903    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X59Y78         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDCE (Prop_fdce_C_Q)         0.128     3.031 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[34]/Q
                         net (fo=2, routed)           0.059     3.090    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_30_35/DIC0
    SLICE_X58Y78         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_30_35/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.837     4.069    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_30_35/WCLK
    SLICE_X58Y78         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_30_35/RAMC/CLK
                         clock pessimism             -1.153     2.916    
    SLICE_X58Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     3.006    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_30_35/RAMC
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.075ns
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    1.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.576     2.910    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X63Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.128     3.038 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[16]/Q
                         net (fo=2, routed)           0.059     3.097    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/DIC0
    SLICE_X62Y83         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.843     4.075    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/WCLK
    SLICE_X62Y83         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMC/CLK
                         clock pessimism             -1.152     2.923    
    SLICE_X62Y83         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     3.013    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.097    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_36_41/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.066ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    1.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.567     2.901    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X59Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.128     3.029 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[40]/Q
                         net (fo=2, routed)           0.059     3.088    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_36_41/DIC0
    SLICE_X58Y76         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_36_41/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.834     4.066    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_36_41/WCLK
    SLICE_X58Y76         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_36_41/RAMC/CLK
                         clock pessimism             -1.152     2.914    
    SLICE_X58Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     3.004    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_36_41/RAMC
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.072ns
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    1.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.572     2.906    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X59Y81         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDCE (Prop_fdce_C_Q)         0.128     3.034 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[46]/Q
                         net (fo=2, routed)           0.059     3.093    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/DIC0
    SLICE_X58Y81         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.840     4.072    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/WCLK
    SLICE_X58Y81         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMC/CLK
                         clock pessimism             -1.153     2.919    
    SLICE_X58Y81         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     3.009    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMC
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/w_bnext_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.726%)  route 0.303ns (68.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.075ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    1.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.574     2.908    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/CLK
    SLICE_X59Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/w_bnext_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_fdce_C_Q)         0.141     3.049 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/w_bnext_q_reg[1]/Q
                         net (fo=64, routed)          0.303     3.352    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/ADDRD1
    SLICE_X62Y83         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.843     4.075    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/WCLK
    SLICE_X62Y83         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -1.132     2.943    
    SLICE_X62Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     3.252    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/w_bnext_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.726%)  route 0.303ns (68.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.075ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    1.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.574     2.908    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/CLK
    SLICE_X59Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/w_bnext_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDCE (Prop_fdce_C_Q)         0.141     3.049 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/w_bnext_q_reg[1]/Q
                         net (fo=64, routed)          0.303     3.352    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/ADDRD1
    SLICE_X62Y83         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.843     4.075    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/WCLK
    SLICE_X62Y83         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism             -1.132     2.943    
    SLICE_X62Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     3.252    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         20.000      19.000     SLICE_X63Y77   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X63Y77   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X63Y77   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X62Y75   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X63Y75   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X62Y75   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X62Y75   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X63Y75   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X63Y75   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X62Y79   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X62Y79   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X62Y79   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X62Y79   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X62Y79   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X62Y79   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X62Y79   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X62Y79   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X62Y79   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X62Y79   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X62Y79   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X62Y79   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X62Y79   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X62Y79   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X62Y79   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X62Y79   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X62Y79   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X62Y79   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X62Y79   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X62Y79   design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.716ns (45.232%)  route 0.867ns (54.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    7.415ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.585     4.974    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     5.664    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.765 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.650     7.415    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X45Y87         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.419     7.834 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[8]/Q
                         net (fo=2, routed)           0.867     8.701    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[8]
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.297     8.998 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     8.998    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X44Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.474    12.653    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X44Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.115    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X44Y87         FDRE (Setup_fdre_C_D)        0.031    12.645    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.642ns (40.030%)  route 0.962ns (59.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    7.417ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.585     4.974    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     5.664    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.765 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.652     7.417    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.518     7.935 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/Q
                         net (fo=2, routed)           0.962     8.897    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[2]
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.021 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     9.021    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X46Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.474    12.653    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X46Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.115    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X46Y87         FDRE (Setup_fdre_C_D)        0.081    12.695    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.580ns (37.849%)  route 0.952ns (62.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    7.414ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.585     4.974    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     5.664    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.765 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.649     7.414    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X48Y87         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.456     7.870 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/Q
                         net (fo=2, routed)           0.952     8.822    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[5]
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.946 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     8.946    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X46Y86         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.473    12.652    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X46Y86         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.115    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X46Y86         FDRE (Setup_fdre_C_D)        0.081    12.694    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.829ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.580ns (41.444%)  route 0.819ns (58.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    7.415ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.585     4.974    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     5.664    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.765 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.650     7.415    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X45Y87         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.456     7.871 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/Q
                         net (fo=2, routed)           0.819     8.691    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[11]
    SLICE_X41Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.815 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     8.815    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X41Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.475    12.654    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X41Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.115    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X41Y87         FDRE (Setup_fdre_C_D)        0.029    12.644    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.644    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  3.829    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.580ns (40.784%)  route 0.842ns (59.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    7.414ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.585     4.974    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     5.664    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.765 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.649     7.414    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X48Y87         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.456     7.870 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[3]/Q
                         net (fo=2, routed)           0.842     8.712    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[3]
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.836 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     8.836    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X46Y86         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.473    12.652    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X46Y86         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.115    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X46Y86         FDRE (Setup_fdre_C_D)        0.077    12.690    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.580ns (42.567%)  route 0.783ns (57.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    7.416ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.585     4.974    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     5.664    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.765 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.651     7.416    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X45Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.456     7.872 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.783     8.655    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[15]
    SLICE_X41Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     8.779    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X41Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.475    12.654    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X41Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.115    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X41Y87         FDRE (Setup_fdre_C_D)        0.031    12.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.642ns (45.751%)  route 0.761ns (54.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    7.417ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.585     4.974    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     5.664    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.765 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.652     7.417    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.518     7.935 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/Q
                         net (fo=2, routed)           0.761     8.696    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[0]
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.820 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     8.820    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X46Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.474    12.653    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X46Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.115    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X46Y87         FDRE (Setup_fdre_C_D)        0.079    12.693    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.580ns (44.023%)  route 0.738ns (55.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    7.415ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.585     4.974    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     5.664    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.765 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.650     7.415    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X45Y87         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.456     7.871 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[13]/Q
                         net (fo=2, routed)           0.738     8.609    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[13]
    SLICE_X41Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.733 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     8.733    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X41Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.475    12.654    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X41Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.115    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X41Y87         FDRE (Setup_fdre_C_D)        0.031    12.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.718ns (53.856%)  route 0.615ns (46.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    7.415ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.585     4.974    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     5.664    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.765 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.650     7.415    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X45Y87         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.419     7.834 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/Q
                         net (fo=2, routed)           0.615     8.449    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[6]
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.299     8.748 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     8.748    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X46Y86         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.473    12.652    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X46Y86         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.115    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X46Y86         FDRE (Setup_fdre_C_D)        0.079    12.692    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.718ns (62.688%)  route 0.427ns (37.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    7.415ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639     2.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456     3.389 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.585     4.974    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.566     5.664    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.765 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.650     7.415    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X45Y87         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.419     7.834 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[9]/Q
                         net (fo=2, routed)           0.427     8.261    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[9]
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.299     8.560 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     8.560    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X44Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.474    12.653    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X44Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.115    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X44Y87         FDRE (Setup_fdre_C_D)        0.032    12.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  4.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.514ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.738%)  route 0.131ns (41.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.621     1.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.204     1.895    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.554     2.474    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X48Y87         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.141     2.615 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[4]/Q
                         net (fo=2, routed)           0.131     2.746    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[4]
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.045     2.791 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     2.791    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X46Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.820     1.186    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X46Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.030     1.156    
    SLICE_X46Y87         FDRE (Hold_fdre_C_D)         0.121     1.277    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.523ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.621     1.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.204     1.895    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.555     2.475    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X45Y87         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.141     2.616 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[10]/Q
                         net (fo=2, routed)           0.109     2.725    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[10]
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.045     2.770 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     2.770    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X44Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.820     1.186    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X44Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism             -0.030     1.156    
    SLICE_X44Y87         FDRE (Hold_fdre_C_D)         0.091     1.247    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.307%)  route 0.122ns (39.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.621     1.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.204     1.895    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.555     2.475    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X45Y87         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.141     2.616 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[12]/Q
                         net (fo=2, routed)           0.122     2.739    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[12]
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.045     2.784 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     2.784    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X43Y86         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.819     1.185    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X43Y86         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.030     1.155    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.091     1.246    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.621     1.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.204     1.895    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.556     2.476    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.164     2.640 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/Q
                         net (fo=2, routed)           0.129     2.769    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[1]
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.045     2.814 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     2.814    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X46Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.820     1.186    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X46Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.030     1.156    
    SLICE_X46Y87         FDRE (Hold_fdre_C_D)         0.120     1.276    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.544ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.880%)  route 0.130ns (41.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.621     1.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.204     1.895    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.556     2.476    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X45Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     2.617 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[14]/Q
                         net (fo=2, routed)           0.130     2.747    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[14]
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.045     2.792 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     2.792    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X44Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.820     1.186    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X44Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism             -0.030     1.156    
    SLICE_X44Y87         FDRE (Hold_fdre_C_D)         0.092     1.248    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.568ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.226ns (61.338%)  route 0.142ns (38.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.621     1.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.204     1.895    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.555     2.475    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X45Y87         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.128     2.603 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[7]/Q
                         net (fo=2, routed)           0.142     2.746    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[7]
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.098     2.844 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     2.844    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X46Y86         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.819     1.185    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X46Y86         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism             -0.030     1.155    
    SLICE_X46Y86         FDRE (Hold_fdre_C_D)         0.121     1.276    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.226ns (58.345%)  route 0.161ns (41.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.621     1.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.204     1.895    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.555     2.475    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X45Y87         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.128     2.603 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[9]/Q
                         net (fo=2, routed)           0.161     2.765    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[9]
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.098     2.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     2.863    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X44Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.820     1.186    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X44Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism             -0.030     1.156    
    SLICE_X44Y87         FDRE (Hold_fdre_C_D)         0.092     1.248    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.627ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.227ns (53.138%)  route 0.200ns (46.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.621     1.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.204     1.895    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.555     2.475    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X45Y87         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDCE (Prop_fdce_C_Q)         0.128     2.603 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/Q
                         net (fo=2, routed)           0.200     2.804    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[6]
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.099     2.903 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     2.903    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X46Y86         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.819     1.185    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X46Y86         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism             -0.030     1.155    
    SLICE_X46Y86         FDRE (Hold_fdre_C_D)         0.121     1.276    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.112%)  route 0.244ns (53.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.621     1.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.204     1.895    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.556     2.476    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDCE (Prop_fdce_C_Q)         0.164     2.640 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/Q
                         net (fo=2, routed)           0.244     2.885    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[0]
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.045     2.930 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.930    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X46Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.820     1.186    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X46Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.030     1.156    
    SLICE_X46Y87         FDRE (Hold_fdre_C_D)         0.121     1.277    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.677ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.467%)  route 0.263ns (58.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.621     1.646    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.691 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.204     1.895    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.921 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.556     2.476    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X45Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     2.617 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.263     2.880    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[15]
    SLICE_X41Y87         LUT6 (Prop_lut6_I0_O)        0.045     2.925 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     2.925    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X41Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.820     1.186    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X41Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.030     1.156    
    SLICE_X41Y87         FDRE (Hold_fdre_C_D)         0.092     1.248    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  1.677    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TX_BUFFER/TxFIFO/inst/rdata_odd_vld_s_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 0.605ns (9.622%)  route 5.683ns (90.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          2.759     6.353    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rstn
    SLICE_X57Y73         LUT1 (Prop_lut1_I0_O)        0.149     6.502 f  design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/txfifo_full_i_2/O
                         net (fo=191, routed)         2.923     9.426    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_1
    SLICE_X78Y39         FDCE                                         f  design_2_i/TX_BUFFER/TxFIFO/inst/rdata_odd_vld_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.559    12.738    design_2_i/TX_BUFFER/TxFIFO/inst/clk
    SLICE_X78Y39         FDCE                                         r  design_2_i/TX_BUFFER/TxFIFO/inst/rdata_odd_vld_s_reg/C
                         clock pessimism              0.115    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X78Y39         FDCE (Recov_fdce_C_CLR)     -0.613    12.086    design_2_i/TX_BUFFER/TxFIFO/inst/rdata_odd_vld_s_reg
  -------------------------------------------------------------------
                         required time                         12.086    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TX_BUFFER/TxFIFO/inst/wr_ptr_pattern_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.605ns (9.816%)  route 5.558ns (90.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          2.759     6.353    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rstn
    SLICE_X57Y73         LUT1 (Prop_lut1_I0_O)        0.149     6.502 f  design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/txfifo_full_i_2/O
                         net (fo=191, routed)         2.799     9.301    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_1
    SLICE_X78Y43         FDCE                                         f  design_2_i/TX_BUFFER/TxFIFO/inst/wr_ptr_pattern_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.561    12.740    design_2_i/TX_BUFFER/TxFIFO/inst/clk
    SLICE_X78Y43         FDCE                                         r  design_2_i/TX_BUFFER/TxFIFO/inst/wr_ptr_pattern_reg[10]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X78Y43         FDCE (Recov_fdce_C_CLR)     -0.613    12.088    design_2_i/TX_BUFFER/TxFIFO/inst/wr_ptr_pattern_reg[10]
  -------------------------------------------------------------------
                         required time                         12.088    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TX_BUFFER/TxFIFO/inst/wr_ptr_pattern_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.605ns (9.816%)  route 5.558ns (90.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          2.759     6.353    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rstn
    SLICE_X57Y73         LUT1 (Prop_lut1_I0_O)        0.149     6.502 f  design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/txfifo_full_i_2/O
                         net (fo=191, routed)         2.799     9.301    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_1
    SLICE_X78Y43         FDCE                                         f  design_2_i/TX_BUFFER/TxFIFO/inst/wr_ptr_pattern_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.561    12.740    design_2_i/TX_BUFFER/TxFIFO/inst/clk
    SLICE_X78Y43         FDCE                                         r  design_2_i/TX_BUFFER/TxFIFO/inst/wr_ptr_pattern_reg[11]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X78Y43         FDCE (Recov_fdce_C_CLR)     -0.613    12.088    design_2_i/TX_BUFFER/TxFIFO/inst/wr_ptr_pattern_reg[11]
  -------------------------------------------------------------------
                         required time                         12.088    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TX_BUFFER/TxFIFO/inst/wr_ptr_pattern_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.605ns (9.816%)  route 5.558ns (90.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          2.759     6.353    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rstn
    SLICE_X57Y73         LUT1 (Prop_lut1_I0_O)        0.149     6.502 f  design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/txfifo_full_i_2/O
                         net (fo=191, routed)         2.799     9.301    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_1
    SLICE_X78Y43         FDCE                                         f  design_2_i/TX_BUFFER/TxFIFO/inst/wr_ptr_pattern_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.561    12.740    design_2_i/TX_BUFFER/TxFIFO/inst/clk
    SLICE_X78Y43         FDCE                                         r  design_2_i/TX_BUFFER/TxFIFO/inst/wr_ptr_pattern_reg[8]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X78Y43         FDCE (Recov_fdce_C_CLR)     -0.613    12.088    design_2_i/TX_BUFFER/TxFIFO/inst/wr_ptr_pattern_reg[8]
  -------------------------------------------------------------------
                         required time                         12.088    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TX_BUFFER/TxFIFO/inst/wr_ptr_pattern_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.605ns (9.816%)  route 5.558ns (90.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          2.759     6.353    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rstn
    SLICE_X57Y73         LUT1 (Prop_lut1_I0_O)        0.149     6.502 f  design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/txfifo_full_i_2/O
                         net (fo=191, routed)         2.799     9.301    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_1
    SLICE_X78Y43         FDCE                                         f  design_2_i/TX_BUFFER/TxFIFO/inst/wr_ptr_pattern_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.561    12.740    design_2_i/TX_BUFFER/TxFIFO/inst/clk
    SLICE_X78Y43         FDCE                                         r  design_2_i/TX_BUFFER/TxFIFO/inst/wr_ptr_pattern_reg[9]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X78Y43         FDCE (Recov_fdce_C_CLR)     -0.613    12.088    design_2_i/TX_BUFFER/TxFIFO/inst/wr_ptr_pattern_reg[9]
  -------------------------------------------------------------------
                         required time                         12.088    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TX_BUFFER/TxFIFO/inst/rd_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 0.605ns (9.824%)  route 5.553ns (90.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          2.759     6.353    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rstn
    SLICE_X57Y73         LUT1 (Prop_lut1_I0_O)        0.149     6.502 f  design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/txfifo_full_i_2/O
                         net (fo=191, routed)         2.794     9.296    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_1
    SLICE_X74Y40         FDCE                                         f  design_2_i/TX_BUFFER/TxFIFO/inst/rd_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.557    12.736    design_2_i/TX_BUFFER/TxFIFO/inst/clk
    SLICE_X74Y40         FDCE                                         r  design_2_i/TX_BUFFER/TxFIFO/inst/rd_ptr_reg_reg[0]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X74Y40         FDCE (Recov_fdce_C_CLR)     -0.613    12.084    design_2_i/TX_BUFFER/TxFIFO/inst/rd_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.084    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TX_BUFFER/TxFIFO/inst/rd_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 0.605ns (9.824%)  route 5.553ns (90.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          2.759     6.353    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rstn
    SLICE_X57Y73         LUT1 (Prop_lut1_I0_O)        0.149     6.502 f  design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/txfifo_full_i_2/O
                         net (fo=191, routed)         2.794     9.296    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_1
    SLICE_X74Y40         FDCE                                         f  design_2_i/TX_BUFFER/TxFIFO/inst/rd_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.557    12.736    design_2_i/TX_BUFFER/TxFIFO/inst/clk
    SLICE_X74Y40         FDCE                                         r  design_2_i/TX_BUFFER/TxFIFO/inst/rd_ptr_reg_reg[1]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X74Y40         FDCE (Recov_fdce_C_CLR)     -0.613    12.084    design_2_i/TX_BUFFER/TxFIFO/inst/rd_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.084    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TX_BUFFER/TxFIFO/inst/rd_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 0.605ns (9.824%)  route 5.553ns (90.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          2.759     6.353    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rstn
    SLICE_X57Y73         LUT1 (Prop_lut1_I0_O)        0.149     6.502 f  design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/txfifo_full_i_2/O
                         net (fo=191, routed)         2.794     9.296    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_1
    SLICE_X74Y40         FDCE                                         f  design_2_i/TX_BUFFER/TxFIFO/inst/rd_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.557    12.736    design_2_i/TX_BUFFER/TxFIFO/inst/clk
    SLICE_X74Y40         FDCE                                         r  design_2_i/TX_BUFFER/TxFIFO/inst/rd_ptr_reg_reg[2]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X74Y40         FDCE (Recov_fdce_C_CLR)     -0.613    12.084    design_2_i/TX_BUFFER/TxFIFO/inst/rd_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.084    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TX_BUFFER/TxFIFO/inst/rd_ptr_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 0.605ns (9.824%)  route 5.553ns (90.176%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          2.759     6.353    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rstn
    SLICE_X57Y73         LUT1 (Prop_lut1_I0_O)        0.149     6.502 f  design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/txfifo_full_i_2/O
                         net (fo=191, routed)         2.794     9.296    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_1
    SLICE_X74Y40         FDCE                                         f  design_2_i/TX_BUFFER/TxFIFO/inst/rd_ptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.557    12.736    design_2_i/TX_BUFFER/TxFIFO/inst/clk
    SLICE_X74Y40         FDCE                                         r  design_2_i/TX_BUFFER/TxFIFO/inst/rd_ptr_reg_reg[3]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X74Y40         FDCE (Recov_fdce_C_CLR)     -0.613    12.084    design_2_i/TX_BUFFER/TxFIFO/inst/rd_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.084    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/TX_BUFFER/TxFIFO/inst/txfifo_full_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 0.605ns (9.823%)  route 5.554ns (90.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          2.759     6.353    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/rstn
    SLICE_X57Y73         LUT1 (Prop_lut1_I0_O)        0.149     6.502 f  design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst/txfifo_full_i_2/O
                         net (fo=191, routed)         2.795     9.297    design_2_i/TX_BUFFER/TxFIFO/inst/axis_stream_txfifo_v2_0_S00_AXI_inst_n_1
    SLICE_X79Y43         FDCE                                         f  design_2_i/TX_BUFFER/TxFIFO/inst/txfifo_full_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.561    12.740    design_2_i/TX_BUFFER/TxFIFO/inst/clk
    SLICE_X79Y43         FDCE                                         r  design_2_i/TX_BUFFER/TxFIFO/inst/txfifo_full_reg/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X79Y43         FDCE (Recov_fdce_C_CLR)     -0.613    12.088    design_2_i/TX_BUFFER/TxFIFO/inst/txfifo_full_reg
  -------------------------------------------------------------------
                         required time                         12.088    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  2.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.226ns (19.161%)  route 0.954ns (80.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.552     0.888    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X40Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.128     1.016 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           0.554     1.570    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q[3]
    SLICE_X62Y82         LUT2 (Prop_lut2_I0_O)        0.098     1.668 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_3/O
                         net (fo=17, routed)          0.399     2.067    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    SLICE_X50Y81         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.013     1.379    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.056     1.435 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.435    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.078     1.513 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     1.897    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/C
                         clock pessimism             -0.030     1.867    
    SLICE_X50Y81         FDCE (Remov_fdce_C_CLR)      0.012     1.879    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.341%)  route 0.470ns (71.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.574     0.910    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X64Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.141     1.051 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.221     1.272    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X64Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.317 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/sync_1stg[3]_i_1/O
                         net (fo=21, routed)          0.249     1.566    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X60Y85         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.843     1.209    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X60Y85         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[0]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X60Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.341%)  route 0.470ns (71.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.574     0.910    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X64Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.141     1.051 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.221     1.272    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X64Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.317 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/sync_1stg[3]_i_1/O
                         net (fo=21, routed)          0.249     1.566    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X60Y85         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.843     1.209    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X60Y85         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[1]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X60Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qempty_sticky_q_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.183ns (30.323%)  route 0.420ns (69.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.574     0.910    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/clk
    SLICE_X64Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.141     1.051 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.228     1.279    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X64Y83         LUT3 (Prop_lut3_I0_O)        0.042     1.321 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/w_bnext_q[2]_i_3/O
                         net (fo=26, routed)          0.193     1.513    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X65Y77         FDPE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qempty_sticky_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.835     1.201    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X65Y77         FDPE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qempty_sticky_q_reg/C
                         clock pessimism             -0.283     0.918    
    SLICE_X65Y77         FDPE (Remov_fdpe_C_PRE)     -0.157     0.761    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qempty_sticky_q_reg
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/fill_wr_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.183ns (28.706%)  route 0.454ns (71.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.574     0.910    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/clk
    SLICE_X64Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.141     1.051 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.228     1.279    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X64Y83         LUT3 (Prop_lut3_I0_O)        0.042     1.321 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/w_bnext_q[2]_i_3/O
                         net (fo=26, routed)          0.227     1.547    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X63Y76         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/fill_wr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.833     1.199    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X63Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/fill_wr_reg[1]/C
                         clock pessimism             -0.264     0.935    
    SLICE_X63Y76         FDCE (Remov_fdce_C_CLR)     -0.154     0.781    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/fill_wr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/fill_wr_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.183ns (28.706%)  route 0.454ns (71.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.574     0.910    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/clk
    SLICE_X64Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.141     1.051 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.228     1.279    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X64Y83         LUT3 (Prop_lut3_I0_O)        0.042     1.321 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/w_bnext_q[2]_i_3/O
                         net (fo=26, routed)          0.227     1.547    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X63Y76         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/fill_wr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.833     1.199    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X63Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/fill_wr_reg[2]/C
                         clock pessimism             -0.264     0.935    
    SLICE_X63Y76         FDCE (Remov_fdce_C_CLR)     -0.154     0.781    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/fill_wr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/q_afull_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.183ns (28.706%)  route 0.454ns (71.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.574     0.910    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/clk
    SLICE_X64Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.141     1.051 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.228     1.279    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X64Y83         LUT3 (Prop_lut3_I0_O)        0.042     1.321 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/w_bnext_q[2]_i_3/O
                         net (fo=26, routed)          0.227     1.547    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X63Y76         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/q_afull_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.833     1.199    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X63Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/q_afull_reg/C
                         clock pessimism             -0.264     0.935    
    SLICE_X63Y76         FDCE (Remov_fdce_C_CLR)     -0.154     0.781    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/q_afull_reg
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qfull_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.183ns (28.706%)  route 0.454ns (71.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.574     0.910    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/clk
    SLICE_X64Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.141     1.051 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.228     1.279    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/rrstn_s
    SLICE_X64Y83         LUT3 (Prop_lut3_I0_O)        0.042     1.321 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr/w_bnext_q[2]_i_3/O
                         net (fo=26, routed)          0.227     1.547    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rrstn_syncr_n_0
    SLICE_X63Y76         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qfull_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.833     1.199    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X63Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qfull_reg/C
                         clock pessimism             -0.264     0.935    
    SLICE_X63Y76         FDCE (Remov_fdce_C_CLR)     -0.154     0.781    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qfull_reg
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/fill_rd_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.009%)  route 0.589ns (75.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.574     0.910    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X64Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.141     1.051 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.221     1.272    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X64Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.317 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/sync_1stg[3]_i_1/O
                         net (fo=21, routed)          0.368     1.684    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X58Y85         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/fill_rd_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.842     1.208    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X58Y85         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/fill_rd_reg[0]/C
                         clock pessimism             -0.264     0.944    
    SLICE_X58Y85         FDCE (Remov_fdce_C_CLR)     -0.067     0.877    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/fill_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/fill_rd_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.009%)  route 0.589ns (75.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.574     0.910    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/clk
    SLICE_X64Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.141     1.051 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/Q
                         net (fo=1, routed)           0.221     1.272    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/wrstn_s
    SLICE_X64Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.317 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr/sync_1stg[3]_i_1/O
                         net (fo=21, routed)          0.368     1.684    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wrstn_syncr_n_0
    SLICE_X58Y85         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/fill_rd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.842     1.208    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X58Y85         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/fill_rd_reg[1]/C
                         clock pessimism             -0.264     0.944    
    SLICE_X58Y85         FDCE (Remov_fdce_C_CLR)     -0.067     0.877    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/fill_rd_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.808    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txclk
  To Clock:  txclk

Setup :            0  Failing Endpoints,  Worst Slack       14.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.702ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.529ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[0]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.580ns (11.631%)  route 4.407ns (88.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.740ns = ( 27.740 - 20.000 ) 
    Source Clock Delay      (SCD):    9.522ns
    Clock Pessimism Removal (CPR):    1.771ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.709     9.522    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X67Y82         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     9.978 r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           2.847    12.825    design_2_i/led_driver_0/inst/rstn
    SLICE_X110Y50        LUT1 (Prop_lut1_I0_O)        0.124    12.949 f  design_2_i/led_driver_0/inst/micro_count[0]_i_2/O
                         net (fo=26, routed)          1.560    14.509    design_2_i/led_driver_0/inst/micro_count[0]_i_2_n_0
    SLICE_X112Y42        FDCE                                         f  design_2_i/led_driver_0/inst/micro_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866    23.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100    23.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171    23.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743    24.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559    24.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332    25.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.698    27.740    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y42        FDCE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[0]/C
                         clock pessimism              1.771    29.511    
                         clock uncertainty           -0.154    29.357    
    SLICE_X112Y42        FDCE (Recov_fdce_C_CLR)     -0.319    29.038    design_2_i/led_driver_0/inst/micro_count_reg[0]
  -------------------------------------------------------------------
                         required time                         29.038    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                 14.529    

Slack (MET) :             14.529ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[1]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.580ns (11.631%)  route 4.407ns (88.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.740ns = ( 27.740 - 20.000 ) 
    Source Clock Delay      (SCD):    9.522ns
    Clock Pessimism Removal (CPR):    1.771ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.709     9.522    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X67Y82         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     9.978 r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           2.847    12.825    design_2_i/led_driver_0/inst/rstn
    SLICE_X110Y50        LUT1 (Prop_lut1_I0_O)        0.124    12.949 f  design_2_i/led_driver_0/inst/micro_count[0]_i_2/O
                         net (fo=26, routed)          1.560    14.509    design_2_i/led_driver_0/inst/micro_count[0]_i_2_n_0
    SLICE_X112Y42        FDCE                                         f  design_2_i/led_driver_0/inst/micro_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866    23.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100    23.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171    23.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743    24.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559    24.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332    25.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.698    27.740    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y42        FDCE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[1]/C
                         clock pessimism              1.771    29.511    
                         clock uncertainty           -0.154    29.357    
    SLICE_X112Y42        FDCE (Recov_fdce_C_CLR)     -0.319    29.038    design_2_i/led_driver_0/inst/micro_count_reg[1]
  -------------------------------------------------------------------
                         required time                         29.038    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                 14.529    

Slack (MET) :             14.529ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[2]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.580ns (11.631%)  route 4.407ns (88.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.740ns = ( 27.740 - 20.000 ) 
    Source Clock Delay      (SCD):    9.522ns
    Clock Pessimism Removal (CPR):    1.771ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.709     9.522    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X67Y82         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     9.978 r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           2.847    12.825    design_2_i/led_driver_0/inst/rstn
    SLICE_X110Y50        LUT1 (Prop_lut1_I0_O)        0.124    12.949 f  design_2_i/led_driver_0/inst/micro_count[0]_i_2/O
                         net (fo=26, routed)          1.560    14.509    design_2_i/led_driver_0/inst/micro_count[0]_i_2_n_0
    SLICE_X112Y42        FDCE                                         f  design_2_i/led_driver_0/inst/micro_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866    23.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100    23.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171    23.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743    24.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559    24.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332    25.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.698    27.740    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y42        FDCE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[2]/C
                         clock pessimism              1.771    29.511    
                         clock uncertainty           -0.154    29.357    
    SLICE_X112Y42        FDCE (Recov_fdce_C_CLR)     -0.319    29.038    design_2_i/led_driver_0/inst/micro_count_reg[2]
  -------------------------------------------------------------------
                         required time                         29.038    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                 14.529    

Slack (MET) :             14.529ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[3]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.580ns (11.631%)  route 4.407ns (88.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.740ns = ( 27.740 - 20.000 ) 
    Source Clock Delay      (SCD):    9.522ns
    Clock Pessimism Removal (CPR):    1.771ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.709     9.522    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X67Y82         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     9.978 r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           2.847    12.825    design_2_i/led_driver_0/inst/rstn
    SLICE_X110Y50        LUT1 (Prop_lut1_I0_O)        0.124    12.949 f  design_2_i/led_driver_0/inst/micro_count[0]_i_2/O
                         net (fo=26, routed)          1.560    14.509    design_2_i/led_driver_0/inst/micro_count[0]_i_2_n_0
    SLICE_X112Y42        FDCE                                         f  design_2_i/led_driver_0/inst/micro_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866    23.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100    23.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171    23.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743    24.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559    24.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332    25.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.698    27.740    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y42        FDCE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[3]/C
                         clock pessimism              1.771    29.511    
                         clock uncertainty           -0.154    29.357    
    SLICE_X112Y42        FDCE (Recov_fdce_C_CLR)     -0.319    29.038    design_2_i/led_driver_0/inst/micro_count_reg[3]
  -------------------------------------------------------------------
                         required time                         29.038    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                 14.529    

Slack (MET) :             14.670ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[4]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 0.580ns (11.966%)  route 4.267ns (88.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.741ns = ( 27.741 - 20.000 ) 
    Source Clock Delay      (SCD):    9.522ns
    Clock Pessimism Removal (CPR):    1.771ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.709     9.522    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X67Y82         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     9.978 r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           2.847    12.825    design_2_i/led_driver_0/inst/rstn
    SLICE_X110Y50        LUT1 (Prop_lut1_I0_O)        0.124    12.949 f  design_2_i/led_driver_0/inst/micro_count[0]_i_2/O
                         net (fo=26, routed)          1.420    14.369    design_2_i/led_driver_0/inst/micro_count[0]_i_2_n_0
    SLICE_X112Y43        FDCE                                         f  design_2_i/led_driver_0/inst/micro_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866    23.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100    23.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171    23.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743    24.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559    24.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332    25.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.699    27.741    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y43        FDCE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[4]/C
                         clock pessimism              1.771    29.512    
                         clock uncertainty           -0.154    29.358    
    SLICE_X112Y43        FDCE (Recov_fdce_C_CLR)     -0.319    29.039    design_2_i/led_driver_0/inst/micro_count_reg[4]
  -------------------------------------------------------------------
                         required time                         29.039    
                         arrival time                         -14.369    
  -------------------------------------------------------------------
                         slack                                 14.670    

Slack (MET) :             14.670ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[5]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 0.580ns (11.966%)  route 4.267ns (88.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.741ns = ( 27.741 - 20.000 ) 
    Source Clock Delay      (SCD):    9.522ns
    Clock Pessimism Removal (CPR):    1.771ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.709     9.522    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X67Y82         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     9.978 r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           2.847    12.825    design_2_i/led_driver_0/inst/rstn
    SLICE_X110Y50        LUT1 (Prop_lut1_I0_O)        0.124    12.949 f  design_2_i/led_driver_0/inst/micro_count[0]_i_2/O
                         net (fo=26, routed)          1.420    14.369    design_2_i/led_driver_0/inst/micro_count[0]_i_2_n_0
    SLICE_X112Y43        FDCE                                         f  design_2_i/led_driver_0/inst/micro_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866    23.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100    23.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171    23.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743    24.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559    24.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332    25.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.699    27.741    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y43        FDCE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[5]/C
                         clock pessimism              1.771    29.512    
                         clock uncertainty           -0.154    29.358    
    SLICE_X112Y43        FDCE (Recov_fdce_C_CLR)     -0.319    29.039    design_2_i/led_driver_0/inst/micro_count_reg[5]
  -------------------------------------------------------------------
                         required time                         29.039    
                         arrival time                         -14.369    
  -------------------------------------------------------------------
                         slack                                 14.670    

Slack (MET) :             14.670ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[6]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 0.580ns (11.966%)  route 4.267ns (88.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.741ns = ( 27.741 - 20.000 ) 
    Source Clock Delay      (SCD):    9.522ns
    Clock Pessimism Removal (CPR):    1.771ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.709     9.522    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X67Y82         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     9.978 r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           2.847    12.825    design_2_i/led_driver_0/inst/rstn
    SLICE_X110Y50        LUT1 (Prop_lut1_I0_O)        0.124    12.949 f  design_2_i/led_driver_0/inst/micro_count[0]_i_2/O
                         net (fo=26, routed)          1.420    14.369    design_2_i/led_driver_0/inst/micro_count[0]_i_2_n_0
    SLICE_X112Y43        FDCE                                         f  design_2_i/led_driver_0/inst/micro_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866    23.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100    23.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171    23.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743    24.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559    24.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332    25.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.699    27.741    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y43        FDCE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[6]/C
                         clock pessimism              1.771    29.512    
                         clock uncertainty           -0.154    29.358    
    SLICE_X112Y43        FDCE (Recov_fdce_C_CLR)     -0.319    29.039    design_2_i/led_driver_0/inst/micro_count_reg[6]
  -------------------------------------------------------------------
                         required time                         29.039    
                         arrival time                         -14.369    
  -------------------------------------------------------------------
                         slack                                 14.670    

Slack (MET) :             14.670ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[7]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 0.580ns (11.966%)  route 4.267ns (88.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.741ns = ( 27.741 - 20.000 ) 
    Source Clock Delay      (SCD):    9.522ns
    Clock Pessimism Removal (CPR):    1.771ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.709     9.522    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X67Y82         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     9.978 r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           2.847    12.825    design_2_i/led_driver_0/inst/rstn
    SLICE_X110Y50        LUT1 (Prop_lut1_I0_O)        0.124    12.949 f  design_2_i/led_driver_0/inst/micro_count[0]_i_2/O
                         net (fo=26, routed)          1.420    14.369    design_2_i/led_driver_0/inst/micro_count[0]_i_2_n_0
    SLICE_X112Y43        FDCE                                         f  design_2_i/led_driver_0/inst/micro_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866    23.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100    23.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171    23.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743    24.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559    24.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332    25.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.699    27.741    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y43        FDCE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[7]/C
                         clock pessimism              1.771    29.512    
                         clock uncertainty           -0.154    29.358    
    SLICE_X112Y43        FDCE (Recov_fdce_C_CLR)     -0.319    29.039    design_2_i/led_driver_0/inst/micro_count_reg[7]
  -------------------------------------------------------------------
                         required time                         29.039    
                         arrival time                         -14.369    
  -------------------------------------------------------------------
                         slack                                 14.670    

Slack (MET) :             14.820ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[10]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.580ns (12.348%)  route 4.117ns (87.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.741ns = ( 27.741 - 20.000 ) 
    Source Clock Delay      (SCD):    9.522ns
    Clock Pessimism Removal (CPR):    1.771ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.709     9.522    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X67Y82         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     9.978 r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           2.847    12.825    design_2_i/led_driver_0/inst/rstn
    SLICE_X110Y50        LUT1 (Prop_lut1_I0_O)        0.124    12.949 f  design_2_i/led_driver_0/inst/micro_count[0]_i_2/O
                         net (fo=26, routed)          1.270    14.219    design_2_i/led_driver_0/inst/micro_count[0]_i_2_n_0
    SLICE_X112Y44        FDCE                                         f  design_2_i/led_driver_0/inst/micro_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866    23.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100    23.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171    23.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743    24.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559    24.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332    25.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.699    27.741    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y44        FDCE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[10]/C
                         clock pessimism              1.771    29.512    
                         clock uncertainty           -0.154    29.358    
    SLICE_X112Y44        FDCE (Recov_fdce_C_CLR)     -0.319    29.039    design_2_i/led_driver_0/inst/micro_count_reg[10]
  -------------------------------------------------------------------
                         required time                         29.039    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                 14.820    

Slack (MET) :             14.820ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[11]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.580ns (12.348%)  route 4.117ns (87.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.741ns = ( 27.741 - 20.000 ) 
    Source Clock Delay      (SCD):    9.522ns
    Clock Pessimism Removal (CPR):    1.771ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.709     9.522    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X67Y82         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     9.978 r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           2.847    12.825    design_2_i/led_driver_0/inst/rstn
    SLICE_X110Y50        LUT1 (Prop_lut1_I0_O)        0.124    12.949 f  design_2_i/led_driver_0/inst/micro_count[0]_i_2/O
                         net (fo=26, routed)          1.270    14.219    design_2_i/led_driver_0/inst/micro_count[0]_i_2_n_0
    SLICE_X112Y44        FDCE                                         f  design_2_i/led_driver_0/inst/micro_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866    23.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100    23.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    23.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171    23.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743    24.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559    24.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332    25.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.699    27.741    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y44        FDCE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[11]/C
                         clock pessimism              1.771    29.512    
                         clock uncertainty           -0.154    29.358    
    SLICE_X112Y44        FDCE (Recov_fdce_C_CLR)     -0.319    29.039    design_2_i/led_driver_0/inst/micro_count_reg[11]
  -------------------------------------------------------------------
                         required time                         29.039    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                 14.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr/sync_1stg_reg[0]/CLR
                            (removal check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.187ns (30.840%)  route 0.419ns (69.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.074ns
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    1.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.575     2.909    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X67Y82         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.141     3.050 r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.212     3.262    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.046     3.308 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         0.207     3.515    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]_1
    SLICE_X62Y82         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr/sync_1stg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.842     4.074    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr/CLK
    SLICE_X62Y82         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr/sync_1stg_reg[0]/C
                         clock pessimism             -1.132     2.942    
    SLICE_X62Y82         FDCE (Remov_fdce_C_CLR)     -0.129     2.813    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr/sync_1stg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/CLR
                            (removal check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.187ns (30.840%)  route 0.419ns (69.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.074ns
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    1.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.575     2.909    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X67Y82         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.141     3.050 r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.212     3.262    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.046     3.308 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         0.207     3.515    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]_1
    SLICE_X62Y82         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.842     4.074    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr/CLK
    SLICE_X62Y82         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]/C
                         clock pessimism             -1.132     2.942    
    SLICE_X62Y82         FDCE (Remov_fdce_C_CLR)     -0.129     2.813    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rrstn_syncr/sync_2stg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_1stg_reg[0]/CLR
                            (removal check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.187ns (30.840%)  route 0.419ns (69.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.074ns
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    1.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.575     2.909    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X67Y82         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.141     3.050 r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.212     3.262    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.046     3.308 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         0.207     3.515    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]_1
    SLICE_X62Y82         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_1stg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.842     4.074    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/CLK
    SLICE_X62Y82         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_1stg_reg[0]/C
                         clock pessimism             -1.132     2.942    
    SLICE_X62Y82         FDCE (Remov_fdce_C_CLR)     -0.129     2.813    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_1stg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/CLR
                            (removal check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.187ns (30.840%)  route 0.419ns (69.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.074ns
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    1.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.575     2.909    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X67Y82         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.141     3.050 r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.212     3.262    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.046     3.308 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         0.207     3.515    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]_1
    SLICE_X62Y82         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.842     4.074    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/CLK
    SLICE_X62Y82         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]/C
                         clock pessimism             -1.132     2.942    
    SLICE_X62Y82         FDCE (Remov_fdce_C_CLR)     -0.129     2.813    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wrstn_syncr/sync_2stg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[12]/CLR
                            (removal check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.187ns (31.558%)  route 0.406ns (68.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.075ns
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    1.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.575     2.909    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X67Y82         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.141     3.050 r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.212     3.262    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.046     3.308 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         0.193     3.501    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X63Y83         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.843     4.075    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X63Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[12]/C
                         clock pessimism             -1.132     2.943    
    SLICE_X63Y83         FDCE (Remov_fdce_C_CLR)     -0.154     2.789    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.789    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[13]/CLR
                            (removal check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.187ns (31.558%)  route 0.406ns (68.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.075ns
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    1.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.575     2.909    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X67Y82         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.141     3.050 r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.212     3.262    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.046     3.308 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         0.193     3.501    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X63Y83         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.843     4.075    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X63Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[13]/C
                         clock pessimism             -1.132     2.943    
    SLICE_X63Y83         FDCE (Remov_fdce_C_CLR)     -0.154     2.789    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.789    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[14]/CLR
                            (removal check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.187ns (31.558%)  route 0.406ns (68.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.075ns
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    1.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.575     2.909    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X67Y82         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.141     3.050 r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.212     3.262    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.046     3.308 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         0.193     3.501    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X63Y83         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.843     4.075    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X63Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[14]/C
                         clock pessimism             -1.132     2.943    
    SLICE_X63Y83         FDCE (Remov_fdce_C_CLR)     -0.154     2.789    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.789    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[15]/CLR
                            (removal check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.187ns (31.558%)  route 0.406ns (68.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.075ns
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    1.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.575     2.909    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X67Y82         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.141     3.050 r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.212     3.262    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.046     3.308 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         0.193     3.501    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X63Y83         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.843     4.075    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X63Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[15]/C
                         clock pessimism             -1.132     2.943    
    SLICE_X63Y83         FDCE (Remov_fdce_C_CLR)     -0.154     2.789    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.789    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[16]/CLR
                            (removal check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.187ns (31.558%)  route 0.406ns (68.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.075ns
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    1.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.575     2.909    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X67Y82         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.141     3.050 r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.212     3.262    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.046     3.308 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         0.193     3.501    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X63Y83         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.843     4.075    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X63Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[16]/C
                         clock pessimism             -1.132     2.943    
    SLICE_X63Y83         FDCE (Remov_fdce_C_CLR)     -0.154     2.789    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.789    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[17]/CLR
                            (removal check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.187ns (31.558%)  route 0.406ns (68.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.075ns
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    1.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.575     2.909    design_2_i/RESETS/txclk_reset_domain/U0/slowest_sync_clk
    SLICE_X67Y82         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.141     3.050 r  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.212     3.262    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/tx_rstn
    SLICE_X64Y82         LUT2 (Prop_lut2_I1_O)        0.046     3.308 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         0.193     3.501    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X63Y83         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.843     4.075    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X63Y83         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[17]/C
                         clock pessimism             -1.132     2.943    
    SLICE_X63Y83         FDCE (Remov_fdce_C_CLR)     -0.154     2.789    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.789    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  0.713    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.990ns  (logic 0.124ns (6.232%)  route 1.866ns (93.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.866     1.866    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124     1.990 r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.990    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X43Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.654     2.833    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X43Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.045ns (5.714%)  route 0.743ns (94.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.743     0.743    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.045     0.788 r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.788    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X43Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.911     1.277    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X43Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.670ns  (logic 0.580ns (12.420%)  route 4.090ns (87.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          4.090     7.684    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X72Y43         LUT1 (Prop_lut1_I0_O)        0.124     7.808 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     7.808    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X72Y43         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.559     2.738    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X72Y43         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.767ns  (logic 0.580ns (12.167%)  route 4.187ns (87.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.731     3.025    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X70Y40         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y40         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.395     6.876    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y29         LUT1 (Prop_lut1_I0_O)        0.124     7.000 f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.792     7.792    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y29         FDCE                                         f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.569     2.748    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y29         FDCE                                         r  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.767ns  (logic 0.580ns (12.167%)  route 4.187ns (87.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.731     3.025    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X70Y40         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y40         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.395     6.876    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y29         LUT1 (Prop_lut1_I0_O)        0.124     7.000 f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.792     7.792    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y29         FDCE                                         f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.569     2.748    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y29         FDCE                                         r  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.767ns  (logic 0.580ns (12.167%)  route 4.187ns (87.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.731     3.025    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X70Y40         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y40         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.395     6.876    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y29         LUT1 (Prop_lut1_I0_O)        0.124     7.000 f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.792     7.792    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X17Y29         FDCE                                         f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.569     2.748    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X17Y29         FDCE                                         r  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.353ns  (logic 0.606ns (13.921%)  route 3.747ns (86.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.731     3.025    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X70Y40         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y40         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.395     6.876    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y29         LUT1 (Prop_lut1_I0_O)        0.150     7.026 f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.352     7.378    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X23Y28         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.566     2.745    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X23Y28         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.353ns  (logic 0.606ns (13.921%)  route 3.747ns (86.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.731     3.025    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X70Y40         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y40         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.395     6.876    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y29         LUT1 (Prop_lut1_I0_O)        0.150     7.026 f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.352     7.378    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X23Y28         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.566     2.745    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X23Y28         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.353ns  (logic 0.606ns (13.921%)  route 3.747ns (86.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.731     3.025    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X70Y40         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y40         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.395     6.876    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y29         LUT1 (Prop_lut1_I0_O)        0.150     7.026 f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.352     7.378    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X23Y28         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.566     2.745    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X23Y28         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.705ns  (logic 0.610ns (16.464%)  route 3.095ns (83.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.731     3.025    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X70Y40         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y40         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.563     6.044    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y30         LUT1 (Prop_lut1_I0_O)        0.154     6.198 f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     6.730    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y30         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.484     2.663    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y30         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.705ns  (logic 0.610ns (16.464%)  route 3.095ns (83.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.731     3.025    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X70Y40         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y40         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.563     6.044    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y30         LUT1 (Prop_lut1_I0_O)        0.154     6.198 f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     6.730    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y30         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.484     2.663    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y30         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.705ns  (logic 0.610ns (16.464%)  route 3.095ns (83.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.731     3.025    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X70Y40         FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y40         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.563     6.044    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y30         LUT1 (Prop_lut1_I0_O)        0.154     6.198 f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     6.730    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y30         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.484     2.663    design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y30         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.492%)  route 0.116ns (41.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.542     0.878    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/s_axi_ctrl_aclk
    SLICE_X50Y72         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.164     1.042 r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/Q
                         net (fo=1, routed)           0.116     1.158    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/src_in
    SLICE_X50Y72         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.807     1.173    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/dest_clk
    SLICE_X50Y72         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.148ns (58.611%)  route 0.105ns (41.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.570     0.906    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X54Y82         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.105     1.158    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X54Y82         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.837     1.203    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X54Y82         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.271%)  route 0.157ns (52.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.547     0.883    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X49Y69         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.157     1.181    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X48Y69         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.814     1.180    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X48Y69         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.480%)  route 0.167ns (50.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.540     0.876    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X50Y73         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164     1.040 r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.167     1.207    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X48Y73         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.809     1.175    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X48Y73         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.103%)  route 0.186ns (56.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.546     0.882    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X51Y67         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.186     1.209    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X46Y67         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.816     1.182    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X46Y67         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.324%)  route 0.200ns (58.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.546     0.882    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X51Y67         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.200     1.223    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X51Y67         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.812     1.178    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X51Y67         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.707%)  route 0.214ns (60.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.545     0.881    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/s_axi_ctrl_aclk
    SLICE_X51Y68         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/Q
                         net (fo=1, routed)           0.214     1.236    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/src_in
    SLICE_X51Y68         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.811     1.177    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/dest_clk
    SLICE_X51Y68         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.814%)  route 0.228ns (58.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.540     0.876    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X50Y73         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164     1.040 r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.228     1.268    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X50Y73         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.805     1.171    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X50Y73         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.350%)  route 0.324ns (69.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.547     0.883    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X49Y69         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.324     1.347    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X48Y73         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.809     1.175    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X48Y73         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.662%)  route 0.309ns (65.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.570     0.906    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X54Y82         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.309     1.379    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X51Y81         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.811     1.177    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X51Y81         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  txclk
  To Clock:  clk_fpga_0

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.510ns  (logic 0.225ns (4.989%)  route 4.285ns (95.011%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -2.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.060ns
    Source Clock Delay      (SCD):    6.150ns = ( 16.150 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644    12.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    13.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850    14.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124    14.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000    14.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    14.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872    15.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693    16.150 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562    17.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.813 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.989    19.802    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG
    SLICE_X62Y81         LUT1 (Prop_lut1_I0_O)        0.124    19.926 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_i_1/O
                         net (fo=1, routed)           0.735    20.660    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/D0
    SLICE_X50Y81         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866     3.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100     3.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171     3.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743     4.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.064ns  (logic 1.336ns (64.737%)  route 0.728ns (35.263%))
  Logic Levels:           0  
  Clock Path Skew:        -6.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.704     9.517    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/WCLK
    SLICE_X62Y79         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    10.853 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMC/O
                         net (fo=1, routed)           0.728    11.581    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout0[4]
    SLICE_X60Y75         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.523     2.702    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X60Y75         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[4]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.021ns  (logic 1.344ns (66.503%)  route 0.677ns (33.497%))
  Logic Levels:           0  
  Clock Path Skew:        -6.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    9.522ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.709     9.522    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/WCLK
    SLICE_X62Y83         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344    10.866 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA/O
                         net (fo=1, routed)           0.677    11.543    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout0[12]
    SLICE_X60Y80         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.529     2.708    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X60Y80         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[12]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.979ns  (logic 1.343ns (67.855%)  route 0.636ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        -6.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    9.512ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.699     9.512    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/WCLK
    SLICE_X62Y76         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    10.855 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMB/O
                         net (fo=1, routed)           0.636    11.491    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout0[20]
    SLICE_X57Y75         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.520     2.699    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X57Y75         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[20]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_30_35/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.965ns  (logic 1.336ns (67.995%)  route 0.629ns (32.005%))
  Logic Levels:           0  
  Clock Path Skew:        -6.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    9.514ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.701     9.514    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_30_35/WCLK
    SLICE_X58Y78         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_30_35/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    10.850 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_30_35/RAMC/O
                         net (fo=1, routed)           0.629    11.479    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout0[34]
    SLICE_X58Y75         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.520     2.699    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X58Y75         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[34]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.956ns  (logic 1.336ns (68.288%)  route 0.620ns (31.712%))
  Logic Levels:           0  
  Clock Path Skew:        -6.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.704     9.517    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/WCLK
    SLICE_X58Y81         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    10.853 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMC/O
                         net (fo=1, routed)           0.620    11.473    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout0[46]
    SLICE_X60Y79         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.529     2.708    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X60Y79         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[46]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.960ns  (logic 1.344ns (68.584%)  route 0.616ns (31.416%))
  Logic Levels:           0  
  Clock Path Skew:        -6.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    9.512ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.699     9.512    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/WCLK
    SLICE_X62Y76         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344    10.856 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMA/O
                         net (fo=1, routed)           0.616    11.471    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout0[18]
    SLICE_X58Y75         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.520     2.699    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X58Y75         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[18]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.937ns  (logic 1.309ns (67.564%)  route 0.628ns (32.436%))
  Logic Levels:           0  
  Clock Path Skew:        -6.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    9.517ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.704     9.517    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/WCLK
    SLICE_X62Y79         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309    10.826 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.628    11.454    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout0[1]
    SLICE_X60Y75         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.523     2.702    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X60Y75         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.936ns  (logic 1.314ns (67.885%)  route 0.622ns (32.115%))
  Logic Levels:           0  
  Clock Path Skew:        -6.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    9.512ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.699     9.512    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/WCLK
    SLICE_X62Y76         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314    10.826 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_18_23/RAMC_D1/O
                         net (fo=1, routed)           0.622    11.447    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout0[23]
    SLICE_X56Y77         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.523     2.702    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X56Y77         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[23]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.919ns  (logic 1.309ns (68.201%)  route 0.610ns (31.799%))
  Logic Levels:           0  
  Clock Path Skew:        -6.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    9.522ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850     4.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124     4.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     4.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     4.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872     5.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693     6.150 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562     7.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.813 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.709     9.522    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/WCLK
    SLICE_X62Y83         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309    10.831 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_12_17/RAMA_D1/O
                         net (fo=1, routed)           0.610    11.441    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout0[13]
    SLICE_X60Y80         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.529     2.708    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X60Y80         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.148ns (49.509%)  route 0.151ns (50.491%))
  Logic Levels:           0  
  Clock Path Skew:        -1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.568     2.902    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X66Y75         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.148     3.050 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[3]/Q
                         net (fo=8, routed)           0.151     3.201    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]_0[3]
    SLICE_X64Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.833     1.199    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/clk
    SLICE_X64Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.190%)  route 0.150ns (47.810%))
  Logic Levels:           0  
  Clock Path Skew:        -1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.575     2.909    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/CLK
    SLICE_X58Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.164     3.073 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[1]/Q
                         net (fo=7, routed)           0.150     3.223    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]_0[1]
    SLICE_X59Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.841     1.207    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X59Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.134%)  route 0.151ns (47.866%))
  Logic Levels:           0  
  Clock Path Skew:        -1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.575     2.909    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/CLK
    SLICE_X58Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.164     3.073 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[0]/Q
                         net (fo=7, routed)           0.151     3.223    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]_0[0]
    SLICE_X59Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.841     1.207    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X59Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.267%)  route 0.206ns (55.733%))
  Logic Levels:           0  
  Clock Path Skew:        -1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.568     2.902    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X66Y75         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.164     3.066 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[2]/Q
                         net (fo=8, routed)           0.206     3.272    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]_0[2]
    SLICE_X67Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.833     1.199    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/clk
    SLICE_X67Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.887%)  route 0.223ns (60.112%))
  Logic Levels:           0  
  Clock Path Skew:        -1.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.575     2.909    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/CLK
    SLICE_X58Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.148     3.057 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[3]/Q
                         net (fo=7, routed)           0.223     3.280    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]_0
    SLICE_X58Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.842     1.208    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X58Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qempty_sticky_q_reg/C
                            (rising edge-triggered cell FDPE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qempty_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.575     2.909    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/CLK
    SLICE_X57Y85         FDPE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qempty_sticky_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDPE (Prop_fdpe_C_Q)         0.141     3.050 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qempty_sticky_q_reg/Q
                         net (fo=1, routed)           0.186     3.236    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/qempty_sticky_q
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.045     3.281 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/qempty_i_1__0/O
                         net (fo=1, routed)           0.000     3.281    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr_n_0
    SLICE_X58Y85         FDPE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qempty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.842     1.208    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X58Y85         FDPE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qempty_reg/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.170%)  route 0.234ns (58.830%))
  Logic Levels:           0  
  Clock Path Skew:        -1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.568     2.902    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X66Y75         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDCE (Prop_fdce_C_Q)         0.164     3.066 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rptr_reg[0]/Q
                         net (fo=7, routed)           0.234     3.300    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]_0[0]
    SLICE_X66Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.833     1.199    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/clk
    SLICE_X66Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.148ns (34.802%)  route 0.277ns (65.198%))
  Logic Levels:           0  
  Clock Path Skew:        -1.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.575     2.909    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/CLK
    SLICE_X58Y84         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDCE (Prop_fdce_C_Q)         0.148     3.057 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wptr_reg[2]/Q
                         net (fo=7, routed)           0.277     3.334    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]_0[2]
    SLICE_X58Y85         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.842     1.208    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/clk
    SLICE_X58Y85         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.071ns (4.306%)  route 1.578ns (95.694%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.667     3.002    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG
    SLICE_X62Y81         LUT1 (Prop_lut1_I0_O)        0.045     3.047 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_i_1/O
                         net (fo=1, routed)           0.313     3.359    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/D0
    SLICE_X50Y81         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.013     1.379    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.056     1.435 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.435    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.078     1.513 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     1.897    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_36_41/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.386ns (79.259%)  route 0.101ns (20.741%))
  Logic Levels:           0  
  Clock Path Skew:        -1.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.567     2.901    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_36_41/WCLK
    SLICE_X58Y76         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_36_41/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     3.287 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rgfile_reg_0_7_36_41/RAMC_D1/O
                         net (fo=1, routed)           0.101     3.388    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout0[41]
    SLICE_X57Y77         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.834     1.200    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X57Y77         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/qout_reg[41]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  spi_clk

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.526ns  (logic 0.580ns (16.451%)  route 2.946ns (83.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.293     4.887    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.011 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.653     6.664    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg_0
    SLICE_X48Y66         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467     2.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367     3.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.448     3.461    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y66         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.356ns  (logic 0.580ns (17.281%)  route 2.776ns (82.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.501ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.293     4.887    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.011 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.484     6.494    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X47Y89         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467     2.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367     3.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.318     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.431 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500     4.931    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.022 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.479     6.501    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[1]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.356ns  (logic 0.580ns (17.281%)  route 2.776ns (82.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.501ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.293     4.887    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.011 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.484     6.494    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X47Y89         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467     2.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367     3.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.318     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.431 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500     4.931    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.022 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.479     6.501    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[2]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.356ns  (logic 0.580ns (17.281%)  route 2.776ns (82.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.501ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.293     4.887    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.011 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.484     6.494    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X47Y89         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467     2.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367     3.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.318     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.431 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500     4.931    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.022 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.479     6.501    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.356ns  (logic 0.580ns (17.281%)  route 2.776ns (82.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.501ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.293     4.887    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.011 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.484     6.494    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X47Y89         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467     2.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367     3.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.318     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.431 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500     4.931    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.022 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.479     6.501    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[4]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.356ns  (logic 0.580ns (17.281%)  route 2.776ns (82.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.501ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.293     4.887    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.011 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.484     6.494    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X47Y89         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467     2.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367     3.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.318     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.431 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500     4.931    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.022 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.479     6.501    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[4]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[23]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.356ns  (logic 0.580ns (17.281%)  route 2.776ns (82.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.501ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.293     4.887    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.011 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.484     6.494    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X47Y89         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467     2.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367     3.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.318     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.431 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500     4.931    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.022 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.479     6.501    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[23]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.356ns  (logic 0.580ns (17.281%)  route 2.776ns (82.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.501ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.293     4.887    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.011 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.484     6.494    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X46Y89         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467     2.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367     3.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.318     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.431 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500     4.931    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.022 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.479     6.501    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.356ns  (logic 0.580ns (17.281%)  route 2.776ns (82.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.501ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.293     4.887    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.011 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.484     6.494    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X46Y89         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467     2.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367     3.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.318     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.431 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500     4.931    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.022 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.479     6.501    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.356ns  (logic 0.580ns (17.281%)  route 2.776ns (82.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.501ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.293     4.887    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.011 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.484     6.494    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X46Y89         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467     2.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367     3.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.318     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.431 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500     4.931    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.022 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.479     6.501    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.670%)  route 0.174ns (48.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.552     0.888    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X49Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=9, routed)           0.174     1.203    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/DATA_WORD_0[1]
    SLICE_X49Y89         LUT6 (Prop_lut6_I1_O)        0.045     1.248 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/read_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.248    design_2_i/SPI/SPI_ip_0/inst/p_0_in__0[3]
    SLICE_X49Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.824     3.230    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X49Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.579%)  route 0.167ns (44.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.554     0.890    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=2, routed)           0.167     1.221    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[11]
    SLICE_X44Y88         LUT3 (Prop_lut3_I0_O)        0.045     1.266 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.266    design_2_i/SPI/SPI_ip_0/inst/shift_reg[11]
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.824     3.230    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[11]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.189ns (49.269%)  route 0.195ns (50.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.554     0.890    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X43Y88         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=2, routed)           0.195     1.225    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[8]
    SLICE_X46Y88         LUT3 (Prop_lut3_I0_O)        0.048     1.273 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.273    design_2_i/SPI/SPI_ip_0/inst/shift_reg[8]
    SLICE_X46Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.824     3.230    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.702%)  route 0.204ns (52.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.552     0.888    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y86         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.204     1.233    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[0]
    SLICE_X47Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.278 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.278    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_29
    SLICE_X47Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.824     3.230    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.962%)  route 0.210ns (53.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.554     0.890    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X43Y88         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=2, routed)           0.210     1.241    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[15]
    SLICE_X44Y88         LUT3 (Prop_lut3_I0_O)        0.045     1.286 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.286    design_2_i/SPI/SPI_ip_0/inst/shift_reg[15]
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.824     3.230    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[15]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.186ns (44.996%)  route 0.227ns (55.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.553     0.889    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=2, routed)           0.227     1.257    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[3]
    SLICE_X47Y88         LUT3 (Prop_lut3_I0_O)        0.045     1.302 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.302    design_2_i/SPI/SPI_ip_0/inst/shift_reg[19]
    SLICE_X47Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.824     3.230    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X47Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.574%)  route 0.213ns (50.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.554     0.890    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[13]/Q
                         net (fo=2, routed)           0.213     1.266    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[13]
    SLICE_X44Y88         LUT3 (Prop_lut3_I0_O)        0.045     1.311 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.311    design_2_i/SPI/SPI_ip_0/inst/shift_reg[13]
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.824     3.230    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.961%)  route 0.218ns (51.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.554     0.890    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X42Y88         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[10]/Q
                         net (fo=2, routed)           0.218     1.271    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[10]
    SLICE_X44Y88         LUT3 (Prop_lut3_I0_O)        0.045     1.316 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.316    design_2_i/SPI/SPI_ip_0/inst/shift_reg[10]
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.824     3.230    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[10]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_start_s_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.403%)  route 0.294ns (67.597%))
  Logic Levels:           0  
  Clock Path Skew:        2.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.552     0.888    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X49Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.294     1.323    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_38
    SLICE_X48Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_start_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.824     3.230    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X48Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_start_s_reg/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.185ns (39.998%)  route 0.278ns (60.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.553     0.889    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X47Y87         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=2, routed)           0.278     1.307    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[0]
    SLICE_X44Y88         LUT3 (Prop_lut3_I0_O)        0.044     1.351 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.351    design_2_i/SPI/SPI_ip_0/inst/shift_reg[16]
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.824     3.230    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X44Y88         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  spi_clk_4

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
                            (recovery check against rising-edge clock spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.858ns  (logic 0.580ns (15.033%)  route 3.278ns (84.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.293     4.887    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.011 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.985     6.996    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg_0
    SLICE_X47Y66         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467     2.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367     3.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.448     3.461    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y66         FDCE (Prop_fdce_C_Q)         0.367     3.828 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.346     4.173    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X47Y66         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
                            (removal check against rising-edge clock spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.186ns (12.172%)  route 1.342ns (87.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.639     0.975    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.500     1.616    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.661 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         0.842     2.503    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg_0
    SLICE_X47Y66         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.259     1.615    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y66         FDCE (Prop_fdce_C_Q)         0.175     1.790 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.204     1.993    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X47Y66         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  spi_clk_8

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
                            (recovery check against rising-edge clock spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.521ns  (logic 0.580ns (16.471%)  route 2.941ns (83.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.844     3.138    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.293     4.887    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.011 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.648     6.659    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg_0
    SLICE_X49Y66         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467     2.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367     3.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.448     3.461    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y66         FDCE (Prop_fdce_C_Q)         0.367     3.828 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.346     4.173    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.367     4.540 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.339     4.879    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X49Y66         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
                            (removal check against rising-edge clock spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.186ns (13.198%)  route 1.223ns (86.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.639     0.975    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X41Y100        FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.500     1.616    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.661 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         0.723     2.384    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg_0
    SLICE_X49Y66         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.259     1.615    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X48Y66         FDCE (Prop_fdce_C_Q)         0.175     1.790 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.204     1.993    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X47Y66         FDCE (Prop_fdce_C_Q)         0.175     2.168 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.198     2.366    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X49Y66         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  txclk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.587ns  (logic 0.124ns (7.813%)  route 1.463ns (92.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.463     1.463    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.124     1.587 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.587    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X62Y85         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866     3.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100     3.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171     3.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743     4.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559     4.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332     5.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.538     7.579    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y85         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.045ns (6.838%)  route 0.613ns (93.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.613     0.613    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X62Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.658 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.658    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X62Y85         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.845     4.077    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X62Y85         FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  txclk

Max Delay           243 Endpoints
Min Delay           243 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[0]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 0.744ns (16.666%)  route 3.720ns (83.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.574ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X40Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.419     3.357 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           1.601     4.958    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q[3]
    SLICE_X64Y82         LUT2 (Prop_lut2_I0_O)        0.325     5.283 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.120     7.402    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X66Y69         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866     3.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100     3.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171     3.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743     4.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559     4.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332     5.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.533     7.574    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X66Y69         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[1]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 0.744ns (16.666%)  route 3.720ns (83.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.574ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X40Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.419     3.357 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           1.601     4.958    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q[3]
    SLICE_X64Y82         LUT2 (Prop_lut2_I0_O)        0.325     5.283 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.120     7.402    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X66Y69         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866     3.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100     3.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171     3.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743     4.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559     4.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332     5.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.533     7.574    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X66Y69         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[2]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 0.744ns (16.666%)  route 3.720ns (83.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.574ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X40Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.419     3.357 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           1.601     4.958    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q[3]
    SLICE_X64Y82         LUT2 (Prop_lut2_I0_O)        0.325     5.283 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.120     7.402    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X66Y69         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866     3.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100     3.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171     3.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743     4.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559     4.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332     5.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.533     7.574    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X66Y69         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[3]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 0.744ns (16.666%)  route 3.720ns (83.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.574ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X40Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.419     3.357 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           1.601     4.958    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q[3]
    SLICE_X64Y82         LUT2 (Prop_lut2_I0_O)        0.325     5.283 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.120     7.402    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X66Y69         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866     3.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100     3.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171     3.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743     4.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559     4.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332     5.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.533     7.574    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X66Y69         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[3]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[4]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 0.744ns (16.666%)  route 3.720ns (83.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.574ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X40Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.419     3.357 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           1.601     4.958    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q[3]
    SLICE_X64Y82         LUT2 (Prop_lut2_I0_O)        0.325     5.283 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.120     7.402    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X66Y69         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866     3.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100     3.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171     3.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743     4.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559     4.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332     5.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.533     7.574    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X66Y69         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[4]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[5]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 0.744ns (16.666%)  route 3.720ns (83.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.574ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X40Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.419     3.357 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           1.601     4.958    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q[3]
    SLICE_X64Y82         LUT2 (Prop_lut2_I0_O)        0.325     5.283 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.120     7.402    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X66Y69         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866     3.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100     3.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171     3.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743     4.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559     4.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332     5.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.533     7.574    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X66Y69         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[5]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[6]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 0.744ns (16.666%)  route 3.720ns (83.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.574ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X40Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.419     3.357 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           1.601     4.958    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q[3]
    SLICE_X64Y82         LUT2 (Prop_lut2_I0_O)        0.325     5.283 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.120     7.402    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X66Y69         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866     3.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100     3.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171     3.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743     4.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559     4.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332     5.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.533     7.574    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X66Y69         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[6]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[7]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 0.744ns (16.666%)  route 3.720ns (83.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.574ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X40Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.419     3.357 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           1.601     4.958    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q[3]
    SLICE_X64Y82         LUT2 (Prop_lut2_I0_O)        0.325     5.283 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.120     7.402    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X66Y69         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866     3.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100     3.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171     3.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743     4.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559     4.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332     5.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.533     7.574    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X66Y69         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/shift_reg_reg[7]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[25]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 0.744ns (16.849%)  route 3.672ns (83.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.567ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X40Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.419     3.357 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           1.601     4.958    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q[3]
    SLICE_X64Y82         LUT2 (Prop_lut2_I0_O)        0.325     5.283 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.071     7.354    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X59Y77         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866     3.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100     3.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171     3.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743     4.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559     4.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332     5.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.526     7.567    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X59Y77         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[25]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[26]/CLR
                            (recovery check against rising-edge clock txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 0.744ns (16.849%)  route 3.672ns (83.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.567ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644     2.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X40Y84         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.419     3.357 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=9, routed)           1.601     4.958    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q[3]
    SLICE_X64Y82         LUT2 (Prop_lut2_I0_O)        0.325     5.283 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=122, routed)         2.071     7.354    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/sync_2stg_reg[0]_0
    SLICE_X59Y77         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.866     3.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.100     3.146 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     3.146    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.171     3.317 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.743     4.060    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.559     4.619 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.332     5.950    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.041 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.526     7.567    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk
    SLICE_X59Y77         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.383%)  route 0.148ns (53.617%))
  Logic Levels:           0  
  Clock Path Skew:        3.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.067ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.566     0.902    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X65Y75         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.128     1.030 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[0]/Q
                         net (fo=7, routed)           0.148     1.178    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/wptr[0]
    SLICE_X65Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.835     4.067    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/CLK
    SLICE_X65Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.644%)  route 0.159ns (55.356%))
  Logic Levels:           0  
  Clock Path Skew:        3.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.067ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.566     0.902    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X65Y75         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.128     1.030 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[3]/Q
                         net (fo=7, routed)           0.159     1.188    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/wptr[3]
    SLICE_X65Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.835     4.067    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/CLK
    SLICE_X65Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[3]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qempty_sticky_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qempty_reg/D
                            (rising edge-triggered cell FDPE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.069ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.569     0.905    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X65Y77         FDPE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qempty_sticky_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.046 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qempty_sticky_q_reg/Q
                         net (fo=1, routed)           0.102     1.148    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/qempty_sticky_q
    SLICE_X66Y77         LUT5 (Prop_lut5_I0_O)        0.045     1.193 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/qempty_i_1/O
                         net (fo=1, routed)           0.000     1.193    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr_n_8
    SLICE_X66Y77         FDPE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qempty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.837     4.069    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X66Y77         FDPE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qempty_reg/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.398%)  route 0.167ns (56.602%))
  Logic Levels:           0  
  Clock Path Skew:        3.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.077ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.575     0.911    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X60Y85         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDCE (Prop_fdce_C_Q)         0.128     1.039 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[1]/Q
                         net (fo=8, routed)           0.167     1.206    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]_0[1]
    SLICE_X63Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.845     4.077    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/CLK
    SLICE_X63Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.431%)  route 0.176ns (55.569%))
  Logic Levels:           0  
  Clock Path Skew:        3.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.069ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.566     0.902    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X65Y75         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[1]/Q
                         net (fo=7, routed)           0.176     1.219    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/wptr[1]
    SLICE_X66Y77         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.837     4.069    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/CLK
    SLICE_X66Y77         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.456%)  route 0.183ns (56.544%))
  Logic Levels:           0  
  Clock Path Skew:        3.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.077ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.575     0.911    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X60Y85         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[0]/Q
                         net (fo=7, routed)           0.183     1.235    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]_0[0]
    SLICE_X62Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.845     4.077    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/CLK
    SLICE_X62Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.306%)  route 0.225ns (63.694%))
  Logic Levels:           0  
  Clock Path Skew:        3.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.078ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.573     0.909    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X59Y85         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.128     1.037 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[3]/Q
                         net (fo=8, routed)           0.225     1.261    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]_0[3]
    SLICE_X62Y87         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.846     4.078    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/CLK
    SLICE_X62Y87         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.128ns (33.010%)  route 0.260ns (66.990%))
  Logic Levels:           0  
  Clock Path Skew:        3.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.069ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.566     0.902    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/clk
    SLICE_X65Y75         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.128     1.030 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wptr_reg[2]/Q
                         net (fo=7, routed)           0.260     1.289    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/wptr[2]
    SLICE_X66Y77         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.837     4.069    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/CLK
    SLICE_X66Y77         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/wr_2_rd_syncr/sync_1stg_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.322%)  route 0.258ns (64.678%))
  Logic Levels:           0  
  Clock Path Skew:        3.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.077ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.573     0.909    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/clk
    SLICE_X59Y85         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rptr_reg[2]/Q
                         net (fo=8, routed)           0.258     1.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[3]_0[2]
    SLICE_X62Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.845     4.077    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/CLK
    SLICE_X62Y86         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_rx_async_stream_fifo/rd_2_wr_syncr/sync_1stg_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.386ns (87.391%)  route 0.056ns (12.609%))
  Logic Levels:           0  
  Clock Path Skew:        3.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.071ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.570     0.906    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_42_47/WCLK
    SLICE_X66Y70         RAMD32                                       r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.292 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/rgfile_reg_0_7_42_47/RAMC_D1/O
                         net (fo=1, routed)           0.056     1.347    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout0__0[47]
    SLICE_X67Y70         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.817     1.183    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.175     1.358 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.346     1.704    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.056     1.760 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000     1.760    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.081     1.841 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.384     2.225    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.283     2.508 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.695     3.203    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.232 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.839     4.071    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/CLK
    SLICE_X67Y70         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_async_stream_fifo/qout_reg[47]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.069ns  (logic 3.439ns (34.158%)  route 6.629ns (65.842%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.642     2.936    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X44Y82         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=6, routed)           1.878     5.270    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0[0]
    SLICE_X62Y77         LUT4 (Prop_lut4_I0_O)        0.150     5.420 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/MCK_N_INST_0/O
                         net (fo=1, routed)           4.751    10.171    MCK_N_OBUF
    B15                  OBUF (Prop_obuf_I_O)         2.833    13.005 r  MCK_N_OBUF_inst/O
                         net (fo=0)                   0.000    13.005    MCK_N
    B15                                                               r  MCK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.623ns  (logic 3.458ns (35.929%)  route 6.166ns (64.071%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.642     2.936    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X44Y82         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=6, routed)           1.428     4.820    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/MCK_P_2[0]
    SLICE_X62Y81         LUT4 (Prop_lut4_I3_O)        0.152     4.972 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/MCK_P_INST_0/O
                         net (fo=1, routed)           4.738     9.710    MCK_P_OBUF
    C15                  OBUF (Prop_obuf_I_O)         2.850    12.559 r  MCK_P_OBUF_inst/O
                         net (fo=0)                   0.000    12.559    MCK_P
    C15                                                               r  MCK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC_CK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.988ns  (logic 3.160ns (45.216%)  route 3.828ns (54.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.715     3.009    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X66Y94         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDCE (Prop_fdce_C_Q)         0.518     3.527 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/Q
                         net (fo=2, routed)           3.828     7.355    SYNC_CK_OBUF
    A21                  OBUF (Prop_obuf_I_O)         2.642     9.997 r  SYNC_CK_OBUF_inst/O
                         net (fo=0)                   0.000     9.997    SYNC_CK
    A21                                                               r  SYNC_CK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.668ns  (logic 0.518ns (31.061%)  route 1.150ns (68.939%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.635     2.929    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X50Y87         FDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDCE (Prop_fdce_C_Q)         0.518     3.447 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[12]/Q
                         net (fo=6, routed)           1.150     4.597    design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[12]
    SLICE_X48Y84         LDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/RxFIFO/inst/bram1_odd_addr_b_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.606ns  (logic 0.518ns (32.245%)  route 1.088ns (67.755%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.634     2.928    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X50Y86         FDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDCE (Prop_fdce_C_Q)         0.518     3.446 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[8]/Q
                         net (fo=6, routed)           1.088     4.534    design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[8]
    SLICE_X53Y82         LDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/bram1_odd_addr_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.484ns  (logic 0.518ns (34.898%)  route 0.966ns (65.102%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.634     2.928    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X50Y86         FDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDCE (Prop_fdce_C_Q)         0.518     3.446 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[9]/Q
                         net (fo=6, routed)           0.966     4.412    design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[9]
    SLICE_X48Y84         LDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/RxFIFO/inst/bram1_odd_addr_b_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.478ns  (logic 0.518ns (35.051%)  route 0.960ns (64.949%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.634     2.928    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X50Y86         FDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDCE (Prop_fdce_C_Q)         0.518     3.446 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[11]/Q
                         net (fo=6, routed)           0.960     4.406    design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[11]
    SLICE_X53Y82         LDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/bram1_odd_addr_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/RxFIFO/inst/bram1_odd_addr_b_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.459ns  (logic 0.518ns (35.515%)  route 0.941ns (64.485%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.634     2.928    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X50Y86         FDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDCE (Prop_fdce_C_Q)         0.518     3.446 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[10]/Q
                         net (fo=6, routed)           0.941     4.387    design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[10]
    SLICE_X53Y83         LDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/bram1_odd_addr_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/RxFIFO/inst/bram1_odd_addr_b_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.414ns  (logic 0.518ns (36.644%)  route 0.896ns (63.356%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.635     2.929    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X50Y87         FDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDCE (Prop_fdce_C_Q)         0.518     3.447 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[12]/Q
                         net (fo=6, routed)           0.896     4.343    design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[12]
    SLICE_X52Y82         LDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/bram1_odd_addr_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/RxFIFO/inst/bram1_odd_addr_b_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.346ns  (logic 0.518ns (38.488%)  route 0.828ns (61.512%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.634     2.928    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X50Y86         FDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDCE (Prop_fdce_C_Q)         0.518     3.446 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[9]/Q
                         net (fo=6, routed)           0.828     4.274    design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[9]
    SLICE_X53Y82         LDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/bram1_odd_addr_b_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.164ns (56.486%)  route 0.126ns (43.514%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X50Y85         FDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.164     1.048 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[4]/Q
                         net (fo=6, routed)           0.126     1.174    design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[4]
    SLICE_X52Y85         LDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.164ns (53.951%)  route 0.140ns (46.049%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X50Y86         FDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDCE (Prop_fdce_C_Q)         0.164     1.048 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[10]/Q
                         net (fo=6, routed)           0.140     1.188    design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[10]
    SLICE_X52Y86         LDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.164ns (53.943%)  route 0.140ns (46.057%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X50Y84         FDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.164     1.048 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[0]/Q
                         net (fo=6, routed)           0.140     1.188    design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[0]
    SLICE_X50Y83         LDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.164ns (51.788%)  route 0.153ns (48.212%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X50Y84         FDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.164     1.048 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           0.153     1.200    design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[1]
    SLICE_X52Y85         LDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.164ns (50.674%)  route 0.160ns (49.326%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X50Y84         FDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.164     1.048 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           0.160     1.207    design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[1]
    SLICE_X51Y85         LDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.164ns (47.733%)  route 0.180ns (52.267%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X50Y84         FDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.164     1.048 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           0.180     1.227    design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[2]
    SLICE_X50Y83         LDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.488%)  route 0.181ns (52.512%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.549     0.885    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X50Y87         FDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDCE (Prop_fdce_C_Q)         0.164     1.049 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[12]/Q
                         net (fo=6, routed)           0.181     1.230    design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[12]
    SLICE_X52Y86         LDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.164ns (47.142%)  route 0.184ns (52.858%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X50Y85         FDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.164     1.048 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[7]/Q
                         net (fo=6, routed)           0.184     1.231    design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[7]
    SLICE_X50Y83         LDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/RxFIFO/inst/bram1_odd_addr_b_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.164ns (46.827%)  route 0.186ns (53.173%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X50Y85         FDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.164     1.048 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[5]/Q
                         net (fo=6, routed)           0.186     1.234    design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[5]
    SLICE_X52Y83         LDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/bram1_odd_addr_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.164ns (46.215%)  route 0.191ns (53.785%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X50Y86         FDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDCE (Prop_fdce_C_Q)         0.164     1.048 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[9]/Q
                         net (fo=6, routed)           0.191     1.238    design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[9]
    SLICE_X51Y84         LDCE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  spi_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                            (clock source 'spi_clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.082ns  (logic 2.887ns (28.630%)  route 7.196ns (71.370%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk fall edge)   10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.639    12.933    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.456    13.389 f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.985    14.374    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124    14.498 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1/O
                         net (fo=1, routed)           1.557    16.054    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1_n_0
    SLICE_X47Y88         LUT2 (Prop_lut2_I0_O)        0.124    16.178 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0/O
                         net (fo=1, routed)           4.654    20.833    SPI_SCK_OBUF
    A16                  OBUF (Prop_obuf_I_O)         2.639    23.471 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    23.471    SPI_SCK
    A16                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                            (clock source 'spi_clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.987ns  (logic 1.245ns (31.234%)  route 2.742ns (68.766%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.548     0.884    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.376     1.400    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.445 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1/O
                         net (fo=1, routed)           0.609     2.054    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1_n_0
    SLICE_X47Y88         LUT2 (Prop_lut2_I0_O)        0.045     2.099 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0/O
                         net (fo=1, routed)           1.757     3.856    SPI_SCK_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.155     5.012 f  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     5.012    SPI_SCK
    A16                                                               f  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  txclk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.751ns  (logic 3.080ns (26.213%)  route 8.671ns (73.787%))
  Logic Levels:           3  (BUFG=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644    12.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    13.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850    14.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124    14.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000    14.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    14.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872    15.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693    16.150 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562    17.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.813 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         2.358    20.171    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/txclk
    SLICE_X62Y77         LUT4 (Prop_lut4_I3_O)        0.146    20.317 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/MCK_N_INST_0/O
                         net (fo=1, routed)           4.751    25.068    MCK_N_OBUF
    B15                  OBUF (Prop_obuf_I_O)         2.833    27.901 r  MCK_N_OBUF_inst/O
                         net (fo=0)                   0.000    27.901    MCK_N
    B15                                                               r  MCK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.356ns  (logic 3.068ns (27.012%)  route 8.289ns (72.988%))
  Logic Levels:           3  (BUFG=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.644    12.938    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.456    13.394 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=3, routed)           0.850    14.244    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q[1]
    SLICE_X39Y82         LUT6 (Prop_lut6_I2_O)        0.124    14.368 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5/O
                         net (fo=1, routed)           0.000    14.368    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_5_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    14.585 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.872    15.457    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.693    16.150 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.562    17.712    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.813 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         1.989    19.802    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG
    SLICE_X62Y81         LUT4 (Prop_lut4_I0_O)        0.117    19.919 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/MCK_P_INST_0/O
                         net (fo=1, routed)           4.738    24.657    MCK_P_OBUF
    C15                  OBUF (Prop_obuf_I_O)         2.850    27.506 f  MCK_P_OBUF_inst/O
                         net (fo=0)                   0.000    27.506    MCK_P
    C15                                                               f  MCK_P (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.380ns  (logic 1.289ns (29.440%)  route 3.090ns (70.560%))
  Logic Levels:           3  (BUFG=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.667     3.002    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG
    SLICE_X62Y81         LUT4 (Prop_lut4_I0_O)        0.048     3.050 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/MCK_P_INST_0/O
                         net (fo=1, routed)           1.825     4.875    MCK_P_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.215     6.090 r  MCK_P_OBUF_inst/O
                         net (fo=0)                   0.000     6.090    MCK_P
    C15                                                               r  MCK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.512ns  (logic 1.282ns (28.413%)  route 3.230ns (71.587%))
  Logic Levels:           3  (BUFG=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.710     1.046    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.091 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     1.091    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X39Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.153 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_2/O
                         net (fo=1, routed)           0.330     1.483    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.227     1.710 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.598     2.308    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.334 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/CLK_BUFG_inst/O
                         net (fo=344, routed)         0.796     3.131    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/txclk
    SLICE_X62Y77         LUT4 (Prop_lut4_I3_O)        0.044     3.175 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/MCK_N_INST_0/O
                         net (fo=1, routed)           1.836     5.011    MCK_N_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.212     6.223 f  MCK_N_OBUF_inst/O
                         net (fo=0)                   0.000     6.223    MCK_N
    B15                                                               f  MCK_N (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           318 Endpoints
Min Delay           318 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.137ns  (logic 0.559ns (13.514%)  route 3.578ns (86.486%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         LDCE                         0.000     0.000 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[12]/G
    SLICE_X52Y86         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[12]/Q
                         net (fo=10, routed)          3.578     4.137    design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y16         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.504     2.683    design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 0.559ns (13.991%)  route 3.437ns (86.009%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         LDCE                         0.000     0.000 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[1]/G
    SLICE_X51Y85         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[1]/Q
                         net (fo=8, routed)           3.437     3.996    design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y10         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.516     2.695    design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.908ns  (logic 0.559ns (14.305%)  route 3.349ns (85.695%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         LDCE                         0.000     0.000 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[5]/G
    SLICE_X48Y84         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[5]/Q
                         net (fo=8, routed)           3.349     3.908    design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y10         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.516     2.695    design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.845ns  (logic 0.625ns (16.255%)  route 3.220ns (83.745%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         LDCE                         0.000     0.000 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[7]/G
    SLICE_X50Y82         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[7]/Q
                         net (fo=8, routed)           3.220     3.845    design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y10         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.516     2.695    design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/bram1_odd_addr_b_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.807ns  (logic 0.767ns (20.148%)  route 3.040ns (79.852%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         LDCE                         0.000     0.000 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram1_odd_addr_b_reg[12]/G
    SLICE_X52Y82         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram1_odd_addr_b_reg[12]/Q
                         net (fo=10, routed)          3.040     3.807    design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X4Y14         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.630     2.809    design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y14         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.769ns  (logic 0.625ns (16.583%)  route 3.144ns (83.417%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         LDCE                         0.000     0.000 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[2]/G
    SLICE_X50Y82         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[2]/Q
                         net (fo=8, routed)           3.144     3.769    design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y10         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.516     2.695    design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.726ns  (logic 0.625ns (16.775%)  route 3.101ns (83.225%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         LDCE                         0.000     0.000 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[3]/G
    SLICE_X50Y82         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[3]/Q
                         net (fo=8, routed)           3.101     3.726    design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y10         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.516     2.695    design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/bram1_odd_addr_b_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.663ns  (logic 0.767ns (20.937%)  route 2.896ns (79.063%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         LDCE                         0.000     0.000 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram1_odd_addr_b_reg[12]/G
    SLICE_X52Y82         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  design_2_i/RX_BUFFER/RxFIFO/inst/bram1_odd_addr_b_reg[12]/Q
                         net (fo=10, routed)          2.896     3.663    design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X4Y13         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.635     2.814    design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 0.559ns (15.284%)  route 3.099ns (84.716%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         LDCE                         0.000     0.000 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[1]/G
    SLICE_X51Y85         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[1]/Q
                         net (fo=8, routed)           3.099     3.658    design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y11         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.515     2.694    design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.615ns  (logic 0.559ns (15.463%)  route 3.056ns (84.537%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         LDCE                         0.000     0.000 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[8]/G
    SLICE_X51Y86         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram0_odd_addr_b_reg[8]/Q
                         net (fo=8, routed)           3.056     3.615    design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y10         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.516     2.695    design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_0_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.158ns (37.330%)  route 0.265ns (62.670%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         LDCE                         0.000     0.000 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[10]/G
    SLICE_X52Y86         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[10]/Q
                         net (fo=8, routed)           0.265     0.423    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X3Y17         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.882     1.248    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.431ns  (logic 0.158ns (36.621%)  route 0.273ns (63.379%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         LDCE                         0.000     0.000 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[12]/G
    SLICE_X52Y86         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[12]/Q
                         net (fo=10, routed)          0.273     0.431    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X3Y17         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.882     1.248    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.158ns (34.084%)  route 0.306ns (65.916%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         LDCE                         0.000     0.000 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[3]/G
    SLICE_X51Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[3]/Q
                         net (fo=8, routed)           0.306     0.464    design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y16         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.878     1.244    design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.158ns (32.919%)  route 0.322ns (67.081%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         LDCE                         0.000     0.000 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[4]/G
    SLICE_X52Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[4]/Q
                         net (fo=8, routed)           0.322     0.480    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X3Y17         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.882     1.248    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.158ns (32.664%)  route 0.326ns (67.336%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         LDCE                         0.000     0.000 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[6]/G
    SLICE_X52Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[6]/Q
                         net (fo=8, routed)           0.326     0.484    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y17         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.882     1.248    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.178ns (36.628%)  route 0.308ns (63.372%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         LDCE                         0.000     0.000 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[7]/G
    SLICE_X50Y83         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[7]/Q
                         net (fo=8, routed)           0.308     0.486    design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y16         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.878     1.244    design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_odd/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.158ns (32.466%)  route 0.329ns (67.534%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         LDCE                         0.000     0.000 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[1]/G
    SLICE_X52Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[1]/Q
                         net (fo=8, routed)           0.329     0.487    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X3Y17         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.882     1.248    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.158ns (30.817%)  route 0.355ns (69.183%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         LDCE                         0.000     0.000 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[11]/G
    SLICE_X51Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[11]/Q
                         net (fo=8, routed)           0.355     0.513    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X3Y17         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.882     1.248    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.158ns (30.100%)  route 0.367ns (69.900%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         LDCE                         0.000     0.000 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[9]/G
    SLICE_X51Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[9]/Q
                         net (fo=8, routed)           0.367     0.525    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X3Y17         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.882     1.248    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.158ns (29.854%)  route 0.371ns (70.146%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         LDCE                         0.000     0.000 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[10]/G
    SLICE_X52Y86         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_2_i/RX_BUFFER/RxFIFO/inst/bram2_odd_addr_b_reg[10]/Q
                         net (fo=8, routed)           0.371     0.529    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X3Y18         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.886     1.252    design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_2_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  spi_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_DN
                            (input port)
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.808ns  (logic 0.964ns (20.055%)  route 3.844ns (79.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A19                                               0.000     0.000 r  SPI_DN (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/IO
    A19                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/IBUF/O
                         net (fo=1, routed)           3.844     4.808    design_2_i/SPI/SPI_ip_0/inst/spi_in
    SLICE_X46Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        1.467     2.646    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.367     3.013 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.318     4.331    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.431 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.500     4.931    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.022 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.479     6.501    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_DN
                            (input port)
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.027ns  (logic 0.193ns (9.529%)  route 1.834ns (90.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A19                                               0.000     0.000 r  SPI_DN (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/IO
    A19                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.834     2.027    design_2_i/SPI/SPI_ip_0/inst/spi_in
    SLICE_X46Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9528, routed)        0.815     1.181    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.175     1.356 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.737     2.093    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.149 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.228     2.377    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.406 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.824     3.230    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X46Y89         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C





