// dff.vp
//; my $bW = parameter(Name=>"BitWidth", Val=>1);
module `mname` (
input logic [`$bW-1`:0] d,
input logic clk,
input logic rst,
output logic [`$bW-1`:0] q
);
always_ff @(posedge clk or negedge rst) begin
	if (~rst) begin
		q <= 1'b0 ;
	end else begin
		q <= d ;
	end
end
endmodule: `mname`
