D:/Documents/GitHub/ENGR_468_Project/ALU/SET_FLAG/SET_FLAG.v {1 {vlog -work work -stats=none D:/Documents/GitHub/ENGR_468_Project/ALU/SET_FLAG/SET_FLAG.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SET_FLAG

Top level modules:
	SET_FLAG

} {} {}} D:/Documents/GitHub/ENGR_468_Project/ALU/XOR/XOR.v {1 {vlog -work work -stats=none D:/Documents/GitHub/ENGR_468_Project/ALU/XOR/XOR.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module XOR

Top level modules:
	XOR

} {} {}} D:/Documents/GitHub/ENGR_468_Project/ALU/XOR/TEST_XOR.v {1 {vlog -work work -stats=none D:/Documents/GitHub/ENGR_468_Project/ALU/XOR/TEST_XOR.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TEST_XOR

Top level modules:
	TEST_XOR

} {} {}}
