/*
 * SoC_data.c
 *
 * Academic License - for use in teaching, academic research, and meeting
 * course requirements at degree granting institutions only.  Not for
 * government, commercial, or other organizational use.
 *
 * Code generation for model "SoC".
 *
 * Model version              : 13.17
 * Simulink Coder version : 23.2 (R2023b) 01-Aug-2023
 * C source code generated on : Wed Aug 28 02:13:09 2024
 *
 * Target selection: irt.tlc
 * Note: GRT includes extra infrastructure and instrumentation for prototyping
 * Embedded hardware selection: Intel->x86-64 (Windows64)
 * Code generation objectives: Unspecified
 * Validation result: Not run
 */

#include "SoC.h"

/* Invariant block signals (default storage) */
ConstB_SoC_T SoC_ConstB = {
  /* Start of '<Root>/3RC_Cell_L' */
  {
    /* Start of '<S2>/CoreSubsys' */
    {
      10.0                             /* '<S18>/Divide' */
    }
    /* End of '<S2>/CoreSubsys' */
  }
  ,

  /* End of '<Root>/3RC_Cell_L' */

  /* Start of '<Root>/3RC_Cell_H' */
  {
    /* Start of '<S2>/CoreSubsys' */
    {
      10.0                             /* '<S12>/Divide' */
    }
    /* End of '<S2>/CoreSubsys' */
  }
  ,

  /* End of '<Root>/3RC_Cell_H' */

  /* Start of '<S1>/CoreSubsys' */
  {
    10.0                               /* '<S6>/Divide' */
  }
  /* End of '<S1>/CoreSubsys' */
};
