// Seed: 739569203
module module_0 #(
    parameter id_4 = 32'd88
) (
    output id_1,
    input  id_2,
    input  id_3,
    input  _id_4,
    output id_5,
    output id_6
);
  logic id_7;
  assign id_4 = id_5;
  logic id_8;
  logic id_9;
  type_13(
      1, 1 - id_7, id_3
  );
  always @(posedge 1) begin
    if (id_7[id_4 : 1]) begin
      if (1) begin
        id_3 <= id_4[1] == 1;
      end
    end else begin
      id_2 = id_3 != id_3 - id_1;
    end
  end
endmodule
