

================================================================
== Vitis HLS Report for 'float_safe_softmax'
================================================================
* Date:           Tue Oct 14 10:12:02 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   245798|   245798|  2.458 ms|  2.458 ms|  245798|  245798|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 9 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%max_val_1_loc = alloca i64 1"   --->   Operation 10 'alloca' 'max_val_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 0" [activation_accelerator.cpp:270]   --->   Operation 11 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%exp_x = alloca i64 1" [activation_accelerator.cpp:267]   --->   Operation 12 'alloca' 'exp_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (1.23ns)   --->   "%max_val = load i16 %x_addr" [activation_accelerator.cpp:263]   --->   Operation 13 'load' 'max_val' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 14 [1/2] (1.23ns)   --->   "%max_val = load i16 %x_addr" [activation_accelerator.cpp:263]   --->   Operation 14 'load' 'max_val' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>

State 3 <SV = 2> <Delay = 0.42>
ST_3 : Operation 15 [2/2] (0.42ns)   --->   "%call_ln263 = call void @float_safe_softmax_Pipeline_softmax_loop_1, i32 %max_val, i32 %x, i32 %max_val_1_loc" [activation_accelerator.cpp:263]   --->   Operation 15 'call' 'call_ln263' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln263 = call void @float_safe_softmax_Pipeline_softmax_loop_1, i32 %max_val, i32 %x, i32 %max_val_1_loc" [activation_accelerator.cpp:263]   --->   Operation 16 'call' 'call_ln263' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%max_val_1_loc_load = load i32 %max_val_1_loc"   --->   Operation 17 'load' 'max_val_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @float_safe_softmax_Pipeline_softmax_loop_2, i32 %x, i32 %max_val_1_loc_load, i32 %exp_x, i32 %sum_loc"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @float_safe_softmax_Pipeline_softmax_loop_2, i32 %x, i32 %max_val_1_loc_load, i32 %exp_x, i32 %sum_loc"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 20 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 20 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @float_safe_softmax_Pipeline_softmax_loop_3, i32 %exp_x, i32 %sum_loc_load, i16 %buf2"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @float_safe_softmax_Pipeline_softmax_loop_3, i32 %exp_x, i32 %sum_loc_load, i16 %buf2"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln279 = ret" [activation_accelerator.cpp:279]   --->   Operation 23 'ret' 'ret_ln279' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('x_addr', activation_accelerator.cpp:270) [5]  (0 ns)
	'load' operation ('max_val', activation_accelerator.cpp:263) on array 'x' [7]  (1.24 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('max_val', activation_accelerator.cpp:263) on array 'x' [7]  (1.24 ns)

 <State 3>: 0.427ns
The critical path consists of the following:
	'call' operation ('call_ln263', activation_accelerator.cpp:263) to 'float_safe_softmax_Pipeline_softmax_loop_1' [8]  (0.427 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
