set_property LOC K17 [get_ports PS_CLK_50M]
set_property LOC E17 [get_ports FPGA_GRST]
set_property IOSTANDARD LVCMOS33 [get_ports PS_CLK_50M]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_GRST]

set_property LOC M15 [get_ports {gpio_o[0]}]
set_property LOC G14 [get_ports {gpio_o[1]}]
set_property LOC M17 [get_ports {gpio_o[2]}]
set_property LOC G15 [get_ports {gpio_o[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_o[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_o[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_o[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_o[1]}]

set_property LOC T19 [get_ports PS_UART_RX]
set_property PULLUP true [get_ports PS_UART_RX]
set_property IOSTANDARD LVCMOS33 [get_ports PS_UART_RX]
set_property LOC T14 [get_ports PS_UART_TX]
set_property PULLUP true [get_ports PS_UART_TX]
set_property IOSTANDARD LVCMOS33 [get_ports PS_UART_TX]

create_clock -period 20.000 -name CLK -waveform {0.000 10.000} -add [get_ports PS_CLK_50M]

set_input_delay -clock [get_clocks CLK] -min -add_delay 1.000 [get_ports FPGA_GRST]
set_input_delay -clock [get_clocks CLK] -max -add_delay 2.000 [get_ports FPGA_GRST]
set_input_delay -clock [get_clocks CLK] -min -add_delay 1.000 [get_ports PS_UART_RX]
set_input_delay -clock [get_clocks CLK] -max -add_delay 2.000 [get_ports PS_UART_RX]
set_output_delay -clock [get_clocks CLK] -min -add_delay 0.000 [get_ports {gpio_o[*]}]
set_output_delay -clock [get_clocks CLK] -max -add_delay 2.000 [get_ports {gpio_o[*]}]
set_output_delay -clock [get_clocks CLK] -min -add_delay 0.000 [get_ports PS_UART_TX]
set_output_delay -clock [get_clocks CLK] -max -add_delay 2.000 [get_ports PS_UART_TX]

