// Seed: 247819736
module module_0 #(
    parameter id_11 = 32'd83
) (
    output wor id_0,
    input wire id_1,
    output wire id_2,
    input wire id_3,
    output tri0 id_4,
    output wire id_5,
    input supply0 id_6,
    input wand id_7,
    input wor id_8,
    output supply1 id_9,
    input tri0 id_10,
    input wire _id_11
);
  wire [id_11 : -1 'd0] id_13;
  assign module_1.id_4 = 0;
  logic id_14;
  wire  id_15;
endmodule
module module_1 #(
    parameter id_0 = 32'd59,
    parameter id_1 = 32'd26,
    parameter id_5 = 32'd65
) (
    input tri _id_0,
    output tri0 _id_1,
    input wire id_2,
    output supply1 id_3,
    output uwire id_4,
    input wand _id_5,
    input supply0 id_6,
    output wand id_7
    , id_9
);
  logic [id_1 : id_5] id_10 [-1 : -1];
  wire  [id_0 : id_0] id_11;
  localparam id_12 = -1, id_13 = -1, id_14 = id_0.id_0 - 1;
  always @(posedge ~1 or "") {1, id_0, id_0, id_13, 1'd0} <= #1 1;
  assign id_1 = id_5;
  logic id_15 = -1'b0;
  assign id_10 = -1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_7,
      id_7,
      id_6,
      id_6,
      id_2,
      id_7,
      id_2,
      id_14
  );
endmodule
