{
  "design": {
    "design_info": {
      "boundary_crc": "0xA61EC2B6B63FC85F",
      "device": "xczu7ev-fbvb900-2-i",
      "name": "zynq_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "ZynqMPSoC": "",
      "sys_resetter_primary": "",
      "sys_resetter_primary_BUS_RST_N": "",
      "sys_resetter_c2c": "",
      "sys_resetter_c2c_BUS_RST_N": "",
      "SYS_RESET": "",
      "SYS_RESET_BUS_RST_N": "",
      "AXI_MAIN_INTERCONNECT": {
        "xbar": "",
        "s00_couplers": {},
        "s01_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {
          "auto_pc": ""
        },
        "m01_couplers": {
          "auto_pc": ""
        },
        "m02_couplers": {
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_pc": ""
        },
        "m04_couplers": {
          "auto_pc": ""
        },
        "m05_couplers": {},
        "m06_couplers": {
          "auto_pc": ""
        },
        "m07_couplers": {
          "auto_pc": ""
        },
        "m08_couplers": {
          "auto_pc": ""
        },
        "m09_couplers": {
          "auto_pc": ""
        },
        "m10_couplers": {
          "auto_pc": ""
        },
        "m11_couplers": {
          "auto_pc": ""
        },
        "m12_couplers": {
          "auto_pc": ""
        },
        "m13_couplers": {
          "auto_pc": ""
        },
        "m14_couplers": {
          "auto_pc": ""
        }
      },
      "AXI_C2C_INTERCONNECT": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {
          "auto_pc": ""
        },
        "m02_couplers": {},
        "m03_couplers": {
          "auto_pc": ""
        },
        "m04_couplers": {
          "auto_pc": ""
        },
        "m05_couplers": {
          "auto_pc": ""
        },
        "m06_couplers": {
          "auto_pc": ""
        },
        "m07_couplers": {
          "auto_pc": ""
        },
        "s00_mmu": ""
      },
      "IRQ0_INTR_CTRL": "",
      "IRQ0_INTR_CTRL_IRQ": "",
      "C2C1": "",
      "C2C1_PHY": "",
      "C2C1_AXI_FW": "",
      "C2C1B": "",
      "C2C1B_PHY": "",
      "C2C1_AXILITE_FW": "",
      "C2C2": "",
      "C2C2_PHY": "",
      "C2C2_AXI_FW": "",
      "C2C2B": "",
      "C2C2B_PHY": "",
      "C2C2_AXILITE_FW": "",
      "AXI_LOCAL_INTERCONNECT": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_pc": ""
        },
        "m04_couplers": {
          "auto_pc": ""
        }
      },
      "PL_MEM": "",
      "PL_MEM_RAM": "",
      "PL_MEM_CM": "",
      "PL_MEM_CM_RAM": "",
      "CM_MON_AXI_FW": "",
      "MONITOR": "",
      "SI": "",
      "CM1_UART": "",
      "CM2_UART": "",
      "CM1_PB_UART": "",
      "CM2_PB_UART": "",
      "ESM_UART": "",
      "AXI_MON": "",
      "INT_AXI_FW": "",
      "DMA_JTAG": {
        "axis_data_fifo_0": "",
        "axi_dma_0": "",
        "xlconstant_0": "",
        "axis_jtag_0": "",
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {
            "auto_us": ""
          },
          "s01_couplers": {
            "auto_us": ""
          },
          "s02_couplers": {
            "auto_us": ""
          },
          "m00_couplers": {},
          "s00_mmu": "",
          "s01_mmu": "",
          "s02_mmu": ""
        }
      }
    },
    "interface_ports": {
      "AXIM_PL": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "49999500"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "AXIM_PL",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "AXIM_PL_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "AXIM_PL_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "AXIM_PL_awvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "AXIM_PL_awready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "AXIM_PL_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "AXIM_PL_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "AXIM_PL_wvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "AXIM_PL_wready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "AXIM_PL_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "AXIM_PL_bvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "AXIM_PL_bready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "AXIM_PL_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "AXIM_PL_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "AXIM_PL_arvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "AXIM_PL_arready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "AXIM_PL_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "AXIM_PL_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "AXIM_PL_rvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "AXIM_PL_rready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "C2C1_PHY_DRP": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:drp:1.0",
        "vlnv": "xilinx.com:interface:drp_rtl:1.0",
        "port_maps": {
          "DADDR": {
            "physical_name": "C2C1_PHY_DRP_daddr",
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "DEN": {
            "physical_name": "C2C1_PHY_DRP_den",
            "direction": "I"
          },
          "DI": {
            "physical_name": "C2C1_PHY_DRP_di",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "DO": {
            "physical_name": "C2C1_PHY_DRP_do",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DRDY": {
            "physical_name": "C2C1_PHY_DRP_drdy",
            "direction": "O"
          },
          "DWE": {
            "physical_name": "C2C1_PHY_DRP_dwe",
            "direction": "I"
          }
        }
      },
      "C2C1_PHY_Rx": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0",
        "port_maps": {
          "RXN": {
            "physical_name": "C2C1_PHY_Rx_rxn",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RXP": {
            "physical_name": "C2C1_PHY_Rx_rxp",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "C2C1_PHY_Tx": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0",
        "port_maps": {
          "TXN": {
            "physical_name": "C2C1_PHY_Tx_txn",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TXP": {
            "physical_name": "C2C1_PHY_Tx_txp",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "C2C1_PHY_DEBUG": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_aurora:transceiver_debug:1.0",
        "vlnv": "xilinx.com:display_aurora:transceiver_debug_rtl:1.0",
        "port_maps": {
          "cplllock": {
            "physical_name": "C2C1_PHY_DEBUG_cplllock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dmonitorout": {
            "physical_name": "C2C1_PHY_DEBUG_dmonitorout",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "eyescandataerror": {
            "physical_name": "C2C1_PHY_DEBUG_eyescandataerror",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "eyescanreset": {
            "physical_name": "C2C1_PHY_DEBUG_eyescanreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "eyescantrigger": {
            "physical_name": "C2C1_PHY_DEBUG_eyescantrigger",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "pcsrsvdin": {
            "physical_name": "C2C1_PHY_DEBUG_pcsrsvdin",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "qplllock": {
            "physical_name": "C2C1_PHY_DEBUG_qplllock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "rxbufreset": {
            "physical_name": "C2C1_PHY_DEBUG_rxbufreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxbufstatus": {
            "physical_name": "C2C1_PHY_DEBUG_rxbufstatus",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "rxcdrhold": {
            "physical_name": "C2C1_PHY_DEBUG_rxcdrhold",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxdfelpmreset": {
            "physical_name": "C2C1_PHY_DEBUG_rxdfelpmreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxlpmen": {
            "physical_name": "C2C1_PHY_DEBUG_rxlpmen",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxpcsreset": {
            "physical_name": "C2C1_PHY_DEBUG_rxpcsreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxpmareset": {
            "physical_name": "C2C1_PHY_DEBUG_rxpmareset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxpmaresetdone": {
            "physical_name": "C2C1_PHY_DEBUG_rxpmaresetdone",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "rxprbscntreset": {
            "physical_name": "C2C1_PHY_DEBUG_rxprbscntreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxprbserr": {
            "physical_name": "C2C1_PHY_DEBUG_rxprbserr",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "rxprbssel": {
            "physical_name": "C2C1_PHY_DEBUG_rxprbssel",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "rxrate": {
            "physical_name": "C2C1_PHY_DEBUG_rxrate",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "rxresetdone": {
            "physical_name": "C2C1_PHY_DEBUG_rxresetdone",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "txbufstatus": {
            "physical_name": "C2C1_PHY_DEBUG_txbufstatus",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "txdiffctrl": {
            "physical_name": "C2C1_PHY_DEBUG_txdiffctrl",
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "txinhibit": {
            "physical_name": "C2C1_PHY_DEBUG_txinhibit",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txpcsreset": {
            "physical_name": "C2C1_PHY_DEBUG_txpcsreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txpmareset": {
            "physical_name": "C2C1_PHY_DEBUG_txpmareset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txpolarity": {
            "physical_name": "C2C1_PHY_DEBUG_txpolarity",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txpostcursor": {
            "physical_name": "C2C1_PHY_DEBUG_txpostcursor",
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "txprbsforceerr": {
            "physical_name": "C2C1_PHY_DEBUG_txprbsforceerr",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txprbssel": {
            "physical_name": "C2C1_PHY_DEBUG_txprbssel",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "txprecursor": {
            "physical_name": "C2C1_PHY_DEBUG_txprecursor",
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "txresetdone": {
            "physical_name": "C2C1_PHY_DEBUG_txresetdone",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "C2C1B_PHY_DRP": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:drp:1.0",
        "vlnv": "xilinx.com:interface:drp_rtl:1.0",
        "port_maps": {
          "DADDR": {
            "physical_name": "C2C1B_PHY_DRP_daddr",
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "DEN": {
            "physical_name": "C2C1B_PHY_DRP_den",
            "direction": "I"
          },
          "DI": {
            "physical_name": "C2C1B_PHY_DRP_di",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "DO": {
            "physical_name": "C2C1B_PHY_DRP_do",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DRDY": {
            "physical_name": "C2C1B_PHY_DRP_drdy",
            "direction": "O"
          },
          "DWE": {
            "physical_name": "C2C1B_PHY_DRP_dwe",
            "direction": "I"
          }
        }
      },
      "C2C1B_PHY_Rx": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0",
        "port_maps": {
          "RXN": {
            "physical_name": "C2C1B_PHY_Rx_rxn",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RXP": {
            "physical_name": "C2C1B_PHY_Rx_rxp",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "C2C1B_PHY_Tx": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0",
        "port_maps": {
          "TXN": {
            "physical_name": "C2C1B_PHY_Tx_txn",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TXP": {
            "physical_name": "C2C1B_PHY_Tx_txp",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "C2C1B_PHY_DEBUG": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_aurora:transceiver_debug:1.0",
        "vlnv": "xilinx.com:display_aurora:transceiver_debug_rtl:1.0",
        "port_maps": {
          "cplllock": {
            "physical_name": "C2C1B_PHY_DEBUG_cplllock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dmonitorout": {
            "physical_name": "C2C1B_PHY_DEBUG_dmonitorout",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "eyescandataerror": {
            "physical_name": "C2C1B_PHY_DEBUG_eyescandataerror",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "eyescanreset": {
            "physical_name": "C2C1B_PHY_DEBUG_eyescanreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "eyescantrigger": {
            "physical_name": "C2C1B_PHY_DEBUG_eyescantrigger",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "pcsrsvdin": {
            "physical_name": "C2C1B_PHY_DEBUG_pcsrsvdin",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "qplllock": {
            "physical_name": "C2C1B_PHY_DEBUG_qplllock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "rxbufreset": {
            "physical_name": "C2C1B_PHY_DEBUG_rxbufreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxbufstatus": {
            "physical_name": "C2C1B_PHY_DEBUG_rxbufstatus",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "rxcdrhold": {
            "physical_name": "C2C1B_PHY_DEBUG_rxcdrhold",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxdfelpmreset": {
            "physical_name": "C2C1B_PHY_DEBUG_rxdfelpmreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxlpmen": {
            "physical_name": "C2C1B_PHY_DEBUG_rxlpmen",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxpcsreset": {
            "physical_name": "C2C1B_PHY_DEBUG_rxpcsreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxpmareset": {
            "physical_name": "C2C1B_PHY_DEBUG_rxpmareset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxpmaresetdone": {
            "physical_name": "C2C1B_PHY_DEBUG_rxpmaresetdone",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "rxprbscntreset": {
            "physical_name": "C2C1B_PHY_DEBUG_rxprbscntreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxprbserr": {
            "physical_name": "C2C1B_PHY_DEBUG_rxprbserr",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "rxprbssel": {
            "physical_name": "C2C1B_PHY_DEBUG_rxprbssel",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "rxrate": {
            "physical_name": "C2C1B_PHY_DEBUG_rxrate",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "rxresetdone": {
            "physical_name": "C2C1B_PHY_DEBUG_rxresetdone",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "txbufstatus": {
            "physical_name": "C2C1B_PHY_DEBUG_txbufstatus",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "txdiffctrl": {
            "physical_name": "C2C1B_PHY_DEBUG_txdiffctrl",
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "txinhibit": {
            "physical_name": "C2C1B_PHY_DEBUG_txinhibit",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txpcsreset": {
            "physical_name": "C2C1B_PHY_DEBUG_txpcsreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txpmareset": {
            "physical_name": "C2C1B_PHY_DEBUG_txpmareset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txpolarity": {
            "physical_name": "C2C1B_PHY_DEBUG_txpolarity",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txpostcursor": {
            "physical_name": "C2C1B_PHY_DEBUG_txpostcursor",
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "txprbsforceerr": {
            "physical_name": "C2C1B_PHY_DEBUG_txprbsforceerr",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txprbssel": {
            "physical_name": "C2C1B_PHY_DEBUG_txprbssel",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "txprecursor": {
            "physical_name": "C2C1B_PHY_DEBUG_txprecursor",
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "txresetdone": {
            "physical_name": "C2C1B_PHY_DEBUG_txresetdone",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "C2C2_PHY_DRP": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:drp:1.0",
        "vlnv": "xilinx.com:interface:drp_rtl:1.0",
        "port_maps": {
          "DADDR": {
            "physical_name": "C2C2_PHY_DRP_daddr",
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "DEN": {
            "physical_name": "C2C2_PHY_DRP_den",
            "direction": "I"
          },
          "DI": {
            "physical_name": "C2C2_PHY_DRP_di",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "DO": {
            "physical_name": "C2C2_PHY_DRP_do",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DRDY": {
            "physical_name": "C2C2_PHY_DRP_drdy",
            "direction": "O"
          },
          "DWE": {
            "physical_name": "C2C2_PHY_DRP_dwe",
            "direction": "I"
          }
        }
      },
      "C2C2_PHY_Rx": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0",
        "port_maps": {
          "RXN": {
            "physical_name": "C2C2_PHY_Rx_rxn",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RXP": {
            "physical_name": "C2C2_PHY_Rx_rxp",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "C2C2_PHY_Tx": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0",
        "port_maps": {
          "TXN": {
            "physical_name": "C2C2_PHY_Tx_txn",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TXP": {
            "physical_name": "C2C2_PHY_Tx_txp",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "C2C2_PHY_DEBUG": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_aurora:transceiver_debug:1.0",
        "vlnv": "xilinx.com:display_aurora:transceiver_debug_rtl:1.0",
        "port_maps": {
          "cplllock": {
            "physical_name": "C2C2_PHY_DEBUG_cplllock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dmonitorout": {
            "physical_name": "C2C2_PHY_DEBUG_dmonitorout",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "eyescandataerror": {
            "physical_name": "C2C2_PHY_DEBUG_eyescandataerror",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "eyescanreset": {
            "physical_name": "C2C2_PHY_DEBUG_eyescanreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "eyescantrigger": {
            "physical_name": "C2C2_PHY_DEBUG_eyescantrigger",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "pcsrsvdin": {
            "physical_name": "C2C2_PHY_DEBUG_pcsrsvdin",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "qplllock": {
            "physical_name": "C2C2_PHY_DEBUG_qplllock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "rxbufreset": {
            "physical_name": "C2C2_PHY_DEBUG_rxbufreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxbufstatus": {
            "physical_name": "C2C2_PHY_DEBUG_rxbufstatus",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "rxcdrhold": {
            "physical_name": "C2C2_PHY_DEBUG_rxcdrhold",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxdfelpmreset": {
            "physical_name": "C2C2_PHY_DEBUG_rxdfelpmreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxlpmen": {
            "physical_name": "C2C2_PHY_DEBUG_rxlpmen",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxpcsreset": {
            "physical_name": "C2C2_PHY_DEBUG_rxpcsreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxpmareset": {
            "physical_name": "C2C2_PHY_DEBUG_rxpmareset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxpmaresetdone": {
            "physical_name": "C2C2_PHY_DEBUG_rxpmaresetdone",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "rxprbscntreset": {
            "physical_name": "C2C2_PHY_DEBUG_rxprbscntreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxprbserr": {
            "physical_name": "C2C2_PHY_DEBUG_rxprbserr",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "rxprbssel": {
            "physical_name": "C2C2_PHY_DEBUG_rxprbssel",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "rxrate": {
            "physical_name": "C2C2_PHY_DEBUG_rxrate",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "rxresetdone": {
            "physical_name": "C2C2_PHY_DEBUG_rxresetdone",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "txbufstatus": {
            "physical_name": "C2C2_PHY_DEBUG_txbufstatus",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "txdiffctrl": {
            "physical_name": "C2C2_PHY_DEBUG_txdiffctrl",
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "txinhibit": {
            "physical_name": "C2C2_PHY_DEBUG_txinhibit",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txpcsreset": {
            "physical_name": "C2C2_PHY_DEBUG_txpcsreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txpmareset": {
            "physical_name": "C2C2_PHY_DEBUG_txpmareset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txpolarity": {
            "physical_name": "C2C2_PHY_DEBUG_txpolarity",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txpostcursor": {
            "physical_name": "C2C2_PHY_DEBUG_txpostcursor",
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "txprbsforceerr": {
            "physical_name": "C2C2_PHY_DEBUG_txprbsforceerr",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txprbssel": {
            "physical_name": "C2C2_PHY_DEBUG_txprbssel",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "txprecursor": {
            "physical_name": "C2C2_PHY_DEBUG_txprecursor",
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "txresetdone": {
            "physical_name": "C2C2_PHY_DEBUG_txresetdone",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "C2C2B_PHY_DRP": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:drp:1.0",
        "vlnv": "xilinx.com:interface:drp_rtl:1.0",
        "port_maps": {
          "DADDR": {
            "physical_name": "C2C2B_PHY_DRP_daddr",
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "DEN": {
            "physical_name": "C2C2B_PHY_DRP_den",
            "direction": "I"
          },
          "DI": {
            "physical_name": "C2C2B_PHY_DRP_di",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "DO": {
            "physical_name": "C2C2B_PHY_DRP_do",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DRDY": {
            "physical_name": "C2C2B_PHY_DRP_drdy",
            "direction": "O"
          },
          "DWE": {
            "physical_name": "C2C2B_PHY_DRP_dwe",
            "direction": "I"
          }
        }
      },
      "C2C2B_PHY_Rx": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0",
        "port_maps": {
          "RXN": {
            "physical_name": "C2C2B_PHY_Rx_rxn",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RXP": {
            "physical_name": "C2C2B_PHY_Rx_rxp",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "C2C2B_PHY_Tx": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0",
        "port_maps": {
          "TXN": {
            "physical_name": "C2C2B_PHY_Tx_txn",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TXP": {
            "physical_name": "C2C2B_PHY_Tx_txp",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "C2C2B_PHY_DEBUG": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_aurora:transceiver_debug:1.0",
        "vlnv": "xilinx.com:display_aurora:transceiver_debug_rtl:1.0",
        "port_maps": {
          "cplllock": {
            "physical_name": "C2C2B_PHY_DEBUG_cplllock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dmonitorout": {
            "physical_name": "C2C2B_PHY_DEBUG_dmonitorout",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "eyescandataerror": {
            "physical_name": "C2C2B_PHY_DEBUG_eyescandataerror",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "eyescanreset": {
            "physical_name": "C2C2B_PHY_DEBUG_eyescanreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "eyescantrigger": {
            "physical_name": "C2C2B_PHY_DEBUG_eyescantrigger",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "pcsrsvdin": {
            "physical_name": "C2C2B_PHY_DEBUG_pcsrsvdin",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "qplllock": {
            "physical_name": "C2C2B_PHY_DEBUG_qplllock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "rxbufreset": {
            "physical_name": "C2C2B_PHY_DEBUG_rxbufreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxbufstatus": {
            "physical_name": "C2C2B_PHY_DEBUG_rxbufstatus",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "rxcdrhold": {
            "physical_name": "C2C2B_PHY_DEBUG_rxcdrhold",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxdfelpmreset": {
            "physical_name": "C2C2B_PHY_DEBUG_rxdfelpmreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxlpmen": {
            "physical_name": "C2C2B_PHY_DEBUG_rxlpmen",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxpcsreset": {
            "physical_name": "C2C2B_PHY_DEBUG_rxpcsreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxpmareset": {
            "physical_name": "C2C2B_PHY_DEBUG_rxpmareset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxpmaresetdone": {
            "physical_name": "C2C2B_PHY_DEBUG_rxpmaresetdone",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "rxprbscntreset": {
            "physical_name": "C2C2B_PHY_DEBUG_rxprbscntreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxprbserr": {
            "physical_name": "C2C2B_PHY_DEBUG_rxprbserr",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "rxprbssel": {
            "physical_name": "C2C2B_PHY_DEBUG_rxprbssel",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "rxrate": {
            "physical_name": "C2C2B_PHY_DEBUG_rxrate",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "rxresetdone": {
            "physical_name": "C2C2B_PHY_DEBUG_rxresetdone",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "txbufstatus": {
            "physical_name": "C2C2B_PHY_DEBUG_txbufstatus",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "txdiffctrl": {
            "physical_name": "C2C2B_PHY_DEBUG_txdiffctrl",
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "txinhibit": {
            "physical_name": "C2C2B_PHY_DEBUG_txinhibit",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txpcsreset": {
            "physical_name": "C2C2B_PHY_DEBUG_txpcsreset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txpmareset": {
            "physical_name": "C2C2B_PHY_DEBUG_txpmareset",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txpolarity": {
            "physical_name": "C2C2B_PHY_DEBUG_txpolarity",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txpostcursor": {
            "physical_name": "C2C2B_PHY_DEBUG_txpostcursor",
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "txprbsforceerr": {
            "physical_name": "C2C2B_PHY_DEBUG_txprbsforceerr",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txprbssel": {
            "physical_name": "C2C2B_PHY_DEBUG_txprbssel",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "txprecursor": {
            "physical_name": "C2C2B_PHY_DEBUG_txprecursor",
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "txresetdone": {
            "physical_name": "C2C2B_PHY_DEBUG_txresetdone",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "PL_MEM_RAM_PORTB": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "BRAM_CTRL"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        },
        "port_maps": {
          "ADDR": {
            "physical_name": "PL_MEM_RAM_PORTB_addr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLK": {
            "physical_name": "PL_MEM_RAM_PORTB_clk",
            "direction": "I"
          },
          "DIN": {
            "physical_name": "PL_MEM_RAM_PORTB_din",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DOUT": {
            "physical_name": "PL_MEM_RAM_PORTB_dout",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "EN": {
            "physical_name": "PL_MEM_RAM_PORTB_en",
            "direction": "I"
          },
          "RST": {
            "physical_name": "PL_MEM_RAM_PORTB_rst",
            "direction": "I"
          },
          "WE": {
            "physical_name": "PL_MEM_RAM_PORTB_we",
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        }
      },
      "PL_MEM_CM_RAM_PORTB": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "BRAM_CTRL"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        },
        "port_maps": {
          "ADDR": {
            "physical_name": "PL_MEM_CM_RAM_PORTB_addr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "CLK": {
            "physical_name": "PL_MEM_CM_RAM_PORTB_clk",
            "direction": "I"
          },
          "DIN": {
            "physical_name": "PL_MEM_CM_RAM_PORTB_din",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DOUT": {
            "physical_name": "PL_MEM_CM_RAM_PORTB_dout",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "EN": {
            "physical_name": "PL_MEM_CM_RAM_PORTB_en",
            "direction": "I"
          },
          "RST": {
            "physical_name": "PL_MEM_CM_RAM_PORTB_rst",
            "direction": "I"
          },
          "WE": {
            "physical_name": "PL_MEM_CM_RAM_PORTB_we",
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        }
      },
      "SERV": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "49999500"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "memory_map_ref": "SERV",
        "port_maps": {
          "AWADDR": {
            "physical_name": "SERV_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "SERV_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "SERV_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "SERV_awready",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "SERV_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "SERV_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "SERV_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "SERV_wready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "SERV_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "SERV_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "SERV_bready",
            "direction": "O"
          },
          "ARADDR": {
            "physical_name": "SERV_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "SERV_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "SERV_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "SERV_arready",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "SERV_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "SERV_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "SERV_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "SERV_rready",
            "direction": "O"
          }
        }
      },
      "SLAVE_I2C": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "49999500"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "memory_map_ref": "SLAVE_I2C",
        "port_maps": {
          "AWADDR": {
            "physical_name": "SLAVE_I2C_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "SLAVE_I2C_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "SLAVE_I2C_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "SLAVE_I2C_awready",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "SLAVE_I2C_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "SLAVE_I2C_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "SLAVE_I2C_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "SLAVE_I2C_wready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "SLAVE_I2C_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "SLAVE_I2C_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "SLAVE_I2C_bready",
            "direction": "O"
          },
          "ARADDR": {
            "physical_name": "SLAVE_I2C_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "SLAVE_I2C_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "SLAVE_I2C_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "SLAVE_I2C_arready",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "SLAVE_I2C_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "SLAVE_I2C_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "SLAVE_I2C_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "SLAVE_I2C_rready",
            "direction": "O"
          }
        }
      },
      "SM_INFO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "49999500"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "memory_map_ref": "SM_INFO",
        "port_maps": {
          "AWADDR": {
            "physical_name": "SM_INFO_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "SM_INFO_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "SM_INFO_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "SM_INFO_awready",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "SM_INFO_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "SM_INFO_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "SM_INFO_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "SM_INFO_wready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "SM_INFO_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "SM_INFO_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "SM_INFO_bready",
            "direction": "O"
          },
          "ARADDR": {
            "physical_name": "SM_INFO_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "SM_INFO_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "SM_INFO_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "SM_INFO_arready",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "SM_INFO_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "SM_INFO_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "SM_INFO_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "SM_INFO_rready",
            "direction": "O"
          }
        }
      },
      "PLXVC": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "49999500"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "memory_map_ref": "PLXVC",
        "port_maps": {
          "AWADDR": {
            "physical_name": "PLXVC_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "PLXVC_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "PLXVC_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "PLXVC_awready",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "PLXVC_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "PLXVC_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "PLXVC_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "PLXVC_wready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "PLXVC_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "PLXVC_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "PLXVC_bready",
            "direction": "O"
          },
          "ARADDR": {
            "physical_name": "PLXVC_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "PLXVC_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "PLXVC_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "PLXVC_arready",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "PLXVC_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "PLXVC_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "PLXVC_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "PLXVC_rready",
            "direction": "O"
          }
        }
      },
      "CM": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "49999500"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "memory_map_ref": "CM",
        "port_maps": {
          "AWADDR": {
            "physical_name": "CM_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "CM_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "CM_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "CM_awready",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "CM_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "CM_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "CM_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "CM_wready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "CM_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "CM_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "CM_bready",
            "direction": "O"
          },
          "ARADDR": {
            "physical_name": "CM_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "CM_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "CM_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "CM_arready",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "CM_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "CM_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "CM_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "CM_rready",
            "direction": "O"
          }
        }
      },
      "CM1_UART": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "CM1_UART_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "CM1_UART_txd",
            "direction": "O"
          }
        }
      },
      "CM2_UART": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "CM2_UART_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "CM2_UART_txd",
            "direction": "O"
          }
        }
      },
      "CM1_PB_UART": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "CM1_PB_UART_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "CM1_PB_UART_txd",
            "direction": "O"
          }
        }
      },
      "CM2_PB_UART": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "CM2_PB_UART_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "CM2_PB_UART_txd",
            "direction": "O"
          }
        }
      },
      "ESM_UART": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "ESM_UART_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "ESM_UART_txd",
            "direction": "O"
          }
        }
      },
      "dma_jtag": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:jtag:2.0",
        "vlnv": "xilinx.com:interface:jtag_rtl:2.0",
        "port_maps": {
          "TDI": {
            "physical_name": "dma_jtag_tdi",
            "direction": "O"
          },
          "TMS": {
            "physical_name": "dma_jtag_tms",
            "direction": "O"
          },
          "TCK": {
            "physical_name": "dma_jtag_tck",
            "direction": "O"
          },
          "TDO": {
            "physical_name": "dma_jtag_tdo",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "axi_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "zynq_bd_ZynqMPSoC_0_pl_clk1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "49999500",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "sys_resetter_primary_bus_rst_n": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "ip_prop"
          },
          "PortType": {
            "value": "rst",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "sys_resetter_primary_intcn_rst_n": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "sys_resetter_primary_rst_n": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "c2c_interconnect_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "sys_resetter_c2c_bus_rst_n": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "ip_prop"
          },
          "PortType": {
            "value": "rst",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "sys_resetter_c2c_intcn_rst_n": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "sys_resetter_c2c_rst_n": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "INIT_CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "zynq_bd_INIT_CLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "SYS_RESET_bus_rst_n": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "ip_prop"
          },
          "PortType": {
            "value": "rst",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "SYS_RESET_intcn_rst_n": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "SYS_RESET_rst_n": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "C2C1_aurora_pma_init_in": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "C2C1_aurora_reset_pb": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "C2C1_aurora_do_cc": {
        "direction": "O"
      },
      "C2C1_axi_c2c_config_error_out": {
        "direction": "O"
      },
      "C2C1_axi_c2c_link_status_out": {
        "direction": "O"
      },
      "C2C1_axi_c2c_multi_bit_error_out": {
        "direction": "O"
      },
      "C2C1_axi_c2c_link_error_out": {
        "direction": "O"
      },
      "C2C1_PHY_refclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "zynq_bd_C2C1_PHY_refclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "C2C1_PHY_power_down": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "C2C1_PHY_gt_pll_lock": {
        "direction": "O"
      },
      "C2C1_PHY_hard_err": {
        "direction": "O"
      },
      "C2C1_PHY_soft_err": {
        "direction": "O"
      },
      "C2C1_PHY_lane_up": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "C2C1_PHY_mmcm_not_locked_out": {
        "direction": "O"
      },
      "C2C1_PHY_link_reset_out": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "C2C1_PHY_channel_up": {
        "direction": "O"
      },
      "C2C1_PHY_CLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "zynq_bd_C2C1_PHY_0_user_clk_out",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "78125000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          }
        }
      },
      "C2C1B_aurora_pma_init_in": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "C2C1B_aurora_reset_pb": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "C2C1B_aurora_do_cc": {
        "direction": "O"
      },
      "C2C1B_axi_c2c_config_error_out": {
        "direction": "O"
      },
      "C2C1B_axi_c2c_link_status_out": {
        "direction": "O"
      },
      "C2C1B_axi_c2c_multi_bit_error_out": {
        "direction": "O"
      },
      "C2C1B_axi_c2c_link_error_out": {
        "direction": "O"
      },
      "C2C1B_PHY_refclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "zynq_bd_C2C1B_PHY_refclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "C2C1B_PHY_power_down": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "C2C1B_PHY_gt_pll_lock": {
        "direction": "O"
      },
      "C2C1B_PHY_hard_err": {
        "direction": "O"
      },
      "C2C1B_PHY_soft_err": {
        "direction": "O"
      },
      "C2C1B_PHY_lane_up": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "C2C1B_PHY_mmcm_not_locked_out": {
        "direction": "O"
      },
      "C2C1B_PHY_link_reset_out": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "C2C1B_PHY_channel_up": {
        "direction": "O"
      },
      "C2C1B_PHY_CLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "zynq_bd_C2C1B_PHY_0_user_clk_out",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "78125000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          }
        }
      },
      "C2C2_aurora_pma_init_in": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "C2C2_aurora_reset_pb": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "C2C2_aurora_do_cc": {
        "direction": "O"
      },
      "C2C2_axi_c2c_config_error_out": {
        "direction": "O"
      },
      "C2C2_axi_c2c_link_status_out": {
        "direction": "O"
      },
      "C2C2_axi_c2c_multi_bit_error_out": {
        "direction": "O"
      },
      "C2C2_axi_c2c_link_error_out": {
        "direction": "O"
      },
      "C2C2_PHY_refclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "zynq_bd_C2C2_PHY_refclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "C2C2_PHY_power_down": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "C2C2_PHY_gt_pll_lock": {
        "direction": "O"
      },
      "C2C2_PHY_hard_err": {
        "direction": "O"
      },
      "C2C2_PHY_soft_err": {
        "direction": "O"
      },
      "C2C2_PHY_lane_up": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "C2C2_PHY_mmcm_not_locked_out": {
        "direction": "O"
      },
      "C2C2_PHY_link_reset_out": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "C2C2_PHY_channel_up": {
        "direction": "O"
      },
      "C2C2_PHY_CLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "zynq_bd_C2C2_PHY_0_user_clk_out",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "78125000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          }
        }
      },
      "C2C2B_aurora_pma_init_in": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "C2C2B_aurora_reset_pb": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "C2C2B_aurora_do_cc": {
        "direction": "O"
      },
      "C2C2B_axi_c2c_config_error_out": {
        "direction": "O"
      },
      "C2C2B_axi_c2c_link_status_out": {
        "direction": "O"
      },
      "C2C2B_axi_c2c_multi_bit_error_out": {
        "direction": "O"
      },
      "C2C2B_axi_c2c_link_error_out": {
        "direction": "O"
      },
      "C2C2B_PHY_refclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "zynq_bd_C2C2B_PHY_refclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "C2C2B_PHY_power_down": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "C2C2B_PHY_gt_pll_lock": {
        "direction": "O"
      },
      "C2C2B_PHY_hard_err": {
        "direction": "O"
      },
      "C2C2B_PHY_soft_err": {
        "direction": "O"
      },
      "C2C2B_PHY_lane_up": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "C2C2B_PHY_mmcm_not_locked_out": {
        "direction": "O"
      },
      "C2C2B_PHY_link_reset_out": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "C2C2B_PHY_channel_up": {
        "direction": "O"
      },
      "C2C2B_PHY_CLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "zynq_bd_C2C2B_PHY_0_user_clk_out",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "78125000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          }
        }
      },
      "MONITOR_alarm": {
        "direction": "O"
      },
      "MONITOR_vccint_alarm": {
        "direction": "O"
      },
      "MONITOR_vccaux_alarm": {
        "direction": "O"
      },
      "MONITOR_overtemp_alarm": {
        "direction": "O"
      },
      "SI_scl_i": {
        "direction": "I"
      },
      "SI_sda_i": {
        "direction": "I"
      },
      "SI_sda_o": {
        "direction": "O"
      },
      "SI_scl_o": {
        "direction": "O"
      },
      "SI_scl_t": {
        "direction": "O"
      },
      "SI_sda_t": {
        "direction": "O"
      }
    },
    "components": {
      "ZynqMPSoC": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.5",
        "ip_revision": "1",
        "xci_name": "zynq_bd_ZynqMPSoC_0",
        "xci_path": "ip/zynq_bd_ZynqMPSoC_0/zynq_bd_ZynqMPSoC_0.xci",
        "inst_hier_path": "ZynqMPSoC",
        "parameters": {
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS33"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS33"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_MIO_12_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_12_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_13_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_14_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_15_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_16_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_17_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_18_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_19_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_1_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_20_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_21_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_22_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_23_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_23_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_24_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_25_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_26_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_27_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_28_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_29_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_30_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_31_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_32_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_33_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_34_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_35_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_36_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_37_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_38_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_39_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_40_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_41_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_42_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_43_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_44_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_46_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_46_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_47_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_47_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_48_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_48_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_49_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_49_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_4_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_50_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_50_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_51_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_51_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_64_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_65_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_66_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_67_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_68_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_69_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_70_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_71_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_72_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_73_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_74_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_75_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_76_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_77_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_7_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_8_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_9_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": [
              "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#I2C 0#I2C 0#GPIO0 MIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD",
              "0#SD 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#UART 0#UART 0#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD",
              "1#SD 1#############Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 0#MDIO 0"
            ]
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#gpio0[7]#gpio0[8]#gpio0[9]#scl_out#sda_out#gpio0[12]#sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#sdio0_data_out[4]#sdio0_data_out[5]#sdio0_data_out[6]#sdio0_data_out[7]#sdio0_cmd_out#sdio0_clk_out#gpio0[23]#gpio0[24]#gpio0[25]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#rxd#txd#gpio1[40]#gpio1[41]#gpio1[42]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#############rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem0_mdc#gem0_mdio_out"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "4"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1199.988037"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1199.988037"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.984985"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": {
            "value": "50"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "50"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "50"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "33.333000"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__CL": {
            "value": "17"
          },
          "PSU__DDRC__CWL": {
            "value": "12"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "8192 MBits"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Enabled"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "16"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2400T"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "32.0"
          },
          "PSU__DDRC__T_RC": {
            "value": "46.16"
          },
          "PSU__DDRC__T_RCD": {
            "value": "17"
          },
          "PSU__DDRC__T_RP": {
            "value": "17"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "600.000"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__ENET0__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET0__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET0__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET0__PERIPHERAL__IO": {
            "value": "MIO 26 .. 37"
          },
          "PSU__ENET0__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET0__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__FPDMASTERS_COHERENCY": {
            "value": "0"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "1"
          },
          "PSU__GEM0_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM0_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM3_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 10 .. 11"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__MAXIGP1__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__PL_CLK1_BUF": {
            "value": "TRUE"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;1|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;1|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;1|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": [
              "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;0|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;0|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;1|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
              "Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
            ]
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__GRP_FBCLK__IO": {
            "value": "MIO 6"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 5"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Single"
          },
          "PSU__SATA__LANE0__ENABLE": {
            "value": "1"
          },
          "PSU__SATA__LANE0__IO": {
            "value": "GT Lane2"
          },
          "PSU__SATA__LANE1__ENABLE": {
            "value": "0"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SATA__REF_CLK_FREQ": {
            "value": "125"
          },
          "PSU__SATA__REF_CLK_SEL": {
            "value": "Ref Clk0"
          },
          "PSU__SAXIGP3__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SD0_COHERENCY": {
            "value": "0"
          },
          "PSU__SD0_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD0__CLK_200_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD0__CLK_50_DDR_ITAP_DLY": {
            "value": "0x12"
          },
          "PSU__SD0__CLK_50_DDR_OTAP_DLY": {
            "value": "0x6"
          },
          "PSU__SD0__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD0__CLK_50_SDR_OTAP_DLY": {
            "value": "0x6"
          },
          "PSU__SD0__DATA_TRANSFER_MODE": {
            "value": "8Bit"
          },
          "PSU__SD0__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD0__PERIPHERAL__IO": {
            "value": "MIO 13 .. 22"
          },
          "PSU__SD0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__SLOT_TYPE": {
            "value": "eMMC"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD1__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "4Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 46 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 2.0"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 38 .. 39"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xA0000000",
              "maximum": "0x0047FFFFFFFF",
              "width": "40"
            }
          },
          "M_AXI_HPM1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xB0000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "40"
            }
          },
          "S_AXI_HP1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP3"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "sys_resetter_primary": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "zynq_bd_sys_resetter_primary_0",
        "xci_path": "ip/zynq_bd_sys_resetter_primary_0/zynq_bd_sys_resetter_primary_0.xci",
        "inst_hier_path": "sys_resetter_primary",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "0"
          },
          "C_AUX_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "sys_resetter_primary_BUS_RST_N": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "zynq_bd_sys_resetter_primary_BUS_RST_N_0",
        "xci_path": "ip/zynq_bd_sys_resetter_primary_BUS_RST_N_0/zynq_bd_sys_resetter_primary_BUS_RST_N_0.xci",
        "inst_hier_path": "sys_resetter_primary_BUS_RST_N",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "sys_resetter_c2c": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "zynq_bd_sys_resetter_c2c_0",
        "xci_path": "ip/zynq_bd_sys_resetter_c2c_0/zynq_bd_sys_resetter_c2c_0.xci",
        "inst_hier_path": "sys_resetter_c2c",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          },
          "C_AUX_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "sys_resetter_c2c_BUS_RST_N": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "zynq_bd_sys_resetter_c2c_BUS_RST_N_0",
        "xci_path": "ip/zynq_bd_sys_resetter_c2c_BUS_RST_N_0/zynq_bd_sys_resetter_c2c_BUS_RST_N_0.xci",
        "inst_hier_path": "sys_resetter_c2c_BUS_RST_N",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "SYS_RESET": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "zynq_bd_SYS_RESET_0",
        "xci_path": "ip/zynq_bd_SYS_RESET_0/zynq_bd_SYS_RESET_0.xci",
        "inst_hier_path": "SYS_RESET",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "0"
          },
          "C_AUX_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "SYS_RESET_BUS_RST_N": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "zynq_bd_SYS_RESET_BUS_RST_N_0",
        "xci_path": "ip/zynq_bd_SYS_RESET_BUS_RST_N_0/zynq_bd_SYS_RESET_BUS_RST_N_0.xci",
        "inst_hier_path": "SYS_RESET_BUS_RST_N",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "AXI_MAIN_INTERCONNECT": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/zynq_bd_AXI_MAIN_INTERCONNECT_0/zynq_bd_AXI_MAIN_INTERCONNECT_0.xci",
        "inst_hier_path": "AXI_MAIN_INTERCONNECT",
        "xci_name": "zynq_bd_AXI_MAIN_INTERCONNECT_0",
        "parameters": {
          "NUM_MI": {
            "value": "15"
          },
          "NUM_SI": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "30",
            "xci_name": "zynq_bd_xbar_0",
            "xci_path": "ip/zynq_bd_xbar_0/zynq_bd_xbar_0.xci",
            "inst_hier_path": "AXI_MAIN_INTERCONNECT/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "15"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI",
                  "M13_AXI",
                  "M14_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI",
                  "M13_AXI",
                  "M14_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_14",
                "xci_path": "ip/zynq_bd_auto_pc_14/zynq_bd_auto_pc_14.xci",
                "inst_hier_path": "AXI_MAIN_INTERCONNECT/s01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s01_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_0",
                "xci_path": "ip/zynq_bd_auto_pc_0/zynq_bd_auto_pc_0.xci",
                "inst_hier_path": "AXI_MAIN_INTERCONNECT/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_1",
                "xci_path": "ip/zynq_bd_auto_pc_1/zynq_bd_auto_pc_1.xci",
                "inst_hier_path": "AXI_MAIN_INTERCONNECT/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_2",
                "xci_path": "ip/zynq_bd_auto_pc_2/zynq_bd_auto_pc_2.xci",
                "inst_hier_path": "AXI_MAIN_INTERCONNECT/m02_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_3",
                "xci_path": "ip/zynq_bd_auto_pc_3/zynq_bd_auto_pc_3.xci",
                "inst_hier_path": "AXI_MAIN_INTERCONNECT/m03_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_4",
                "xci_path": "ip/zynq_bd_auto_pc_4/zynq_bd_auto_pc_4.xci",
                "inst_hier_path": "AXI_MAIN_INTERCONNECT/m04_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_5",
                "xci_path": "ip/zynq_bd_auto_pc_5/zynq_bd_auto_pc_5.xci",
                "inst_hier_path": "AXI_MAIN_INTERCONNECT/m06_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_6",
                "xci_path": "ip/zynq_bd_auto_pc_6/zynq_bd_auto_pc_6.xci",
                "inst_hier_path": "AXI_MAIN_INTERCONNECT/m07_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m07_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_7",
                "xci_path": "ip/zynq_bd_auto_pc_7/zynq_bd_auto_pc_7.xci",
                "inst_hier_path": "AXI_MAIN_INTERCONNECT/m08_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m08_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_8",
                "xci_path": "ip/zynq_bd_auto_pc_8/zynq_bd_auto_pc_8.xci",
                "inst_hier_path": "AXI_MAIN_INTERCONNECT/m09_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m09_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_9",
                "xci_path": "ip/zynq_bd_auto_pc_9/zynq_bd_auto_pc_9.xci",
                "inst_hier_path": "AXI_MAIN_INTERCONNECT/m10_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m10_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m10_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_10",
                "xci_path": "ip/zynq_bd_auto_pc_10/zynq_bd_auto_pc_10.xci",
                "inst_hier_path": "AXI_MAIN_INTERCONNECT/m11_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m11_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m11_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_11",
                "xci_path": "ip/zynq_bd_auto_pc_11/zynq_bd_auto_pc_11.xci",
                "inst_hier_path": "AXI_MAIN_INTERCONNECT/m12_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m12_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m12_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_12",
                "xci_path": "ip/zynq_bd_auto_pc_12/zynq_bd_auto_pc_12.xci",
                "inst_hier_path": "AXI_MAIN_INTERCONNECT/m13_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m13_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m13_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_13",
                "xci_path": "ip/zynq_bd_auto_pc_13/zynq_bd_auto_pc_13.xci",
                "inst_hier_path": "AXI_MAIN_INTERCONNECT/m14_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m14_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m14_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "AXI_MAIN_INTERCONNECT_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "AXI_MAIN_INTERCONNECT_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_AXI_MAIN_INTERCONNECT": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_AXI_MAIN_INTERCONNECT": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_AXI_MAIN_INTERCONNECT": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_AXI_MAIN_INTERCONNECT": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_AXI_MAIN_INTERCONNECT": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "m05_couplers_to_AXI_MAIN_INTERCONNECT": {
            "interface_ports": [
              "m05_couplers/M_AXI",
              "M05_AXI"
            ]
          },
          "m06_couplers_to_AXI_MAIN_INTERCONNECT": {
            "interface_ports": [
              "m06_couplers/M_AXI",
              "M06_AXI"
            ]
          },
          "m07_couplers_to_AXI_MAIN_INTERCONNECT": {
            "interface_ports": [
              "m07_couplers/M_AXI",
              "M07_AXI"
            ]
          },
          "m08_couplers_to_AXI_MAIN_INTERCONNECT": {
            "interface_ports": [
              "m08_couplers/M_AXI",
              "M08_AXI"
            ]
          },
          "m09_couplers_to_AXI_MAIN_INTERCONNECT": {
            "interface_ports": [
              "m09_couplers/M_AXI",
              "M09_AXI"
            ]
          },
          "m10_couplers_to_AXI_MAIN_INTERCONNECT": {
            "interface_ports": [
              "m10_couplers/M_AXI",
              "M10_AXI"
            ]
          },
          "m11_couplers_to_AXI_MAIN_INTERCONNECT": {
            "interface_ports": [
              "m11_couplers/M_AXI",
              "M11_AXI"
            ]
          },
          "m12_couplers_to_AXI_MAIN_INTERCONNECT": {
            "interface_ports": [
              "m12_couplers/M_AXI",
              "M12_AXI"
            ]
          },
          "m13_couplers_to_AXI_MAIN_INTERCONNECT": {
            "interface_ports": [
              "m13_couplers/M_AXI",
              "M13_AXI"
            ]
          },
          "m14_couplers_to_AXI_MAIN_INTERCONNECT": {
            "interface_ports": [
              "m14_couplers/M_AXI",
              "M14_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "xbar_to_m12_couplers": {
            "interface_ports": [
              "xbar/M12_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "xbar_to_m13_couplers": {
            "interface_ports": [
              "xbar/M13_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "xbar_to_m14_couplers": {
            "interface_ports": [
              "xbar/M14_AXI",
              "m14_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "AXI_MAIN_INTERCONNECT_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK"
            ]
          },
          "AXI_MAIN_INTERCONNECT_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          },
          "M12_ACLK_1": {
            "ports": [
              "M12_ACLK",
              "m12_couplers/M_ACLK"
            ]
          },
          "M12_ARESETN_1": {
            "ports": [
              "M12_ARESETN",
              "m12_couplers/M_ARESETN"
            ]
          },
          "M13_ACLK_1": {
            "ports": [
              "M13_ACLK",
              "m13_couplers/M_ACLK"
            ]
          },
          "M13_ARESETN_1": {
            "ports": [
              "M13_ARESETN",
              "m13_couplers/M_ARESETN"
            ]
          },
          "M14_ACLK_1": {
            "ports": [
              "M14_ACLK",
              "m14_couplers/M_ACLK"
            ]
          },
          "M14_ARESETN_1": {
            "ports": [
              "M14_ARESETN",
              "m14_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "AXI_C2C_INTERCONNECT": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/zynq_bd_AXI_C2C_INTERCONNECT_0/zynq_bd_AXI_C2C_INTERCONNECT_0.xci",
        "inst_hier_path": "AXI_C2C_INTERCONNECT",
        "xci_name": "zynq_bd_AXI_C2C_INTERCONNECT_0",
        "parameters": {
          "NUM_MI": {
            "value": "8"
          },
          "NUM_SI": {
            "value": "1"
          },
          "STRATEGY": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "30",
            "xci_name": "zynq_bd_xbar_1",
            "xci_path": "ip/zynq_bd_xbar_1/zynq_bd_xbar_1.xci",
            "inst_hier_path": "AXI_C2C_INTERCONNECT/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_15",
                "xci_path": "ip/zynq_bd_auto_pc_15/zynq_bd_auto_pc_15.xci",
                "inst_hier_path": "AXI_C2C_INTERCONNECT/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_16",
                "xci_path": "ip/zynq_bd_auto_pc_16/zynq_bd_auto_pc_16.xci",
                "inst_hier_path": "AXI_C2C_INTERCONNECT/m03_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_17",
                "xci_path": "ip/zynq_bd_auto_pc_17/zynq_bd_auto_pc_17.xci",
                "inst_hier_path": "AXI_C2C_INTERCONNECT/m04_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_18",
                "xci_path": "ip/zynq_bd_auto_pc_18/zynq_bd_auto_pc_18.xci",
                "inst_hier_path": "AXI_C2C_INTERCONNECT/m05_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m05_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_19",
                "xci_path": "ip/zynq_bd_auto_pc_19/zynq_bd_auto_pc_19.xci",
                "inst_hier_path": "AXI_C2C_INTERCONNECT/m06_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_20",
                "xci_path": "ip/zynq_bd_auto_pc_20/zynq_bd_auto_pc_20.xci",
                "inst_hier_path": "AXI_C2C_INTERCONNECT/m07_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m07_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "s00_mmu": {
            "vlnv": "xilinx.com:ip:axi_mmu:2.1",
            "ip_revision": "27",
            "xci_name": "zynq_bd_s00_mmu_0",
            "xci_path": "ip/zynq_bd_s00_mmu_0/zynq_bd_s00_mmu_0.xci",
            "inst_hier_path": "AXI_C2C_INTERCONNECT/s00_mmu",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S00_AXI_1": {
            "interface_ports": [
              "s00_mmu/S_AXI",
              "S00_AXI"
            ]
          },
          "m00_couplers_to_AXI_C2C_INTERCONNECT": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_AXI_C2C_INTERCONNECT": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_AXI_C2C_INTERCONNECT": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_AXI_C2C_INTERCONNECT": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_AXI_C2C_INTERCONNECT": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "m05_couplers_to_AXI_C2C_INTERCONNECT": {
            "interface_ports": [
              "m05_couplers/M_AXI",
              "M05_AXI"
            ]
          },
          "m06_couplers_to_AXI_C2C_INTERCONNECT": {
            "interface_ports": [
              "m06_couplers/M_AXI",
              "M06_AXI"
            ]
          },
          "m07_couplers_to_AXI_C2C_INTERCONNECT": {
            "interface_ports": [
              "m07_couplers/M_AXI",
              "M07_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s00_mmu_M_AXI": {
            "interface_ports": [
              "s00_mmu/M_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "AXI_C2C_INTERCONNECT_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK"
            ]
          },
          "AXI_C2C_INTERCONNECT_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK",
              "s00_mmu/aclk"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN",
              "s00_mmu/aresetn"
            ]
          }
        }
      },
      "IRQ0_INTR_CTRL": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "ip_revision": "18",
        "xci_name": "zynq_bd_IRQ0_INTR_CTRL_0",
        "xci_path": "ip/zynq_bd_IRQ0_INTR_CTRL_0/zynq_bd_IRQ0_INTR_CTRL_0.xci",
        "inst_hier_path": "IRQ0_INTR_CTRL",
        "parameters": {
          "C_IRQ_CONNECTION": {
            "value": "1"
          }
        }
      },
      "IRQ0_INTR_CTRL_IRQ": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "zynq_bd_IRQ0_INTR_CTRL_IRQ_0",
        "xci_path": "ip/zynq_bd_IRQ0_INTR_CTRL_IRQ_0/zynq_bd_IRQ0_INTR_CTRL_IRQ_0.xci",
        "inst_hier_path": "IRQ0_INTR_CTRL_IRQ",
        "parameters": {
          "NUM_PORTS": {
            "value": "12"
          }
        }
      },
      "C2C1": {
        "vlnv": "xilinx.com:ip:axi_chip2chip:5.0",
        "ip_revision": "20",
        "xci_name": "zynq_bd_C2C1_0",
        "xci_path": "ip/zynq_bd_C2C1_0/zynq_bd_C2C1_0.xci",
        "inst_hier_path": "C2C1",
        "parameters": {
          "C_AXI_DATA_WIDTH": {
            "value": "32"
          },
          "C_AXI_STB_WIDTH": {
            "value": "4"
          },
          "C_EN_AXI_LINK_HNDLR": {
            "value": "false"
          },
          "C_INCLUDE_AXILITE": {
            "value": "1"
          },
          "C_INTERFACE_MODE": {
            "value": "0"
          },
          "C_INTERFACE_TYPE": {
            "value": "2"
          },
          "C_MASTER_FPGA": {
            "value": "1"
          }
        }
      },
      "C2C1_PHY": {
        "vlnv": "xilinx.com:ip:aurora_64b66b:12.0",
        "ip_revision": "14",
        "xci_name": "zynq_bd_C2C1_PHY_0",
        "xci_path": "ip/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0.xci",
        "inst_hier_path": "C2C1_PHY",
        "parameters": {
          "C_AURORA_LANES": {
            "value": "1"
          },
          "C_LINE_RATE": {
            "value": "5"
          },
          "C_REFCLK_FREQUENCY": {
            "value": "100"
          },
          "C_USE_CHIPSCOPE": {
            "value": "true"
          },
          "SINGLEEND_GTREFCLK": {
            "value": "true"
          },
          "SupportLevel": {
            "value": "1"
          },
          "TransceiverControl": {
            "value": "true"
          },
          "drp_mode": {
            "value": "Native"
          },
          "interface_mode": {
            "value": "Streaming"
          }
        }
      },
      "C2C1_AXI_FW": {
        "vlnv": "xilinx.com:ip:axi_firewall:1.2",
        "ip_revision": "4",
        "xci_name": "zynq_bd_C2C1_AXI_FW_0",
        "xci_path": "ip/zynq_bd_C2C1_AXI_FW_0/zynq_bd_C2C1_AXI_FW_0.xci",
        "inst_hier_path": "C2C1_AXI_FW",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "C2C1B": {
        "vlnv": "xilinx.com:ip:axi_chip2chip:5.0",
        "ip_revision": "20",
        "xci_name": "zynq_bd_C2C1B_0",
        "xci_path": "ip/zynq_bd_C2C1B_0/zynq_bd_C2C1B_0.xci",
        "inst_hier_path": "C2C1B",
        "parameters": {
          "C_AXI_DATA_WIDTH": {
            "value": "32"
          },
          "C_AXI_STB_WIDTH": {
            "value": "4"
          },
          "C_EN_AXI_LINK_HNDLR": {
            "value": "false"
          },
          "C_INCLUDE_AXILITE": {
            "value": "1"
          },
          "C_INTERFACE_MODE": {
            "value": "0"
          },
          "C_INTERFACE_TYPE": {
            "value": "2"
          },
          "C_MASTER_FPGA": {
            "value": "1"
          }
        }
      },
      "C2C1B_PHY": {
        "vlnv": "xilinx.com:ip:aurora_64b66b:12.0",
        "ip_revision": "14",
        "xci_name": "zynq_bd_C2C1B_PHY_0",
        "xci_path": "ip/zynq_bd_C2C1B_PHY_0/zynq_bd_C2C1B_PHY_0.xci",
        "inst_hier_path": "C2C1B_PHY",
        "parameters": {
          "C_AURORA_LANES": {
            "value": "1"
          },
          "C_LINE_RATE": {
            "value": "5"
          },
          "C_REFCLK_FREQUENCY": {
            "value": "100"
          },
          "C_USE_CHIPSCOPE": {
            "value": "true"
          },
          "SINGLEEND_GTREFCLK": {
            "value": "true"
          },
          "SupportLevel": {
            "value": "1"
          },
          "TransceiverControl": {
            "value": "true"
          },
          "drp_mode": {
            "value": "Native"
          },
          "interface_mode": {
            "value": "Streaming"
          }
        }
      },
      "C2C1_AXILITE_FW": {
        "vlnv": "xilinx.com:ip:axi_firewall:1.2",
        "ip_revision": "4",
        "xci_name": "zynq_bd_C2C1_AXILITE_FW_0",
        "xci_path": "ip/zynq_bd_C2C1_AXILITE_FW_0/zynq_bd_C2C1_AXILITE_FW_0.xci",
        "inst_hier_path": "C2C1_AXILITE_FW",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "C2C2": {
        "vlnv": "xilinx.com:ip:axi_chip2chip:5.0",
        "ip_revision": "20",
        "xci_name": "zynq_bd_C2C2_0",
        "xci_path": "ip/zynq_bd_C2C2_0/zynq_bd_C2C2_0.xci",
        "inst_hier_path": "C2C2",
        "parameters": {
          "C_AXI_DATA_WIDTH": {
            "value": "32"
          },
          "C_AXI_STB_WIDTH": {
            "value": "4"
          },
          "C_EN_AXI_LINK_HNDLR": {
            "value": "false"
          },
          "C_INCLUDE_AXILITE": {
            "value": "1"
          },
          "C_INTERFACE_MODE": {
            "value": "0"
          },
          "C_INTERFACE_TYPE": {
            "value": "2"
          },
          "C_MASTER_FPGA": {
            "value": "1"
          }
        }
      },
      "C2C2_PHY": {
        "vlnv": "xilinx.com:ip:aurora_64b66b:12.0",
        "ip_revision": "14",
        "xci_name": "zynq_bd_C2C2_PHY_0",
        "xci_path": "ip/zynq_bd_C2C2_PHY_0/zynq_bd_C2C2_PHY_0.xci",
        "inst_hier_path": "C2C2_PHY",
        "parameters": {
          "C_AURORA_LANES": {
            "value": "1"
          },
          "C_LINE_RATE": {
            "value": "5"
          },
          "C_REFCLK_FREQUENCY": {
            "value": "100"
          },
          "C_USE_CHIPSCOPE": {
            "value": "true"
          },
          "SINGLEEND_GTREFCLK": {
            "value": "true"
          },
          "SupportLevel": {
            "value": "1"
          },
          "TransceiverControl": {
            "value": "true"
          },
          "drp_mode": {
            "value": "Native"
          },
          "interface_mode": {
            "value": "Streaming"
          }
        }
      },
      "C2C2_AXI_FW": {
        "vlnv": "xilinx.com:ip:axi_firewall:1.2",
        "ip_revision": "4",
        "xci_name": "zynq_bd_C2C2_AXI_FW_0",
        "xci_path": "ip/zynq_bd_C2C2_AXI_FW_0/zynq_bd_C2C2_AXI_FW_0.xci",
        "inst_hier_path": "C2C2_AXI_FW",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "C2C2B": {
        "vlnv": "xilinx.com:ip:axi_chip2chip:5.0",
        "ip_revision": "20",
        "xci_name": "zynq_bd_C2C2B_0",
        "xci_path": "ip/zynq_bd_C2C2B_0/zynq_bd_C2C2B_0.xci",
        "inst_hier_path": "C2C2B",
        "parameters": {
          "C_AXI_DATA_WIDTH": {
            "value": "32"
          },
          "C_AXI_STB_WIDTH": {
            "value": "4"
          },
          "C_EN_AXI_LINK_HNDLR": {
            "value": "false"
          },
          "C_INCLUDE_AXILITE": {
            "value": "1"
          },
          "C_INTERFACE_MODE": {
            "value": "0"
          },
          "C_INTERFACE_TYPE": {
            "value": "2"
          },
          "C_MASTER_FPGA": {
            "value": "1"
          }
        }
      },
      "C2C2B_PHY": {
        "vlnv": "xilinx.com:ip:aurora_64b66b:12.0",
        "ip_revision": "14",
        "xci_name": "zynq_bd_C2C2B_PHY_0",
        "xci_path": "ip/zynq_bd_C2C2B_PHY_0/zynq_bd_C2C2B_PHY_0.xci",
        "inst_hier_path": "C2C2B_PHY",
        "parameters": {
          "C_AURORA_LANES": {
            "value": "1"
          },
          "C_LINE_RATE": {
            "value": "5"
          },
          "C_REFCLK_FREQUENCY": {
            "value": "100"
          },
          "C_USE_CHIPSCOPE": {
            "value": "true"
          },
          "SINGLEEND_GTREFCLK": {
            "value": "true"
          },
          "SupportLevel": {
            "value": "1"
          },
          "TransceiverControl": {
            "value": "true"
          },
          "drp_mode": {
            "value": "Native"
          },
          "interface_mode": {
            "value": "Streaming"
          }
        }
      },
      "C2C2_AXILITE_FW": {
        "vlnv": "xilinx.com:ip:axi_firewall:1.2",
        "ip_revision": "4",
        "xci_name": "zynq_bd_C2C2_AXILITE_FW_0",
        "xci_path": "ip/zynq_bd_C2C2_AXILITE_FW_0/zynq_bd_C2C2_AXILITE_FW_0.xci",
        "inst_hier_path": "C2C2_AXILITE_FW",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "AXI_LOCAL_INTERCONNECT": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/zynq_bd_AXI_LOCAL_INTERCONNECT_0/zynq_bd_AXI_LOCAL_INTERCONNECT_0.xci",
        "inst_hier_path": "AXI_LOCAL_INTERCONNECT",
        "xci_name": "zynq_bd_AXI_LOCAL_INTERCONNECT_0",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          },
          "NUM_SI": {
            "value": "1"
          },
          "STRATEGY": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "30",
            "xci_name": "zynq_bd_xbar_2",
            "xci_path": "ip/zynq_bd_xbar_2/zynq_bd_xbar_2.xci",
            "inst_hier_path": "AXI_LOCAL_INTERCONNECT/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_21",
                "xci_path": "ip/zynq_bd_auto_pc_21/zynq_bd_auto_pc_21.xci",
                "inst_hier_path": "AXI_LOCAL_INTERCONNECT/m02_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_22",
                "xci_path": "ip/zynq_bd_auto_pc_22/zynq_bd_auto_pc_22.xci",
                "inst_hier_path": "AXI_LOCAL_INTERCONNECT/m03_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "zynq_bd_auto_pc_23",
                "xci_path": "ip/zynq_bd_auto_pc_23/zynq_bd_auto_pc_23.xci",
                "inst_hier_path": "AXI_LOCAL_INTERCONNECT/m04_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "AXI_LOCAL_INTERCONNECT_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_AXI_LOCAL_INTERCONNECT": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_AXI_LOCAL_INTERCONNECT": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_AXI_LOCAL_INTERCONNECT": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_AXI_LOCAL_INTERCONNECT": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_AXI_LOCAL_INTERCONNECT": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "AXI_LOCAL_INTERCONNECT_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK"
            ]
          },
          "AXI_LOCAL_INTERCONNECT_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN"
            ]
          }
        }
      },
      "PL_MEM": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "9",
        "xci_name": "zynq_bd_PL_MEM_0",
        "xci_path": "ip/zynq_bd_PL_MEM_0/zynq_bd_PL_MEM_0.xci",
        "inst_hier_path": "PL_MEM",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "PL_MEM_RAM": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "7",
        "xci_name": "zynq_bd_PL_MEM_RAM_0",
        "xci_path": "ip/zynq_bd_PL_MEM_RAM_0/zynq_bd_PL_MEM_RAM_0.xci",
        "inst_hier_path": "PL_MEM_RAM",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "false"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "PL_MEM_CM": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "9",
        "xci_name": "zynq_bd_PL_MEM_CM_0",
        "xci_path": "ip/zynq_bd_PL_MEM_CM_0/zynq_bd_PL_MEM_CM_0.xci",
        "inst_hier_path": "PL_MEM_CM",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "PL_MEM_CM_RAM": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "7",
        "xci_name": "zynq_bd_PL_MEM_CM_RAM_0",
        "xci_path": "ip/zynq_bd_PL_MEM_CM_RAM_0/zynq_bd_PL_MEM_CM_RAM_0.xci",
        "inst_hier_path": "PL_MEM_CM_RAM",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "false"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "CM_MON_AXI_FW": {
        "vlnv": "xilinx.com:ip:axi_firewall:1.2",
        "ip_revision": "4",
        "xci_name": "zynq_bd_CM_MON_AXI_FW_0",
        "xci_path": "ip/zynq_bd_CM_MON_AXI_FW_0/zynq_bd_CM_MON_AXI_FW_0.xci",
        "inst_hier_path": "CM_MON_AXI_FW",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "MONITOR": {
        "vlnv": "xilinx.com:ip:system_management_wiz:1.3",
        "ip_revision": "19",
        "xci_name": "zynq_bd_MONITOR_0",
        "xci_path": "ip/zynq_bd_MONITOR_0/zynq_bd_MONITOR_0.xci",
        "inst_hier_path": "MONITOR",
        "parameters": {
          "DCLK_FREQUENCY": {
            "value": "49.9995"
          },
          "USER_TEMP_ALARM": {
            "value": "false"
          }
        }
      },
      "SI": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "ip_revision": "5",
        "xci_name": "zynq_bd_SI_0",
        "xci_path": "ip/zynq_bd_SI_0/zynq_bd_SI_0.xci",
        "inst_hier_path": "SI"
      },
      "CM1_UART": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "ip_revision": "33",
        "xci_name": "zynq_bd_CM1_UART_0",
        "xci_path": "ip/zynq_bd_CM1_UART_0/zynq_bd_CM1_UART_0.xci",
        "inst_hier_path": "CM1_UART",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "CM2_UART": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "ip_revision": "33",
        "xci_name": "zynq_bd_CM2_UART_0",
        "xci_path": "ip/zynq_bd_CM2_UART_0/zynq_bd_CM2_UART_0.xci",
        "inst_hier_path": "CM2_UART",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "CM1_PB_UART": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "ip_revision": "33",
        "xci_name": "zynq_bd_CM1_PB_UART_0",
        "xci_path": "ip/zynq_bd_CM1_PB_UART_0/zynq_bd_CM1_PB_UART_0.xci",
        "inst_hier_path": "CM1_PB_UART",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "CM2_PB_UART": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "ip_revision": "33",
        "xci_name": "zynq_bd_CM2_PB_UART_0",
        "xci_path": "ip/zynq_bd_CM2_PB_UART_0/zynq_bd_CM2_PB_UART_0.xci",
        "inst_hier_path": "CM2_PB_UART",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "ESM_UART": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "ip_revision": "33",
        "xci_name": "zynq_bd_ESM_UART_0",
        "xci_path": "ip/zynq_bd_ESM_UART_0/zynq_bd_ESM_UART_0.xci",
        "inst_hier_path": "ESM_UART",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "AXI_MON": {
        "vlnv": "xilinx.com:ip:axi_perf_mon:5.0",
        "ip_revision": "31",
        "xci_name": "zynq_bd_AXI_MON_0",
        "xci_path": "ip/zynq_bd_AXI_MON_0/zynq_bd_AXI_MON_0.xci",
        "inst_hier_path": "AXI_MON",
        "parameters": {
          "C_ENABLE_ADVANCED": {
            "value": "1"
          },
          "C_ENABLE_EVENT_COUNT": {
            "value": "1"
          },
          "C_ENABLE_PROFILE": {
            "value": "0"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "2"
          },
          "C_NUM_OF_COUNTERS": {
            "value": "10"
          },
          "C_SLOT_0_AXI_PROTOCOL": {
            "value": "AXI4"
          },
          "C_SLOT_1_AXI_PROTOCOL": {
            "value": "AXI4"
          },
          "ENABLE_EXT_TRIGGERS": {
            "value": "0"
          }
        }
      },
      "INT_AXI_FW": {
        "vlnv": "xilinx.com:ip:axi_firewall:1.2",
        "ip_revision": "4",
        "xci_name": "zynq_bd_INT_AXI_FW_0",
        "xci_path": "ip/zynq_bd_INT_AXI_FW_0/zynq_bd_INT_AXI_FW_0.xci",
        "inst_hier_path": "INT_AXI_FW",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "DMA_JTAG": {
        "interface_ports": {
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "dma_jtag": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:jtag:2.0",
            "vlnv": "xilinx.com:interface:jtag_rtl:2.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "sys_resetter_c2c_rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_lite_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "mm2s_introut": {
            "type": "intr",
            "direction": "O"
          },
          "s2mm_introut": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "axis_data_fifo_0": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "ip_revision": "11",
            "xci_name": "zynq_bd_axis_data_fifo_0_0",
            "xci_path": "ip/zynq_bd_axis_data_fifo_0_0/zynq_bd_axis_data_fifo_0_0.xci",
            "inst_hier_path": "DMA_JTAG/axis_data_fifo_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "64"
              },
              "TDATA_NUM_BYTES": {
                "value": "8"
              }
            }
          },
          "axi_dma_0": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "ip_revision": "30",
            "xci_name": "zynq_bd_axi_dma_0_0",
            "xci_path": "ip/zynq_bd_axi_dma_0_0/zynq_bd_axi_dma_0_0.xci",
            "inst_hier_path": "DMA_JTAG/axi_dma_0",
            "parameters": {
              "c_addr_width": {
                "value": "64"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "64"
              },
              "c_m_axi_s2mm_data_width": {
                "value": "64"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "64"
              },
              "c_mm2s_burst_size": {
                "value": "128"
              },
              "c_s2mm_burst_size": {
                "value": "128"
              },
              "c_s_axis_s2mm_tdata_width": {
                "value": "64"
              },
              "c_sg_include_stscntrl_strm": {
                "value": "0"
              },
              "c_sg_length_width": {
                "value": "26"
              }
            },
            "interface_ports": {
              "M_AXI_SG": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_SG",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                }
              },
              "M_AXI_MM2S": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                }
              },
              "M_AXI_S2MM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_SG": {
                  "range": "16E",
                  "width": "64"
                },
                "Data_MM2S": {
                  "range": "16E",
                  "width": "64"
                },
                "Data_S2MM": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "8",
            "xci_name": "zynq_bd_xlconstant_0_0",
            "xci_path": "ip/zynq_bd_xlconstant_0_0/zynq_bd_xlconstant_0_0.xci",
            "inst_hier_path": "DMA_JTAG/xlconstant_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "axis_jtag_0": {
            "vlnv": "user.org:user:axis_jtag:1.0",
            "ip_revision": "27",
            "xci_name": "zynq_bd_axis_jtag_0_0",
            "xci_path": "ip/zynq_bd_axis_jtag_0_0/zynq_bd_axis_jtag_0_0.xci",
            "inst_hier_path": "DMA_JTAG/axis_jtag_0"
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/zynq_bd_axi_interconnect_0_0/zynq_bd_axi_interconnect_0_0.xci",
            "inst_hier_path": "DMA_JTAG/axi_interconnect_0",
            "xci_name": "zynq_bd_axi_interconnect_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "30",
                "xci_name": "zynq_bd_xbar_3",
                "xci_path": "ip/zynq_bd_xbar_3/zynq_bd_xbar_3.xci",
                "inst_hier_path": "DMA_JTAG/axi_interconnect_0/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "3"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S01_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S02_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "zynq_bd_auto_us_0",
                    "xci_path": "ip/zynq_bd_auto_us_0/zynq_bd_auto_us_0.xci",
                    "inst_hier_path": "DMA_JTAG/axi_interconnect_0/s00_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "zynq_bd_auto_us_1",
                    "xci_path": "ip/zynq_bd_auto_us_1/zynq_bd_auto_us_1.xci",
                    "inst_hier_path": "DMA_JTAG/axi_interconnect_0/s01_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s01_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "zynq_bd_auto_us_2",
                    "xci_path": "ip/zynq_bd_auto_us_2/zynq_bd_auto_us_2.xci",
                    "inst_hier_path": "DMA_JTAG/axi_interconnect_0/s02_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s02_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s00_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "ip_revision": "27",
                "xci_name": "zynq_bd_s00_mmu_1",
                "xci_path": "ip/zynq_bd_s00_mmu_1/zynq_bd_s00_mmu_1.xci",
                "inst_hier_path": "DMA_JTAG/axi_interconnect_0/s00_mmu",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "s01_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "ip_revision": "27",
                "xci_name": "zynq_bd_s01_mmu_0",
                "xci_path": "ip/zynq_bd_s01_mmu_0/zynq_bd_s01_mmu_0.xci",
                "inst_hier_path": "DMA_JTAG/axi_interconnect_0/s01_mmu",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "s02_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "ip_revision": "27",
                "xci_name": "zynq_bd_s02_mmu_0",
                "xci_path": "ip/zynq_bd_s02_mmu_0/zynq_bd_s02_mmu_0.xci",
                "inst_hier_path": "DMA_JTAG/axi_interconnect_0/s02_mmu",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "S00_AXI_1": {
                "interface_ports": [
                  "s00_mmu/S_AXI",
                  "S00_AXI"
                ]
              },
              "S01_AXI_1": {
                "interface_ports": [
                  "s01_mmu/S_AXI",
                  "S01_AXI"
                ]
              },
              "S02_AXI_1": {
                "interface_ports": [
                  "s02_mmu/S_AXI",
                  "S02_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "s00_mmu_M_AXI": {
                "interface_ports": [
                  "s00_mmu/M_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "s01_mmu_M_AXI": {
                "interface_ports": [
                  "s01_mmu/M_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "s02_mmu_M_AXI": {
                "interface_ports": [
                  "s02_mmu/M_AXI",
                  "s02_couplers/S_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s01_couplers/S_ACLK",
                  "s02_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "s00_mmu/aclk",
                  "s01_mmu/aclk",
                  "s02_mmu/aclk"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s01_couplers/S_ARESETN",
                  "s02_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "s00_mmu/aresetn",
                  "s01_mmu/aresetn",
                  "s02_mmu/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "AXI_C2C_INTERCONNECT_M07_AXI": {
            "interface_ports": [
              "S_AXI_LITE",
              "axi_dma_0/S_AXI_LITE"
            ]
          },
          "axi_dma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "axi_dma_0/M_AXIS_MM2S",
              "axis_data_fifo_0/S_AXIS"
            ]
          },
          "axi_dma_0_M_AXI_MM2S": {
            "interface_ports": [
              "axi_dma_0/M_AXI_MM2S",
              "axi_interconnect_0/S01_AXI"
            ]
          },
          "axi_dma_0_M_AXI_S2MM": {
            "interface_ports": [
              "axi_dma_0/M_AXI_S2MM",
              "axi_interconnect_0/S02_AXI"
            ]
          },
          "axi_dma_0_M_AXI_SG": {
            "interface_ports": [
              "axi_dma_0/M_AXI_SG",
              "axi_interconnect_0/S00_AXI"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "axi_interconnect_0/M00_AXI"
            ]
          },
          "axis_data_fifo_0_M_AXIS": {
            "interface_ports": [
              "axis_data_fifo_0/M_AXIS",
              "axis_jtag_0/s_axis"
            ]
          },
          "axis_jtag_0_jtag_0": {
            "interface_ports": [
              "dma_jtag",
              "axis_jtag_0/jtag_0"
            ]
          }
        },
        "nets": {
          "ZynqMPSoC_pl_clk0": {
            "ports": [
              "s_axi_lite_aclk",
              "axi_dma_0/s_axi_lite_aclk",
              "axi_dma_0/m_axi_sg_aclk",
              "axi_dma_0/m_axi_mm2s_aclk",
              "axi_dma_0/m_axi_s2mm_aclk",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_0/S01_ACLK",
              "axi_interconnect_0/S02_ACLK",
              "axis_jtag_0/s_axis_aclk",
              "axis_data_fifo_0/s_axis_aclk"
            ]
          },
          "axi_dma_0_mm2s_introut": {
            "ports": [
              "axi_dma_0/mm2s_introut",
              "mm2s_introut"
            ]
          },
          "axi_dma_0_s2mm_introut": {
            "ports": [
              "axi_dma_0/s2mm_introut",
              "s2mm_introut"
            ]
          },
          "sys_resetter_c2c_peripheral_aresetn": {
            "ports": [
              "sys_resetter_c2c_rst_n",
              "axi_dma_0/axi_resetn",
              "axi_interconnect_0/ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/S01_ARESETN",
              "axi_interconnect_0/S02_ARESETN",
              "axis_data_fifo_0/s_axis_aresetn"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "axis_jtag_0/channel"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "AXIM_PL_1": {
        "interface_ports": [
          "CM_MON_AXI_FW/S_AXI",
          "AXIM_PL"
        ]
      },
      "AXI_C2C_INTERCONNECT_M00_AXI": {
        "interface_ports": [
          "C2C1_AXI_FW/S_AXI",
          "AXI_C2C_INTERCONNECT/M00_AXI"
        ]
      },
      "AXI_C2C_INTERCONNECT_M01_AXI": {
        "interface_ports": [
          "C2C1_AXILITE_FW/S_AXI",
          "AXI_C2C_INTERCONNECT/M01_AXI"
        ]
      },
      "AXI_C2C_INTERCONNECT_M02_AXI": {
        "interface_ports": [
          "C2C2_AXI_FW/S_AXI",
          "AXI_C2C_INTERCONNECT/M02_AXI"
        ]
      },
      "AXI_C2C_INTERCONNECT_M03_AXI": {
        "interface_ports": [
          "C2C2_AXILITE_FW/S_AXI",
          "AXI_C2C_INTERCONNECT/M03_AXI"
        ]
      },
      "AXI_C2C_INTERCONNECT_M04_AXI": {
        "interface_ports": [
          "CM_MON_AXI_FW/S_AXI_CTL",
          "AXI_C2C_INTERCONNECT/M04_AXI"
        ]
      },
      "AXI_C2C_INTERCONNECT_M05_AXI": {
        "interface_ports": [
          "AXI_MON/S_AXI",
          "AXI_C2C_INTERCONNECT/M05_AXI"
        ]
      },
      "AXI_C2C_INTERCONNECT_M06_AXI": {
        "interface_ports": [
          "INT_AXI_FW/S_AXI_CTL",
          "AXI_C2C_INTERCONNECT/M06_AXI"
        ]
      },
      "AXI_C2C_INTERCONNECT_M07_AXI": {
        "interface_ports": [
          "AXI_C2C_INTERCONNECT/M07_AXI",
          "DMA_JTAG/S_AXI_LITE"
        ]
      },
      "AXI_LOCAL_INTERCONNECT_M00_AXI": {
        "interface_ports": [
          "PL_MEM/S_AXI",
          "AXI_LOCAL_INTERCONNECT/M00_AXI"
        ]
      },
      "AXI_LOCAL_INTERCONNECT_M01_AXI": {
        "interface_ports": [
          "PL_MEM_CM/S_AXI",
          "AXI_LOCAL_INTERCONNECT/M01_AXI"
        ]
      },
      "AXI_LOCAL_INTERCONNECT_M02_AXI": {
        "interface_ports": [
          "SERV",
          "AXI_LOCAL_INTERCONNECT/M02_AXI"
        ]
      },
      "AXI_LOCAL_INTERCONNECT_M03_AXI": {
        "interface_ports": [
          "SLAVE_I2C",
          "AXI_LOCAL_INTERCONNECT/M03_AXI"
        ]
      },
      "AXI_LOCAL_INTERCONNECT_M04_AXI": {
        "interface_ports": [
          "SM_INFO",
          "AXI_LOCAL_INTERCONNECT/M04_AXI"
        ]
      },
      "AXI_MAIN_INTERCONNECT_M00_AXI": {
        "interface_ports": [
          "IRQ0_INTR_CTRL/s_axi",
          "AXI_MAIN_INTERCONNECT/M00_AXI"
        ]
      },
      "AXI_MAIN_INTERCONNECT_M01_AXI": {
        "interface_ports": [
          "C2C1_AXI_FW/S_AXI_CTL",
          "AXI_MAIN_INTERCONNECT/M01_AXI"
        ]
      },
      "AXI_MAIN_INTERCONNECT_M02_AXI": {
        "interface_ports": [
          "C2C1_AXILITE_FW/S_AXI_CTL",
          "AXI_MAIN_INTERCONNECT/M02_AXI"
        ]
      },
      "AXI_MAIN_INTERCONNECT_M03_AXI": {
        "interface_ports": [
          "C2C2_AXI_FW/S_AXI_CTL",
          "AXI_MAIN_INTERCONNECT/M03_AXI"
        ]
      },
      "AXI_MAIN_INTERCONNECT_M04_AXI": {
        "interface_ports": [
          "C2C2_AXILITE_FW/S_AXI_CTL",
          "AXI_MAIN_INTERCONNECT/M04_AXI"
        ]
      },
      "AXI_MAIN_INTERCONNECT_M05_AXI": {
        "interface_ports": [
          "AXI_MAIN_INTERCONNECT/M05_AXI",
          "AXI_LOCAL_INTERCONNECT/S00_AXI"
        ]
      },
      "AXI_MAIN_INTERCONNECT_M06_AXI": {
        "interface_ports": [
          "MONITOR/S_AXI_LITE",
          "AXI_MAIN_INTERCONNECT/M06_AXI"
        ]
      },
      "AXI_MAIN_INTERCONNECT_M07_AXI": {
        "interface_ports": [
          "SI/S_AXI",
          "AXI_MAIN_INTERCONNECT/M07_AXI"
        ]
      },
      "AXI_MAIN_INTERCONNECT_M08_AXI": {
        "interface_ports": [
          "PLXVC",
          "AXI_MAIN_INTERCONNECT/M08_AXI"
        ]
      },
      "AXI_MAIN_INTERCONNECT_M09_AXI": {
        "interface_ports": [
          "CM",
          "AXI_MAIN_INTERCONNECT/M09_AXI"
        ]
      },
      "AXI_MAIN_INTERCONNECT_M10_AXI": {
        "interface_ports": [
          "CM1_UART/S_AXI",
          "AXI_MAIN_INTERCONNECT/M10_AXI"
        ]
      },
      "AXI_MAIN_INTERCONNECT_M11_AXI": {
        "interface_ports": [
          "CM2_UART/S_AXI",
          "AXI_MAIN_INTERCONNECT/M11_AXI"
        ]
      },
      "AXI_MAIN_INTERCONNECT_M12_AXI": {
        "interface_ports": [
          "CM1_PB_UART/S_AXI",
          "AXI_MAIN_INTERCONNECT/M12_AXI"
        ]
      },
      "AXI_MAIN_INTERCONNECT_M13_AXI": {
        "interface_ports": [
          "CM2_PB_UART/S_AXI",
          "AXI_MAIN_INTERCONNECT/M13_AXI"
        ]
      },
      "AXI_MAIN_INTERCONNECT_M14_AXI": {
        "interface_ports": [
          "ESM_UART/S_AXI",
          "AXI_MAIN_INTERCONNECT/M14_AXI"
        ]
      },
      "C2C1B_AXIS_TX": {
        "interface_ports": [
          "C2C1B/AXIS_TX",
          "C2C1B_PHY/USER_DATA_S_AXIS_TX"
        ]
      },
      "C2C1B_PHY_DRP_1": {
        "interface_ports": [
          "C2C1B_PHY_DRP",
          "C2C1B_PHY/GT0_DRP"
        ]
      },
      "C2C1B_PHY_GT_SERIAL_TX": {
        "interface_ports": [
          "C2C1B_PHY_Tx",
          "C2C1B_PHY/GT_SERIAL_TX"
        ]
      },
      "C2C1B_PHY_Rx_1": {
        "interface_ports": [
          "C2C1B_PHY_Rx",
          "C2C1B_PHY/GT_SERIAL_RX"
        ]
      },
      "C2C1B_PHY_TRANSCEIVER_DEBUG": {
        "interface_ports": [
          "C2C1B_PHY_DEBUG",
          "C2C1B_PHY/TRANSCEIVER_DEBUG"
        ]
      },
      "C2C1B_PHY_USER_DATA_M_AXIS_RX": {
        "interface_ports": [
          "C2C1B_PHY/USER_DATA_M_AXIS_RX",
          "C2C1B/AXIS_RX"
        ]
      },
      "C2C1_AXILITE_FW_M_AXI": {
        "interface_ports": [
          "C2C1B/s_axi_lite",
          "C2C1_AXILITE_FW/M_AXI"
        ]
      },
      "C2C1_AXIS_TX": {
        "interface_ports": [
          "C2C1/AXIS_TX",
          "C2C1_PHY/USER_DATA_S_AXIS_TX"
        ]
      },
      "C2C1_AXI_FW_M_AXI": {
        "interface_ports": [
          "C2C1/s_axi",
          "C2C1_AXI_FW/M_AXI"
        ]
      },
      "C2C1_PHY_DRP_1": {
        "interface_ports": [
          "C2C1_PHY_DRP",
          "C2C1_PHY/GT0_DRP"
        ]
      },
      "C2C1_PHY_GT_SERIAL_TX": {
        "interface_ports": [
          "C2C1_PHY_Tx",
          "C2C1_PHY/GT_SERIAL_TX"
        ]
      },
      "C2C1_PHY_Rx_1": {
        "interface_ports": [
          "C2C1_PHY_Rx",
          "C2C1_PHY/GT_SERIAL_RX"
        ]
      },
      "C2C1_PHY_TRANSCEIVER_DEBUG": {
        "interface_ports": [
          "C2C1_PHY_DEBUG",
          "C2C1_PHY/TRANSCEIVER_DEBUG"
        ]
      },
      "C2C1_PHY_USER_DATA_M_AXIS_RX": {
        "interface_ports": [
          "C2C1_PHY/USER_DATA_M_AXIS_RX",
          "C2C1/AXIS_RX"
        ]
      },
      "C2C2B_AXIS_TX": {
        "interface_ports": [
          "C2C2B/AXIS_TX",
          "C2C2B_PHY/USER_DATA_S_AXIS_TX"
        ]
      },
      "C2C2B_PHY_DRP_1": {
        "interface_ports": [
          "C2C2B_PHY_DRP",
          "C2C2B_PHY/GT0_DRP"
        ]
      },
      "C2C2B_PHY_GT_SERIAL_TX": {
        "interface_ports": [
          "C2C2B_PHY_Tx",
          "C2C2B_PHY/GT_SERIAL_TX"
        ]
      },
      "C2C2B_PHY_Rx_1": {
        "interface_ports": [
          "C2C2B_PHY_Rx",
          "C2C2B_PHY/GT_SERIAL_RX"
        ]
      },
      "C2C2B_PHY_TRANSCEIVER_DEBUG": {
        "interface_ports": [
          "C2C2B_PHY_DEBUG",
          "C2C2B_PHY/TRANSCEIVER_DEBUG"
        ]
      },
      "C2C2B_PHY_USER_DATA_M_AXIS_RX": {
        "interface_ports": [
          "C2C2B_PHY/USER_DATA_M_AXIS_RX",
          "C2C2B/AXIS_RX"
        ]
      },
      "C2C2_AXILITE_FW_M_AXI": {
        "interface_ports": [
          "C2C2B/s_axi_lite",
          "C2C2_AXILITE_FW/M_AXI"
        ]
      },
      "C2C2_AXIS_TX": {
        "interface_ports": [
          "C2C2/AXIS_TX",
          "C2C2_PHY/USER_DATA_S_AXIS_TX"
        ]
      },
      "C2C2_AXI_FW_M_AXI": {
        "interface_ports": [
          "C2C2/s_axi",
          "C2C2_AXI_FW/M_AXI"
        ]
      },
      "C2C2_PHY_DRP_1": {
        "interface_ports": [
          "C2C2_PHY_DRP",
          "C2C2_PHY/GT0_DRP"
        ]
      },
      "C2C2_PHY_GT_SERIAL_TX": {
        "interface_ports": [
          "C2C2_PHY_Tx",
          "C2C2_PHY/GT_SERIAL_TX"
        ]
      },
      "C2C2_PHY_Rx_1": {
        "interface_ports": [
          "C2C2_PHY_Rx",
          "C2C2_PHY/GT_SERIAL_RX"
        ]
      },
      "C2C2_PHY_TRANSCEIVER_DEBUG": {
        "interface_ports": [
          "C2C2_PHY_DEBUG",
          "C2C2_PHY/TRANSCEIVER_DEBUG"
        ]
      },
      "C2C2_PHY_USER_DATA_M_AXIS_RX": {
        "interface_ports": [
          "C2C2_PHY/USER_DATA_M_AXIS_RX",
          "C2C2/AXIS_RX"
        ]
      },
      "CM1_PB_UART_UART": {
        "interface_ports": [
          "CM1_PB_UART",
          "CM1_PB_UART/UART"
        ]
      },
      "CM1_UART_UART": {
        "interface_ports": [
          "CM1_UART",
          "CM1_UART/UART"
        ]
      },
      "CM2_PB_UART_UART": {
        "interface_ports": [
          "CM2_PB_UART",
          "CM2_PB_UART/UART"
        ]
      },
      "CM2_UART_UART": {
        "interface_ports": [
          "CM2_UART",
          "CM2_UART/UART"
        ]
      },
      "ESM_UART_UART": {
        "interface_ports": [
          "ESM_UART",
          "ESM_UART/UART"
        ]
      },
      "PL_MEM_BRAM_PORTA": {
        "interface_ports": [
          "PL_MEM/BRAM_PORTA",
          "PL_MEM_RAM/BRAM_PORTA"
        ]
      },
      "PL_MEM_CM_BRAM_PORTA": {
        "interface_ports": [
          "PL_MEM_CM/BRAM_PORTA",
          "PL_MEM_CM_RAM/BRAM_PORTA"
        ]
      },
      "PL_MEM_CM_RAM_PORTB_1": {
        "interface_ports": [
          "PL_MEM_CM_RAM_PORTB",
          "PL_MEM_CM_RAM/BRAM_PORTB"
        ]
      },
      "PL_MEM_RAM_PORTB_1": {
        "interface_ports": [
          "PL_MEM_RAM_PORTB",
          "PL_MEM_RAM/BRAM_PORTB"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "AXI_MAIN_INTERCONNECT/S00_AXI",
          "INT_AXI_FW/M_AXI"
        ]
      },
      "S01_AXI_1": {
        "interface_ports": [
          "AXI_MAIN_INTERCONNECT/S01_AXI",
          "CM_MON_AXI_FW/M_AXI"
        ]
      },
      "ZynqMPSoC_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "INT_AXI_FW/S_AXI",
          "ZynqMPSoC/M_AXI_HPM0_FPD"
        ]
      },
      "ZynqMPSoC_M_AXI_HPM1_FPD": {
        "interface_ports": [
          "ZynqMPSoC/M_AXI_HPM1_FPD",
          "AXI_C2C_INTERCONNECT/S00_AXI",
          "AXI_MON/SLOT_1_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "DMA_JTAG/M00_AXI",
          "ZynqMPSoC/S_AXI_HP1_FPD"
        ]
      },
      "axis_jtag_0_jtag_0": {
        "interface_ports": [
          "dma_jtag",
          "DMA_JTAG/dma_jtag"
        ]
      }
    },
    "nets": {
      "C2C1B_PHY_channel_up1": {
        "ports": [
          "C2C1B_PHY/channel_up",
          "C2C1B_PHY_channel_up",
          "C2C1B/axi_c2c_aurora_channel_up"
        ]
      },
      "C2C1B_PHY_gt_pll_lock1": {
        "ports": [
          "C2C1B_PHY/gt_pll_lock",
          "C2C1B_PHY_gt_pll_lock"
        ]
      },
      "C2C1B_PHY_hard_err1": {
        "ports": [
          "C2C1B_PHY/hard_err",
          "C2C1B_PHY_hard_err"
        ]
      },
      "C2C1B_PHY_lane_up1": {
        "ports": [
          "C2C1B_PHY/lane_up",
          "C2C1B_PHY_lane_up"
        ]
      },
      "C2C1B_PHY_link_reset_out1": {
        "ports": [
          "C2C1B_PHY/link_reset_out",
          "C2C1B_PHY_link_reset_out"
        ]
      },
      "C2C1B_PHY_mmcm_not_locked_out1": {
        "ports": [
          "C2C1B_PHY/mmcm_not_locked_out",
          "C2C1B_PHY_mmcm_not_locked_out",
          "C2C1B/aurora_mmcm_not_locked"
        ]
      },
      "C2C1B_PHY_power_down_1": {
        "ports": [
          "C2C1B_PHY_power_down",
          "C2C1B_PHY/power_down"
        ]
      },
      "C2C1B_PHY_refclk_1": {
        "ports": [
          "C2C1B_PHY_refclk",
          "C2C1B_PHY/refclk1_in"
        ]
      },
      "C2C1B_PHY_soft_err1": {
        "ports": [
          "C2C1B_PHY/soft_err",
          "C2C1B_PHY_soft_err"
        ]
      },
      "C2C1B_PHY_user_clk_out": {
        "ports": [
          "C2C1B_PHY/user_clk_out",
          "C2C1B/axi_c2c_phy_clk",
          "C2C1B_PHY_CLK"
        ]
      },
      "C2C1B_aurora_do_cc1": {
        "ports": [
          "C2C1B/aurora_do_cc",
          "C2C1B_aurora_do_cc"
        ]
      },
      "C2C1B_aurora_pma_init_in_1": {
        "ports": [
          "C2C1B_aurora_pma_init_in",
          "C2C1B/aurora_pma_init_in"
        ]
      },
      "C2C1B_aurora_pma_init_out": {
        "ports": [
          "C2C1B/aurora_pma_init_out",
          "C2C1B_PHY/pma_init"
        ]
      },
      "C2C1B_aurora_reset_pb1": {
        "ports": [
          "C2C1B/aurora_reset_pb",
          "C2C1B_aurora_reset_pb",
          "C2C1B_PHY/reset_pb"
        ]
      },
      "C2C1B_axi_c2c_config_error_out1": {
        "ports": [
          "C2C1B/axi_c2c_config_error_out",
          "C2C1B_axi_c2c_config_error_out"
        ]
      },
      "C2C1B_axi_c2c_link_error_out1": {
        "ports": [
          "C2C1B/axi_c2c_link_error_out",
          "C2C1B_axi_c2c_link_error_out"
        ]
      },
      "C2C1B_axi_c2c_link_status_out1": {
        "ports": [
          "C2C1B/axi_c2c_link_status_out",
          "C2C1B_axi_c2c_link_status_out"
        ]
      },
      "C2C1B_axi_c2c_multi_bit_error_out1": {
        "ports": [
          "C2C1B/axi_c2c_multi_bit_error_out",
          "C2C1B_axi_c2c_multi_bit_error_out"
        ]
      },
      "C2C1B_axi_c2c_s2m_intr_out": {
        "ports": [
          "C2C1B/axi_c2c_s2m_intr_out",
          "IRQ0_INTR_CTRL_IRQ/In1"
        ]
      },
      "C2C1_PHY_channel_up1": {
        "ports": [
          "C2C1_PHY/channel_up",
          "C2C1_PHY_channel_up",
          "C2C1/axi_c2c_aurora_channel_up"
        ]
      },
      "C2C1_PHY_gt_pll_lock1": {
        "ports": [
          "C2C1_PHY/gt_pll_lock",
          "C2C1_PHY_gt_pll_lock"
        ]
      },
      "C2C1_PHY_hard_err1": {
        "ports": [
          "C2C1_PHY/hard_err",
          "C2C1_PHY_hard_err"
        ]
      },
      "C2C1_PHY_lane_up1": {
        "ports": [
          "C2C1_PHY/lane_up",
          "C2C1_PHY_lane_up"
        ]
      },
      "C2C1_PHY_link_reset_out1": {
        "ports": [
          "C2C1_PHY/link_reset_out",
          "C2C1_PHY_link_reset_out"
        ]
      },
      "C2C1_PHY_mmcm_not_locked_out1": {
        "ports": [
          "C2C1_PHY/mmcm_not_locked_out",
          "C2C1_PHY_mmcm_not_locked_out",
          "C2C1/aurora_mmcm_not_locked"
        ]
      },
      "C2C1_PHY_power_down_1": {
        "ports": [
          "C2C1_PHY_power_down",
          "C2C1_PHY/power_down"
        ]
      },
      "C2C1_PHY_refclk_1": {
        "ports": [
          "C2C1_PHY_refclk",
          "C2C1_PHY/refclk1_in"
        ]
      },
      "C2C1_PHY_soft_err1": {
        "ports": [
          "C2C1_PHY/soft_err",
          "C2C1_PHY_soft_err"
        ]
      },
      "C2C1_PHY_user_clk_out": {
        "ports": [
          "C2C1_PHY/user_clk_out",
          "C2C1/axi_c2c_phy_clk",
          "C2C1_PHY_CLK"
        ]
      },
      "C2C1_aurora_do_cc1": {
        "ports": [
          "C2C1/aurora_do_cc",
          "C2C1_aurora_do_cc"
        ]
      },
      "C2C1_aurora_pma_init_in_1": {
        "ports": [
          "C2C1_aurora_pma_init_in",
          "C2C1/aurora_pma_init_in"
        ]
      },
      "C2C1_aurora_pma_init_out": {
        "ports": [
          "C2C1/aurora_pma_init_out",
          "C2C1_PHY/pma_init"
        ]
      },
      "C2C1_aurora_reset_pb1": {
        "ports": [
          "C2C1/aurora_reset_pb",
          "C2C1_aurora_reset_pb",
          "C2C1_PHY/reset_pb"
        ]
      },
      "C2C1_axi_c2c_config_error_out1": {
        "ports": [
          "C2C1/axi_c2c_config_error_out",
          "C2C1_axi_c2c_config_error_out"
        ]
      },
      "C2C1_axi_c2c_link_error_out1": {
        "ports": [
          "C2C1/axi_c2c_link_error_out",
          "C2C1_axi_c2c_link_error_out"
        ]
      },
      "C2C1_axi_c2c_link_status_out1": {
        "ports": [
          "C2C1/axi_c2c_link_status_out",
          "C2C1_axi_c2c_link_status_out"
        ]
      },
      "C2C1_axi_c2c_multi_bit_error_out1": {
        "ports": [
          "C2C1/axi_c2c_multi_bit_error_out",
          "C2C1_axi_c2c_multi_bit_error_out"
        ]
      },
      "C2C1_axi_c2c_s2m_intr_out": {
        "ports": [
          "C2C1/axi_c2c_s2m_intr_out",
          "IRQ0_INTR_CTRL_IRQ/In0"
        ]
      },
      "C2C2B_PHY_channel_up1": {
        "ports": [
          "C2C2B_PHY/channel_up",
          "C2C2B_PHY_channel_up",
          "C2C2B/axi_c2c_aurora_channel_up"
        ]
      },
      "C2C2B_PHY_gt_pll_lock1": {
        "ports": [
          "C2C2B_PHY/gt_pll_lock",
          "C2C2B_PHY_gt_pll_lock"
        ]
      },
      "C2C2B_PHY_hard_err1": {
        "ports": [
          "C2C2B_PHY/hard_err",
          "C2C2B_PHY_hard_err"
        ]
      },
      "C2C2B_PHY_lane_up1": {
        "ports": [
          "C2C2B_PHY/lane_up",
          "C2C2B_PHY_lane_up"
        ]
      },
      "C2C2B_PHY_link_reset_out1": {
        "ports": [
          "C2C2B_PHY/link_reset_out",
          "C2C2B_PHY_link_reset_out"
        ]
      },
      "C2C2B_PHY_mmcm_not_locked_out1": {
        "ports": [
          "C2C2B_PHY/mmcm_not_locked_out",
          "C2C2B_PHY_mmcm_not_locked_out",
          "C2C2B/aurora_mmcm_not_locked"
        ]
      },
      "C2C2B_PHY_power_down_1": {
        "ports": [
          "C2C2B_PHY_power_down",
          "C2C2B_PHY/power_down"
        ]
      },
      "C2C2B_PHY_refclk_1": {
        "ports": [
          "C2C2B_PHY_refclk",
          "C2C2B_PHY/refclk1_in"
        ]
      },
      "C2C2B_PHY_soft_err1": {
        "ports": [
          "C2C2B_PHY/soft_err",
          "C2C2B_PHY_soft_err"
        ]
      },
      "C2C2B_PHY_user_clk_out": {
        "ports": [
          "C2C2B_PHY/user_clk_out",
          "C2C2B/axi_c2c_phy_clk",
          "C2C2B_PHY_CLK"
        ]
      },
      "C2C2B_aurora_do_cc1": {
        "ports": [
          "C2C2B/aurora_do_cc",
          "C2C2B_aurora_do_cc"
        ]
      },
      "C2C2B_aurora_pma_init_in_1": {
        "ports": [
          "C2C2B_aurora_pma_init_in",
          "C2C2B/aurora_pma_init_in"
        ]
      },
      "C2C2B_aurora_pma_init_out": {
        "ports": [
          "C2C2B/aurora_pma_init_out",
          "C2C2B_PHY/pma_init"
        ]
      },
      "C2C2B_aurora_reset_pb1": {
        "ports": [
          "C2C2B/aurora_reset_pb",
          "C2C2B_aurora_reset_pb",
          "C2C2B_PHY/reset_pb"
        ]
      },
      "C2C2B_axi_c2c_config_error_out1": {
        "ports": [
          "C2C2B/axi_c2c_config_error_out",
          "C2C2B_axi_c2c_config_error_out"
        ]
      },
      "C2C2B_axi_c2c_link_error_out1": {
        "ports": [
          "C2C2B/axi_c2c_link_error_out",
          "C2C2B_axi_c2c_link_error_out"
        ]
      },
      "C2C2B_axi_c2c_link_status_out1": {
        "ports": [
          "C2C2B/axi_c2c_link_status_out",
          "C2C2B_axi_c2c_link_status_out"
        ]
      },
      "C2C2B_axi_c2c_multi_bit_error_out1": {
        "ports": [
          "C2C2B/axi_c2c_multi_bit_error_out",
          "C2C2B_axi_c2c_multi_bit_error_out"
        ]
      },
      "C2C2B_axi_c2c_s2m_intr_out": {
        "ports": [
          "C2C2B/axi_c2c_s2m_intr_out",
          "IRQ0_INTR_CTRL_IRQ/In3"
        ]
      },
      "C2C2_PHY_channel_up1": {
        "ports": [
          "C2C2_PHY/channel_up",
          "C2C2_PHY_channel_up",
          "C2C2/axi_c2c_aurora_channel_up"
        ]
      },
      "C2C2_PHY_gt_pll_lock1": {
        "ports": [
          "C2C2_PHY/gt_pll_lock",
          "C2C2_PHY_gt_pll_lock"
        ]
      },
      "C2C2_PHY_hard_err1": {
        "ports": [
          "C2C2_PHY/hard_err",
          "C2C2_PHY_hard_err"
        ]
      },
      "C2C2_PHY_lane_up1": {
        "ports": [
          "C2C2_PHY/lane_up",
          "C2C2_PHY_lane_up"
        ]
      },
      "C2C2_PHY_link_reset_out1": {
        "ports": [
          "C2C2_PHY/link_reset_out",
          "C2C2_PHY_link_reset_out"
        ]
      },
      "C2C2_PHY_mmcm_not_locked_out1": {
        "ports": [
          "C2C2_PHY/mmcm_not_locked_out",
          "C2C2_PHY_mmcm_not_locked_out",
          "C2C2/aurora_mmcm_not_locked"
        ]
      },
      "C2C2_PHY_power_down_1": {
        "ports": [
          "C2C2_PHY_power_down",
          "C2C2_PHY/power_down"
        ]
      },
      "C2C2_PHY_refclk_1": {
        "ports": [
          "C2C2_PHY_refclk",
          "C2C2_PHY/refclk1_in"
        ]
      },
      "C2C2_PHY_soft_err1": {
        "ports": [
          "C2C2_PHY/soft_err",
          "C2C2_PHY_soft_err"
        ]
      },
      "C2C2_PHY_user_clk_out": {
        "ports": [
          "C2C2_PHY/user_clk_out",
          "C2C2/axi_c2c_phy_clk",
          "C2C2_PHY_CLK"
        ]
      },
      "C2C2_aurora_do_cc1": {
        "ports": [
          "C2C2/aurora_do_cc",
          "C2C2_aurora_do_cc"
        ]
      },
      "C2C2_aurora_pma_init_in_1": {
        "ports": [
          "C2C2_aurora_pma_init_in",
          "C2C2/aurora_pma_init_in"
        ]
      },
      "C2C2_aurora_pma_init_out": {
        "ports": [
          "C2C2/aurora_pma_init_out",
          "C2C2_PHY/pma_init"
        ]
      },
      "C2C2_aurora_reset_pb1": {
        "ports": [
          "C2C2/aurora_reset_pb",
          "C2C2_aurora_reset_pb",
          "C2C2_PHY/reset_pb"
        ]
      },
      "C2C2_axi_c2c_config_error_out1": {
        "ports": [
          "C2C2/axi_c2c_config_error_out",
          "C2C2_axi_c2c_config_error_out"
        ]
      },
      "C2C2_axi_c2c_link_error_out1": {
        "ports": [
          "C2C2/axi_c2c_link_error_out",
          "C2C2_axi_c2c_link_error_out"
        ]
      },
      "C2C2_axi_c2c_link_status_out1": {
        "ports": [
          "C2C2/axi_c2c_link_status_out",
          "C2C2_axi_c2c_link_status_out"
        ]
      },
      "C2C2_axi_c2c_multi_bit_error_out1": {
        "ports": [
          "C2C2/axi_c2c_multi_bit_error_out",
          "C2C2_axi_c2c_multi_bit_error_out"
        ]
      },
      "C2C2_axi_c2c_s2m_intr_out": {
        "ports": [
          "C2C2/axi_c2c_s2m_intr_out",
          "IRQ0_INTR_CTRL_IRQ/In2"
        ]
      },
      "CM1_PB_UART_interrupt": {
        "ports": [
          "CM1_PB_UART/interrupt",
          "IRQ0_INTR_CTRL_IRQ/In7"
        ]
      },
      "CM1_UART_interrupt": {
        "ports": [
          "CM1_UART/interrupt",
          "IRQ0_INTR_CTRL_IRQ/In5"
        ]
      },
      "CM2_PB_UART_interrupt": {
        "ports": [
          "CM2_PB_UART/interrupt",
          "IRQ0_INTR_CTRL_IRQ/In8"
        ]
      },
      "CM2_UART_interrupt": {
        "ports": [
          "CM2_UART/interrupt",
          "IRQ0_INTR_CTRL_IRQ/In6"
        ]
      },
      "ESM_UART_interrupt": {
        "ports": [
          "ESM_UART/interrupt",
          "IRQ0_INTR_CTRL_IRQ/In9"
        ]
      },
      "INIT_CLK_1": {
        "ports": [
          "INIT_CLK",
          "C2C1_PHY/init_clk",
          "C2C1/aurora_init_clk",
          "C2C1B_PHY/init_clk",
          "C2C1B/aurora_init_clk",
          "C2C2_PHY/init_clk",
          "C2C2/aurora_init_clk",
          "C2C2B_PHY/init_clk",
          "C2C2B/aurora_init_clk"
        ]
      },
      "IRQ0_INTR_CTRL_IRQ_dout": {
        "ports": [
          "IRQ0_INTR_CTRL_IRQ/dout",
          "IRQ0_INTR_CTRL/intr"
        ]
      },
      "IRQ0_INTR_CTRL_irq": {
        "ports": [
          "IRQ0_INTR_CTRL/irq",
          "ZynqMPSoC/pl_ps_irq0"
        ]
      },
      "MONITOR_alarm_out": {
        "ports": [
          "MONITOR/alarm_out",
          "MONITOR_alarm"
        ]
      },
      "MONITOR_ot_out": {
        "ports": [
          "MONITOR/ot_out",
          "MONITOR_overtemp_alarm"
        ]
      },
      "MONITOR_vccaux_alarm_out": {
        "ports": [
          "MONITOR/vccaux_alarm_out",
          "MONITOR_vccaux_alarm"
        ]
      },
      "MONITOR_vccint_alarm_out": {
        "ports": [
          "MONITOR/vccint_alarm_out",
          "MONITOR_vccint_alarm"
        ]
      },
      "SI_iic2intc_irpt": {
        "ports": [
          "SI/iic2intc_irpt",
          "IRQ0_INTR_CTRL_IRQ/In4"
        ]
      },
      "SI_scl_i_1": {
        "ports": [
          "SI_scl_i",
          "SI/scl_i"
        ]
      },
      "SI_scl_o1": {
        "ports": [
          "SI/scl_o",
          "SI_scl_o"
        ]
      },
      "SI_scl_t1": {
        "ports": [
          "SI/scl_t",
          "SI_scl_t"
        ]
      },
      "SI_sda_i_1": {
        "ports": [
          "SI_sda_i",
          "SI/sda_i"
        ]
      },
      "SI_sda_o1": {
        "ports": [
          "SI/sda_o",
          "SI_sda_o"
        ]
      },
      "SI_sda_t1": {
        "ports": [
          "SI/sda_t",
          "SI_sda_t"
        ]
      },
      "SYS_RESET_BUS_RST_N_Res": {
        "ports": [
          "SYS_RESET_BUS_RST_N/Res",
          "SYS_RESET_bus_rst_n"
        ]
      },
      "SYS_RESET_bus_struct_reset": {
        "ports": [
          "SYS_RESET/bus_struct_reset",
          "SYS_RESET_BUS_RST_N/Op1"
        ]
      },
      "SYS_RESET_interconnect_aresetn": {
        "ports": [
          "SYS_RESET/interconnect_aresetn",
          "SYS_RESET_intcn_rst_n"
        ]
      },
      "SYS_RESET_peripheral_aresetn": {
        "ports": [
          "SYS_RESET/peripheral_aresetn",
          "SYS_RESET_rst_n"
        ]
      },
      "ZynqMPSoC_pl_clk1": {
        "ports": [
          "ZynqMPSoC/pl_clk1",
          "axi_clk",
          "ZynqMPSoC/maxihpm0_fpd_aclk",
          "ZynqMPSoC/maxihpm1_fpd_aclk",
          "sys_resetter_primary/slowest_sync_clk",
          "sys_resetter_c2c/slowest_sync_clk",
          "SYS_RESET/slowest_sync_clk",
          "AXI_MAIN_INTERCONNECT/ACLK",
          "AXI_MAIN_INTERCONNECT/S00_ACLK",
          "AXI_MAIN_INTERCONNECT/S01_ACLK",
          "AXI_C2C_INTERCONNECT/ACLK",
          "AXI_C2C_INTERCONNECT/S00_ACLK",
          "AXI_MAIN_INTERCONNECT/M00_ACLK",
          "IRQ0_INTR_CTRL/s_axi_aclk",
          "AXI_C2C_INTERCONNECT/M00_ACLK",
          "C2C1/s_aclk",
          "C2C1/s_axi_lite_aclk",
          "AXI_MAIN_INTERCONNECT/M01_ACLK",
          "C2C1_AXI_FW/aclk",
          "C2C1B/s_aclk",
          "AXI_C2C_INTERCONNECT/M01_ACLK",
          "C2C1B/s_axi_lite_aclk",
          "AXI_MAIN_INTERCONNECT/M02_ACLK",
          "C2C1_AXILITE_FW/aclk",
          "AXI_C2C_INTERCONNECT/M02_ACLK",
          "C2C2/s_aclk",
          "C2C2/s_axi_lite_aclk",
          "AXI_MAIN_INTERCONNECT/M03_ACLK",
          "C2C2_AXI_FW/aclk",
          "C2C2B/s_aclk",
          "AXI_C2C_INTERCONNECT/M03_ACLK",
          "C2C2B/s_axi_lite_aclk",
          "AXI_MAIN_INTERCONNECT/M04_ACLK",
          "C2C2_AXILITE_FW/aclk",
          "AXI_MAIN_INTERCONNECT/M05_ACLK",
          "AXI_LOCAL_INTERCONNECT/ACLK",
          "AXI_LOCAL_INTERCONNECT/S00_ACLK",
          "AXI_LOCAL_INTERCONNECT/M00_ACLK",
          "PL_MEM/s_axi_aclk",
          "AXI_LOCAL_INTERCONNECT/M01_ACLK",
          "PL_MEM_CM/s_axi_aclk",
          "AXI_LOCAL_INTERCONNECT/M02_ACLK",
          "AXI_LOCAL_INTERCONNECT/M03_ACLK",
          "AXI_C2C_INTERCONNECT/M04_ACLK",
          "CM_MON_AXI_FW/aclk",
          "AXI_LOCAL_INTERCONNECT/M04_ACLK",
          "AXI_MAIN_INTERCONNECT/M06_ACLK",
          "MONITOR/s_axi_aclk",
          "AXI_MAIN_INTERCONNECT/M07_ACLK",
          "SI/s_axi_aclk",
          "AXI_MAIN_INTERCONNECT/M08_ACLK",
          "AXI_MAIN_INTERCONNECT/M09_ACLK",
          "AXI_MAIN_INTERCONNECT/M10_ACLK",
          "CM1_UART/s_axi_aclk",
          "AXI_MAIN_INTERCONNECT/M11_ACLK",
          "CM2_UART/s_axi_aclk",
          "AXI_MAIN_INTERCONNECT/M12_ACLK",
          "CM1_PB_UART/s_axi_aclk",
          "AXI_MAIN_INTERCONNECT/M13_ACLK",
          "CM2_PB_UART/s_axi_aclk",
          "AXI_MAIN_INTERCONNECT/M14_ACLK",
          "ESM_UART/s_axi_aclk",
          "AXI_MON/core_aclk",
          "AXI_MON/slot_0_axi_aclk",
          "AXI_MON/slot_1_axi_aclk",
          "AXI_C2C_INTERCONNECT/M05_ACLK",
          "AXI_MON/s_axi_aclk",
          "AXI_C2C_INTERCONNECT/M06_ACLK",
          "INT_AXI_FW/aclk",
          "AXI_C2C_INTERCONNECT/M07_ACLK",
          "ZynqMPSoC/saxihp1_fpd_aclk",
          "DMA_JTAG/s_axi_lite_aclk"
        ]
      },
      "ZynqMPSoC_pl_resetn0": {
        "ports": [
          "ZynqMPSoC/pl_resetn0",
          "sys_resetter_primary/ext_reset_in",
          "sys_resetter_c2c/ext_reset_in",
          "SYS_RESET/ext_reset_in"
        ]
      },
      "axi_dma_0_mm2s_introut": {
        "ports": [
          "DMA_JTAG/mm2s_introut",
          "IRQ0_INTR_CTRL_IRQ/In10"
        ]
      },
      "axi_dma_0_s2mm_introut": {
        "ports": [
          "DMA_JTAG/s2mm_introut",
          "IRQ0_INTR_CTRL_IRQ/In11"
        ]
      },
      "c2c_interconnect_reset_1": {
        "ports": [
          "c2c_interconnect_reset",
          "sys_resetter_c2c/aux_reset_in"
        ]
      },
      "sys_resetter_c2c_BUS_RST_N_Res": {
        "ports": [
          "sys_resetter_c2c_BUS_RST_N/Res",
          "sys_resetter_c2c_bus_rst_n"
        ]
      },
      "sys_resetter_c2c_bus_struct_reset": {
        "ports": [
          "sys_resetter_c2c/bus_struct_reset",
          "sys_resetter_c2c_BUS_RST_N/Op1"
        ]
      },
      "sys_resetter_c2c_interconnect_aresetn": {
        "ports": [
          "sys_resetter_c2c/interconnect_aresetn",
          "sys_resetter_c2c_intcn_rst_n",
          "AXI_C2C_INTERCONNECT/ARESETN",
          "AXI_C2C_INTERCONNECT/S00_ARESETN",
          "AXI_MON/slot_1_axi_aresetn"
        ]
      },
      "sys_resetter_c2c_peripheral_aresetn": {
        "ports": [
          "sys_resetter_c2c/peripheral_aresetn",
          "sys_resetter_c2c_rst_n",
          "AXI_C2C_INTERCONNECT/M00_ARESETN",
          "AXI_C2C_INTERCONNECT/M01_ARESETN",
          "AXI_C2C_INTERCONNECT/M02_ARESETN",
          "AXI_C2C_INTERCONNECT/M03_ARESETN",
          "AXI_C2C_INTERCONNECT/M04_ARESETN",
          "CM_MON_AXI_FW/aresetn",
          "AXI_C2C_INTERCONNECT/M05_ARESETN",
          "AXI_MON/s_axi_aresetn",
          "AXI_C2C_INTERCONNECT/M06_ARESETN",
          "INT_AXI_FW/aresetn",
          "AXI_C2C_INTERCONNECT/M07_ARESETN",
          "DMA_JTAG/sys_resetter_c2c_rst_n"
        ]
      },
      "sys_resetter_primary_BUS_RST_N_Res": {
        "ports": [
          "sys_resetter_primary_BUS_RST_N/Res",
          "sys_resetter_primary_bus_rst_n"
        ]
      },
      "sys_resetter_primary_bus_struct_reset": {
        "ports": [
          "sys_resetter_primary/bus_struct_reset",
          "sys_resetter_primary_BUS_RST_N/Op1"
        ]
      },
      "sys_resetter_primary_interconnect_aresetn": {
        "ports": [
          "sys_resetter_primary/interconnect_aresetn",
          "sys_resetter_primary_intcn_rst_n",
          "AXI_MAIN_INTERCONNECT/ARESETN",
          "AXI_MAIN_INTERCONNECT/S00_ARESETN",
          "AXI_MAIN_INTERCONNECT/S01_ARESETN",
          "AXI_MON/core_aresetn",
          "AXI_MON/slot_0_axi_aresetn"
        ]
      },
      "sys_resetter_primary_peripheral_aresetn": {
        "ports": [
          "sys_resetter_primary/peripheral_aresetn",
          "sys_resetter_primary_rst_n",
          "AXI_MAIN_INTERCONNECT/M00_ARESETN",
          "IRQ0_INTR_CTRL/s_axi_aresetn",
          "AXI_MAIN_INTERCONNECT/M01_ARESETN",
          "C2C1_AXI_FW/aresetn",
          "AXI_MAIN_INTERCONNECT/M02_ARESETN",
          "C2C1_AXILITE_FW/aresetn",
          "AXI_MAIN_INTERCONNECT/M03_ARESETN",
          "C2C2_AXI_FW/aresetn",
          "AXI_MAIN_INTERCONNECT/M04_ARESETN",
          "C2C2_AXILITE_FW/aresetn",
          "AXI_MAIN_INTERCONNECT/M05_ARESETN",
          "AXI_LOCAL_INTERCONNECT/ARESETN",
          "AXI_LOCAL_INTERCONNECT/S00_ARESETN",
          "AXI_LOCAL_INTERCONNECT/M00_ARESETN",
          "PL_MEM/s_axi_aresetn",
          "AXI_LOCAL_INTERCONNECT/M01_ARESETN",
          "PL_MEM_CM/s_axi_aresetn",
          "AXI_LOCAL_INTERCONNECT/M02_ARESETN",
          "AXI_LOCAL_INTERCONNECT/M03_ARESETN",
          "AXI_LOCAL_INTERCONNECT/M04_ARESETN",
          "AXI_MAIN_INTERCONNECT/M06_ARESETN",
          "MONITOR/s_axi_aresetn",
          "AXI_MAIN_INTERCONNECT/M07_ARESETN",
          "SI/s_axi_aresetn",
          "AXI_MAIN_INTERCONNECT/M08_ARESETN",
          "AXI_MAIN_INTERCONNECT/M09_ARESETN",
          "AXI_MAIN_INTERCONNECT/M10_ARESETN",
          "CM1_UART/s_axi_aresetn",
          "AXI_MAIN_INTERCONNECT/M11_ARESETN",
          "CM2_UART/s_axi_aresetn",
          "AXI_MAIN_INTERCONNECT/M12_ARESETN",
          "CM1_PB_UART/s_axi_aresetn",
          "AXI_MAIN_INTERCONNECT/M13_ARESETN",
          "CM2_PB_UART/s_axi_aresetn",
          "AXI_MAIN_INTERCONNECT/M14_ARESETN",
          "ESM_UART/s_axi_aresetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "AXIM_PL": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_C2C1_AXILITE_FW_Control": {
                "address_block": "/C2C1_AXILITE_FW/S_AXI_CTL/Control",
                "offset": "0xA0002000",
                "range": "4K"
              },
              "SEG_C2C1_AXI_FW_Control": {
                "address_block": "/C2C1_AXI_FW/S_AXI_CTL/Control",
                "offset": "0xA0001000",
                "range": "4K"
              },
              "SEG_C2C2_AXILITE_FW_Control": {
                "address_block": "/C2C2_AXILITE_FW/S_AXI_CTL/Control",
                "offset": "0xA0004000",
                "range": "4K"
              },
              "SEG_C2C2_AXI_FW_Control": {
                "address_block": "/C2C2_AXI_FW/S_AXI_CTL/Control",
                "offset": "0xA0003000",
                "range": "4K"
              },
              "SEG_CM1_PB_UART_Reg": {
                "address_block": "/CM1_PB_UART/S_AXI/Reg",
                "offset": "0xA000A000",
                "range": "4K"
              },
              "SEG_CM1_UART_Reg": {
                "address_block": "/CM1_UART/S_AXI/Reg",
                "offset": "0xA0008000",
                "range": "4K"
              },
              "SEG_CM2_PB_UART_Reg": {
                "address_block": "/CM2_PB_UART/S_AXI/Reg",
                "offset": "0xA000B000",
                "range": "4K"
              },
              "SEG_CM2_UART_Reg": {
                "address_block": "/CM2_UART/S_AXI/Reg",
                "offset": "0xA0009000",
                "range": "4K"
              },
              "SEG_CM_Reg": {
                "address_block": "/CM/Reg",
                "offset": "0xA0100000",
                "range": "128K"
              },
              "SEG_ESM_UART_Reg": {
                "address_block": "/ESM_UART/S_AXI/Reg",
                "offset": "0xA000C000",
                "range": "4K"
              },
              "SEG_IRQ0_INTR_CTRL_Reg": {
                "address_block": "/IRQ0_INTR_CTRL/S_AXI/Reg",
                "offset": "0xA0000000",
                "range": "4K"
              },
              "SEG_MONITOR_Reg": {
                "address_block": "/MONITOR/S_AXI_LITE/Reg",
                "offset": "0xA0005000",
                "range": "4K"
              },
              "SEG_PLXVC_Reg": {
                "address_block": "/PLXVC/Reg",
                "offset": "0xA0007000",
                "range": "4K"
              },
              "SEG_PL_MEM_CM_Mem0": {
                "address_block": "/PL_MEM_CM/S_AXI/Mem0",
                "offset": "0xA8002000",
                "range": "8K"
              },
              "SEG_PL_MEM_Mem0": {
                "address_block": "/PL_MEM/S_AXI/Mem0",
                "offset": "0xA8000000",
                "range": "8K"
              },
              "SEG_SERV_Reg": {
                "address_block": "/SERV/Reg",
                "offset": "0xA8004000",
                "range": "4K"
              },
              "SEG_SI_Reg": {
                "address_block": "/SI/S_AXI/Reg",
                "offset": "0xA0006000",
                "range": "4K"
              },
              "SEG_SLAVE_I2C_Reg": {
                "address_block": "/SLAVE_I2C/Reg",
                "offset": "0xA8006000",
                "range": "8K"
              },
              "SEG_SM_INFO_Reg": {
                "address_block": "/SM_INFO/Reg",
                "offset": "0xA8005000",
                "range": "4K"
              }
            }
          }
        },
        "memory_maps": {
          "CM": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "PLXVC": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "SERV": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "SLAVE_I2C": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "SM_INFO": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/ZynqMPSoC": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_AXI_MON_Reg": {
                "address_block": "/AXI_MON/S_AXI/Reg",
                "offset": "0x00B4001000",
                "range": "4K"
              },
              "SEG_C2C1B_Reg": {
                "address_block": "/C2C1B/s_axi_lite/Reg",
                "offset": "0x00B1000000",
                "range": "16M",
                "offset_base_param": "C_AXI4_LITE_BASEADDR",
                "offset_high_param": "C_AXI4_LITE_HIGHADDR"
              },
              "SEG_C2C1_AXILITE_FW_Control": {
                "address_block": "/C2C1_AXILITE_FW/S_AXI_CTL/Control",
                "offset": "0x00A0002000",
                "range": "4K"
              },
              "SEG_C2C1_AXI_FW_Control": {
                "address_block": "/C2C1_AXI_FW/S_AXI_CTL/Control",
                "offset": "0x00A0001000",
                "range": "4K"
              },
              "SEG_C2C1_Mem0": {
                "address_block": "/C2C1/s_axi/Mem0",
                "offset": "0x00B0000000",
                "range": "16M"
              },
              "SEG_C2C2B_Reg": {
                "address_block": "/C2C2B/s_axi_lite/Reg",
                "offset": "0x00B3000000",
                "range": "16M",
                "offset_base_param": "C_AXI4_LITE_BASEADDR",
                "offset_high_param": "C_AXI4_LITE_HIGHADDR"
              },
              "SEG_C2C2_AXILITE_FW_Control": {
                "address_block": "/C2C2_AXILITE_FW/S_AXI_CTL/Control",
                "offset": "0x00A0004000",
                "range": "4K"
              },
              "SEG_C2C2_AXI_FW_Control": {
                "address_block": "/C2C2_AXI_FW/S_AXI_CTL/Control",
                "offset": "0x00A0003000",
                "range": "4K"
              },
              "SEG_C2C2_Mem0": {
                "address_block": "/C2C2/s_axi/Mem0",
                "offset": "0x00B2000000",
                "range": "16M"
              },
              "SEG_CM1_PB_UART_Reg": {
                "address_block": "/CM1_PB_UART/S_AXI/Reg",
                "offset": "0x00A000A000",
                "range": "4K"
              },
              "SEG_CM1_UART_Reg": {
                "address_block": "/CM1_UART/S_AXI/Reg",
                "offset": "0x00A0008000",
                "range": "4K"
              },
              "SEG_CM2_PB_UART_Reg": {
                "address_block": "/CM2_PB_UART/S_AXI/Reg",
                "offset": "0x00A000B000",
                "range": "4K"
              },
              "SEG_CM2_UART_Reg": {
                "address_block": "/CM2_UART/S_AXI/Reg",
                "offset": "0x00A0009000",
                "range": "4K"
              },
              "SEG_CM_MON_AXI_FW_Control": {
                "address_block": "/CM_MON_AXI_FW/S_AXI_CTL/Control",
                "offset": "0x00B4000000",
                "range": "4K"
              },
              "SEG_CM_Reg": {
                "address_block": "/CM/Reg",
                "offset": "0x00A0100000",
                "range": "128K"
              },
              "SEG_ESM_UART_Reg": {
                "address_block": "/ESM_UART/S_AXI/Reg",
                "offset": "0x00A000C000",
                "range": "4K"
              },
              "SEG_INT_AXI_FW_Control": {
                "address_block": "/INT_AXI_FW/S_AXI_CTL/Control",
                "offset": "0x00B4002000",
                "range": "4K"
              },
              "SEG_IRQ0_INTR_CTRL_Reg": {
                "address_block": "/IRQ0_INTR_CTRL/S_AXI/Reg",
                "offset": "0x00A0000000",
                "range": "4K"
              },
              "SEG_MONITOR_Reg": {
                "address_block": "/MONITOR/S_AXI_LITE/Reg",
                "offset": "0x00A0005000",
                "range": "4K"
              },
              "SEG_PLXVC_Reg": {
                "address_block": "/PLXVC/Reg",
                "offset": "0x00A0007000",
                "range": "4K"
              },
              "SEG_PL_MEM_CM_Mem0": {
                "address_block": "/PL_MEM_CM/S_AXI/Mem0",
                "offset": "0x00A8002000",
                "range": "8K"
              },
              "SEG_PL_MEM_Mem0": {
                "address_block": "/PL_MEM/S_AXI/Mem0",
                "offset": "0x00A8000000",
                "range": "8K"
              },
              "SEG_SERV_Reg": {
                "address_block": "/SERV/Reg",
                "offset": "0x00A8004000",
                "range": "4K"
              },
              "SEG_SI_Reg": {
                "address_block": "/SI/S_AXI/Reg",
                "offset": "0x00A0006000",
                "range": "4K"
              },
              "SEG_SLAVE_I2C_Reg": {
                "address_block": "/SLAVE_I2C/Reg",
                "offset": "0x00A8006000",
                "range": "8K"
              },
              "SEG_SM_INFO_Reg": {
                "address_block": "/SM_INFO/Reg",
                "offset": "0x00A8005000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}