@W: CG146 :"D:\Project\Verilog\STEP\series_courses\01_LED_FSM\led_fsm_top.v":3:7:3:17|Creating black box for empty module led_fsm_top
@W: CL157 :"D:\Project\Verilog\STEP\series_courses\01_LED_FSM\led_fsm_top.v":6:11:6:15|*Output ovled has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

