m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/VLSI Design/verilog_practice/14_Full_Adder
vmux
!s110 1721019781
!i10b 1
!s100 kbB6b@@l1Hh[GONg1ED3M0
IiJO:3lz7A:02hz@48@0Ie3
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dD:/VLSI Design/verilog_practice/15_MUX
w1721019778
8D:/VLSI Design/verilog_practice/15_MUX/2by1_Mux.v
FD:/VLSI Design/verilog_practice/15_MUX/2by1_Mux.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1721019781.000000
!s107 D:/VLSI Design/verilog_practice/15_MUX/2by1_Mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/VLSI Design/verilog_practice/15_MUX/2by1_Mux.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
vtestbench
!s110 1721020076
!i10b 1
!s100 k9okL@FG@VB;ERm[A543>3
IEbi[QNSMG]kD1G^ln7;GA3
R0
R1
w1721020067
8D:/VLSI Design/verilog_practice/14_Full_Adder/testbench.v
FD:/VLSI Design/verilog_practice/14_Full_Adder/testbench.v
L0 1
R2
r1
!s85 0
31
!s108 1721020076.000000
!s107 D:/VLSI Design/verilog_practice/14_Full_Adder/testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/VLSI Design/verilog_practice/14_Full_Adder/testbench.v|
!i113 1
R3
R4
