{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574809365347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574809365347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 20:02:45 2019 " "Processing started: Tue Nov 26 20:02:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574809365347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574809365347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SegmentsVisualizer -c SegmentsVisualizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off SegmentsVisualizer -c SegmentsVisualizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574809365347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1574809365773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/trabalho/segmentsdecoder/segmentsdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/trabalho/segmentsdecoder/segmentsdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegmentsDecoder-arch " "Found design unit 1: SegmentsDecoder-arch" {  } { { "../SegmentsDecoder/SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/SegmentsDecoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574809366138 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegmentsDecoder " "Found entity 1: SegmentsDecoder" {  } { { "../SegmentsDecoder/SegmentsDecoder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsDecoder/SegmentsDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574809366138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574809366138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentsvisualizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segmentsvisualizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegmentsVisualizer-arch " "Found design unit 1: SegmentsVisualizer-arch" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574809366141 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegmentsVisualizer " "Found entity 1: SegmentsVisualizer" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574809366141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574809366141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SegmentsVisualizer " "Elaborating entity \"SegmentsVisualizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574809366190 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Num_dez SegmentsVisualizer.vhd(28) " "VHDL Signal Declaration warning at SegmentsVisualizer.vhd(28): used explicit default value for signal \"Num_dez\" because signal was never assigned a value" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574809366191 "|SegmentsVisualizer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Num_sessenta SegmentsVisualizer.vhd(29) " "VHDL Signal Declaration warning at SegmentsVisualizer.vhd(29): used explicit default value for signal \"Num_sessenta\" because signal was never assigned a value" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574809366191 "|SegmentsVisualizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegmentsDecoder SegmentsDecoder:instancia_led0 " "Elaborating entity \"SegmentsDecoder\" for hierarchy \"SegmentsDecoder:instancia_led0\"" {  } { { "SegmentsVisualizer.vhd" "instancia_led0" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574809366206 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED0_out\[0\] VCC " "Pin \"LED0_out\[0\]\" is stuck at VCC" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED0_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0_out\[1\] GND " "Pin \"LED0_out\[1\]\" is stuck at GND" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED0_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0_out\[2\] GND " "Pin \"LED0_out\[2\]\" is stuck at GND" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED0_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0_out\[3\] VCC " "Pin \"LED0_out\[3\]\" is stuck at VCC" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED0_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0_out\[4\] VCC " "Pin \"LED0_out\[4\]\" is stuck at VCC" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED0_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0_out\[5\] VCC " "Pin \"LED0_out\[5\]\" is stuck at VCC" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED0_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0_out\[6\] VCC " "Pin \"LED0_out\[6\]\" is stuck at VCC" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED0_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_out\[0\] VCC " "Pin \"LED1_out\[0\]\" is stuck at VCC" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED1_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_out\[1\] GND " "Pin \"LED1_out\[1\]\" is stuck at GND" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED1_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_out\[2\] GND " "Pin \"LED1_out\[2\]\" is stuck at GND" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED1_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_out\[3\] VCC " "Pin \"LED1_out\[3\]\" is stuck at VCC" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED1_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_out\[4\] VCC " "Pin \"LED1_out\[4\]\" is stuck at VCC" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED1_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_out\[5\] VCC " "Pin \"LED1_out\[5\]\" is stuck at VCC" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED1_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_out\[6\] VCC " "Pin \"LED1_out\[6\]\" is stuck at VCC" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED1_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_out\[0\] VCC " "Pin \"LED2_out\[0\]\" is stuck at VCC" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED2_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_out\[1\] GND " "Pin \"LED2_out\[1\]\" is stuck at GND" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED2_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_out\[2\] GND " "Pin \"LED2_out\[2\]\" is stuck at GND" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED2_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_out\[3\] VCC " "Pin \"LED2_out\[3\]\" is stuck at VCC" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED2_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_out\[4\] VCC " "Pin \"LED2_out\[4\]\" is stuck at VCC" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED2_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_out\[5\] VCC " "Pin \"LED2_out\[5\]\" is stuck at VCC" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED2_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_out\[6\] VCC " "Pin \"LED2_out\[6\]\" is stuck at VCC" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED2_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3_out\[0\] VCC " "Pin \"LED3_out\[0\]\" is stuck at VCC" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED3_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3_out\[1\] GND " "Pin \"LED3_out\[1\]\" is stuck at GND" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED3_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3_out\[2\] GND " "Pin \"LED3_out\[2\]\" is stuck at GND" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED3_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3_out\[3\] VCC " "Pin \"LED3_out\[3\]\" is stuck at VCC" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED3_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3_out\[4\] VCC " "Pin \"LED3_out\[4\]\" is stuck at VCC" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED3_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3_out\[5\] VCC " "Pin \"LED3_out\[5\]\" is stuck at VCC" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED3_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3_out\[6\] VCC " "Pin \"LED3_out\[6\]\" is stuck at VCC" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574809366458 "|SegmentsVisualizer|LED3_out[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1574809366458 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574809366555 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574809366555 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Viz_In\[0\] " "No output dependent on input pin \"Viz_In\[0\]\"" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574809366590 "|SegmentsVisualizer|Viz_In[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Viz_In\[1\] " "No output dependent on input pin \"Viz_In\[1\]\"" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574809366590 "|SegmentsVisualizer|Viz_In[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Viz_In\[2\] " "No output dependent on input pin \"Viz_In\[2\]\"" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574809366590 "|SegmentsVisualizer|Viz_In[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Viz_In\[3\] " "No output dependent on input pin \"Viz_In\[3\]\"" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574809366590 "|SegmentsVisualizer|Viz_In[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Viz_In\[4\] " "No output dependent on input pin \"Viz_In\[4\]\"" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574809366590 "|SegmentsVisualizer|Viz_In[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Viz_In\[5\] " "No output dependent on input pin \"Viz_In\[5\]\"" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574809366590 "|SegmentsVisualizer|Viz_In[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Viz_In\[6\] " "No output dependent on input pin \"Viz_In\[6\]\"" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574809366590 "|SegmentsVisualizer|Viz_In[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Viz_In\[7\] " "No output dependent on input pin \"Viz_In\[7\]\"" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574809366590 "|SegmentsVisualizer|Viz_In[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Viz_In\[8\] " "No output dependent on input pin \"Viz_In\[8\]\"" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574809366590 "|SegmentsVisualizer|Viz_In[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Viz_In\[9\] " "No output dependent on input pin \"Viz_In\[9\]\"" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574809366590 "|SegmentsVisualizer|Viz_In[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Viz_In\[10\] " "No output dependent on input pin \"Viz_In\[10\]\"" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574809366590 "|SegmentsVisualizer|Viz_In[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Viz_In\[11\] " "No output dependent on input pin \"Viz_In\[11\]\"" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574809366590 "|SegmentsVisualizer|Viz_In[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Viz_In\[12\] " "No output dependent on input pin \"Viz_In\[12\]\"" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574809366590 "|SegmentsVisualizer|Viz_In[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Viz_In\[13\] " "No output dependent on input pin \"Viz_In\[13\]\"" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574809366590 "|SegmentsVisualizer|Viz_In[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Viz_In\[14\] " "No output dependent on input pin \"Viz_In\[14\]\"" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574809366590 "|SegmentsVisualizer|Viz_In[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Viz_In\[15\] " "No output dependent on input pin \"Viz_In\[15\]\"" {  } { { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574809366590 "|SegmentsVisualizer|Viz_In[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1574809366590 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574809366591 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574809366591 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574809366591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574809366621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 20:02:46 2019 " "Processing ended: Tue Nov 26 20:02:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574809366621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574809366621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574809366621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574809366621 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574809367748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574809367749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 20:02:47 2019 " "Processing started: Tue Nov 26 20:02:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574809367749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574809367749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SegmentsVisualizer -c SegmentsVisualizer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SegmentsVisualizer -c SegmentsVisualizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574809367749 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574809367871 ""}
{ "Info" "0" "" "Project  = SegmentsVisualizer" {  } {  } 0 0 "Project  = SegmentsVisualizer" 0 0 "Fitter" 0 0 1574809367872 ""}
{ "Info" "0" "" "Revision = SegmentsVisualizer" {  } {  } 0 0 "Revision = SegmentsVisualizer" 0 0 "Fitter" 0 0 1574809367872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1574809367949 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SegmentsVisualizer EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"SegmentsVisualizer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574809367954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574809367977 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574809367977 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574809368031 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574809368038 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574809368431 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574809368431 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574809368431 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574809368433 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574809368433 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574809368433 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574809368433 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 44 " "No exact pin location assignment(s) for 16 pins of 44 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Viz_In\[0\] " "Pin Viz_In\[0\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Viz_In[0] } } } { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Viz_In[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574809368513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Viz_In\[1\] " "Pin Viz_In\[1\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Viz_In[1] } } } { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Viz_In[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574809368513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Viz_In\[2\] " "Pin Viz_In\[2\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Viz_In[2] } } } { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Viz_In[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574809368513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Viz_In\[3\] " "Pin Viz_In\[3\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Viz_In[3] } } } { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Viz_In[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574809368513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Viz_In\[4\] " "Pin Viz_In\[4\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Viz_In[4] } } } { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Viz_In[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574809368513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Viz_In\[5\] " "Pin Viz_In\[5\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Viz_In[5] } } } { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Viz_In[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574809368513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Viz_In\[6\] " "Pin Viz_In\[6\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Viz_In[6] } } } { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Viz_In[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574809368513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Viz_In\[7\] " "Pin Viz_In\[7\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Viz_In[7] } } } { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Viz_In[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574809368513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Viz_In\[8\] " "Pin Viz_In\[8\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Viz_In[8] } } } { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Viz_In[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574809368513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Viz_In\[9\] " "Pin Viz_In\[9\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Viz_In[9] } } } { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Viz_In[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574809368513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Viz_In\[10\] " "Pin Viz_In\[10\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Viz_In[10] } } } { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Viz_In[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574809368513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Viz_In\[11\] " "Pin Viz_In\[11\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Viz_In[11] } } } { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Viz_In[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574809368513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Viz_In\[12\] " "Pin Viz_In\[12\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Viz_In[12] } } } { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Viz_In[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574809368513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Viz_In\[13\] " "Pin Viz_In\[13\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Viz_In[13] } } } { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Viz_In[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574809368513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Viz_In\[14\] " "Pin Viz_In\[14\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Viz_In[14] } } } { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Viz_In[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574809368513 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Viz_In\[15\] " "Pin Viz_In\[15\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Viz_In[15] } } } { "SegmentsVisualizer.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/SegmentsVisualizer.vhd" 7 0 0 } } { "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programas/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Viz_In[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574809368513 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1574809368513 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SegmentsVisualizer.sdc " "Synopsys Design Constraints File file not found: 'SegmentsVisualizer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574809368595 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574809368595 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1574809368596 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1574809368596 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574809368597 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574809368598 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574809368598 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574809368598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574809368599 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574809368599 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574809368599 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574809368599 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574809368600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574809368600 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1574809368600 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574809368600 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 16 0 0 " "Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 16 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1574809368603 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1574809368603 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1574809368603 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 50 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574809368604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574809368604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574809368604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574809368604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574809368604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 8 51 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574809368604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574809368604 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 7 49 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574809368604 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1574809368604 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1574809368604 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574809368613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574809369182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574809369236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574809369243 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574809369416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574809369416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574809369456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1574809369820 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574809369820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574809369887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1574809369888 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1574809369888 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574809369888 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1574809369893 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574809369895 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED0_out\[0\] 0 " "Pin \"LED0_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED0_out\[1\] 0 " "Pin \"LED0_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED0_out\[2\] 0 " "Pin \"LED0_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED0_out\[3\] 0 " "Pin \"LED0_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED0_out\[4\] 0 " "Pin \"LED0_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED0_out\[5\] 0 " "Pin \"LED0_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED0_out\[6\] 0 " "Pin \"LED0_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_out\[0\] 0 " "Pin \"LED1_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_out\[1\] 0 " "Pin \"LED1_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_out\[2\] 0 " "Pin \"LED1_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_out\[3\] 0 " "Pin \"LED1_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_out\[4\] 0 " "Pin \"LED1_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_out\[5\] 0 " "Pin \"LED1_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1_out\[6\] 0 " "Pin \"LED1_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_out\[0\] 0 " "Pin \"LED2_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_out\[1\] 0 " "Pin \"LED2_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_out\[2\] 0 " "Pin \"LED2_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_out\[3\] 0 " "Pin \"LED2_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_out\[4\] 0 " "Pin \"LED2_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_out\[5\] 0 " "Pin \"LED2_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2_out\[6\] 0 " "Pin \"LED2_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_out\[0\] 0 " "Pin \"LED3_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_out\[1\] 0 " "Pin \"LED3_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_out\[2\] 0 " "Pin \"LED3_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_out\[3\] 0 " "Pin \"LED3_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_out\[4\] 0 " "Pin \"LED3_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_out\[5\] 0 " "Pin \"LED3_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3_out\[6\] 0 " "Pin \"LED3_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574809369897 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1574809369897 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574809369950 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574809369959 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574809370011 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574809370236 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1574809370307 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/output_files/SegmentsVisualizer.fit.smsg " "Generated suppressed messages file D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/output_files/SegmentsVisualizer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574809370368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5330 " "Peak virtual memory: 5330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574809370470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 20:02:50 2019 " "Processing ended: Tue Nov 26 20:02:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574809370470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574809370470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574809370470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574809370470 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574809371311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574809371311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 20:02:51 2019 " "Processing started: Tue Nov 26 20:02:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574809371311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574809371311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SegmentsVisualizer -c SegmentsVisualizer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SegmentsVisualizer -c SegmentsVisualizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574809371311 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1574809372436 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574809372475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574809372874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 20:02:52 2019 " "Processing ended: Tue Nov 26 20:02:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574809372874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574809372874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574809372874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574809372874 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574809373427 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574809373996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574809373997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 20:02:53 2019 " "Processing started: Tue Nov 26 20:02:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574809373997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574809373997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SegmentsVisualizer -c SegmentsVisualizer " "Command: quartus_sta SegmentsVisualizer -c SegmentsVisualizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574809373997 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1574809374129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1574809374259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574809374285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574809374285 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SegmentsVisualizer.sdc " "Synopsys Design Constraints File file not found: 'SegmentsVisualizer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1574809374348 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1574809374349 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1574809374349 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1574809374349 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1574809374351 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1574809374357 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1574809374361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574809374363 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574809374374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574809374377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574809374381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574809374385 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574809374389 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1574809374403 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1574809374403 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1574809374409 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1574809374409 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1574809374409 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574809374412 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574809374416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574809374420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574809374423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574809374428 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1574809374436 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574809374452 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574809374452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4569 " "Peak virtual memory: 4569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574809374495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 20:02:54 2019 " "Processing ended: Tue Nov 26 20:02:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574809374495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574809374495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574809374495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574809374495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574809375335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574809375335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 20:02:55 2019 " "Processing started: Tue Nov 26 20:02:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574809375335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574809375335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SegmentsVisualizer -c SegmentsVisualizer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SegmentsVisualizer -c SegmentsVisualizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574809375335 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "SegmentsVisualizer.vho\", \"SegmentsVisualizer_fast.vho SegmentsVisualizer_vhd.sdo SegmentsVisualizer_vhd_fast.sdo D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/simulation/modelsim/ simulation " "Generated files \"SegmentsVisualizer.vho\", \"SegmentsVisualizer_fast.vho\", \"SegmentsVisualizer_vhd.sdo\" and \"SegmentsVisualizer_vhd_fast.sdo\" in directory \"D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Trabalho/SegmentsVisualizer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1574809375580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4533 " "Peak virtual memory: 4533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574809375619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 20:02:55 2019 " "Processing ended: Tue Nov 26 20:02:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574809375619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574809375619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574809375619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574809375619 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus II Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574809376208 ""}
