|skeleton
inclock => pll:div.inclk0
resetn => processor:myprocessor.reset
resetn => ps2:myps2.reset
resetn => lcd:mylcd.reset
ps2_clock => ps2:myps2.ps2_clock
ps2_data => ps2:myps2.ps2_data
lcd_data[0] <= lcd:mylcd.lcd_data[0]
lcd_data[1] <= lcd:mylcd.lcd_data[1]
lcd_data[2] <= lcd:mylcd.lcd_data[2]
lcd_data[3] <= lcd:mylcd.lcd_data[3]
lcd_data[4] <= lcd:mylcd.lcd_data[4]
lcd_data[5] <= lcd:mylcd.lcd_data[5]
lcd_data[6] <= lcd:mylcd.lcd_data[6]
lcd_data[7] <= lcd:mylcd.lcd_data[7]
leds[0] <= <GND>
leds[1] <= <VCC>
leds[2] <= <GND>
leds[3] <= <VCC>
leds[4] <= <GND>
leds[5] <= <VCC>
leds[6] <= <GND>
leds[7] <= <GND>
lcd_rw <= lcd:mylcd.lcd_rw
lcd_en <= lcd:mylcd.lcd_en
lcd_rs <= lcd:mylcd.lcd_rs
lcd_on <= lcd:mylcd.lcd_on
lcd_blon <= lcd:mylcd.lcd_blon


|skeleton|pll:div
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|skeleton|pll:div|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|skeleton|pll:div|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|skeleton|processor:myprocessor
clock => clock.IN3
reset => reset.IN3
keyboard_in[0] => keyboard_in[0].IN1
keyboard_in[1] => keyboard_in[1].IN1
keyboard_in[2] => keyboard_in[2].IN1
keyboard_in[3] => keyboard_in[3].IN1
keyboard_in[4] => keyboard_in[4].IN1
keyboard_in[5] => keyboard_in[5].IN1
keyboard_in[6] => keyboard_in[6].IN1
keyboard_in[7] => keyboard_in[7].IN1
keyboard_in[8] => keyboard_in[8].IN1
keyboard_in[9] => keyboard_in[9].IN1
keyboard_in[10] => keyboard_in[10].IN1
keyboard_in[11] => keyboard_in[11].IN1
keyboard_in[12] => keyboard_in[12].IN1
keyboard_in[13] => keyboard_in[13].IN1
keyboard_in[14] => keyboard_in[14].IN1
keyboard_in[15] => keyboard_in[15].IN1
keyboard_in[16] => keyboard_in[16].IN1
keyboard_in[17] => keyboard_in[17].IN1
keyboard_in[18] => keyboard_in[18].IN1
keyboard_in[19] => keyboard_in[19].IN1
keyboard_in[20] => keyboard_in[20].IN1
keyboard_in[21] => keyboard_in[21].IN1
keyboard_in[22] => keyboard_in[22].IN1
keyboard_in[23] => keyboard_in[23].IN1
keyboard_in[24] => keyboard_in[24].IN1
keyboard_in[25] => keyboard_in[25].IN1
keyboard_in[26] => keyboard_in[26].IN1
keyboard_in[27] => keyboard_in[27].IN1
keyboard_in[28] => keyboard_in[28].IN1
keyboard_in[29] => keyboard_in[29].IN1
keyboard_in[30] => keyboard_in[30].IN1
keyboard_in[31] => keyboard_in[31].IN1
keyboard_ack <= input_ack.DB_MAX_OUTPUT_PORT_TYPE
lcd_write <= control:my_control.LCD_wren
lcd_data[0] <= B_val[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_data[1] <= B_val[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_data[2] <= B_val[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_data[3] <= B_val[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_data[4] <= B_val[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_data[5] <= B_val[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_data[6] <= B_val[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_data[7] <= B_val[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_data[8] <= <GND>
lcd_data[9] <= <GND>
lcd_data[10] <= <GND>
lcd_data[11] <= <GND>
lcd_data[12] <= <GND>
lcd_data[13] <= <GND>
lcd_data[14] <= <GND>
lcd_data[15] <= <GND>
lcd_data[16] <= <GND>
lcd_data[17] <= <GND>
lcd_data[18] <= <GND>
lcd_data[19] <= <GND>
lcd_data[20] <= <GND>
lcd_data[21] <= <GND>
lcd_data[22] <= <GND>
lcd_data[23] <= <GND>
lcd_data[24] <= <GND>
lcd_data[25] <= <GND>
lcd_data[26] <= <GND>
lcd_data[27] <= <GND>
lcd_data[28] <= <GND>
lcd_data[29] <= <GND>
lcd_data[30] <= <GND>
lcd_data[31] <= <GND>


|skeleton|processor:myprocessor|imem:my_imem
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clken => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|skeleton|processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0tr3:auto_generated.address_a[0]
address_a[1] => altsyncram_0tr3:auto_generated.address_a[1]
address_a[2] => altsyncram_0tr3:auto_generated.address_a[2]
address_a[3] => altsyncram_0tr3:auto_generated.address_a[3]
address_a[4] => altsyncram_0tr3:auto_generated.address_a[4]
address_a[5] => altsyncram_0tr3:auto_generated.address_a[5]
address_a[6] => altsyncram_0tr3:auto_generated.address_a[6]
address_a[7] => altsyncram_0tr3:auto_generated.address_a[7]
address_a[8] => altsyncram_0tr3:auto_generated.address_a[8]
address_a[9] => altsyncram_0tr3:auto_generated.address_a[9]
address_a[10] => altsyncram_0tr3:auto_generated.address_a[10]
address_a[11] => altsyncram_0tr3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0tr3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_0tr3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0tr3:auto_generated.q_a[0]
q_a[1] <= altsyncram_0tr3:auto_generated.q_a[1]
q_a[2] <= altsyncram_0tr3:auto_generated.q_a[2]
q_a[3] <= altsyncram_0tr3:auto_generated.q_a[3]
q_a[4] <= altsyncram_0tr3:auto_generated.q_a[4]
q_a[5] <= altsyncram_0tr3:auto_generated.q_a[5]
q_a[6] <= altsyncram_0tr3:auto_generated.q_a[6]
q_a[7] <= altsyncram_0tr3:auto_generated.q_a[7]
q_a[8] <= altsyncram_0tr3:auto_generated.q_a[8]
q_a[9] <= altsyncram_0tr3:auto_generated.q_a[9]
q_a[10] <= altsyncram_0tr3:auto_generated.q_a[10]
q_a[11] <= altsyncram_0tr3:auto_generated.q_a[11]
q_a[12] <= altsyncram_0tr3:auto_generated.q_a[12]
q_a[13] <= altsyncram_0tr3:auto_generated.q_a[13]
q_a[14] <= altsyncram_0tr3:auto_generated.q_a[14]
q_a[15] <= altsyncram_0tr3:auto_generated.q_a[15]
q_a[16] <= altsyncram_0tr3:auto_generated.q_a[16]
q_a[17] <= altsyncram_0tr3:auto_generated.q_a[17]
q_a[18] <= altsyncram_0tr3:auto_generated.q_a[18]
q_a[19] <= altsyncram_0tr3:auto_generated.q_a[19]
q_a[20] <= altsyncram_0tr3:auto_generated.q_a[20]
q_a[21] <= altsyncram_0tr3:auto_generated.q_a[21]
q_a[22] <= altsyncram_0tr3:auto_generated.q_a[22]
q_a[23] <= altsyncram_0tr3:auto_generated.q_a[23]
q_a[24] <= altsyncram_0tr3:auto_generated.q_a[24]
q_a[25] <= altsyncram_0tr3:auto_generated.q_a[25]
q_a[26] <= altsyncram_0tr3:auto_generated.q_a[26]
q_a[27] <= altsyncram_0tr3:auto_generated.q_a[27]
q_a[28] <= altsyncram_0tr3:auto_generated.q_a[28]
q_a[29] <= altsyncram_0tr3:auto_generated.q_a[29]
q_a[30] <= altsyncram_0tr3:auto_generated.q_a[30]
q_a[31] <= altsyncram_0tr3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|skeleton|processor:myprocessor|dmem:my_dmem
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|skeleton|processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component
wren_a => altsyncram_37t3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_37t3:auto_generated.data_a[0]
data_a[1] => altsyncram_37t3:auto_generated.data_a[1]
data_a[2] => altsyncram_37t3:auto_generated.data_a[2]
data_a[3] => altsyncram_37t3:auto_generated.data_a[3]
data_a[4] => altsyncram_37t3:auto_generated.data_a[4]
data_a[5] => altsyncram_37t3:auto_generated.data_a[5]
data_a[6] => altsyncram_37t3:auto_generated.data_a[6]
data_a[7] => altsyncram_37t3:auto_generated.data_a[7]
data_a[8] => altsyncram_37t3:auto_generated.data_a[8]
data_a[9] => altsyncram_37t3:auto_generated.data_a[9]
data_a[10] => altsyncram_37t3:auto_generated.data_a[10]
data_a[11] => altsyncram_37t3:auto_generated.data_a[11]
data_a[12] => altsyncram_37t3:auto_generated.data_a[12]
data_a[13] => altsyncram_37t3:auto_generated.data_a[13]
data_a[14] => altsyncram_37t3:auto_generated.data_a[14]
data_a[15] => altsyncram_37t3:auto_generated.data_a[15]
data_a[16] => altsyncram_37t3:auto_generated.data_a[16]
data_a[17] => altsyncram_37t3:auto_generated.data_a[17]
data_a[18] => altsyncram_37t3:auto_generated.data_a[18]
data_a[19] => altsyncram_37t3:auto_generated.data_a[19]
data_a[20] => altsyncram_37t3:auto_generated.data_a[20]
data_a[21] => altsyncram_37t3:auto_generated.data_a[21]
data_a[22] => altsyncram_37t3:auto_generated.data_a[22]
data_a[23] => altsyncram_37t3:auto_generated.data_a[23]
data_a[24] => altsyncram_37t3:auto_generated.data_a[24]
data_a[25] => altsyncram_37t3:auto_generated.data_a[25]
data_a[26] => altsyncram_37t3:auto_generated.data_a[26]
data_a[27] => altsyncram_37t3:auto_generated.data_a[27]
data_a[28] => altsyncram_37t3:auto_generated.data_a[28]
data_a[29] => altsyncram_37t3:auto_generated.data_a[29]
data_a[30] => altsyncram_37t3:auto_generated.data_a[30]
data_a[31] => altsyncram_37t3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_37t3:auto_generated.address_a[0]
address_a[1] => altsyncram_37t3:auto_generated.address_a[1]
address_a[2] => altsyncram_37t3:auto_generated.address_a[2]
address_a[3] => altsyncram_37t3:auto_generated.address_a[3]
address_a[4] => altsyncram_37t3:auto_generated.address_a[4]
address_a[5] => altsyncram_37t3:auto_generated.address_a[5]
address_a[6] => altsyncram_37t3:auto_generated.address_a[6]
address_a[7] => altsyncram_37t3:auto_generated.address_a[7]
address_a[8] => altsyncram_37t3:auto_generated.address_a[8]
address_a[9] => altsyncram_37t3:auto_generated.address_a[9]
address_a[10] => altsyncram_37t3:auto_generated.address_a[10]
address_a[11] => altsyncram_37t3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_37t3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_37t3:auto_generated.q_a[0]
q_a[1] <= altsyncram_37t3:auto_generated.q_a[1]
q_a[2] <= altsyncram_37t3:auto_generated.q_a[2]
q_a[3] <= altsyncram_37t3:auto_generated.q_a[3]
q_a[4] <= altsyncram_37t3:auto_generated.q_a[4]
q_a[5] <= altsyncram_37t3:auto_generated.q_a[5]
q_a[6] <= altsyncram_37t3:auto_generated.q_a[6]
q_a[7] <= altsyncram_37t3:auto_generated.q_a[7]
q_a[8] <= altsyncram_37t3:auto_generated.q_a[8]
q_a[9] <= altsyncram_37t3:auto_generated.q_a[9]
q_a[10] <= altsyncram_37t3:auto_generated.q_a[10]
q_a[11] <= altsyncram_37t3:auto_generated.q_a[11]
q_a[12] <= altsyncram_37t3:auto_generated.q_a[12]
q_a[13] <= altsyncram_37t3:auto_generated.q_a[13]
q_a[14] <= altsyncram_37t3:auto_generated.q_a[14]
q_a[15] <= altsyncram_37t3:auto_generated.q_a[15]
q_a[16] <= altsyncram_37t3:auto_generated.q_a[16]
q_a[17] <= altsyncram_37t3:auto_generated.q_a[17]
q_a[18] <= altsyncram_37t3:auto_generated.q_a[18]
q_a[19] <= altsyncram_37t3:auto_generated.q_a[19]
q_a[20] <= altsyncram_37t3:auto_generated.q_a[20]
q_a[21] <= altsyncram_37t3:auto_generated.q_a[21]
q_a[22] <= altsyncram_37t3:auto_generated.q_a[22]
q_a[23] <= altsyncram_37t3:auto_generated.q_a[23]
q_a[24] <= altsyncram_37t3:auto_generated.q_a[24]
q_a[25] <= altsyncram_37t3:auto_generated.q_a[25]
q_a[26] <= altsyncram_37t3:auto_generated.q_a[26]
q_a[27] <= altsyncram_37t3:auto_generated.q_a[27]
q_a[28] <= altsyncram_37t3:auto_generated.q_a[28]
q_a[29] <= altsyncram_37t3:auto_generated.q_a[29]
q_a[30] <= altsyncram_37t3:auto_generated.q_a[30]
q_a[31] <= altsyncram_37t3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|skeleton|processor:myprocessor|regfile:my_reg
clock => reg_2port:regs:1:reg_array.clock
clock => reg_2port:regs:2:reg_array.clock
clock => reg_2port:regs:3:reg_array.clock
clock => reg_2port:regs:4:reg_array.clock
clock => reg_2port:regs:5:reg_array.clock
clock => reg_2port:regs:6:reg_array.clock
clock => reg_2port:regs:7:reg_array.clock
clock => reg_2port:regs:8:reg_array.clock
clock => reg_2port:regs:9:reg_array.clock
clock => reg_2port:regs:10:reg_array.clock
clock => reg_2port:regs:11:reg_array.clock
clock => reg_2port:regs:12:reg_array.clock
clock => reg_2port:regs:13:reg_array.clock
clock => reg_2port:regs:14:reg_array.clock
clock => reg_2port:regs:15:reg_array.clock
clock => reg_2port:regs:16:reg_array.clock
clock => reg_2port:regs:17:reg_array.clock
clock => reg_2port:regs:18:reg_array.clock
clock => reg_2port:regs:19:reg_array.clock
clock => reg_2port:regs:20:reg_array.clock
clock => reg_2port:regs:21:reg_array.clock
clock => reg_2port:regs:22:reg_array.clock
clock => reg_2port:regs:23:reg_array.clock
clock => reg_2port:regs:24:reg_array.clock
clock => reg_2port:regs:25:reg_array.clock
clock => reg_2port:regs:26:reg_array.clock
clock => reg_2port:regs:27:reg_array.clock
clock => reg_2port:regs:28:reg_array.clock
clock => reg_2port:regs:29:reg_array.clock
clock => reg_2port:regs:30:reg_array.clock
clock => reg_2port:regs:31:reg_array.clock
wren => inEnable[1].IN1
wren => inEnable[2].IN1
wren => inEnable[3].IN1
wren => inEnable[4].IN1
wren => inEnable[5].IN1
wren => inEnable[6].IN1
wren => inEnable[7].IN1
wren => inEnable[8].IN1
wren => inEnable[9].IN1
wren => inEnable[10].IN1
wren => inEnable[11].IN1
wren => inEnable[12].IN1
wren => inEnable[13].IN1
wren => inEnable[14].IN1
wren => inEnable[15].IN1
wren => inEnable[16].IN1
wren => inEnable[17].IN1
wren => inEnable[18].IN1
wren => inEnable[19].IN1
wren => inEnable[20].IN1
wren => inEnable[21].IN1
wren => inEnable[22].IN1
wren => inEnable[23].IN1
wren => inEnable[24].IN1
wren => inEnable[25].IN1
wren => inEnable[26].IN1
wren => inEnable[27].IN1
wren => inEnable[28].IN1
wren => inEnable[29].IN1
wren => inEnable[30].IN1
wren => inEnable[31].IN1
clear => reg_2port:regs:1:reg_array.clear
clear => reg_2port:regs:2:reg_array.clear
clear => reg_2port:regs:3:reg_array.clear
clear => reg_2port:regs:4:reg_array.clear
clear => reg_2port:regs:5:reg_array.clear
clear => reg_2port:regs:6:reg_array.clear
clear => reg_2port:regs:7:reg_array.clear
clear => reg_2port:regs:8:reg_array.clear
clear => reg_2port:regs:9:reg_array.clear
clear => reg_2port:regs:10:reg_array.clear
clear => reg_2port:regs:11:reg_array.clear
clear => reg_2port:regs:12:reg_array.clear
clear => reg_2port:regs:13:reg_array.clear
clear => reg_2port:regs:14:reg_array.clear
clear => reg_2port:regs:15:reg_array.clear
clear => reg_2port:regs:16:reg_array.clear
clear => reg_2port:regs:17:reg_array.clear
clear => reg_2port:regs:18:reg_array.clear
clear => reg_2port:regs:19:reg_array.clear
clear => reg_2port:regs:20:reg_array.clear
clear => reg_2port:regs:21:reg_array.clear
clear => reg_2port:regs:22:reg_array.clear
clear => reg_2port:regs:23:reg_array.clear
clear => reg_2port:regs:24:reg_array.clear
clear => reg_2port:regs:25:reg_array.clear
clear => reg_2port:regs:26:reg_array.clear
clear => reg_2port:regs:27:reg_array.clear
clear => reg_2port:regs:28:reg_array.clear
clear => reg_2port:regs:29:reg_array.clear
clear => reg_2port:regs:30:reg_array.clear
clear => reg_2port:regs:31:reg_array.clear
regD[0] => decoder5to32:writeDecode.s[0]
regD[1] => decoder5to32:writeDecode.s[1]
regD[2] => decoder5to32:writeDecode.s[2]
regD[3] => decoder5to32:writeDecode.s[3]
regD[4] => decoder5to32:writeDecode.s[4]
regA[0] => decoder5to32:readDecodeA.s[0]
regA[1] => decoder5to32:readDecodeA.s[1]
regA[2] => decoder5to32:readDecodeA.s[2]
regA[3] => decoder5to32:readDecodeA.s[3]
regA[4] => decoder5to32:readDecodeA.s[4]
regB[0] => decoder5to32:readDecodeB.s[0]
regB[1] => decoder5to32:readDecodeB.s[1]
regB[2] => decoder5to32:readDecodeB.s[2]
regB[3] => decoder5to32:readDecodeB.s[3]
regB[4] => decoder5to32:readDecodeB.s[4]
valD[0] => reg_2port:regs:1:reg_array.D[0]
valD[0] => reg_2port:regs:2:reg_array.D[0]
valD[0] => reg_2port:regs:3:reg_array.D[0]
valD[0] => reg_2port:regs:4:reg_array.D[0]
valD[0] => reg_2port:regs:5:reg_array.D[0]
valD[0] => reg_2port:regs:6:reg_array.D[0]
valD[0] => reg_2port:regs:7:reg_array.D[0]
valD[0] => reg_2port:regs:8:reg_array.D[0]
valD[0] => reg_2port:regs:9:reg_array.D[0]
valD[0] => reg_2port:regs:10:reg_array.D[0]
valD[0] => reg_2port:regs:11:reg_array.D[0]
valD[0] => reg_2port:regs:12:reg_array.D[0]
valD[0] => reg_2port:regs:13:reg_array.D[0]
valD[0] => reg_2port:regs:14:reg_array.D[0]
valD[0] => reg_2port:regs:15:reg_array.D[0]
valD[0] => reg_2port:regs:16:reg_array.D[0]
valD[0] => reg_2port:regs:17:reg_array.D[0]
valD[0] => reg_2port:regs:18:reg_array.D[0]
valD[0] => reg_2port:regs:19:reg_array.D[0]
valD[0] => reg_2port:regs:20:reg_array.D[0]
valD[0] => reg_2port:regs:21:reg_array.D[0]
valD[0] => reg_2port:regs:22:reg_array.D[0]
valD[0] => reg_2port:regs:23:reg_array.D[0]
valD[0] => reg_2port:regs:24:reg_array.D[0]
valD[0] => reg_2port:regs:25:reg_array.D[0]
valD[0] => reg_2port:regs:26:reg_array.D[0]
valD[0] => reg_2port:regs:27:reg_array.D[0]
valD[0] => reg_2port:regs:28:reg_array.D[0]
valD[0] => reg_2port:regs:29:reg_array.D[0]
valD[0] => reg_2port:regs:30:reg_array.D[0]
valD[0] => reg_2port:regs:31:reg_array.D[0]
valD[1] => reg_2port:regs:1:reg_array.D[1]
valD[1] => reg_2port:regs:2:reg_array.D[1]
valD[1] => reg_2port:regs:3:reg_array.D[1]
valD[1] => reg_2port:regs:4:reg_array.D[1]
valD[1] => reg_2port:regs:5:reg_array.D[1]
valD[1] => reg_2port:regs:6:reg_array.D[1]
valD[1] => reg_2port:regs:7:reg_array.D[1]
valD[1] => reg_2port:regs:8:reg_array.D[1]
valD[1] => reg_2port:regs:9:reg_array.D[1]
valD[1] => reg_2port:regs:10:reg_array.D[1]
valD[1] => reg_2port:regs:11:reg_array.D[1]
valD[1] => reg_2port:regs:12:reg_array.D[1]
valD[1] => reg_2port:regs:13:reg_array.D[1]
valD[1] => reg_2port:regs:14:reg_array.D[1]
valD[1] => reg_2port:regs:15:reg_array.D[1]
valD[1] => reg_2port:regs:16:reg_array.D[1]
valD[1] => reg_2port:regs:17:reg_array.D[1]
valD[1] => reg_2port:regs:18:reg_array.D[1]
valD[1] => reg_2port:regs:19:reg_array.D[1]
valD[1] => reg_2port:regs:20:reg_array.D[1]
valD[1] => reg_2port:regs:21:reg_array.D[1]
valD[1] => reg_2port:regs:22:reg_array.D[1]
valD[1] => reg_2port:regs:23:reg_array.D[1]
valD[1] => reg_2port:regs:24:reg_array.D[1]
valD[1] => reg_2port:regs:25:reg_array.D[1]
valD[1] => reg_2port:regs:26:reg_array.D[1]
valD[1] => reg_2port:regs:27:reg_array.D[1]
valD[1] => reg_2port:regs:28:reg_array.D[1]
valD[1] => reg_2port:regs:29:reg_array.D[1]
valD[1] => reg_2port:regs:30:reg_array.D[1]
valD[1] => reg_2port:regs:31:reg_array.D[1]
valD[2] => reg_2port:regs:1:reg_array.D[2]
valD[2] => reg_2port:regs:2:reg_array.D[2]
valD[2] => reg_2port:regs:3:reg_array.D[2]
valD[2] => reg_2port:regs:4:reg_array.D[2]
valD[2] => reg_2port:regs:5:reg_array.D[2]
valD[2] => reg_2port:regs:6:reg_array.D[2]
valD[2] => reg_2port:regs:7:reg_array.D[2]
valD[2] => reg_2port:regs:8:reg_array.D[2]
valD[2] => reg_2port:regs:9:reg_array.D[2]
valD[2] => reg_2port:regs:10:reg_array.D[2]
valD[2] => reg_2port:regs:11:reg_array.D[2]
valD[2] => reg_2port:regs:12:reg_array.D[2]
valD[2] => reg_2port:regs:13:reg_array.D[2]
valD[2] => reg_2port:regs:14:reg_array.D[2]
valD[2] => reg_2port:regs:15:reg_array.D[2]
valD[2] => reg_2port:regs:16:reg_array.D[2]
valD[2] => reg_2port:regs:17:reg_array.D[2]
valD[2] => reg_2port:regs:18:reg_array.D[2]
valD[2] => reg_2port:regs:19:reg_array.D[2]
valD[2] => reg_2port:regs:20:reg_array.D[2]
valD[2] => reg_2port:regs:21:reg_array.D[2]
valD[2] => reg_2port:regs:22:reg_array.D[2]
valD[2] => reg_2port:regs:23:reg_array.D[2]
valD[2] => reg_2port:regs:24:reg_array.D[2]
valD[2] => reg_2port:regs:25:reg_array.D[2]
valD[2] => reg_2port:regs:26:reg_array.D[2]
valD[2] => reg_2port:regs:27:reg_array.D[2]
valD[2] => reg_2port:regs:28:reg_array.D[2]
valD[2] => reg_2port:regs:29:reg_array.D[2]
valD[2] => reg_2port:regs:30:reg_array.D[2]
valD[2] => reg_2port:regs:31:reg_array.D[2]
valD[3] => reg_2port:regs:1:reg_array.D[3]
valD[3] => reg_2port:regs:2:reg_array.D[3]
valD[3] => reg_2port:regs:3:reg_array.D[3]
valD[3] => reg_2port:regs:4:reg_array.D[3]
valD[3] => reg_2port:regs:5:reg_array.D[3]
valD[3] => reg_2port:regs:6:reg_array.D[3]
valD[3] => reg_2port:regs:7:reg_array.D[3]
valD[3] => reg_2port:regs:8:reg_array.D[3]
valD[3] => reg_2port:regs:9:reg_array.D[3]
valD[3] => reg_2port:regs:10:reg_array.D[3]
valD[3] => reg_2port:regs:11:reg_array.D[3]
valD[3] => reg_2port:regs:12:reg_array.D[3]
valD[3] => reg_2port:regs:13:reg_array.D[3]
valD[3] => reg_2port:regs:14:reg_array.D[3]
valD[3] => reg_2port:regs:15:reg_array.D[3]
valD[3] => reg_2port:regs:16:reg_array.D[3]
valD[3] => reg_2port:regs:17:reg_array.D[3]
valD[3] => reg_2port:regs:18:reg_array.D[3]
valD[3] => reg_2port:regs:19:reg_array.D[3]
valD[3] => reg_2port:regs:20:reg_array.D[3]
valD[3] => reg_2port:regs:21:reg_array.D[3]
valD[3] => reg_2port:regs:22:reg_array.D[3]
valD[3] => reg_2port:regs:23:reg_array.D[3]
valD[3] => reg_2port:regs:24:reg_array.D[3]
valD[3] => reg_2port:regs:25:reg_array.D[3]
valD[3] => reg_2port:regs:26:reg_array.D[3]
valD[3] => reg_2port:regs:27:reg_array.D[3]
valD[3] => reg_2port:regs:28:reg_array.D[3]
valD[3] => reg_2port:regs:29:reg_array.D[3]
valD[3] => reg_2port:regs:30:reg_array.D[3]
valD[3] => reg_2port:regs:31:reg_array.D[3]
valD[4] => reg_2port:regs:1:reg_array.D[4]
valD[4] => reg_2port:regs:2:reg_array.D[4]
valD[4] => reg_2port:regs:3:reg_array.D[4]
valD[4] => reg_2port:regs:4:reg_array.D[4]
valD[4] => reg_2port:regs:5:reg_array.D[4]
valD[4] => reg_2port:regs:6:reg_array.D[4]
valD[4] => reg_2port:regs:7:reg_array.D[4]
valD[4] => reg_2port:regs:8:reg_array.D[4]
valD[4] => reg_2port:regs:9:reg_array.D[4]
valD[4] => reg_2port:regs:10:reg_array.D[4]
valD[4] => reg_2port:regs:11:reg_array.D[4]
valD[4] => reg_2port:regs:12:reg_array.D[4]
valD[4] => reg_2port:regs:13:reg_array.D[4]
valD[4] => reg_2port:regs:14:reg_array.D[4]
valD[4] => reg_2port:regs:15:reg_array.D[4]
valD[4] => reg_2port:regs:16:reg_array.D[4]
valD[4] => reg_2port:regs:17:reg_array.D[4]
valD[4] => reg_2port:regs:18:reg_array.D[4]
valD[4] => reg_2port:regs:19:reg_array.D[4]
valD[4] => reg_2port:regs:20:reg_array.D[4]
valD[4] => reg_2port:regs:21:reg_array.D[4]
valD[4] => reg_2port:regs:22:reg_array.D[4]
valD[4] => reg_2port:regs:23:reg_array.D[4]
valD[4] => reg_2port:regs:24:reg_array.D[4]
valD[4] => reg_2port:regs:25:reg_array.D[4]
valD[4] => reg_2port:regs:26:reg_array.D[4]
valD[4] => reg_2port:regs:27:reg_array.D[4]
valD[4] => reg_2port:regs:28:reg_array.D[4]
valD[4] => reg_2port:regs:29:reg_array.D[4]
valD[4] => reg_2port:regs:30:reg_array.D[4]
valD[4] => reg_2port:regs:31:reg_array.D[4]
valD[5] => reg_2port:regs:1:reg_array.D[5]
valD[5] => reg_2port:regs:2:reg_array.D[5]
valD[5] => reg_2port:regs:3:reg_array.D[5]
valD[5] => reg_2port:regs:4:reg_array.D[5]
valD[5] => reg_2port:regs:5:reg_array.D[5]
valD[5] => reg_2port:regs:6:reg_array.D[5]
valD[5] => reg_2port:regs:7:reg_array.D[5]
valD[5] => reg_2port:regs:8:reg_array.D[5]
valD[5] => reg_2port:regs:9:reg_array.D[5]
valD[5] => reg_2port:regs:10:reg_array.D[5]
valD[5] => reg_2port:regs:11:reg_array.D[5]
valD[5] => reg_2port:regs:12:reg_array.D[5]
valD[5] => reg_2port:regs:13:reg_array.D[5]
valD[5] => reg_2port:regs:14:reg_array.D[5]
valD[5] => reg_2port:regs:15:reg_array.D[5]
valD[5] => reg_2port:regs:16:reg_array.D[5]
valD[5] => reg_2port:regs:17:reg_array.D[5]
valD[5] => reg_2port:regs:18:reg_array.D[5]
valD[5] => reg_2port:regs:19:reg_array.D[5]
valD[5] => reg_2port:regs:20:reg_array.D[5]
valD[5] => reg_2port:regs:21:reg_array.D[5]
valD[5] => reg_2port:regs:22:reg_array.D[5]
valD[5] => reg_2port:regs:23:reg_array.D[5]
valD[5] => reg_2port:regs:24:reg_array.D[5]
valD[5] => reg_2port:regs:25:reg_array.D[5]
valD[5] => reg_2port:regs:26:reg_array.D[5]
valD[5] => reg_2port:regs:27:reg_array.D[5]
valD[5] => reg_2port:regs:28:reg_array.D[5]
valD[5] => reg_2port:regs:29:reg_array.D[5]
valD[5] => reg_2port:regs:30:reg_array.D[5]
valD[5] => reg_2port:regs:31:reg_array.D[5]
valD[6] => reg_2port:regs:1:reg_array.D[6]
valD[6] => reg_2port:regs:2:reg_array.D[6]
valD[6] => reg_2port:regs:3:reg_array.D[6]
valD[6] => reg_2port:regs:4:reg_array.D[6]
valD[6] => reg_2port:regs:5:reg_array.D[6]
valD[6] => reg_2port:regs:6:reg_array.D[6]
valD[6] => reg_2port:regs:7:reg_array.D[6]
valD[6] => reg_2port:regs:8:reg_array.D[6]
valD[6] => reg_2port:regs:9:reg_array.D[6]
valD[6] => reg_2port:regs:10:reg_array.D[6]
valD[6] => reg_2port:regs:11:reg_array.D[6]
valD[6] => reg_2port:regs:12:reg_array.D[6]
valD[6] => reg_2port:regs:13:reg_array.D[6]
valD[6] => reg_2port:regs:14:reg_array.D[6]
valD[6] => reg_2port:regs:15:reg_array.D[6]
valD[6] => reg_2port:regs:16:reg_array.D[6]
valD[6] => reg_2port:regs:17:reg_array.D[6]
valD[6] => reg_2port:regs:18:reg_array.D[6]
valD[6] => reg_2port:regs:19:reg_array.D[6]
valD[6] => reg_2port:regs:20:reg_array.D[6]
valD[6] => reg_2port:regs:21:reg_array.D[6]
valD[6] => reg_2port:regs:22:reg_array.D[6]
valD[6] => reg_2port:regs:23:reg_array.D[6]
valD[6] => reg_2port:regs:24:reg_array.D[6]
valD[6] => reg_2port:regs:25:reg_array.D[6]
valD[6] => reg_2port:regs:26:reg_array.D[6]
valD[6] => reg_2port:regs:27:reg_array.D[6]
valD[6] => reg_2port:regs:28:reg_array.D[6]
valD[6] => reg_2port:regs:29:reg_array.D[6]
valD[6] => reg_2port:regs:30:reg_array.D[6]
valD[6] => reg_2port:regs:31:reg_array.D[6]
valD[7] => reg_2port:regs:1:reg_array.D[7]
valD[7] => reg_2port:regs:2:reg_array.D[7]
valD[7] => reg_2port:regs:3:reg_array.D[7]
valD[7] => reg_2port:regs:4:reg_array.D[7]
valD[7] => reg_2port:regs:5:reg_array.D[7]
valD[7] => reg_2port:regs:6:reg_array.D[7]
valD[7] => reg_2port:regs:7:reg_array.D[7]
valD[7] => reg_2port:regs:8:reg_array.D[7]
valD[7] => reg_2port:regs:9:reg_array.D[7]
valD[7] => reg_2port:regs:10:reg_array.D[7]
valD[7] => reg_2port:regs:11:reg_array.D[7]
valD[7] => reg_2port:regs:12:reg_array.D[7]
valD[7] => reg_2port:regs:13:reg_array.D[7]
valD[7] => reg_2port:regs:14:reg_array.D[7]
valD[7] => reg_2port:regs:15:reg_array.D[7]
valD[7] => reg_2port:regs:16:reg_array.D[7]
valD[7] => reg_2port:regs:17:reg_array.D[7]
valD[7] => reg_2port:regs:18:reg_array.D[7]
valD[7] => reg_2port:regs:19:reg_array.D[7]
valD[7] => reg_2port:regs:20:reg_array.D[7]
valD[7] => reg_2port:regs:21:reg_array.D[7]
valD[7] => reg_2port:regs:22:reg_array.D[7]
valD[7] => reg_2port:regs:23:reg_array.D[7]
valD[7] => reg_2port:regs:24:reg_array.D[7]
valD[7] => reg_2port:regs:25:reg_array.D[7]
valD[7] => reg_2port:regs:26:reg_array.D[7]
valD[7] => reg_2port:regs:27:reg_array.D[7]
valD[7] => reg_2port:regs:28:reg_array.D[7]
valD[7] => reg_2port:regs:29:reg_array.D[7]
valD[7] => reg_2port:regs:30:reg_array.D[7]
valD[7] => reg_2port:regs:31:reg_array.D[7]
valD[8] => reg_2port:regs:1:reg_array.D[8]
valD[8] => reg_2port:regs:2:reg_array.D[8]
valD[8] => reg_2port:regs:3:reg_array.D[8]
valD[8] => reg_2port:regs:4:reg_array.D[8]
valD[8] => reg_2port:regs:5:reg_array.D[8]
valD[8] => reg_2port:regs:6:reg_array.D[8]
valD[8] => reg_2port:regs:7:reg_array.D[8]
valD[8] => reg_2port:regs:8:reg_array.D[8]
valD[8] => reg_2port:regs:9:reg_array.D[8]
valD[8] => reg_2port:regs:10:reg_array.D[8]
valD[8] => reg_2port:regs:11:reg_array.D[8]
valD[8] => reg_2port:regs:12:reg_array.D[8]
valD[8] => reg_2port:regs:13:reg_array.D[8]
valD[8] => reg_2port:regs:14:reg_array.D[8]
valD[8] => reg_2port:regs:15:reg_array.D[8]
valD[8] => reg_2port:regs:16:reg_array.D[8]
valD[8] => reg_2port:regs:17:reg_array.D[8]
valD[8] => reg_2port:regs:18:reg_array.D[8]
valD[8] => reg_2port:regs:19:reg_array.D[8]
valD[8] => reg_2port:regs:20:reg_array.D[8]
valD[8] => reg_2port:regs:21:reg_array.D[8]
valD[8] => reg_2port:regs:22:reg_array.D[8]
valD[8] => reg_2port:regs:23:reg_array.D[8]
valD[8] => reg_2port:regs:24:reg_array.D[8]
valD[8] => reg_2port:regs:25:reg_array.D[8]
valD[8] => reg_2port:regs:26:reg_array.D[8]
valD[8] => reg_2port:regs:27:reg_array.D[8]
valD[8] => reg_2port:regs:28:reg_array.D[8]
valD[8] => reg_2port:regs:29:reg_array.D[8]
valD[8] => reg_2port:regs:30:reg_array.D[8]
valD[8] => reg_2port:regs:31:reg_array.D[8]
valD[9] => reg_2port:regs:1:reg_array.D[9]
valD[9] => reg_2port:regs:2:reg_array.D[9]
valD[9] => reg_2port:regs:3:reg_array.D[9]
valD[9] => reg_2port:regs:4:reg_array.D[9]
valD[9] => reg_2port:regs:5:reg_array.D[9]
valD[9] => reg_2port:regs:6:reg_array.D[9]
valD[9] => reg_2port:regs:7:reg_array.D[9]
valD[9] => reg_2port:regs:8:reg_array.D[9]
valD[9] => reg_2port:regs:9:reg_array.D[9]
valD[9] => reg_2port:regs:10:reg_array.D[9]
valD[9] => reg_2port:regs:11:reg_array.D[9]
valD[9] => reg_2port:regs:12:reg_array.D[9]
valD[9] => reg_2port:regs:13:reg_array.D[9]
valD[9] => reg_2port:regs:14:reg_array.D[9]
valD[9] => reg_2port:regs:15:reg_array.D[9]
valD[9] => reg_2port:regs:16:reg_array.D[9]
valD[9] => reg_2port:regs:17:reg_array.D[9]
valD[9] => reg_2port:regs:18:reg_array.D[9]
valD[9] => reg_2port:regs:19:reg_array.D[9]
valD[9] => reg_2port:regs:20:reg_array.D[9]
valD[9] => reg_2port:regs:21:reg_array.D[9]
valD[9] => reg_2port:regs:22:reg_array.D[9]
valD[9] => reg_2port:regs:23:reg_array.D[9]
valD[9] => reg_2port:regs:24:reg_array.D[9]
valD[9] => reg_2port:regs:25:reg_array.D[9]
valD[9] => reg_2port:regs:26:reg_array.D[9]
valD[9] => reg_2port:regs:27:reg_array.D[9]
valD[9] => reg_2port:regs:28:reg_array.D[9]
valD[9] => reg_2port:regs:29:reg_array.D[9]
valD[9] => reg_2port:regs:30:reg_array.D[9]
valD[9] => reg_2port:regs:31:reg_array.D[9]
valD[10] => reg_2port:regs:1:reg_array.D[10]
valD[10] => reg_2port:regs:2:reg_array.D[10]
valD[10] => reg_2port:regs:3:reg_array.D[10]
valD[10] => reg_2port:regs:4:reg_array.D[10]
valD[10] => reg_2port:regs:5:reg_array.D[10]
valD[10] => reg_2port:regs:6:reg_array.D[10]
valD[10] => reg_2port:regs:7:reg_array.D[10]
valD[10] => reg_2port:regs:8:reg_array.D[10]
valD[10] => reg_2port:regs:9:reg_array.D[10]
valD[10] => reg_2port:regs:10:reg_array.D[10]
valD[10] => reg_2port:regs:11:reg_array.D[10]
valD[10] => reg_2port:regs:12:reg_array.D[10]
valD[10] => reg_2port:regs:13:reg_array.D[10]
valD[10] => reg_2port:regs:14:reg_array.D[10]
valD[10] => reg_2port:regs:15:reg_array.D[10]
valD[10] => reg_2port:regs:16:reg_array.D[10]
valD[10] => reg_2port:regs:17:reg_array.D[10]
valD[10] => reg_2port:regs:18:reg_array.D[10]
valD[10] => reg_2port:regs:19:reg_array.D[10]
valD[10] => reg_2port:regs:20:reg_array.D[10]
valD[10] => reg_2port:regs:21:reg_array.D[10]
valD[10] => reg_2port:regs:22:reg_array.D[10]
valD[10] => reg_2port:regs:23:reg_array.D[10]
valD[10] => reg_2port:regs:24:reg_array.D[10]
valD[10] => reg_2port:regs:25:reg_array.D[10]
valD[10] => reg_2port:regs:26:reg_array.D[10]
valD[10] => reg_2port:regs:27:reg_array.D[10]
valD[10] => reg_2port:regs:28:reg_array.D[10]
valD[10] => reg_2port:regs:29:reg_array.D[10]
valD[10] => reg_2port:regs:30:reg_array.D[10]
valD[10] => reg_2port:regs:31:reg_array.D[10]
valD[11] => reg_2port:regs:1:reg_array.D[11]
valD[11] => reg_2port:regs:2:reg_array.D[11]
valD[11] => reg_2port:regs:3:reg_array.D[11]
valD[11] => reg_2port:regs:4:reg_array.D[11]
valD[11] => reg_2port:regs:5:reg_array.D[11]
valD[11] => reg_2port:regs:6:reg_array.D[11]
valD[11] => reg_2port:regs:7:reg_array.D[11]
valD[11] => reg_2port:regs:8:reg_array.D[11]
valD[11] => reg_2port:regs:9:reg_array.D[11]
valD[11] => reg_2port:regs:10:reg_array.D[11]
valD[11] => reg_2port:regs:11:reg_array.D[11]
valD[11] => reg_2port:regs:12:reg_array.D[11]
valD[11] => reg_2port:regs:13:reg_array.D[11]
valD[11] => reg_2port:regs:14:reg_array.D[11]
valD[11] => reg_2port:regs:15:reg_array.D[11]
valD[11] => reg_2port:regs:16:reg_array.D[11]
valD[11] => reg_2port:regs:17:reg_array.D[11]
valD[11] => reg_2port:regs:18:reg_array.D[11]
valD[11] => reg_2port:regs:19:reg_array.D[11]
valD[11] => reg_2port:regs:20:reg_array.D[11]
valD[11] => reg_2port:regs:21:reg_array.D[11]
valD[11] => reg_2port:regs:22:reg_array.D[11]
valD[11] => reg_2port:regs:23:reg_array.D[11]
valD[11] => reg_2port:regs:24:reg_array.D[11]
valD[11] => reg_2port:regs:25:reg_array.D[11]
valD[11] => reg_2port:regs:26:reg_array.D[11]
valD[11] => reg_2port:regs:27:reg_array.D[11]
valD[11] => reg_2port:regs:28:reg_array.D[11]
valD[11] => reg_2port:regs:29:reg_array.D[11]
valD[11] => reg_2port:regs:30:reg_array.D[11]
valD[11] => reg_2port:regs:31:reg_array.D[11]
valD[12] => reg_2port:regs:1:reg_array.D[12]
valD[12] => reg_2port:regs:2:reg_array.D[12]
valD[12] => reg_2port:regs:3:reg_array.D[12]
valD[12] => reg_2port:regs:4:reg_array.D[12]
valD[12] => reg_2port:regs:5:reg_array.D[12]
valD[12] => reg_2port:regs:6:reg_array.D[12]
valD[12] => reg_2port:regs:7:reg_array.D[12]
valD[12] => reg_2port:regs:8:reg_array.D[12]
valD[12] => reg_2port:regs:9:reg_array.D[12]
valD[12] => reg_2port:regs:10:reg_array.D[12]
valD[12] => reg_2port:regs:11:reg_array.D[12]
valD[12] => reg_2port:regs:12:reg_array.D[12]
valD[12] => reg_2port:regs:13:reg_array.D[12]
valD[12] => reg_2port:regs:14:reg_array.D[12]
valD[12] => reg_2port:regs:15:reg_array.D[12]
valD[12] => reg_2port:regs:16:reg_array.D[12]
valD[12] => reg_2port:regs:17:reg_array.D[12]
valD[12] => reg_2port:regs:18:reg_array.D[12]
valD[12] => reg_2port:regs:19:reg_array.D[12]
valD[12] => reg_2port:regs:20:reg_array.D[12]
valD[12] => reg_2port:regs:21:reg_array.D[12]
valD[12] => reg_2port:regs:22:reg_array.D[12]
valD[12] => reg_2port:regs:23:reg_array.D[12]
valD[12] => reg_2port:regs:24:reg_array.D[12]
valD[12] => reg_2port:regs:25:reg_array.D[12]
valD[12] => reg_2port:regs:26:reg_array.D[12]
valD[12] => reg_2port:regs:27:reg_array.D[12]
valD[12] => reg_2port:regs:28:reg_array.D[12]
valD[12] => reg_2port:regs:29:reg_array.D[12]
valD[12] => reg_2port:regs:30:reg_array.D[12]
valD[12] => reg_2port:regs:31:reg_array.D[12]
valD[13] => reg_2port:regs:1:reg_array.D[13]
valD[13] => reg_2port:regs:2:reg_array.D[13]
valD[13] => reg_2port:regs:3:reg_array.D[13]
valD[13] => reg_2port:regs:4:reg_array.D[13]
valD[13] => reg_2port:regs:5:reg_array.D[13]
valD[13] => reg_2port:regs:6:reg_array.D[13]
valD[13] => reg_2port:regs:7:reg_array.D[13]
valD[13] => reg_2port:regs:8:reg_array.D[13]
valD[13] => reg_2port:regs:9:reg_array.D[13]
valD[13] => reg_2port:regs:10:reg_array.D[13]
valD[13] => reg_2port:regs:11:reg_array.D[13]
valD[13] => reg_2port:regs:12:reg_array.D[13]
valD[13] => reg_2port:regs:13:reg_array.D[13]
valD[13] => reg_2port:regs:14:reg_array.D[13]
valD[13] => reg_2port:regs:15:reg_array.D[13]
valD[13] => reg_2port:regs:16:reg_array.D[13]
valD[13] => reg_2port:regs:17:reg_array.D[13]
valD[13] => reg_2port:regs:18:reg_array.D[13]
valD[13] => reg_2port:regs:19:reg_array.D[13]
valD[13] => reg_2port:regs:20:reg_array.D[13]
valD[13] => reg_2port:regs:21:reg_array.D[13]
valD[13] => reg_2port:regs:22:reg_array.D[13]
valD[13] => reg_2port:regs:23:reg_array.D[13]
valD[13] => reg_2port:regs:24:reg_array.D[13]
valD[13] => reg_2port:regs:25:reg_array.D[13]
valD[13] => reg_2port:regs:26:reg_array.D[13]
valD[13] => reg_2port:regs:27:reg_array.D[13]
valD[13] => reg_2port:regs:28:reg_array.D[13]
valD[13] => reg_2port:regs:29:reg_array.D[13]
valD[13] => reg_2port:regs:30:reg_array.D[13]
valD[13] => reg_2port:regs:31:reg_array.D[13]
valD[14] => reg_2port:regs:1:reg_array.D[14]
valD[14] => reg_2port:regs:2:reg_array.D[14]
valD[14] => reg_2port:regs:3:reg_array.D[14]
valD[14] => reg_2port:regs:4:reg_array.D[14]
valD[14] => reg_2port:regs:5:reg_array.D[14]
valD[14] => reg_2port:regs:6:reg_array.D[14]
valD[14] => reg_2port:regs:7:reg_array.D[14]
valD[14] => reg_2port:regs:8:reg_array.D[14]
valD[14] => reg_2port:regs:9:reg_array.D[14]
valD[14] => reg_2port:regs:10:reg_array.D[14]
valD[14] => reg_2port:regs:11:reg_array.D[14]
valD[14] => reg_2port:regs:12:reg_array.D[14]
valD[14] => reg_2port:regs:13:reg_array.D[14]
valD[14] => reg_2port:regs:14:reg_array.D[14]
valD[14] => reg_2port:regs:15:reg_array.D[14]
valD[14] => reg_2port:regs:16:reg_array.D[14]
valD[14] => reg_2port:regs:17:reg_array.D[14]
valD[14] => reg_2port:regs:18:reg_array.D[14]
valD[14] => reg_2port:regs:19:reg_array.D[14]
valD[14] => reg_2port:regs:20:reg_array.D[14]
valD[14] => reg_2port:regs:21:reg_array.D[14]
valD[14] => reg_2port:regs:22:reg_array.D[14]
valD[14] => reg_2port:regs:23:reg_array.D[14]
valD[14] => reg_2port:regs:24:reg_array.D[14]
valD[14] => reg_2port:regs:25:reg_array.D[14]
valD[14] => reg_2port:regs:26:reg_array.D[14]
valD[14] => reg_2port:regs:27:reg_array.D[14]
valD[14] => reg_2port:regs:28:reg_array.D[14]
valD[14] => reg_2port:regs:29:reg_array.D[14]
valD[14] => reg_2port:regs:30:reg_array.D[14]
valD[14] => reg_2port:regs:31:reg_array.D[14]
valD[15] => reg_2port:regs:1:reg_array.D[15]
valD[15] => reg_2port:regs:2:reg_array.D[15]
valD[15] => reg_2port:regs:3:reg_array.D[15]
valD[15] => reg_2port:regs:4:reg_array.D[15]
valD[15] => reg_2port:regs:5:reg_array.D[15]
valD[15] => reg_2port:regs:6:reg_array.D[15]
valD[15] => reg_2port:regs:7:reg_array.D[15]
valD[15] => reg_2port:regs:8:reg_array.D[15]
valD[15] => reg_2port:regs:9:reg_array.D[15]
valD[15] => reg_2port:regs:10:reg_array.D[15]
valD[15] => reg_2port:regs:11:reg_array.D[15]
valD[15] => reg_2port:regs:12:reg_array.D[15]
valD[15] => reg_2port:regs:13:reg_array.D[15]
valD[15] => reg_2port:regs:14:reg_array.D[15]
valD[15] => reg_2port:regs:15:reg_array.D[15]
valD[15] => reg_2port:regs:16:reg_array.D[15]
valD[15] => reg_2port:regs:17:reg_array.D[15]
valD[15] => reg_2port:regs:18:reg_array.D[15]
valD[15] => reg_2port:regs:19:reg_array.D[15]
valD[15] => reg_2port:regs:20:reg_array.D[15]
valD[15] => reg_2port:regs:21:reg_array.D[15]
valD[15] => reg_2port:regs:22:reg_array.D[15]
valD[15] => reg_2port:regs:23:reg_array.D[15]
valD[15] => reg_2port:regs:24:reg_array.D[15]
valD[15] => reg_2port:regs:25:reg_array.D[15]
valD[15] => reg_2port:regs:26:reg_array.D[15]
valD[15] => reg_2port:regs:27:reg_array.D[15]
valD[15] => reg_2port:regs:28:reg_array.D[15]
valD[15] => reg_2port:regs:29:reg_array.D[15]
valD[15] => reg_2port:regs:30:reg_array.D[15]
valD[15] => reg_2port:regs:31:reg_array.D[15]
valD[16] => reg_2port:regs:1:reg_array.D[16]
valD[16] => reg_2port:regs:2:reg_array.D[16]
valD[16] => reg_2port:regs:3:reg_array.D[16]
valD[16] => reg_2port:regs:4:reg_array.D[16]
valD[16] => reg_2port:regs:5:reg_array.D[16]
valD[16] => reg_2port:regs:6:reg_array.D[16]
valD[16] => reg_2port:regs:7:reg_array.D[16]
valD[16] => reg_2port:regs:8:reg_array.D[16]
valD[16] => reg_2port:regs:9:reg_array.D[16]
valD[16] => reg_2port:regs:10:reg_array.D[16]
valD[16] => reg_2port:regs:11:reg_array.D[16]
valD[16] => reg_2port:regs:12:reg_array.D[16]
valD[16] => reg_2port:regs:13:reg_array.D[16]
valD[16] => reg_2port:regs:14:reg_array.D[16]
valD[16] => reg_2port:regs:15:reg_array.D[16]
valD[16] => reg_2port:regs:16:reg_array.D[16]
valD[16] => reg_2port:regs:17:reg_array.D[16]
valD[16] => reg_2port:regs:18:reg_array.D[16]
valD[16] => reg_2port:regs:19:reg_array.D[16]
valD[16] => reg_2port:regs:20:reg_array.D[16]
valD[16] => reg_2port:regs:21:reg_array.D[16]
valD[16] => reg_2port:regs:22:reg_array.D[16]
valD[16] => reg_2port:regs:23:reg_array.D[16]
valD[16] => reg_2port:regs:24:reg_array.D[16]
valD[16] => reg_2port:regs:25:reg_array.D[16]
valD[16] => reg_2port:regs:26:reg_array.D[16]
valD[16] => reg_2port:regs:27:reg_array.D[16]
valD[16] => reg_2port:regs:28:reg_array.D[16]
valD[16] => reg_2port:regs:29:reg_array.D[16]
valD[16] => reg_2port:regs:30:reg_array.D[16]
valD[16] => reg_2port:regs:31:reg_array.D[16]
valD[17] => reg_2port:regs:1:reg_array.D[17]
valD[17] => reg_2port:regs:2:reg_array.D[17]
valD[17] => reg_2port:regs:3:reg_array.D[17]
valD[17] => reg_2port:regs:4:reg_array.D[17]
valD[17] => reg_2port:regs:5:reg_array.D[17]
valD[17] => reg_2port:regs:6:reg_array.D[17]
valD[17] => reg_2port:regs:7:reg_array.D[17]
valD[17] => reg_2port:regs:8:reg_array.D[17]
valD[17] => reg_2port:regs:9:reg_array.D[17]
valD[17] => reg_2port:regs:10:reg_array.D[17]
valD[17] => reg_2port:regs:11:reg_array.D[17]
valD[17] => reg_2port:regs:12:reg_array.D[17]
valD[17] => reg_2port:regs:13:reg_array.D[17]
valD[17] => reg_2port:regs:14:reg_array.D[17]
valD[17] => reg_2port:regs:15:reg_array.D[17]
valD[17] => reg_2port:regs:16:reg_array.D[17]
valD[17] => reg_2port:regs:17:reg_array.D[17]
valD[17] => reg_2port:regs:18:reg_array.D[17]
valD[17] => reg_2port:regs:19:reg_array.D[17]
valD[17] => reg_2port:regs:20:reg_array.D[17]
valD[17] => reg_2port:regs:21:reg_array.D[17]
valD[17] => reg_2port:regs:22:reg_array.D[17]
valD[17] => reg_2port:regs:23:reg_array.D[17]
valD[17] => reg_2port:regs:24:reg_array.D[17]
valD[17] => reg_2port:regs:25:reg_array.D[17]
valD[17] => reg_2port:regs:26:reg_array.D[17]
valD[17] => reg_2port:regs:27:reg_array.D[17]
valD[17] => reg_2port:regs:28:reg_array.D[17]
valD[17] => reg_2port:regs:29:reg_array.D[17]
valD[17] => reg_2port:regs:30:reg_array.D[17]
valD[17] => reg_2port:regs:31:reg_array.D[17]
valD[18] => reg_2port:regs:1:reg_array.D[18]
valD[18] => reg_2port:regs:2:reg_array.D[18]
valD[18] => reg_2port:regs:3:reg_array.D[18]
valD[18] => reg_2port:regs:4:reg_array.D[18]
valD[18] => reg_2port:regs:5:reg_array.D[18]
valD[18] => reg_2port:regs:6:reg_array.D[18]
valD[18] => reg_2port:regs:7:reg_array.D[18]
valD[18] => reg_2port:regs:8:reg_array.D[18]
valD[18] => reg_2port:regs:9:reg_array.D[18]
valD[18] => reg_2port:regs:10:reg_array.D[18]
valD[18] => reg_2port:regs:11:reg_array.D[18]
valD[18] => reg_2port:regs:12:reg_array.D[18]
valD[18] => reg_2port:regs:13:reg_array.D[18]
valD[18] => reg_2port:regs:14:reg_array.D[18]
valD[18] => reg_2port:regs:15:reg_array.D[18]
valD[18] => reg_2port:regs:16:reg_array.D[18]
valD[18] => reg_2port:regs:17:reg_array.D[18]
valD[18] => reg_2port:regs:18:reg_array.D[18]
valD[18] => reg_2port:regs:19:reg_array.D[18]
valD[18] => reg_2port:regs:20:reg_array.D[18]
valD[18] => reg_2port:regs:21:reg_array.D[18]
valD[18] => reg_2port:regs:22:reg_array.D[18]
valD[18] => reg_2port:regs:23:reg_array.D[18]
valD[18] => reg_2port:regs:24:reg_array.D[18]
valD[18] => reg_2port:regs:25:reg_array.D[18]
valD[18] => reg_2port:regs:26:reg_array.D[18]
valD[18] => reg_2port:regs:27:reg_array.D[18]
valD[18] => reg_2port:regs:28:reg_array.D[18]
valD[18] => reg_2port:regs:29:reg_array.D[18]
valD[18] => reg_2port:regs:30:reg_array.D[18]
valD[18] => reg_2port:regs:31:reg_array.D[18]
valD[19] => reg_2port:regs:1:reg_array.D[19]
valD[19] => reg_2port:regs:2:reg_array.D[19]
valD[19] => reg_2port:regs:3:reg_array.D[19]
valD[19] => reg_2port:regs:4:reg_array.D[19]
valD[19] => reg_2port:regs:5:reg_array.D[19]
valD[19] => reg_2port:regs:6:reg_array.D[19]
valD[19] => reg_2port:regs:7:reg_array.D[19]
valD[19] => reg_2port:regs:8:reg_array.D[19]
valD[19] => reg_2port:regs:9:reg_array.D[19]
valD[19] => reg_2port:regs:10:reg_array.D[19]
valD[19] => reg_2port:regs:11:reg_array.D[19]
valD[19] => reg_2port:regs:12:reg_array.D[19]
valD[19] => reg_2port:regs:13:reg_array.D[19]
valD[19] => reg_2port:regs:14:reg_array.D[19]
valD[19] => reg_2port:regs:15:reg_array.D[19]
valD[19] => reg_2port:regs:16:reg_array.D[19]
valD[19] => reg_2port:regs:17:reg_array.D[19]
valD[19] => reg_2port:regs:18:reg_array.D[19]
valD[19] => reg_2port:regs:19:reg_array.D[19]
valD[19] => reg_2port:regs:20:reg_array.D[19]
valD[19] => reg_2port:regs:21:reg_array.D[19]
valD[19] => reg_2port:regs:22:reg_array.D[19]
valD[19] => reg_2port:regs:23:reg_array.D[19]
valD[19] => reg_2port:regs:24:reg_array.D[19]
valD[19] => reg_2port:regs:25:reg_array.D[19]
valD[19] => reg_2port:regs:26:reg_array.D[19]
valD[19] => reg_2port:regs:27:reg_array.D[19]
valD[19] => reg_2port:regs:28:reg_array.D[19]
valD[19] => reg_2port:regs:29:reg_array.D[19]
valD[19] => reg_2port:regs:30:reg_array.D[19]
valD[19] => reg_2port:regs:31:reg_array.D[19]
valD[20] => reg_2port:regs:1:reg_array.D[20]
valD[20] => reg_2port:regs:2:reg_array.D[20]
valD[20] => reg_2port:regs:3:reg_array.D[20]
valD[20] => reg_2port:regs:4:reg_array.D[20]
valD[20] => reg_2port:regs:5:reg_array.D[20]
valD[20] => reg_2port:regs:6:reg_array.D[20]
valD[20] => reg_2port:regs:7:reg_array.D[20]
valD[20] => reg_2port:regs:8:reg_array.D[20]
valD[20] => reg_2port:regs:9:reg_array.D[20]
valD[20] => reg_2port:regs:10:reg_array.D[20]
valD[20] => reg_2port:regs:11:reg_array.D[20]
valD[20] => reg_2port:regs:12:reg_array.D[20]
valD[20] => reg_2port:regs:13:reg_array.D[20]
valD[20] => reg_2port:regs:14:reg_array.D[20]
valD[20] => reg_2port:regs:15:reg_array.D[20]
valD[20] => reg_2port:regs:16:reg_array.D[20]
valD[20] => reg_2port:regs:17:reg_array.D[20]
valD[20] => reg_2port:regs:18:reg_array.D[20]
valD[20] => reg_2port:regs:19:reg_array.D[20]
valD[20] => reg_2port:regs:20:reg_array.D[20]
valD[20] => reg_2port:regs:21:reg_array.D[20]
valD[20] => reg_2port:regs:22:reg_array.D[20]
valD[20] => reg_2port:regs:23:reg_array.D[20]
valD[20] => reg_2port:regs:24:reg_array.D[20]
valD[20] => reg_2port:regs:25:reg_array.D[20]
valD[20] => reg_2port:regs:26:reg_array.D[20]
valD[20] => reg_2port:regs:27:reg_array.D[20]
valD[20] => reg_2port:regs:28:reg_array.D[20]
valD[20] => reg_2port:regs:29:reg_array.D[20]
valD[20] => reg_2port:regs:30:reg_array.D[20]
valD[20] => reg_2port:regs:31:reg_array.D[20]
valD[21] => reg_2port:regs:1:reg_array.D[21]
valD[21] => reg_2port:regs:2:reg_array.D[21]
valD[21] => reg_2port:regs:3:reg_array.D[21]
valD[21] => reg_2port:regs:4:reg_array.D[21]
valD[21] => reg_2port:regs:5:reg_array.D[21]
valD[21] => reg_2port:regs:6:reg_array.D[21]
valD[21] => reg_2port:regs:7:reg_array.D[21]
valD[21] => reg_2port:regs:8:reg_array.D[21]
valD[21] => reg_2port:regs:9:reg_array.D[21]
valD[21] => reg_2port:regs:10:reg_array.D[21]
valD[21] => reg_2port:regs:11:reg_array.D[21]
valD[21] => reg_2port:regs:12:reg_array.D[21]
valD[21] => reg_2port:regs:13:reg_array.D[21]
valD[21] => reg_2port:regs:14:reg_array.D[21]
valD[21] => reg_2port:regs:15:reg_array.D[21]
valD[21] => reg_2port:regs:16:reg_array.D[21]
valD[21] => reg_2port:regs:17:reg_array.D[21]
valD[21] => reg_2port:regs:18:reg_array.D[21]
valD[21] => reg_2port:regs:19:reg_array.D[21]
valD[21] => reg_2port:regs:20:reg_array.D[21]
valD[21] => reg_2port:regs:21:reg_array.D[21]
valD[21] => reg_2port:regs:22:reg_array.D[21]
valD[21] => reg_2port:regs:23:reg_array.D[21]
valD[21] => reg_2port:regs:24:reg_array.D[21]
valD[21] => reg_2port:regs:25:reg_array.D[21]
valD[21] => reg_2port:regs:26:reg_array.D[21]
valD[21] => reg_2port:regs:27:reg_array.D[21]
valD[21] => reg_2port:regs:28:reg_array.D[21]
valD[21] => reg_2port:regs:29:reg_array.D[21]
valD[21] => reg_2port:regs:30:reg_array.D[21]
valD[21] => reg_2port:regs:31:reg_array.D[21]
valD[22] => reg_2port:regs:1:reg_array.D[22]
valD[22] => reg_2port:regs:2:reg_array.D[22]
valD[22] => reg_2port:regs:3:reg_array.D[22]
valD[22] => reg_2port:regs:4:reg_array.D[22]
valD[22] => reg_2port:regs:5:reg_array.D[22]
valD[22] => reg_2port:regs:6:reg_array.D[22]
valD[22] => reg_2port:regs:7:reg_array.D[22]
valD[22] => reg_2port:regs:8:reg_array.D[22]
valD[22] => reg_2port:regs:9:reg_array.D[22]
valD[22] => reg_2port:regs:10:reg_array.D[22]
valD[22] => reg_2port:regs:11:reg_array.D[22]
valD[22] => reg_2port:regs:12:reg_array.D[22]
valD[22] => reg_2port:regs:13:reg_array.D[22]
valD[22] => reg_2port:regs:14:reg_array.D[22]
valD[22] => reg_2port:regs:15:reg_array.D[22]
valD[22] => reg_2port:regs:16:reg_array.D[22]
valD[22] => reg_2port:regs:17:reg_array.D[22]
valD[22] => reg_2port:regs:18:reg_array.D[22]
valD[22] => reg_2port:regs:19:reg_array.D[22]
valD[22] => reg_2port:regs:20:reg_array.D[22]
valD[22] => reg_2port:regs:21:reg_array.D[22]
valD[22] => reg_2port:regs:22:reg_array.D[22]
valD[22] => reg_2port:regs:23:reg_array.D[22]
valD[22] => reg_2port:regs:24:reg_array.D[22]
valD[22] => reg_2port:regs:25:reg_array.D[22]
valD[22] => reg_2port:regs:26:reg_array.D[22]
valD[22] => reg_2port:regs:27:reg_array.D[22]
valD[22] => reg_2port:regs:28:reg_array.D[22]
valD[22] => reg_2port:regs:29:reg_array.D[22]
valD[22] => reg_2port:regs:30:reg_array.D[22]
valD[22] => reg_2port:regs:31:reg_array.D[22]
valD[23] => reg_2port:regs:1:reg_array.D[23]
valD[23] => reg_2port:regs:2:reg_array.D[23]
valD[23] => reg_2port:regs:3:reg_array.D[23]
valD[23] => reg_2port:regs:4:reg_array.D[23]
valD[23] => reg_2port:regs:5:reg_array.D[23]
valD[23] => reg_2port:regs:6:reg_array.D[23]
valD[23] => reg_2port:regs:7:reg_array.D[23]
valD[23] => reg_2port:regs:8:reg_array.D[23]
valD[23] => reg_2port:regs:9:reg_array.D[23]
valD[23] => reg_2port:regs:10:reg_array.D[23]
valD[23] => reg_2port:regs:11:reg_array.D[23]
valD[23] => reg_2port:regs:12:reg_array.D[23]
valD[23] => reg_2port:regs:13:reg_array.D[23]
valD[23] => reg_2port:regs:14:reg_array.D[23]
valD[23] => reg_2port:regs:15:reg_array.D[23]
valD[23] => reg_2port:regs:16:reg_array.D[23]
valD[23] => reg_2port:regs:17:reg_array.D[23]
valD[23] => reg_2port:regs:18:reg_array.D[23]
valD[23] => reg_2port:regs:19:reg_array.D[23]
valD[23] => reg_2port:regs:20:reg_array.D[23]
valD[23] => reg_2port:regs:21:reg_array.D[23]
valD[23] => reg_2port:regs:22:reg_array.D[23]
valD[23] => reg_2port:regs:23:reg_array.D[23]
valD[23] => reg_2port:regs:24:reg_array.D[23]
valD[23] => reg_2port:regs:25:reg_array.D[23]
valD[23] => reg_2port:regs:26:reg_array.D[23]
valD[23] => reg_2port:regs:27:reg_array.D[23]
valD[23] => reg_2port:regs:28:reg_array.D[23]
valD[23] => reg_2port:regs:29:reg_array.D[23]
valD[23] => reg_2port:regs:30:reg_array.D[23]
valD[23] => reg_2port:regs:31:reg_array.D[23]
valD[24] => reg_2port:regs:1:reg_array.D[24]
valD[24] => reg_2port:regs:2:reg_array.D[24]
valD[24] => reg_2port:regs:3:reg_array.D[24]
valD[24] => reg_2port:regs:4:reg_array.D[24]
valD[24] => reg_2port:regs:5:reg_array.D[24]
valD[24] => reg_2port:regs:6:reg_array.D[24]
valD[24] => reg_2port:regs:7:reg_array.D[24]
valD[24] => reg_2port:regs:8:reg_array.D[24]
valD[24] => reg_2port:regs:9:reg_array.D[24]
valD[24] => reg_2port:regs:10:reg_array.D[24]
valD[24] => reg_2port:regs:11:reg_array.D[24]
valD[24] => reg_2port:regs:12:reg_array.D[24]
valD[24] => reg_2port:regs:13:reg_array.D[24]
valD[24] => reg_2port:regs:14:reg_array.D[24]
valD[24] => reg_2port:regs:15:reg_array.D[24]
valD[24] => reg_2port:regs:16:reg_array.D[24]
valD[24] => reg_2port:regs:17:reg_array.D[24]
valD[24] => reg_2port:regs:18:reg_array.D[24]
valD[24] => reg_2port:regs:19:reg_array.D[24]
valD[24] => reg_2port:regs:20:reg_array.D[24]
valD[24] => reg_2port:regs:21:reg_array.D[24]
valD[24] => reg_2port:regs:22:reg_array.D[24]
valD[24] => reg_2port:regs:23:reg_array.D[24]
valD[24] => reg_2port:regs:24:reg_array.D[24]
valD[24] => reg_2port:regs:25:reg_array.D[24]
valD[24] => reg_2port:regs:26:reg_array.D[24]
valD[24] => reg_2port:regs:27:reg_array.D[24]
valD[24] => reg_2port:regs:28:reg_array.D[24]
valD[24] => reg_2port:regs:29:reg_array.D[24]
valD[24] => reg_2port:regs:30:reg_array.D[24]
valD[24] => reg_2port:regs:31:reg_array.D[24]
valD[25] => reg_2port:regs:1:reg_array.D[25]
valD[25] => reg_2port:regs:2:reg_array.D[25]
valD[25] => reg_2port:regs:3:reg_array.D[25]
valD[25] => reg_2port:regs:4:reg_array.D[25]
valD[25] => reg_2port:regs:5:reg_array.D[25]
valD[25] => reg_2port:regs:6:reg_array.D[25]
valD[25] => reg_2port:regs:7:reg_array.D[25]
valD[25] => reg_2port:regs:8:reg_array.D[25]
valD[25] => reg_2port:regs:9:reg_array.D[25]
valD[25] => reg_2port:regs:10:reg_array.D[25]
valD[25] => reg_2port:regs:11:reg_array.D[25]
valD[25] => reg_2port:regs:12:reg_array.D[25]
valD[25] => reg_2port:regs:13:reg_array.D[25]
valD[25] => reg_2port:regs:14:reg_array.D[25]
valD[25] => reg_2port:regs:15:reg_array.D[25]
valD[25] => reg_2port:regs:16:reg_array.D[25]
valD[25] => reg_2port:regs:17:reg_array.D[25]
valD[25] => reg_2port:regs:18:reg_array.D[25]
valD[25] => reg_2port:regs:19:reg_array.D[25]
valD[25] => reg_2port:regs:20:reg_array.D[25]
valD[25] => reg_2port:regs:21:reg_array.D[25]
valD[25] => reg_2port:regs:22:reg_array.D[25]
valD[25] => reg_2port:regs:23:reg_array.D[25]
valD[25] => reg_2port:regs:24:reg_array.D[25]
valD[25] => reg_2port:regs:25:reg_array.D[25]
valD[25] => reg_2port:regs:26:reg_array.D[25]
valD[25] => reg_2port:regs:27:reg_array.D[25]
valD[25] => reg_2port:regs:28:reg_array.D[25]
valD[25] => reg_2port:regs:29:reg_array.D[25]
valD[25] => reg_2port:regs:30:reg_array.D[25]
valD[25] => reg_2port:regs:31:reg_array.D[25]
valD[26] => reg_2port:regs:1:reg_array.D[26]
valD[26] => reg_2port:regs:2:reg_array.D[26]
valD[26] => reg_2port:regs:3:reg_array.D[26]
valD[26] => reg_2port:regs:4:reg_array.D[26]
valD[26] => reg_2port:regs:5:reg_array.D[26]
valD[26] => reg_2port:regs:6:reg_array.D[26]
valD[26] => reg_2port:regs:7:reg_array.D[26]
valD[26] => reg_2port:regs:8:reg_array.D[26]
valD[26] => reg_2port:regs:9:reg_array.D[26]
valD[26] => reg_2port:regs:10:reg_array.D[26]
valD[26] => reg_2port:regs:11:reg_array.D[26]
valD[26] => reg_2port:regs:12:reg_array.D[26]
valD[26] => reg_2port:regs:13:reg_array.D[26]
valD[26] => reg_2port:regs:14:reg_array.D[26]
valD[26] => reg_2port:regs:15:reg_array.D[26]
valD[26] => reg_2port:regs:16:reg_array.D[26]
valD[26] => reg_2port:regs:17:reg_array.D[26]
valD[26] => reg_2port:regs:18:reg_array.D[26]
valD[26] => reg_2port:regs:19:reg_array.D[26]
valD[26] => reg_2port:regs:20:reg_array.D[26]
valD[26] => reg_2port:regs:21:reg_array.D[26]
valD[26] => reg_2port:regs:22:reg_array.D[26]
valD[26] => reg_2port:regs:23:reg_array.D[26]
valD[26] => reg_2port:regs:24:reg_array.D[26]
valD[26] => reg_2port:regs:25:reg_array.D[26]
valD[26] => reg_2port:regs:26:reg_array.D[26]
valD[26] => reg_2port:regs:27:reg_array.D[26]
valD[26] => reg_2port:regs:28:reg_array.D[26]
valD[26] => reg_2port:regs:29:reg_array.D[26]
valD[26] => reg_2port:regs:30:reg_array.D[26]
valD[26] => reg_2port:regs:31:reg_array.D[26]
valD[27] => reg_2port:regs:1:reg_array.D[27]
valD[27] => reg_2port:regs:2:reg_array.D[27]
valD[27] => reg_2port:regs:3:reg_array.D[27]
valD[27] => reg_2port:regs:4:reg_array.D[27]
valD[27] => reg_2port:regs:5:reg_array.D[27]
valD[27] => reg_2port:regs:6:reg_array.D[27]
valD[27] => reg_2port:regs:7:reg_array.D[27]
valD[27] => reg_2port:regs:8:reg_array.D[27]
valD[27] => reg_2port:regs:9:reg_array.D[27]
valD[27] => reg_2port:regs:10:reg_array.D[27]
valD[27] => reg_2port:regs:11:reg_array.D[27]
valD[27] => reg_2port:regs:12:reg_array.D[27]
valD[27] => reg_2port:regs:13:reg_array.D[27]
valD[27] => reg_2port:regs:14:reg_array.D[27]
valD[27] => reg_2port:regs:15:reg_array.D[27]
valD[27] => reg_2port:regs:16:reg_array.D[27]
valD[27] => reg_2port:regs:17:reg_array.D[27]
valD[27] => reg_2port:regs:18:reg_array.D[27]
valD[27] => reg_2port:regs:19:reg_array.D[27]
valD[27] => reg_2port:regs:20:reg_array.D[27]
valD[27] => reg_2port:regs:21:reg_array.D[27]
valD[27] => reg_2port:regs:22:reg_array.D[27]
valD[27] => reg_2port:regs:23:reg_array.D[27]
valD[27] => reg_2port:regs:24:reg_array.D[27]
valD[27] => reg_2port:regs:25:reg_array.D[27]
valD[27] => reg_2port:regs:26:reg_array.D[27]
valD[27] => reg_2port:regs:27:reg_array.D[27]
valD[27] => reg_2port:regs:28:reg_array.D[27]
valD[27] => reg_2port:regs:29:reg_array.D[27]
valD[27] => reg_2port:regs:30:reg_array.D[27]
valD[27] => reg_2port:regs:31:reg_array.D[27]
valD[28] => reg_2port:regs:1:reg_array.D[28]
valD[28] => reg_2port:regs:2:reg_array.D[28]
valD[28] => reg_2port:regs:3:reg_array.D[28]
valD[28] => reg_2port:regs:4:reg_array.D[28]
valD[28] => reg_2port:regs:5:reg_array.D[28]
valD[28] => reg_2port:regs:6:reg_array.D[28]
valD[28] => reg_2port:regs:7:reg_array.D[28]
valD[28] => reg_2port:regs:8:reg_array.D[28]
valD[28] => reg_2port:regs:9:reg_array.D[28]
valD[28] => reg_2port:regs:10:reg_array.D[28]
valD[28] => reg_2port:regs:11:reg_array.D[28]
valD[28] => reg_2port:regs:12:reg_array.D[28]
valD[28] => reg_2port:regs:13:reg_array.D[28]
valD[28] => reg_2port:regs:14:reg_array.D[28]
valD[28] => reg_2port:regs:15:reg_array.D[28]
valD[28] => reg_2port:regs:16:reg_array.D[28]
valD[28] => reg_2port:regs:17:reg_array.D[28]
valD[28] => reg_2port:regs:18:reg_array.D[28]
valD[28] => reg_2port:regs:19:reg_array.D[28]
valD[28] => reg_2port:regs:20:reg_array.D[28]
valD[28] => reg_2port:regs:21:reg_array.D[28]
valD[28] => reg_2port:regs:22:reg_array.D[28]
valD[28] => reg_2port:regs:23:reg_array.D[28]
valD[28] => reg_2port:regs:24:reg_array.D[28]
valD[28] => reg_2port:regs:25:reg_array.D[28]
valD[28] => reg_2port:regs:26:reg_array.D[28]
valD[28] => reg_2port:regs:27:reg_array.D[28]
valD[28] => reg_2port:regs:28:reg_array.D[28]
valD[28] => reg_2port:regs:29:reg_array.D[28]
valD[28] => reg_2port:regs:30:reg_array.D[28]
valD[28] => reg_2port:regs:31:reg_array.D[28]
valD[29] => reg_2port:regs:1:reg_array.D[29]
valD[29] => reg_2port:regs:2:reg_array.D[29]
valD[29] => reg_2port:regs:3:reg_array.D[29]
valD[29] => reg_2port:regs:4:reg_array.D[29]
valD[29] => reg_2port:regs:5:reg_array.D[29]
valD[29] => reg_2port:regs:6:reg_array.D[29]
valD[29] => reg_2port:regs:7:reg_array.D[29]
valD[29] => reg_2port:regs:8:reg_array.D[29]
valD[29] => reg_2port:regs:9:reg_array.D[29]
valD[29] => reg_2port:regs:10:reg_array.D[29]
valD[29] => reg_2port:regs:11:reg_array.D[29]
valD[29] => reg_2port:regs:12:reg_array.D[29]
valD[29] => reg_2port:regs:13:reg_array.D[29]
valD[29] => reg_2port:regs:14:reg_array.D[29]
valD[29] => reg_2port:regs:15:reg_array.D[29]
valD[29] => reg_2port:regs:16:reg_array.D[29]
valD[29] => reg_2port:regs:17:reg_array.D[29]
valD[29] => reg_2port:regs:18:reg_array.D[29]
valD[29] => reg_2port:regs:19:reg_array.D[29]
valD[29] => reg_2port:regs:20:reg_array.D[29]
valD[29] => reg_2port:regs:21:reg_array.D[29]
valD[29] => reg_2port:regs:22:reg_array.D[29]
valD[29] => reg_2port:regs:23:reg_array.D[29]
valD[29] => reg_2port:regs:24:reg_array.D[29]
valD[29] => reg_2port:regs:25:reg_array.D[29]
valD[29] => reg_2port:regs:26:reg_array.D[29]
valD[29] => reg_2port:regs:27:reg_array.D[29]
valD[29] => reg_2port:regs:28:reg_array.D[29]
valD[29] => reg_2port:regs:29:reg_array.D[29]
valD[29] => reg_2port:regs:30:reg_array.D[29]
valD[29] => reg_2port:regs:31:reg_array.D[29]
valD[30] => reg_2port:regs:1:reg_array.D[30]
valD[30] => reg_2port:regs:2:reg_array.D[30]
valD[30] => reg_2port:regs:3:reg_array.D[30]
valD[30] => reg_2port:regs:4:reg_array.D[30]
valD[30] => reg_2port:regs:5:reg_array.D[30]
valD[30] => reg_2port:regs:6:reg_array.D[30]
valD[30] => reg_2port:regs:7:reg_array.D[30]
valD[30] => reg_2port:regs:8:reg_array.D[30]
valD[30] => reg_2port:regs:9:reg_array.D[30]
valD[30] => reg_2port:regs:10:reg_array.D[30]
valD[30] => reg_2port:regs:11:reg_array.D[30]
valD[30] => reg_2port:regs:12:reg_array.D[30]
valD[30] => reg_2port:regs:13:reg_array.D[30]
valD[30] => reg_2port:regs:14:reg_array.D[30]
valD[30] => reg_2port:regs:15:reg_array.D[30]
valD[30] => reg_2port:regs:16:reg_array.D[30]
valD[30] => reg_2port:regs:17:reg_array.D[30]
valD[30] => reg_2port:regs:18:reg_array.D[30]
valD[30] => reg_2port:regs:19:reg_array.D[30]
valD[30] => reg_2port:regs:20:reg_array.D[30]
valD[30] => reg_2port:regs:21:reg_array.D[30]
valD[30] => reg_2port:regs:22:reg_array.D[30]
valD[30] => reg_2port:regs:23:reg_array.D[30]
valD[30] => reg_2port:regs:24:reg_array.D[30]
valD[30] => reg_2port:regs:25:reg_array.D[30]
valD[30] => reg_2port:regs:26:reg_array.D[30]
valD[30] => reg_2port:regs:27:reg_array.D[30]
valD[30] => reg_2port:regs:28:reg_array.D[30]
valD[30] => reg_2port:regs:29:reg_array.D[30]
valD[30] => reg_2port:regs:30:reg_array.D[30]
valD[30] => reg_2port:regs:31:reg_array.D[30]
valD[31] => reg_2port:regs:1:reg_array.D[31]
valD[31] => reg_2port:regs:2:reg_array.D[31]
valD[31] => reg_2port:regs:3:reg_array.D[31]
valD[31] => reg_2port:regs:4:reg_array.D[31]
valD[31] => reg_2port:regs:5:reg_array.D[31]
valD[31] => reg_2port:regs:6:reg_array.D[31]
valD[31] => reg_2port:regs:7:reg_array.D[31]
valD[31] => reg_2port:regs:8:reg_array.D[31]
valD[31] => reg_2port:regs:9:reg_array.D[31]
valD[31] => reg_2port:regs:10:reg_array.D[31]
valD[31] => reg_2port:regs:11:reg_array.D[31]
valD[31] => reg_2port:regs:12:reg_array.D[31]
valD[31] => reg_2port:regs:13:reg_array.D[31]
valD[31] => reg_2port:regs:14:reg_array.D[31]
valD[31] => reg_2port:regs:15:reg_array.D[31]
valD[31] => reg_2port:regs:16:reg_array.D[31]
valD[31] => reg_2port:regs:17:reg_array.D[31]
valD[31] => reg_2port:regs:18:reg_array.D[31]
valD[31] => reg_2port:regs:19:reg_array.D[31]
valD[31] => reg_2port:regs:20:reg_array.D[31]
valD[31] => reg_2port:regs:21:reg_array.D[31]
valD[31] => reg_2port:regs:22:reg_array.D[31]
valD[31] => reg_2port:regs:23:reg_array.D[31]
valD[31] => reg_2port:regs:24:reg_array.D[31]
valD[31] => reg_2port:regs:25:reg_array.D[31]
valD[31] => reg_2port:regs:26:reg_array.D[31]
valD[31] => reg_2port:regs:27:reg_array.D[31]
valD[31] => reg_2port:regs:28:reg_array.D[31]
valD[31] => reg_2port:regs:29:reg_array.D[31]
valD[31] => reg_2port:regs:30:reg_array.D[31]
valD[31] => reg_2port:regs:31:reg_array.D[31]
valA[0] <= valA[0].DB_MAX_OUTPUT_PORT_TYPE
valA[1] <= valA[1].DB_MAX_OUTPUT_PORT_TYPE
valA[2] <= valA[2].DB_MAX_OUTPUT_PORT_TYPE
valA[3] <= valA[3].DB_MAX_OUTPUT_PORT_TYPE
valA[4] <= valA[4].DB_MAX_OUTPUT_PORT_TYPE
valA[5] <= valA[5].DB_MAX_OUTPUT_PORT_TYPE
valA[6] <= valA[6].DB_MAX_OUTPUT_PORT_TYPE
valA[7] <= valA[7].DB_MAX_OUTPUT_PORT_TYPE
valA[8] <= valA[8].DB_MAX_OUTPUT_PORT_TYPE
valA[9] <= valA[9].DB_MAX_OUTPUT_PORT_TYPE
valA[10] <= valA[10].DB_MAX_OUTPUT_PORT_TYPE
valA[11] <= valA[11].DB_MAX_OUTPUT_PORT_TYPE
valA[12] <= valA[12].DB_MAX_OUTPUT_PORT_TYPE
valA[13] <= valA[13].DB_MAX_OUTPUT_PORT_TYPE
valA[14] <= valA[14].DB_MAX_OUTPUT_PORT_TYPE
valA[15] <= valA[15].DB_MAX_OUTPUT_PORT_TYPE
valA[16] <= valA[16].DB_MAX_OUTPUT_PORT_TYPE
valA[17] <= valA[17].DB_MAX_OUTPUT_PORT_TYPE
valA[18] <= valA[18].DB_MAX_OUTPUT_PORT_TYPE
valA[19] <= valA[19].DB_MAX_OUTPUT_PORT_TYPE
valA[20] <= valA[20].DB_MAX_OUTPUT_PORT_TYPE
valA[21] <= valA[21].DB_MAX_OUTPUT_PORT_TYPE
valA[22] <= valA[22].DB_MAX_OUTPUT_PORT_TYPE
valA[23] <= valA[23].DB_MAX_OUTPUT_PORT_TYPE
valA[24] <= valA[24].DB_MAX_OUTPUT_PORT_TYPE
valA[25] <= valA[25].DB_MAX_OUTPUT_PORT_TYPE
valA[26] <= valA[26].DB_MAX_OUTPUT_PORT_TYPE
valA[27] <= valA[27].DB_MAX_OUTPUT_PORT_TYPE
valA[28] <= valA[28].DB_MAX_OUTPUT_PORT_TYPE
valA[29] <= valA[29].DB_MAX_OUTPUT_PORT_TYPE
valA[30] <= valA[30].DB_MAX_OUTPUT_PORT_TYPE
valA[31] <= valA[31].DB_MAX_OUTPUT_PORT_TYPE
valB[0] <= valB[0].DB_MAX_OUTPUT_PORT_TYPE
valB[1] <= valB[1].DB_MAX_OUTPUT_PORT_TYPE
valB[2] <= valB[2].DB_MAX_OUTPUT_PORT_TYPE
valB[3] <= valB[3].DB_MAX_OUTPUT_PORT_TYPE
valB[4] <= valB[4].DB_MAX_OUTPUT_PORT_TYPE
valB[5] <= valB[5].DB_MAX_OUTPUT_PORT_TYPE
valB[6] <= valB[6].DB_MAX_OUTPUT_PORT_TYPE
valB[7] <= valB[7].DB_MAX_OUTPUT_PORT_TYPE
valB[8] <= valB[8].DB_MAX_OUTPUT_PORT_TYPE
valB[9] <= valB[9].DB_MAX_OUTPUT_PORT_TYPE
valB[10] <= valB[10].DB_MAX_OUTPUT_PORT_TYPE
valB[11] <= valB[11].DB_MAX_OUTPUT_PORT_TYPE
valB[12] <= valB[12].DB_MAX_OUTPUT_PORT_TYPE
valB[13] <= valB[13].DB_MAX_OUTPUT_PORT_TYPE
valB[14] <= valB[14].DB_MAX_OUTPUT_PORT_TYPE
valB[15] <= valB[15].DB_MAX_OUTPUT_PORT_TYPE
valB[16] <= valB[16].DB_MAX_OUTPUT_PORT_TYPE
valB[17] <= valB[17].DB_MAX_OUTPUT_PORT_TYPE
valB[18] <= valB[18].DB_MAX_OUTPUT_PORT_TYPE
valB[19] <= valB[19].DB_MAX_OUTPUT_PORT_TYPE
valB[20] <= valB[20].DB_MAX_OUTPUT_PORT_TYPE
valB[21] <= valB[21].DB_MAX_OUTPUT_PORT_TYPE
valB[22] <= valB[22].DB_MAX_OUTPUT_PORT_TYPE
valB[23] <= valB[23].DB_MAX_OUTPUT_PORT_TYPE
valB[24] <= valB[24].DB_MAX_OUTPUT_PORT_TYPE
valB[25] <= valB[25].DB_MAX_OUTPUT_PORT_TYPE
valB[26] <= valB[26].DB_MAX_OUTPUT_PORT_TYPE
valB[27] <= valB[27].DB_MAX_OUTPUT_PORT_TYPE
valB[28] <= valB[28].DB_MAX_OUTPUT_PORT_TYPE
valB[29] <= valB[29].DB_MAX_OUTPUT_PORT_TYPE
valB[30] <= valB[30].DB_MAX_OUTPUT_PORT_TYPE
valB[31] <= valB[31].DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|decoder5to32:writeDecode
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[3] => w.IN0
s[3] => w.IN0
s[3] => w.IN0
s[3] => w.IN0
s[4] => w.IN1
s[4] => w.IN1
s[4] => w.IN1
s[4] => w.IN1
w[0] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[2] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[3] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[4] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[5] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[6] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[7] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[8] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[9] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[10] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[11] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[12] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[13] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[14] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[15] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[16] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[17] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[18] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[19] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[20] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[21] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[22] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[23] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[24] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[25] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[26] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[27] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[28] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[29] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[30] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[31] <= w.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|decoder5to32:readDecodeA
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[3] => w.IN0
s[3] => w.IN0
s[3] => w.IN0
s[3] => w.IN0
s[4] => w.IN1
s[4] => w.IN1
s[4] => w.IN1
s[4] => w.IN1
w[0] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[2] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[3] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[4] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[5] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[6] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[7] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[8] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[9] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[10] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[11] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[12] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[13] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[14] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[15] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[16] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[17] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[18] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[19] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[20] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[21] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[22] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[23] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[24] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[25] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[26] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[27] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[28] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[29] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[30] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[31] <= w.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|decoder5to32:readDecodeB
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[0] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[1] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[2] => w.IN1
s[3] => w.IN0
s[3] => w.IN0
s[3] => w.IN0
s[3] => w.IN0
s[4] => w.IN1
s[4] => w.IN1
s[4] => w.IN1
s[4] => w.IN1
w[0] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[2] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[3] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[4] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[5] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[6] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[7] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[8] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[9] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[10] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[11] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[12] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[13] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[14] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[15] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[16] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[17] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[18] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[19] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[20] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[21] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[22] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[23] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[24] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[25] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[26] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[27] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[28] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[29] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[30] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[31] <= w.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg0_2port:reg0
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:1:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:1:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:2:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:2:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:3:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:3:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:4:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:4:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:5:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:5:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:6:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:6:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:7:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:7:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:8:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:8:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:9:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:9:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:10:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:10:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:11:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:11:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:12:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:12:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:13:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:13:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:14:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:14:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:15:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:15:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:16:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:16:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:17:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:17:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:18:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:18:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:19:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:19:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:20:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:20:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:21:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:21:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:22:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:22:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:23:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:23:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:24:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:24:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:25:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:25:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:26:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:26:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:27:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:27:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:28:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:28:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:29:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:29:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:30:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:30:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:31:reg_array
D[0] => reg_new:r.D[0]
D[1] => reg_new:r.D[1]
D[2] => reg_new:r.D[2]
D[3] => reg_new:r.D[3]
D[4] => reg_new:r.D[4]
D[5] => reg_new:r.D[5]
D[6] => reg_new:r.D[6]
D[7] => reg_new:r.D[7]
D[8] => reg_new:r.D[8]
D[9] => reg_new:r.D[9]
D[10] => reg_new:r.D[10]
D[11] => reg_new:r.D[11]
D[12] => reg_new:r.D[12]
D[13] => reg_new:r.D[13]
D[14] => reg_new:r.D[14]
D[15] => reg_new:r.D[15]
D[16] => reg_new:r.D[16]
D[17] => reg_new:r.D[17]
D[18] => reg_new:r.D[18]
D[19] => reg_new:r.D[19]
D[20] => reg_new:r.D[20]
D[21] => reg_new:r.D[21]
D[22] => reg_new:r.D[22]
D[23] => reg_new:r.D[23]
D[24] => reg_new:r.D[24]
D[25] => reg_new:r.D[25]
D[26] => reg_new:r.D[26]
D[27] => reg_new:r.D[27]
D[28] => reg_new:r.D[28]
D[29] => reg_new:r.D[29]
D[30] => reg_new:r.D[30]
D[31] => reg_new:r.D[31]
clock => reg_new:r.clock
clear => reg_new:r.clear
enable => reg_new:r.enable
readA => \bits:0:ta.OE
readA => \bits:1:ta.OE
readA => \bits:2:ta.OE
readA => \bits:3:ta.OE
readA => \bits:4:ta.OE
readA => \bits:5:ta.OE
readA => \bits:6:ta.OE
readA => \bits:7:ta.OE
readA => \bits:8:ta.OE
readA => \bits:9:ta.OE
readA => \bits:10:ta.OE
readA => \bits:11:ta.OE
readA => \bits:12:ta.OE
readA => \bits:13:ta.OE
readA => \bits:14:ta.OE
readA => \bits:15:ta.OE
readA => \bits:16:ta.OE
readA => \bits:17:ta.OE
readA => \bits:18:ta.OE
readA => \bits:19:ta.OE
readA => \bits:20:ta.OE
readA => \bits:21:ta.OE
readA => \bits:22:ta.OE
readA => \bits:23:ta.OE
readA => \bits:24:ta.OE
readA => \bits:25:ta.OE
readA => \bits:26:ta.OE
readA => \bits:27:ta.OE
readA => \bits:28:ta.OE
readA => \bits:29:ta.OE
readA => \bits:30:ta.OE
readA => \bits:31:ta.OE
readB => \bits:0:tb.OE
readB => \bits:1:tb.OE
readB => \bits:2:tb.OE
readB => \bits:3:tb.OE
readB => \bits:4:tb.OE
readB => \bits:5:tb.OE
readB => \bits:6:tb.OE
readB => \bits:7:tb.OE
readB => \bits:8:tb.OE
readB => \bits:9:tb.OE
readB => \bits:10:tb.OE
readB => \bits:11:tb.OE
readB => \bits:12:tb.OE
readB => \bits:13:tb.OE
readB => \bits:14:tb.OE
readB => \bits:15:tb.OE
readB => \bits:16:tb.OE
readB => \bits:17:tb.OE
readB => \bits:18:tb.OE
readB => \bits:19:tb.OE
readB => \bits:20:tb.OE
readB => \bits:21:tb.OE
readB => \bits:22:tb.OE
readB => \bits:23:tb.OE
readB => \bits:24:tb.OE
readB => \bits:25:tb.OE
readB => \bits:26:tb.OE
readB => \bits:27:tb.OE
readB => \bits:28:tb.OE
readB => \bits:29:tb.OE
readB => \bits:30:tb.OE
readB => \bits:31:tb.OE
Qa[0] <= \bits:0:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[1] <= \bits:1:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[2] <= \bits:2:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[3] <= \bits:3:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[4] <= \bits:4:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[5] <= \bits:5:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[6] <= \bits:6:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[7] <= \bits:7:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[8] <= \bits:8:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[9] <= \bits:9:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[10] <= \bits:10:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[11] <= \bits:11:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[12] <= \bits:12:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[13] <= \bits:13:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[14] <= \bits:14:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[15] <= \bits:15:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[16] <= \bits:16:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[17] <= \bits:17:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[18] <= \bits:18:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[19] <= \bits:19:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[20] <= \bits:20:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[21] <= \bits:21:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[22] <= \bits:22:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[23] <= \bits:23:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[24] <= \bits:24:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[25] <= \bits:25:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[26] <= \bits:26:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[27] <= \bits:27:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[28] <= \bits:28:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[29] <= \bits:29:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[30] <= \bits:30:ta.DB_MAX_OUTPUT_PORT_TYPE
Qa[31] <= \bits:31:ta.DB_MAX_OUTPUT_PORT_TYPE
Qb[0] <= \bits:0:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[1] <= \bits:1:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[2] <= \bits:2:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[3] <= \bits:3:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[4] <= \bits:4:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[5] <= \bits:5:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[6] <= \bits:6:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[7] <= \bits:7:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[8] <= \bits:8:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[9] <= \bits:9:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[10] <= \bits:10:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[11] <= \bits:11:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[12] <= \bits:12:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[13] <= \bits:13:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[14] <= \bits:14:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[15] <= \bits:15:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[16] <= \bits:16:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[17] <= \bits:17:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[18] <= \bits:18:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[19] <= \bits:19:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[20] <= \bits:20:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[21] <= \bits:21:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[22] <= \bits:22:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[23] <= \bits:23:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[24] <= \bits:24:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[25] <= \bits:25:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[26] <= \bits:26:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[27] <= \bits:27:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[28] <= \bits:28:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[29] <= \bits:29:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[30] <= \bits:30:tb.DB_MAX_OUTPUT_PORT_TYPE
Qb[31] <= \bits:31:tb.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|regfile:my_reg|reg_2port:\regs:31:reg_array|reg_new:r
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
D[12] => \bits:12:r.DATAIN
D[13] => \bits:13:r.DATAIN
D[14] => \bits:14:r.DATAIN
D[15] => \bits:15:r.DATAIN
D[16] => \bits:16:r.DATAIN
D[17] => \bits:17:r.DATAIN
D[18] => \bits:18:r.DATAIN
D[19] => \bits:19:r.DATAIN
D[20] => \bits:20:r.DATAIN
D[21] => \bits:21:r.DATAIN
D[22] => \bits:22:r.DATAIN
D[23] => \bits:23:r.DATAIN
D[24] => \bits:24:r.DATAIN
D[25] => \bits:25:r.DATAIN
D[26] => \bits:26:r.DATAIN
D[27] => \bits:27:r.DATAIN
D[28] => \bits:28:r.DATAIN
D[29] => \bits:29:r.DATAIN
D[30] => \bits:30:r.DATAIN
D[31] => \bits:31:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clock => \bits:12:r.CLK
clock => \bits:13:r.CLK
clock => \bits:14:r.CLK
clock => \bits:15:r.CLK
clock => \bits:16:r.CLK
clock => \bits:17:r.CLK
clock => \bits:18:r.CLK
clock => \bits:19:r.CLK
clock => \bits:20:r.CLK
clock => \bits:21:r.CLK
clock => \bits:22:r.CLK
clock => \bits:23:r.CLK
clock => \bits:24:r.CLK
clock => \bits:25:r.CLK
clock => \bits:26:r.CLK
clock => \bits:27:r.CLK
clock => \bits:28:r.CLK
clock => \bits:29:r.CLK
clock => \bits:30:r.CLK
clock => \bits:31:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
clear => \bits:12:r.ACLR
clear => \bits:13:r.ACLR
clear => \bits:14:r.ACLR
clear => \bits:15:r.ACLR
clear => \bits:16:r.ACLR
clear => \bits:17:r.ACLR
clear => \bits:18:r.ACLR
clear => \bits:19:r.ACLR
clear => \bits:20:r.ACLR
clear => \bits:21:r.ACLR
clear => \bits:22:r.ACLR
clear => \bits:23:r.ACLR
clear => \bits:24:r.ACLR
clear => \bits:25:r.ACLR
clear => \bits:26:r.ACLR
clear => \bits:27:r.ACLR
clear => \bits:28:r.ACLR
clear => \bits:29:r.ACLR
clear => \bits:30:r.ACLR
clear => \bits:31:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
enable => \bits:12:r.ENA
enable => \bits:13:r.ENA
enable => \bits:14:r.ENA
enable => \bits:15:r.ENA
enable => \bits:16:r.ENA
enable => \bits:17:r.ENA
enable => \bits:18:r.ENA
enable => \bits:19:r.ENA
enable => \bits:20:r.ENA
enable => \bits:21:r.ENA
enable => \bits:22:r.ENA
enable => \bits:23:r.ENA
enable => \bits:24:r.ENA
enable => \bits:25:r.ENA
enable => \bits:26:r.ENA
enable => \bits:27:r.ENA
enable => \bits:28:r.ENA
enable => \bits:29:r.ENA
enable => \bits:30:r.ENA
enable => \bits:31:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= \bits:12:r.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= \bits:13:r.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= \bits:14:r.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= \bits:15:r.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= \bits:16:r.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= \bits:17:r.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= \bits:18:r.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= \bits:19:r.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= \bits:20:r.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= \bits:21:r.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= \bits:22:r.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= \bits:23:r.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= \bits:24:r.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= \bits:25:r.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= \bits:26:r.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= \bits:27:r.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= \bits:28:r.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= \bits:29:r.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= \bits:30:r.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= \bits:31:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:my_alu
A[0] => R_and[0].IN0
A[0] => R_or[0].IN0
A[0] => isEqual.IN0
A[0] => adder_cs:adder_inst.A[0]
A[0] => shifter:shifter_inst.A[0]
A[1] => R_and[1].IN0
A[1] => R_or[1].IN0
A[1] => isEqual.IN0
A[1] => adder_cs:adder_inst.A[1]
A[1] => shifter:shifter_inst.A[1]
A[2] => R_and[2].IN0
A[2] => R_or[2].IN0
A[2] => isEqual.IN0
A[2] => adder_cs:adder_inst.A[2]
A[2] => shifter:shifter_inst.A[2]
A[3] => R_and[3].IN0
A[3] => R_or[3].IN0
A[3] => isEqual.IN0
A[3] => adder_cs:adder_inst.A[3]
A[3] => shifter:shifter_inst.A[3]
A[4] => R_and[4].IN0
A[4] => R_or[4].IN0
A[4] => isEqual.IN0
A[4] => adder_cs:adder_inst.A[4]
A[4] => shifter:shifter_inst.A[4]
A[5] => R_and[5].IN0
A[5] => R_or[5].IN0
A[5] => isEqual.IN0
A[5] => adder_cs:adder_inst.A[5]
A[5] => shifter:shifter_inst.A[5]
A[6] => R_and[6].IN0
A[6] => R_or[6].IN0
A[6] => isEqual.IN0
A[6] => adder_cs:adder_inst.A[6]
A[6] => shifter:shifter_inst.A[6]
A[7] => R_and[7].IN0
A[7] => R_or[7].IN0
A[7] => isEqual.IN0
A[7] => adder_cs:adder_inst.A[7]
A[7] => shifter:shifter_inst.A[7]
A[8] => R_and[8].IN0
A[8] => R_or[8].IN0
A[8] => isEqual.IN0
A[8] => adder_cs:adder_inst.A[8]
A[8] => shifter:shifter_inst.A[8]
A[9] => R_and[9].IN0
A[9] => R_or[9].IN0
A[9] => isEqual.IN0
A[9] => adder_cs:adder_inst.A[9]
A[9] => shifter:shifter_inst.A[9]
A[10] => R_and[10].IN0
A[10] => R_or[10].IN0
A[10] => isEqual.IN0
A[10] => adder_cs:adder_inst.A[10]
A[10] => shifter:shifter_inst.A[10]
A[11] => R_and[11].IN0
A[11] => R_or[11].IN0
A[11] => isEqual.IN0
A[11] => adder_cs:adder_inst.A[11]
A[11] => shifter:shifter_inst.A[11]
A[12] => R_and[12].IN0
A[12] => R_or[12].IN0
A[12] => isEqual.IN0
A[12] => adder_cs:adder_inst.A[12]
A[12] => shifter:shifter_inst.A[12]
A[13] => R_and[13].IN0
A[13] => R_or[13].IN0
A[13] => isEqual.IN0
A[13] => adder_cs:adder_inst.A[13]
A[13] => shifter:shifter_inst.A[13]
A[14] => R_and[14].IN0
A[14] => R_or[14].IN0
A[14] => isEqual.IN0
A[14] => adder_cs:adder_inst.A[14]
A[14] => shifter:shifter_inst.A[14]
A[15] => R_and[15].IN0
A[15] => R_or[15].IN0
A[15] => isEqual.IN0
A[15] => adder_cs:adder_inst.A[15]
A[15] => shifter:shifter_inst.A[15]
A[16] => R_and[16].IN0
A[16] => R_or[16].IN0
A[16] => isEqual.IN0
A[16] => adder_cs:adder_inst.A[16]
A[16] => shifter:shifter_inst.A[16]
A[17] => R_and[17].IN0
A[17] => R_or[17].IN0
A[17] => isEqual.IN0
A[17] => adder_cs:adder_inst.A[17]
A[17] => shifter:shifter_inst.A[17]
A[18] => R_and[18].IN0
A[18] => R_or[18].IN0
A[18] => isEqual.IN0
A[18] => adder_cs:adder_inst.A[18]
A[18] => shifter:shifter_inst.A[18]
A[19] => R_and[19].IN0
A[19] => R_or[19].IN0
A[19] => isEqual.IN0
A[19] => adder_cs:adder_inst.A[19]
A[19] => shifter:shifter_inst.A[19]
A[20] => R_and[20].IN0
A[20] => R_or[20].IN0
A[20] => isEqual.IN0
A[20] => adder_cs:adder_inst.A[20]
A[20] => shifter:shifter_inst.A[20]
A[21] => R_and[21].IN0
A[21] => R_or[21].IN0
A[21] => isEqual.IN0
A[21] => adder_cs:adder_inst.A[21]
A[21] => shifter:shifter_inst.A[21]
A[22] => R_and[22].IN0
A[22] => R_or[22].IN0
A[22] => isEqual.IN0
A[22] => adder_cs:adder_inst.A[22]
A[22] => shifter:shifter_inst.A[22]
A[23] => R_and[23].IN0
A[23] => R_or[23].IN0
A[23] => isEqual.IN0
A[23] => adder_cs:adder_inst.A[23]
A[23] => shifter:shifter_inst.A[23]
A[24] => R_and[24].IN0
A[24] => R_or[24].IN0
A[24] => isEqual.IN0
A[24] => adder_cs:adder_inst.A[24]
A[24] => shifter:shifter_inst.A[24]
A[25] => R_and[25].IN0
A[25] => R_or[25].IN0
A[25] => isEqual.IN0
A[25] => adder_cs:adder_inst.A[25]
A[25] => shifter:shifter_inst.A[25]
A[26] => R_and[26].IN0
A[26] => R_or[26].IN0
A[26] => isEqual.IN0
A[26] => adder_cs:adder_inst.A[26]
A[26] => shifter:shifter_inst.A[26]
A[27] => R_and[27].IN0
A[27] => R_or[27].IN0
A[27] => isEqual.IN0
A[27] => adder_cs:adder_inst.A[27]
A[27] => shifter:shifter_inst.A[27]
A[28] => R_and[28].IN0
A[28] => R_or[28].IN0
A[28] => isEqual.IN0
A[28] => adder_cs:adder_inst.A[28]
A[28] => shifter:shifter_inst.A[28]
A[29] => R_and[29].IN0
A[29] => R_or[29].IN0
A[29] => isEqual.IN0
A[29] => adder_cs:adder_inst.A[29]
A[29] => shifter:shifter_inst.A[29]
A[30] => R_and[30].IN0
A[30] => R_or[30].IN0
A[30] => isEqual.IN0
A[30] => adder_cs:adder_inst.A[30]
A[30] => shifter:shifter_inst.A[30]
A[31] => R_and[31].IN0
A[31] => R_or[31].IN0
A[31] => isEqual.IN0
A[31] => adder_cs:adder_inst.A[31]
A[31] => shifter:shifter_inst.A[31]
B[0] => B_prime[0].IN0
B[0] => R_and[0].IN1
B[0] => R_or[0].IN1
B[0] => isEqual.IN1
B[0] => shifter:shifter_inst.shamt[0]
B[1] => B_prime[1].IN0
B[1] => R_and[1].IN1
B[1] => R_or[1].IN1
B[1] => isEqual.IN1
B[1] => shifter:shifter_inst.shamt[1]
B[2] => B_prime[2].IN0
B[2] => R_and[2].IN1
B[2] => R_or[2].IN1
B[2] => isEqual.IN1
B[2] => shifter:shifter_inst.shamt[2]
B[3] => B_prime[3].IN0
B[3] => R_and[3].IN1
B[3] => R_or[3].IN1
B[3] => isEqual.IN1
B[3] => shifter:shifter_inst.shamt[3]
B[4] => B_prime[4].IN0
B[4] => R_and[4].IN1
B[4] => R_or[4].IN1
B[4] => isEqual.IN1
B[4] => shifter:shifter_inst.shamt[4]
B[5] => B_prime[5].IN0
B[5] => R_and[5].IN1
B[5] => R_or[5].IN1
B[5] => isEqual.IN1
B[6] => B_prime[6].IN0
B[6] => R_and[6].IN1
B[6] => R_or[6].IN1
B[6] => isEqual.IN1
B[7] => B_prime[7].IN0
B[7] => R_and[7].IN1
B[7] => R_or[7].IN1
B[7] => isEqual.IN1
B[8] => B_prime[8].IN0
B[8] => R_and[8].IN1
B[8] => R_or[8].IN1
B[8] => isEqual.IN1
B[9] => B_prime[9].IN0
B[9] => R_and[9].IN1
B[9] => R_or[9].IN1
B[9] => isEqual.IN1
B[10] => B_prime[10].IN0
B[10] => R_and[10].IN1
B[10] => R_or[10].IN1
B[10] => isEqual.IN1
B[11] => B_prime[11].IN0
B[11] => R_and[11].IN1
B[11] => R_or[11].IN1
B[11] => isEqual.IN1
B[12] => B_prime[12].IN0
B[12] => R_and[12].IN1
B[12] => R_or[12].IN1
B[12] => isEqual.IN1
B[13] => B_prime[13].IN0
B[13] => R_and[13].IN1
B[13] => R_or[13].IN1
B[13] => isEqual.IN1
B[14] => B_prime[14].IN0
B[14] => R_and[14].IN1
B[14] => R_or[14].IN1
B[14] => isEqual.IN1
B[15] => B_prime[15].IN0
B[15] => R_and[15].IN1
B[15] => R_or[15].IN1
B[15] => isEqual.IN1
B[16] => B_prime[16].IN0
B[16] => R_and[16].IN1
B[16] => R_or[16].IN1
B[16] => isEqual.IN1
B[17] => B_prime[17].IN0
B[17] => R_and[17].IN1
B[17] => R_or[17].IN1
B[17] => isEqual.IN1
B[18] => B_prime[18].IN0
B[18] => R_and[18].IN1
B[18] => R_or[18].IN1
B[18] => isEqual.IN1
B[19] => B_prime[19].IN0
B[19] => R_and[19].IN1
B[19] => R_or[19].IN1
B[19] => isEqual.IN1
B[20] => B_prime[20].IN0
B[20] => R_and[20].IN1
B[20] => R_or[20].IN1
B[20] => isEqual.IN1
B[21] => B_prime[21].IN0
B[21] => R_and[21].IN1
B[21] => R_or[21].IN1
B[21] => isEqual.IN1
B[22] => B_prime[22].IN0
B[22] => R_and[22].IN1
B[22] => R_or[22].IN1
B[22] => isEqual.IN1
B[23] => B_prime[23].IN0
B[23] => R_and[23].IN1
B[23] => R_or[23].IN1
B[23] => isEqual.IN1
B[24] => B_prime[24].IN0
B[24] => R_and[24].IN1
B[24] => R_or[24].IN1
B[24] => isEqual.IN1
B[25] => B_prime[25].IN0
B[25] => R_and[25].IN1
B[25] => R_or[25].IN1
B[25] => isEqual.IN1
B[26] => B_prime[26].IN0
B[26] => R_and[26].IN1
B[26] => R_or[26].IN1
B[26] => isEqual.IN1
B[27] => B_prime[27].IN0
B[27] => R_and[27].IN1
B[27] => R_or[27].IN1
B[27] => isEqual.IN1
B[28] => B_prime[28].IN0
B[28] => R_and[28].IN1
B[28] => R_or[28].IN1
B[28] => isEqual.IN1
B[29] => B_prime[29].IN0
B[29] => R_and[29].IN1
B[29] => R_or[29].IN1
B[29] => isEqual.IN1
B[30] => B_prime[30].IN0
B[30] => R_and[30].IN1
B[30] => R_or[30].IN1
B[30] => isEqual.IN1
B[31] => B_prime[31].IN0
B[31] => R_and[31].IN1
B[31] => R_or[31].IN1
B[31] => isEqual.IN1
op[0] => B_prime[0].IN1
op[0] => B_prime[1].IN1
op[0] => B_prime[2].IN1
op[0] => B_prime[3].IN1
op[0] => B_prime[4].IN1
op[0] => B_prime[5].IN1
op[0] => B_prime[6].IN1
op[0] => B_prime[7].IN1
op[0] => B_prime[8].IN1
op[0] => B_prime[9].IN1
op[0] => B_prime[10].IN1
op[0] => B_prime[11].IN1
op[0] => B_prime[12].IN1
op[0] => B_prime[13].IN1
op[0] => B_prime[14].IN1
op[0] => B_prime[15].IN1
op[0] => B_prime[16].IN1
op[0] => B_prime[17].IN1
op[0] => B_prime[18].IN1
op[0] => B_prime[19].IN1
op[0] => B_prime[20].IN1
op[0] => B_prime[21].IN1
op[0] => B_prime[22].IN1
op[0] => B_prime[23].IN1
op[0] => B_prime[24].IN1
op[0] => B_prime[25].IN1
op[0] => B_prime[26].IN1
op[0] => B_prime[27].IN1
op[0] => B_prime[28].IN1
op[0] => B_prime[29].IN1
op[0] => B_prime[30].IN1
op[0] => B_prime[31].IN1
op[0] => adder_cs:adder_inst.cin
op[0] => shifter:shifter_inst.shiftright
op[0] => Equal0.IN2
op[0] => Equal1.IN1
op[0] => Equal2.IN2
op[0] => Equal3.IN1
op[0] => Equal4.IN2
op[0] => Equal5.IN2
op[1] => Equal0.IN0
op[1] => Equal1.IN0
op[1] => Equal2.IN1
op[1] => Equal3.IN2
op[1] => Equal4.IN1
op[1] => Equal5.IN1
op[2] => Equal0.IN1
op[2] => Equal1.IN2
op[2] => Equal2.IN0
op[2] => Equal3.IN0
op[2] => Equal4.IN0
op[2] => Equal5.IN0
R[0] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[10] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[11] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[12] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[13] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[14] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[15] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[16] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[17] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[18] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[19] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[20] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[21] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[22] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[23] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[24] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[25] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[26] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[27] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[28] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[29] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[30] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[31] <= R.DB_MAX_OUTPUT_PORT_TYPE
isEqual <= isEqual.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= isLessThan.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:my_alu|adder_cs:adder_inst
A[0] => adder_rc:lower.A[0]
A[1] => adder_rc:lower.A[1]
A[2] => adder_rc:lower.A[2]
A[3] => adder_rc:lower.A[3]
A[4] => adder_rc:lower.A[4]
A[5] => adder_rc:lower.A[5]
A[6] => adder_rc:lower.A[6]
A[7] => adder_rc:lower.A[7]
A[8] => adder_rc:lower.A[8]
A[9] => adder_rc:lower.A[9]
A[10] => adder_rc:lower.A[10]
A[11] => adder_rc:lower.A[11]
A[12] => adder_rc:lower.A[12]
A[13] => adder_rc:lower.A[13]
A[14] => adder_rc:lower.A[14]
A[15] => adder_rc:lower.A[15]
A[16] => adder_rc:upper0.A[0]
A[16] => adder_rc:upper1.A[0]
A[17] => adder_rc:upper0.A[1]
A[17] => adder_rc:upper1.A[1]
A[18] => adder_rc:upper0.A[2]
A[18] => adder_rc:upper1.A[2]
A[19] => adder_rc:upper0.A[3]
A[19] => adder_rc:upper1.A[3]
A[20] => adder_rc:upper0.A[4]
A[20] => adder_rc:upper1.A[4]
A[21] => adder_rc:upper0.A[5]
A[21] => adder_rc:upper1.A[5]
A[22] => adder_rc:upper0.A[6]
A[22] => adder_rc:upper1.A[6]
A[23] => adder_rc:upper0.A[7]
A[23] => adder_rc:upper1.A[7]
A[24] => adder_rc:upper0.A[8]
A[24] => adder_rc:upper1.A[8]
A[25] => adder_rc:upper0.A[9]
A[25] => adder_rc:upper1.A[9]
A[26] => adder_rc:upper0.A[10]
A[26] => adder_rc:upper1.A[10]
A[27] => adder_rc:upper0.A[11]
A[27] => adder_rc:upper1.A[11]
A[28] => adder_rc:upper0.A[12]
A[28] => adder_rc:upper1.A[12]
A[29] => adder_rc:upper0.A[13]
A[29] => adder_rc:upper1.A[13]
A[30] => adder_rc:upper0.A[14]
A[30] => adder_rc:upper1.A[14]
A[31] => adder_rc:upper0.A[15]
A[31] => adder_rc:upper1.A[15]
B[0] => adder_rc:lower.B[0]
B[1] => adder_rc:lower.B[1]
B[2] => adder_rc:lower.B[2]
B[3] => adder_rc:lower.B[3]
B[4] => adder_rc:lower.B[4]
B[5] => adder_rc:lower.B[5]
B[6] => adder_rc:lower.B[6]
B[7] => adder_rc:lower.B[7]
B[8] => adder_rc:lower.B[8]
B[9] => adder_rc:lower.B[9]
B[10] => adder_rc:lower.B[10]
B[11] => adder_rc:lower.B[11]
B[12] => adder_rc:lower.B[12]
B[13] => adder_rc:lower.B[13]
B[14] => adder_rc:lower.B[14]
B[15] => adder_rc:lower.B[15]
B[16] => adder_rc:upper0.B[0]
B[16] => adder_rc:upper1.B[0]
B[17] => adder_rc:upper0.B[1]
B[17] => adder_rc:upper1.B[1]
B[18] => adder_rc:upper0.B[2]
B[18] => adder_rc:upper1.B[2]
B[19] => adder_rc:upper0.B[3]
B[19] => adder_rc:upper1.B[3]
B[20] => adder_rc:upper0.B[4]
B[20] => adder_rc:upper1.B[4]
B[21] => adder_rc:upper0.B[5]
B[21] => adder_rc:upper1.B[5]
B[22] => adder_rc:upper0.B[6]
B[22] => adder_rc:upper1.B[6]
B[23] => adder_rc:upper0.B[7]
B[23] => adder_rc:upper1.B[7]
B[24] => adder_rc:upper0.B[8]
B[24] => adder_rc:upper1.B[8]
B[25] => adder_rc:upper0.B[9]
B[25] => adder_rc:upper1.B[9]
B[26] => adder_rc:upper0.B[10]
B[26] => adder_rc:upper1.B[10]
B[27] => adder_rc:upper0.B[11]
B[27] => adder_rc:upper1.B[11]
B[28] => adder_rc:upper0.B[12]
B[28] => adder_rc:upper1.B[12]
B[29] => adder_rc:upper0.B[13]
B[29] => adder_rc:upper1.B[13]
B[30] => adder_rc:upper0.B[14]
B[30] => adder_rc:upper1.B[14]
B[31] => adder_rc:upper0.B[15]
B[31] => adder_rc:upper1.B[15]
cin => adder_rc:lower.cin
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= adder_rc:lower.sum[0]
sum[1] <= adder_rc:lower.sum[1]
sum[2] <= adder_rc:lower.sum[2]
sum[3] <= adder_rc:lower.sum[3]
sum[4] <= adder_rc:lower.sum[4]
sum[5] <= adder_rc:lower.sum[5]
sum[6] <= adder_rc:lower.sum[6]
sum[7] <= adder_rc:lower.sum[7]
sum[8] <= adder_rc:lower.sum[8]
sum[9] <= adder_rc:lower.sum[9]
sum[10] <= adder_rc:lower.sum[10]
sum[11] <= adder_rc:lower.sum[11]
sum[12] <= adder_rc:lower.sum[12]
sum[13] <= adder_rc:lower.sum[13]
sum[14] <= adder_rc:lower.sum[14]
sum[15] <= adder_rc:lower.sum[15]
sum[16] <= mux:upper.F[0]
sum[17] <= mux:upper.F[1]
sum[18] <= mux:upper.F[2]
sum[19] <= mux:upper.F[3]
sum[20] <= mux:upper.F[4]
sum[21] <= mux:upper.F[5]
sum[22] <= mux:upper.F[6]
sum[23] <= mux:upper.F[7]
sum[24] <= mux:upper.F[8]
sum[25] <= mux:upper.F[9]
sum[26] <= mux:upper.F[10]
sum[27] <= mux:upper.F[11]
sum[28] <= mux:upper.F[12]
sum[29] <= mux:upper.F[13]
sum[30] <= mux:upper.F[14]
sum[31] <= mux:upper.F[15]
signed_overflow <= signed_overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:my_alu|adder_cs:adder_inst|adder_rc:lower
A[0] => sum_s.IN0
A[0] => carry.IN0
A[0] => carry.IN0
A[1] => sum_s.IN1
A[1] => carry.IN0
A[1] => carry.IN1
A[2] => sum_s.IN1
A[2] => carry.IN0
A[2] => carry.IN1
A[3] => sum_s.IN1
A[3] => carry.IN0
A[3] => carry.IN1
A[4] => sum_s.IN1
A[4] => carry.IN0
A[4] => carry.IN1
A[5] => sum_s.IN1
A[5] => carry.IN0
A[5] => carry.IN1
A[6] => sum_s.IN1
A[6] => carry.IN0
A[6] => carry.IN1
A[7] => sum_s.IN1
A[7] => carry.IN0
A[7] => carry.IN1
A[8] => sum_s.IN1
A[8] => carry.IN0
A[8] => carry.IN1
A[9] => sum_s.IN1
A[9] => carry.IN0
A[9] => carry.IN1
A[10] => sum_s.IN1
A[10] => carry.IN0
A[10] => carry.IN1
A[11] => sum_s.IN1
A[11] => carry.IN0
A[11] => carry.IN1
A[12] => sum_s.IN1
A[12] => carry.IN0
A[12] => carry.IN1
A[13] => sum_s.IN1
A[13] => carry.IN0
A[13] => carry.IN1
A[14] => sum_s.IN1
A[14] => carry.IN0
A[14] => carry.IN1
A[15] => sum_s.IN1
A[15] => carry.IN0
A[15] => carry.IN1
B[0] => sum_s.IN1
B[0] => carry.IN1
B[0] => carry.IN0
B[1] => sum_s.IN1
B[1] => carry.IN1
B[1] => carry.IN1
B[2] => sum_s.IN1
B[2] => carry.IN1
B[2] => carry.IN1
B[3] => sum_s.IN1
B[3] => carry.IN1
B[3] => carry.IN1
B[4] => sum_s.IN1
B[4] => carry.IN1
B[4] => carry.IN1
B[5] => sum_s.IN1
B[5] => carry.IN1
B[5] => carry.IN1
B[6] => sum_s.IN1
B[6] => carry.IN1
B[6] => carry.IN1
B[7] => sum_s.IN1
B[7] => carry.IN1
B[7] => carry.IN1
B[8] => sum_s.IN1
B[8] => carry.IN1
B[8] => carry.IN1
B[9] => sum_s.IN1
B[9] => carry.IN1
B[9] => carry.IN1
B[10] => sum_s.IN1
B[10] => carry.IN1
B[10] => carry.IN1
B[11] => sum_s.IN1
B[11] => carry.IN1
B[11] => carry.IN1
B[12] => sum_s.IN1
B[12] => carry.IN1
B[12] => carry.IN1
B[13] => sum_s.IN1
B[13] => carry.IN1
B[13] => carry.IN1
B[14] => sum_s.IN1
B[14] => carry.IN1
B[14] => carry.IN1
B[15] => sum_s.IN1
B[15] => carry.IN1
B[15] => carry.IN1
cin => sum_s.IN1
cin => carry.IN1
cin => carry.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
signed_overflow <= signed_overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:my_alu|adder_cs:adder_inst|adder_rc:upper0
A[0] => sum_s.IN0
A[0] => carry.IN0
A[0] => carry.IN0
A[1] => sum_s.IN1
A[1] => carry.IN0
A[1] => carry.IN1
A[2] => sum_s.IN1
A[2] => carry.IN0
A[2] => carry.IN1
A[3] => sum_s.IN1
A[3] => carry.IN0
A[3] => carry.IN1
A[4] => sum_s.IN1
A[4] => carry.IN0
A[4] => carry.IN1
A[5] => sum_s.IN1
A[5] => carry.IN0
A[5] => carry.IN1
A[6] => sum_s.IN1
A[6] => carry.IN0
A[6] => carry.IN1
A[7] => sum_s.IN1
A[7] => carry.IN0
A[7] => carry.IN1
A[8] => sum_s.IN1
A[8] => carry.IN0
A[8] => carry.IN1
A[9] => sum_s.IN1
A[9] => carry.IN0
A[9] => carry.IN1
A[10] => sum_s.IN1
A[10] => carry.IN0
A[10] => carry.IN1
A[11] => sum_s.IN1
A[11] => carry.IN0
A[11] => carry.IN1
A[12] => sum_s.IN1
A[12] => carry.IN0
A[12] => carry.IN1
A[13] => sum_s.IN1
A[13] => carry.IN0
A[13] => carry.IN1
A[14] => sum_s.IN1
A[14] => carry.IN0
A[14] => carry.IN1
A[15] => sum_s.IN1
A[15] => carry.IN0
A[15] => carry.IN1
B[0] => sum_s.IN1
B[0] => carry.IN1
B[0] => carry.IN0
B[1] => sum_s.IN1
B[1] => carry.IN1
B[1] => carry.IN1
B[2] => sum_s.IN1
B[2] => carry.IN1
B[2] => carry.IN1
B[3] => sum_s.IN1
B[3] => carry.IN1
B[3] => carry.IN1
B[4] => sum_s.IN1
B[4] => carry.IN1
B[4] => carry.IN1
B[5] => sum_s.IN1
B[5] => carry.IN1
B[5] => carry.IN1
B[6] => sum_s.IN1
B[6] => carry.IN1
B[6] => carry.IN1
B[7] => sum_s.IN1
B[7] => carry.IN1
B[7] => carry.IN1
B[8] => sum_s.IN1
B[8] => carry.IN1
B[8] => carry.IN1
B[9] => sum_s.IN1
B[9] => carry.IN1
B[9] => carry.IN1
B[10] => sum_s.IN1
B[10] => carry.IN1
B[10] => carry.IN1
B[11] => sum_s.IN1
B[11] => carry.IN1
B[11] => carry.IN1
B[12] => sum_s.IN1
B[12] => carry.IN1
B[12] => carry.IN1
B[13] => sum_s.IN1
B[13] => carry.IN1
B[13] => carry.IN1
B[14] => sum_s.IN1
B[14] => carry.IN1
B[14] => carry.IN1
B[15] => sum_s.IN1
B[15] => carry.IN1
B[15] => carry.IN1
cin => sum_s.IN1
cin => carry.IN1
cin => carry.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
signed_overflow <= signed_overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:my_alu|adder_cs:adder_inst|adder_rc:upper1
A[0] => sum_s.IN0
A[0] => carry.IN0
A[0] => carry.IN0
A[1] => sum_s.IN1
A[1] => carry.IN0
A[1] => carry.IN1
A[2] => sum_s.IN1
A[2] => carry.IN0
A[2] => carry.IN1
A[3] => sum_s.IN1
A[3] => carry.IN0
A[3] => carry.IN1
A[4] => sum_s.IN1
A[4] => carry.IN0
A[4] => carry.IN1
A[5] => sum_s.IN1
A[5] => carry.IN0
A[5] => carry.IN1
A[6] => sum_s.IN1
A[6] => carry.IN0
A[6] => carry.IN1
A[7] => sum_s.IN1
A[7] => carry.IN0
A[7] => carry.IN1
A[8] => sum_s.IN1
A[8] => carry.IN0
A[8] => carry.IN1
A[9] => sum_s.IN1
A[9] => carry.IN0
A[9] => carry.IN1
A[10] => sum_s.IN1
A[10] => carry.IN0
A[10] => carry.IN1
A[11] => sum_s.IN1
A[11] => carry.IN0
A[11] => carry.IN1
A[12] => sum_s.IN1
A[12] => carry.IN0
A[12] => carry.IN1
A[13] => sum_s.IN1
A[13] => carry.IN0
A[13] => carry.IN1
A[14] => sum_s.IN1
A[14] => carry.IN0
A[14] => carry.IN1
A[15] => sum_s.IN1
A[15] => carry.IN0
A[15] => carry.IN1
B[0] => sum_s.IN1
B[0] => carry.IN1
B[0] => carry.IN0
B[1] => sum_s.IN1
B[1] => carry.IN1
B[1] => carry.IN1
B[2] => sum_s.IN1
B[2] => carry.IN1
B[2] => carry.IN1
B[3] => sum_s.IN1
B[3] => carry.IN1
B[3] => carry.IN1
B[4] => sum_s.IN1
B[4] => carry.IN1
B[4] => carry.IN1
B[5] => sum_s.IN1
B[5] => carry.IN1
B[5] => carry.IN1
B[6] => sum_s.IN1
B[6] => carry.IN1
B[6] => carry.IN1
B[7] => sum_s.IN1
B[7] => carry.IN1
B[7] => carry.IN1
B[8] => sum_s.IN1
B[8] => carry.IN1
B[8] => carry.IN1
B[9] => sum_s.IN1
B[9] => carry.IN1
B[9] => carry.IN1
B[10] => sum_s.IN1
B[10] => carry.IN1
B[10] => carry.IN1
B[11] => sum_s.IN1
B[11] => carry.IN1
B[11] => carry.IN1
B[12] => sum_s.IN1
B[12] => carry.IN1
B[12] => carry.IN1
B[13] => sum_s.IN1
B[13] => carry.IN1
B[13] => carry.IN1
B[14] => sum_s.IN1
B[14] => carry.IN1
B[14] => carry.IN1
B[15] => sum_s.IN1
B[15] => carry.IN1
B[15] => carry.IN1
cin => sum_s.IN1
cin => carry.IN1
cin => carry.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
signed_overflow <= signed_overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:my_alu|adder_cs:adder_inst|mux:upper
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:my_alu|shifter:shifter_inst
A[0] => mux:LxxxxN.A[0]
A[0] => mux:LxxxxN.B[1]
A[0] => mux:RxxxxN.A[0]
A[1] => mux:LxxxxN.A[1]
A[1] => mux:LxxxxN.B[2]
A[1] => mux:RxxxxN.A[1]
A[1] => mux:RxxxxN.B[0]
A[2] => mux:LxxxxN.A[2]
A[2] => mux:LxxxxN.B[3]
A[2] => mux:RxxxxN.A[2]
A[2] => mux:RxxxxN.B[1]
A[3] => mux:LxxxxN.A[3]
A[3] => mux:LxxxxN.B[4]
A[3] => mux:RxxxxN.A[3]
A[3] => mux:RxxxxN.B[2]
A[4] => mux:LxxxxN.A[4]
A[4] => mux:LxxxxN.B[5]
A[4] => mux:RxxxxN.A[4]
A[4] => mux:RxxxxN.B[3]
A[5] => mux:LxxxxN.A[5]
A[5] => mux:LxxxxN.B[6]
A[5] => mux:RxxxxN.A[5]
A[5] => mux:RxxxxN.B[4]
A[6] => mux:LxxxxN.A[6]
A[6] => mux:LxxxxN.B[7]
A[6] => mux:RxxxxN.A[6]
A[6] => mux:RxxxxN.B[5]
A[7] => mux:LxxxxN.A[7]
A[7] => mux:LxxxxN.B[8]
A[7] => mux:RxxxxN.A[7]
A[7] => mux:RxxxxN.B[6]
A[8] => mux:LxxxxN.A[8]
A[8] => mux:LxxxxN.B[9]
A[8] => mux:RxxxxN.A[8]
A[8] => mux:RxxxxN.B[7]
A[9] => mux:LxxxxN.A[9]
A[9] => mux:LxxxxN.B[10]
A[9] => mux:RxxxxN.A[9]
A[9] => mux:RxxxxN.B[8]
A[10] => mux:LxxxxN.A[10]
A[10] => mux:LxxxxN.B[11]
A[10] => mux:RxxxxN.A[10]
A[10] => mux:RxxxxN.B[9]
A[11] => mux:LxxxxN.A[11]
A[11] => mux:LxxxxN.B[12]
A[11] => mux:RxxxxN.A[11]
A[11] => mux:RxxxxN.B[10]
A[12] => mux:LxxxxN.A[12]
A[12] => mux:LxxxxN.B[13]
A[12] => mux:RxxxxN.A[12]
A[12] => mux:RxxxxN.B[11]
A[13] => mux:LxxxxN.A[13]
A[13] => mux:LxxxxN.B[14]
A[13] => mux:RxxxxN.A[13]
A[13] => mux:RxxxxN.B[12]
A[14] => mux:LxxxxN.A[14]
A[14] => mux:LxxxxN.B[15]
A[14] => mux:RxxxxN.A[14]
A[14] => mux:RxxxxN.B[13]
A[15] => mux:LxxxxN.A[15]
A[15] => mux:LxxxxN.B[16]
A[15] => mux:RxxxxN.A[15]
A[15] => mux:RxxxxN.B[14]
A[16] => mux:LxxxxN.A[16]
A[16] => mux:LxxxxN.B[17]
A[16] => mux:RxxxxN.A[16]
A[16] => mux:RxxxxN.B[15]
A[17] => mux:LxxxxN.A[17]
A[17] => mux:LxxxxN.B[18]
A[17] => mux:RxxxxN.A[17]
A[17] => mux:RxxxxN.B[16]
A[18] => mux:LxxxxN.A[18]
A[18] => mux:LxxxxN.B[19]
A[18] => mux:RxxxxN.A[18]
A[18] => mux:RxxxxN.B[17]
A[19] => mux:LxxxxN.A[19]
A[19] => mux:LxxxxN.B[20]
A[19] => mux:RxxxxN.A[19]
A[19] => mux:RxxxxN.B[18]
A[20] => mux:LxxxxN.A[20]
A[20] => mux:LxxxxN.B[21]
A[20] => mux:RxxxxN.A[20]
A[20] => mux:RxxxxN.B[19]
A[21] => mux:LxxxxN.A[21]
A[21] => mux:LxxxxN.B[22]
A[21] => mux:RxxxxN.A[21]
A[21] => mux:RxxxxN.B[20]
A[22] => mux:LxxxxN.A[22]
A[22] => mux:LxxxxN.B[23]
A[22] => mux:RxxxxN.A[22]
A[22] => mux:RxxxxN.B[21]
A[23] => mux:LxxxxN.A[23]
A[23] => mux:LxxxxN.B[24]
A[23] => mux:RxxxxN.A[23]
A[23] => mux:RxxxxN.B[22]
A[24] => mux:LxxxxN.A[24]
A[24] => mux:LxxxxN.B[25]
A[24] => mux:RxxxxN.A[24]
A[24] => mux:RxxxxN.B[23]
A[25] => mux:LxxxxN.A[25]
A[25] => mux:LxxxxN.B[26]
A[25] => mux:RxxxxN.A[25]
A[25] => mux:RxxxxN.B[24]
A[26] => mux:LxxxxN.A[26]
A[26] => mux:LxxxxN.B[27]
A[26] => mux:RxxxxN.A[26]
A[26] => mux:RxxxxN.B[25]
A[27] => mux:LxxxxN.A[27]
A[27] => mux:LxxxxN.B[28]
A[27] => mux:RxxxxN.A[27]
A[27] => mux:RxxxxN.B[26]
A[28] => mux:LxxxxN.A[28]
A[28] => mux:LxxxxN.B[29]
A[28] => mux:RxxxxN.A[28]
A[28] => mux:RxxxxN.B[27]
A[29] => mux:LxxxxN.A[29]
A[29] => mux:LxxxxN.B[30]
A[29] => mux:RxxxxN.A[29]
A[29] => mux:RxxxxN.B[28]
A[30] => mux:LxxxxN.A[30]
A[30] => mux:LxxxxN.B[31]
A[30] => mux:RxxxxN.A[30]
A[30] => mux:RxxxxN.B[29]
A[31] => mux:LxxxxN.A[31]
A[31] => mux:RxxxxN.A[31]
A[31] => mux:RxxxxN.B[30]
shiftright => mux:Dxxxxx.s
shamt[0] => mux:LxxxxN.s
shamt[0] => mux:RxxxxN.s
shamt[1] => mux:LxxxNx.s
shamt[1] => mux:RxxxNx.s
shamt[2] => mux:LxxNxx.s
shamt[2] => mux:RxxNxx.s
shamt[3] => mux:LxNxxx.s
shamt[3] => mux:RxNxxx.s
shamt[4] => mux:LNxxxx.s
shamt[4] => mux:RNxxxx.s
R[0] <= mux:Dxxxxx.F[0]
R[1] <= mux:Dxxxxx.F[1]
R[2] <= mux:Dxxxxx.F[2]
R[3] <= mux:Dxxxxx.F[3]
R[4] <= mux:Dxxxxx.F[4]
R[5] <= mux:Dxxxxx.F[5]
R[6] <= mux:Dxxxxx.F[6]
R[7] <= mux:Dxxxxx.F[7]
R[8] <= mux:Dxxxxx.F[8]
R[9] <= mux:Dxxxxx.F[9]
R[10] <= mux:Dxxxxx.F[10]
R[11] <= mux:Dxxxxx.F[11]
R[12] <= mux:Dxxxxx.F[12]
R[13] <= mux:Dxxxxx.F[13]
R[14] <= mux:Dxxxxx.F[14]
R[15] <= mux:Dxxxxx.F[15]
R[16] <= mux:Dxxxxx.F[16]
R[17] <= mux:Dxxxxx.F[17]
R[18] <= mux:Dxxxxx.F[18]
R[19] <= mux:Dxxxxx.F[19]
R[20] <= mux:Dxxxxx.F[20]
R[21] <= mux:Dxxxxx.F[21]
R[22] <= mux:Dxxxxx.F[22]
R[23] <= mux:Dxxxxx.F[23]
R[24] <= mux:Dxxxxx.F[24]
R[25] <= mux:Dxxxxx.F[25]
R[26] <= mux:Dxxxxx.F[26]
R[27] <= mux:Dxxxxx.F[27]
R[28] <= mux:Dxxxxx.F[28]
R[29] <= mux:Dxxxxx.F[29]
R[30] <= mux:Dxxxxx.F[30]
R[31] <= mux:Dxxxxx.F[31]


|skeleton|processor:myprocessor|alu:my_alu|shifter:shifter_inst|mux:Dxxxxx
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:my_alu|shifter:shifter_inst|mux:LxxxxN
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:my_alu|shifter:shifter_inst|mux:LxxxNx
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:my_alu|shifter:shifter_inst|mux:LxxNxx
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:my_alu|shifter:shifter_inst|mux:LxNxxx
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:my_alu|shifter:shifter_inst|mux:LNxxxx
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:my_alu|shifter:shifter_inst|mux:RxxxxN
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:my_alu|shifter:shifter_inst|mux:RxxxNx
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:my_alu|shifter:shifter_inst|mux:RxxNxx
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:my_alu|shifter:shifter_inst|mux:RxNxxx
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|alu:my_alu|shifter:shifter_inst|mux:RNxxxx
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|control:my_control
op[0] => Equal0.IN1
op[0] => Equal1.IN4
op[0] => Equal2.IN4
op[0] => Equal3.IN2
op[0] => Equal4.IN4
op[0] => Equal5.IN2
op[0] => Equal6.IN4
op[0] => Equal7.IN4
op[0] => Equal8.IN2
op[0] => Equal9.IN3
op[0] => Equal10.IN4
op[0] => Equal11.IN0
op[0] => Equal12.IN4
op[0] => Equal13.IN1
op[0] => Equal14.IN4
op[0] => Equal15.IN1
op[1] => Equal0.IN4
op[1] => Equal1.IN2
op[1] => Equal2.IN3
op[1] => Equal3.IN4
op[1] => Equal4.IN1
op[1] => Equal5.IN1
op[1] => Equal6.IN3
op[1] => Equal7.IN1
op[1] => Equal8.IN1
op[1] => Equal9.IN2
op[1] => Equal10.IN3
op[1] => Equal11.IN4
op[1] => Equal12.IN0
op[1] => Equal13.IN0
op[1] => Equal14.IN3
op[1] => Equal15.IN4
op[2] => Equal0.IN3
op[2] => Equal1.IN1
op[2] => Equal2.IN1
op[2] => Equal3.IN1
op[2] => Equal4.IN0
op[2] => Equal5.IN0
op[2] => Equal6.IN2
op[2] => Equal7.IN3
op[2] => Equal8.IN4
op[2] => Equal9.IN1
op[2] => Equal10.IN2
op[2] => Equal11.IN3
op[2] => Equal12.IN3
op[2] => Equal13.IN4
op[2] => Equal14.IN0
op[2] => Equal15.IN0
op[3] => Equal0.IN0
op[3] => Equal1.IN0
op[3] => Equal2.IN0
op[3] => Equal3.IN0
op[3] => Equal4.IN3
op[3] => Equal5.IN4
op[3] => Equal6.IN0
op[3] => Equal7.IN0
op[3] => Equal8.IN0
op[3] => Equal9.IN0
op[3] => Equal10.IN1
op[3] => Equal11.IN2
op[3] => Equal12.IN2
op[3] => Equal13.IN3
op[3] => Equal14.IN2
op[3] => Equal15.IN3
op[4] => Equal0.IN2
op[4] => Equal1.IN3
op[4] => Equal2.IN2
op[4] => Equal3.IN3
op[4] => Equal4.IN2
op[4] => Equal5.IN3
op[4] => Equal6.IN1
op[4] => Equal7.IN2
op[4] => Equal8.IN3
op[4] => Equal9.IN4
op[4] => Equal10.IN0
op[4] => Equal11.IN1
op[4] => Equal12.IN1
op[4] => Equal13.IN2
op[4] => Equal14.IN1
op[4] => Equal15.IN2
BR <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
JP <= JP.DB_MAX_OUTPUT_PORT_TYPE
ALUinB <= ALUinB.DB_MAX_OUTPUT_PORT_TYPE
DMwe <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
Rwe <= Rwe.DB_MAX_OUTPUT_PORT_TYPE
Rdst <= Rdst.DB_MAX_OUTPUT_PORT_TYPE
Rwd <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
JAL <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
JR <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
BGT <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
input_ack <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
LCD_wren <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
ALUop[0] <= ALUop.DB_MAX_OUTPUT_PORT_TYPE
ALUop[1] <= ALUop.DB_MAX_OUTPUT_PORT_TYPE
ALUop[2] <= ALUop.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|adder_cs:adder_pc
A[0] => adder_rc:lower.A[0]
A[1] => adder_rc:lower.A[1]
A[2] => adder_rc:lower.A[2]
A[3] => adder_rc:lower.A[3]
A[4] => adder_rc:lower.A[4]
A[5] => adder_rc:lower.A[5]
A[6] => adder_rc:upper0.A[0]
A[6] => adder_rc:upper1.A[0]
A[7] => adder_rc:upper0.A[1]
A[7] => adder_rc:upper1.A[1]
A[8] => adder_rc:upper0.A[2]
A[8] => adder_rc:upper1.A[2]
A[9] => adder_rc:upper0.A[3]
A[9] => adder_rc:upper1.A[3]
A[10] => adder_rc:upper0.A[4]
A[10] => adder_rc:upper1.A[4]
A[11] => adder_rc:upper0.A[5]
A[11] => adder_rc:upper1.A[5]
B[0] => adder_rc:lower.B[0]
B[1] => adder_rc:lower.B[1]
B[2] => adder_rc:lower.B[2]
B[3] => adder_rc:lower.B[3]
B[4] => adder_rc:lower.B[4]
B[5] => adder_rc:lower.B[5]
B[6] => adder_rc:upper0.B[0]
B[6] => adder_rc:upper1.B[0]
B[7] => adder_rc:upper0.B[1]
B[7] => adder_rc:upper1.B[1]
B[8] => adder_rc:upper0.B[2]
B[8] => adder_rc:upper1.B[2]
B[9] => adder_rc:upper0.B[3]
B[9] => adder_rc:upper1.B[3]
B[10] => adder_rc:upper0.B[4]
B[10] => adder_rc:upper1.B[4]
B[11] => adder_rc:upper0.B[5]
B[11] => adder_rc:upper1.B[5]
cin => adder_rc:lower.cin
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= adder_rc:lower.sum[0]
sum[1] <= adder_rc:lower.sum[1]
sum[2] <= adder_rc:lower.sum[2]
sum[3] <= adder_rc:lower.sum[3]
sum[4] <= adder_rc:lower.sum[4]
sum[5] <= adder_rc:lower.sum[5]
sum[6] <= mux:upper.F[0]
sum[7] <= mux:upper.F[1]
sum[8] <= mux:upper.F[2]
sum[9] <= mux:upper.F[3]
sum[10] <= mux:upper.F[4]
sum[11] <= mux:upper.F[5]
signed_overflow <= signed_overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|adder_cs:adder_pc|adder_rc:lower
A[0] => sum_s.IN0
A[0] => carry.IN0
A[0] => carry.IN0
A[1] => sum_s.IN1
A[1] => carry.IN0
A[1] => carry.IN1
A[2] => sum_s.IN1
A[2] => carry.IN0
A[2] => carry.IN1
A[3] => sum_s.IN1
A[3] => carry.IN0
A[3] => carry.IN1
A[4] => sum_s.IN1
A[4] => carry.IN0
A[4] => carry.IN1
A[5] => sum_s.IN1
A[5] => carry.IN0
A[5] => carry.IN1
B[0] => sum_s.IN1
B[0] => carry.IN1
B[0] => carry.IN0
B[1] => sum_s.IN1
B[1] => carry.IN1
B[1] => carry.IN1
B[2] => sum_s.IN1
B[2] => carry.IN1
B[2] => carry.IN1
B[3] => sum_s.IN1
B[3] => carry.IN1
B[3] => carry.IN1
B[4] => sum_s.IN1
B[4] => carry.IN1
B[4] => carry.IN1
B[5] => sum_s.IN1
B[5] => carry.IN1
B[5] => carry.IN1
cin => sum_s.IN1
cin => carry.IN1
cin => carry.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
signed_overflow <= signed_overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|adder_cs:adder_pc|adder_rc:upper0
A[0] => sum_s.IN0
A[0] => carry.IN0
A[0] => carry.IN0
A[1] => sum_s.IN1
A[1] => carry.IN0
A[1] => carry.IN1
A[2] => sum_s.IN1
A[2] => carry.IN0
A[2] => carry.IN1
A[3] => sum_s.IN1
A[3] => carry.IN0
A[3] => carry.IN1
A[4] => sum_s.IN1
A[4] => carry.IN0
A[4] => carry.IN1
A[5] => sum_s.IN1
A[5] => carry.IN0
A[5] => carry.IN1
B[0] => sum_s.IN1
B[0] => carry.IN1
B[0] => carry.IN0
B[1] => sum_s.IN1
B[1] => carry.IN1
B[1] => carry.IN1
B[2] => sum_s.IN1
B[2] => carry.IN1
B[2] => carry.IN1
B[3] => sum_s.IN1
B[3] => carry.IN1
B[3] => carry.IN1
B[4] => sum_s.IN1
B[4] => carry.IN1
B[4] => carry.IN1
B[5] => sum_s.IN1
B[5] => carry.IN1
B[5] => carry.IN1
cin => sum_s.IN1
cin => carry.IN1
cin => carry.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
signed_overflow <= signed_overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|adder_cs:adder_pc|adder_rc:upper1
A[0] => sum_s.IN0
A[0] => carry.IN0
A[0] => carry.IN0
A[1] => sum_s.IN1
A[1] => carry.IN0
A[1] => carry.IN1
A[2] => sum_s.IN1
A[2] => carry.IN0
A[2] => carry.IN1
A[3] => sum_s.IN1
A[3] => carry.IN0
A[3] => carry.IN1
A[4] => sum_s.IN1
A[4] => carry.IN0
A[4] => carry.IN1
A[5] => sum_s.IN1
A[5] => carry.IN0
A[5] => carry.IN1
B[0] => sum_s.IN1
B[0] => carry.IN1
B[0] => carry.IN0
B[1] => sum_s.IN1
B[1] => carry.IN1
B[1] => carry.IN1
B[2] => sum_s.IN1
B[2] => carry.IN1
B[2] => carry.IN1
B[3] => sum_s.IN1
B[3] => carry.IN1
B[3] => carry.IN1
B[4] => sum_s.IN1
B[4] => carry.IN1
B[4] => carry.IN1
B[5] => sum_s.IN1
B[5] => carry.IN1
B[5] => carry.IN1
cin => sum_s.IN1
cin => carry.IN1
cin => carry.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
signed_overflow <= signed_overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|adder_cs:adder_pc|mux:upper
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|adder_cs:adder_br
A[0] => adder_rc:lower.A[0]
A[1] => adder_rc:lower.A[1]
A[2] => adder_rc:lower.A[2]
A[3] => adder_rc:lower.A[3]
A[4] => adder_rc:lower.A[4]
A[5] => adder_rc:lower.A[5]
A[6] => adder_rc:upper0.A[0]
A[6] => adder_rc:upper1.A[0]
A[7] => adder_rc:upper0.A[1]
A[7] => adder_rc:upper1.A[1]
A[8] => adder_rc:upper0.A[2]
A[8] => adder_rc:upper1.A[2]
A[9] => adder_rc:upper0.A[3]
A[9] => adder_rc:upper1.A[3]
A[10] => adder_rc:upper0.A[4]
A[10] => adder_rc:upper1.A[4]
A[11] => adder_rc:upper0.A[5]
A[11] => adder_rc:upper1.A[5]
B[0] => adder_rc:lower.B[0]
B[1] => adder_rc:lower.B[1]
B[2] => adder_rc:lower.B[2]
B[3] => adder_rc:lower.B[3]
B[4] => adder_rc:lower.B[4]
B[5] => adder_rc:lower.B[5]
B[6] => adder_rc:upper0.B[0]
B[6] => adder_rc:upper1.B[0]
B[7] => adder_rc:upper0.B[1]
B[7] => adder_rc:upper1.B[1]
B[8] => adder_rc:upper0.B[2]
B[8] => adder_rc:upper1.B[2]
B[9] => adder_rc:upper0.B[3]
B[9] => adder_rc:upper1.B[3]
B[10] => adder_rc:upper0.B[4]
B[10] => adder_rc:upper1.B[4]
B[11] => adder_rc:upper0.B[5]
B[11] => adder_rc:upper1.B[5]
cin => adder_rc:lower.cin
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= adder_rc:lower.sum[0]
sum[1] <= adder_rc:lower.sum[1]
sum[2] <= adder_rc:lower.sum[2]
sum[3] <= adder_rc:lower.sum[3]
sum[4] <= adder_rc:lower.sum[4]
sum[5] <= adder_rc:lower.sum[5]
sum[6] <= mux:upper.F[0]
sum[7] <= mux:upper.F[1]
sum[8] <= mux:upper.F[2]
sum[9] <= mux:upper.F[3]
sum[10] <= mux:upper.F[4]
sum[11] <= mux:upper.F[5]
signed_overflow <= signed_overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|adder_cs:adder_br|adder_rc:lower
A[0] => sum_s.IN0
A[0] => carry.IN0
A[0] => carry.IN0
A[1] => sum_s.IN1
A[1] => carry.IN0
A[1] => carry.IN1
A[2] => sum_s.IN1
A[2] => carry.IN0
A[2] => carry.IN1
A[3] => sum_s.IN1
A[3] => carry.IN0
A[3] => carry.IN1
A[4] => sum_s.IN1
A[4] => carry.IN0
A[4] => carry.IN1
A[5] => sum_s.IN1
A[5] => carry.IN0
A[5] => carry.IN1
B[0] => sum_s.IN1
B[0] => carry.IN1
B[0] => carry.IN0
B[1] => sum_s.IN1
B[1] => carry.IN1
B[1] => carry.IN1
B[2] => sum_s.IN1
B[2] => carry.IN1
B[2] => carry.IN1
B[3] => sum_s.IN1
B[3] => carry.IN1
B[3] => carry.IN1
B[4] => sum_s.IN1
B[4] => carry.IN1
B[4] => carry.IN1
B[5] => sum_s.IN1
B[5] => carry.IN1
B[5] => carry.IN1
cin => sum_s.IN1
cin => carry.IN1
cin => carry.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
signed_overflow <= signed_overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|adder_cs:adder_br|adder_rc:upper0
A[0] => sum_s.IN0
A[0] => carry.IN0
A[0] => carry.IN0
A[1] => sum_s.IN1
A[1] => carry.IN0
A[1] => carry.IN1
A[2] => sum_s.IN1
A[2] => carry.IN0
A[2] => carry.IN1
A[3] => sum_s.IN1
A[3] => carry.IN0
A[3] => carry.IN1
A[4] => sum_s.IN1
A[4] => carry.IN0
A[4] => carry.IN1
A[5] => sum_s.IN1
A[5] => carry.IN0
A[5] => carry.IN1
B[0] => sum_s.IN1
B[0] => carry.IN1
B[0] => carry.IN0
B[1] => sum_s.IN1
B[1] => carry.IN1
B[1] => carry.IN1
B[2] => sum_s.IN1
B[2] => carry.IN1
B[2] => carry.IN1
B[3] => sum_s.IN1
B[3] => carry.IN1
B[3] => carry.IN1
B[4] => sum_s.IN1
B[4] => carry.IN1
B[4] => carry.IN1
B[5] => sum_s.IN1
B[5] => carry.IN1
B[5] => carry.IN1
cin => sum_s.IN1
cin => carry.IN1
cin => carry.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
signed_overflow <= signed_overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|adder_cs:adder_br|adder_rc:upper1
A[0] => sum_s.IN0
A[0] => carry.IN0
A[0] => carry.IN0
A[1] => sum_s.IN1
A[1] => carry.IN0
A[1] => carry.IN1
A[2] => sum_s.IN1
A[2] => carry.IN0
A[2] => carry.IN1
A[3] => sum_s.IN1
A[3] => carry.IN0
A[3] => carry.IN1
A[4] => sum_s.IN1
A[4] => carry.IN0
A[4] => carry.IN1
A[5] => sum_s.IN1
A[5] => carry.IN0
A[5] => carry.IN1
B[0] => sum_s.IN1
B[0] => carry.IN1
B[0] => carry.IN0
B[1] => sum_s.IN1
B[1] => carry.IN1
B[1] => carry.IN1
B[2] => sum_s.IN1
B[2] => carry.IN1
B[2] => carry.IN1
B[3] => sum_s.IN1
B[3] => carry.IN1
B[3] => carry.IN1
B[4] => sum_s.IN1
B[4] => carry.IN1
B[4] => carry.IN1
B[5] => sum_s.IN1
B[5] => carry.IN1
B[5] => carry.IN1
cin => sum_s.IN1
cin => carry.IN1
cin => carry.IN1
cout <= carry.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum_s.DB_MAX_OUTPUT_PORT_TYPE
signed_overflow <= signed_overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|adder_cs:adder_br|mux:upper
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:mux_rdst
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:mux_aluinb
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:mux_rwd
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:mux_br
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:mux_jp
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:mux_jr
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:mux_jal
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:mux_rd_jal
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:mux_input_out
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
A[12] => F.IN0
A[13] => F.IN0
A[14] => F.IN0
A[15] => F.IN0
A[16] => F.IN0
A[17] => F.IN0
A[18] => F.IN0
A[19] => F.IN0
A[20] => F.IN0
A[21] => F.IN0
A[22] => F.IN0
A[23] => F.IN0
A[24] => F.IN0
A[25] => F.IN0
A[26] => F.IN0
A[27] => F.IN0
A[28] => F.IN0
A[29] => F.IN0
A[30] => F.IN0
A[31] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
B[12] => F.IN0
B[13] => F.IN0
B[14] => F.IN0
B[15] => F.IN0
B[16] => F.IN0
B[17] => F.IN0
B[18] => F.IN0
B[19] => F.IN0
B[20] => F.IN0
B[21] => F.IN0
B[22] => F.IN0
B[23] => F.IN0
B[24] => F.IN0
B[25] => F.IN0
B[26] => F.IN0
B[27] => F.IN0
B[28] => F.IN0
B[29] => F.IN0
B[30] => F.IN0
B[31] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[16] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[17] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[18] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[19] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[20] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[21] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[22] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[23] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[24] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[25] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[26] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[27] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[28] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[29] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[30] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[31] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|mux:mux_reset
A[0] => F.IN0
A[1] => F.IN0
A[2] => F.IN0
A[3] => F.IN0
A[4] => F.IN0
A[5] => F.IN0
A[6] => F.IN0
A[7] => F.IN0
A[8] => F.IN0
A[9] => F.IN0
A[10] => F.IN0
A[11] => F.IN0
B[0] => F.IN0
B[1] => F.IN0
B[2] => F.IN0
B[3] => F.IN0
B[4] => F.IN0
B[5] => F.IN0
B[6] => F.IN0
B[7] => F.IN0
B[8] => F.IN0
B[9] => F.IN0
B[10] => F.IN0
B[11] => F.IN0
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
s => F.IN1
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:myprocessor|reg_new:PC
D[0] => \bits:0:r.DATAIN
D[1] => \bits:1:r.DATAIN
D[2] => \bits:2:r.DATAIN
D[3] => \bits:3:r.DATAIN
D[4] => \bits:4:r.DATAIN
D[5] => \bits:5:r.DATAIN
D[6] => \bits:6:r.DATAIN
D[7] => \bits:7:r.DATAIN
D[8] => \bits:8:r.DATAIN
D[9] => \bits:9:r.DATAIN
D[10] => \bits:10:r.DATAIN
D[11] => \bits:11:r.DATAIN
clock => \bits:0:r.CLK
clock => \bits:1:r.CLK
clock => \bits:2:r.CLK
clock => \bits:3:r.CLK
clock => \bits:4:r.CLK
clock => \bits:5:r.CLK
clock => \bits:6:r.CLK
clock => \bits:7:r.CLK
clock => \bits:8:r.CLK
clock => \bits:9:r.CLK
clock => \bits:10:r.CLK
clock => \bits:11:r.CLK
clear => \bits:0:r.ACLR
clear => \bits:1:r.ACLR
clear => \bits:2:r.ACLR
clear => \bits:3:r.ACLR
clear => \bits:4:r.ACLR
clear => \bits:5:r.ACLR
clear => \bits:6:r.ACLR
clear => \bits:7:r.ACLR
clear => \bits:8:r.ACLR
clear => \bits:9:r.ACLR
clear => \bits:10:r.ACLR
clear => \bits:11:r.ACLR
enable => \bits:0:r.ENA
enable => \bits:1:r.ENA
enable => \bits:2:r.ENA
enable => \bits:3:r.ENA
enable => \bits:4:r.ENA
enable => \bits:5:r.ENA
enable => \bits:6:r.ENA
enable => \bits:7:r.ENA
enable => \bits:8:r.ENA
enable => \bits:9:r.ENA
enable => \bits:10:r.ENA
enable => \bits:11:r.ENA
Q[0] <= \bits:0:r.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= \bits:1:r.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= \bits:2:r.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= \bits:3:r.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= \bits:4:r.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= \bits:5:r.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= \bits:6:r.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= \bits:7:r.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= \bits:8:r.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= \bits:9:r.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= \bits:10:r.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= \bits:11:r.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|ps2:myps2
clock => fifo~12.CLK
clock => fifo~0.CLK
clock => fifo~1.CLK
clock => fifo~2.CLK
clock => fifo~3.CLK
clock => fifo~4.CLK
clock => fifo~5.CLK
clock => fifo~6.CLK
clock => fifo~7.CLK
clock => fifo~8.CLK
clock => fifo~9.CLK
clock => fifo~10.CLK
clock => fifo~11.CLK
clock => size[0].CLK
clock => size[1].CLK
clock => size[2].CLK
clock => size[3].CLK
clock => size[4].CLK
clock => size[5].CLK
clock => tail[0].CLK
clock => tail[1].CLK
clock => tail[2].CLK
clock => tail[3].CLK
clock => tail[4].CLK
clock => head[0].CLK
clock => head[1].CLK
clock => head[2].CLK
clock => head[3].CLK
clock => head[4].CLK
clock => shift.CLK
clock => prev_clock.CLK
clock => shift_reg[0].CLK
clock => shift_reg[1].CLK
clock => shift_reg[2].CLK
clock => shift_reg[3].CLK
clock => shift_reg[4].CLK
clock => shift_reg[5].CLK
clock => shift_reg[6].CLK
clock => shift_reg[7].CLK
clock => shift_reg[8].CLK
clock => fifo_write.CLK
clock => reading_key.CLK
clock => break_code.CLK
clock => bcount[0].CLK
clock => bcount[1].CLK
clock => bcount[2].CLK
clock => bcount[3].CLK
clock => fcount[0].CLK
clock => fcount[1].CLK
clock => fcount[2].CLK
clock => fcount[3].CLK
clock => fcount[4].CLK
clock => last_value.CLK
clock => ps2_clock_filtered.CLK
clock => fifo.CLK0
reset => fifo.OUTPUTSELECT
reset => size[0].ACLR
reset => size[1].ACLR
reset => size[2].ACLR
reset => size[3].ACLR
reset => size[4].ACLR
reset => size[5].ACLR
reset => tail[0].ACLR
reset => tail[1].ACLR
reset => tail[2].ACLR
reset => tail[3].ACLR
reset => tail[4].ACLR
reset => head[0].ACLR
reset => head[1].ACLR
reset => head[2].ACLR
reset => head[3].ACLR
reset => head[4].ACLR
reset => shift.ACLR
reset => prev_clock.PRESET
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => fifo_write.ACLR
reset => reading_key.ACLR
reset => break_code.ACLR
reset => bcount[0].ACLR
reset => bcount[1].ACLR
reset => bcount[2].ACLR
reset => bcount[3].ACLR
reset => fcount[0].ACLR
reset => fcount[1].ACLR
reset => fcount[2].ACLR
reset => fcount[3].ACLR
reset => fcount[4].ACLR
reset => last_value.ACLR
reset => ps2_clock_filtered.PRESET
acknowledge => process_2.IN1
acknowledge => process_2.IN1
ps2_clock => process_0.IN1
ps2_clock => last_value.DATAIN
ps2_data => shift_reg.DATAA
output[0] <= fifo.DATAOUT
output[1] <= fifo.DATAOUT1
output[2] <= fifo.DATAOUT2
output[3] <= fifo.DATAOUT3
output[4] <= fifo.DATAOUT4
output[5] <= fifo.DATAOUT5
output[6] <= fifo.DATAOUT6
output[7] <= <GND>
output[8] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|lcd:mylcd
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => mstart.CLK
clock => prestart.CLK
clock => lcd_en~reg0.CLK
clock => cdone.CLK
clock => lcd_rs~reg0.CLK
clock => lcd_data[0]~reg0.CLK
clock => lcd_data[1]~reg0.CLK
clock => lcd_data[2]~reg0.CLK
clock => lcd_data[3]~reg0.CLK
clock => lcd_data[4]~reg0.CLK
clock => lcd_data[5]~reg0.CLK
clock => lcd_data[6]~reg0.CLK
clock => lcd_data[7]~reg0.CLK
clock => cstart.CLK
clock => delay[0].CLK
clock => delay[1].CLK
clock => delay[2].CLK
clock => delay[3].CLK
clock => delay[4].CLK
clock => delay[5].CLK
clock => delay[6].CLK
clock => delay[7].CLK
clock => delay[8].CLK
clock => delay[9].CLK
clock => delay[10].CLK
clock => delay[11].CLK
clock => delay[12].CLK
clock => delay[13].CLK
clock => delay[14].CLK
clock => delay[15].CLK
clock => delay[16].CLK
clock => delay[17].CLK
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => buf_changed_ack.CLK
clock => line2[15][0].CLK
clock => line2[15][1].CLK
clock => line2[15][2].CLK
clock => line2[15][3].CLK
clock => line2[15][4].CLK
clock => line2[15][5].CLK
clock => line2[15][6].CLK
clock => line2[15][7].CLK
clock => line2[14][0].CLK
clock => line2[14][1].CLK
clock => line2[14][2].CLK
clock => line2[14][3].CLK
clock => line2[14][4].CLK
clock => line2[14][5].CLK
clock => line2[14][6].CLK
clock => line2[14][7].CLK
clock => line2[13][0].CLK
clock => line2[13][1].CLK
clock => line2[13][2].CLK
clock => line2[13][3].CLK
clock => line2[13][4].CLK
clock => line2[13][5].CLK
clock => line2[13][6].CLK
clock => line2[13][7].CLK
clock => line2[12][0].CLK
clock => line2[12][1].CLK
clock => line2[12][2].CLK
clock => line2[12][3].CLK
clock => line2[12][4].CLK
clock => line2[12][5].CLK
clock => line2[12][6].CLK
clock => line2[12][7].CLK
clock => line2[11][0].CLK
clock => line2[11][1].CLK
clock => line2[11][2].CLK
clock => line2[11][3].CLK
clock => line2[11][4].CLK
clock => line2[11][5].CLK
clock => line2[11][6].CLK
clock => line2[11][7].CLK
clock => line2[10][0].CLK
clock => line2[10][1].CLK
clock => line2[10][2].CLK
clock => line2[10][3].CLK
clock => line2[10][4].CLK
clock => line2[10][5].CLK
clock => line2[10][6].CLK
clock => line2[10][7].CLK
clock => line2[9][0].CLK
clock => line2[9][1].CLK
clock => line2[9][2].CLK
clock => line2[9][3].CLK
clock => line2[9][4].CLK
clock => line2[9][5].CLK
clock => line2[9][6].CLK
clock => line2[9][7].CLK
clock => line2[8][0].CLK
clock => line2[8][1].CLK
clock => line2[8][2].CLK
clock => line2[8][3].CLK
clock => line2[8][4].CLK
clock => line2[8][5].CLK
clock => line2[8][6].CLK
clock => line2[8][7].CLK
clock => line2[7][0].CLK
clock => line2[7][1].CLK
clock => line2[7][2].CLK
clock => line2[7][3].CLK
clock => line2[7][4].CLK
clock => line2[7][5].CLK
clock => line2[7][6].CLK
clock => line2[7][7].CLK
clock => line2[6][0].CLK
clock => line2[6][1].CLK
clock => line2[6][2].CLK
clock => line2[6][3].CLK
clock => line2[6][4].CLK
clock => line2[6][5].CLK
clock => line2[6][6].CLK
clock => line2[6][7].CLK
clock => line2[5][0].CLK
clock => line2[5][1].CLK
clock => line2[5][2].CLK
clock => line2[5][3].CLK
clock => line2[5][4].CLK
clock => line2[5][5].CLK
clock => line2[5][6].CLK
clock => line2[5][7].CLK
clock => line2[4][0].CLK
clock => line2[4][1].CLK
clock => line2[4][2].CLK
clock => line2[4][3].CLK
clock => line2[4][4].CLK
clock => line2[4][5].CLK
clock => line2[4][6].CLK
clock => line2[4][7].CLK
clock => line2[3][0].CLK
clock => line2[3][1].CLK
clock => line2[3][2].CLK
clock => line2[3][3].CLK
clock => line2[3][4].CLK
clock => line2[3][5].CLK
clock => line2[3][6].CLK
clock => line2[3][7].CLK
clock => line2[2][0].CLK
clock => line2[2][1].CLK
clock => line2[2][2].CLK
clock => line2[2][3].CLK
clock => line2[2][4].CLK
clock => line2[2][5].CLK
clock => line2[2][6].CLK
clock => line2[2][7].CLK
clock => line2[1][0].CLK
clock => line2[1][1].CLK
clock => line2[1][2].CLK
clock => line2[1][3].CLK
clock => line2[1][4].CLK
clock => line2[1][5].CLK
clock => line2[1][6].CLK
clock => line2[1][7].CLK
clock => line2[0][0].CLK
clock => line2[0][1].CLK
clock => line2[0][2].CLK
clock => line2[0][3].CLK
clock => line2[0][4].CLK
clock => line2[0][5].CLK
clock => line2[0][6].CLK
clock => line2[0][7].CLK
clock => line1[15][0].CLK
clock => line1[15][1].CLK
clock => line1[15][2].CLK
clock => line1[15][3].CLK
clock => line1[15][4].CLK
clock => line1[15][5].CLK
clock => line1[15][6].CLK
clock => line1[15][7].CLK
clock => line1[14][0].CLK
clock => line1[14][1].CLK
clock => line1[14][2].CLK
clock => line1[14][3].CLK
clock => line1[14][4].CLK
clock => line1[14][5].CLK
clock => line1[14][6].CLK
clock => line1[14][7].CLK
clock => line1[13][0].CLK
clock => line1[13][1].CLK
clock => line1[13][2].CLK
clock => line1[13][3].CLK
clock => line1[13][4].CLK
clock => line1[13][5].CLK
clock => line1[13][6].CLK
clock => line1[13][7].CLK
clock => line1[12][0].CLK
clock => line1[12][1].CLK
clock => line1[12][2].CLK
clock => line1[12][3].CLK
clock => line1[12][4].CLK
clock => line1[12][5].CLK
clock => line1[12][6].CLK
clock => line1[12][7].CLK
clock => line1[11][0].CLK
clock => line1[11][1].CLK
clock => line1[11][2].CLK
clock => line1[11][3].CLK
clock => line1[11][4].CLK
clock => line1[11][5].CLK
clock => line1[11][6].CLK
clock => line1[11][7].CLK
clock => line1[10][0].CLK
clock => line1[10][1].CLK
clock => line1[10][2].CLK
clock => line1[10][3].CLK
clock => line1[10][4].CLK
clock => line1[10][5].CLK
clock => line1[10][6].CLK
clock => line1[10][7].CLK
clock => line1[9][0].CLK
clock => line1[9][1].CLK
clock => line1[9][2].CLK
clock => line1[9][3].CLK
clock => line1[9][4].CLK
clock => line1[9][5].CLK
clock => line1[9][6].CLK
clock => line1[9][7].CLK
clock => line1[8][0].CLK
clock => line1[8][1].CLK
clock => line1[8][2].CLK
clock => line1[8][3].CLK
clock => line1[8][4].CLK
clock => line1[8][5].CLK
clock => line1[8][6].CLK
clock => line1[8][7].CLK
clock => line1[7][0].CLK
clock => line1[7][1].CLK
clock => line1[7][2].CLK
clock => line1[7][3].CLK
clock => line1[7][4].CLK
clock => line1[7][5].CLK
clock => line1[7][6].CLK
clock => line1[7][7].CLK
clock => line1[6][0].CLK
clock => line1[6][1].CLK
clock => line1[6][2].CLK
clock => line1[6][3].CLK
clock => line1[6][4].CLK
clock => line1[6][5].CLK
clock => line1[6][6].CLK
clock => line1[6][7].CLK
clock => line1[5][0].CLK
clock => line1[5][1].CLK
clock => line1[5][2].CLK
clock => line1[5][3].CLK
clock => line1[5][4].CLK
clock => line1[5][5].CLK
clock => line1[5][6].CLK
clock => line1[5][7].CLK
clock => line1[4][0].CLK
clock => line1[4][1].CLK
clock => line1[4][2].CLK
clock => line1[4][3].CLK
clock => line1[4][4].CLK
clock => line1[4][5].CLK
clock => line1[4][6].CLK
clock => line1[4][7].CLK
clock => line1[3][0].CLK
clock => line1[3][1].CLK
clock => line1[3][2].CLK
clock => line1[3][3].CLK
clock => line1[3][4].CLK
clock => line1[3][5].CLK
clock => line1[3][6].CLK
clock => line1[3][7].CLK
clock => line1[2][0].CLK
clock => line1[2][1].CLK
clock => line1[2][2].CLK
clock => line1[2][3].CLK
clock => line1[2][4].CLK
clock => line1[2][5].CLK
clock => line1[2][6].CLK
clock => line1[2][7].CLK
clock => line1[1][0].CLK
clock => line1[1][1].CLK
clock => line1[1][2].CLK
clock => line1[1][3].CLK
clock => line1[1][4].CLK
clock => line1[1][5].CLK
clock => line1[1][6].CLK
clock => line1[1][7].CLK
clock => line1[0][0].CLK
clock => line1[0][1].CLK
clock => line1[0][2].CLK
clock => line1[0][3].CLK
clock => line1[0][4].CLK
clock => line1[0][5].CLK
clock => line1[0][6].CLK
clock => line1[0][7].CLK
clock => ptr[0].CLK
clock => ptr[1].CLK
clock => ptr[2].CLK
clock => ptr[3].CLK
clock => printed_crlf.CLK
clock => buf_changed.CLK
clock => state2~5.DATAIN
clock => state1~5.DATAIN
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => mstart.ACLR
reset => prestart.ACLR
reset => lcd_en~reg0.ACLR
reset => cdone.ACLR
reset => lcd_rs~reg0.ACLR
reset => lcd_data[0]~reg0.ACLR
reset => lcd_data[1]~reg0.ACLR
reset => lcd_data[2]~reg0.ACLR
reset => lcd_data[3]~reg0.ACLR
reset => lcd_data[4]~reg0.ACLR
reset => lcd_data[5]~reg0.ACLR
reset => lcd_data[6]~reg0.ACLR
reset => lcd_data[7]~reg0.ACLR
reset => cstart.ACLR
reset => delay[0].ACLR
reset => delay[1].ACLR
reset => delay[2].ACLR
reset => delay[3].ACLR
reset => delay[4].ACLR
reset => delay[5].ACLR
reset => delay[6].ACLR
reset => delay[7].ACLR
reset => delay[8].ACLR
reset => delay[9].ACLR
reset => delay[10].ACLR
reset => delay[11].ACLR
reset => delay[12].ACLR
reset => delay[13].ACLR
reset => delay[14].ACLR
reset => delay[15].ACLR
reset => delay[16].ACLR
reset => delay[17].ACLR
reset => index[0].ACLR
reset => index[1].ACLR
reset => index[2].ACLR
reset => index[3].ACLR
reset => index[4].ACLR
reset => index[5].ACLR
reset => buf_changed_ack.ACLR
reset => line2[15][0].ACLR
reset => line2[15][1].ACLR
reset => line2[15][2].ACLR
reset => line2[15][3].ACLR
reset => line2[15][4].ACLR
reset => line2[15][5].PRESET
reset => line2[15][6].ACLR
reset => line2[15][7].ACLR
reset => line2[14][0].ACLR
reset => line2[14][1].ACLR
reset => line2[14][2].ACLR
reset => line2[14][3].ACLR
reset => line2[14][4].ACLR
reset => line2[14][5].PRESET
reset => line2[14][6].ACLR
reset => line2[14][7].ACLR
reset => line2[13][0].ACLR
reset => line2[13][1].ACLR
reset => line2[13][2].ACLR
reset => line2[13][3].ACLR
reset => line2[13][4].ACLR
reset => line2[13][5].PRESET
reset => line2[13][6].ACLR
reset => line2[13][7].ACLR
reset => line2[12][0].ACLR
reset => line2[12][1].ACLR
reset => line2[12][2].ACLR
reset => line2[12][3].ACLR
reset => line2[12][4].ACLR
reset => line2[12][5].PRESET
reset => line2[12][6].ACLR
reset => line2[12][7].ACLR
reset => line2[11][0].ACLR
reset => line2[11][1].ACLR
reset => line2[11][2].ACLR
reset => line2[11][3].ACLR
reset => line2[11][4].ACLR
reset => line2[11][5].PRESET
reset => line2[11][6].ACLR
reset => line2[11][7].ACLR
reset => line2[10][0].ACLR
reset => line2[10][1].ACLR
reset => line2[10][2].ACLR
reset => line2[10][3].ACLR
reset => line2[10][4].ACLR
reset => line2[10][5].PRESET
reset => line2[10][6].ACLR
reset => line2[10][7].ACLR
reset => line2[9][0].ACLR
reset => line2[9][1].ACLR
reset => line2[9][2].ACLR
reset => line2[9][3].ACLR
reset => line2[9][4].ACLR
reset => line2[9][5].PRESET
reset => line2[9][6].ACLR
reset => line2[9][7].ACLR
reset => line2[8][0].ACLR
reset => line2[8][1].ACLR
reset => line2[8][2].ACLR
reset => line2[8][3].ACLR
reset => line2[8][4].ACLR
reset => line2[8][5].PRESET
reset => line2[8][6].ACLR
reset => line2[8][7].ACLR
reset => line2[7][0].ACLR
reset => line2[7][1].ACLR
reset => line2[7][2].ACLR
reset => line2[7][3].ACLR
reset => line2[7][4].ACLR
reset => line2[7][5].PRESET
reset => line2[7][6].ACLR
reset => line2[7][7].ACLR
reset => line2[6][0].ACLR
reset => line2[6][1].ACLR
reset => line2[6][2].ACLR
reset => line2[6][3].ACLR
reset => line2[6][4].ACLR
reset => line2[6][5].PRESET
reset => line2[6][6].ACLR
reset => line2[6][7].ACLR
reset => line2[5][0].ACLR
reset => line2[5][1].ACLR
reset => line2[5][2].ACLR
reset => line2[5][3].ACLR
reset => line2[5][4].ACLR
reset => line2[5][5].PRESET
reset => line2[5][6].ACLR
reset => line2[5][7].ACLR
reset => line2[4][0].ACLR
reset => line2[4][1].ACLR
reset => line2[4][2].ACLR
reset => line2[4][3].ACLR
reset => line2[4][4].ACLR
reset => line2[4][5].PRESET
reset => line2[4][6].ACLR
reset => line2[4][7].ACLR
reset => line2[3][0].ACLR
reset => line2[3][1].ACLR
reset => line2[3][2].ACLR
reset => line2[3][3].ACLR
reset => line2[3][4].ACLR
reset => line2[3][5].PRESET
reset => line2[3][6].ACLR
reset => line2[3][7].ACLR
reset => line2[2][0].ACLR
reset => line2[2][1].ACLR
reset => line2[2][2].ACLR
reset => line2[2][3].ACLR
reset => line2[2][4].ACLR
reset => line2[2][5].PRESET
reset => line2[2][6].ACLR
reset => line2[2][7].ACLR
reset => line2[1][0].ACLR
reset => line2[1][1].ACLR
reset => line2[1][2].ACLR
reset => line2[1][3].ACLR
reset => line2[1][4].ACLR
reset => line2[1][5].PRESET
reset => line2[1][6].ACLR
reset => line2[1][7].ACLR
reset => line2[0][0].ACLR
reset => line2[0][1].ACLR
reset => line2[0][2].ACLR
reset => line2[0][3].ACLR
reset => line2[0][4].ACLR
reset => line2[0][5].PRESET
reset => line2[0][6].ACLR
reset => line2[0][7].ACLR
reset => line1[15][0].ACLR
reset => line1[15][1].ACLR
reset => line1[15][2].ACLR
reset => line1[15][3].ACLR
reset => line1[15][4].ACLR
reset => line1[15][5].PRESET
reset => line1[15][6].ACLR
reset => line1[15][7].ACLR
reset => line1[14][0].ACLR
reset => line1[14][1].ACLR
reset => line1[14][2].ACLR
reset => line1[14][3].ACLR
reset => line1[14][4].ACLR
reset => line1[14][5].PRESET
reset => line1[14][6].ACLR
reset => line1[14][7].ACLR
reset => line1[13][0].ACLR
reset => line1[13][1].ACLR
reset => line1[13][2].ACLR
reset => line1[13][3].ACLR
reset => line1[13][4].ACLR
reset => line1[13][5].PRESET
reset => line1[13][6].ACLR
reset => line1[13][7].ACLR
reset => line1[12][0].ACLR
reset => line1[12][1].ACLR
reset => line1[12][2].ACLR
reset => line1[12][3].ACLR
reset => line1[12][4].ACLR
reset => line1[12][5].PRESET
reset => line1[12][6].ACLR
reset => line1[12][7].ACLR
reset => line1[11][0].ACLR
reset => line1[11][1].ACLR
reset => line1[11][2].ACLR
reset => line1[11][3].ACLR
reset => line1[11][4].ACLR
reset => line1[11][5].PRESET
reset => line1[11][6].ACLR
reset => line1[11][7].ACLR
reset => line1[10][0].ACLR
reset => line1[10][1].ACLR
reset => line1[10][2].ACLR
reset => line1[10][3].ACLR
reset => line1[10][4].ACLR
reset => line1[10][5].PRESET
reset => line1[10][6].ACLR
reset => line1[10][7].ACLR
reset => line1[9][0].ACLR
reset => line1[9][1].ACLR
reset => line1[9][2].ACLR
reset => line1[9][3].ACLR
reset => line1[9][4].ACLR
reset => line1[9][5].PRESET
reset => line1[9][6].ACLR
reset => line1[9][7].ACLR
reset => line1[8][0].ACLR
reset => line1[8][1].ACLR
reset => line1[8][2].ACLR
reset => line1[8][3].ACLR
reset => line1[8][4].ACLR
reset => line1[8][5].PRESET
reset => line1[8][6].ACLR
reset => line1[8][7].ACLR
reset => line1[7][0].ACLR
reset => line1[7][1].ACLR
reset => line1[7][2].ACLR
reset => line1[7][3].ACLR
reset => line1[7][4].ACLR
reset => line1[7][5].PRESET
reset => line1[7][6].ACLR
reset => line1[7][7].ACLR
reset => line1[6][0].ACLR
reset => line1[6][1].ACLR
reset => line1[6][2].ACLR
reset => line1[6][3].ACLR
reset => line1[6][4].ACLR
reset => line1[6][5].PRESET
reset => line1[6][6].ACLR
reset => line1[6][7].ACLR
reset => line1[5][0].ACLR
reset => line1[5][1].ACLR
reset => line1[5][2].ACLR
reset => line1[5][3].ACLR
reset => line1[5][4].ACLR
reset => line1[5][5].PRESET
reset => line1[5][6].ACLR
reset => line1[5][7].ACLR
reset => line1[4][0].ACLR
reset => line1[4][1].ACLR
reset => line1[4][2].ACLR
reset => line1[4][3].ACLR
reset => line1[4][4].ACLR
reset => line1[4][5].PRESET
reset => line1[4][6].ACLR
reset => line1[4][7].ACLR
reset => line1[3][0].ACLR
reset => line1[3][1].ACLR
reset => line1[3][2].ACLR
reset => line1[3][3].ACLR
reset => line1[3][4].ACLR
reset => line1[3][5].PRESET
reset => line1[3][6].ACLR
reset => line1[3][7].ACLR
reset => line1[2][0].ACLR
reset => line1[2][1].ACLR
reset => line1[2][2].ACLR
reset => line1[2][3].ACLR
reset => line1[2][4].ACLR
reset => line1[2][5].PRESET
reset => line1[2][6].ACLR
reset => line1[2][7].ACLR
reset => line1[1][0].ACLR
reset => line1[1][1].ACLR
reset => line1[1][2].ACLR
reset => line1[1][3].ACLR
reset => line1[1][4].ACLR
reset => line1[1][5].PRESET
reset => line1[1][6].ACLR
reset => line1[1][7].ACLR
reset => line1[0][0].ACLR
reset => line1[0][1].ACLR
reset => line1[0][2].ACLR
reset => line1[0][3].ACLR
reset => line1[0][4].ACLR
reset => line1[0][5].PRESET
reset => line1[0][6].ACLR
reset => line1[0][7].ACLR
reset => ptr[0].ACLR
reset => ptr[1].ACLR
reset => ptr[2].ACLR
reset => ptr[3].ACLR
reset => printed_crlf.ACLR
reset => buf_changed.ACLR
reset => state2~7.DATAIN
reset => state1~7.DATAIN
write_en => buf_changed.OUTPUTSELECT
write_en => printed_crlf.ENA
write_en => ptr[3].ENA
write_en => ptr[2].ENA
write_en => ptr[1].ENA
write_en => ptr[0].ENA
write_en => line1[0][7].ENA
write_en => line1[0][6].ENA
write_en => line1[0][5].ENA
write_en => line1[0][4].ENA
write_en => line1[0][3].ENA
write_en => line1[0][2].ENA
write_en => line1[0][1].ENA
write_en => line1[0][0].ENA
write_en => line1[1][7].ENA
write_en => line1[1][6].ENA
write_en => line1[1][5].ENA
write_en => line1[1][4].ENA
write_en => line1[1][3].ENA
write_en => line1[1][2].ENA
write_en => line1[1][1].ENA
write_en => line1[1][0].ENA
write_en => line1[2][7].ENA
write_en => line1[2][6].ENA
write_en => line1[2][5].ENA
write_en => line1[2][4].ENA
write_en => line1[2][3].ENA
write_en => line1[2][2].ENA
write_en => line1[2][1].ENA
write_en => line1[2][0].ENA
write_en => line1[3][7].ENA
write_en => line1[3][6].ENA
write_en => line1[3][5].ENA
write_en => line1[3][4].ENA
write_en => line1[3][3].ENA
write_en => line1[3][2].ENA
write_en => line1[3][1].ENA
write_en => line1[3][0].ENA
write_en => line1[4][7].ENA
write_en => line1[4][6].ENA
write_en => line1[4][5].ENA
write_en => line1[4][4].ENA
write_en => line1[4][3].ENA
write_en => line1[4][2].ENA
write_en => line1[4][1].ENA
write_en => line1[4][0].ENA
write_en => line1[5][7].ENA
write_en => line1[5][6].ENA
write_en => line1[5][5].ENA
write_en => line1[5][4].ENA
write_en => line1[5][3].ENA
write_en => line1[5][2].ENA
write_en => line1[5][1].ENA
write_en => line1[5][0].ENA
write_en => line1[6][7].ENA
write_en => line1[6][6].ENA
write_en => line1[6][5].ENA
write_en => line1[6][4].ENA
write_en => line1[6][3].ENA
write_en => line1[6][2].ENA
write_en => line1[6][1].ENA
write_en => line1[6][0].ENA
write_en => line1[7][7].ENA
write_en => line1[7][6].ENA
write_en => line1[7][5].ENA
write_en => line1[7][4].ENA
write_en => line1[7][3].ENA
write_en => line1[7][2].ENA
write_en => line1[7][1].ENA
write_en => line1[7][0].ENA
write_en => line1[8][7].ENA
write_en => line1[8][6].ENA
write_en => line1[8][5].ENA
write_en => line1[8][4].ENA
write_en => line1[8][3].ENA
write_en => line1[8][2].ENA
write_en => line1[8][1].ENA
write_en => line1[8][0].ENA
write_en => line1[9][7].ENA
write_en => line1[9][6].ENA
write_en => line1[9][5].ENA
write_en => line1[9][4].ENA
write_en => line1[9][3].ENA
write_en => line1[9][2].ENA
write_en => line1[9][1].ENA
write_en => line1[9][0].ENA
write_en => line1[10][7].ENA
write_en => line1[10][6].ENA
write_en => line1[10][5].ENA
write_en => line1[10][4].ENA
write_en => line1[10][3].ENA
write_en => line1[10][2].ENA
write_en => line1[10][1].ENA
write_en => line1[10][0].ENA
write_en => line1[11][7].ENA
write_en => line1[11][6].ENA
write_en => line1[11][5].ENA
write_en => line1[11][4].ENA
write_en => line1[11][3].ENA
write_en => line1[11][2].ENA
write_en => line1[11][1].ENA
write_en => line1[11][0].ENA
write_en => line1[12][7].ENA
write_en => line1[12][6].ENA
write_en => line1[12][5].ENA
write_en => line1[12][4].ENA
write_en => line1[12][3].ENA
write_en => line1[12][2].ENA
write_en => line1[12][1].ENA
write_en => line1[12][0].ENA
write_en => line1[13][7].ENA
write_en => line1[13][6].ENA
write_en => line1[13][5].ENA
write_en => line1[13][4].ENA
write_en => line1[13][3].ENA
write_en => line1[13][2].ENA
write_en => line1[13][1].ENA
write_en => line1[13][0].ENA
write_en => line1[14][7].ENA
write_en => line1[14][6].ENA
write_en => line1[14][5].ENA
write_en => line1[14][4].ENA
write_en => line1[14][3].ENA
write_en => line1[14][2].ENA
write_en => line1[14][1].ENA
write_en => line1[14][0].ENA
write_en => line1[15][7].ENA
write_en => line1[15][6].ENA
write_en => line1[15][5].ENA
write_en => line1[15][4].ENA
write_en => line1[15][3].ENA
write_en => line1[15][2].ENA
write_en => line1[15][1].ENA
write_en => line1[15][0].ENA
write_en => line2[0][7].ENA
write_en => line2[0][6].ENA
write_en => line2[0][5].ENA
write_en => line2[0][4].ENA
write_en => line2[0][3].ENA
write_en => line2[0][2].ENA
write_en => line2[0][1].ENA
write_en => line2[0][0].ENA
write_en => line2[1][7].ENA
write_en => line2[1][6].ENA
write_en => line2[1][5].ENA
write_en => line2[1][4].ENA
write_en => line2[1][3].ENA
write_en => line2[1][2].ENA
write_en => line2[1][1].ENA
write_en => line2[1][0].ENA
write_en => line2[2][7].ENA
write_en => line2[2][6].ENA
write_en => line2[2][5].ENA
write_en => line2[2][4].ENA
write_en => line2[2][3].ENA
write_en => line2[2][2].ENA
write_en => line2[2][1].ENA
write_en => line2[2][0].ENA
write_en => line2[3][7].ENA
write_en => line2[3][6].ENA
write_en => line2[3][5].ENA
write_en => line2[3][4].ENA
write_en => line2[3][3].ENA
write_en => line2[3][2].ENA
write_en => line2[3][1].ENA
write_en => line2[3][0].ENA
write_en => line2[4][7].ENA
write_en => line2[4][6].ENA
write_en => line2[4][5].ENA
write_en => line2[4][4].ENA
write_en => line2[4][3].ENA
write_en => line2[4][2].ENA
write_en => line2[4][1].ENA
write_en => line2[4][0].ENA
write_en => line2[5][7].ENA
write_en => line2[5][6].ENA
write_en => line2[5][5].ENA
write_en => line2[5][4].ENA
write_en => line2[5][3].ENA
write_en => line2[5][2].ENA
write_en => line2[5][1].ENA
write_en => line2[5][0].ENA
write_en => line2[6][7].ENA
write_en => line2[6][6].ENA
write_en => line2[6][5].ENA
write_en => line2[6][4].ENA
write_en => line2[6][3].ENA
write_en => line2[6][2].ENA
write_en => line2[6][1].ENA
write_en => line2[6][0].ENA
write_en => line2[7][7].ENA
write_en => line2[7][6].ENA
write_en => line2[7][5].ENA
write_en => line2[7][4].ENA
write_en => line2[7][3].ENA
write_en => line2[7][2].ENA
write_en => line2[7][1].ENA
write_en => line2[7][0].ENA
write_en => line2[8][7].ENA
write_en => line2[8][6].ENA
write_en => line2[8][5].ENA
write_en => line2[8][4].ENA
write_en => line2[8][3].ENA
write_en => line2[8][2].ENA
write_en => line2[8][1].ENA
write_en => line2[8][0].ENA
write_en => line2[9][7].ENA
write_en => line2[9][6].ENA
write_en => line2[9][5].ENA
write_en => line2[9][4].ENA
write_en => line2[9][3].ENA
write_en => line2[9][2].ENA
write_en => line2[9][1].ENA
write_en => line2[9][0].ENA
write_en => line2[10][7].ENA
write_en => line2[10][6].ENA
write_en => line2[10][5].ENA
write_en => line2[10][4].ENA
write_en => line2[10][3].ENA
write_en => line2[10][2].ENA
write_en => line2[10][1].ENA
write_en => line2[10][0].ENA
write_en => line2[11][7].ENA
write_en => line2[11][6].ENA
write_en => line2[11][5].ENA
write_en => line2[11][4].ENA
write_en => line2[11][3].ENA
write_en => line2[11][2].ENA
write_en => line2[11][1].ENA
write_en => line2[11][0].ENA
write_en => line2[12][7].ENA
write_en => line2[12][6].ENA
write_en => line2[12][5].ENA
write_en => line2[12][4].ENA
write_en => line2[12][3].ENA
write_en => line2[12][2].ENA
write_en => line2[12][1].ENA
write_en => line2[12][0].ENA
write_en => line2[13][7].ENA
write_en => line2[13][6].ENA
write_en => line2[13][5].ENA
write_en => line2[13][4].ENA
write_en => line2[13][3].ENA
write_en => line2[13][2].ENA
write_en => line2[13][1].ENA
write_en => line2[13][0].ENA
write_en => line2[14][7].ENA
write_en => line2[14][6].ENA
write_en => line2[14][5].ENA
write_en => line2[14][4].ENA
write_en => line2[14][3].ENA
write_en => line2[14][2].ENA
write_en => line2[14][1].ENA
write_en => line2[14][0].ENA
write_en => line2[15][7].ENA
write_en => line2[15][6].ENA
write_en => line2[15][5].ENA
write_en => line2[15][4].ENA
write_en => line2[15][3].ENA
write_en => line2[15][2].ENA
write_en => line2[15][1].ENA
write_en => line2[15][0].ENA
data[0] => LessThan0.IN16
data[0] => LessThan1.IN16
data[0] => Equal0.IN15
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[0] => line2.DATAB
data[1] => LessThan0.IN15
data[1] => LessThan1.IN15
data[1] => Equal0.IN14
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[1] => line2.DATAB
data[2] => LessThan0.IN14
data[2] => LessThan1.IN14
data[2] => Equal0.IN13
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[2] => line2.DATAB
data[3] => LessThan0.IN13
data[3] => LessThan1.IN13
data[3] => Equal0.IN12
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[3] => line2.DATAB
data[4] => LessThan0.IN12
data[4] => LessThan1.IN12
data[4] => Equal0.IN11
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[4] => line2.DATAB
data[5] => LessThan0.IN11
data[5] => LessThan1.IN11
data[5] => Equal0.IN10
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[5] => line2.DATAB
data[6] => LessThan0.IN10
data[6] => LessThan1.IN10
data[6] => Equal0.IN9
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[6] => line2.DATAB
data[7] => LessThan0.IN9
data[7] => LessThan1.IN9
data[7] => Equal0.IN8
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
data[7] => line2.DATAB
lcd_data[0] <= lcd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[1] <= lcd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[2] <= lcd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[3] <= lcd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[4] <= lcd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[5] <= lcd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[6] <= lcd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[7] <= lcd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rw <= <GND>
lcd_en <= lcd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rs <= lcd_rs~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_on <= <VCC>
lcd_blon <= <VCC>


