#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                   0.000     0.000
input external delay                                                                                                   0.000     0.000
b3.inpad[0] (.input)                                                                                                   0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                                                           0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                                               10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                                      0.000    10.958
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    12.263
b3_LUT2_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                            0.000    12.263
b3_LUT2_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                             1.462    13.725
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000    13.725
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    15.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                0.000    15.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.549    16.580
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                                            0.000    16.580
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                             1.462    18.042
pulse_remain_dff_Q_1.QD[0] (Q_FRAG)                                                                                    0.000    18.042
data arrival time                                                                                                               18.042

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
pulse_remain_dff_Q_1.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
clock uncertainty                                                                                                      0.000     0.000
cell setup time                                                                                                        0.105     0.105
data required time                                                                                                               0.105
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               0.105
data arrival time                                                                                                              -18.042
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -17.937


#Path 2
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                   0.000     0.000
input external delay                                                                                                   0.000     0.000
b3.inpad[0] (.input)                                                                                                   0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                                                           0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                                               10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                                      0.000    10.958
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    12.263
b3_LUT2_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                            0.000    12.263
b3_LUT2_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                             1.462    13.725
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000    13.725
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    15.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                0.000    15.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.549    16.580
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.t_frag.XSL[0] (T_FRAG)                                            0.000    16.580
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                             1.462    18.042
pulse_remain_dff_Q_7.QD[0] (Q_FRAG)                                                                                    0.000    18.042
data arrival time                                                                                                               18.042

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
pulse_remain_dff_Q_7.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
clock uncertainty                                                                                                      0.000     0.000
cell setup time                                                                                                        0.105     0.105
data required time                                                                                                               0.105
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               0.105
data arrival time                                                                                                              -18.042
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -17.937


#Path 3
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                   0.000     0.000
input external delay                                                                                                   0.000     0.000
b3.inpad[0] (.input)                                                                                                   0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                                                           0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                                               10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                                      0.000    10.958
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    12.263
b3_LUT2_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                            0.000    12.263
b3_LUT2_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                             1.462    13.725
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000    13.725
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    15.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                0.000    15.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.549    16.580
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.t_frag.XSL[0] (T_FRAG)                                            0.000    16.580
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                             1.462    18.042
pulse_remain_dff_Q_8.QD[0] (Q_FRAG)                                                                                    0.000    18.042
data arrival time                                                                                                               18.042

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
clock uncertainty                                                                                                      0.000     0.000
cell setup time                                                                                                        0.105     0.105
data required time                                                                                                               0.105
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               0.105
data arrival time                                                                                                              -18.042
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -17.937


#Path 4
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                   0.000     0.000
input external delay                                                                                                   0.000     0.000
b3.inpad[0] (.input)                                                                                                   0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                                                           0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                                               10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                                      0.000    10.958
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    12.263
b3_LUT2_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                            0.000    12.263
b3_LUT2_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                             1.462    13.725
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000    13.725
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    15.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                0.000    15.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.549    16.580
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.t_frag.XSL[0] (T_FRAG)                                            0.000    16.580
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                             1.462    18.042
pulse_remain_dff_Q_9.QD[0] (Q_FRAG)                                                                                    0.000    18.042
data arrival time                                                                                                               18.042

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
pulse_remain_dff_Q_9.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
clock uncertainty                                                                                                      0.000     0.000
cell setup time                                                                                                        0.105     0.105
data required time                                                                                                               0.105
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               0.105
data arrival time                                                                                                              -18.042
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -17.937


#Path 5
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                   0.000     0.000
input external delay                                                                                                   0.000     0.000
b3.inpad[0] (.input)                                                                                                   0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                                                           0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                                               10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                                      0.000    10.958
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    12.263
b3_LUT2_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                            0.000    12.263
b3_LUT2_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                             1.462    13.725
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000    13.725
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    15.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                0.000    15.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.549    16.580
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.t_frag.XSL[0] (T_FRAG)                                            0.000    16.580
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                             1.462    18.042
pulse_remain_dff_Q_11.QD[0] (Q_FRAG)                                                                                   0.000    18.042
data arrival time                                                                                                               18.042

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
pulse_remain_dff_Q_11.QCK[0] (Q_FRAG)                                                                                  0.000     0.000
clock uncertainty                                                                                                      0.000     0.000
cell setup time                                                                                                        0.105     0.105
data required time                                                                                                               0.105
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               0.105
data arrival time                                                                                                              -18.042
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -17.937


#Path 6
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                   0.000     0.000
input external delay                                                                                                   0.000     0.000
b3.inpad[0] (.input)                                                                                                   0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                                                           0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                                               10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                                      0.000    10.958
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    12.263
b3_LUT2_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                            0.000    12.263
b3_LUT2_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                             1.462    13.725
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000    13.725
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    15.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                0.000    15.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.549    16.580
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.t_frag.XSL[0] (T_FRAG)                                            0.000    16.580
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                             1.462    18.042
pulse_remain_dff_Q_14.QD[0] (Q_FRAG)                                                                                   0.000    18.042
data arrival time                                                                                                               18.042

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
pulse_remain_dff_Q_14.QCK[0] (Q_FRAG)                                                                                  0.000     0.000
clock uncertainty                                                                                                      0.000     0.000
cell setup time                                                                                                        0.105     0.105
data required time                                                                                                               0.105
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               0.105
data arrival time                                                                                                              -18.042
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -17.937


#Path 7
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                   0.000     0.000
input external delay                                                                                                   0.000     0.000
b3.inpad[0] (.input)                                                                                                   0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                                                           0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                                               10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                                      0.000    10.958
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    12.263
b3_LUT2_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                            0.000    12.263
b3_LUT2_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                             1.462    13.725
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000    13.725
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    15.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                0.000    15.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.549    16.580
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.t_frag.XSL[0] (T_FRAG)                                            0.000    16.580
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                             1.462    18.042
pulse_remain_dff_Q_3.QD[0] (Q_FRAG)                                                                                    0.000    18.042
data arrival time                                                                                                               18.042

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
pulse_remain_dff_Q_3.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
clock uncertainty                                                                                                      0.000     0.000
cell setup time                                                                                                        0.105     0.105
data required time                                                                                                               0.105
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               0.105
data arrival time                                                                                                              -18.042
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -17.937


#Path 8
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                   0.000     0.000
input external delay                                                                                                   0.000     0.000
b3.inpad[0] (.input)                                                                                                   0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                                                           0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                                               10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                                      0.000    10.958
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    12.263
b3_LUT2_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                            0.000    12.263
b3_LUT2_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                             1.462    13.725
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000    13.725
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    15.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                0.000    15.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.549    16.580
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.t_frag.XSL[0] (T_FRAG)                                            0.000    16.580
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                             1.462    18.042
pulse_remain_dff_Q_2.QD[0] (Q_FRAG)                                                                                    0.000    18.042
data arrival time                                                                                                               18.042

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
pulse_remain_dff_Q_2.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
clock uncertainty                                                                                                      0.000     0.000
cell setup time                                                                                                        0.105     0.105
data required time                                                                                                               0.105
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               0.105
data arrival time                                                                                                              -18.042
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -17.937


#Path 9
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                 0.000     0.000
input external delay                                                                                                 0.000     0.000
b3.inpad[0] (.input)                                                                                                 0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                                                         0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                                             10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                                    0.000    10.958
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    12.263
b3_LUT2_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                          0.000    12.263
b3_LUT2_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                           1.462    13.725
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000    13.725
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    15.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                0.000    15.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.549    16.580
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.t_frag.XSL[0] (T_FRAG)                                            0.000    16.580
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                             1.462    18.042
pulse_remain_dff_Q.QD[0] (Q_FRAG)                                                                                    0.000    18.042
data arrival time                                                                                                             18.042

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
pulse_remain_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                            -18.042
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -17.937


#Path 10
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                   0.000     0.000
input external delay                                                                                                   0.000     0.000
b3.inpad[0] (.input)                                                                                                   0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                                                           0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                                               10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                                                      0.000    10.958
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                                                       1.305    12.263
b3_LUT2_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                            0.000    12.263
b3_LUT2_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                             1.462    13.725
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000    13.725
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    15.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                0.000    15.031
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                 1.549    16.580
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.t_frag.XAB[0] (T_FRAG)                                            0.000    16.580
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                             1.305    17.885
pulse_remain_dff_Q_15.QD[0] (Q_FRAG)                                                                                   0.000    17.885
data arrival time                                                                                                               17.885

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
pulse_remain_dff_Q_15.QCK[0] (Q_FRAG)                                                                                  0.000     0.000
clock uncertainty                                                                                                      0.000     0.000
cell setup time                                                                                                        0.105     0.105
data required time                                                                                                               0.105
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               0.105
data arrival time                                                                                                              -17.885
--------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -17.780


#Path 11
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                     0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
b3.inpad[0] (.input)                                                                   0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                           0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                               10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                      0.000    10.958
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                       1.305    12.263
b3_LUT2_I1_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                            0.000    12.263
b3_LUT2_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                             1.605    13.869
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.t_frag.XA1[0] (T_FRAG)                                 0.000    13.869
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                  1.549    15.418
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       0.000    15.418
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462    16.880
pulse_remain_dff_Q_4.QD[0] (Q_FRAG)                                                    0.000    16.880
data arrival time                                                                               16.880

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
pulse_remain_dff_Q_4.QCK[0] (Q_FRAG)                                                   0.000     0.000
clock uncertainty                                                                      0.000     0.000
cell setup time                                                                        0.105     0.105
data required time                                                                               0.105
------------------------------------------------------------------------------------------------------
data required time                                                                               0.105
data arrival time                                                                              -16.880
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -16.775


#Path 12
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                       0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
b3.inpad[0] (.input)                                                                     0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                             0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                 10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                        0.000    10.958
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                         1.305    12.263
b3_LUT2_I1_O_LUT3_I0_2.t_frag.XA2[0] (T_FRAG)                                            0.000    12.263
b3_LUT2_I1_O_LUT3_I0_2.t_frag.XZ[0] (T_FRAG)                                             1.605    13.869
b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.t_frag.XA1[0] (T_FRAG)                                 0.000    13.869
b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                  1.549    15.418
b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       0.000    15.418
b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462    16.880
pulse_remain_dff_Q_6.QD[0] (Q_FRAG)                                                      0.000    16.880
data arrival time                                                                                 16.880

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
pulse_remain_dff_Q_6.QCK[0] (Q_FRAG)                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell setup time                                                                          0.105     0.105
data required time                                                                                 0.105
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.105
data arrival time                                                                                -16.880
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -16.775


#Path 13
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                       0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
b3.inpad[0] (.input)                                                                     0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                             0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                 10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                        0.000    10.958
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                         1.305    12.263
b3_LUT2_I1_O_LUT3_I0_1.t_frag.XA2[0] (T_FRAG)                                            0.000    12.263
b3_LUT2_I1_O_LUT3_I0_1.t_frag.XZ[0] (T_FRAG)                                             1.605    13.869
b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.t_frag.XA1[0] (T_FRAG)                                 0.000    13.869
b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                  1.549    15.418
b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       0.000    15.418
b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462    16.880
pulse_remain_dff_Q_5.QD[0] (Q_FRAG)                                                      0.000    16.880
data arrival time                                                                                 16.880

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
pulse_remain_dff_Q_5.QCK[0] (Q_FRAG)                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell setup time                                                                          0.105     0.105
data required time                                                                                 0.105
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.105
data arrival time                                                                                -16.880
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -16.775


#Path 14
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                       0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
b3.inpad[0] (.input)                                                                     0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                             0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                 10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                        0.000    10.958
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                         1.305    12.263
b3_LUT2_I1_O_LUT3_I0_5.t_frag.XB1[0] (T_FRAG)                                            0.000    12.263
b3_LUT2_I1_O_LUT3_I0_5.t_frag.XZ[0] (T_FRAG)                                             1.581    13.844
b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.t_frag.XA1[0] (T_FRAG)                                 0.000    13.844
b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                  1.549    15.394
b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       0.000    15.394
b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462    16.856
pulse_remain_dff_Q_13.QD[0] (Q_FRAG)                                                     0.000    16.856
data arrival time                                                                                 16.856

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
pulse_remain_dff_Q_13.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell setup time                                                                          0.105     0.105
data required time                                                                                 0.105
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.105
data arrival time                                                                                -16.856
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -16.750


#Path 15
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                       0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
b3.inpad[0] (.input)                                                                     0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                             0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                 10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                        0.000    10.958
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                         1.305    12.263
b3_LUT2_I1_O_LUT3_I0_3.t_frag.XB1[0] (T_FRAG)                                            0.000    12.263
b3_LUT2_I1_O_LUT3_I0_3.t_frag.XZ[0] (T_FRAG)                                             1.581    13.844
b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.t_frag.XA1[0] (T_FRAG)                                 0.000    13.844
b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                  1.549    15.394
b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       0.000    15.394
b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462    16.856
pulse_remain_dff_Q_10.QD[0] (Q_FRAG)                                                     0.000    16.856
data arrival time                                                                                 16.856

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
pulse_remain_dff_Q_10.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell setup time                                                                          0.105     0.105
data required time                                                                                 0.105
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.105
data arrival time                                                                                -16.856
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -16.750


#Path 16
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_remain_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                       0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
b3.inpad[0] (.input)                                                                     0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                                             0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                                                 10.958    10.958
b3_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                                        0.000    10.958
b3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                         1.305    12.263
b3_LUT2_I1_O_LUT3_I0_4.t_frag.XB1[0] (T_FRAG)                                            0.000    12.263
b3_LUT2_I1_O_LUT3_I0_4.t_frag.XZ[0] (T_FRAG)                                             1.581    13.844
b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.t_frag.XA1[0] (T_FRAG)                                 0.000    13.844
b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                  1.549    15.394
b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                       0.000    15.394
b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.462    16.856
pulse_remain_dff_Q_12.QD[0] (Q_FRAG)                                                     0.000    16.856
data arrival time                                                                                 16.856

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                 0.000     0.000
pulse_remain_dff_Q_12.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                        0.000     0.000
cell setup time                                                                          0.105     0.105
data required time                                                                                 0.105
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.105
data arrival time                                                                                -16.856
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -16.750


#Path 17
Startpoint: b2.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : pulse_active_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                   0.000     0.000
clock source latency                                                                 0.000     0.000
input external delay                                                                 0.000     0.000
b2.inpad[0] (.input)                                                                 0.000     0.000
$iopadmap$main.b2.I_PAD_$inp[0] (BIDIR_CELL)                                         0.000     0.000
$iopadmap$main.b2.I_DAT[0] (BIDIR_CELL)                                             10.958    10.958
b2_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                                    0.000    10.958
b2_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                     1.462    12.420
b2_LUT3_I1_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                          0.000    12.420
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                           1.462    13.882
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                       0.000    13.882
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.462    15.344
pulse_active_dff_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   0.000    15.344
pulse_active_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462    16.806
pulse_active_dff_Q.QD[0] (Q_FRAG)                                                    0.000    16.806
data arrival time                                                                             16.806

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                             0.000     0.000
pulse_active_dff_Q.QCK[0] (Q_FRAG)                                                   0.000     0.000
clock uncertainty                                                                    0.000     0.000
cell setup time                                                                      0.105     0.105
data required time                                                                             0.105
----------------------------------------------------------------------------------------------------
data required time                                                                             0.105
data arrival time                                                                            -16.806
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -16.701


#Path 18
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                              0.000     0.000
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                         0.000     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                          1.462     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.t_frag.XA1[0] (T_FRAG)                             0.000     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                              1.549     9.117
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                0.000     9.117
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.549    10.667
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.t_frag.XSL[0] (T_FRAG)                                          0.000    10.667
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                           1.462    12.129
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.t_frag.XB1[0] (T_FRAG)                           0.000    12.129
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                            1.581    13.710
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                                       0.000    13.710
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                        1.462    15.172
pulse_remain_dff_Q_1.QD[0] (Q_FRAG)                                                                               0.000    15.172
data arrival time                                                                                                          15.172

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_1.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -15.172
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -15.066


#Path 19
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                              0.000     0.000
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                         0.000     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                          1.462     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.t_frag.XA1[0] (T_FRAG)                             0.000     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                              1.549     9.117
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                0.000     9.117
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.549    10.667
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000    10.667
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305    11.972
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.t_frag.XB1[0] (T_FRAG)                           0.000    11.972
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                            1.581    13.553
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.t_frag.XSL[0] (T_FRAG)                                       0.000    13.553
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                        1.462    15.015
pulse_remain_dff_Q_2.QD[0] (Q_FRAG)                                                                               0.000    15.015
data arrival time                                                                                                          15.015

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_2.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -15.015
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -14.909


#Path 20
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                              0.000     0.000
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                         0.000     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                          1.462     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.t_frag.XA1[0] (T_FRAG)                             0.000     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                              1.549     9.117
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                         0.000     9.117
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                          1.462    10.579
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                   0.000    10.579
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                    1.305    11.885
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.t_frag.XB1[0] (T_FRAG)                             0.000    11.885
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                              1.581    13.465
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.t_frag.XSL[0] (T_FRAG)                                         0.000    13.465
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                          1.462    14.927
pulse_remain_dff_Q.QD[0] (Q_FRAG)                                                                                 0.000    14.927
data arrival time                                                                                                          14.927

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -14.927
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -14.822


#Path 21
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                              0.000     0.000
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                         0.000     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                          1.462     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.t_frag.XA1[0] (T_FRAG)                             0.000     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                              1.549     9.117
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.t_frag.XSL[0] (T_FRAG)                                        0.000     9.117
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                         1.462    10.579
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.t_frag.XB1[0] (T_FRAG)                           0.000    10.579
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                            1.581    12.160
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.t_frag.XSL[0] (T_FRAG)                                       0.000    12.160
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                        1.462    13.622
pulse_remain_dff_Q_3.QD[0] (Q_FRAG)                                                                               0.000    13.622
data arrival time                                                                                                          13.622

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_3.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -13.622
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -13.517


#Path 22
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                              0.000     0.000
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                         0.000     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                          1.462     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.t_frag.XA1[0] (T_FRAG)                             0.000     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                              1.549     9.117
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                        0.000     9.117
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                         1.305    10.423
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.t_frag.XB1[0] (T_FRAG)                                                            0.000    10.423
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                                             1.581    12.003
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                  0.000    12.003
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                   1.462    13.465
pulse_remain_dff_Q_4.QD[0] (Q_FRAG)                                                                               0.000    13.465
data arrival time                                                                                                          13.465

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_4.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -13.465
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -13.360


#Path 23
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                              0.000     0.000
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                    0.000     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                     1.462     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                              0.000     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                               1.305     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                       0.000     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                        1.305    10.178
b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.t_frag.XSL[0] (T_FRAG)                                                          0.000    10.178
b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                                           1.462    11.640
b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                0.000    11.640
b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                 1.462    13.103
pulse_remain_dff_Q_5.QD[0] (Q_FRAG)                                                                               0.000    13.103
data arrival time                                                                                                          13.103

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_5.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -13.103
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -12.997


#Path 24
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                              0.000     0.000
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                    0.000     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                     1.462     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                              0.000     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                               1.305     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                       0.000     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                        1.305    10.178
b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.t_frag.XSL[0] (T_FRAG)                                                          0.000    10.178
b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                                           1.462    11.640
b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                0.000    11.640
b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                 1.462    13.103
pulse_remain_dff_Q_6.QD[0] (Q_FRAG)                                                                               0.000    13.103
data arrival time                                                                                                          13.103

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_6.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -13.103
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -12.997


#Path 25
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                              0.000     0.000
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                    0.000     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                     1.462     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                              0.000     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                               1.305     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                       0.000     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                        1.305    10.178
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                           0.000    10.178
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                            1.462    11.640
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.t_frag.XSL[0] (T_FRAG)                                       0.000    11.640
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                        1.462    13.103
pulse_remain_dff_Q_8.QD[0] (Q_FRAG)                                                                               0.000    13.103
data arrival time                                                                                                          13.103

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -13.103
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -12.997


#Path 26
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                              0.000     0.000
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                    0.000     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                     1.462     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                              0.000     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                               1.305     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                       0.000     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                        1.305    10.178
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                           0.000    10.178
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                            1.462    11.640
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.t_frag.XSL[0] (T_FRAG)                                       0.000    11.640
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                        1.462    13.103
pulse_remain_dff_Q_7.QD[0] (Q_FRAG)                                                                               0.000    13.103
data arrival time                                                                                                          13.103

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_7.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -13.103
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -12.997


#Path 27
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                              0.000     0.000
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                    0.000     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                     1.462     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                              0.000     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                               1.305     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                       0.000     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                        1.305    10.178
b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.t_frag.XSL[0] (T_FRAG)                                                          0.000    10.178
b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                                           1.462    11.640
b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                0.000    11.640
b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                 1.462    13.103
pulse_remain_dff_Q_13.QD[0] (Q_FRAG)                                                                              0.000    13.103
data arrival time                                                                                                          13.103

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_13.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -13.103
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -12.997


#Path 28
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                              0.000     0.000
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                    0.000     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                     1.462     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                              0.000     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                               1.305     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                       0.000     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                        1.305    10.178
b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.t_frag.XSL[0] (T_FRAG)                                                          0.000    10.178
b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                                           1.462    11.640
b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                0.000    11.640
b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                 1.462    13.103
pulse_remain_dff_Q_12.QD[0] (Q_FRAG)                                                                              0.000    13.103
data arrival time                                                                                                          13.103

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_12.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -13.103
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -12.997


#Path 29
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                              0.000     0.000
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                    0.000     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                     1.462     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                              0.000     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                               1.305     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                       0.000     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                        1.305    10.178
b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.t_frag.XSL[0] (T_FRAG)                                                          0.000    10.178
b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.t_frag.XZ[0] (T_FRAG)                                                           1.462    11.640
b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                0.000    11.640
b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                 1.462    13.103
pulse_remain_dff_Q_10.QD[0] (Q_FRAG)                                                                              0.000    13.103
data arrival time                                                                                                          13.103

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_10.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -13.103
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -12.997


#Path 30
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                              0.000     0.000
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                    0.000     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                     1.462     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                              0.000     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                               1.305     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                       0.000     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                        1.305    10.178
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                           0.000    10.178
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                            1.462    11.640
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.t_frag.XSL[0] (T_FRAG)                                       0.000    11.640
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                        1.462    13.103
pulse_remain_dff_Q_9.QD[0] (Q_FRAG)                                                                               0.000    13.103
data arrival time                                                                                                          13.103

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_9.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -13.103
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -12.997


#Path 31
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                              0.000     0.000
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                    0.000     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                     1.462     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                              0.000     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                               1.305     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                       0.000     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                        1.305    10.178
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                           0.000    10.178
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                            1.462    11.640
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.t_frag.XSL[0] (T_FRAG)                                       0.000    11.640
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                        1.462    13.103
pulse_remain_dff_Q_11.QD[0] (Q_FRAG)                                                                              0.000    13.103
data arrival time                                                                                                          13.103

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_11.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -13.103
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -12.997


#Path 32
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                              0.000     0.000
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                    0.000     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                     1.462     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                              0.000     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                               1.305     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                       0.000     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                        1.305    10.178
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                           0.000    10.178
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                            1.462    11.640
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.t_frag.XSL[0] (T_FRAG)                                       0.000    11.640
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                        1.462    13.103
pulse_remain_dff_Q_14.QD[0] (Q_FRAG)                                                                              0.000    13.103
data arrival time                                                                                                          13.103

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_14.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -13.103
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -12.997


#Path 33
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_active_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                              0.000     0.000
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                    0.000     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                     1.462     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                              0.000     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                               1.305     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                       0.000     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                        1.305    10.178
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                                    0.000    10.178
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                     1.462    11.640
pulse_active_dff_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                0.000    11.640
pulse_active_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                 1.462    13.103
pulse_active_dff_Q.QD[0] (Q_FRAG)                                                                                 0.000    13.103
data arrival time                                                                                                          13.103

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_active_dff_Q.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -13.103
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -12.997


#Path 34
Startpoint: b1.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : paused_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
b1.inpad[0] (.input)                                               0.000     0.000
$iopadmap$main.b1.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$main.b1.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
b1_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                  0.000    10.958
b1_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                   1.305    12.263
paused_dffe_Q.QEN[0] (Q_FRAG)                                      0.000    12.263
data arrival time                                                           12.263

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
paused_dffe_Q.QCK[0] (Q_FRAG)                                      0.000     0.000
clock uncertainty                                                  0.000     0.000
cell setup time                                                   -0.591    -0.591
data required time                                                          -0.591
----------------------------------------------------------------------------------
data required time                                                          -0.591
data arrival time                                                          -12.263
----------------------------------------------------------------------------------
slack (VIOLATED)                                                           -12.854


#Path 35
Startpoint: pulse_remain_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : pulse_remain_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_8.QCK[0] (Q_FRAG)                                                                              0.000     0.000
pulse_remain_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.701     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.251
pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                          0.000     4.800
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                           1.305     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                    0.000     6.106
aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                     1.462     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                              0.000     7.568
aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                               1.305     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                       0.000     8.873
b2_LUT3_I1_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                        1.305    10.178
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                           0.000    10.178
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                            1.462    11.640
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.t_frag.XAB[0] (T_FRAG)                                       0.000    11.640
b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                        1.305    12.946
pulse_remain_dff_Q_15.QD[0] (Q_FRAG)                                                                              0.000    12.946
data arrival time                                                                                                          12.946

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
pulse_remain_dff_Q_15.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -12.946
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -12.840


#Path 36
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                               0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       0.000     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593     7.955
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                      0.000     7.955
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                       1.305     9.261
mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.261
mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.566
mainclock.a_dff_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                   0.000    10.566
mainclock.a_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.605    12.171
mainclock.h2_dff_Q.QD[0] (Q_FRAG)                                                                                   0.000    12.172
data arrival time                                                                                                            12.172

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.h2_dff_Q.QCK[0] (Q_FRAG)                                                                                  0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                           -12.172
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -12.066


#Path 37
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                               0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       0.000     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593     7.955
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                      0.000     7.955
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                       1.305     9.261
mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.261
mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.566
mainclock.a_dff_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                   0.000    10.566
mainclock.a_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.605    12.171
mainclock.a_dff_Q.QD[0] (Q_FRAG)                                                                                    0.000    12.172
data arrival time                                                                                                            12.172

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.a_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                           -12.172
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -12.066


#Path 38
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                               0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       0.000     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593     7.955
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                      0.000     7.955
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                       1.305     9.261
mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                       0.000     9.261
mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.462    10.723
mainclock.a_dff_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 0.000    10.723
mainclock.a_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.305    12.028
mainclock.h2_dff_Q_2.QD[0] (Q_FRAG)                                                                                 0.000    12.028
data arrival time                                                                                                            12.028

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.h2_dff_Q_2.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                           -12.028
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -11.923


#Path 39
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                               0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       0.000     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593     7.955
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                      0.000     7.955
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                       1.305     9.261
mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                       0.000     9.261
mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.462    10.723
mainclock.a_dff_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 0.000    10.723
mainclock.a_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.305    12.028
mainclock.a_dff_Q_2.QD[0] (Q_FRAG)                                                                                  0.000    12.028
data arrival time                                                                                                            12.028

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.a_dff_Q_2.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                           -12.028
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -11.923


#Path 40
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                               0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       0.000     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593     7.955
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                      0.000     7.955
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                       1.305     9.261
mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.261
mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.566
mainclock.a_dff_Q_1_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                 0.000    10.566
mainclock.a_dff_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                  1.305    11.871
mainclock.h2_dff_Q_1.QD[0] (Q_FRAG)                                                                                 0.000    11.871
data arrival time                                                                                                            11.871

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.h2_dff_Q_1.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                           -11.871
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -11.766


#Path 41
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                               0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       0.000     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593     7.955
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                      0.000     7.955
mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                       1.305     9.261
mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     9.261
mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    10.566
mainclock.a_dff_Q_1_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                 0.000    10.566
mainclock.a_dff_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                  1.305    11.871
mainclock.a_dff_Q_1.QD[0] (Q_FRAG)                                                                                  0.000    11.871
data arrival time                                                                                                            11.871

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.a_dff_Q_1.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                           -11.871
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -11.766


#Path 42
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                               0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XAB[0] (T_FRAG)                       0.000     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.305     7.668
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     7.668
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     8.973
mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     8.973
mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305    10.278
mainclock.b_dff_Q_2_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                 0.000    10.278
mainclock.b_dff_Q_2_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                  1.462    11.740
mainclock.b_dff_Q_2.QD[0] (Q_FRAG)                                                                                  0.000    11.740
data arrival time                                                                                                            11.740

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.b_dff_Q_2.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                           -11.740
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -11.635


#Path 43
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                               0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XAB[0] (T_FRAG)                       0.000     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.305     7.668
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     7.668
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     8.973
mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     8.973
mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305    10.278
mainclock.b_dff_Q_2_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                 0.000    10.278
mainclock.b_dff_Q_2_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                  1.462    11.740
mainclock.h1_dff_Q_2.QD[0] (Q_FRAG)                                                                                 0.000    11.740
data arrival time                                                                                                            11.740

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.h1_dff_Q_2.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                           -11.740
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -11.635


#Path 44
Startpoint: power_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(3).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
power_dff_Q_2.QCK[0] (Q_FRAG)                                           0.000     0.000
power_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
$iopadmap$main.power_3.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$main.power_3.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:power(3).outpad[0] (.output)                                        0.000    11.510
data arrival time                                                                11.510

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -11.510
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.510


#Path 45
Startpoint: power_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(0).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
power_dff_Q_5.QCK[0] (Q_FRAG)                                         0.000     0.000
power_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                        1.701     1.701
$iopadmap$main.power.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$main.power.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:power(0).outpad[0] (.output)                                      0.000    11.510
data arrival time                                                              11.510

clock virtual_io_clock (rise edge)                                    0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                              0.000
data arrival time                                                             -11.510
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -11.510


#Path 46
Startpoint: power_dff_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(1).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
power_dff_Q_4.QCK[0] (Q_FRAG)                                           0.000     0.000
power_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
$iopadmap$main.power_1.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$main.power_1.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:power(1).outpad[0] (.output)                                        0.000    11.510
data arrival time                                                                11.510

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -11.510
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.510


#Path 47
Startpoint: power_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(2).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
power_dff_Q_3.QCK[0] (Q_FRAG)                                           0.000     0.000
power_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
$iopadmap$main.power_2.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$main.power_2.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:power(2).outpad[0] (.output)                                        0.000    11.510
data arrival time                                                                11.510

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -11.510
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.510


#Path 48
Startpoint: power_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(4).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
power_dff_Q_1.QCK[0] (Q_FRAG)                                           0.000     0.000
power_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
$iopadmap$main.power_4.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$main.power_4.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:power(4).outpad[0] (.output)                                        0.000    11.510
data arrival time                                                                11.510

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -11.510
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.510


#Path 49
Startpoint: power_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:power(5).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                0.000     0.000
power_dff_Q.QCK[0] (Q_FRAG)                                             0.000     0.000
power_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     1.701
$iopadmap$main.power_5.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$main.power_5.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:power(5).outpad[0] (.output)                                        0.000    11.510
data arrival time                                                                11.510

clock virtual_io_clock (rise edge)                                      0.000     0.000
clock source latency                                                    0.000     0.000
clock uncertainty                                                       0.000     0.000
output external delay                                                   0.000     0.000
data required time                                                                0.000
---------------------------------------------------------------------------------------
data required time                                                                0.000
data arrival time                                                               -11.510
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.510


#Path 50
Startpoint: disp_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:disp(0).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                             0.000     0.000
disp_dff_Q_3.QCK[0] (Q_FRAG)                                         0.000     0.000
disp_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                        1.701     1.701
$iopadmap$main.disp.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$main.disp.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:disp(0).outpad[0] (.output)                                      0.000    11.510
data arrival time                                                             11.510

clock virtual_io_clock (rise edge)                                   0.000     0.000
clock source latency                                                 0.000     0.000
clock uncertainty                                                    0.000     0.000
output external delay                                                0.000     0.000
data required time                                                             0.000
------------------------------------------------------------------------------------
data required time                                                             0.000
data arrival time                                                            -11.510
------------------------------------------------------------------------------------
slack (VIOLATED)                                                             -11.510


#Path 51
Startpoint: disp_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:disp(1).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
disp_dff_Q_2.QCK[0] (Q_FRAG)                                           0.000     0.000
disp_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
$iopadmap$main.disp_1.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$main.disp_1.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:disp(1).outpad[0] (.output)                                        0.000    11.510
data arrival time                                                               11.510

clock virtual_io_clock (rise edge)                                     0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                              -11.510
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -11.510


#Path 52
Startpoint: disp_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:disp(2).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
disp_dff_Q_1.QCK[0] (Q_FRAG)                                           0.000     0.000
disp_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
$iopadmap$main.disp_2.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$main.disp_2.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:disp(2).outpad[0] (.output)                                        0.000    11.510
data arrival time                                                               11.510

clock virtual_io_clock (rise edge)                                     0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                              -11.510
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -11.510


#Path 53
Startpoint: disp_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:disp(3).outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
disp_dff_Q.QCK[0] (Q_FRAG)                                             0.000     0.000
disp_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.701     1.701
$iopadmap$main.disp_3.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$main.disp_3.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:disp(3).outpad[0] (.output)                                        0.000    11.510
data arrival time                                                               11.510

clock virtual_io_clock (rise edge)                                     0.000     0.000
clock source latency                                                   0.000     0.000
clock uncertainty                                                      0.000     0.000
output external delay                                                  0.000     0.000
data required time                                                               0.000
--------------------------------------------------------------------------------------
data required time                                                               0.000
data arrival time                                                              -11.510
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -11.510


#Path 54
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                              0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                          0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.074
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.074
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     7.380
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     7.380
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     8.685
mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     8.685
mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.990
mainclock.c_dff_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                            0.000     9.990
mainclock.c_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.605    11.596
mainclock.m2_dff_Q_1.QD[0] (Q_FRAG)                                                            0.000    11.596
data arrival time                                                                                       11.596

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.m2_dff_Q_1.QCK[0] (Q_FRAG)                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
cell setup time                                                                                0.105     0.105
data required time                                                                                       0.105
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.105
data arrival time                                                                                      -11.596
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -11.490


#Path 55
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                              0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                          0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.074
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.074
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     7.380
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     7.380
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     8.685
mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     8.685
mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     9.990
mainclock.c_dff_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                            0.000     9.990
mainclock.c_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.605    11.596
mainclock.c_dff_Q_1.QD[0] (Q_FRAG)                                                             0.000    11.596
data arrival time                                                                                       11.596

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.c_dff_Q_1.QCK[0] (Q_FRAG)                                                            0.000     0.000
clock uncertainty                                                                              0.000     0.000
cell setup time                                                                                0.105     0.105
data required time                                                                                       0.105
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.105
data arrival time                                                                                      -11.596
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -11.490


#Path 56
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : aclk_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                             0.000     0.000
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.701     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.786
aclk_dff_Q_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                            0.000     8.786
aclk_dff_Q_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                             1.305    10.091
aclk_dff_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                      0.000    10.091
aclk_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                       1.462    11.553
aclk_dff_Q.QD[0] (Q_FRAG)                                                                                       0.000    11.553
data arrival time                                                                                                        11.553

clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
aclk_dff_Q.QCK[0] (Q_FRAG)                                                                                      0.000     0.000
clock uncertainty                                                                                               0.000     0.000
cell setup time                                                                                                 0.105     0.105
data required time                                                                                                        0.105
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        0.105
data arrival time                                                                                                       -11.553
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -11.448


#Path 57
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                               0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       0.000     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593     7.955
mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     7.955
mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     9.417
mainclock.b_dff_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                   0.000     9.417
mainclock.b_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.605    11.023
mainclock.h1_dff_Q.QD[0] (Q_FRAG)                                                                                   0.000    11.023
data arrival time                                                                                                            11.023

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.h1_dff_Q.QCK[0] (Q_FRAG)                                                                                  0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                           -11.023
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -10.917


#Path 58
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                               0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       0.000     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593     7.955
mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     7.955
mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     9.417
mainclock.b_dff_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                   0.000     9.417
mainclock.b_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.605    11.023
mainclock.b_dff_Q.QD[0] (Q_FRAG)                                                                                    0.000    11.023
data arrival time                                                                                                            11.023

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.b_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                           -11.023
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -10.917


#Path 59
Startpoint: b2.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : b2_prev_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
b2.inpad[0] (.input)                                               0.000     0.000
$iopadmap$main.b2.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$main.b2.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
b2_prev_dff_Q.QD[0] (Q_FRAG)                                       0.000    10.958
data arrival time                                                           10.958

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
b2_prev_dff_Q.QCK[0] (Q_FRAG)                                      0.000     0.000
clock uncertainty                                                  0.000     0.000
cell setup time                                                    0.105     0.105
data required time                                                           0.105
----------------------------------------------------------------------------------
data required time                                                           0.105
data arrival time                                                          -10.958
----------------------------------------------------------------------------------
slack (VIOLATED)                                                           -10.853


#Path 60
Startpoint: b1.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : b1_prev_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
b1.inpad[0] (.input)                                               0.000     0.000
$iopadmap$main.b1.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$main.b1.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
b1_prev_dff_Q.QD[0] (Q_FRAG)                                       0.000    10.958
data arrival time                                                           10.958

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
b1_prev_dff_Q.QCK[0] (Q_FRAG)                                      0.000     0.000
clock uncertainty                                                  0.000     0.000
cell setup time                                                    0.105     0.105
data required time                                                           0.105
----------------------------------------------------------------------------------
data required time                                                           0.105
data arrival time                                                          -10.958
----------------------------------------------------------------------------------
slack (VIOLATED)                                                           -10.853


#Path 61
Startpoint: b3.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : b3_prev_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
b3.inpad[0] (.input)                                               0.000     0.000
$iopadmap$main.b3.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$main.b3.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
b3_prev_dff_Q.QD[0] (Q_FRAG)                                       0.000    10.958
data arrival time                                                           10.958

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
b3_prev_dff_Q.QCK[0] (Q_FRAG)                                      0.000     0.000
clock uncertainty                                                  0.000     0.000
cell setup time                                                    0.105     0.105
data required time                                                           0.105
----------------------------------------------------------------------------------
data required time                                                           0.105
data arrival time                                                          -10.958
----------------------------------------------------------------------------------
slack (VIOLATED)                                                           -10.853


#Path 62
Startpoint: b4.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : b4_prev_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
b4.inpad[0] (.input)                                               0.000     0.000
$iopadmap$main.b4.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$main.b4.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
b4_prev_dff_Q.QD[0] (Q_FRAG)                                       0.000    10.958
data arrival time                                                           10.958

clock clk (rise edge)                                              0.000     0.000
clock source latency                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                           0.000     0.000
b4_prev_dff_Q.QCK[0] (Q_FRAG)                                      0.000     0.000
clock uncertainty                                                  0.000     0.000
cell setup time                                                    0.105     0.105
data required time                                                           0.105
----------------------------------------------------------------------------------
data required time                                                           0.105
data arrival time                                                          -10.958
----------------------------------------------------------------------------------
slack (VIOLATED)                                                           -10.853


#Path 63
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                               0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       0.000     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593     7.955
mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     7.955
mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305     9.261
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                 0.000     9.261
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.462    10.723
mainclock.b_dff_Q_1.QD[0] (Q_FRAG)                                                                                  0.000    10.723
data arrival time                                                                                                            10.723

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.b_dff_Q_1.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                           -10.723
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -10.617


#Path 64
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                               0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       0.000     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593     7.955
mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         0.000     7.955
mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305     9.261
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                 0.000     9.261
mainclock.b_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.462    10.723
mainclock.h1_dff_Q_1.QD[0] (Q_FRAG)                                                                                 0.000    10.723
data arrival time                                                                                                            10.723

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.h1_dff_Q_1.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                           -10.723
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -10.617


#Path 65
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                               0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XAB[0] (T_FRAG)                       0.000     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.305     7.668
mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     7.668
mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     8.973
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                 0.000     8.973
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.605    10.578
mainclock.c_dff_Q_2.QD[0] (Q_FRAG)                                                                                  0.000    10.578
data arrival time                                                                                                            10.578

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.c_dff_Q_2.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                           -10.578
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -10.473


#Path 66
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                               0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XAB[0] (T_FRAG)                       0.000     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.305     7.668
mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     7.668
mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     8.973
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                 0.000     8.973
mainclock.c_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.605    10.578
mainclock.m2_dff_Q_2.QD[0] (Q_FRAG)                                                                                 0.000    10.578
data arrival time                                                                                                            10.578

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.m2_dff_Q_2.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                           -10.578
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -10.473


#Path 67
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                         0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                        1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                     0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                               0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                 0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.593     6.362
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     6.362
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     7.668
mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               0.000     7.668
mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305     8.973
mainclock.d_dff_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     8.973
mainclock.d_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    10.435
mainclock.m1_dff_Q.QD[0] (Q_FRAG)                                                                         0.000    10.435
data arrival time                                                                                                  10.435

clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.m1_dff_Q.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                         0.000     0.000
cell setup time                                                                                           0.105     0.105
data required time                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.105
data arrival time                                                                                                 -10.435
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -10.329


#Path 68
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.b_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                               0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XAB[0] (T_FRAG)                       0.000     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.305     7.668
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     7.668
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     8.973
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                 0.000     8.973
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.462    10.435
mainclock.b_dff_Q_3.QD[0] (Q_FRAG)                                                                                  0.000    10.435
data arrival time                                                                                                            10.435

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.b_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                           -10.435
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -10.329


#Path 69
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h1_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                               0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XAB[0] (T_FRAG)                       0.000     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.305     7.668
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     7.668
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     8.973
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                 0.000     8.973
mainclock.b_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.462    10.435
mainclock.h1_dff_Q_3.QD[0] (Q_FRAG)                                                                                 0.000    10.435
data arrival time                                                                                                            10.435

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.h1_dff_Q_3.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                           -10.435
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -10.329


#Path 70
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                         0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                        1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                     0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                               0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                 0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.593     6.362
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     6.362
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     7.668
mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               0.000     7.668
mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305     8.973
mainclock.d_dff_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     8.973
mainclock.d_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.462    10.435
mainclock.d_dff_Q.QD[0] (Q_FRAG)                                                                          0.000    10.435
data arrival time                                                                                                  10.435

clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.d_dff_Q.QCK[0] (Q_FRAG)                                                                         0.000     0.000
clock uncertainty                                                                                         0.000     0.000
cell setup time                                                                                           0.105     0.105
data required time                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.105
data arrival time                                                                                                 -10.435
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -10.329


#Path 71
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                               0.000     0.000
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                         0.000     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   0.000     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             0.000     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.462     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 0.000     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.305     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.c_frag.TSL[0] (C_FRAG)                       0.000     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                        1.593    10.379
mux_counter_dff_Q_1.QD[0] (Q_FRAG)                                                                                0.000    10.379
data arrival time                                                                                                          10.379

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_1.QCK[0] (Q_FRAG)                                                                               0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -10.379
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                          -10.273


#Path 72
Startpoint: mux_counter_dff_Q_19.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q_19.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
mux_counter_dff_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701     1.701
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                                       0.000     5.286
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                                        0.996     6.281
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                             0.000     6.281
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                              1.305     7.587
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                   0.000     7.587
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                    1.462     9.049
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                  0.000     9.049
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                   1.305    10.354
mux_counter_dff_Q_6.QD[0] (Q_FRAG)                                                                                           0.000    10.354
data arrival time                                                                                                                     10.354

clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q_6.QCK[0] (Q_FRAG)                                                                                          0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
cell setup time                                                                                                              0.105     0.105
data required time                                                                                                                     0.105
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.105
data arrival time                                                                                                                    -10.354
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -10.249


#Path 73
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                             0.000     0.000
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.701     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    10.091
mux_counter_dff_Q_2.QD[0] (Q_FRAG)                                                                              0.000    10.091
data arrival time                                                                                                        10.091

clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_2.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                               0.000     0.000
cell setup time                                                                                                 0.105     0.105
data required time                                                                                                        0.105
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        0.105
data arrival time                                                                                                       -10.091
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -9.986


#Path 74
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                             0.000     0.000
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.701     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                0.000     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                 1.305    10.091
mux_counter_dff_Q_8.QD[0] (Q_FRAG)                                                                              0.000    10.091
data arrival time                                                                                                        10.091

clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_8.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                               0.000     0.000
cell setup time                                                                                                 0.105     0.105
data required time                                                                                                        0.105
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        0.105
data arrival time                                                                                                       -10.091
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -9.986


#Path 75
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                             0.000     0.000
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.701     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                0.000     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                 1.305    10.091
mux_counter_dff_Q_10.QD[0] (Q_FRAG)                                                                             0.000    10.091
data arrival time                                                                                                        10.091

clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_10.QCK[0] (Q_FRAG)                                                                            0.000     0.000
clock uncertainty                                                                                               0.000     0.000
cell setup time                                                                                                 0.105     0.105
data required time                                                                                                        0.105
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        0.105
data arrival time                                                                                                       -10.091
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -9.986


#Path 76
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                               0.000     0.000
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                         0.000     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   0.000     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             0.000     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.462     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 0.000     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.305     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                       0.000     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                        1.305    10.091
mux_counter_dff_Q_18.QD[0] (Q_FRAG)                                                                               0.000    10.091
data arrival time                                                                                                          10.091

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_18.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -10.091
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -9.986


#Path 77
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                               0.000     0.000
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                         0.000     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   0.000     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             0.000     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.462     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 0.000     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.305     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                       0.000     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                        1.305    10.091
mux_counter_dff_Q_16.QD[0] (Q_FRAG)                                                                               0.000    10.091
data arrival time                                                                                                          10.091

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_16.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -10.091
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -9.986


#Path 78
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                             0.000     0.000
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.701     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                0.000     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.305    10.091
mux_counter_dff_Q_11.QD[0] (Q_FRAG)                                                                             0.000    10.091
data arrival time                                                                                                        10.091

clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_11.QCK[0] (Q_FRAG)                                                                            0.000     0.000
clock uncertainty                                                                                               0.000     0.000
cell setup time                                                                                                 0.105     0.105
data required time                                                                                                        0.105
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        0.105
data arrival time                                                                                                       -10.091
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -9.986


#Path 79
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                               0.000     0.000
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                         0.000     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   0.000     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             0.000     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.462     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 0.000     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.305     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.t_frag.XAB[0] (T_FRAG)                       0.000     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                        1.305    10.091
mux_counter_dff_Q_20.QD[0] (Q_FRAG)                                                                               0.000    10.091
data arrival time                                                                                                          10.091

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -10.091
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -9.986


#Path 80
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                               0.000     0.000
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                         0.000     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   0.000     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             0.000     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.462     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 0.000     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.305     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.t_frag.XAB[0] (T_FRAG)                       0.000     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                        1.305    10.091
mux_counter_dff_Q_22.QD[0] (Q_FRAG)                                                                               0.000    10.091
data arrival time                                                                                                          10.091

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_22.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -10.091
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -9.986


#Path 81
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                               0.000     0.000
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                         0.000     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   0.000     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             0.000     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.462     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 0.000     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.305     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                       0.000     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                        1.305    10.091
mux_counter_dff_Q_5.QD[0] (Q_FRAG)                                                                                0.000    10.091
data arrival time                                                                                                          10.091

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_5.QCK[0] (Q_FRAG)                                                                               0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -10.091
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -9.986


#Path 82
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                               0.000     0.000
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                         0.000     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   0.000     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             0.000     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.462     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 0.000     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.305     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                       0.000     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                        1.305    10.091
mux_counter_dff_Q_7.QD[0] (Q_FRAG)                                                                                0.000    10.091
data arrival time                                                                                                          10.091

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_7.QCK[0] (Q_FRAG)                                                                               0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -10.091
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -9.986


#Path 83
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                               0.000     0.000
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                         0.000     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   0.000     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             0.000     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.462     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 0.000     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.305     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                       0.000     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                        1.305    10.091
mux_counter_dff_Q_12.QD[0] (Q_FRAG)                                                                               0.000    10.091
data arrival time                                                                                                          10.091

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_12.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -10.091
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -9.986


#Path 84
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                               0.000     0.000
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                              1.701     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                         0.000     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.462     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   0.000     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.549     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             0.000     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.462     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 0.000     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.305     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                       0.000     8.786
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                        1.305    10.091
mux_counter_dff_Q_15.QD[0] (Q_FRAG)                                                                               0.000    10.091
data arrival time                                                                                                          10.091

clock clk (rise edge)                                                                                             0.000     0.000
clock source latency                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
mux_counter_dff_Q_15.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                         -10.091
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -9.986


#Path 85
Startpoint: mux_counter_dff_Q_19.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q_19.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
mux_counter_dff_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701     1.701
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                                       0.000     5.286
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                                        0.996     6.281
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                             0.000     6.281
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                              0.996     7.277
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     7.277
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305     8.582
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    0.000     8.582
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462    10.044
mux_counter_dff_Q_3.QD[0] (Q_FRAG)                                                                                           0.000    10.044
data arrival time                                                                                                                     10.044

clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                                          0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
cell setup time                                                                                                              0.105     0.105
data required time                                                                                                                     0.105
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.105
data arrival time                                                                                                                    -10.044
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -9.939


#Path 86
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                              0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                          0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.074
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.074
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     7.380
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     7.380
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     8.685
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     8.685
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     9.990
mainclock.m2_dff_Q_3.QD[0] (Q_FRAG)                                                            0.000     9.990
data arrival time                                                                                        9.990

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.m2_dff_Q_3.QCK[0] (Q_FRAG)                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
cell setup time                                                                                0.105     0.105
data required time                                                                                       0.105
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.105
data arrival time                                                                                       -9.990
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -9.885


#Path 87
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.c_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                              0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                          0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.074
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.074
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     7.380
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     7.380
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     8.685
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     8.685
mainclock.c_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     9.990
mainclock.c_dff_Q_3.QD[0] (Q_FRAG)                                                             0.000     9.990
data arrival time                                                                                        9.990

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.c_dff_Q_3.QCK[0] (Q_FRAG)                                                            0.000     0.000
clock uncertainty                                                                              0.000     0.000
cell setup time                                                                                0.105     0.105
data required time                                                                                       0.105
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.105
data arrival time                                                                                       -9.990
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -9.885


#Path 88
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                              0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                          0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.074
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.074
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     7.380
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     7.380
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     8.685
mainclock.d_dff_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     8.685
mainclock.d_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     9.990
mainclock.m1_dff_Q_3.QD[0] (Q_FRAG)                                                            0.000     9.990
data arrival time                                                                                        9.990

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.m1_dff_Q_3.QCK[0] (Q_FRAG)                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
cell setup time                                                                                0.105     0.105
data required time                                                                                       0.105
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.105
data arrival time                                                                                       -9.990
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -9.885


#Path 89
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                              0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                          0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     6.074
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.074
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     7.380
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     7.380
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     8.685
mainclock.d_dff_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                            0.000     8.685
mainclock.d_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.305     9.990
mainclock.d_dff_Q_3.QD[0] (Q_FRAG)                                                             0.000     9.990
data arrival time                                                                                        9.990

clock aclk (rise edge)                                                                         0.000     0.000
clock source latency                                                                           0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                      0.000     0.000
mainclock.d_dff_Q_3.QCK[0] (Q_FRAG)                                                            0.000     0.000
clock uncertainty                                                                              0.000     0.000
cell setup time                                                                                0.105     0.105
data required time                                                                                       0.105
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.105
data arrival time                                                                                       -9.990
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -9.885


#Path 90
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_index_dffe_Q_1.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                             0.000     0.000
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.701     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.786
mux_index_dffe_Q_1.QEN[0] (Q_FRAG)                                                                              0.000     8.786
data arrival time                                                                                                         8.786

clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_index_dffe_Q_1.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                               0.000     0.000
cell setup time                                                                                                -0.591    -0.591
data required time                                                                                                       -0.591
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.591
data arrival time                                                                                                        -8.786
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -9.377


#Path 91
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_index_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                             0.000     0.000
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.701     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.786
mux_index_dffe_Q_2.QEN[0] (Q_FRAG)                                                                              0.000     8.786
data arrival time                                                                                                         8.786

clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_index_dffe_Q_2.QCK[0] (Q_FRAG)                                                                              0.000     0.000
clock uncertainty                                                                                               0.000     0.000
cell setup time                                                                                                -0.591    -0.591
data required time                                                                                                       -0.591
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.591
data arrival time                                                                                                        -8.786
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -9.377


#Path 92
Startpoint: mux_counter_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_index_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_counter_dff_Q_3.QCK[0] (Q_FRAG)                                                                             0.000     0.000
mux_counter_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                            1.701     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.713
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.175
mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.480
mux_index_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.786
mux_index_dffe_Q.QEN[0] (Q_FRAG)                                                                                0.000     8.786
data arrival time                                                                                                         8.786

clock clk (rise edge)                                                                                           0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
mux_index_dffe_Q.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                               0.000     0.000
cell setup time                                                                                                -0.591    -0.591
data required time                                                                                                       -0.591
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.591
data arrival time                                                                                                        -8.786
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -9.377


#Path 93
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                         0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                        1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                     0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                               0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                 0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.593     6.362
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     6.362
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     7.668
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                       0.000     7.668
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.605     9.273
mainclock.d_dff_Q_2.QD[0] (Q_FRAG)                                                                        0.000     9.273
data arrival time                                                                                                   9.273

clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.d_dff_Q_2.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                         0.000     0.000
cell setup time                                                                                           0.105     0.105
data required time                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.105
data arrival time                                                                                                  -9.273
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -9.168


#Path 94
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q_2.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                         0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                        1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                     0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                               0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                 0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.593     6.362
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     6.362
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     7.668
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                       0.000     7.668
mainclock.d_dff_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.605     9.273
mainclock.m1_dff_Q_2.QD[0] (Q_FRAG)                                                                       0.000     9.273
data arrival time                                                                                                   9.273

clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.m1_dff_Q_2.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
cell setup time                                                                                           0.105     0.105
data required time                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.105
data arrival time                                                                                                  -9.273
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -9.168


#Path 95
Startpoint: mux_counter_dff_Q_19.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mux_counter_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q_19.QCK[0] (Q_FRAG)                                                                                         0.000     0.000
mux_counter_dff_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.701     1.701
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                                       0.000     5.286
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                                        0.996     6.281
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                             0.000     6.281
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                              0.996     7.277
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                          0.000     7.277
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996     8.273
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.c_frag.TBS[0] (C_FRAG)                                    0.000     8.273
mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     0.996     9.268
mux_counter_dff_Q.QD[0] (Q_FRAG)                                                                                             0.000     9.268
data arrival time                                                                                                                      9.268

clock clk (rise edge)                                                                                                        0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
mux_counter_dff_Q.QCK[0] (Q_FRAG)                                                                                            0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
cell setup time                                                                                                              0.105     0.105
data required time                                                                                                                     0.105
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.105
data arrival time                                                                                                                     -9.268
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -9.163


#Path 96
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.a_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                               0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       0.000     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593     7.955
mainclock.a_dff_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 0.000     7.955
mainclock.a_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.305     9.261
mainclock.a_dff_Q_3.QD[0] (Q_FRAG)                                                                                  0.000     9.261
data arrival time                                                                                                             9.261

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.a_dff_Q_3.QCK[0] (Q_FRAG)                                                                                 0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                            -9.261
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -9.155


#Path 97
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.h2_dff_Q_3.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                               0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.TSL[0] (C_FRAG)                       0.000     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                        1.593     7.955
mainclock.a_dff_Q_3_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                 0.000     7.955
mainclock.a_dff_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                  1.305     9.261
mainclock.h2_dff_Q_3.QD[0] (Q_FRAG)                                                                                 0.000     9.261
data arrival time                                                                                                             9.261

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.h2_dff_Q_3.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                            -9.261
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -9.155


#Path 98
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m2_dff_Q.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                                   0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                               0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                         0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                          1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                           0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                            1.593     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XAB[0] (T_FRAG)                       0.000     6.362
mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        1.305     7.668
mainclock.c_dff_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   0.000     7.668
mainclock.c_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.305     8.973
mainclock.m2_dff_Q.QD[0] (Q_FRAG)                                                                                   0.000     8.973
data arrival time                                                                                                             8.973

clock aclk (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                           0.000     0.000
mainclock.m2_dff_Q.QCK[0] (Q_FRAG)                                                                                  0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                            -8.973
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -8.867


#Path 99
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.m1_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                         0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                        1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                     0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                               0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                 0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.593     6.362
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     6.362
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     7.668
mainclock.d_dff_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     7.668
mainclock.d_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     8.973
mainclock.m1_dff_Q_1.QD[0] (Q_FRAG)                                                                       0.000     8.973
data arrival time                                                                                                   8.973

clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.m1_dff_Q_1.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                         0.000     0.000
cell setup time                                                                                           0.105     0.105
data required time                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.105
data arrival time                                                                                                  -8.973
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -8.867


#Path 100
Startpoint: mainclock.f_dff_Q.QZ[0] (Q_FRAG clocked by aclk)
Endpoint  : mainclock.d_dff_Q_1.QD[0] (Q_FRAG clocked by aclk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.f_dff_Q.QCK[0] (Q_FRAG)                                                                         0.000     0.000
mainclock.f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                        1.701     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                     0.000     1.701
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.605     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                               0.000     3.307
mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                1.462     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.TSL[0] (C_FRAG)                                 0.000     4.769
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.593     6.362
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     6.362
mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     7.668
mainclock.d_dff_Q_1_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     7.668
mainclock.d_dff_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     8.973
mainclock.d_dff_Q_1.QD[0] (Q_FRAG)                                                                        0.000     8.973
data arrival time                                                                                                   8.973

clock aclk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                      0.000     0.000
aclk_dff_Q.QZ[0] (Q_FRAG)                                                                                 0.000     0.000
mainclock.d_dff_Q_1.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                         0.000     0.000
cell setup time                                                                                           0.105     0.105
data required time                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.105
data arrival time                                                                                                  -8.973
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                   -8.867


#End of timing report
