

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Tue Mar 17 14:42:47 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d_div17
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      7.33|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2067619|  2067619|  2067619|  2067619|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  2067617|  2067617|        15|          1|          1|  2067604|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 1
  Pipeline-0: II = 1, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	17  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	2  / true
17 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_18 (4)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i288* %p_hw_input_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_19 (5)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i288* %p_hw_input_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_20 (6)  [1/1] 1.59ns  loc: hls_target.cpp:67
newFuncRoot:2  br label %.preheader


 <State 2>: 7.33ns
ST_2: indvar_flatten (8)  [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i21 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader.preheader ]

ST_2: p_hw_output_y_scan_1 (9)  [1/1] 0.00ns  loc: hls_target.cpp:69
.preheader:1  %p_hw_output_y_scan_1 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_y_scan_s, %.preheader.preheader ]

ST_2: p_hw_output_x_scan_2 (10)  [1/1] 0.00ns
.preheader:2  %p_hw_output_x_scan_2 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_x_scan_1, %.preheader.preheader ]

ST_2: exitcond_flatten (11)  [1/1] 3.15ns
.preheader:3  %exitcond_flatten = icmp eq i21 %indvar_flatten, -29548

ST_2: indvar_flatten_next (12)  [1/1] 2.59ns
.preheader:4  %indvar_flatten_next = add i21 %indvar_flatten, 1

ST_2: StgValue_26 (13)  [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %.exitStub, label %.preheader.preheader

ST_2: exitcond8 (16)  [1/1] 2.94ns  loc: hls_target.cpp:69
.preheader.preheader:1  %exitcond8 = icmp eq i11 %p_hw_output_x_scan_2, -130

ST_2: p_hw_output_x_scan_s (17)  [1/1] 2.07ns  loc: hls_target.cpp:69
.preheader.preheader:2  %p_hw_output_x_scan_s = select i1 %exitcond8, i11 0, i11 %p_hw_output_x_scan_2

ST_2: p_hw_output_x_scan_1 (72)  [1/1] 2.33ns  loc: hls_target.cpp:69
.preheader.preheader:57  %p_hw_output_x_scan_1 = add i11 1, %p_hw_output_x_scan_s


 <State 3>: 4.40ns
ST_3: p_hw_output_y_scan_2 (18)  [1/1] 2.33ns  loc: hls_target.cpp:67
.preheader.preheader:3  %p_hw_output_y_scan_2 = add i11 1, %p_hw_output_y_scan_1

ST_3: tmp5 (20)  [1/1] 2.94ns  loc: hls_target.cpp:159
.preheader.preheader:5  %tmp5 = icmp eq i11 %p_hw_output_y_scan_1, -971

ST_3: p_hw_output_y_scan_s (22)  [1/1] 2.07ns  loc: hls_target.cpp:69
.preheader.preheader:7  %p_hw_output_y_scan_s = select i1 %exitcond8, i11 %p_hw_output_y_scan_2, i11 %p_hw_output_y_scan_1

ST_3: tmp_value_V (25)  [1/1] 2.45ns  loc: hls_target.cpp:75
.preheader.preheader:10  %tmp_value_V = call i288 @_ssdm_op_Read.ap_fifo.volatile.i288P(i288* %p_hw_input_stencil_stream_V_value_V)

ST_3: p_345 (26)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:75
.preheader.preheader:11  %p_345 = trunc i288 %tmp_value_V to i32

ST_3: p_357 (27)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:75
.preheader.preheader:12  %p_357 = call i32 @_ssdm_op_PartSelect.i32.i288.i32.i32(i288 %tmp_value_V, i32 64, i32 95)

ST_3: p_381 (28)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:75
.preheader.preheader:13  %p_381 = call i32 @_ssdm_op_PartSelect.i32.i288.i32.i32(i288 %tmp_value_V, i32 192, i32 223)

ST_3: p_393 (29)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:75
.preheader.preheader:14  %p_393 = call i32 @_ssdm_op_PartSelect.i32.i288.i32.i32(i288 %tmp_value_V, i32 256, i32 287)

ST_3: tmp_3 (30)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:15  %tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i288.i32.i32(i288 %tmp_value_V, i32 32, i32 62)

ST_3: tmp_5 (32)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:17  %tmp_5 = call i31 @_ssdm_op_PartSelect.i31.i288.i32.i32(i288 %tmp_value_V, i32 96, i32 126)

ST_3: tmp_6 (34)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:19  %tmp_6 = call i30 @_ssdm_op_PartSelect.i30.i288.i32.i32(i288 %tmp_value_V, i32 128, i32 157)

ST_3: tmp_7 (36)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:21  %tmp_7 = call i31 @_ssdm_op_PartSelect.i31.i288.i32.i32(i288 %tmp_value_V, i32 160, i32 190)

ST_3: tmp_8 (38)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:23  %tmp_8 = call i31 @_ssdm_op_PartSelect.i31.i288.i32.i32(i288 %tmp_value_V, i32 224, i32 254)

ST_3: tmp_1 (68)  [1/1] 2.94ns  loc: hls_target.cpp:159
.preheader.preheader:53  %tmp_1 = icmp eq i11 %p_hw_output_x_scan_s, -131


 <State 4>: 4.37ns
ST_4: tmp_mid1 (19)  [1/1] 2.94ns  loc: hls_target.cpp:159
.preheader.preheader:4  %tmp_mid1 = icmp eq i11 %p_hw_output_y_scan_2, -971

ST_4: p_353 (31)  [1/1] 0.00ns  loc: hls_target.cpp:92
.preheader.preheader:16  %p_353 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_3, i1 false)

ST_4: p_365 (33)  [1/1] 0.00ns  loc: hls_target.cpp:106
.preheader.preheader:18  %p_365 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_5, i1 false)

ST_4: p_389 (39)  [1/1] 0.00ns  loc: hls_target.cpp:134
.preheader.preheader:24  %p_389 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_8, i1 false)

ST_4: tmp8 (40)  [1/1] 2.90ns  loc: hls_target.cpp:143
.preheader.preheader:25  %tmp8 = add i32 %p_389, %p_381

ST_4: tmp1 (43)  [1/1] 2.90ns  loc: hls_target.cpp:143
.preheader.preheader:28  %tmp1 = add i32 %p_353, %p_345

ST_4: tmp2 (44)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:29  %tmp2 = add i32 %p_393, %p_357

ST_4: tmp3 (45)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:30  %tmp3 = add i32 %p_365, %tmp2


 <State 5>: 4.37ns
ST_5: tmp_mid2 (21)  [1/1] 0.00ns  loc: hls_target.cpp:159 (grouped into LUT with out node tmp_last_V)
.preheader.preheader:6  %tmp_mid2 = select i1 %exitcond8, i1 %tmp_mid1, i1 %tmp5

ST_5: p_371 (35)  [1/1] 0.00ns  loc: hls_target.cpp:113
.preheader.preheader:20  %p_371 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_6, i2 0)

ST_5: p_377 (37)  [1/1] 0.00ns  loc: hls_target.cpp:120
.preheader.preheader:22  %p_377 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_7, i1 false)

ST_5: tmp9 (41)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:26  %tmp9 = add i32 %p_371, %p_377

ST_5: tmp7 (42)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:27  %tmp7 = add i32 %tmp8, %tmp9

ST_5: tmp_last_V (69)  [1/1] 2.07ns  loc: hls_target.cpp:159 (out node of the LUT)
.preheader.preheader:54  %tmp_last_V = and i1 %tmp_1, %tmp_mid2


 <State 6>: 4.37ns
ST_6: tmp4 (46)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:31  %tmp4 = add i32 %tmp1, %tmp3

ST_6: p_397 (47)  [1/1] 2.19ns  loc: hls_target.cpp:143
.preheader.preheader:32  %p_397 = add nsw i32 %tmp7, %tmp4

ST_6: tmp (51)  [1/1] 0.00ns  loc: hls_target.cpp:146
.preheader.preheader:36  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_397, i32 31)


 <State 7>: 3.95ns
ST_7: sext_cast (48)  [1/1] 0.00ns  loc: hls_target.cpp:146
.preheader.preheader:33  %sext_cast = sext i32 %p_397 to i65

ST_7: mul (49)  [5/5] 3.95ns  loc: hls_target.cpp:146
.preheader.preheader:34  %mul = mul i65 8084644322, %sext_cast


 <State 8>: 3.95ns
ST_8: mul (49)  [4/5] 3.95ns  loc: hls_target.cpp:146
.preheader.preheader:34  %mul = mul i65 8084644322, %sext_cast


 <State 9>: 3.95ns
ST_9: mul (49)  [3/5] 3.95ns  loc: hls_target.cpp:146
.preheader.preheader:34  %mul = mul i65 8084644322, %sext_cast


 <State 10>: 3.95ns
ST_10: mul (49)  [2/5] 3.95ns  loc: hls_target.cpp:146
.preheader.preheader:34  %mul = mul i65 8084644322, %sext_cast


 <State 11>: 3.95ns
ST_11: mul (49)  [1/5] 3.95ns  loc: hls_target.cpp:146
.preheader.preheader:34  %mul = mul i65 8084644322, %sext_cast

ST_11: tmp_13 (54)  [1/1] 0.00ns  loc: hls_target.cpp:146
.preheader.preheader:39  %tmp_13 = call i28 @_ssdm_op_PartSelect.i28.i65.i32.i32(i65 %mul, i32 37, i32 64)


 <State 12>: 3.83ns
ST_12: neg_mul (50)  [1/1] 3.83ns  loc: hls_target.cpp:146
.preheader.preheader:35  %neg_mul = sub i65 0, %mul


 <State 13>: 4.81ns
ST_13: tmp_12 (52)  [1/1] 0.00ns  loc: hls_target.cpp:146 (grouped into LUT with out node neg_ti)
.preheader.preheader:37  %tmp_12 = call i28 @_ssdm_op_PartSelect.i28.i65.i32.i32(i65 %neg_mul, i32 37, i32 64)

ST_13: tmp_9 (53)  [1/1] 0.00ns  loc: hls_target.cpp:146 (grouped into LUT with out node neg_ti)
.preheader.preheader:38  %tmp_9 = sext i28 %tmp_12 to i32

ST_13: tmp_4 (55)  [1/1] 0.00ns  loc: hls_target.cpp:146
.preheader.preheader:40  %tmp_4 = sext i28 %tmp_13 to i32

ST_13: tmp_10 (56)  [1/1] 0.00ns  loc: hls_target.cpp:146 (grouped into LUT with out node neg_ti)
.preheader.preheader:41  %tmp_10 = select i1 %tmp, i32 %tmp_9, i32 %tmp_4

ST_13: neg_ti (57)  [1/1] 2.74ns  loc: hls_target.cpp:146 (out node of the LUT)
.preheader.preheader:42  %neg_ti = sub i32 0, %tmp_10

ST_13: p_399 (58)  [1/1] 2.07ns  loc: hls_target.cpp:146
.preheader.preheader:43  %p_399 = select i1 %tmp, i32 %neg_ti, i32 %tmp_4


 <State 14>: 2.90ns
ST_14: tmp_15 (60)  [1/1] 0.00ns  loc: hls_target.cpp:148 (grouped into LUT with out node p_neg)
.preheader.preheader:45  %tmp_15 = shl i32 %p_399, 4

ST_14: p_neg (61)  [1/1] 2.90ns  loc: hls_target.cpp:148 (out node of the LUT)
.preheader.preheader:46  %p_neg = sub i32 0, %tmp_15


 <State 15>: 4.37ns
ST_15: tmp_s (62)  [1/1] 2.19ns  loc: hls_target.cpp:148
.preheader.preheader:47  %tmp_s = sub i32 %p_neg, %p_399

ST_15: p_401 (63)  [1/1] 2.19ns  loc: hls_target.cpp:148
.preheader.preheader:48  %p_401 = add i32 %p_397, %tmp_s


 <State 16>: 2.74ns
ST_16: empty (15)  [1/1] 0.00ns
.preheader.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2067604, i64 2067604, i64 2067604)

ST_16: tmp_2 (23)  [1/1] 0.00ns  loc: hls_target.cpp:70
.preheader.preheader:8  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_16: StgValue_81 (24)  [1/1] 0.00ns  loc: hls_target.cpp:71
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_16: tmp_14 (59)  [1/1] 0.00ns  loc: hls_target.cpp:146 (grouped into LUT with out node p_408)
.preheader.preheader:44  %tmp_14 = trunc i32 %p_399 to i28

ST_16: tmp_16 (64)  [1/1] 0.00ns  loc: hls_target.cpp:149 (grouped into LUT with out node p_408)
.preheader.preheader:49  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_401, i32 31)

ST_16: p_402_cast (65)  [1/1] 0.00ns  loc: hls_target.cpp:149 (grouped into LUT with out node p_408)
.preheader.preheader:50  %p_402_cast = select i1 %tmp_16, i28 -1, i28 0

ST_16: p_408 (66)  [1/1] 2.74ns  loc: hls_target.cpp:155 (out node of the LUT)
.preheader.preheader:51  %p_408 = add i28 %p_402_cast, %tmp_14

ST_16: tmp_value_V_4 (67)  [1/1] 0.00ns  loc: hls_target.cpp:155
.preheader.preheader:52  %tmp_value_V_4 = sext i28 %p_408 to i32

ST_16: StgValue_87 (70)  [1/1] 0.00ns  loc: hls_target.cpp:164
.preheader.preheader:55  call void @_ssdm_op_Write.ap_auto.volatile.i32P.i1P(i32* %hw_output_V_value_V, i1* %hw_output_V_last_V, i32 %tmp_value_V_4, i1 %tmp_last_V)

ST_16: empty_78 (71)  [1/1] 0.00ns  loc: hls_target.cpp:166
.preheader.preheader:56  %empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_2)

ST_16: StgValue_89 (73)  [1/1] 0.00ns  loc: hls_target.cpp:69
.preheader.preheader:58  br label %.preheader


 <State 17>: 0.00ns
ST_17: StgValue_90 (75)  [1/1] 0.00ns
.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_hw_input_stencil_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hw_output_V_value_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ hw_output_V_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_18          (specmemcore      ) [ 000000000000000000]
StgValue_19          (specinterface    ) [ 000000000000000000]
StgValue_20          (br               ) [ 011111111111111110]
indvar_flatten       (phi              ) [ 001000000000000000]
p_hw_output_y_scan_1 (phi              ) [ 001100000000000000]
p_hw_output_x_scan_2 (phi              ) [ 001000000000000000]
exitcond_flatten     (icmp             ) [ 001111111111111110]
indvar_flatten_next  (add              ) [ 011111111111111110]
StgValue_26          (br               ) [ 000000000000000000]
exitcond8            (icmp             ) [ 001111000000000000]
p_hw_output_x_scan_s (select           ) [ 001100000000000000]
p_hw_output_x_scan_1 (add              ) [ 011111111111111110]
p_hw_output_y_scan_2 (add              ) [ 001010000000000000]
tmp5                 (icmp             ) [ 001011000000000000]
p_hw_output_y_scan_s (select           ) [ 011011111111111110]
tmp_value_V          (read             ) [ 000000000000000000]
p_345                (trunc            ) [ 001010000000000000]
p_357                (partselect       ) [ 001010000000000000]
p_381                (partselect       ) [ 001010000000000000]
p_393                (partselect       ) [ 001010000000000000]
tmp_3                (partselect       ) [ 001010000000000000]
tmp_5                (partselect       ) [ 001010000000000000]
tmp_6                (partselect       ) [ 001011000000000000]
tmp_7                (partselect       ) [ 001011000000000000]
tmp_8                (partselect       ) [ 001010000000000000]
tmp_1                (icmp             ) [ 001011000000000000]
tmp_mid1             (icmp             ) [ 001001000000000000]
p_353                (bitconcatenate   ) [ 000000000000000000]
p_365                (bitconcatenate   ) [ 000000000000000000]
p_389                (bitconcatenate   ) [ 000000000000000000]
tmp8                 (add              ) [ 001001000000000000]
tmp1                 (add              ) [ 001001100000000000]
tmp2                 (add              ) [ 000000000000000000]
tmp3                 (add              ) [ 001001100000000000]
tmp_mid2             (select           ) [ 000000000000000000]
p_371                (bitconcatenate   ) [ 000000000000000000]
p_377                (bitconcatenate   ) [ 000000000000000000]
tmp9                 (add              ) [ 000000000000000000]
tmp7                 (add              ) [ 001000100000000000]
tmp_last_V           (and              ) [ 001000111111111110]
tmp4                 (add              ) [ 000000000000000000]
p_397                (add              ) [ 001000011111111100]
tmp                  (bitselect        ) [ 001000011111110000]
sext_cast            (sext             ) [ 001000001111000000]
mul                  (mul              ) [ 001000000000100000]
tmp_13               (partselect       ) [ 001000000000110000]
neg_mul              (sub              ) [ 001000000000010000]
tmp_12               (partselect       ) [ 000000000000000000]
tmp_9                (sext             ) [ 000000000000000000]
tmp_4                (sext             ) [ 000000000000000000]
tmp_10               (select           ) [ 000000000000000000]
neg_ti               (sub              ) [ 000000000000000000]
p_399                (select           ) [ 001000000000001110]
tmp_15               (shl              ) [ 000000000000000000]
p_neg                (sub              ) [ 001000000000000100]
tmp_s                (sub              ) [ 000000000000000000]
p_401                (add              ) [ 001000000000000010]
empty                (speclooptripcount) [ 000000000000000000]
tmp_2                (specregionbegin  ) [ 000000000000000000]
StgValue_81          (specpipeline     ) [ 000000000000000000]
tmp_14               (trunc            ) [ 000000000000000000]
tmp_16               (bitselect        ) [ 000000000000000000]
p_402_cast           (select           ) [ 000000000000000000]
p_408                (add              ) [ 000000000000000000]
tmp_value_V_4        (sext             ) [ 000000000000000000]
StgValue_87          (write            ) [ 000000000000000000]
empty_78             (specregionend    ) [ 000000000000000000]
StgValue_89          (br               ) [ 011111111111111110]
StgValue_90          (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_hw_input_stencil_stream_V_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_hw_input_stencil_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hw_output_V_value_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hw_output_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i288P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i288.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i288.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i288.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_value_V_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="288" slack="0"/>
<pin id="124" dir="0" index="1" bw="288" slack="0"/>
<pin id="125" dir="1" index="2" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="StgValue_87_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="0" index="3" bw="28" slack="0"/>
<pin id="133" dir="0" index="4" bw="1" slack="11"/>
<pin id="134" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_87/16 "/>
</bind>
</comp>

<comp id="138" class="1005" name="indvar_flatten_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="21" slack="1"/>
<pin id="140" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="21" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="p_hw_output_y_scan_1_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="11" slack="1"/>
<pin id="151" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_1 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_hw_output_y_scan_1_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="11" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_hw_output_y_scan_1/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="p_hw_output_x_scan_2_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="11" slack="1"/>
<pin id="163" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_2 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_hw_output_x_scan_2_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="11" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_hw_output_x_scan_2/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="exitcond_flatten_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="21" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="indvar_flatten_next_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="21" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="exitcond8_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="0"/>
<pin id="186" dir="0" index="1" bw="9" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_hw_output_x_scan_s_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="11" slack="0"/>
<pin id="194" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_hw_output_x_scan_s/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_hw_output_x_scan_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="11" slack="0"/>
<pin id="201" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_hw_output_x_scan_1/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_hw_output_y_scan_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="11" slack="1"/>
<pin id="207" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_hw_output_y_scan_2/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp5_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="1"/>
<pin id="212" dir="0" index="1" bw="11" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp5/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_hw_output_y_scan_s_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="11" slack="0"/>
<pin id="219" dir="0" index="2" bw="11" slack="1"/>
<pin id="220" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_hw_output_y_scan_s/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_345_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="288" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_345/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_357_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="288" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="0" index="3" bw="8" slack="0"/>
<pin id="232" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_357/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_381_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="288" slack="0"/>
<pin id="240" dir="0" index="2" bw="9" slack="0"/>
<pin id="241" dir="0" index="3" bw="9" slack="0"/>
<pin id="242" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_381/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_393_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="288" slack="0"/>
<pin id="250" dir="0" index="2" bw="10" slack="0"/>
<pin id="251" dir="0" index="3" bw="10" slack="0"/>
<pin id="252" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_393/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_3_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="31" slack="0"/>
<pin id="259" dir="0" index="1" bw="288" slack="0"/>
<pin id="260" dir="0" index="2" bw="7" slack="0"/>
<pin id="261" dir="0" index="3" bw="7" slack="0"/>
<pin id="262" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_5_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="31" slack="0"/>
<pin id="269" dir="0" index="1" bw="288" slack="0"/>
<pin id="270" dir="0" index="2" bw="8" slack="0"/>
<pin id="271" dir="0" index="3" bw="8" slack="0"/>
<pin id="272" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_6_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="30" slack="0"/>
<pin id="279" dir="0" index="1" bw="288" slack="0"/>
<pin id="280" dir="0" index="2" bw="9" slack="0"/>
<pin id="281" dir="0" index="3" bw="9" slack="0"/>
<pin id="282" dir="1" index="4" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_7_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="31" slack="0"/>
<pin id="289" dir="0" index="1" bw="288" slack="0"/>
<pin id="290" dir="0" index="2" bw="9" slack="0"/>
<pin id="291" dir="0" index="3" bw="9" slack="0"/>
<pin id="292" dir="1" index="4" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_8_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="31" slack="0"/>
<pin id="299" dir="0" index="1" bw="288" slack="0"/>
<pin id="300" dir="0" index="2" bw="9" slack="0"/>
<pin id="301" dir="0" index="3" bw="9" slack="0"/>
<pin id="302" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="11" slack="1"/>
<pin id="309" dir="0" index="1" bw="9" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_mid1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="1"/>
<pin id="314" dir="0" index="1" bw="11" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_353_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="31" slack="1"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_353/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_365_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="31" slack="1"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_365/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_389_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="31" slack="1"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_389/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp8_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="1"/>
<pin id="341" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="1"/>
<pin id="346" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="0" index="1" bw="32" slack="1"/>
<pin id="351" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_mid2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="3"/>
<pin id="360" dir="0" index="1" bw="1" slack="1"/>
<pin id="361" dir="0" index="2" bw="1" slack="2"/>
<pin id="362" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_371_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="30" slack="2"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_371/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_377_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="31" slack="2"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_377/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp9_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp7_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_last_V_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="2"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last_V/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp4_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="2"/>
<pin id="395" dir="0" index="1" bw="32" slack="2"/>
<pin id="396" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_397_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_397/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="0" index="2" bw="6" slack="0"/>
<pin id="406" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_cast_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="34" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_13_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="28" slack="0"/>
<pin id="421" dir="0" index="1" bw="65" slack="0"/>
<pin id="422" dir="0" index="2" bw="7" slack="0"/>
<pin id="423" dir="0" index="3" bw="8" slack="0"/>
<pin id="424" dir="1" index="4" bw="28" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/11 "/>
</bind>
</comp>

<comp id="429" class="1004" name="neg_mul_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="65" slack="1"/>
<pin id="432" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/12 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_12_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="28" slack="0"/>
<pin id="436" dir="0" index="1" bw="65" slack="1"/>
<pin id="437" dir="0" index="2" bw="7" slack="0"/>
<pin id="438" dir="0" index="3" bw="8" slack="0"/>
<pin id="439" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/13 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_9_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="28" slack="0"/>
<pin id="445" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/13 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_4_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="28" slack="2"/>
<pin id="449" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_10_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="7"/>
<pin id="452" dir="0" index="1" bw="28" slack="0"/>
<pin id="453" dir="0" index="2" bw="28" slack="0"/>
<pin id="454" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_10/13 "/>
</bind>
</comp>

<comp id="457" class="1004" name="neg_ti_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="28" slack="0"/>
<pin id="460" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/13 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_399_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="7"/>
<pin id="465" dir="0" index="1" bw="30" slack="0"/>
<pin id="466" dir="0" index="2" bw="28" slack="0"/>
<pin id="467" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_399/13 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_15_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="30" slack="1"/>
<pin id="472" dir="0" index="1" bw="4" slack="0"/>
<pin id="473" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_15/14 "/>
</bind>
</comp>

<comp id="475" class="1004" name="p_neg_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/14 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_s_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="0" index="1" bw="30" slack="2"/>
<pin id="484" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/15 "/>
</bind>
</comp>

<comp id="485" class="1004" name="p_401_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="9"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_401/15 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_14_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="30" slack="3"/>
<pin id="492" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/16 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_16_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="1"/>
<pin id="496" dir="0" index="2" bw="6" slack="0"/>
<pin id="497" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/16 "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_402_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_402_cast/16 "/>
</bind>
</comp>

<comp id="508" class="1004" name="p_408_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="28" slack="0"/>
<pin id="510" dir="0" index="1" bw="28" slack="0"/>
<pin id="511" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_408/16 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_value_V_4_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="28" slack="0"/>
<pin id="516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_value_V_4/16 "/>
</bind>
</comp>

<comp id="519" class="1005" name="exitcond_flatten_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="523" class="1005" name="indvar_flatten_next_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="21" slack="0"/>
<pin id="525" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="528" class="1005" name="exitcond8_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond8 "/>
</bind>
</comp>

<comp id="534" class="1005" name="p_hw_output_x_scan_s_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="11" slack="1"/>
<pin id="536" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_s "/>
</bind>
</comp>

<comp id="539" class="1005" name="p_hw_output_x_scan_1_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="11" slack="0"/>
<pin id="541" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_1 "/>
</bind>
</comp>

<comp id="544" class="1005" name="p_hw_output_y_scan_2_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="11" slack="1"/>
<pin id="546" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_2 "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp5_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="2"/>
<pin id="551" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="554" class="1005" name="p_hw_output_y_scan_s_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="11" slack="1"/>
<pin id="556" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_s "/>
</bind>
</comp>

<comp id="559" class="1005" name="p_345_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_345 "/>
</bind>
</comp>

<comp id="564" class="1005" name="p_357_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_357 "/>
</bind>
</comp>

<comp id="569" class="1005" name="p_381_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_381 "/>
</bind>
</comp>

<comp id="574" class="1005" name="p_393_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_393 "/>
</bind>
</comp>

<comp id="579" class="1005" name="tmp_3_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="31" slack="1"/>
<pin id="581" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="584" class="1005" name="tmp_5_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="31" slack="1"/>
<pin id="586" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="589" class="1005" name="tmp_6_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="30" slack="2"/>
<pin id="591" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="594" class="1005" name="tmp_7_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="31" slack="2"/>
<pin id="596" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="599" class="1005" name="tmp_8_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="31" slack="1"/>
<pin id="601" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_1_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="2"/>
<pin id="606" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="609" class="1005" name="tmp_mid1_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid1 "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp8_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="2"/>
<pin id="621" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="tmp3_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="2"/>
<pin id="626" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp7_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_last_V_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="11"/>
<pin id="636" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="639" class="1005" name="p_397_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_397 "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="6"/>
<pin id="647" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="651" class="1005" name="sext_cast_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="65" slack="1"/>
<pin id="653" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="656" class="1005" name="mul_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="65" slack="1"/>
<pin id="658" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="661" class="1005" name="tmp_13_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="28" slack="2"/>
<pin id="663" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="666" class="1005" name="neg_mul_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="65" slack="1"/>
<pin id="668" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="neg_mul "/>
</bind>
</comp>

<comp id="671" class="1005" name="p_399_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_399 "/>
</bind>
</comp>

<comp id="678" class="1005" name="p_neg_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_neg "/>
</bind>
</comp>

<comp id="683" class="1005" name="p_401_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_401 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="126"><net_src comp="38" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="135"><net_src comp="118" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="153" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="142" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="142" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="165" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="165" pin="4"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="190" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="149" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="149" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="204" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="149" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="226"><net_src comp="122" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="122" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="122" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="46" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="48" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="122" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="50" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="52" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="122" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="56" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="58" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="273"><net_src comp="54" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="122" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="60" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="283"><net_src comp="64" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="122" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="66" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="68" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="293"><net_src comp="54" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="122" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="70" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="72" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="303"><net_src comp="54" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="122" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="74" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="76" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="311"><net_src comp="78" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="36" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="80" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="82" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="329"><net_src comp="80" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="82" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="80" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="82" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="317" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="356"><net_src comp="324" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="348" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="368"><net_src comp="84" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="86" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="80" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="82" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="363" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="370" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="377" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="358" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="401"><net_src comp="393" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="88" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="397" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="90" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="417"><net_src comp="92" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="410" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="94" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="413" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="96" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="42" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="433"><net_src comp="98" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="440"><net_src comp="94" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="96" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="442"><net_src comp="42" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="446"><net_src comp="434" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="455"><net_src comp="443" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="456"><net_src comp="447" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="18" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="450" pin="3"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="469"><net_src comp="447" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="474"><net_src comp="100" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="18" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="489"><net_src comp="481" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="498"><net_src comp="88" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="90" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="493" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="114" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="116" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="512"><net_src comp="500" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="490" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="128" pin=3"/></net>

<net id="522"><net_src comp="172" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="178" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="531"><net_src comp="184" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="537"><net_src comp="190" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="542"><net_src comp="198" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="547"><net_src comp="204" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="552"><net_src comp="210" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="557"><net_src comp="216" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="562"><net_src comp="223" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="567"><net_src comp="227" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="572"><net_src comp="237" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="577"><net_src comp="247" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="582"><net_src comp="257" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="587"><net_src comp="267" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="592"><net_src comp="277" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="597"><net_src comp="287" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="602"><net_src comp="297" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="607"><net_src comp="307" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="612"><net_src comp="312" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="617"><net_src comp="338" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="622"><net_src comp="343" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="627"><net_src comp="352" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="632"><net_src comp="383" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="637"><net_src comp="388" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="128" pin=4"/></net>

<net id="642"><net_src comp="397" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="648"><net_src comp="402" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="654"><net_src comp="410" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="659"><net_src comp="413" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="664"><net_src comp="419" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="669"><net_src comp="429" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="674"><net_src comp="463" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="677"><net_src comp="671" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="681"><net_src comp="475" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="686"><net_src comp="485" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="493" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hw_output_V_value_V | {16 }
	Port: hw_output_V_last_V | {16 }
 - Input state : 
	Port: Loop_1_proc : p_hw_input_stencil_stream_V_value_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_26 : 2
		exitcond8 : 1
		p_hw_output_x_scan_s : 2
		p_hw_output_x_scan_1 : 3
	State 3
		p_hw_output_y_scan_s : 1
	State 4
		tmp8 : 1
		tmp1 : 1
		tmp3 : 1
	State 5
		tmp9 : 1
		tmp7 : 2
		tmp_last_V : 1
	State 6
		p_397 : 1
		tmp : 2
	State 7
		mul : 1
	State 8
	State 9
	State 10
	State 11
		tmp_13 : 1
	State 12
	State 13
		tmp_9 : 1
		tmp_10 : 2
		neg_ti : 3
		p_399 : 4
	State 14
	State 15
		p_401 : 1
	State 16
		p_402_cast : 1
		p_408 : 2
		tmp_value_V_4 : 3
		StgValue_87 : 4
		empty_78 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |  indvar_flatten_next_fu_178 |    0    |    68   |    26   |
|          | p_hw_output_x_scan_1_fu_198 |    0    |    38   |    16   |
|          | p_hw_output_y_scan_2_fu_204 |    0    |    38   |    16   |
|          |         tmp8_fu_338         |    0    |   101   |    37   |
|          |         tmp1_fu_343         |    0    |   101   |    37   |
|          |         tmp2_fu_348         |    0    |    0    |    32   |
|    add   |         tmp3_fu_352         |    0    |    0    |    32   |
|          |         tmp9_fu_377         |    0    |    0    |    32   |
|          |         tmp7_fu_383         |    0    |    0    |    32   |
|          |         tmp4_fu_393         |    0    |    0    |    32   |
|          |         p_397_fu_397        |    0    |    0    |    32   |
|          |         p_401_fu_485        |    0    |    0    |    32   |
|          |         p_408_fu_508        |    0    |    89   |    33   |
|----------|-----------------------------|---------|---------|---------|
|          |        neg_mul_fu_429       |    0    |   200   |    70   |
|    sub   |        neg_ti_fu_457        |    0    |    89   |    33   |
|          |         p_neg_fu_475        |    0    |   101   |    37   |
|          |         tmp_s_fu_481        |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_413         |    4    |   227   |    1    |
|----------|-----------------------------|---------|---------|---------|
|          | p_hw_output_x_scan_s_fu_190 |    0    |    0    |    11   |
|          | p_hw_output_y_scan_s_fu_216 |    0    |    0    |    11   |
|  select  |       tmp_mid2_fu_358       |    0    |    0    |    2    |
|          |        tmp_10_fu_450        |    0    |    0    |    28   |
|          |         p_399_fu_463        |    0    |    0    |    30   |
|          |      p_402_cast_fu_500      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_172   |    0    |    0    |    13   |
|          |       exitcond8_fu_184      |    0    |    0    |    6    |
|   icmp   |         tmp5_fu_210         |    0    |    0    |    6    |
|          |         tmp_1_fu_307        |    0    |    0    |    6    |
|          |       tmp_mid1_fu_312       |    0    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|    and   |      tmp_last_V_fu_388      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |   tmp_value_V_read_fu_122   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   StgValue_87_write_fu_128  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |         p_345_fu_223        |    0    |    0    |    0    |
|          |        tmp_14_fu_490        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         p_357_fu_227        |    0    |    0    |    0    |
|          |         p_381_fu_237        |    0    |    0    |    0    |
|          |         p_393_fu_247        |    0    |    0    |    0    |
|          |         tmp_3_fu_257        |    0    |    0    |    0    |
|partselect|         tmp_5_fu_267        |    0    |    0    |    0    |
|          |         tmp_6_fu_277        |    0    |    0    |    0    |
|          |         tmp_7_fu_287        |    0    |    0    |    0    |
|          |         tmp_8_fu_297        |    0    |    0    |    0    |
|          |        tmp_13_fu_419        |    0    |    0    |    0    |
|          |        tmp_12_fu_434        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         p_353_fu_317        |    0    |    0    |    0    |
|          |         p_365_fu_324        |    0    |    0    |    0    |
|bitconcatenate|         p_389_fu_331        |    0    |    0    |    0    |
|          |         p_371_fu_363        |    0    |    0    |    0    |
|          |         p_377_fu_370        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|          tmp_fu_402         |    0    |    0    |    0    |
|          |        tmp_16_fu_493        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_cast_fu_410      |    0    |    0    |    0    |
|   sext   |         tmp_9_fu_443        |    0    |    0    |    0    |
|          |         tmp_4_fu_447        |    0    |    0    |    0    |
|          |     tmp_value_V_4_fu_514    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |        tmp_15_fu_470        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    4    |   1052  |   685   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      exitcond8_reg_528     |    1   |
|  exitcond_flatten_reg_519  |    1   |
| indvar_flatten_next_reg_523|   21   |
|   indvar_flatten_reg_138   |   21   |
|         mul_reg_656        |   65   |
|       neg_mul_reg_666      |   65   |
|        p_345_reg_559       |   32   |
|        p_357_reg_564       |   32   |
|        p_381_reg_569       |   32   |
|        p_393_reg_574       |   32   |
|        p_397_reg_639       |   32   |
|        p_399_reg_671       |   32   |
|        p_401_reg_683       |   32   |
|p_hw_output_x_scan_1_reg_539|   11   |
|p_hw_output_x_scan_2_reg_161|   11   |
|p_hw_output_x_scan_s_reg_534|   11   |
|p_hw_output_y_scan_1_reg_149|   11   |
|p_hw_output_y_scan_2_reg_544|   11   |
|p_hw_output_y_scan_s_reg_554|   11   |
|        p_neg_reg_678       |   32   |
|      sext_cast_reg_651     |   65   |
|        tmp1_reg_619        |   32   |
|        tmp3_reg_624        |   32   |
|        tmp5_reg_549        |    1   |
|        tmp7_reg_629        |   32   |
|        tmp8_reg_614        |   32   |
|       tmp_13_reg_661       |   28   |
|        tmp_1_reg_604       |    1   |
|        tmp_3_reg_579       |   31   |
|        tmp_5_reg_584       |   31   |
|        tmp_6_reg_589       |   30   |
|        tmp_7_reg_594       |   31   |
|        tmp_8_reg_599       |   31   |
|     tmp_last_V_reg_634     |    1   |
|      tmp_mid1_reg_609      |    1   |
|         tmp_reg_645        |    1   |
+----------------------------+--------+
|            Total           |   876  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
| p_hw_output_y_scan_1_reg_149 |  p0  |   2  |  11  |   22   ||    9    |
|          grp_fu_413          |  p1  |   2  |  32  |   64   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   86   ||  3.176  ||    18   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |  1052  |   685  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   876  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |  1928  |   703  |
+-----------+--------+--------+--------+--------+
