# 8-bit-Signed-Comparator

This repositery contains a VHDL structural description of two 8-bit Signed Comparators, one design is done using an Magnitude Comparator, the other design is done using an Adder.

#Magnitude Comparator to Signed Comparator

![Magnitude Comp to Signed](https://user-images.githubusercontent.com/115925101/225581337-efb2913c-4eff-48b7-a07c-d03d74bff581.jpg)


#Adder to Signed Comparator Design
![The Adder Circuit](https://user-images.githubusercontent.com/115925101/225581365-2882b87b-1c44-4889-80e9-a680ac0ce639.jpg)

