#!/usr/bin/env python3

##################################
# vector-testgen-unpriv.py
#
# James Kaden Cassidy jacassidy@g.hmc.edu June 26 2025
# SPDX-License-Identifier: Apache-2.0
#
# Generate directed tests for functional coverage
##################################

##################################
# libraries
##################################
import filecmp
import math
import os
import re
from concurrent.futures import ProcessPoolExecutor, as_completed
from pathlib import Path
from random import randint, seed
from typing import Annotated

import custom # custom coverpoint generator scripts
import typer
from coverpoint_registry import import_all_modules
from coverpoint_registry import REGISTRY
from rich import print as rprint
from rich.progress import (
  BarColumn,
  MofNCompleteColumn,
  Progress,
  SpinnerColumn,
  TaskProgressColumn,
  TextColumn,
  TimeElapsedColumn,
)

import vector_testgen_common as common
from vector_testgen_common import (
  ARCH_VERIF,
  bf16_instructions,
  crypto_ins,
  crypto_egs8,
  eew64_ins,
  getSigReg,
  getFlen,
  fedges,
  fedgesBF16,
  fedgesD,
  fedgesH,
  freg_count,
  frmList,
  clearCustomData,
  genVtestdata,
  getBaseLmul,
  getBaseSuiteTestCount,
  getInstructionEEW,
  getLegalVlmul,
  getLengthLmul,
  getLengthSuiteTestCount,
  finalizeSigupdCount,
  getSigSpace,
  imm_31,
  incrementBasetestCount,
  incrementLengthtestCount,
  indexed_loads,
  indexed_stores,
  insertTemplate,
  maxELEN,
  minSEW_MIN,
  mmins,
  myhash,
  narrowins,
  newInstruction,
  randomizeMask,
  randomizeOngroupVectorRegister,
  randomizeVectorInstructionData,
  registerCustomData,
  readTestplans,
  setCurrentCoverpoint,
  setExtension,
  setFlen,
  setXlen,
  v_edges_ls,
  vedgeseew1,
  vedgesemul1,
  vedgesemul2,
  vedgesemul4,
  vedgesemul8,
  vedgesemulf2,
  vedgesemulf4,
  vedgesemulf8,
  vector_crypto_edges,
  v_crypto_edges_emul4,
  v_crypto_edges_emul8,
  v_crypto_aes_subbytes_edges,
  v_crypto_sm_subbytes_edges,
  vd_widen_ins,
  vector_loads,
  vector_ls_ins,
  vector_stores,
  vextins,
  vfedgesemul1,
  vfedgesemul2,
  vfloattypes,
  vmlogicalins,
  vreg_count,
  vs1ins,
  vs2_widen_ins,
  vsAddressCount,
  vxrmList,
  writeTest,
  wvsins,
  wwvins,
  xreg_count,
  xvmtype,
  xvtype,
)

unsupported_tests = [ # conflicting signatures between sail and spike, open PRs listed below

]

def writeLine(argument: str, comment = ""):
  comment_distance = 50
  tab_size = 4

  argument = (" " * tab_size * common.tab_count) + str(argument)

  if comment != "":
    padding = max(0, comment_distance - len(argument))
    comment = " " * padding + str(comment)

  f.write(argument + comment +"\n")

def make_custom(test, xlen):
    insertTemplate(test, 0, f"{test}.S")

def register_to_lmul_egs_ifdef(register: int, lmul: None | int, sew: int, egs: int) -> tuple[int, str]:
  egs_if_def = ""
  if lmul is None and egs != 1:
    # We want to use the maximum possible lmul here
    highest_reasonable_lmul = egs
    for possible_lmul in [highest_reasonable_lmul, 4, 2, 1]:
      if register % possible_lmul == 0:
        lmul = possible_lmul
        break
    else:
      lmul = 1 # This shouldn't run but we want to make the type checker happy

    min_required_vlen = math.ceil(sew * egs / lmul)
    egs_if_def = f"UDB_VLEN >= {min_required_vlen}"
  elif lmul is None:
    lmul = 1

  return lmul, egs_if_def


def make_vd(instruction, sew, rng, lmul = None, egs = 1):

  for v in rng:
    description = "cp_vd (Test destination vd = v" + str(v) + ")"
    cp = f"cp_vd_b{v}"
    test_lmul, egs_if_def = register_to_lmul_egs_ifdef(v, lmul, sew, egs)
    instruction_data = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), lmul = test_lmul, vd = v)

    writeTest(description, instruction, cp, instruction_data, sew=sew, lmul = test_lmul, vl=egs, egs = egs, egs_if_def=egs_if_def)
    incrementBasetestCount()
    vsAddressCount()

def make_vl_0(instruction, sew, lmul = 1):
  description = "cr_vl_0 (Test vl = 0)"
  cp = f"cp_vl_0"
  instruction_data  = randomizeVectorInstructionData(instruction, sew, getLengthSuiteTestCount(), suite="length", lmul = lmul)

  writeTest(description, instruction, cp, instruction_data, sew=sew, lmul=lmul, vl=0, suite="length")
  incrementLengthtestCount()
  vsAddressCount("length")

def make_vs3(instruction, sew, rng, lmul = 1):

  for v in rng:
    description = "cp_vs3 (Test source vs3 = v" + str(v) + ")"
    cp = f"cp_vs3_b{v}"
    instruction_data = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), lmul = lmul, vs3 = v)

    writeTest(description, instruction, cp, instruction_data, sew=sew, lmul = lmul)
    incrementBasetestCount()
    vsAddressCount()

def make_vs2(instruction, sew, rng, lmul = None, egs = 1):

  for v in rng:
    description = "cp_vs2 (Test source vs2 = v" + str(v) + ")"
    cp = f"cp_vs2_b{v}"
    test_lmul, egs_if_def = register_to_lmul_egs_ifdef(v, lmul, sew, egs)
    instruction_data = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), lmul = test_lmul, vs2 = v)

    writeTest(description, instruction, cp, instruction_data, sew=sew, lmul = test_lmul, vl=egs, egs = egs, egs_if_def=egs_if_def)
    incrementBasetestCount()
    vsAddressCount()

def make_vs1(instruction, sew, rng, egs=1):

  for v in rng:
    description       = "cp_vs1 (Test source vs1 = v" + str(v) + ")"
    cp = f"cp_vs1_b{v}"
    test_lmul, egs_if_def = register_to_lmul_egs_ifdef(v, None, sew, egs)
    instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vs1 = v, lmul=test_lmul)

    writeTest(description, instruction, cp, instruction_data, sew=sew, lmul=test_lmul, vl=egs, egs=egs, egs_if_def=egs_if_def)
    incrementBasetestCount()
    vsAddressCount()

def make_vd_vs2(instruction, sew, rng, lmul = None, egs=1):

  for v in rng:
    description = f"cmp_vd_vs2 (Test vd = vs2 = v{v})"
    cp = f"cp_vd_vs2_b{v}"
    test_lmul, egs_if_def = register_to_lmul_egs_ifdef(v, lmul, sew, egs)
    try:
      instruction_data = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), lmul = test_lmul, vd = v, vs2 = v)
    except ValueError:
      # Spec forbids this overlap at this v (e.g., indexed LS with EEW != SEW
      # where partial overlap rules exclude this register). Skip.
      continue

    writeTest(description, instruction, cp, instruction_data, sew=sew, lmul = test_lmul, egs=egs, vl=egs, egs_if_def=egs_if_def)
    incrementBasetestCount()
    vsAddressCount()

def make_vd_vs1(instruction, sew, rng, egs=1):

  for v in rng:
    description       = "cmp_vd_vs1 (Test vd = vs1 = v" + str(v) + ")"
    cp = f"cp_vd_vs1_b{v}"
    test_lmul, egs_if_def = register_to_lmul_egs_ifdef(v, None, sew, egs)
    instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vd = v, vs1 = v, lmul=test_lmul)

    writeTest(description, instruction, cp, instruction_data, sew=sew, lmul=test_lmul, egs=egs, vl=egs, egs_if_def=egs_if_def)
    incrementBasetestCount()
    vsAddressCount()

def make_vd_vs1_vs2(instruction, sew, rng, egs=1):

  for v in rng:
    description       = "cmp_vd_vs1_vs2 (Test vd = vs1 = vs2 = v" + str(v) + ")"
    cp = f"cp_vd_vs1_vs2_b{v}"
    test_lmul, egs_if_def = register_to_lmul_egs_ifdef(v, None, sew, egs)
    instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vd = v, vs1 = v, vs2 = v, lmul=test_lmul)

    writeTest(description, instruction, cp, instruction_data, sew=sew, egs=egs, lmul=test_lmul, vl=egs, egs_if_def=egs_if_def)
    incrementBasetestCount()
    vsAddressCount()

def make_vs1_vs2(instruction, sew, rng, egs=1):

  for v in rng:
    description       = "cmp_vs1_vs2 (Test vs1 = vs2 = v" + str(v) + ")"
    cp = f"cp_vs1_vs2_b{v}"
    test_lmul, egs_if_def = register_to_lmul_egs_ifdef(v, None, sew, egs)
    instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vs1 = v, vs2 = v, lmul = test_lmul)

    writeTest(description, instruction, cp, instruction_data, sew=sew, egs=egs, lmul=test_lmul, vl=egs, egs_if_def=egs_if_def)
    incrementBasetestCount()
    vsAddressCount()

def make_vs3_vs2(instruction, sew, rng, lmul = 1):

  for v in rng:
    description       = "cmp_vs3_vs2 (Test vs3 = vs2 = v" + str(v) + ")"
    cp = f"cp_vs3_vs2_b{v}"
    try:
      instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), lmul = lmul, vs3 = v, vs2 = v)
    except ValueError:
      # Spec forbids this overlap at this v (partial-overlap rules). Skip.
      continue

    writeTest(description, instruction, cp, instruction_data, sew=sew, lmul = lmul)
    incrementBasetestCount()
    vsAddressCount()

def make_rs1_v(instruction, sew, rng, lmul = 1):

  for r in rng:
    description       = "cp_rs1 (Test rs1 = x" + str(r) + ")"
    cp = f"cp_rs1_b{r}"
    instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), lmul = lmul, rs1 = r)

    writeTest(description, instruction, cp, instruction_data, sew=sew, lmul = lmul)
    incrementBasetestCount()

def make_rs2_v(instruction, sew, rng, lmul = 1):

  for r in rng:
    description       = "cp_rs2 (Test rs2 = x" + str(r) + ")"
    cp = f"cp_rs2_b{r}"
    instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), lmul = lmul, rs2 = r)

    writeTest(description, instruction, cp, instruction_data, sew=sew, lmul = lmul)
    incrementBasetestCount()

def make_rs2_edges_v(instruction, sew, redges, lmul=1):
  vlvals = ["vlmax"]
  for vl in vlvals:
    for r in redges:
      description       = f"cp_rs2_edges (Test rs2 corner val = {r})"
      cp = f"cp_rs2_edges_b{r}"
      instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), lmul = lmul, rs2_val = r)

      writeTest(description, instruction, cp, instruction_data, sew=sew, vl=vl, lmul = lmul)
      incrementBasetestCount()

def make_rs1_rs2_v(instruction, sew, rng, lmul = 1):

  for r in rng:
    description       = "cmp_rs1_rs2 (Test rs1 = rs2 = x" + str(r) + ")"
    cp = f"cp_rs1_rs2_b{r}"
    instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), lmul = lmul, rs1 = r, rs2 = r)

    writeTest(description, instruction, cp, instruction_data, sew=sew, lmul = lmul)
    incrementBasetestCount()

def make_fs1_v(instruction, sew, rng, lmul = 1):

  for f in rng:
    description       = "cp_fs1 (Test fs1 = f" + str(f) + ")"
    cp = f"cp_fs1_b{f}"
    instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), lmul = lmul, fs1 = f)

    writeTest(description, instruction, cp, instruction_data, sew=sew, lmul = lmul)
    incrementBasetestCount()

def make_imm_v(instruction, sew):
  if instruction in crypto_ins:
    egs = 8 if instruction in crypto_egs8 else 4
  else:
    egs = 1

  lmul = egs
  vl = egs

  if (instruction in imm_31):
    for uimm in range(0,32):
      description       = "cp_imm_5bit_u (Test uimm = " + str(uimm) + ")"
      cp = f"cp_imm_5bit_u_b{uimm}"
      instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), imm = uimm, lmul=lmul)

      writeTest(description, instruction, cp, instruction_data, sew=sew, vl=vl, lmul=lmul, egs=egs)
      incrementBasetestCount()
  else:
    for imm in range(-16,16):
      description       = "cp_imm_5bit (Test imm = " + str(imm) + ")"
      cp = f"cp_imm_5bit_b{imm}"
      instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), imm = imm, lmul=lmul)

      writeTest(description, instruction, cp, instruction_data, sew=sew, vl=vl, lmul=lmul, egs=egs)
      incrementBasetestCount()

def make_rdv(instruction, sew, rng):

  for r in rng:
    description       = "cp_rd (Test rd = x" + str(r) + ")"
    cp = f"cp_rd_b{r}"
    instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), rd = r)

    writeTest(description, instruction, cp, instruction_data, sew=sew)
    incrementBasetestCount()
    vsAddressCount()

def make_fdv(instruction, sew, rng):

  for f in rng:
    description       = "cp_fd (Test fd = f" + str(f) + ")"
    cp = f"cp_fd_b{f}"
    instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), fd = f)

    writeTest(description, instruction, cp, instruction_data, sew=sew)
    incrementBasetestCount()
    vsAddressCount()

def make_vs2_edges(instruction, sew, vedges, vl=1, lmul = 1, egs=1):

  for v in vedges:
    description       = "cp_vs2_edges (Test source vs2 value = " + v + ")"
    cp = f"cp_vs2_edges_b{v}"
    instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), lmul = lmul, vs2_val_pointer = v)

    writeTest(description, instruction, cp, instruction_data, sew=sew, vl=vl, lmul = lmul, egs=egs)
    incrementBasetestCount()

def make_vs1_edges(instruction, sew, vedges, vl=1, lmul=1, egs=1):

  for v in vedges:
    description       = "cp_vs1_edges (Test source vs1 value = " + v + ")"
    cp = f"cp_vs1_edges_b{v}"
    instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vs1_val_pointer = v, lmul=lmul)

    writeTest(description, instruction, cp, instruction_data, sew=sew, vl=vl, lmul=lmul, egs=egs)
    incrementBasetestCount()

def make_vd_edges(instruction, sew, vedges, vl=1, lmul=1, egs=1):

  for v in vedges:
    description       = "cp_vd_edges (Test source vd value = " + v + ")"
    cp = f"cp_vd_edges_b{v}"
    instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vd_val_pointer = v, lmul=lmul)

    writeTest(description, instruction, cp, instruction_data, sew=sew, vl=vl, lmul=lmul, egs=egs)
    incrementBasetestCount()

def make_vd_edges_sm_subbytes(instruction, sew):
  for i in range(0, 256, 4):
    # On the ith iteration, we want subbytes that are {i+3}{i+2}{i+1}{i}
    # in the first sm4_subword call

    # Sail Reference: (From the Spec)
    # {rk3 @ rk2 @ rk1 @ rk0} : bits(128) = get_velem(vs2, EGW=128, keyelem);
    # {x3 @ x2 @ x1 @ x0} : bits(128) = get_velem(vd, EGW=128, i);
    # B  = x1 ^ x2 ^ x3 ^ rk0;
    # S = sm4_subword(B);

    # So we can randomly choose all of vd, and choose a specific rk0 to get the desired B
    target = 0
    for j in range(4):
      target += (i + j) << (j * 8)

    x1 = randint(0, (1 << 32) - 1)
    x2 = randint(0, (1 << 32) - 1)
    x3 = randint(0, (1 << 32) - 1)

    rk0 = x1 ^ x2 ^ x3 ^ target
    vs2_val = [rk0] + [randint(0, (1 << 32) - 1) for _ in range(3)]
    vd_val = [randint(0, (1 << 32) - 1), x1, x2, x3]

    assert(target == (x1 ^ x2 ^ x3 ^ rk0))

    edges_num = i // 4
    vs2_val_ptr = f"vs_corner_sm_vd_subbytes_{edges_num}_vs2"
    vd_val_ptr = f"vs_corner_sm_vd_subbytes_{edges_num}_vd"
    registerCustomData(vs2_val_ptr, vs2_val, 32)
    registerCustomData(vd_val_ptr, vd_val, 32)

    description = "cp_vd_edges_egs4_subbytes_sm (Test source targeting value = " + hex(target) + ")"
    cp = f"cp_vd_edges_egs4_subbytes_sm_b{target:08x}"
    instruction_data = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), suite='base', lmul=4, additional_no_overlap=[['vs2', 'vd']], vs2_val_pointer=vs2_val_ptr, vd_val_pointer=vd_val_ptr)

    writeTest(description, instruction, cp, instruction_data, sew=sew, vl=4, lmul=4, egs=4)
    incrementBasetestCount()

def make_vs2_edges_sm_subbytes(instruction, sew):
  for i in range(0, 256, 4):
    # On the ith iteration, we want subbytes that are {i+3}{i+2}{i+1}{i}
    # in the first sm4_subword call

    # Sail Reference: (From the Spec)
    # let (rk3 @ rk2 @ rk1 @ rk0) : bits(128) = get_velem(vs2, 128, i);
    # B = rk1 ^ rk2 ^ rk3 ^ ck(4 * rnd);
    # S = sm4_subword(B);

    # From the spec:
    ck = [0x00070E15, 0x1C232A31, 0x383F464D, 0x545B6269,
          0x70777E85, 0x8C939AA1, 0xA8AFB6BD, 0xC4CBD2D9,
          0xE0E7EEF5, 0xFC030A11, 0x181F262D, 0x343B4249,
          0x50575E65, 0x6C737A81, 0x888F969D, 0xA4ABB2B9,
          0xC0C7CED5, 0xDCE3EAF1, 0xF8FF060D, 0x141B2229,
          0x30373E45, 0x4C535A61, 0x686F767D, 0x848B9299,
          0xA0A7AEB5, 0xBCC3CAD1, 0xD8DFE6ED, 0xF4FB0209,
          0x10171E25, 0x2C333A41, 0x484F565D, 0x646B7279]

    # Randomly choose, ck, rk2, rk3, and have a desired target, to solve for rk1
    target = 0
    for j in range(4):
      target += (i + j) << (j * 8)

    imm_val = randint(0, 31)
    ck_val = ck[4 * (imm_val & 0x7)]

    rk2 = randint(0, (1 << 32) - 1)
    rk3 = randint(0, (1 << 32) - 1)
    rk0 = randint(0, (1 << 32) - 1)

    rk1 = ck_val ^ rk2 ^ rk3 ^ target

    vs2_val = [rk0, rk1, rk2, rk3]
    assert(target == (rk1 ^ rk2 ^ rk3 ^ ck_val))

    edges_num = i // 4
    vs2_val_ptr = f"vs_corner_sm_vs2_subbytes_{edges_num}_vs2"
    registerCustomData(vs2_val_ptr, vs2_val, 32)

    description = "cp_vs2_edges_egs4_subbytes_sm (Test source targeting value = " + hex(target) + ")"
    cp = f"cp_vs2_edges_egs4_subbytes_sm_b{target:08x}"
    instruction_data = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), suite='base', lmul=4, additional_no_overlap=[['vs2', 'vd']], vs2_val_pointer=vs2_val_ptr, imm=imm_val)

    writeTest(description, instruction, cp, instruction_data, sew=sew, vl=4, lmul=4, egs=4)
    incrementBasetestCount()

def make_rs1_edges_v(instruction, sew, redgesv):

  for rcorner in redgesv:
    description       = "cp_rs1_edges (Test source rs1 value = " + hex(rcorner) + ")"
    cp = f"cp_rs1_edges_b{rcorner}"
    instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), rs1_val = rcorner)

    writeTest(description, instruction, cp, instruction_data, sew=sew)
    incrementBasetestCount()

def make_fs1_edges_v(instruction, sew):
  if sew == 64:
    fedgesv = fedgesD
  elif sew == 16 and instruction in bf16_instructions:
    fedgesv = fedgesBF16
  elif sew == 16:
    fedgesv = fedgesH
  else:
    fedgesv = fedges

  for fcorner in fedgesv:
    fcorner_val       = fedgesv[fcorner]
    description       = "cp_fs1_edges (Test source fs1 value = " + fcorner + ")"
    cp = f"cp_fs1_edges_b{fcorner}"
    instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), fs1_val = fcorner_val)

    writeTest(description, instruction, cp, instruction_data, sew=sew)
    incrementBasetestCount()

def make_vs2_vs1_edges(instruction, sew, vs2edges, vs1edges, vl=1, lmul=1, egs=1):
  for v1 in vs1edges:
    for v2 in vs2edges:
      description = "cr_vs2_vs1_edges"
      cp = f"cp_vs2_vs1_edges_b{v1}_{v2}"
      instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vs1_val_pointer = v1, vs2_val_pointer = v2, additional_no_overlap=[['vs1', 'vs2']], lmul=lmul)

      writeTest(description, instruction, cp, instruction_data, sew=sew, vl=vl, lmul=lmul, egs=egs)

def make_vs2_vd_edges(instruction, sew, vs2edges, vdedges, vl=1, lmul=1, egs=1):
  for v1 in vdedges:
    for v2 in vs2edges:
      description = "cr_vs2_vd_edges"
      cp = f"cp_vs2_vd_edges_b{v1}_{v2}"
      instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vd_val_pointer = v1, vs2_val_pointer = v2, additional_no_overlap=[['vd', 'vs1', 'vs2']], lmul=lmul)

      writeTest(description, instruction, cp, instruction_data, sew=sew, vl=vl, lmul=lmul, egs=egs)

def make_vs2_vd_edges_sm(instruction, sew):
  vs2_edges = {
    "vs_corner_zero": 0,
    "vs_corner_ones": (1 << 128) - 1,
    "vs_corner_walkeven": sum(1 << i for i in range(128) if i % 2 == 0),
    "vs_corner_walkodd": sum(1 << i for i in range(128) if i % 2 == 1),
    "vs_corner_random": randint(0, (1 << 128) - 1),
  }

  # Sanity Check
  assert all(edge in vs2_edges for edge in vector_crypto_edges)

  for vs2_edge_name, vs2_val in vs2_edges.items():
    v2 = f"{vs2_edge_name}_subbytes_sm_cross"
    data = [(vs2_val >> (32 * i)) & (0xFFFF_FFFF) for i in range(4)]
    registerCustomData(v2, data, 32)

    for i in range(0, 256, 4):
      target = 0
      for j in range(4):
        target += (i + j) << (j * 8)

      x2 = randint(0, (1 << 32) - 1)
      x3 = randint(0, (1 << 32) - 1)

      rk0 = vs2_val & 0xFFFF_FFFF

      x1 = x2 ^ x3 ^ target ^ rk0
      v1 = f"vs2_vd_subbytes_sm_cross_vs2_{vs2_edge_name}_vd_{i // 4}"
      registerCustomData(v1, [randint(0, (1 << 32) - 1), x1, x2, x3], 32)

      description = "cr_vs2_vd_edges_subbytes_sm"
      cp = f"cp_vs2_vd_edges_b{v1}_{v2}"

      instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vd_val_pointer = v1, vs2_val_pointer = v2, additional_no_overlap=[['vd', 'vs1', 'vs2']], lmul=4)

      writeTest(description, instruction, cp, instruction_data, sew=sew, vl=4, lmul=4, egs=4)

def make_vs1_vd_edges(instruction, sew, vs1edges, vdedges, vl=1, lmul=1):
  for v1 in vdedges:
    for v2 in vs1edges:
      description = "cr_vs1_vd_edges"
      cp = f"cp_vs1_vd_edges_b{v1}_{v2}"
      instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vd_val_pointer = v1, vs1_val_pointer = v2, additional_no_overlap=[['vd', 'vs1', 'vs2']], lmul=lmul)

      writeTest(description, instruction, cp, instruction_data, sew=sew, vl=vl, lmul=lmul)

def make_vs2_rs1_edges(instruction, sew, vs2edges):
  for r1 in redgesv:
    for v2 in vs2edges:
      description = "cr_vs2_rs1_edges"
      cp = f"cp_vs2_rs1_edges_b{r1}_{v2}"
      instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vs2_val_pointer = v2, rs1_val = r1)

      writeTest(description, instruction, cp, instruction_data, sew=sew)

def make_vs2_fs1_edges(instruction, sew, vs2edges):
  if sew == 64:
    fedgesv = fedgesD
  elif sew == 16 and instruction in bf16_instructions:
    fedgesv = fedgesBF16
  elif sew == 16:
    fedgesv = fedgesH
  else:
    fedgesv = fedges

  for f1 in fedgesv:
    for v2 in vs2edges:
      f1_val = fedgesv[f1]
      description = "cr_vs2_fs1_edges"
      cp = f"cp_vs2_fs1_edges_b{f1}_{v2}"
      instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vs2_val_pointer = v2, fs1_val = f1_val)

      writeTest(description, instruction, cp, instruction_data, sew=sew)

def make_vs2_imm_edges(instruction, sew, vs2edges):
  for imm in immedgesv:
    for v2 in vs2edges:
      description = "cr_vs2_imm_edges"
      cp = f"cp_vs2_imm_edges_b{imm}_{v2}"
      instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vs2_val_pointer = v2, imm = imm)

      writeTest(description, instruction, cp, instruction_data, sew=sew)

def make_vxrm_vs2_vs1_edges(instruction, sew, vs2edges, vs1edges):
  for vxrm in vxrmList:
    for v1 in vs1edges:
      for v2 in vs2edges:
        description = "cr_vxrm_vs2_vs1_edges (Test vxrm = " + vxrm + ")"
        cp = f"cp_vxrm_vs2_vs1_edges_b{vxrm}_{v1}_{v2}"
        instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vs2_val_pointer = v2, vs1_val_pointer = v1, additional_no_overlap=[['vs1','vs2']])

        writeTest(description, instruction, cp, instruction_data, sew=sew, vxrm=vxrm)

def make_vxrm_vs2_rs1_edges(instruction, sew, vs2edges):
  for vxrm in vxrmList:
    for r1 in redgesv:
      for v2 in vs2edges:
        description = "cr_vxrm_vs2_rs1_edges (Test vxrm = " + vxrm + ")"
        cp = f"cp_vxrm_vs2_rs1_edges_b{vxrm}_{r1}_{v2}"
        instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vs2_val_pointer = v2, rs1_val = r1)

        writeTest(description, instruction, cp, instruction_data, sew=sew, vxrm=vxrm)

def make_vxrm_vs2_imm_edges(instruction, sew, vs2edges):
  for vxrm in vxrmList:
    for imm in immedgesv:
      for v2 in vs2edges:
        description = "cr_vxrm_vs2_imm_edges (Test vxrm = " + vxrm + ")" + str(imm)
        cp = f"cp_vxrm_vs2_imm_edges_b{vxrm}_{imm}_{v2}"
        instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vs2_val_pointer = v2, imm = imm)

        writeTest(description, instruction, cp, instruction_data, sew=sew, vxrm=vxrm)

def make_frm(instruction, sew):
  for frm in frmList:
    for i in range(10):
      description = f"cp_csr_frm (Test frm = {frm}, Test number {i+1})"
      cp = f"cp_csr_frm_b{frm}_{i+1}"
      instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount())

      writeTest(description, instruction, cp, instruction_data, sew=sew, frm=frm)
      incrementBasetestCount()

# FMA instructions grouped by operand role
_fma_acc_ins = ["vfmacc", "vfnmacc", "vfmsac", "vfnmsac"]   # vd = ±(vs1/fs1 × vs2) ± vd
_fma_mul_ins = ["vfmadd", "vfnmadd", "vfmsub", "vfnmsub"]   # vd = ±(vs1/fs1 × vd) ± vs2

def _get_fflags_pairs(instruction: str, sew: int) -> list[tuple[str, dict[str, object]]]:
  """Return list of (flag_name, data_kwargs) pairs for fflags transition bins.

  Each pair describes data that triggers the named flag.  Two consecutive
  writeTest calls with this data (second with clear_fflags=False) will cover
  the "1" transition bin for that flag.
  """
  if sew == 64:
    edge_dict = fedgesD
  elif sew == 16 and instruction in bf16_instructions:
    edge_dict = fedgesBF16
  elif sew == 16:
    edge_dict = fedgesH
  else:
    edge_dict = fedges

  base_name = instruction.split(".")[0]  # e.g. "vfmacc" from "vfmacc.vf"
  suffix = instruction.split(".")[1]     # e.g. "vf" or "vv" or "v"
  pairs: list[tuple[str, dict[str, object]]] = []

  # UF pair data for FMA instructions
  if base_name in _fma_acc_ins:
    # vd = ±(mult1 × vs2) ± vd ; mult1 is vs1 (.vv) or fs1 (.vf)
    kwargs: dict[str, object] = {
      "vs2_val_pointer": "vs_corner_f_min_subnorm_emul1",
      "vd_val_pointer": "vs_corner_f_pos0_emul1",
    }
    if suffix == "vv":
      kwargs["vs1_val_pointer"] = "vs_corner_f_min_subnorm_emul1"
    else:
      kwargs["fs1_val"] = edge_dict["min_subnorm"]
    pairs.append(("UF", kwargs))

  elif base_name in _fma_mul_ins:
    # vd = ±(mult1 × vd) ± vs2 ; mult1 is vs1 (.vv) or fs1 (.vf)
    kwargs = {
      "vd_val_pointer": "vs_corner_f_min_subnorm_emul1",
      "vs2_val_pointer": "vs_corner_f_pos0_emul1",
    }
    if suffix == "vv":
      kwargs["vs1_val_pointer"] = "vs_corner_f_min_subnorm_emul1"
    else:
      kwargs["fs1_val"] = edge_dict["min_subnorm"]
    pairs.append(("UF", kwargs))

  # OF pair data for vfsub / vfrsub
  elif base_name == "vfsub":
    # vd = vs2 - vs1/fs1 ; vs2=twoToEmax, vs1/fs1=negmaxnorm → huge+huge → OF
    kwargs = {"vs2_val_pointer": "vs_corner_f_twoToEmax_emul1"}
    if suffix == "vv":
      kwargs["vs1_val_pointer"] = "vs_corner_f_negmaxnorm_emul1"
    else:
      kwargs["fs1_val"] = edge_dict["negmaxnorm"]
    pairs.append(("OF", kwargs))

  elif base_name == "vfrsub":
    # vd = fs1 - vs2 ; fs1=twoToEmax, vs2=negmaxnorm → huge+huge → OF
    kwargs = {
      "vs2_val_pointer": "vs_corner_f_negmaxnorm_emul1",
      "fs1_val": edge_dict["twoToEmax"],
    }
    pairs.append(("OF", kwargs))

  # NX + OF pair data for vfrec7
  elif base_name == "vfrec7":
    # NX: rec7(1.5) is inexact
    pairs.append(("NX", {"vs2_val_pointer": "vs_corner_f_pos1p5_emul1"}))
    # OF: rec7(min_subnorm) overflows
    pairs.append(("OF", {"vs2_val_pointer": "vs_corner_f_min_subnorm_emul1"}))

  elif base_name == "vfwcvtbf16":
    # NV: sNaN conversion
    pairs.append(("NV", { "vs2_val_pointer": "vs_corner_f_sNaN_payload1_emul1" }))

  elif base_name == "vfncvtbf16":
    # NV: sNaN conversion
    pairs.append(("NV", { "vs2_val_pointer": "vs_corner_f_sNaN_payload1_emul2" }))
    # UF: Only something below bf16 minsubnorm (which has the same exponent as f32) can underflow here
    pairs.append(("UF", { "vs2_val_pointer": "vs_corner_f_min_subnorm_emul2" }))
    # OF: Only something above bf16 maxnorm (which has the same exponent as f32) can overflow here
    pairs.append(("OF", { "vs2_val_pointer": "vs_corner_f_negmaxnorm_emul2" }))

  elif base_name == "vfwmaccbf16":
    kwargs = {
      "vd_val_pointer": "vs_corner_f_pos0_emul2",
      "vs2_val_pointer": "vs_corner_f_min_subnorm_emul1",
    }
    if suffix == "vv":
      kwargs["vs1_val_pointer"] = "vs_corner_f_min_subnorm_emul1"
    else:
      kwargs["fs1_val"] = edge_dict["min_subnorm"]
    pairs.append(("UF", kwargs))

  elif base_name == "vfncvt" and suffix == "f":
    # NV: sNaN conversion
    pairs.append(("NV", { "vs2_val_pointer": "vs_corner_f_sNaN_payload1_emul2" }))

  return pairs

def make_fflags_pairs(instruction: str, sew: int) -> None:
  """Generate back-to-back instruction pairs for fflags '1' transition bins."""
  pairs = _get_fflags_pairs(instruction, sew)

  for flag_name, data_kwargs in pairs:
    for i in range(2):
      description = f"cp_csr_fflags ({flag_name}1 pair {i+1}/2)"
      cp = f"cp_csr_fflags_{flag_name}1_pair{i+1}"
      instruction_data = randomizeVectorInstructionData(
        instruction, sew, getBaseSuiteTestCount(), **data_kwargs
      )
      writeTest(description, instruction, cp, instruction_data,
                sew=sew, clear_fflags=(i == 0))
      incrementBasetestCount()

def make_vxsat(instruction, sew):
  if instruction != "vsmul.vx":
    # Otherwise, it is covered by other test generation (truncation of rs1 edges
    # breaks this case)
    return

  # For this case, we just need to generate something that will overflow
  rs1_val = 1 << (min(xlen, sew) - 1)
  vs2_val_ptr = "vs_corner_min_emul1"

  description = "cp_csr_vxsat (vxsat = 1)"
  cp = "cp_csr_vxsat_1"
  instruction_data = randomizeVectorInstructionData(
    instruction, sew, getBaseSuiteTestCount(), rs1_val=rs1_val, vs2_val_pointer=vs2_val_ptr
  )
  writeTest(description, instruction, cp, instruction_data, sew=sew)
  incrementBasetestCount()

##################################### length suite (vl!=1) test generation #####################################

def getMaxlmul(sew, eew, maxemul):
  if eew is None:
    return maxemul

  lmulMultiplier = eew/sew

  if lmulMultiplier > 1:
    return maxemul / lmulMultiplier

  return maxemul

def make_vl_lmul(instruction, sew, maxemul=8, eew = None, preset_emul = None, egs=1):
  global legalvlmuls

  numlmul = int(math.log2(getMaxlmul(sew, eew, maxemul)))
  minlmul = min(legalvlmuls)

  for l in range(minlmul, numlmul+1):
    for k in range(3):
      lmul = 2 ** l # creating lmul first

      vlval = ["vlmax", egs, "random"]
      vl = vlval[k]
      vta = randint(0,1)
      vma = randint(0,1)

      if preset_emul is not None:
        emul = preset_emul
      else:
        emul = lmul

      egs_if_def = ""
      if egs != 1:
        min_required_vlen = math.ceil(sew * egs / lmul)
        egs_if_def = f"UDB_VLEN >= {min_required_vlen}"

      maskval = randomizeMask(instruction)
      no_overlap = [['vs1', 'v0'], ['vs2', 'v0'], ['vd', 'v0'], ['vs3', 'v0']] if maskval is not None else None

      description = f"cr_vl_lmul (Test lmul = {lmul}, vl = {vl})"
      cp = f"cp_vl_lmul_vl_{vl}_lmul_{lmul}"
      instruction_data  = randomizeVectorInstructionData(instruction, sew, getLengthSuiteTestCount(), suite="length", lmul = emul, additional_no_overlap=no_overlap)

      writeTest(description, instruction, cp, instruction_data, sew=sew, lmul=lmul, vl=vl, maskval=maskval, vta=vta, vma=vma, suite="length", egs=egs, egs_if_def=egs_if_def)
      incrementLengthtestCount()
      vsAddressCount("length")

def make_mask_edges(instruction, sew, lmul = 1):
  vma = randint(0,1)
  cp_masking_edges_data = ["ones", "zeroes", "vlmaxm1_ones", "vlmaxd2p1_ones", "cp_mask_random"]

  for m in cp_masking_edges_data:
    vma = randint(0,1)

    description = f"cp_masking_edges (Test v0 = {m})"
    cp = f"cp_masking_edges_maskval_{m}"
    instruction_data  = randomizeVectorInstructionData(instruction, sew, getLengthSuiteTestCount(), lmul=lmul, suite="length", additional_no_overlap=[['vs1', 'v0'], ['vs2', 'v0'], ['vd', 'v0'], ['vs3', 'v0']])

    writeTest(description, instruction, cp, instruction_data, sew=sew, lmul=lmul, vl="vlmax", maskval=m, vma=vma, suite="length")
    incrementLengthtestCount()
    vsAddressCount("length")

def make_vtype_agnostic(instruction, sew, maxemul=8, eew = None, preset_emul = None, egs=1):
  global legalvlmuls

  vlmulmax = int(math.log2(getMaxlmul(sew, eew, maxemul)))
  minlmul = min(legalvlmuls)
  if egs != 1:
    # The minlmul for a crypto instruction must assume SEW=32, so lmul >= egs
    # We have to do this because it is chosen at random
    minlmul = max(minlmul, math.ceil(math.log2(egs)))

  for t in [0,1]:
    for m in [0,1]:

      lmul = 2 ** randint(minlmul, vlmulmax) # pick random integer LMUL to ensure that coverpoints are hit

      if preset_emul is not None:
        emul = preset_emul
      else:
        emul = lmul

      maskval = randomizeMask(instruction, always_masked=True)
      no_overlap = [['vs1', 'v0'], ['vs2', 'v0'], ['vd', 'v0'], ['vs3', 'v0']] if maskval is not None else None
      vta = t
      vma = m

      description = f"cr_vtype_agnostic (Test vta = {vta}, vma = {vma})"
      cp = f"cp_vtype_agnostic_vta_{vta}_vma_{vma}"
      instruction_data  = randomizeVectorInstructionData(instruction, sew, getLengthSuiteTestCount(), suite="length", lmul = emul, additional_no_overlap=no_overlap)

      writeTest(description, instruction, cp, instruction_data, sew=sew, lmul=lmul, vl="random", maskval=maskval, vta=vta, vma=vma, suite="length", egs=egs)
      incrementLengthtestCount()
      vsAddressCount("length")


#####################################         custom test generation       #####################################

def make_custom_vmask_write_lmulge1(instruction, sew):
  for lmul in [1, 2, 4, 8]:
    description = f"cp_custom_vmask_write_lmulge1 (Test lmul = {lmul})"
    cp = f"cp_custom_vmask_write_lmulge1_lmul_{lmul}"
    instruction_data  = randomizeVectorInstructionData(instruction, sew, getLengthSuiteTestCount(), suite="length", lmul = lmul)

    writeTest(description, instruction, cp, instruction_data, sew=sew, lmul=lmul, vl="vlmax", suite="length")
    incrementLengthtestCount()
    vsAddressCount("length")

def make_custom_vmask_write_v0_masked(instruction, sew):
  maskval = randomizeMask(instruction, always_masked = True)  # set always_masked true since this cp will only be tested for instr with mask available
  no_overlap = [['vs1', 'v0'], ['vs2', 'v0']]

  description = "cp_custom_vmask_write_v0_masked"
  cp = "cp_custom_vmask_write_v0_masked"
  instruction_data  = randomizeVectorInstructionData(instruction, sew, getLengthSuiteTestCount(), vd = 0, suite="length", additional_no_overlap=no_overlap)

  writeTest(description, instruction, cp, instruction_data, sew=sew, vl="vlmax", maskval=maskval, suite="length")
  incrementLengthtestCount()
  vsAddressCount("length")

def make_custom_voffgroup_vr(instruction, sew, lmul, vr):
  for v in range(0, vreg_count):
    if (v % lmul == 0):
      pass
    else:
      description = f"cp_custom_voffgroup_{vr}_lmul{lmul} (Test lmul = {lmul}, {vr} = {v})"
      cp = f"cp_custom_voffgroup_{vr}_lmul{lmul}_b{v}"
      if vr == "vs1":
        vd  = randomizeOngroupVectorRegister(instruction, v, lmul=lmul)
        if (instruction in wvsins):
          vs2 = randomizeOngroupVectorRegister(instruction, v, vd, math.floor(v/lmul) * lmul, lmul=lmul)
        else:
          vs2 = randomizeOngroupVectorRegister(instruction, v, vd, lmul=lmul)
        instruction_data  = randomizeVectorInstructionData(instruction, sew, getLengthSuiteTestCount(), vd = vd, vs2 = vs2, vs1 = v, suite="length", lmul = lmul)
      elif vr == "vs2":
        vd  = randomizeOngroupVectorRegister(instruction, v, lmul=lmul)
        vs1 = randomizeOngroupVectorRegister(instruction, v, vd, lmul=lmul)
        instruction_data  = randomizeVectorInstructionData(instruction, sew, getLengthSuiteTestCount(), vd = vd, vs2 = v, vs1 = vs1, suite="length", lmul = lmul)
      else: # vd
        vs2 = randomizeOngroupVectorRegister(instruction, v, lmul=lmul)
        vs1 = randomizeOngroupVectorRegister(instruction, v, vs2, lmul=lmul)
        instruction_data  = randomizeVectorInstructionData(instruction, sew, getLengthSuiteTestCount(), vd = v, vs2 = vs2, vs1 = vs1, suite="length", lmul = lmul)

      writeTest(description, instruction, cp, instruction_data, sew=sew, vl="vlmax", lmul=lmul, suite="length")
      incrementLengthtestCount()
      vsAddressCount("length")

def make_custom_gprWriting_vstart_eq_vl(instruction, sew):
  description = "cp_custom_gprWriting_vstart_eq_vl"
  cp = "cp_custom_gprWriting_vstart_eq_vl"
  instruction_data  = randomizeVectorInstructionData(instruction, sew, getLengthSuiteTestCount(), suite="length")

  writeTest(description, instruction, cp, instruction_data, sew=sew, vl=0, vstart=0, suite="length")
  incrementLengthtestCount()
  vsAddressCount("length")

def make_custom_vext_overlapping_vd_vs2(instruction, sew, vext_ins):
  # vext is the suffix of the extension, e.g. "f2" of vsext.vf2
  # Generate tests for multiple LMUL values depending on the suffix:
  #  - "f2" -> LMULs 2, 4, 8
  #  - "f4" -> LMULs 4, 8
  #  - "f8" -> LMUL 8
  if vext_ins == "f2":
    lmul_list = [2, 4, 8]
  elif vext_ins == "f4":
    lmul_list = [4, 8]
  elif vext_ins == "f8":
    lmul_list = [8]
  else:
    lmul_list = [int(vext_ins[1])]

  vext = int(vext_ins[1])

  for lmul in lmul_list:
    vd = randint(0, math.floor((vreg_count-1)/lmul)) * lmul   # ensure that vd is on group with the given lmul
    vs2 = vd + (lmul - int(lmul/vext))                                 # force vs2 to overlap with the top of vd
    vs1 = randomizeOngroupVectorRegister(instruction, vs2, vd, lmul=lmul)

    description = f"cp_custom_vext{vext}_overlapping_vd_vs2 (lmul = {lmul})"
    cp = f"cp_custom_vext{vext}_overlapping_vd_vs2_lmul{lmul}"
    instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vd = vd, vs2 = vs2, vs1 = vs1, suite="base", lmul = lmul)

    writeTest(description, instruction, cp, instruction_data, sew=sew, lmul=lmul)
    incrementBasetestCount()
    vsAddressCount()

def make_custom_vdOverlapTopVs1_vd_vs1(instruction, sew, lmul):
  emul = 2 * lmul
  vd = randint(0, math.floor((vreg_count-1)/emul)) * emul   # ensure that vd is on group with the given lmul
  vs1 = vd + lmul                                           # force vs1 to overlap with the top of vd, for widening so the overlap is simply the top half
  if instruction in vs2_widen_ins:
    vs2 = randomizeOngroupVectorRegister(instruction, vs1, vd, lmul=emul)
  else:
    vs2 = randomizeOngroupVectorRegister(instruction, vs1, vd, lmul=lmul)

  description = f"cp_custom_vdOverlapTopVs1_vd_vs1_lmul{lmul}"
  cp = f"cp_custom_vdOverlapTopVs1_vd_vs1_lmul{lmul}"
  instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vd = vd, vs2 = vs2, vs1 = vs1, suite="base", lmul = lmul)

  writeTest(description, instruction, cp, instruction_data, sew=sew, lmul=lmul)
  incrementBasetestCount()
  vsAddressCount()

def make_custom_vdOverlapTopVs2_vd_vs2(instruction, sew, lmul):
  emul = 2 * lmul
  vd = randint(0, math.floor((vreg_count-1)/emul)) * emul   # ensure that vd is on group with the given lmul
  vs2 = vd + lmul                                           # force vs2 to overlap with the top of vd, for widening so the overlap is simply the top half
  vs1 = randomizeOngroupVectorRegister(instruction, vs2, vd, lmul=lmul)

  description = f"cp_custom_vdOverlapTopVs2_vd_vs2_lmul{lmul}"
  cp = f"cp_custom_vdOverlapTopVs2_vd_vs2_lmul{lmul}"
  instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vd = vd, vs2 = vs2, vs1 = vs1, suite="base", lmul = lmul)

  writeTest(description, instruction, cp, instruction_data, sew=sew, lmul=lmul)
  incrementBasetestCount()
  vsAddressCount()

def make_custom_vdOverlapBtmVs2_vd_vs2(instruction, sew, lmul):
  emul = 2 * lmul
  vd = randint(0, math.floor((vreg_count-1)/emul)) * emul   # ensure that vd is on group with the given lmul
  vs2 = vd                                                  # force vs2 to overlap with the bottom of vd

  description = f"cp_custom_vdOverlapBtmVs2_vd_vs2_lmul{lmul}"
  cp = f"cp_custom_vdOverlapBtmVs2_vd_vs2_lmul{lmul}"
  instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vd = vd, vs2 = vs2, suite="base", lmul = lmul)

  writeTest(description, instruction, cp, instruction_data, sew=sew, lmul=lmul)
  incrementBasetestCount()
  vsAddressCount()

def make_custom_allVdOverlapTopVs2_vd_vs2(instruction, sew, lmul):
  emul = 2 * lmul
  for v in range(0, vreg_count):
    if (v % emul == 0):
      vd  = v             # ensure that vd is on group with the given lmul
      vs2 = vd + lmul     # force vs2 to overlap with the top of vd, for widening so the overlap is simply the top half
      vs1 = randomizeOngroupVectorRegister(instruction, vs2, vd, lmul=lmul)

      description = f"cp_custom_allVdOverlapTopVs2_vd_vs2_lmul{lmul} (Test vd = {v}, vs2 = {vs2})"
      cp = f"cp_custom_allVdOverlapTopVs2_vd_vs2_lmul{lmul}_vd_v{v}_vs2_v{vs2}"
      instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vd = vd, vs2 = vs2, vs1 = vs1, suite="base", lmul = lmul)

      writeTest(description, instruction, cp, instruction_data, sew=sew, lmul=lmul)
      incrementBasetestCount()
      vsAddressCount()
    else:
      pass

def make_custom_allVdOverlapTopVs1_vd_vs1(instruction, sew, lmul):
  emul = 2 * lmul
  for v in range(0, vreg_count):
    if (v % emul == 0):
      vd  = v             # ensure that vd is on group with the given lmul
      vs1 = vd + lmul     # force vs2 to overlap with the top of vd, for widening so the overlap is simply the top half
      if (instruction in wwvins):
        vs2 = randomizeOngroupVectorRegister(instruction, vs1, vd, lmul=emul)
      else:
        vs2 = randomizeOngroupVectorRegister(instruction, vs1, vd, lmul=lmul)

      description = f"cp_custom_allVdOverlapTopVs1_vd_vs1_lmul{lmul} (Test vd = {v}, vs1 = {vs1})"
      cp = f"cp_custom_allVdOverlapTopVs1_vd_vs1_lmul{lmul}_vd_v{v}_vs1_v{vs1}"
      instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), vd = vd, vs2 = vs2, vs1 = vs1, suite="base", lmul = lmul)

      writeTest(description, instruction, cp, instruction_data, sew=sew, lmul=lmul)
      incrementBasetestCount()
      vsAddressCount()
    else:
      pass

def make_custom_vreductionw_vd_vs1_emul_16(instruction, sew):
  description = "cp_custom_vreductionw_vd_vs1_emul_16"
  cp = "cp_custom_vreductionw_vd_vs1_emul_16"
  instruction_data  = randomizeVectorInstructionData(instruction, sew, getLengthSuiteTestCount(), suite="length", lmul = 8) # requires lmul = 8

  writeTest(description, instruction, cp, instruction_data, sew=sew, lmul=8, suite="length")
  incrementLengthtestCount()
  vsAddressCount("length")

def make_custom_element0Masked(instruction, sew):
  no_overlap = [['vd', 'vs1'], ['vd', 'v0'], ['vs1', 'v0'], ['vs2', 'v0']]

  description = "cp_custom_element0Masked"
  cp = "cp_custom_element0Masked"
  instruction_data  = randomizeVectorInstructionData(instruction, sew, getLengthSuiteTestCount(), suite="length", additional_no_overlap=no_overlap)

  writeTest(description, instruction, cp, instruction_data, sew=sew, vl="vlmax", maskval="ones", suite="length")
  incrementBasetestCount()
  vsAddressCount()

def make_custom_vshift_upperbits_r1_ones(instruction, sew, r1, narrow=False):
  def top_bits_mask(xlen, sew):
    top = xlen - 1
    bottom = int(math.log2(sew))
    width = top - bottom + 1
    mask = ((1 << width) - 1) << bottom
    return mask

  if (narrow):
    r1_val = hex(top_bits_mask(xlen, 2 * sew))
  else:
    r1_val = hex(top_bits_mask(xlen, sew))

  description = f"cp_custom_vshift{narrow}_upperbits_{r1}_ones"
  cp = f"cp_custom_vshift{narrow}_upperbits_{r1}_ones"
  if r1 == "rs1":
    instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), suite="base", rs1_val=r1_val)
  else:
    instruction_data  = randomizeVectorInstructionData(instruction, sew, getBaseSuiteTestCount(), suite="base", vs1_val=r1_val)

  writeTest(description, instruction, cp, instruction_data, sew=sew)
  incrementBasetestCount()
  vsAddressCount()

def make_custom_vindexedges_index_ge_vlmax(instruction, sew):
  description = "cp_custom_vindexedges_index_ge_vlmax"
  cp = "cp_custom_vindexedges_index_ge_vlmax"
  instruction_data  = randomizeVectorInstructionData(instruction, sew, getLengthSuiteTestCount(), suite="length", vs1_val=-1)

  writeTest(description, instruction, cp, instruction_data, sew=sew, suite="length")
  incrementLengthtestCount()
  vsAddressCount("length")

def make_custom_vindexedges_index_gt_vl_lt_vlmax(instruction, sew):
  description = "cp_custom_vindexedges_index_gt_vl_lt_vlmax"
  cp = "cp_custom_vindexedges_index_gt_vl_lt_vlmax"
  instruction_data  = randomizeVectorInstructionData(instruction, sew, getLengthSuiteTestCount(), suite="length", lmul=2, vs1_val=2)

  writeTest(description, instruction, cp, instruction_data, sew=sew, lmul=2, suite="length")
  incrementLengthtestCount()
  vsAddressCount("length")

#####################################           test generation           #####################################

def makeTest(coverpoints, test, sew=None):
  global NaNBox_tests
  # default vl and lmul settings for base suite
  for coverpoint in coverpoints:
    # produce a deterministic seed for repeatable random numbers distinct for each instruction and coverpoint
    testname = test + coverpoint
    hashval = myhash(testname)
    # hashval = hash(testname) # doesn't work because of Python hash randomization
    seed(hashval)
    # print(f"\ncoverpoint: {coverpoint}")
    # print(f"instruction: {test}")
    #seed(hash(test + coverpoint))
    ############################# base suite #############################
    if   ((coverpoint in ['RV32', 'RV64', 'EFFEW8', 'EFFEW16', 'EFFEW32', 'EFFEW64']) or
          ("sample" in coverpoint))                   : pass
    if   coverpoint == "cp_asm_count"                 : pass
    elif coverpoint == "cp_fd"                        : make_fdv(test, sew, range(freg_count))
    elif coverpoint == "cp_fs1"                       : make_fs1_v(test, sew, range(freg_count))
    elif coverpoint == "cp_rd"                        : make_rdv(test, sew, range(xreg_count))
    elif coverpoint == "cp_rs1"                       : make_rs1_v(test, sew, range(xreg_count))
    elif coverpoint == "cp_rs1_nx0"                   : make_rs1_v(test, sew, range(1, xreg_count), getBaseLmul(test, sew))
    elif coverpoint == "cp_rs2"                       : make_rs2_v(test, sew, range(xreg_count), getBaseLmul(test, sew))
    elif coverpoint == "cp_rs2_edges_ls_e8"         : make_rs2_edges_v(test, sew, redges_ls_e8, lmul = getBaseLmul(test, sew))
    elif coverpoint == "cp_rs2_edges_ls_e16"        : make_rs2_edges_v(test, sew, redges_ls_e16, lmul = getBaseLmul(test, sew))
    elif coverpoint == "cp_rs2_edges_ls_e32"        : make_rs2_edges_v(test, sew, redges_ls_e32, lmul = getBaseLmul(test, sew))
    elif coverpoint == "cp_rs2_edges_ls_e64"        : make_rs2_edges_v(test, sew, redges_ls_e64, lmul = getBaseLmul(test, sew))
    elif coverpoint == "cp_rs1_edges"               : make_rs1_edges_v(test, sew, redgesv)
    elif coverpoint == "cp_fs1_edges_v"             : make_fs1_edges_v(test, sew)
    elif coverpoint == "cp_fs1_edges_v_bf16"        : make_fs1_edges_v(test, sew)
    elif coverpoint == "cmp_rs1_rs2"                  : make_rs1_rs2_v(test, sew, range(xreg_count))
    elif coverpoint == "cp_imm_5bit"                  : make_imm_v(test, sew)
    elif coverpoint == "cp_imm_5bit_u"                : make_imm_v(test, sew)
    elif coverpoint == "cp_vd"                        : make_vd(test, sew, range(vreg_count),   getBaseLmul(test, sew))
    elif coverpoint == "cp_vd_lte30"                  : make_vd(test, sew, range(vreg_count-1), getBaseLmul(test, sew))
    elif coverpoint == "cp_vd_lte29"                  : make_vd(test, sew, range(vreg_count-2), getBaseLmul(test, sew))
    elif coverpoint == "cp_vd_lte28"                  : make_vd(test, sew, range(vreg_count-3), getBaseLmul(test, sew))
    elif coverpoint == "cp_vd_lte27"                  : make_vd(test, sew, range(vreg_count-4), getBaseLmul(test, sew))
    elif coverpoint == "cp_vd_lte26"                  : make_vd(test, sew, range(vreg_count-5), getBaseLmul(test, sew))
    elif coverpoint == "cp_vd_lte25"                  : make_vd(test, sew, range(vreg_count-6), getBaseLmul(test, sew))
    elif coverpoint == "cp_vd_lte24"                  : make_vd(test, sew, range(vreg_count-7), getBaseLmul(test, sew))
    elif coverpoint == "cp_vd_nv0"                    : make_vd(test, sew, range(1,vreg_count))
    elif coverpoint == "cp_vd_emul2"                  : make_vd(test, sew, range(0,vreg_count,2), getBaseLmul(test, sew))
    elif coverpoint == "cp_vd_emul4"                  : make_vd(test, sew, range(0,vreg_count,4), getBaseLmul(test, sew))
    elif coverpoint == "cp_vd_emul8"                  : make_vd(test, sew, range(0,vreg_count,8), getBaseLmul(test, sew))
    elif coverpoint == "cp_vd_egs4"                   : make_vd(test, sew, range(0,vreg_count), egs=4)
    elif coverpoint == "cp_vd_egs8"                   : make_vd(test, sew, range(0,vreg_count), egs=8)
    elif coverpoint == "cp_vs3"                       : make_vs3(test, sew, range(vreg_count),   getBaseLmul(test, sew))
    elif coverpoint == "cp_vs3_lte30"                 : make_vs3(test, sew, range(vreg_count-1), getBaseLmul(test, sew))
    elif coverpoint == "cp_vs3_lte29"                 : make_vs3(test, sew, range(vreg_count-2), getBaseLmul(test, sew))
    elif coverpoint == "cp_vs3_lte28"                 : make_vs3(test, sew, range(vreg_count-3), getBaseLmul(test, sew))
    elif coverpoint == "cp_vs3_lte27"                 : make_vs3(test, sew, range(vreg_count-4), getBaseLmul(test, sew))
    elif coverpoint == "cp_vs3_lte26"                 : make_vs3(test, sew, range(vreg_count-5), getBaseLmul(test, sew))
    elif coverpoint == "cp_vs3_lte25"                 : make_vs3(test, sew, range(vreg_count-6), getBaseLmul(test, sew))
    elif coverpoint == "cp_vs3_lte24"                 : make_vs3(test, sew, range(vreg_count-7), getBaseLmul(test, sew))
    elif coverpoint == "cp_vs3_emul2"                 : make_vs3(test, sew, range(0,vreg_count,2), getBaseLmul(test, sew))
    elif coverpoint == "cp_vs3_emul4"                 : make_vs3(test, sew, range(0,vreg_count,4), getBaseLmul(test, sew))
    elif coverpoint == "cp_vs3_emul8"                 : make_vs3(test, sew, range(0,vreg_count,8), getBaseLmul(test, sew))
    elif coverpoint == "cp_vs2"                       : make_vs2(test, sew, range(vreg_count), getBaseLmul(test, sew))
    elif coverpoint == "cp_vs2_nv0"                   : make_vs2(test, sew, range(1,vreg_count))
    elif coverpoint == "cp_vs2_emul2"                 : make_vs2(test, sew, range(0,vreg_count,2), getBaseLmul(test, sew))
    elif coverpoint == "cp_vs2_emul4"                 : make_vs2(test, sew, range(0,vreg_count,4), getBaseLmul(test, sew))
    elif coverpoint == "cp_vs2_emul8"                 : make_vs2(test, sew, range(0,vreg_count,8), getBaseLmul(test, sew))
    elif coverpoint == "cp_vs2_egs4"                  : make_vs2(test, sew, range(vreg_count), egs=4)
    elif coverpoint == "cp_vs2_egs8"                  : make_vs2(test, sew, range(vreg_count), egs=8)
    elif coverpoint == "cp_vs1"                       : make_vs1(test, sew, range(vreg_count))
    elif coverpoint == "cp_vs1_nv0"                   : make_vs1(test, sew, range(1,vreg_count))
    elif coverpoint == "cp_vs1_emul2"                 : make_vs1(test, sew, range(0,vreg_count,2))
    elif coverpoint == "cp_vs1_egs4"                  : make_vs1(test, sew, range(0,vreg_count), egs=4)
    elif coverpoint == "cp_vs1_egs8"                  : make_vs1(test, sew, range(0,vreg_count), egs=8)
    elif coverpoint == "cmp_vd_vs2"                   : make_vd_vs2(test, sew, range(vreg_count), getBaseLmul(test, sew))
    elif coverpoint.startswith("cmp_vd_vs2_sew_lte"):
      max_sew = int(coverpoint.split("_")[-1])
      if sew <= max_sew:
        make_vd_vs2(test, sew, range(vreg_count), getBaseLmul(test, sew))
    elif coverpoint == "cmp_vd_vs2_eew_eq_sew":
      eew = getInstructionEEW(test)
      if eew is None or eew == sew:
        make_vd_vs2(test, sew, range(vreg_count), getBaseLmul(test, sew))
    elif coverpoint == "cmp_vd_vs2_nv0"               : make_vd_vs2(test, sew, range(1,vreg_count), getBaseLmul(test, sew))
    elif coverpoint == "cmp_vd_vs2_emul2"             : make_vd_vs2(test, sew, range(0,vreg_count,2), getBaseLmul(test, sew))
    elif coverpoint == "cmp_vd_vs2_emul4"             : make_vd_vs2(test, sew, range(0,vreg_count,4), getBaseLmul(test, sew))
    elif coverpoint == "cmp_vd_vs2_emul8"             : make_vd_vs2(test, sew, range(0,vreg_count,8), getBaseLmul(test, sew))
    elif coverpoint == "cmp_vd_vs2_egs4"              : make_vd_vs2(test, sew, range(0,vreg_count), egs=4)
    elif coverpoint == "cmp_vd_vs1"                   : make_vd_vs1(test, sew, range(vreg_count))
    elif coverpoint == "cmp_vd_vs1_nv0"               : make_vd_vs1(test, sew, range(1,vreg_count))
    elif coverpoint == "cmp_vd_vs1_emul2"             : make_vd_vs1(test, sew, range(0,vreg_count,2))
    elif coverpoint == "cmp_vd_vs1_egs4"              : make_vd_vs1(test, sew, range(0,vreg_count), egs=4)
    elif coverpoint == "cmp_vd_vs1_egs8"              : make_vd_vs1(test, sew, range(0,vreg_count), egs=8)
    elif coverpoint == "cmp_vs1_vs2"                  : make_vs1_vs2(test, sew, range(vreg_count))
    elif coverpoint == "cmp_vs1_vs2_sew16":
        if sew == 16: make_vs1_vs2(test, sew, range(vreg_count))
    elif coverpoint == "cmp_vs1_vs2_nv0"              : make_vs1_vs2(test, sew, range(1,vreg_count))
    elif coverpoint == "cmp_vs1_vs2_egs4"             : make_vs1_vs2(test, sew, range(vreg_count), egs=4)
    elif coverpoint == "cmp_vs1_vs2_egs8"             : make_vs1_vs2(test, sew, range(vreg_count), egs=8)
    elif coverpoint == "cmp_vd_vs1_vs2"               : make_vd_vs1_vs2(test, sew, range(vreg_count))
    elif coverpoint == "cmp_vd_vs1_vs2_nv0"           : make_vd_vs1_vs2(test, sew, range(1,vreg_count))
    elif coverpoint == "cmp_vd_vs1_vs2_egs4"          : make_vd_vs1_vs2(test, sew, range(vreg_count), egs=4)
    elif coverpoint == "cmp_vs3_vs2"                  : make_vs3_vs2(test, sew, range(vreg_count), getBaseLmul(test, sew))
    elif coverpoint == "cmp_vs3_vs2_eew_eq_sew":
      eew = getInstructionEEW(test)
      if eew is None or eew == sew:
        make_vs3_vs2(test, sew, range(vreg_count), getBaseLmul(test, sew))
    elif coverpoint.startswith("cmp_vs3_vs2_eew_eq_sew_lte"):
      max_vs3 = int(coverpoint.rsplit("_lte", 1)[-1])
      eew = getInstructionEEW(test)
      if eew is None or eew == sew:
        make_vs3_vs2(test, sew, range(max_vs3 + 1), getBaseLmul(test, sew))
    elif coverpoint == "cmp_vs3_vs2_lte30"            : make_vs3_vs2(test, sew, range(vreg_count-1), getBaseLmul(test, sew))
    elif coverpoint == "cmp_vs3_vs2_lte29"            : make_vs3_vs2(test, sew, range(vreg_count-2), getBaseLmul(test, sew))
    elif coverpoint == "cmp_vs3_vs2_lte28"            : make_vs3_vs2(test, sew, range(vreg_count-3), getBaseLmul(test, sew))
    elif coverpoint == "cmp_vs3_vs2_lte27"            : make_vs3_vs2(test, sew, range(vreg_count-4), getBaseLmul(test, sew))
    elif coverpoint == "cmp_vs3_vs2_lte26"            : make_vs3_vs2(test, sew, range(vreg_count-5), getBaseLmul(test, sew))
    elif coverpoint == "cmp_vs3_vs2_lte25"            : make_vs3_vs2(test, sew, range(vreg_count-6), getBaseLmul(test, sew))
    elif coverpoint == "cmp_vs3_vs2_lte24"            : make_vs3_vs2(test, sew, range(vreg_count-7), getBaseLmul(test, sew))
    elif coverpoint == "cp_vs2_edges"               : make_vs2_edges(test, sew, vedgesemul1)
    elif coverpoint == "cp_vs2_edges_emul2"         : make_vs2_edges(test, sew, vedgesemul2)
    elif coverpoint == "cp_vs2_edges_emul4"         : make_vs2_edges(test, sew, vedgesemul4)
    elif coverpoint == "cp_vs2_edges_emul8"         : make_vs2_edges(test, sew, vedgesemul8)
    elif coverpoint == "cp_vs2_edges_emulf2"        : make_vs2_edges(test, sew, vedgesemulf2)
    elif coverpoint == "cp_vs2_edges_emulf4"        : make_vs2_edges(test, sew, vedgesemulf4)
    elif coverpoint == "cp_vs2_edges_emulf8"        : make_vs2_edges(test, sew, vedgesemulf8)
    elif coverpoint == "cp_vs2_edges_eew1"          : make_vs2_edges(test, sew, vedgeseew1, vl=8)  # assume vl = 8 for mask logical instr
    elif coverpoint == "cp_vs2_edges_ls"            : make_vs2_edges(test, sew, v_edges_ls, lmul=getBaseLmul(test, sew))
    elif coverpoint == "cp_vs2_edges_f"             : make_vs2_edges(test, sew, vfedgesemul1)
    elif coverpoint == "cp_vs2_edges_f_bf16"        : make_vs2_edges(test, sew, vfedgesemul1)
    elif coverpoint == "cp_vs2_edges_f_emul2"       : make_vs2_edges(test, sew, vfedgesemul2)
    elif coverpoint == "cp_vs2_edges_egs4"          : make_vs2_edges(test, sew, v_crypto_edges_emul4, vl=4, lmul=4, egs=4)
    elif coverpoint == "cp_vs2_edges_egs8"          : make_vs2_edges(test, sew, v_crypto_edges_emul8, vl=8, lmul=8, egs=8)
    elif coverpoint == "cp_vs2_edges_egs4_subbytes" : make_vs2_edges(test, sew, v_crypto_aes_subbytes_edges, vl=4, lmul=4, egs=4)
    elif coverpoint == "cp_vs2_edges_egs4_subbytes_sm" : make_vs2_edges_sm_subbytes(test, sew)
    elif coverpoint == "cp_vs1_edges"               : make_vs1_edges(test, sew, vedgesemul1)
    elif coverpoint == "cp_vs1_edges_emul2"         : make_vs1_edges(test, sew, vedgesemul2)
    elif coverpoint == "cp_vs1_edges_eew1"          : make_vs1_edges(test, sew, vedgeseew1, vl=8)  # assume vl = 8 for mask logical instr
    elif coverpoint == "cp_vs1_edges_f"             : make_vs1_edges(test, sew, vfedgesemul1)
    elif coverpoint == "cp_vs1_edges_f_bf16"        : make_vs1_edges(test, sew, vfedgesemul1)
    elif coverpoint == "cp_vs1_edges_f_emul2"       : make_vs1_edges(test, sew, vfedgesemul2)
    elif coverpoint == "cp_vs1_edges_egs4"          : make_vs1_edges(test, sew, v_crypto_edges_emul4, vl=4, lmul=4, egs=4)
    elif coverpoint == "cp_vs1_edges_egs8"          : make_vs1_edges(test, sew, v_crypto_edges_emul8, vl=8, lmul=8, egs=8)
    elif coverpoint == "cp_vd_edges_egs4"           : make_vd_edges(test, sew, v_crypto_edges_emul4, vl=4, lmul=4, egs=4)
    elif coverpoint == "cp_vd_edges_egs8"           : make_vd_edges(test, sew, v_crypto_edges_emul8, vl=8, lmul=8, egs=8)
    elif coverpoint == "cp_vd_edges_egs4_subbytes"  : make_vd_edges(test, sew, v_crypto_aes_subbytes_edges, vl=4, lmul=4, egs=4)
    elif coverpoint == "cp_vd_edges_egs4_subbytes_sm": make_vd_edges_sm_subbytes(test, sew)
    elif coverpoint == "cr_vs2_vs1_edges"           : make_vs2_vs1_edges(test, sew, vedgesemul1, vedgesemul1)
    elif coverpoint == "cr_vs2_vs1_edges_wv"        : make_vs2_vs1_edges(test, sew, vedgesemul2, vedgesemul1)
    elif coverpoint == "cr_vs2_vs1_edges_wred"      : make_vs2_vs1_edges(test, sew, vedgesemul1, vedgesemul2)
    elif coverpoint == "cr_vs2_vs1_edges_mm"        : make_vs2_vs1_edges(test, sew, vedgeseew1, vedgeseew1, vl=8)
    elif coverpoint == "cr_vs2_vs1_edges_f"         : make_vs2_vs1_edges(test, sew, vfedgesemul1, vfedgesemul1)
    elif coverpoint == "cr_vs2_vs1_edges_f_bf16"    : make_vs2_vs1_edges(test, sew, vfedgesemul1, vfedgesemul1)
    elif coverpoint == "cr_vs2_vs1_edges_fwv"       : make_vs2_vs1_edges(test, sew, vfedgesemul2, vfedgesemul1)
    elif coverpoint == "cr_vs2_vs1_edges_fwred"     : make_vs2_vs1_edges(test, sew, vfedgesemul1, vfedgesemul2)
    elif coverpoint == "cr_vs2_vs1_edges_egs4"      : make_vs2_vs1_edges(test, sew, v_crypto_edges_emul4, v_crypto_edges_emul4, vl=4, lmul=4, egs=4)
    elif coverpoint == "cr_vs2_vs1_edges_egs8"      : make_vs2_vs1_edges(test, sew, v_crypto_edges_emul8, v_crypto_edges_emul8, vl=8, lmul=8, egs=8)
    elif coverpoint == "cr_vs2_vd_edges_egs4"       : make_vs2_vd_edges(test, sew, v_crypto_edges_emul4, v_crypto_edges_emul4, vl=4, lmul=4, egs=4)
    elif coverpoint == "cr_vs2_vd_edges_egs8"       : make_vs2_vd_edges(test, sew, v_crypto_edges_emul8, v_crypto_edges_emul8, vl=8, lmul=8, egs=8)
    elif coverpoint == "cr_vs2_vd_edges_egs4_subbytes": make_vs2_vd_edges(test, sew, v_crypto_edges_emul4, v_crypto_aes_subbytes_edges, vl=4, lmul=4, egs=4)
    elif coverpoint == "cr_vs2_vd_edges_egs4_subbytes_sm": make_vs2_vd_edges_sm(test, sew)
    elif coverpoint == "cr_vs2_vd_edges_egs4_subbytes_vs2": make_vs2_vd_edges(test, sew, v_crypto_aes_subbytes_edges, v_crypto_edges_emul4, vl=4, lmul=4, egs=4)
    elif coverpoint == "cr_vs1_vd_edges_egs4"       : make_vs1_vd_edges(test, sew, v_crypto_edges_emul4, v_crypto_edges_emul4, vl=4, lmul=4)
    elif coverpoint == "cr_vs2_rs1_edges"           : make_vs2_rs1_edges(test, sew, vedgesemul1)
    elif coverpoint == "cr_vs2_rs1_edges_wx"        : make_vs2_rs1_edges(test, sew, vedgesemul2)
    elif coverpoint == "cr_vs2_fs1_edges"           : make_vs2_fs1_edges(test, sew, vfedgesemul1)
    elif coverpoint == "cr_vs2_fs1_edges_bf16"      : make_vs2_fs1_edges(test, sew, vfedgesemul1)
    elif coverpoint == "cr_vs2_fs1_edges_wf"        : make_vs2_fs1_edges(test, sew, vfedgesemul2)
    elif coverpoint == "cr_vs2_imm_edges"           : make_vs2_imm_edges(test, sew, vedgesemul1)
    elif coverpoint == "cr_vs2_imm_edges_u"         : make_vs2_imm_edges(test, sew, vedgesemul1)
    elif coverpoint == "cr_vs2_imm_edges_wi"        : make_vs2_imm_edges(test, sew, vedgesemul2)
    elif coverpoint == "cr_vs2_imm_edges_wiu"       : make_vs2_imm_edges(test, sew, vedgesemul2)
    elif coverpoint == "cr_vxrm_vs2_vs1_edges"      : make_vxrm_vs2_vs1_edges(test, sew, vedgesemul1, vedgesemul1)
    elif coverpoint == "cr_vxrm_vs2_vs1_edges_wv"   : make_vxrm_vs2_vs1_edges(test, sew, vedgesemul2, vedgesemul1)
    elif coverpoint == "cr_vxrm_vs2_rs1_edges"      : make_vxrm_vs2_rs1_edges(test, sew, vedgesemul1)
    elif coverpoint == "cr_vxrm_vs2_rs1_edges_wx"   : make_vxrm_vs2_rs1_edges(test, sew, vedgesemul2)
    elif coverpoint == "cr_vxrm_vs2_imm_edges"      : make_vxrm_vs2_imm_edges(test, sew, vedgesemul1)
    elif coverpoint == "cr_vxrm_vs2_imm_edges_wi"   : make_vxrm_vs2_imm_edges(test, sew, vedgesemul2)
    elif coverpoint == "cp_csr_frm_v"                 : make_frm(test, sew)
    elif "cp_csr_fflags" in coverpoint                : make_fflags_pairs(test, sew)
    elif coverpoint == "cp_imm_edges_5bit"          : pass # already tested in cp_imm_5bit but needed for cr_vs2_imm_edges
    elif coverpoint == "cp_imm_edges_5bit_u"        : pass # already tested in cp_imm_5bit but needed for cr_vs2_imm_edges
    elif coverpoint == "cp_csr_vxrm"                  : pass # already tested in cross coverpoints with vs2 and vs1/rs1/imm
    elif coverpoint == "cp_csr_vxsat"                 : make_vxsat(test, sew) # already tested in natural execution
    ############################ length suite ############################
    elif coverpoint == "cp_masking_edges"             : make_mask_edges(test, sew, getBaseLmul(test, sew))
    elif coverpoint == "cp_vl_0"                        : make_vl_0(test, sew, lmul = getBaseLmul(test, sew))
    elif coverpoint == "cp_vl_0_egs4"                   : make_vl_0(test, sew, lmul=4)
    elif coverpoint == "cp_vl_0_egs8"                   : make_vl_0(test, sew, lmul=8)
    elif "cr_vl_lmul_lmul4max"      in coverpoint       : make_vl_lmul(test, sew, maxemul=4) # includes tests for legal LMUL up to 4
    elif "cr_vl_lmul_lmul2max"      in coverpoint       : make_vl_lmul(test, sew, maxemul=2) # includes tests for legal LMUL up to 4
    elif "cr_vl_lmul_lmul1max"      in coverpoint       : make_vl_lmul(test, sew, maxemul=1) # includes tests for legal LMUL up to 4
    elif "cr_vl_lmul_e8_emul4max"   in coverpoint       : make_vl_lmul(test, sew, eew = 8,  maxemul=4)
    elif "cr_vl_lmul_e16_emul4max"  in coverpoint       : make_vl_lmul(test, sew, eew = 16, maxemul=4)
    elif "cr_vl_lmul_e32_emul4max"  in coverpoint       : make_vl_lmul(test, sew, eew = 32, maxemul=4)
    elif "cr_vl_lmul_e64_emul4max"  in coverpoint       : make_vl_lmul(test, sew, eew = 64, maxemul=4)
    elif "cr_vl_lmul_e8_emul2max"   in coverpoint       : make_vl_lmul(test, sew, eew = 8,  maxemul=2)
    elif "cr_vl_lmul_e16_emul2max"  in coverpoint       : make_vl_lmul(test, sew, eew = 16, maxemul=2)
    elif "cr_vl_lmul_e32_emul2max"  in coverpoint       : make_vl_lmul(test, sew, eew = 32, maxemul=2)
    elif "cr_vl_lmul_e64_emul2max"  in coverpoint       : make_vl_lmul(test, sew, eew = 64, maxemul=2)
    elif "cr_vl_lmul_e8_emul1max"   in coverpoint       : make_vl_lmul(test, sew, eew = 8,  maxemul=1)
    elif "cr_vl_lmul_e16_emul1max"  in coverpoint       : make_vl_lmul(test, sew, eew = 16, maxemul=1)
    elif "cr_vl_lmul_e32_emul1max"  in coverpoint       : make_vl_lmul(test, sew, eew = 32, maxemul=1)
    elif "cr_vl_lmul_e64_emul1max"  in coverpoint       : make_vl_lmul(test, sew, eew = 64, maxemul=1)
    elif "cr_vl_lmul_e8"            in coverpoint       : make_vl_lmul(test, sew, eew = 8 )
    elif "cr_vl_lmul_e16"           in coverpoint       : make_vl_lmul(test, sew, eew = 16)
    elif "cr_vl_lmul_e32"           in coverpoint       : make_vl_lmul(test, sew, eew = 32)
    elif "cr_vl_lmul_e64"           in coverpoint       : make_vl_lmul(test, sew, eew = 64)
    elif "cr_vl_lmul_egs4"          in coverpoint       : make_vl_lmul(test, sew, egs=4)
    elif "cr_vl_lmul_egs8"          in coverpoint       : make_vl_lmul(test, sew, egs=8)
    elif "cr_vl_lmul"               in coverpoint       : make_vl_lmul(test, sew, preset_emul = getLengthLmul(test)) # includes tests for legal LMUL up to 8
    elif coverpoint in ["cr_vtype_agnostic", "cr_vtype_agnostic_nomask"]              : make_vtype_agnostic(test, sew, preset_emul=getLengthLmul(test))
    elif coverpoint == "cr_vtype_agnostic_lmul4max"     : make_vtype_agnostic(test, sew, maxemul=4)
    elif coverpoint == "cr_vtype_agnostic_lmul2max"     : make_vtype_agnostic(test, sew, maxemul=2)
    elif coverpoint == "cr_vtype_agnostic_lmul1max"     : make_vtype_agnostic(test, sew, maxemul=1)
    elif coverpoint == "cr_vtype_agnostic_e8"           : make_vtype_agnostic(test, sew, eew = 8 )
    elif coverpoint == "cr_vtype_agnostic_e16"          : make_vtype_agnostic(test, sew, eew = 16)
    elif coverpoint == "cr_vtype_agnostic_e32"          : make_vtype_agnostic(test, sew, eew = 32)
    elif coverpoint == "cr_vtype_agnostic_e64"          : make_vtype_agnostic(test, sew, eew = 64)
    elif coverpoint == "cr_vtype_agnostic_e8_emul4max"  : make_vtype_agnostic(test, sew, eew = 8,  maxemul=4)
    elif coverpoint == "cr_vtype_agnostic_e16_emul4max" : make_vtype_agnostic(test, sew, eew = 16, maxemul=4)
    elif coverpoint == "cr_vtype_agnostic_e32_emul4max" : make_vtype_agnostic(test, sew, eew = 32, maxemul=4)
    elif coverpoint == "cr_vtype_agnostic_e64_emul4max" : make_vtype_agnostic(test, sew, eew = 64, maxemul=4)
    elif coverpoint == "cr_vtype_agnostic_e8_emul2max"  : make_vtype_agnostic(test, sew, eew = 8,  maxemul=2)
    elif coverpoint == "cr_vtype_agnostic_e16_emul2max" : make_vtype_agnostic(test, sew, eew = 16, maxemul=2)
    elif coverpoint == "cr_vtype_agnostic_e32_emul2max" : make_vtype_agnostic(test, sew, eew = 32, maxemul=2)
    elif coverpoint == "cr_vtype_agnostic_e64_emul2max" : make_vtype_agnostic(test, sew, eew = 64, maxemul=2)
    elif coverpoint == "cr_vtype_agnostic_e8_emul1max"  : make_vtype_agnostic(test, sew, eew = 8,  maxemul=1)
    elif coverpoint == "cr_vtype_agnostic_e16_emul1max" : make_vtype_agnostic(test, sew, eew = 16, maxemul=1)
    elif coverpoint == "cr_vtype_agnostic_e32_emul1max" : make_vtype_agnostic(test, sew, eew = 32, maxemul=1)
    elif coverpoint == "cr_vtype_agnostic_e64_emul1max" : make_vtype_agnostic(test, sew, eew = 64, maxemul=1)
    elif coverpoint == "cr_vtype_agnostic_lmul4max_nomask" : make_vtype_agnostic(test, sew, maxemul=4, preset_emul=getLengthLmul(test))
    elif coverpoint == "cr_vtype_agnostic_lmul2max_nomask" : make_vtype_agnostic(test, sew, maxemul=2, preset_emul=getLengthLmul(test))
    elif coverpoint == "cr_vtype_agnostic_lmul1max_nomask" : make_vtype_agnostic(test, sew, maxemul=1, preset_emul=getLengthLmul(test))
    elif coverpoint == "cr_vtype_agnostic_egs4"         : make_vtype_agnostic(test, sew, egs=4)
    elif coverpoint == "cr_vtype_agnostic_egs8"         : make_vtype_agnostic(test, sew, egs=8)
    ############################  cp_custom   ############################
    elif coverpoint == "cp_custom_vmask_write_lmulge1"                : make_custom_vmask_write_lmulge1(test, sew)
    elif coverpoint == "cp_custom_vmask_write_v0_masked"              : make_custom_vmask_write_v0_masked(test, sew)
    elif (coverpoint in ["cp_custom_voffgroup_vd_lmul2", "cp_custom_voffgroup_vd_lmul4", "cp_custom_voffgroup_vd_lmul8"]):
      lmul = int(coverpoint[-1])
      make_custom_voffgroup_vr(test, sew, lmul, "vd")
    elif (coverpoint in ["cp_custom_voffgroup_vs2_lmul2", "cp_custom_voffgroup_vs2_lmul4", "cp_custom_voffgroup_vs2_lmul8"]):
      lmul = int(coverpoint[-1])
      make_custom_voffgroup_vr(test, sew, lmul, "vs2")
    elif (coverpoint in ["cp_custom_voffgroup_vs1_lmul2", "cp_custom_voffgroup_vs1_lmul4", "cp_custom_voffgroup_vs1_lmul8"]):
      lmul = int(coverpoint[-1])
      make_custom_voffgroup_vr(test, sew, lmul, "vs1")
    elif coverpoint == "cp_custom_gprWriting_vstart_eq_vl"            : make_custom_gprWriting_vstart_eq_vl(test, sew)
    elif (coverpoint in ["cp_custom_vext2_overlapping_vd_vs2", "cp_custom_vext4_overlapping_vd_vs2", "cp_custom_vext8_overlapping_vd_vs2"]):
      vext = test[-2:]  # "f2" of vsext.vf2
      make_custom_vext_overlapping_vd_vs2(test, sew, vext)
    elif (coverpoint in ["cp_custom_vdOverlapTopVs1_vd_vs1_lmul1", "cp_custom_vdOverlapTopVs1_vd_vs1_lmul2", "cp_custom_vdOverlapTopVs1_vd_vs1_lmul4"]):
      lmul = int(coverpoint[-1])
      make_custom_vdOverlapTopVs1_vd_vs1(test, sew, lmul)
    elif (coverpoint in ["cp_custom_vdOverlapTopVs2_vd_vs2_lmul1", "cp_custom_vdOverlapTopVs2_vd_vs2_lmul2", "cp_custom_vdOverlapTopVs2_vd_vs2_lmul4"]):
      lmul = int(coverpoint[-1])
      make_custom_vdOverlapTopVs2_vd_vs2(test, sew, lmul)
    elif (coverpoint in ["cp_custom_allVdOverlapTopVs1_vd_vs1_lmul1", "cp_custom_allVdOverlapTopVs1_vd_vs1_lmul2", "cp_custom_allVdOverlapTopVs1_vd_vs1_lmul4"]):
      lmul = int(coverpoint[-1])
      make_custom_allVdOverlapTopVs1_vd_vs1(test, sew, lmul)
    elif (coverpoint in ["cp_custom_allVdOverlapTopVs2_vd_vs2_lmul1", "cp_custom_allVdOverlapTopVs2_vd_vs2_lmul2", "cp_custom_allVdOverlapTopVs2_vd_vs2_lmul4"]):
      lmul = int(coverpoint[-1])
      make_custom_allVdOverlapTopVs2_vd_vs2(test, sew, lmul)
    elif (coverpoint in ["cp_custom_vdOverlapBtmVs2_vd_vs2_lmul1", "cp_custom_vdOverlapBtmVs2_vd_vs2_lmul2", "cp_custom_vdOverlapBtmVs2_vd_vs2_lmul4"]):
      lmul = int(coverpoint[-1])
      make_custom_vdOverlapBtmVs2_vd_vs2(test, sew, lmul)
    elif coverpoint == "cp_custom_vreductionw_vd_vs1_emul_16"         : make_custom_vreductionw_vd_vs1_emul_16(test, sew)
    elif coverpoint == "cp_custom_element0Masked"                     : make_custom_element0Masked(test, sew)
    elif coverpoint == "cp_custom_vshift_upperbits_vs1_ones"          : make_custom_vshift_upperbits_r1_ones(test, sew, "vs1")
    elif coverpoint == "cp_custom_vshift_upperbits_rs1_ones"          : make_custom_vshift_upperbits_r1_ones(test, sew, "rs1")
    elif coverpoint == "cp_custom_vshiftn_upperbits_vs1_ones"         : make_custom_vshift_upperbits_r1_ones(test, sew, "vs1", narrow=True)
    elif coverpoint == "cp_custom_vshiftn_upperbits_rs1_ones"         : make_custom_vshift_upperbits_r1_ones(test, sew, "rs1", narrow=True)
    elif coverpoint == "cp_custom_vindexedges_index_ge_vlmax"         : make_custom_vindexedges_index_ge_vlmax(test, sew)
    elif coverpoint == "cp_custom_vindexedges_index_gt_vl_lt_vlmax"   : make_custom_vindexedges_index_gt_vl_lt_vlmax(test, sew)
    elif coverpoint[:2] not in ("cp", "cr")                           : pass # skip all the helper coverpoints
    elif coverpoint in REGISTRY                                       : setCurrentCoverpoint(coverpoint); REGISTRY[coverpoint](test, sew)   # call the registered function (cp_custom_**)
    else:
      print("Warning: " + coverpoint + " not implemented yet for " + test)

def coverpointInclusions(coverpoints):
  applicable_coverpoints = coverpoints
  for coverpoint in list(coverpoints):
    if ((coverpoint in ['RV32', 'RV64', 'EFFEW8', 'EFFEW16', 'EFFEW32', 'EFFEW64']) or
        ("sample" in coverpoint))                                  : applicable_coverpoints.remove(coverpoint)
    elif coverpoint[:3] not in ["cp_", "cmp", "cr_"]               : applicable_coverpoints.remove(coverpoint) # skip all the helper coverpoints
    elif coverpoint == "cp_custom_wvv":
      applicable_coverpoints.remove(coverpoint)
      applicable_coverpoints.append("cp_custom_vdOverlapTopVs2_vd_vs2_lmul1")
      applicable_coverpoints.append("cp_custom_vdOverlapTopVs1_vd_vs1_lmul1")
      applicable_coverpoints.append("cp_custom_vdOverlapTopVs2_vd_vs2_lmul2")
      applicable_coverpoints.append("cp_custom_vdOverlapTopVs1_vd_vs1_lmul2")
      applicable_coverpoints.append("cp_custom_vdOverlapTopVs2_vd_vs2_lmul4")
      applicable_coverpoints.append("cp_custom_vdOverlapTopVs1_vd_vs1_lmul4")
    elif coverpoint == "cp_custom_wvv_all":
      applicable_coverpoints.remove(coverpoint)
      applicable_coverpoints.append("cp_custom_allVdOverlapTopVs2_vd_vs2_lmul1")
      applicable_coverpoints.append("cp_custom_allVdOverlapTopVs2_vd_vs2_lmul2")
      applicable_coverpoints.append("cp_custom_allVdOverlapTopVs2_vd_vs2_lmul4")
      applicable_coverpoints.append("cp_custom_allVdOverlapTopVs1_vd_vs1_lmul1")
      applicable_coverpoints.append("cp_custom_allVdOverlapTopVs1_vd_vs1_lmul2")
      applicable_coverpoints.append("cp_custom_allVdOverlapTopVs1_vd_vs1_lmul4")
    elif coverpoint == "cp_custom_wwv_all":
      applicable_coverpoints.remove(coverpoint)
      applicable_coverpoints.append("cp_custom_allVdOverlapTopVs1_vd_vs1_lmul1")
      applicable_coverpoints.append("cp_custom_allVdOverlapTopVs1_vd_vs1_lmul2")
      applicable_coverpoints.append("cp_custom_allVdOverlapTopVs1_vd_vs1_lmul4")
    elif coverpoint == "cp_custom_wvx_all":
      applicable_coverpoints.remove(coverpoint)
      applicable_coverpoints.append("cp_custom_allVdOverlapTopVs2_vd_vs2_lmul1")
      applicable_coverpoints.append("cp_custom_allVdOverlapTopVs2_vd_vs2_lmul2")
      applicable_coverpoints.append("cp_custom_allVdOverlapTopVs2_vd_vs2_lmul4")
    elif coverpoint == "cp_custom_wvx":
      applicable_coverpoints.remove(coverpoint)
      applicable_coverpoints.append("cp_custom_vdOverlapTopVs2_vd_vs2_lmul1")
      applicable_coverpoints.append("cp_custom_vdOverlapTopVs2_vd_vs2_lmul2")
      applicable_coverpoints.append("cp_custom_vdOverlapTopVs2_vd_vs2_lmul4")
    elif coverpoint == "cp_custom_wwv":
      applicable_coverpoints.remove(coverpoint)
      applicable_coverpoints.append("cp_custom_vdOverlapTopVs1_vd_vs1_lmul1")
      applicable_coverpoints.append("cp_custom_vdOverlapTopVs1_vd_vs1_lmul2")
      applicable_coverpoints.append("cp_custom_vdOverlapTopVs1_vd_vs1_lmul4")
    elif (coverpoint in ["cp_custom_vext2", "cp_custom_vext4", "cp_custom_vext8"]):
      applicable_coverpoints.remove(coverpoint)
      vext = coverpoint[-1]
      applicable_coverpoints.append(f"cp_custom_vext{vext}_overlapping_vd_vs2")
    elif coverpoint == "cp_custom_maskwrite_masked":
      applicable_coverpoints.remove(coverpoint)
      applicable_coverpoints.append("cp_custom_vmask_write_lmulge1")
      applicable_coverpoints.append("cp_custom_vmask_write_v0_masked")
    elif coverpoint == "cp_custom_maskwrite_unmasked":
      applicable_coverpoints.remove(coverpoint)
      applicable_coverpoints.append("cp_custom_vmask_write_lmulge1")
    elif coverpoint == "cp_custom_shift_vv":
      applicable_coverpoints.remove(coverpoint)
      applicable_coverpoints.append("cp_custom_vshift_upperbits_vs1_ones")
    elif coverpoint == "cp_custom_shift_vx":
      applicable_coverpoints.remove(coverpoint)
      applicable_coverpoints.append("cp_custom_vshift_upperbits_rs1_ones")
    elif coverpoint == "cp_custom_shift_wv":
      applicable_coverpoints.remove(coverpoint)
      applicable_coverpoints.append("cp_custom_vdOverlapBtmVs2_vd_vs2_lmul1")
      applicable_coverpoints.append("cp_custom_vdOverlapBtmVs2_vd_vs2_lmul2")
      applicable_coverpoints.append("cp_custom_vdOverlapBtmVs2_vd_vs2_lmul4")
      applicable_coverpoints.append("cp_custom_vshiftn_upperbits_vs1_ones")
    elif coverpoint == "cp_custom_shift_wx":
      applicable_coverpoints.remove(coverpoint)
      applicable_coverpoints.append("cp_custom_vdOverlapBtmVs2_vd_vs2_lmul1")
      applicable_coverpoints.append("cp_custom_vdOverlapBtmVs2_vd_vs2_lmul2")
      applicable_coverpoints.append("cp_custom_vdOverlapBtmVs2_vd_vs2_lmul4")
      applicable_coverpoints.append("cp_custom_vshiftn_upperbits_rs1_ones")
    elif coverpoint == "cp_custom_shift_wi":
      applicable_coverpoints.remove(coverpoint)
      applicable_coverpoints.append("cp_custom_vdOverlapBtmVs2_vd_vs2_lmul1")
      applicable_coverpoints.append("cp_custom_vdOverlapBtmVs2_vd_vs2_lmul2")
      applicable_coverpoints.append("cp_custom_vdOverlapBtmVs2_vd_vs2_lmul4")
    elif coverpoint == "cp_custom_shift_wi_all":
      applicable_coverpoints.remove(coverpoint)
      applicable_coverpoints.append("cp_custom_allVdOverlapBtmVs2_vd_vs2_lmul1")
      applicable_coverpoints.append("cp_custom_allVdOverlapBtmVs2_vd_vs2_lmul2")
      applicable_coverpoints.append("cp_custom_allVdOverlapBtmVs2_vd_vs2_lmul4")
    elif coverpoint in ["cp_custom_red", "cp_custom_wred"]:
      applicable_coverpoints.remove(coverpoint)
      applicable_coverpoints.append("cp_custom_element0Masked")
      applicable_coverpoints.append("cp_custom_vmask_write_v0_masked")
      if coverpoint[-4] == "w":
        lmuls = ["2", "4"]
        applicable_coverpoints.append("cp_custom_vreductionw_vd_vs1_emul_16")
      else:
        lmuls = ["2", "4", "8"]
      for lmul in lmuls:
        applicable_coverpoints.append(f"cp_custom_voffgroup_vd_lmul{lmul}")
        applicable_coverpoints.append(f"cp_custom_voffgroup_vs1_lmul{lmul}")
    elif coverpoint == "cp_custom_gprwrite":
      applicable_coverpoints.remove(coverpoint)
      applicable_coverpoints.append("cp_custom_gprWriting_vstart_eq_vl")
    elif coverpoint == "cp_custom_vmv_s_x":
      applicable_coverpoints.remove(coverpoint)
      for lmul in ["2", "4", "8"]:
        applicable_coverpoints.append(f"cp_custom_voffgroup_vd_lmul{lmul}")
    elif coverpoint == "cp_custom_vmv_x_s":
      applicable_coverpoints.remove(coverpoint)
      applicable_coverpoints.append("cp_custom_gprWriting_vstart_eq_vl")
      for lmul in ["2", "4", "8"]:
        applicable_coverpoints.append(f"cp_custom_voffgroup_vs2_lmul{lmul}")
    elif coverpoint == "cp_custom_vindexVV":
      applicable_coverpoints.remove(coverpoint)
      applicable_coverpoints.append("cp_custom_vindexedges_index_ge_vlmax")
      applicable_coverpoints.append("cp_custom_vindexedges_index_gt_vl_lt_vlmax")
    elif coverpoint == "cp_custom_vindexVX":
      applicable_coverpoints.remove(coverpoint)
      # cp_custom_vindexVX_rs1_not_truncated_32, cp_custom_vindexVX_rs1_not_truncated_64 are covered with cp_rs1_edges
  return applicable_coverpoints

#####################################               rewrite               #####################################


# TODO replace with better common functions
def getcovergroups(coverdefdir, coverfiles, xlen):
  coverpoints = {}
  curinstr = ""
  mode = "both"
  ingroup = False
  for coverfile in coverfiles:
    coverfile = coverdefdir + "/" + coverfile + "_coverage.svh"
    f = open(coverfile)
    for line in f:
      if (re.search("covergroup .* with", line)):
        ingroup = True
      if (re.search("endgroup", line)):
        ingroup = False
      if ((not ingroup) and re.search('`ifdef UDB_MXLEN_32', line)):
        mode = 32
      if ((not ingroup) and re.search('`ifdef UDB_MXLEN_64', line)):
        mode = 64
      # only look for coverpoints if we are of the proper xlen
      #print("mode: " + str(mode) + " xlen: " + str(xlen) + " " + line)
      if (mode == "both" or mode == xlen):
        m = re.search(r'covergroup.*?_(.*?)_cg', line)
        if (m):
          curinstr = m.group(1).replace("_", ".")
          # print(f'instr is: {curinstr}')
          coverpoints[curinstr] = []
        m = re.search(r"\s*(\S+) :", line)
        if (m):
          # print(f'coverpoint: {m.group(1)}')
          coverpoints[curinstr].append(m.group(1))
    f.close()
    return coverpoints

def getExtensions():
  extensions = []
  path = ARCH_VERIF+"/fcov/unpriv"
  for (dirpath, dirnames, filenames) in os.walk(path):
    for filename in filenames:
      m = re.search("(.*)_coverage.svh", filename)
      if (m is not None):
        ext = m.group(1)
        if 'V' in ext or 'v' in ext:
          extensions.append(ext)
  return extensions


def _setup_worker() -> None:
  """Per-process initialization used by both serial and parallel runs."""
  common.writeLine = writeLine
  import_all_modules(custom)

def _detect_sew(pathname: str) -> int:
  for pattern in [r'/Vx(\d+)$', r'/Vls(\d+)$', r'/Vf(\d+)$', r'/VlsCustom(\d+)$', r'/VfCustom(\d+)$', r'/Zvbb(\d+)$', r'/Zvkb(\d+)$', r'/Zvbc(\d+)$', r'/Zvknhb(\d+)$']:
    match = re.search(pattern, pathname)
    if match:
        return int(match.group(1))

  for pattern, sew in [(r'/Zvfbfmin$', 16), (r'/Zvfhmin$', 16), (r'/Zvfbfwma$', 16), (r'/Zvk(g|nha|ned|sed|sh)$', 32)]: # codespell:ignore ned
    match = re.search(pattern, pathname)
    if match:
      return sew

  return 8


def generate_extension(xlen_arg: int, extension_arg: str) -> str:
  """Generate every test file for a single (xlen, extension) pair.

  This is the unit of work dispatched to the process pool. Each worker
  process gets its own copy of the module-level globals, so we re-seed
  here for reproducibility (deterministic per task).
  """
  global f, legalvlmuls, redgesv, redges_ls_e8, redges_ls_e16, redges_ls_e32, redges_ls_e64
  global immedgesv, NaNBox_tests, test, xlen, extension

  flen = getFlen()
  xlen = xlen_arg
  extension = extension_arg

  seed(common.myhash(f"{xlen}-{extension}"))

  testplans = readTestplans()
  if extension not in testplans:
    return f"rv{xlen}/{extension}: skipped (no testplan)"

  setExtension(extension)
  setXlen(xlen)

  pathname = f"{ARCH_VERIF}/tests/rv{xlen}i/{extension}"

  redgesv = [0, 1, 2, 2**xlen-1, 2**xlen-2, 2**(xlen-1), 2**(xlen-1)+1, 2**(xlen-1)-1, 2**(xlen-1)-2]
  if (xlen == 32):
    redgesv = redgesv + [0b01011011101111001000100001110010, 0b10101010101010101010101010101010, 0b01010101010101010101010101010101]
  else:
    redgesv = redgesv + [0b0101101110111100100010000111011101100011101011101000011011110010, # random
                        0b1010101010101010101010101010101010101010101010101010101010101010, # walking odd
                        0b0101010101010101010101010101010101010101010101010101010101010101, # walking even
                        0b0000000000000000000000000000000011111111111111111111111111111111, # Wmax
                        0b0000000000000000000000000000000011111111111111111111111111111110, # Wmaxm1
                        0b0000000000000000000000000000000100000000000000000000000000000000, # Wmaxp1
                        0b0000000000000000000000000000000100000000000000000000000000000001] # Wmaxp2

  redges_ls_e8  = [-2, -1, 0, 1, 2]
  redges_ls_e16 = [-4, -2, 0, 2, 4]
  redges_ls_e32 = [-8, -4, 0, 4, 8]
  redges_ls_e64 = [-16,-8, 0, 8,16]

  NaNBox_tests = False

  os.makedirs(pathname, exist_ok=True)  # noqa: PTH103

  sew = _detect_sew(pathname)

  instructions = list(testplans[extension].keys())
  applicable_instructions = list(testplans[extension].keys())
  effewcp = "EFFEW" + str(sew)
  for test in instructions:
    if effewcp not in list(testplans[extension][test]):
      applicable_instructions.remove(test)

  written = 0
  for test in applicable_instructions:
    newInstruction()

    if (test in imm_31):
      immedgesv = [0, 1, 2, 15, 16, 30, 31]
    else:
      immedgesv = [0, 1, 2, 14, 15, -1, -2, -15, -16]

    basename = extension + "-" + test
    fname = pathname + "/" + basename + ".S"
    tempfname = pathname + "/" + basename + "_temp.S"

    vdsew = sew
    if test in vd_widen_ins: vdsew *= 2
    elif test in eew64_ins: vdsew = 64

    f = open(tempfname, "w")

    insertTemplate(test, getSigSpace(xlen, flen), "testgen_header.S", sew=sew, vdsew=vdsew)

    if test in vfloattypes:
      float_en = "\n# set mstatus.FS to 10 to enable fp\nli t0,0x4000\ncsrs mstatus, t0\n\n"
      f.write(float_en)

    if extension.startswith(("VfCustom", "Vf")) and sew > 32:
      setFlen(sew)
    else:
      setFlen(32)

    legalvlmuls = getLegalVlmul(maxELEN, minSEW_MIN, sew)

    f.write("\n")
    f.write("// Initial set vl = 1\n")
    f.write("li x31, 1\n")
    f.write(f"vsetvli x0, x31, e{sew}, m1, tu, mu\n\n\n")

    if (test in vd_widen_ins) or (test in vs2_widen_ins):
      if (sew == 8):
        f.write("#if UDB_ELEN > 8\n")
      elif (sew == 16):
        f.write("#if UDB_ELEN > 16\n")
      elif (sew == 32):
        f.write("#if UDB_ELEN > 32\n")
      elif (sew == 64):
        f.write("#if UDB_ELEN > 64\n")

    clearCustomData()
    coverpoints = list(testplans[extension][test])
    applicable_coverpoints = coverpointInclusions(coverpoints)
    if test not in unsupported_tests:
      makeTest(applicable_coverpoints, test, sew=sew)

    if (test in vd_widen_ins) or (test in vs2_widen_ins):
      f.write("#endif\n")

    test_data = genVtestdata(test, sew)

    signatureWords = getSigSpace(xlen, flen)
    sigReg = getSigReg()
    f.write(f"mv x2, x{sigReg} # restore signature pointer to default register for teardown\n")
    insertTemplate(test, signatureWords, "testgen_footer.S", test_data=test_data)

    f.close()
    finalizeSigupdCount(tempfname, xlen, flen)
    fname_p = Path(fname)
    tempfname_p = Path(tempfname)
    if fname_p.exists():
      if filecmp.cmp(fname, tempfname):
        tempfname_p.unlink()
      else:
        tempfname_p.replace(fname_p)
    else:
      tempfname_p.replace(fname_p)
    written += 1

  return f"rv{xlen}/{extension}: {written} test(s)"


def _list_tasks(include_set: set[str], exclude_set: set[str]) -> list[tuple[int, str]]:
  """Build the list of (xlen, extension) tasks honoring filters."""
  tasks: list[tuple[int, str]] = []
  testplans = readTestplans()
  extensions = list(testplans.keys())
  if include_set:
    extensions = [e for e in extensions if e in include_set]
  if exclude_set:
    extensions = [e for e in extensions if e not in exclude_set]
  for xlen in (32, 64):
    for extension in sorted(extensions):
      tasks.append((xlen, extension))
  return tasks


vector_testgen_app = typer.Typer(context_settings={"help_option_names": ["-h", "--help"]}, add_completion=False)


@vector_testgen_app.command()
def run(
  extensions: Annotated[
    str, typer.Option("--extensions", "-e", help="Comma-separated extensions to generate tests for")
  ] = "",
  exclude: Annotated[
    str, typer.Option("--exclude", "-x", help="Comma-separated extensions to exclude from generation")
  ] = "",
  jobs: Annotated[
    int, typer.Option("--jobs", "-j", help="Parallel worker processes (0 = auto-detect, 1 = serial)")
  ] = 0,
) -> None:
  """Generate directed vector tests for functional coverage."""
  include_set = set(filter(None, (s.strip() for s in extensions.split(",")))) if extensions else set()
  exclude_set = set(filter(None, (s.strip() for s in exclude.split(",")))) if exclude else set()

  worker_count = jobs if jobs > 0 else (os.cpu_count() or 1)

  tasks = _list_tasks(include_set, exclude_set)
  if not tasks:
    return

  progress = Progress(
    SpinnerColumn(),
    TextColumn("[cyan]Generating vector tests..."),
    BarColumn(),
    MofNCompleteColumn(),
    TaskProgressColumn(),
    TextColumn("elapsed:"),
    TimeElapsedColumn(),
    transient=True,
  )

  if worker_count == 1 or len(tasks) == 1:
    _setup_worker()
    with progress:
      task_id = progress.add_task("generate", total=len(tasks))
      for xlen, extension in tasks:
        generate_extension(xlen, extension)
        progress.advance(task_id)
  else:
    with ProcessPoolExecutor(max_workers=worker_count, initializer=_setup_worker) as executor:
      futures = [executor.submit(generate_extension, xlen, extension) for xlen, extension in tasks]
      with progress:
        task_id = progress.add_task("generate", total=len(futures))
        for future in as_completed(futures):
          future.result()
          progress.advance(task_id)

  rprint(f"[bold green]✓ Generated {len(tasks)} vector test suite(s)[/]")


def main() -> None:
  vector_testgen_app()


if __name__ == '__main__':
  main()
