Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 21:35:24 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (61)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (61)
--------------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.099       -0.201                      3                 1059        0.046        0.000                      0                 1059        3.750        0.000                       0                   411  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.099       -0.201                      3                 1055        0.046        0.000                      0                 1055        3.750        0.000                       0                   411  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    4.646        0.000                      0                    4        1.261        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.099ns,  Total Violation       -0.201ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.501ns  (logic 2.786ns (29.322%)  route 6.715ns (70.678%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          1.239     6.838    sm/M_brams_ro
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.962 f  sm/ram_reg_i_185/O
                         net (fo=1, routed)           0.593     7.555    sm/ram_reg_i_185_n_0
    SLICE_X52Y95         LUT3 (Prop_lut3_I2_O)        0.116     7.671 f  sm/ram_reg_i_177/O
                         net (fo=1, routed)           0.804     8.475    sm/ram_reg_i_177_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.328     8.803 r  sm/ram_reg_i_145/O
                         net (fo=26, routed)          0.561     9.364    L_reg/M_sm_ra1[0]
    SLICE_X50Y93         LUT6 (Prop_lut6_I4_O)        0.124     9.488 r  L_reg/ram_reg_i_102/O
                         net (fo=6, routed)           0.000     9.488    L_reg/D_registers_q_reg[7][1]_1
    SLICE_X50Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     9.702 r  L_reg/ram_reg_i_41/O
                         net (fo=28, routed)          1.022    10.725    sm/ram_reg_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I2_O)        0.297    11.022 r  sm/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.022    alum/ram_reg_i_107_2[1]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.600 r  alum/out_sig0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.643    12.243    alum/data1[2]
    SLICE_X53Y96         LUT3 (Prop_lut3_I0_O)        0.301    12.544 r  alum/ram_reg_i_100/O
                         net (fo=1, routed)           0.821    13.365    sm/ram_reg_21
    SLICE_X48Y94         LUT6 (Prop_lut6_I4_O)        0.124    13.489 r  sm/ram_reg_i_40/O
                         net (fo=3, routed)           0.315    13.804    sm/D_states_q_reg[7]_8
    SLICE_X49Y94         LUT5 (Prop_lut5_I4_O)        0.124    13.928 r  sm/ram_reg_i_11/O
                         net (fo=1, routed)           0.716    14.644    brams/bram2/ram_reg_1[2]
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.484    14.889    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.545    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.644    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.493ns  (logic 3.186ns (33.560%)  route 6.307ns (66.440%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          1.239     6.838    sm/M_brams_ro
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.962 f  sm/ram_reg_i_185/O
                         net (fo=1, routed)           0.593     7.555    sm/ram_reg_i_185_n_0
    SLICE_X52Y95         LUT3 (Prop_lut3_I2_O)        0.116     7.671 f  sm/ram_reg_i_177/O
                         net (fo=1, routed)           0.804     8.475    sm/ram_reg_i_177_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.328     8.803 r  sm/ram_reg_i_145/O
                         net (fo=26, routed)          0.561     9.364    L_reg/M_sm_ra1[0]
    SLICE_X50Y93         LUT6 (Prop_lut6_I4_O)        0.124     9.488 r  L_reg/ram_reg_i_102/O
                         net (fo=6, routed)           0.000     9.488    L_reg/D_registers_q_reg[7][1]_1
    SLICE_X50Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     9.702 r  L_reg/ram_reg_i_41/O
                         net (fo=28, routed)          1.022    10.725    sm/ram_reg_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I2_O)        0.297    11.022 r  sm/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.022    alum/ram_reg_i_107_2[1]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.555 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.555    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.672 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.672    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.995 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.639    12.634    sm/ram_reg_i_22_0[2]
    SLICE_X48Y100        LUT5 (Prop_lut5_I1_O)        0.306    12.940 f  sm/ram_reg_i_77/O
                         net (fo=1, routed)           0.299    13.239    sm/ram_reg_i_77_n_0
    SLICE_X51Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.363 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.331    13.694    sm/D_registers_q_reg[5][9]
    SLICE_X48Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.818 r  sm/ram_reg_i_4/O
                         net (fo=1, routed)           0.818    14.636    brams/bram2/ram_reg_1[9]
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.484    14.889    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.545    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.636    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.011ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.413ns  (logic 2.786ns (29.598%)  route 6.627ns (70.402%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          1.239     6.838    sm/M_brams_ro
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.962 f  sm/ram_reg_i_185/O
                         net (fo=1, routed)           0.593     7.555    sm/ram_reg_i_185_n_0
    SLICE_X52Y95         LUT3 (Prop_lut3_I2_O)        0.116     7.671 f  sm/ram_reg_i_177/O
                         net (fo=1, routed)           0.804     8.475    sm/ram_reg_i_177_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.328     8.803 r  sm/ram_reg_i_145/O
                         net (fo=26, routed)          0.561     9.364    L_reg/M_sm_ra1[0]
    SLICE_X50Y93         LUT6 (Prop_lut6_I4_O)        0.124     9.488 r  L_reg/ram_reg_i_102/O
                         net (fo=6, routed)           0.000     9.488    L_reg/D_registers_q_reg[7][1]_1
    SLICE_X50Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     9.702 r  L_reg/ram_reg_i_41/O
                         net (fo=28, routed)          1.022    10.725    sm/ram_reg_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I2_O)        0.297    11.022 r  sm/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.022    alum/ram_reg_i_107_2[1]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.600 r  alum/out_sig0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.643    12.243    alum/data1[2]
    SLICE_X53Y96         LUT3 (Prop_lut3_I0_O)        0.301    12.544 r  alum/ram_reg_i_100/O
                         net (fo=1, routed)           0.821    13.365    sm/ram_reg_21
    SLICE_X48Y94         LUT6 (Prop_lut6_I4_O)        0.124    13.489 r  sm/ram_reg_i_40/O
                         net (fo=3, routed)           0.366    13.855    display/ram_reg_19
    SLICE_X49Y94         LUT5 (Prop_lut5_I3_O)        0.124    13.979 r  display/ram_reg_i_11__0/O
                         net (fo=1, routed)           0.577    14.556    brams/bram1/ADDRARDADDR[2]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.556    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 3.186ns (33.937%)  route 6.202ns (66.063%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          1.239     6.838    sm/M_brams_ro
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.962 f  sm/ram_reg_i_185/O
                         net (fo=1, routed)           0.593     7.555    sm/ram_reg_i_185_n_0
    SLICE_X52Y95         LUT3 (Prop_lut3_I2_O)        0.116     7.671 f  sm/ram_reg_i_177/O
                         net (fo=1, routed)           0.804     8.475    sm/ram_reg_i_177_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.328     8.803 r  sm/ram_reg_i_145/O
                         net (fo=26, routed)          0.561     9.364    L_reg/M_sm_ra1[0]
    SLICE_X50Y93         LUT6 (Prop_lut6_I4_O)        0.124     9.488 r  L_reg/ram_reg_i_102/O
                         net (fo=6, routed)           0.000     9.488    L_reg/D_registers_q_reg[7][1]_1
    SLICE_X50Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     9.702 r  L_reg/ram_reg_i_41/O
                         net (fo=28, routed)          1.022    10.725    sm/ram_reg_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I2_O)        0.297    11.022 r  sm/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.022    alum/ram_reg_i_107_2[1]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.555 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.555    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.672 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.672    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.995 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.639    12.634    sm/ram_reg_i_22_0[2]
    SLICE_X48Y100        LUT5 (Prop_lut5_I1_O)        0.306    12.940 f  sm/ram_reg_i_77/O
                         net (fo=1, routed)           0.299    13.239    sm/ram_reg_i_77_n_0
    SLICE_X51Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.363 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.327    13.690    display/ram_reg_5
    SLICE_X49Y100        LUT5 (Prop_lut5_I3_O)        0.124    13.814 r  display/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.717    14.531    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.531    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 2.954ns (31.628%)  route 6.386ns (68.372%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          1.239     6.838    sm/M_brams_ro
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.962 f  sm/ram_reg_i_185/O
                         net (fo=1, routed)           0.593     7.555    sm/ram_reg_i_185_n_0
    SLICE_X52Y95         LUT3 (Prop_lut3_I2_O)        0.116     7.671 f  sm/ram_reg_i_177/O
                         net (fo=1, routed)           0.804     8.475    sm/ram_reg_i_177_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.328     8.803 r  sm/ram_reg_i_145/O
                         net (fo=26, routed)          0.561     9.364    L_reg/M_sm_ra1[0]
    SLICE_X50Y93         LUT6 (Prop_lut6_I4_O)        0.124     9.488 r  L_reg/ram_reg_i_102/O
                         net (fo=6, routed)           0.000     9.488    L_reg/D_registers_q_reg[7][1]_1
    SLICE_X50Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     9.702 r  L_reg/ram_reg_i_41/O
                         net (fo=28, routed)          1.022    10.725    sm/ram_reg_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I2_O)        0.297    11.022 r  sm/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.022    alum/ram_reg_i_107_2[1]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.555 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.555    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.774 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.598    12.372    alum/data1[4]
    SLICE_X48Y97         LUT3 (Prop_lut3_I0_O)        0.295    12.667 r  alum/ram_reg_i_92/O
                         net (fo=1, routed)           0.416    13.083    sm/ram_reg_17
    SLICE_X48Y96         LUT6 (Prop_lut6_I4_O)        0.124    13.207 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           0.511    13.718    display/ram_reg_15
    SLICE_X48Y96         LUT5 (Prop_lut5_I3_O)        0.124    13.842 r  display/ram_reg_i_9__0/O
                         net (fo=1, routed)           0.641    14.483    brams/bram1/ADDRARDADDR[4]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.483    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.816ns  (logic 2.786ns (28.383%)  route 7.030ns (71.617%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          1.239     6.838    sm/M_brams_ro
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.962 f  sm/ram_reg_i_185/O
                         net (fo=1, routed)           0.593     7.555    sm/ram_reg_i_185_n_0
    SLICE_X52Y95         LUT3 (Prop_lut3_I2_O)        0.116     7.671 f  sm/ram_reg_i_177/O
                         net (fo=1, routed)           0.804     8.475    sm/ram_reg_i_177_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.328     8.803 r  sm/ram_reg_i_145/O
                         net (fo=26, routed)          0.561     9.364    L_reg/M_sm_ra1[0]
    SLICE_X50Y93         LUT6 (Prop_lut6_I4_O)        0.124     9.488 r  L_reg/ram_reg_i_102/O
                         net (fo=6, routed)           0.000     9.488    L_reg/D_registers_q_reg[7][1]_1
    SLICE_X50Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     9.702 r  L_reg/ram_reg_i_41/O
                         net (fo=28, routed)          1.022    10.725    sm/ram_reg_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I2_O)        0.297    11.022 r  sm/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.022    alum/ram_reg_i_107_2[1]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.600 r  alum/out_sig0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.643    12.243    alum/data1[2]
    SLICE_X53Y96         LUT3 (Prop_lut3_I0_O)        0.301    12.544 r  alum/ram_reg_i_100/O
                         net (fo=1, routed)           0.821    13.365    sm/ram_reg_21
    SLICE_X48Y94         LUT6 (Prop_lut6_I4_O)        0.124    13.489 r  sm/ram_reg_i_40/O
                         net (fo=3, routed)           0.626    14.116    sm/D_states_q_reg[7]_8
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.240 r  sm/D_registers_q[7][2]_i_1/O
                         net (fo=8, routed)           0.719    14.959    L_reg/D[2]
    SLICE_X53Y96         FDRE                                         r  L_reg/D_registers_q_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.442    14.846    L_reg/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  L_reg/D_registers_q_reg[3][2]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)       -0.061    15.022    L_reg/D_registers_q_reg[3][2]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -14.959    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.324ns  (logic 3.179ns (34.093%)  route 6.145ns (65.907%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          1.239     6.838    sm/M_brams_ro
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.962 f  sm/ram_reg_i_185/O
                         net (fo=1, routed)           0.593     7.555    sm/ram_reg_i_185_n_0
    SLICE_X52Y95         LUT3 (Prop_lut3_I2_O)        0.116     7.671 f  sm/ram_reg_i_177/O
                         net (fo=1, routed)           0.804     8.475    sm/ram_reg_i_177_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.328     8.803 r  sm/ram_reg_i_145/O
                         net (fo=26, routed)          0.561     9.364    L_reg/M_sm_ra1[0]
    SLICE_X50Y93         LUT6 (Prop_lut6_I4_O)        0.124     9.488 r  L_reg/ram_reg_i_102/O
                         net (fo=6, routed)           0.000     9.488    L_reg/D_registers_q_reg[7][1]_1
    SLICE_X50Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     9.702 r  L_reg/ram_reg_i_41/O
                         net (fo=28, routed)          1.022    10.725    sm/ram_reg_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I2_O)        0.297    11.022 r  sm/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.022    alum/ram_reg_i_107_2[1]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.555 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.555    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.672 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.672    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.987 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.548    12.534    sm/ram_reg_i_22_0[4]
    SLICE_X51Y99         LUT5 (Prop_lut5_I1_O)        0.307    12.841 f  sm/ram_reg_i_71/O
                         net (fo=1, routed)           0.312    13.153    sm/ram_reg_i_71_n_0
    SLICE_X52Y100        LUT6 (Prop_lut6_I5_O)        0.124    13.277 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.477    13.754    sm/D_registers_q_reg[5][11]
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124    13.878 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.589    14.467    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.484    14.889    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.545    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.467    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 3.062ns (32.917%)  route 6.240ns (67.083%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          1.239     6.838    sm/M_brams_ro
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.962 f  sm/ram_reg_i_185/O
                         net (fo=1, routed)           0.593     7.555    sm/ram_reg_i_185_n_0
    SLICE_X52Y95         LUT3 (Prop_lut3_I2_O)        0.116     7.671 f  sm/ram_reg_i_177/O
                         net (fo=1, routed)           0.804     8.475    sm/ram_reg_i_177_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.328     8.803 r  sm/ram_reg_i_145/O
                         net (fo=26, routed)          0.561     9.364    L_reg/M_sm_ra1[0]
    SLICE_X50Y93         LUT6 (Prop_lut6_I4_O)        0.124     9.488 r  L_reg/ram_reg_i_102/O
                         net (fo=6, routed)           0.000     9.488    L_reg/D_registers_q_reg[7][1]_1
    SLICE_X50Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     9.702 r  L_reg/ram_reg_i_41/O
                         net (fo=28, routed)          1.022    10.725    sm/ram_reg_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I2_O)        0.297    11.022 r  sm/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.022    alum/ram_reg_i_107_2[1]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.555 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.555    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.870 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.584    12.454    sm/ram_reg_i_22_0[0]
    SLICE_X48Y98         LUT5 (Prop_lut5_I1_O)        0.307    12.761 f  sm/ram_reg_i_83/O
                         net (fo=1, routed)           0.493    13.253    sm/ram_reg_i_83_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.377 r  sm/ram_reg_i_30/O
                         net (fo=3, routed)           0.509    13.887    sm/D_registers_q_reg[5][7]
    SLICE_X48Y98         LUT5 (Prop_lut5_I4_O)        0.124    14.011 r  sm/ram_reg_i_6/O
                         net (fo=1, routed)           0.434    14.445    brams/bram2/ram_reg_1[7]
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.484    14.889    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.545    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.278ns  (logic 2.954ns (31.839%)  route 6.324ns (68.161%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          1.239     6.838    sm/M_brams_ro
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.962 f  sm/ram_reg_i_185/O
                         net (fo=1, routed)           0.593     7.555    sm/ram_reg_i_185_n_0
    SLICE_X52Y95         LUT3 (Prop_lut3_I2_O)        0.116     7.671 f  sm/ram_reg_i_177/O
                         net (fo=1, routed)           0.804     8.475    sm/ram_reg_i_177_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.328     8.803 r  sm/ram_reg_i_145/O
                         net (fo=26, routed)          0.561     9.364    L_reg/M_sm_ra1[0]
    SLICE_X50Y93         LUT6 (Prop_lut6_I4_O)        0.124     9.488 r  L_reg/ram_reg_i_102/O
                         net (fo=6, routed)           0.000     9.488    L_reg/D_registers_q_reg[7][1]_1
    SLICE_X50Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     9.702 r  L_reg/ram_reg_i_41/O
                         net (fo=28, routed)          1.022    10.725    sm/ram_reg_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I2_O)        0.297    11.022 r  sm/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.022    alum/ram_reg_i_107_2[1]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.555 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.555    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.774 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.598    12.372    alum/data1[4]
    SLICE_X48Y97         LUT3 (Prop_lut3_I0_O)        0.295    12.667 r  alum/ram_reg_i_92/O
                         net (fo=1, routed)           0.416    13.083    sm/ram_reg_17
    SLICE_X48Y96         LUT6 (Prop_lut6_I4_O)        0.124    13.207 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           0.514    13.721    sm/D_states_q_reg[7]_5
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.845 r  sm/ram_reg_i_9/O
                         net (fo=1, routed)           0.576    14.421    brams/bram2/ram_reg_1[4]
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.484    14.889    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.545    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.421    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 3.071ns (33.162%)  route 6.190ns (66.838%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  display/D_ddr_q_reg/Q
                         net (fo=89, routed)          1.239     6.838    sm/M_brams_ro
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.962 f  sm/ram_reg_i_185/O
                         net (fo=1, routed)           0.593     7.555    sm/ram_reg_i_185_n_0
    SLICE_X52Y95         LUT3 (Prop_lut3_I2_O)        0.116     7.671 f  sm/ram_reg_i_177/O
                         net (fo=1, routed)           0.804     8.475    sm/ram_reg_i_177_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.328     8.803 r  sm/ram_reg_i_145/O
                         net (fo=26, routed)          0.561     9.364    L_reg/M_sm_ra1[0]
    SLICE_X50Y93         LUT6 (Prop_lut6_I4_O)        0.124     9.488 r  L_reg/ram_reg_i_102/O
                         net (fo=6, routed)           0.000     9.488    L_reg/D_registers_q_reg[7][1]_1
    SLICE_X50Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     9.702 r  L_reg/ram_reg_i_41/O
                         net (fo=28, routed)          1.022    10.725    sm/ram_reg_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I2_O)        0.297    11.022 r  sm/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.022    alum/ram_reg_i_107_2[1]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.555 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.555    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.672 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.672    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.891 r  alum/out_sig0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.597    12.488    sm/ram_reg_i_22_0[1]
    SLICE_X50Y100        LUT5 (Prop_lut5_I1_O)        0.295    12.783 f  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.311    13.094    sm/ram_reg_i_80_n_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.124    13.218 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.316    13.534    display/ram_reg_7
    SLICE_X50Y101        LUT5 (Prop_lut5_I3_O)        0.124    13.658 r  display/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.746    14.404    brams/bram1/ADDRARDADDR[8]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.404    
  -------------------------------------------------------------------
                         slack                                  0.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.593     1.537    sr2/clk_IBUF_BUFG
    SLICE_X65Y95         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.906    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y95         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.863     2.053    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y95         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.550    
    SLICE_X64Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.860    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.593     1.537    sr2/clk_IBUF_BUFG
    SLICE_X65Y95         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.906    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y95         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.863     2.053    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y95         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.550    
    SLICE_X64Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.860    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.593     1.537    sr2/clk_IBUF_BUFG
    SLICE_X65Y95         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.906    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y95         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.863     2.053    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y95         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.550    
    SLICE_X64Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.860    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.593     1.537    sr2/clk_IBUF_BUFG
    SLICE_X65Y95         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.906    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y95         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.863     2.053    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y95         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.550    
    SLICE_X64Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.860    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.412%)  route 0.279ns (68.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.593     1.537    sr3/clk_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.944    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y95         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.861     2.051    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y95         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.572    
    SLICE_X60Y95         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.827    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.412%)  route 0.279ns (68.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.593     1.537    sr3/clk_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.944    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y95         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.861     2.051    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y95         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.572    
    SLICE_X60Y95         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.827    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.412%)  route 0.279ns (68.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.593     1.537    sr3/clk_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.944    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y95         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.861     2.051    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y95         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.572    
    SLICE_X60Y95         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.827    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.412%)  route 0.279ns (68.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.593     1.537    sr3/clk_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.944    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y95         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.861     2.051    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y95         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.572    
    SLICE_X60Y95         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.827    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.979%)  route 0.329ns (70.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.593     1.537    sr3/clk_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.329     2.007    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y95         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.861     2.051    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y95         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.572    
    SLICE_X60Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.882    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.979%)  route 0.329ns (70.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.593     1.537    sr3/clk_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.329     2.007    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y95         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.861     2.051    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y95         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.572    
    SLICE_X60Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.882    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y39   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y94   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y98   L_reg/D_registers_q_reg[0][10]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y96   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y96   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y96   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y96   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y96   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y96   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y96   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y96   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y95   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y95   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y96   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y96   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y96   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y96   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y96   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y96   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y96   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y96   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y95   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X64Y95   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.261ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 1.018ns (20.406%)  route 3.971ns (79.594%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X52Y95         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDSE (Prop_fdse_C_Q)         0.518     5.661 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=112, routed)         2.111     7.772    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.152     7.924 f  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           1.127     9.050    sm/D_stage_q[3]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.348     9.398 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.733    10.132    fifo_reset_cond/AS[0]
    SLICE_X62Y99         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.510    14.914    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y99         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X62Y99         FDPE (Recov_fdpe_C_PRE)     -0.359    14.778    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  4.646    

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 1.018ns (20.406%)  route 3.971ns (79.594%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X52Y95         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDSE (Prop_fdse_C_Q)         0.518     5.661 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=112, routed)         2.111     7.772    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.152     7.924 f  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           1.127     9.050    sm/D_stage_q[3]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.348     9.398 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.733    10.132    fifo_reset_cond/AS[0]
    SLICE_X62Y99         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.510    14.914    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y99         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X62Y99         FDPE (Recov_fdpe_C_PRE)     -0.359    14.778    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  4.646    

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 1.018ns (20.406%)  route 3.971ns (79.594%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X52Y95         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDSE (Prop_fdse_C_Q)         0.518     5.661 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=112, routed)         2.111     7.772    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.152     7.924 f  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           1.127     9.050    sm/D_stage_q[3]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.348     9.398 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.733    10.132    fifo_reset_cond/AS[0]
    SLICE_X62Y99         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.510    14.914    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y99         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X62Y99         FDPE (Recov_fdpe_C_PRE)     -0.359    14.778    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  4.646    

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 1.018ns (20.406%)  route 3.971ns (79.594%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X52Y95         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDSE (Prop_fdse_C_Q)         0.518     5.661 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=112, routed)         2.111     7.772    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.152     7.924 f  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           1.127     9.050    sm/D_stage_q[3]_i_3_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.348     9.398 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.733    10.132    fifo_reset_cond/AS[0]
    SLICE_X62Y99         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.510    14.914    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y99         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X62Y99         FDPE (Recov_fdpe_C_PRE)     -0.359    14.778    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  4.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.186ns (15.087%)  route 1.047ns (84.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=101, routed)         0.783     2.431    sm/D_states_q_reg[4]_rep_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I2_O)        0.045     2.476 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.264     2.741    fifo_reset_cond/AS[0]
    SLICE_X62Y99         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y99         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.575    
    SLICE_X62Y99         FDPE (Remov_fdpe_C_PRE)     -0.095     1.480    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.186ns (15.087%)  route 1.047ns (84.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=101, routed)         0.783     2.431    sm/D_states_q_reg[4]_rep_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I2_O)        0.045     2.476 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.264     2.741    fifo_reset_cond/AS[0]
    SLICE_X62Y99         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y99         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.575    
    SLICE_X62Y99         FDPE (Remov_fdpe_C_PRE)     -0.095     1.480    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.186ns (15.087%)  route 1.047ns (84.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=101, routed)         0.783     2.431    sm/D_states_q_reg[4]_rep_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I2_O)        0.045     2.476 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.264     2.741    fifo_reset_cond/AS[0]
    SLICE_X62Y99         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y99         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.575    
    SLICE_X62Y99         FDPE (Remov_fdpe_C_PRE)     -0.095     1.480    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.186ns (15.087%)  route 1.047ns (84.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=101, routed)         0.783     2.431    sm/D_states_q_reg[4]_rep_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I2_O)        0.045     2.476 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.264     2.741    fifo_reset_cond/AS[0]
    SLICE_X62Y99         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y99         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.575    
    SLICE_X62Y99         FDPE (Remov_fdpe_C_PRE)     -0.095     1.480    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  1.261    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.641ns  (logic 11.243ns (32.455%)  route 23.398ns (67.545%))
  Logic Levels:           30  (CARRY4=8 LUT2=6 LUT3=1 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=14, routed)          2.044     7.643    L_reg/M_reg_timer[4]
    SLICE_X53Y82         LUT2 (Prop_lut2_I1_O)        0.152     7.795 f  L_reg/L_6a34722c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.577     8.372    L_reg/L_6a34722c_remainder0__0_carry__1_i_11_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I4_O)        0.326     8.698 f  L_reg/L_6a34722c_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.842     9.540    L_reg/L_6a34722c_remainder0__0_carry__1_i_8_n_0
    SLICE_X52Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.664 r  L_reg/L_6a34722c_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           1.008    10.671    L_reg/L_6a34722c_remainder0__0_carry__1_i_6_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.795 r  L_reg/L_6a34722c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.770    11.565    L_reg/L_6a34722c_remainder0__0_carry_i_10_n_0
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.150    11.715 r  L_reg/L_6a34722c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.645    12.360    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760    13.120 f  timerseg_driver/decimal_renderer/L_6a34722c_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           1.109    14.229    L_reg/L_6a34722c_remainder0[10]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.302    14.531 f  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           0.915    15.446    L_reg/i__carry_i_17__0_n_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I3_O)        0.124    15.570 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.959    16.529    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.653 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           1.144    17.797    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X56Y80         LUT3 (Prop_lut3_I0_O)        0.152    17.949 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.520    18.469    L_reg/i__carry_i_23__0_n_0
    SLICE_X57Y80         LUT5 (Prop_lut5_I3_O)        0.348    18.817 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.001    19.818    L_reg/i__carry_i_12__0_n_0
    SLICE_X53Y79         LUT2 (Prop_lut2_I1_O)        0.124    19.942 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.632    20.574    timerseg_driver/decimal_renderer/i__carry_i_20[0]
    SLICE_X54Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.094 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.094    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.211 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.211    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.534 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.766    22.300    L_reg/L_6a34722c_remainder0_inferred__1/i__carry__2[1]
    SLICE_X53Y81         LUT5 (Prop_lut5_I1_O)        0.306    22.606 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          0.839    23.446    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X50Y80         LUT5 (Prop_lut5_I0_O)        0.146    23.592 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           1.056    24.647    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X48Y79         LUT2 (Prop_lut2_I0_O)        0.356    25.003 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.874    25.877    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_0
    SLICE_X49Y79         LUT2 (Prop_lut2_I0_O)        0.354    26.231 f  timerseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=2, routed)           0.978    27.209    L_reg/L_6a34722c_remainder0_inferred__1/i__carry
    SLICE_X51Y79         LUT6 (Prop_lut6_I3_O)        0.332    27.541 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.324    27.865    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[0]
    SLICE_X52Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.385 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.385    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.502 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.502    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.619 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.619    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.838 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.801    29.639    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X53Y81         LUT4 (Prop_lut4_I1_O)        0.295    29.934 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.151    30.085    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X53Y81         LUT5 (Prop_lut5_I4_O)        0.124    30.209 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.250    31.459    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I5_O)        0.124    31.583 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.827    32.411    L_reg/timerseg_OBUF[9]_inst_i_1_1
    SLICE_X54Y78         LUT6 (Prop_lut6_I5_O)        0.124    32.535 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.275    33.810    timerseg_driver/ctr/timerseg[3]_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I3_O)        0.153    33.963 r  timerseg_driver/ctr/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.091    36.054    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.730    39.784 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.784    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.512ns  (logic 11.236ns (32.556%)  route 23.276ns (67.444%))
  Logic Levels:           30  (CARRY4=8 LUT2=6 LUT3=1 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=14, routed)          2.044     7.643    L_reg/M_reg_timer[4]
    SLICE_X53Y82         LUT2 (Prop_lut2_I1_O)        0.152     7.795 f  L_reg/L_6a34722c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.577     8.372    L_reg/L_6a34722c_remainder0__0_carry__1_i_11_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I4_O)        0.326     8.698 f  L_reg/L_6a34722c_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.842     9.540    L_reg/L_6a34722c_remainder0__0_carry__1_i_8_n_0
    SLICE_X52Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.664 r  L_reg/L_6a34722c_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           1.008    10.671    L_reg/L_6a34722c_remainder0__0_carry__1_i_6_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.795 r  L_reg/L_6a34722c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.770    11.565    L_reg/L_6a34722c_remainder0__0_carry_i_10_n_0
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.150    11.715 r  L_reg/L_6a34722c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.645    12.360    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760    13.120 f  timerseg_driver/decimal_renderer/L_6a34722c_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           1.109    14.229    L_reg/L_6a34722c_remainder0[10]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.302    14.531 f  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           0.915    15.446    L_reg/i__carry_i_17__0_n_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I3_O)        0.124    15.570 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.959    16.529    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.653 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           1.144    17.797    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X56Y80         LUT3 (Prop_lut3_I0_O)        0.152    17.949 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.520    18.469    L_reg/i__carry_i_23__0_n_0
    SLICE_X57Y80         LUT5 (Prop_lut5_I3_O)        0.348    18.817 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.001    19.818    L_reg/i__carry_i_12__0_n_0
    SLICE_X53Y79         LUT2 (Prop_lut2_I1_O)        0.124    19.942 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.632    20.574    timerseg_driver/decimal_renderer/i__carry_i_20[0]
    SLICE_X54Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.094 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.094    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.211 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.211    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.534 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.766    22.300    L_reg/L_6a34722c_remainder0_inferred__1/i__carry__2[1]
    SLICE_X53Y81         LUT5 (Prop_lut5_I1_O)        0.306    22.606 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          0.839    23.446    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X50Y80         LUT5 (Prop_lut5_I0_O)        0.146    23.592 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           1.056    24.647    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X48Y79         LUT2 (Prop_lut2_I0_O)        0.356    25.003 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.874    25.877    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_0
    SLICE_X49Y79         LUT2 (Prop_lut2_I0_O)        0.354    26.231 f  timerseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=2, routed)           0.978    27.209    L_reg/L_6a34722c_remainder0_inferred__1/i__carry
    SLICE_X51Y79         LUT6 (Prop_lut6_I3_O)        0.332    27.541 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.324    27.865    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[0]
    SLICE_X52Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.385 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.385    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.502 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.502    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.619 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.619    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.838 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.801    29.639    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X53Y81         LUT4 (Prop_lut4_I1_O)        0.295    29.934 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.151    30.085    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X53Y81         LUT5 (Prop_lut5_I4_O)        0.124    30.209 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.250    31.459    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I5_O)        0.124    31.583 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.827    32.411    L_reg/timerseg_OBUF[9]_inst_i_1_1
    SLICE_X54Y78         LUT6 (Prop_lut6_I5_O)        0.124    32.535 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.236    33.771    L_reg/D_ctr_q_reg[17]
    SLICE_X64Y79         LUT4 (Prop_lut4_I2_O)        0.146    33.917 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.008    35.925    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.730    39.655 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.655    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.249ns  (logic 11.028ns (32.199%)  route 23.221ns (67.801%))
  Logic Levels:           30  (CARRY4=8 LUT2=6 LUT3=1 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=14, routed)          2.044     7.643    L_reg/M_reg_timer[4]
    SLICE_X53Y82         LUT2 (Prop_lut2_I1_O)        0.152     7.795 f  L_reg/L_6a34722c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.577     8.372    L_reg/L_6a34722c_remainder0__0_carry__1_i_11_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I4_O)        0.326     8.698 f  L_reg/L_6a34722c_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.842     9.540    L_reg/L_6a34722c_remainder0__0_carry__1_i_8_n_0
    SLICE_X52Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.664 r  L_reg/L_6a34722c_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           1.008    10.671    L_reg/L_6a34722c_remainder0__0_carry__1_i_6_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.795 r  L_reg/L_6a34722c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.770    11.565    L_reg/L_6a34722c_remainder0__0_carry_i_10_n_0
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.150    11.715 r  L_reg/L_6a34722c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.645    12.360    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760    13.120 f  timerseg_driver/decimal_renderer/L_6a34722c_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           1.109    14.229    L_reg/L_6a34722c_remainder0[10]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.302    14.531 f  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           0.915    15.446    L_reg/i__carry_i_17__0_n_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I3_O)        0.124    15.570 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.959    16.529    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.653 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           1.144    17.797    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X56Y80         LUT3 (Prop_lut3_I0_O)        0.152    17.949 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.520    18.469    L_reg/i__carry_i_23__0_n_0
    SLICE_X57Y80         LUT5 (Prop_lut5_I3_O)        0.348    18.817 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.001    19.818    L_reg/i__carry_i_12__0_n_0
    SLICE_X53Y79         LUT2 (Prop_lut2_I1_O)        0.124    19.942 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.632    20.574    timerseg_driver/decimal_renderer/i__carry_i_20[0]
    SLICE_X54Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.094 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.094    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.211 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.211    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.534 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.766    22.300    L_reg/L_6a34722c_remainder0_inferred__1/i__carry__2[1]
    SLICE_X53Y81         LUT5 (Prop_lut5_I1_O)        0.306    22.606 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          0.839    23.446    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X50Y80         LUT5 (Prop_lut5_I0_O)        0.146    23.592 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           1.056    24.647    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X48Y79         LUT2 (Prop_lut2_I0_O)        0.356    25.003 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.874    25.877    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_0
    SLICE_X49Y79         LUT2 (Prop_lut2_I0_O)        0.354    26.231 f  timerseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=2, routed)           0.978    27.209    L_reg/L_6a34722c_remainder0_inferred__1/i__carry
    SLICE_X51Y79         LUT6 (Prop_lut6_I3_O)        0.332    27.541 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.324    27.865    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[0]
    SLICE_X52Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.385 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.385    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.502 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.502    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.619 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.619    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.838 f  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.801    29.639    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X53Y81         LUT4 (Prop_lut4_I1_O)        0.295    29.934 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.151    30.085    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X53Y81         LUT5 (Prop_lut5_I4_O)        0.124    30.209 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.250    31.459    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I5_O)        0.124    31.583 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.827    32.411    L_reg/timerseg_OBUF[9]_inst_i_1_1
    SLICE_X54Y78         LUT6 (Prop_lut6_I5_O)        0.124    32.535 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.275    33.810    timerseg_driver/ctr/timerseg[3]_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I1_O)        0.124    33.934 r  timerseg_driver/ctr/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.914    35.848    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    39.392 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.392    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.230ns  (logic 11.313ns (33.051%)  route 22.917ns (66.949%))
  Logic Levels:           30  (CARRY4=8 LUT2=6 LUT3=1 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=14, routed)          2.044     7.643    L_reg/M_reg_timer[4]
    SLICE_X53Y82         LUT2 (Prop_lut2_I1_O)        0.152     7.795 f  L_reg/L_6a34722c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.577     8.372    L_reg/L_6a34722c_remainder0__0_carry__1_i_11_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I4_O)        0.326     8.698 f  L_reg/L_6a34722c_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.842     9.540    L_reg/L_6a34722c_remainder0__0_carry__1_i_8_n_0
    SLICE_X52Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.664 r  L_reg/L_6a34722c_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           1.008    10.671    L_reg/L_6a34722c_remainder0__0_carry__1_i_6_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.795 r  L_reg/L_6a34722c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.770    11.565    L_reg/L_6a34722c_remainder0__0_carry_i_10_n_0
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.150    11.715 r  L_reg/L_6a34722c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.645    12.360    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760    13.120 f  timerseg_driver/decimal_renderer/L_6a34722c_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           1.109    14.229    L_reg/L_6a34722c_remainder0[10]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.302    14.531 f  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           0.915    15.446    L_reg/i__carry_i_17__0_n_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I3_O)        0.124    15.570 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.959    16.529    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.653 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           1.144    17.797    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X56Y80         LUT3 (Prop_lut3_I0_O)        0.152    17.949 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.520    18.469    L_reg/i__carry_i_23__0_n_0
    SLICE_X57Y80         LUT5 (Prop_lut5_I3_O)        0.348    18.817 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.001    19.818    L_reg/i__carry_i_12__0_n_0
    SLICE_X53Y79         LUT2 (Prop_lut2_I1_O)        0.124    19.942 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.632    20.574    timerseg_driver/decimal_renderer/i__carry_i_20[0]
    SLICE_X54Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.094 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.094    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.211 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.211    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.534 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.766    22.300    L_reg/L_6a34722c_remainder0_inferred__1/i__carry__2[1]
    SLICE_X53Y81         LUT5 (Prop_lut5_I1_O)        0.306    22.606 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          0.839    23.446    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X50Y80         LUT5 (Prop_lut5_I0_O)        0.146    23.592 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           1.056    24.647    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X48Y79         LUT2 (Prop_lut2_I0_O)        0.356    25.003 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.874    25.877    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_0
    SLICE_X49Y79         LUT2 (Prop_lut2_I0_O)        0.354    26.231 f  timerseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=2, routed)           0.978    27.209    L_reg/L_6a34722c_remainder0_inferred__1/i__carry
    SLICE_X51Y79         LUT6 (Prop_lut6_I3_O)        0.332    27.541 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.324    27.865    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[0]
    SLICE_X52Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.385 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.385    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.502 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.502    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.619 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.619    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.838 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.801    29.639    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X53Y81         LUT4 (Prop_lut4_I1_O)        0.295    29.934 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.151    30.085    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X53Y81         LUT5 (Prop_lut5_I4_O)        0.124    30.209 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.250    31.459    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I5_O)        0.124    31.583 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.827    32.411    L_reg/timerseg_OBUF[9]_inst_i_1_1
    SLICE_X54Y78         LUT6 (Prop_lut6_I5_O)        0.124    32.535 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.024    33.559    timerseg_driver/ctr/timerseg[3]_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I1_O)        0.150    33.709 r  timerseg_driver/ctr/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.861    35.570    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.803    39.373 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.373    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.139ns  (logic 11.058ns (32.390%)  route 23.081ns (67.610%))
  Logic Levels:           30  (CARRY4=8 LUT2=6 LUT3=1 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=14, routed)          2.044     7.643    L_reg/M_reg_timer[4]
    SLICE_X53Y82         LUT2 (Prop_lut2_I1_O)        0.152     7.795 f  L_reg/L_6a34722c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.577     8.372    L_reg/L_6a34722c_remainder0__0_carry__1_i_11_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I4_O)        0.326     8.698 f  L_reg/L_6a34722c_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.842     9.540    L_reg/L_6a34722c_remainder0__0_carry__1_i_8_n_0
    SLICE_X52Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.664 r  L_reg/L_6a34722c_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           1.008    10.671    L_reg/L_6a34722c_remainder0__0_carry__1_i_6_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.795 r  L_reg/L_6a34722c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.770    11.565    L_reg/L_6a34722c_remainder0__0_carry_i_10_n_0
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.150    11.715 r  L_reg/L_6a34722c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.645    12.360    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760    13.120 f  timerseg_driver/decimal_renderer/L_6a34722c_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           1.109    14.229    L_reg/L_6a34722c_remainder0[10]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.302    14.531 f  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           0.915    15.446    L_reg/i__carry_i_17__0_n_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I3_O)        0.124    15.570 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.959    16.529    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.653 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           1.144    17.797    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X56Y80         LUT3 (Prop_lut3_I0_O)        0.152    17.949 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.520    18.469    L_reg/i__carry_i_23__0_n_0
    SLICE_X57Y80         LUT5 (Prop_lut5_I3_O)        0.348    18.817 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.001    19.818    L_reg/i__carry_i_12__0_n_0
    SLICE_X53Y79         LUT2 (Prop_lut2_I1_O)        0.124    19.942 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.632    20.574    timerseg_driver/decimal_renderer/i__carry_i_20[0]
    SLICE_X54Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.094 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.094    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.211 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.211    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.534 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.766    22.300    L_reg/L_6a34722c_remainder0_inferred__1/i__carry__2[1]
    SLICE_X53Y81         LUT5 (Prop_lut5_I1_O)        0.306    22.606 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          0.839    23.446    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X50Y80         LUT5 (Prop_lut5_I0_O)        0.146    23.592 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           1.056    24.647    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X48Y79         LUT2 (Prop_lut2_I0_O)        0.356    25.003 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.874    25.877    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_0
    SLICE_X49Y79         LUT2 (Prop_lut2_I0_O)        0.354    26.231 f  timerseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=2, routed)           0.978    27.209    L_reg/L_6a34722c_remainder0_inferred__1/i__carry
    SLICE_X51Y79         LUT6 (Prop_lut6_I3_O)        0.332    27.541 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.324    27.865    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[0]
    SLICE_X52Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.385 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.385    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.502 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.502    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.619 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.619    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.838 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.801    29.639    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X53Y81         LUT4 (Prop_lut4_I1_O)        0.295    29.934 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.151    30.085    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X53Y81         LUT5 (Prop_lut5_I4_O)        0.124    30.209 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.250    31.459    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I5_O)        0.124    31.583 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.827    32.411    L_reg/timerseg_OBUF[9]_inst_i_1_1
    SLICE_X54Y78         LUT6 (Prop_lut6_I5_O)        0.124    32.535 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.236    33.771    L_reg/D_ctr_q_reg[17]
    SLICE_X64Y79         LUT4 (Prop_lut4_I3_O)        0.124    33.895 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.813    35.708    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    39.282 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.282    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.021ns  (logic 11.001ns (32.335%)  route 23.020ns (67.665%))
  Logic Levels:           30  (CARRY4=8 LUT2=6 LUT3=1 LUT4=3 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=14, routed)          2.044     7.643    L_reg/M_reg_timer[4]
    SLICE_X53Y82         LUT2 (Prop_lut2_I1_O)        0.152     7.795 f  L_reg/L_6a34722c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.577     8.372    L_reg/L_6a34722c_remainder0__0_carry__1_i_11_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I4_O)        0.326     8.698 f  L_reg/L_6a34722c_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.842     9.540    L_reg/L_6a34722c_remainder0__0_carry__1_i_8_n_0
    SLICE_X52Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.664 r  L_reg/L_6a34722c_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           1.008    10.671    L_reg/L_6a34722c_remainder0__0_carry__1_i_6_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.795 r  L_reg/L_6a34722c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.770    11.565    L_reg/L_6a34722c_remainder0__0_carry_i_10_n_0
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.150    11.715 r  L_reg/L_6a34722c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.645    12.360    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760    13.120 f  timerseg_driver/decimal_renderer/L_6a34722c_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           1.109    14.229    L_reg/L_6a34722c_remainder0[10]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.302    14.531 f  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           0.915    15.446    L_reg/i__carry_i_17__0_n_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I3_O)        0.124    15.570 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.959    16.529    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.653 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           1.144    17.797    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X56Y80         LUT3 (Prop_lut3_I0_O)        0.152    17.949 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.520    18.469    L_reg/i__carry_i_23__0_n_0
    SLICE_X57Y80         LUT5 (Prop_lut5_I3_O)        0.348    18.817 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.001    19.818    L_reg/i__carry_i_12__0_n_0
    SLICE_X53Y79         LUT2 (Prop_lut2_I1_O)        0.124    19.942 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.632    20.574    timerseg_driver/decimal_renderer/i__carry_i_20[0]
    SLICE_X54Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.094 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.094    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.211 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.211    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.534 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.766    22.300    L_reg/L_6a34722c_remainder0_inferred__1/i__carry__2[1]
    SLICE_X53Y81         LUT5 (Prop_lut5_I1_O)        0.306    22.606 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          0.839    23.446    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X50Y80         LUT5 (Prop_lut5_I0_O)        0.146    23.592 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           1.056    24.647    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X48Y79         LUT2 (Prop_lut2_I0_O)        0.356    25.003 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.874    25.877    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_0
    SLICE_X49Y79         LUT2 (Prop_lut2_I0_O)        0.354    26.231 f  timerseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=2, routed)           0.978    27.209    L_reg/L_6a34722c_remainder0_inferred__1/i__carry
    SLICE_X51Y79         LUT6 (Prop_lut6_I3_O)        0.332    27.541 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.324    27.865    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[0]
    SLICE_X52Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.385 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.385    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.502 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.502    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.619 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.619    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.838 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.801    29.639    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X53Y81         LUT4 (Prop_lut4_I1_O)        0.295    29.934 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.151    30.085    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X53Y81         LUT5 (Prop_lut5_I4_O)        0.124    30.209 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.250    31.459    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I5_O)        0.124    31.583 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.827    32.411    L_reg/timerseg_OBUF[9]_inst_i_1_1
    SLICE_X54Y78         LUT6 (Prop_lut6_I5_O)        0.124    32.535 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.024    33.559    timerseg_driver/ctr/timerseg[3]_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I2_O)        0.124    33.683 r  timerseg_driver/ctr/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.964    35.647    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    39.164 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.164    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.979ns  (logic 11.031ns (32.464%)  route 22.948ns (67.536%))
  Logic Levels:           30  (CARRY4=8 LUT2=6 LUT3=2 LUT4=2 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=14, routed)          2.044     7.643    L_reg/M_reg_timer[4]
    SLICE_X53Y82         LUT2 (Prop_lut2_I1_O)        0.152     7.795 f  L_reg/L_6a34722c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.577     8.372    L_reg/L_6a34722c_remainder0__0_carry__1_i_11_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I4_O)        0.326     8.698 f  L_reg/L_6a34722c_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.842     9.540    L_reg/L_6a34722c_remainder0__0_carry__1_i_8_n_0
    SLICE_X52Y84         LUT2 (Prop_lut2_I1_O)        0.124     9.664 r  L_reg/L_6a34722c_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           1.008    10.671    L_reg/L_6a34722c_remainder0__0_carry__1_i_6_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    10.795 r  L_reg/L_6a34722c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.770    11.565    L_reg/L_6a34722c_remainder0__0_carry_i_10_n_0
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.150    11.715 r  L_reg/L_6a34722c_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.645    12.360    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760    13.120 f  timerseg_driver/decimal_renderer/L_6a34722c_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           1.109    14.229    L_reg/L_6a34722c_remainder0[10]
    SLICE_X55Y82         LUT5 (Prop_lut5_I4_O)        0.302    14.531 f  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           0.915    15.446    L_reg/i__carry_i_17__0_n_0
    SLICE_X55Y80         LUT4 (Prop_lut4_I3_O)        0.124    15.570 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.959    16.529    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.653 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           1.144    17.797    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X56Y80         LUT3 (Prop_lut3_I0_O)        0.152    17.949 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.520    18.469    L_reg/i__carry_i_23__0_n_0
    SLICE_X57Y80         LUT5 (Prop_lut5_I3_O)        0.348    18.817 f  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.001    19.818    L_reg/i__carry_i_12__0_n_0
    SLICE_X53Y79         LUT2 (Prop_lut2_I1_O)        0.124    19.942 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.632    20.574    timerseg_driver/decimal_renderer/i__carry_i_20[0]
    SLICE_X54Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.094 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.094    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.211 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.211    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.534 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.766    22.300    L_reg/L_6a34722c_remainder0_inferred__1/i__carry__2[1]
    SLICE_X53Y81         LUT5 (Prop_lut5_I1_O)        0.306    22.606 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          0.839    23.446    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X50Y80         LUT5 (Prop_lut5_I0_O)        0.146    23.592 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           1.056    24.647    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X48Y79         LUT2 (Prop_lut2_I0_O)        0.356    25.003 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.874    25.877    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_0
    SLICE_X49Y79         LUT2 (Prop_lut2_I0_O)        0.354    26.231 f  timerseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=2, routed)           0.978    27.209    L_reg/L_6a34722c_remainder0_inferred__1/i__carry
    SLICE_X51Y79         LUT6 (Prop_lut6_I3_O)        0.332    27.541 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.324    27.865    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[0]
    SLICE_X52Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.385 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.385    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.502 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.502    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.619 r  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.619    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.838 f  timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.801    29.639    timerseg_driver/decimal_renderer/L_6a34722c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X53Y81         LUT4 (Prop_lut4_I1_O)        0.295    29.934 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.151    30.085    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X53Y81         LUT5 (Prop_lut5_I4_O)        0.124    30.209 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.250    31.459    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I5_O)        0.124    31.583 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.827    32.411    L_reg/timerseg_OBUF[9]_inst_i_1_1
    SLICE_X54Y78         LUT6 (Prop_lut6_I5_O)        0.124    32.535 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.001    33.535    L_reg/D_ctr_q_reg[17]
    SLICE_X64Y80         LUT3 (Prop_lut3_I1_O)        0.124    33.659 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.916    35.575    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    39.122 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.122    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.654ns  (logic 4.517ns (38.759%)  route 7.137ns (61.241%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.740     5.324    display/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.419     5.743 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=16, routed)          1.173     6.916    display/p_0_in[0]
    SLICE_X55Y100        LUT4 (Prop_lut4_I3_O)        0.329     7.245 r  display/mataddr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.964    13.209    mataddr_OBUF[3]
    N9                   OBUF (Prop_obuf_I_O)         3.769    16.978 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.978    mataddr[3]
    N9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.453ns  (logic 4.520ns (39.461%)  route 6.934ns (60.539%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.740     5.324    display/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.419     5.743 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=16, routed)          1.172     6.915    display/p_0_in[0]
    SLICE_X55Y100        LUT3 (Prop_lut3_I1_O)        0.327     7.242 r  display/mataddr_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.762    13.004    mataddr_OBUF[2]
    P9                   OBUF (Prop_obuf_I_O)         3.774    16.778 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.778    mataddr[2]
    P9                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.523ns  (logic 4.376ns (41.586%)  route 6.147ns (58.414%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.542     5.126    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X55Y77         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          1.255     6.837    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X58Y68         LUT2 (Prop_lut2_I1_O)        0.150     6.987 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           4.893    11.879    aseg_OBUF[11]
    R11                  OBUF (Prop_obuf_I_O)         3.770    15.649 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.649    aseg[11]
    R11                                                               r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.367ns (79.601%)  route 0.350ns (20.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.350     2.024    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.250 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.250    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.456ns (72.621%)  route 0.549ns (27.379%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.591     1.535    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  cond_butt_next_play/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.777    cond_butt_next_play/D_ctr_q_reg[9]
    SLICE_X61Y57         LUT6 (Prop_lut6_I5_O)        0.098     1.875 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.434     2.310    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.540 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.540    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_911405534[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.455ns (71.063%)  route 0.593ns (28.937%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.591     1.535    forLoop_idx_0_911405534[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  forLoop_idx_0_911405534[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  forLoop_idx_0_911405534[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.777    forLoop_idx_0_911405534[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X63Y60         LUT6 (Prop_lut6_I5_O)        0.098     1.875 r  forLoop_idx_0_911405534[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.478     2.353    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.583 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.583    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_911405534[0].cond_butt_sel_desel/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.462ns (69.453%)  route 0.643ns (30.547%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.590     1.534    forLoop_idx_0_911405534[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_911405534[0].cond_butt_sel_desel/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  forLoop_idx_0_911405534[0].cond_butt_sel_desel/D_ctr_q_reg[7]/Q
                         net (fo=5, routed)           0.156     1.818    forLoop_idx_0_911405534[0].cond_butt_sel_desel/D_ctr_q_reg[7]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.099     1.917 r  forLoop_idx_0_911405534[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=15, routed)          0.487     2.404    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.638 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.638    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.437ns (64.040%)  route 0.807ns (35.960%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.554     1.498    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X51Y78         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.261     1.899    timerseg_driver/ctr/S[1]
    SLICE_X54Y78         LUT2 (Prop_lut2_I1_O)        0.045     1.944 r  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.547     2.491    timerseg_OBUF[5]
    D3                   OBUF (Prop_obuf_I_O)         1.251     3.742 r  timerseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.742    timerseg[5]
    D3                                                                r  timerseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.396ns (62.346%)  route 0.843ns (37.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.592     1.536    display/clk_IBUF_BUFG
    SLICE_X60Y93         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.843     2.543    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.775 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.775    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.369ns (60.011%)  route 0.912ns (39.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.592     1.536    display/clk_IBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.912     2.589    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.817 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.817    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1802040652[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.096ns  (logic 1.625ns (39.671%)  route 2.471ns (60.329%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.092     3.593    forLoop_idx_0_1802040652[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.717 r  forLoop_idx_0_1802040652[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.378     4.096    forLoop_idx_0_1802040652[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y70         SRLC32E                                      r  forLoop_idx_0_1802040652[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.498     4.902    forLoop_idx_0_1802040652[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y70         SRLC32E                                      r  forLoop_idx_0_1802040652[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1802040652[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.052ns  (logic 1.619ns (39.947%)  route 2.433ns (60.053%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.642     3.137    forLoop_idx_0_1802040652[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.261 r  forLoop_idx_0_1802040652[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.791     4.052    forLoop_idx_0_1802040652[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y76         SRLC32E                                      r  forLoop_idx_0_1802040652[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.428     4.832    forLoop_idx_0_1802040652[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y76         SRLC32E                                      r  forLoop_idx_0_1802040652[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.741ns  (logic 1.622ns (43.374%)  route 2.118ns (56.626%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.788     3.287    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.411 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.330     3.741    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y58         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_911405534[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.655ns  (logic 1.611ns (44.072%)  route 2.044ns (55.928%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.421     2.908    forLoop_idx_0_911405534[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.032 r  forLoop_idx_0_911405534[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.623     3.655    forLoop_idx_0_911405534[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_911405534[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.504     4.908    forLoop_idx_0_911405534[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_911405534[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1802040652[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.615ns  (logic 1.615ns (44.670%)  route 2.000ns (55.330%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.465     2.956    forLoop_idx_0_1802040652[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.080 r  forLoop_idx_0_1802040652[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.536     3.615    forLoop_idx_0_1802040652[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y80         SRLC32E                                      r  forLoop_idx_0_1802040652[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.498     4.902    forLoop_idx_0_1802040652[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y80         SRLC32E                                      r  forLoop_idx_0_1802040652[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1802040652[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.602ns  (logic 1.617ns (44.903%)  route 1.985ns (55.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.480     2.974    forLoop_idx_0_1802040652[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.098 r  forLoop_idx_0_1802040652[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.504     3.602    forLoop_idx_0_1802040652[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_1802040652[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.494     4.898    forLoop_idx_0_1802040652[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_1802040652[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.628ns (45.622%)  route 1.940ns (54.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.769    reset_cond/butt_reset_IBUF
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.124     2.893 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.675     3.568    reset_cond/M_reset_cond_in
    SLICE_X65Y93         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y93         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.628ns (45.622%)  route 1.940ns (54.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.769    reset_cond/butt_reset_IBUF
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.124     2.893 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.675     3.568    reset_cond/M_reset_cond_in
    SLICE_X64Y93         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y93         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.628ns (45.622%)  route 1.940ns (54.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.769    reset_cond/butt_reset_IBUF
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.124     2.893 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.675     3.568    reset_cond/M_reset_cond_in
    SLICE_X64Y93         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y93         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.628ns (45.622%)  route 1.940ns (54.378%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.265     2.769    reset_cond/butt_reset_IBUF
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.124     2.893 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.675     3.568    reset_cond/M_reset_cond_in
    SLICE_X64Y93         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y93         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_911405534[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.307ns (30.799%)  route 0.690ns (69.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.461     0.723    forLoop_idx_0_911405534[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.768 r  forLoop_idx_0_911405534[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.229     0.997    forLoop_idx_0_911405534[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_911405534[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.862     2.052    forLoop_idx_0_911405534[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  forLoop_idx_0_911405534[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_911405534[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.300ns (28.113%)  route 0.766ns (71.887%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.543     0.798    forLoop_idx_0_911405534[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.843 r  forLoop_idx_0_911405534[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.223     1.066    forLoop_idx_0_911405534[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_911405534[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.858     2.048    forLoop_idx_0_911405534[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_911405534[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1802040652[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.304ns (28.433%)  route 0.764ns (71.567%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.568     0.826    forLoop_idx_0_1802040652[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.871 r  forLoop_idx_0_1802040652[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.197     1.068    forLoop_idx_0_1802040652[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y80         SRLC32E                                      r  forLoop_idx_0_1802040652[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.853     2.043    forLoop_idx_0_1802040652[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y80         SRLC32E                                      r  forLoop_idx_0_1802040652[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1802040652[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.306ns (27.461%)  route 0.809ns (72.539%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.609     0.871    forLoop_idx_0_1802040652[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y75         LUT1 (Prop_lut1_I0_O)        0.045     0.916 r  forLoop_idx_0_1802040652[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.199     1.115    forLoop_idx_0_1802040652[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_1802040652[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.849     2.038    forLoop_idx_0_1802040652[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y72         SRLC32E                                      r  forLoop_idx_0_1802040652[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.311ns (27.262%)  route 0.830ns (72.738%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.721     0.987    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.032 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.109     1.141    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y58         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y58         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.316ns (26.982%)  route 0.856ns (73.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.516     0.787    reset_cond/butt_reset_IBUF
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.045     0.832 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.340     1.173    reset_cond/M_reset_cond_in
    SLICE_X65Y93         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y93         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.316ns (26.982%)  route 0.856ns (73.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.516     0.787    reset_cond/butt_reset_IBUF
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.045     0.832 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.340     1.173    reset_cond/M_reset_cond_in
    SLICE_X64Y93         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y93         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.316ns (26.982%)  route 0.856ns (73.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.516     0.787    reset_cond/butt_reset_IBUF
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.045     0.832 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.340     1.173    reset_cond/M_reset_cond_in
    SLICE_X64Y93         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y93         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.316ns (26.982%)  route 0.856ns (73.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.516     0.787    reset_cond/butt_reset_IBUF
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.045     0.832 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.340     1.173    reset_cond/M_reset_cond_in
    SLICE_X64Y93         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y93         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.316ns (26.982%)  route 0.856ns (73.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.516     0.787    reset_cond/butt_reset_IBUF
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.045     0.832 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.340     1.173    reset_cond/M_reset_cond_in
    SLICE_X64Y93         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y93         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





