{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1621894726157 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "esmaga_senha EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"esmaga_senha\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621894726235 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621894726312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621894726313 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621894726313 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621894726790 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621894726807 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1621894727139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1621894727139 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1621894727139 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1621894727139 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/home/enrico/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/enrico/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 29079 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621894727162 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/enrico/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/enrico/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 29081 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621894727162 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/home/enrico/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/enrico/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 29083 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621894727162 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/home/enrico/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/enrico/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 29085 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621894727162 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/home/enrico/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/enrico/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 29087 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1621894727162 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1621894727162 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621894727168 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1621894730490 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "esmaga_senha.sdc " "Synopsys Design Constraints File file not found: 'esmaga_senha.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621894730502 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621894730503 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621894730635 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621894730636 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621894730638 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621894731313 ""}  } { { "esmaga_senha.vhd" "" { Text "/home/enrico/projeto_final/esmaga_senha.vhd" 31 0 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 29071 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621894731313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_controler:lcd_c\|action  " "Automatically promoted node lcd_controler:lcd_c\|action " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621894731313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_controler:lcd_c\|e " "Destination node lcd_controler:lcd_c\|e" {  } { { "lcd_controler.vhd" "" { Text "/home/enrico/projeto_final/lcd_controler.vhd" 12 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { lcd_controler:lcd_c|e } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 1663 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_controler:lcd_c\|action~0 " "Destination node lcd_controler:lcd_c\|action~0" {  } { { "lcd_controler.vhd" "" { Text "/home/enrico/projeto_final/lcd_controler.vhd" 31 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { lcd_controler:lcd_c|action~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 9978 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731313 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621894731313 ""}  } { { "lcd_controler.vhd" "" { Text "/home/enrico/projeto_final/lcd_controler.vhd" 31 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { lcd_controler:lcd_c|action } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 1667 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621894731313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "teclado:tec\|lin_event  " "Automatically promoted node teclado:tec\|lin_event " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621894731314 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "teclado:tec\|lin_event~5 " "Destination node teclado:tec\|lin_event~5" {  } { { "teclado.vhd" "" { Text "/home/enrico/projeto_final/teclado.vhd" 49 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { teclado:tec|lin_event~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 14686 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731314 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621894731314 ""}  } { { "teclado.vhd" "" { Text "/home/enrico/projeto_final/teclado.vhd" 49 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { teclado:tec|lin_event } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 1840 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621894731314 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder:dec_c\|MD5:b2v_inst\|finalizado  " "Automatically promoted node decoder:dec_c\|MD5:b2v_inst\|finalizado " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621894731314 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:dec_c\|MD5:b2v_inst\|Selector226~0 " "Destination node decoder:dec_c\|MD5:b2v_inst\|Selector226~0" {  } { { "MD5.vhd" "" { Text "/home/enrico/projeto_final/MD5.vhd" 213 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:dec_c|MD5:b2v_inst|Selector226~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 25951 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731314 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621894731314 ""}  } { { "MD5.vhd" "" { Text "/home/enrico/projeto_final/MD5.vhd" 35 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:dec_c|MD5:b2v_inst|finalizado } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 1017 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621894731314 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "teclado:tec\|Equal5~0  " "Automatically promoted node teclado:tec\|Equal5~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621894731314 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "teclado:tec\|count~2 " "Destination node teclado:tec\|count~2" {  } { { "teclado.vhd" "" { Text "/home/enrico/projeto_final/teclado.vhd" 46 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { teclado:tec|count~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 10164 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731314 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "teclado:tec\|count\[4\]~4 " "Destination node teclado:tec\|count\[4\]~4" {  } { { "teclado.vhd" "" { Text "/home/enrico/projeto_final/teclado.vhd" 62 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { teclado:tec|count[4]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 10166 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731314 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "teclado:tec\|count\[4\]~9 " "Destination node teclado:tec\|count\[4\]~9" {  } { { "teclado.vhd" "" { Text "/home/enrico/projeto_final/teclado.vhd" 62 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { teclado:tec|count[4]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 25962 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731314 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621894731314 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/enrico/altera/13.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { teclado:tec|Equal5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 10090 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621894731314 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_dois  " "Automatically promoted node reset_dois " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621894731315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:dec_c\|output:b2v_inst3\|igual " "Destination node decoder:dec_c\|output:b2v_inst3\|igual" {  } { { "output.vhd" "" { Text "/home/enrico/projeto_final/output.vhd" 13 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:dec_c|output:b2v_inst3|igual } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MD5_controler:md5_c\|saida\[0\] " "Destination node MD5_controler:md5_c\|saida\[0\]" {  } { { "MD5_controler.vhd" "" { Text "/home/enrico/projeto_final/MD5_controler.vhd" 212 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MD5_controler:md5_c|saida[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 1260 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MD5_controler:md5_c\|saida\[1\] " "Destination node MD5_controler:md5_c\|saida\[1\]" {  } { { "MD5_controler.vhd" "" { Text "/home/enrico/projeto_final/MD5_controler.vhd" 212 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MD5_controler:md5_c|saida[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 1259 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MD5_controler:md5_c\|saida\[2\] " "Destination node MD5_controler:md5_c\|saida\[2\]" {  } { { "MD5_controler.vhd" "" { Text "/home/enrico/projeto_final/MD5_controler.vhd" 212 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MD5_controler:md5_c|saida[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 1258 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MD5_controler:md5_c\|saida\[3\] " "Destination node MD5_controler:md5_c\|saida\[3\]" {  } { { "MD5_controler.vhd" "" { Text "/home/enrico/projeto_final/MD5_controler.vhd" 212 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MD5_controler:md5_c|saida[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 1257 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MD5_controler:md5_c\|saida\[4\] " "Destination node MD5_controler:md5_c\|saida\[4\]" {  } { { "MD5_controler.vhd" "" { Text "/home/enrico/projeto_final/MD5_controler.vhd" 212 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MD5_controler:md5_c|saida[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 1256 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MD5_controler:md5_c\|saida\[5\] " "Destination node MD5_controler:md5_c\|saida\[5\]" {  } { { "MD5_controler.vhd" "" { Text "/home/enrico/projeto_final/MD5_controler.vhd" 212 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MD5_controler:md5_c|saida[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 1255 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MD5_controler:md5_c\|saida\[6\] " "Destination node MD5_controler:md5_c\|saida\[6\]" {  } { { "MD5_controler.vhd" "" { Text "/home/enrico/projeto_final/MD5_controler.vhd" 212 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MD5_controler:md5_c|saida[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 1254 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MD5_controler:md5_c\|saida\[7\] " "Destination node MD5_controler:md5_c\|saida\[7\]" {  } { { "MD5_controler.vhd" "" { Text "/home/enrico/projeto_final/MD5_controler.vhd" 212 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MD5_controler:md5_c|saida[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 1253 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MD5_controler:md5_c\|saida\[8\] " "Destination node MD5_controler:md5_c\|saida\[8\]" {  } { { "MD5_controler.vhd" "" { Text "/home/enrico/projeto_final/MD5_controler.vhd" 212 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MD5_controler:md5_c|saida[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 1252 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1621894731315 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621894731315 ""}  } { { "esmaga_senha.vhd" "" { Text "/home/enrico/projeto_final/esmaga_senha.vhd" 80 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reset_dois } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 1877 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621894731315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder:dec_c\|MD5:b2v_inst\|calc~0  " "Automatically promoted node decoder:dec_c\|MD5:b2v_inst\|calc~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1621894731316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:dec_c\|MD5:b2v_inst\|saida\[0\] " "Destination node decoder:dec_c\|MD5:b2v_inst\|saida\[0\]" {  } { { "MD5.vhd" "" { Text "/home/enrico/projeto_final/MD5.vhd" 212 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:dec_c|MD5:b2v_inst|saida[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:dec_c\|MD5:b2v_inst\|saida\[1\] " "Destination node decoder:dec_c\|MD5:b2v_inst\|saida\[1\]" {  } { { "MD5.vhd" "" { Text "/home/enrico/projeto_final/MD5.vhd" 212 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:dec_c|MD5:b2v_inst|saida[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 644 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:dec_c\|MD5:b2v_inst\|saida\[2\] " "Destination node decoder:dec_c\|MD5:b2v_inst\|saida\[2\]" {  } { { "MD5.vhd" "" { Text "/home/enrico/projeto_final/MD5.vhd" 212 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:dec_c|MD5:b2v_inst|saida[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 643 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:dec_c\|MD5:b2v_inst\|saida\[3\] " "Destination node decoder:dec_c\|MD5:b2v_inst\|saida\[3\]" {  } { { "MD5.vhd" "" { Text "/home/enrico/projeto_final/MD5.vhd" 212 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:dec_c|MD5:b2v_inst|saida[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 642 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:dec_c\|MD5:b2v_inst\|saida\[4\] " "Destination node decoder:dec_c\|MD5:b2v_inst\|saida\[4\]" {  } { { "MD5.vhd" "" { Text "/home/enrico/projeto_final/MD5.vhd" 212 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:dec_c|MD5:b2v_inst|saida[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:dec_c\|MD5:b2v_inst\|saida\[5\] " "Destination node decoder:dec_c\|MD5:b2v_inst\|saida\[5\]" {  } { { "MD5.vhd" "" { Text "/home/enrico/projeto_final/MD5.vhd" 212 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:dec_c|MD5:b2v_inst|saida[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:dec_c\|MD5:b2v_inst\|saida\[6\] " "Destination node decoder:dec_c\|MD5:b2v_inst\|saida\[6\]" {  } { { "MD5.vhd" "" { Text "/home/enrico/projeto_final/MD5.vhd" 212 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:dec_c|MD5:b2v_inst|saida[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 639 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:dec_c\|MD5:b2v_inst\|saida\[7\] " "Destination node decoder:dec_c\|MD5:b2v_inst\|saida\[7\]" {  } { { "MD5.vhd" "" { Text "/home/enrico/projeto_final/MD5.vhd" 212 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:dec_c|MD5:b2v_inst|saida[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 638 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:dec_c\|MD5:b2v_inst\|saida\[8\] " "Destination node decoder:dec_c\|MD5:b2v_inst\|saida\[8\]" {  } { { "MD5.vhd" "" { Text "/home/enrico/projeto_final/MD5.vhd" 212 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:dec_c|MD5:b2v_inst|saida[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 637 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoder:dec_c\|MD5:b2v_inst\|saida\[9\] " "Destination node decoder:dec_c\|MD5:b2v_inst\|saida\[9\]" {  } { { "MD5.vhd" "" { Text "/home/enrico/projeto_final/MD5.vhd" 212 -1 0 } } { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:dec_c|MD5:b2v_inst|saida[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 636 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1621894731316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1621894731316 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1621894731316 ""}  } { { "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/enrico/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { decoder:dec_c|MD5:b2v_inst|calc~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/enrico/projeto_final/" { { 0 { 0 ""} 0 14688 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621894731316 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621894733299 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621894733309 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621894733310 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621894733322 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621894733335 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621894733344 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621894733345 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621894733353 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621894733815 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1621894733828 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621894733828 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_dec_out " "Node \"debug_dec_out\" is assigned to location or region, but does not exist in design" {  } { { "/home/enrico/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/enrico/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "debug_dec_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621894734061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_hash_valido " "Node \"debug_hash_valido\" is assigned to location or region, but does not exist in design" {  } { { "/home/enrico/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/enrico/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "debug_hash_valido" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621894734061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_md5_out " "Node \"debug_md5_out\" is assigned to location or region, but does not exist in design" {  } { { "/home/enrico/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/enrico/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "debug_md5_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621894734061 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "debug_tec " "Node \"debug_tec\" is assigned to location or region, but does not exist in design" {  } { { "/home/enrico/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/enrico/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "debug_tec" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1621894734061 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1621894734061 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621894734062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621894736598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621894748649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621894748739 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621894838905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:30 " "Fitter placement operations ending: elapsed time is 00:01:30" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621894838906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621894841573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X0_Y0 X9_Y9 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9" {  } { { "loc" "" { Generic "/home/enrico/projeto_final/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9"} 0 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1621894851753 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621894851753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:28 " "Fitter routing operations ending: elapsed time is 00:00:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621894870848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1621894870852 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621894870852 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "14.19 " "Total time spent on timing analysis during the Fitter is 14.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1621894871224 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621894871274 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621894874460 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621894874510 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621894877484 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621894880758 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1621894882248 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/enrico/projeto_final/output_files/esmaga_senha.fit.smsg " "Generated suppressed messages file /home/enrico/projeto_final/output_files/esmaga_senha.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621894883508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "905 " "Peak virtual memory: 905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621894886123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 24 19:21:26 2021 " "Processing ended: Mon May 24 19:21:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621894886123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:41 " "Elapsed time: 00:02:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621894886123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:40 " "Total CPU time (on all processors): 00:02:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621894886123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621894886123 ""}
