

================================================================
== Vivado HLS Report for 'dense_out'
================================================================
* Date:           Mon Aug  5 23:03:04 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       d3_S3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1364|  1364|  1364|  1364|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_soft_max_fu_328  |soft_max  |   72|   72|   72|   72|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------------+------+------+----------+-----------+-----------+------+----------+
        |                |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+------+------+----------+-----------+-----------+------+----------+
        |- Dense_3_Loop  |  1290|  1290|       129|          -|          -|    10|    no    |
        | + Flat_3_Loop  |   122|   122|        43|         40|          1|     3|    yes   |
        +----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    375|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     14|    1482|   3281|    -|
|Memory           |        1|      -|      96|     10|    0|
|Multiplexer      |        -|      -|       -|    531|    -|
|Register         |        -|      -|     665|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|     14|    2243|   4197|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      6|       2|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |cnn_fadd_32ns_32ncud_U46  |cnn_fadd_32ns_32ncud  |        0|      2|   227|   403|    0|
    |cnn_fmul_32ns_32ndEe_U47  |cnn_fmul_32ns_32ndEe  |        0|      3|   128|   320|    0|
    |grp_soft_max_fu_328       |soft_max              |        0|      9|  1127|  2558|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        0|     14|  1482|  3281|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_array_U        |dense_out_dense_aocq  |        0|  64|   5|    0|    10|   32|     1|          320|
    |dense_out_weights_U  |dense_out_dense_omb6  |        1|   0|   0|    0|   300|   32|     1|         9600|
    |dense_out_bias_U     |dense_out_dense_oncg  |        0|  32|   5|    0|    10|   32|     1|          320|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                      |        1|  96|  10|    0|   320|   96|     3|        10240|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln36_1_fu_559_p2   |     +    |      0|  0|  15|           6|           2|
    |add_ln36_2_fu_574_p2   |     +    |      0|  0|  15|           6|           3|
    |add_ln36_3_fu_584_p2   |     +    |      0|  0|  15|           6|           3|
    |add_ln36_4_fu_632_p2   |     +    |      0|  0|  15|           6|           3|
    |add_ln36_5_fu_642_p2   |     +    |      0|  0|  15|           6|           3|
    |add_ln36_6_fu_690_p2   |     +    |      0|  0|  15|           6|           4|
    |add_ln36_7_fu_700_p2   |     +    |      0|  0|  15|           6|           4|
    |add_ln36_8_fu_899_p2   |     +    |      0|  0|  15|           5|           4|
    |add_ln36_fu_513_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln38_10_fu_732_p2  |     +    |      0|  0|  10|          10|          10|
    |add_ln38_11_fu_738_p2  |     +    |      0|  0|  10|          10|          10|
    |add_ln38_12_fu_770_p2  |     +    |      0|  0|  10|          10|          10|
    |add_ln38_13_fu_776_p2  |     +    |      0|  0|  10|          10|          10|
    |add_ln38_14_fu_808_p2  |     +    |      0|  0|  10|          10|          10|
    |add_ln38_15_fu_814_p2  |     +    |      0|  0|  10|          10|          10|
    |add_ln38_16_fu_846_p2  |     +    |      0|  0|  10|          10|          10|
    |add_ln38_17_fu_852_p2  |     +    |      0|  0|  10|          10|          10|
    |add_ln38_18_fu_884_p2  |     +    |      0|  0|  10|          10|          10|
    |add_ln38_19_fu_890_p2  |     +    |      0|  0|  10|          10|          10|
    |add_ln38_1_fu_450_p2   |     +    |      0|  0|  10|           9|           9|
    |add_ln38_2_fu_497_p2   |     +    |      0|  0|  10|           9|           9|
    |add_ln38_3_fu_503_p2   |     +    |      0|  0|  10|           9|           9|
    |add_ln38_4_fu_548_p2   |     +    |      0|  0|  10|           9|           9|
    |add_ln38_5_fu_554_p2   |     +    |      0|  0|  10|           9|           9|
    |add_ln38_6_fu_616_p2   |     +    |      0|  0|  10|          10|          10|
    |add_ln38_7_fu_622_p2   |     +    |      0|  0|  10|          10|          10|
    |add_ln38_8_fu_674_p2   |     +    |      0|  0|  10|          10|          10|
    |add_ln38_9_fu_680_p2   |     +    |      0|  0|  10|          10|          10|
    |add_ln38_fu_444_p2     |     +    |      0|  0|  10|           9|           9|
    |d_fu_391_p2            |     +    |      0|  0|  13|           4|           1|
    |icmp_ln31_fu_385_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln36_fu_409_p2    |   icmp   |      0|  0|  11|           5|           3|
    |or_ln36_fu_460_p2      |    or    |      0|  0|   5|           5|           1|
    |ap_enable_pp0          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 375|         265|         233|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  213|         49|    1|         49|
    |ap_enable_reg_pp0_iter1         |    9|          2|    1|          2|
    |ap_phi_mux_f_0_0_phi_fu_320_p4  |    9|          2|    5|         10|
    |d_0_reg_293                     |    9|          2|    4|          8|
    |dense_2_out_address0            |   33|          6|    5|         30|
    |dense_2_out_address1            |   33|          6|    5|         30|
    |dense_array_address0            |   15|          3|    4|         12|
    |dense_array_ce0                 |   15|          3|    1|          3|
    |dense_out_weights_address0      |   50|         11|    9|         99|
    |f_0_0_reg_316                   |    9|          2|    5|         10|
    |grp_fu_335_p0                   |   21|          4|   32|        128|
    |grp_fu_335_p1                   |   47|         10|   32|        320|
    |grp_fu_342_p1                   |   41|          8|   32|        256|
    |reg_358                         |    9|          2|   32|         64|
    |reg_369                         |    9|          2|   32|         64|
    |w_sum_0_0_reg_304               |    9|          2|   32|         64|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  531|        114|  232|       1149|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln36_1_reg_988                |   6|   0|    6|          0|
    |add_ln36_2_reg_1004               |   6|   0|    6|          0|
    |add_ln36_3_reg_1015               |   6|   0|    6|          0|
    |add_ln36_4_reg_1036               |   6|   0|    6|          0|
    |add_ln36_5_reg_1047               |   6|   0|    6|          0|
    |add_ln36_6_reg_1073               |   6|   0|    6|          0|
    |add_ln36_7_reg_1084               |   6|   0|    6|          0|
    |add_ln36_8_reg_1155               |   5|   0|    5|          0|
    |add_ln38_19_reg_1135              |  10|   0|   10|          0|
    |add_ln38_5_reg_978                |   9|   0|    9|          0|
    |ap_CS_fsm                         |  48|   0|   48|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |d_0_reg_293                       |   4|   0|    4|          0|
    |d_reg_909                         |   4|   0|    4|          0|
    |dense_2_out_load_5_reg_1031       |  32|   0|   32|          0|
    |dense_2_out_load_7_reg_1068       |  32|   0|   32|          0|
    |dense_2_out_load_9_reg_1105       |  32|   0|   32|          0|
    |f_0_0_cast1_reg_963               |   5|   0|    6|          1|
    |f_0_0_reg_316                     |   5|   0|    5|          0|
    |grp_soft_max_fu_328_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln36_reg_938                 |   1|   0|    1|          0|
    |icmp_ln36_reg_938_pp0_iter1_reg   |   1|   0|    1|          0|
    |or_ln36_reg_952                   |   4|   0|    5|          1|
    |reg_353                           |  32|   0|   32|          0|
    |reg_358                           |  32|   0|   32|          0|
    |reg_364                           |  32|   0|   32|          0|
    |reg_369                           |  32|   0|   32|          0|
    |reg_375                           |  32|   0|   32|          0|
    |reg_380                           |  32|   0|   32|          0|
    |tmp_4_2_reg_1058                  |  32|   0|   32|          0|
    |tmp_4_3_reg_1095                  |  32|   0|   32|          0|
    |tmp_4_5_reg_1115                  |  32|   0|   32|          0|
    |tmp_4_6_reg_1125                  |  32|   0|   32|          0|
    |tmp_4_7_reg_1140                  |  32|   0|   32|          0|
    |tmp_4_9_reg_1150                  |  32|   0|   32|          0|
    |w_sum_0_0_reg_304                 |  32|   0|   32|          0|
    |zext_ln36_6_reg_931               |   4|   0|    9|          5|
    |zext_ln36_reg_920                 |   4|   0|   10|          6|
    |zext_ln38_reg_914                 |   4|   0|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 665|   0|  738|         73|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   dense_out  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   dense_out  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   dense_out  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   dense_out  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   dense_out  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   dense_out  | return value |
|prediction_Addr_A     | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A       | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A      | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A      | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A     |  in |   32|    bram    |  prediction  |     array    |
|dense_2_out_address0  | out |    5|  ap_memory |  dense_2_out |     array    |
|dense_2_out_ce0       | out |    1|  ap_memory |  dense_2_out |     array    |
|dense_2_out_q0        |  in |   32|  ap_memory |  dense_2_out |     array    |
|dense_2_out_address1  | out |    5|  ap_memory |  dense_2_out |     array    |
|dense_2_out_ce1       | out |    1|  ap_memory |  dense_2_out |     array    |
|dense_2_out_q1        |  in |   32|  ap_memory |  dense_2_out |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

