<stg><name>keccak_absorb</name>


<trans_list>

<trans id="87" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="10" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="64">
<![CDATA[
:0  %t = alloca [200 x i8], align 16

]]></Node>
<StgValue><ssdm name="t"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
meminst:0  %invdar = phi i8 [ 0, %0 ], [ %indvarinc, %meminst ]

]]></Node>
<StgValue><ssdm name="invdar"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst:1  %indvarinc = add i8 %invdar, 1

]]></Node>
<StgValue><ssdm name="indvarinc"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="8">
<![CDATA[
meminst:2  %tmp = zext i8 %invdar to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:3  %t_addr = getelementptr [200 x i8]* %t, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="t_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst:4  store i8 0, i8* %t_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst:5  %tmp_s = icmp eq i8 %invdar, -57

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst:6  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_t_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %tmp_s, label %.preheader1.preheader, label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader1:0  %i = phi i5 [ %i_4, %1 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="5">
<![CDATA[
.preheader1:1  %i_cast6 = zext i5 %i to i64

]]></Node>
<StgValue><ssdm name="i_cast6"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:2  %tmp_7 = icmp eq i5 %i, -7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:4  %i_4 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5  br i1 %tmp_7, label %.preheader.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %i_cast6

]]></Node>
<StgValue><ssdm name="s_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:1  store i64 0, i64* %s_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %i_2 = phi i2 [ %tmp_3, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="2">
<![CDATA[
.preheader:1  %i_2_cast5 = zext i2 %i_2 to i64

]]></Node>
<StgValue><ssdm name="i_2_cast5"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %tmp_1 = icmp eq i2 %i_2, -1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %tmp_3 = add i2 %i_2, 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %tmp_1, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %m_addr = getelementptr [3 x i8]* %m, i64 0, i64 %i_2_cast5

]]></Node>
<StgValue><ssdm name="m_addr"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="2">
<![CDATA[
:1  %m_load = load i8* %m_addr, align 1

]]></Node>
<StgValue><ssdm name="m_load"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %t_addr_2 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 135

]]></Node>
<StgValue><ssdm name="t_addr_2"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
:3  %t_load = load i8* %t_addr_2, align 1

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="2">
<![CDATA[
:1  %m_load = load i8* %m_addr, align 1

]]></Node>
<StgValue><ssdm name="m_load"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %t_addr_3 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 %i_2_cast5

]]></Node>
<StgValue><ssdm name="t_addr_3"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  store i8 %m_load, i8* %t_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %t_addr_1 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="t_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 6, i8* %t_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
:3  %t_load = load i8* %t_addr_2, align 1

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_2 = or i8 %t_load, -128

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  store i8 %tmp_2, i8* %t_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i_3 = phi i5 [ 0, %3 ], [ %i_5, %load64.exit ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="5">
<![CDATA[
:1  %i_3_cast4 = zext i5 %i_3 to i64

]]></Node>
<StgValue><ssdm name="i_3_cast4"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %tmp_4 = icmp eq i5 %i_3, -15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %i_5 = add i5 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_4, label %8, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:0  %tmp_5 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i4 [ 0, %5 ], [ %i_6, %7 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1  %r_i = phi i64 [ 0, %5 ], [ %r, %7 ]

]]></Node>
<StgValue><ssdm name="r_i"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp_i = icmp eq i4 %i_i, -8

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %i_6 = add i4 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_i, label %load64.exit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="4">
<![CDATA[
:0  %tmp_9_i_cast = zext i4 %i_i to i8

]]></Node>
<StgValue><ssdm name="tmp_9_i_cast"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %sum_i = add i8 %tmp_9_i_cast, %tmp_5

]]></Node>
<StgValue><ssdm name="sum_i"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
:2  %sum_i_cast = zext i8 %sum_i to i64

]]></Node>
<StgValue><ssdm name="sum_i_cast"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %t_addr_4 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_i_cast

]]></Node>
<StgValue><ssdm name="t_addr_4"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
:4  %t_load_1 = load i8* %t_addr_4, align 1

]]></Node>
<StgValue><ssdm name="t_load_1"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load64.exit:0  %s_addr_1 = getelementptr [25 x i64]* %s, i64 0, i64 %i_3_cast4

]]></Node>
<StgValue><ssdm name="s_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="5">
<![CDATA[
load64.exit:1  %s_load = load i64* %s_addr_1, align 8

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
:4  %t_load_1 = load i8* %t_addr_4, align 1

]]></Node>
<StgValue><ssdm name="t_load_1"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
:5  %tmp_i_11 = zext i8 %t_load_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_i_11"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="4">
<![CDATA[
:6  %tmp_6 = trunc i4 %i_i to i3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:7  %tmp_1_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="6">
<![CDATA[
:8  %tmp_2_i = zext i6 %tmp_1_i to i64

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_3_i = shl i64 %tmp_i_11, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %r = or i64 %tmp_3_i, %r_i

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="83" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="5">
<![CDATA[
load64.exit:1  %s_load = load i64* %s_addr_1, align 8

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load64.exit:2  %tmp_8 = xor i64 %s_load, %r_i

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
load64.exit:3  store i64 %tmp_8, i64* %s_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
load64.exit:4  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="105" name="s" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="106" name="m" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="m"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="108" from="StgValue_107" to="t" fromId="107" toId="11">
</dataflow>
<dataflow id="110" from="StgValue_109" to="invdar" fromId="109" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="111" from="StgValue_12" to="invdar" fromId="12" toId="13">
</dataflow>
<dataflow id="112" from="indvarinc" to="invdar" fromId="14" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="113" from="StgValue_21" to="invdar" fromId="21" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="114" from="invdar" to="indvarinc" fromId="13" toId="14">
</dataflow>
<dataflow id="116" from="StgValue_115" to="indvarinc" fromId="115" toId="14">
</dataflow>
<dataflow id="117" from="invdar" to="tmp" fromId="13" toId="15">
</dataflow>
<dataflow id="118" from="t" to="t_addr" fromId="11" toId="16">
</dataflow>
<dataflow id="120" from="StgValue_119" to="t_addr" fromId="119" toId="16">
</dataflow>
<dataflow id="121" from="tmp" to="t_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="122" from="StgValue_109" to="StgValue_17" fromId="109" toId="17">
</dataflow>
<dataflow id="123" from="t_addr" to="StgValue_17" fromId="16" toId="17">
</dataflow>
<dataflow id="124" from="invdar" to="tmp_s" fromId="13" toId="18">
</dataflow>
<dataflow id="126" from="StgValue_125" to="tmp_s" fromId="125" toId="18">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecLoopName" to="StgValue_19" fromId="127" toId="19">
</dataflow>
<dataflow id="130" from="memset_t_str" to="StgValue_19" fromId="129" toId="19">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="131" toId="20">
</dataflow>
<dataflow id="134" from="StgValue_133" to="empty" fromId="133" toId="20">
</dataflow>
<dataflow id="135" from="StgValue_133" to="empty" fromId="133" toId="20">
</dataflow>
<dataflow id="136" from="StgValue_133" to="empty" fromId="133" toId="20">
</dataflow>
<dataflow id="137" from="tmp_s" to="StgValue_21" fromId="18" toId="21">
</dataflow>
<dataflow id="138" from="i_4" to="i" fromId="27" toId="23">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="139" from="StgValue_31" to="i" fromId="31" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="141" from="StgValue_140" to="i" fromId="140" toId="23">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="142" from="StgValue_22" to="i" fromId="22" toId="23">
</dataflow>
<dataflow id="143" from="i" to="i_cast6" fromId="23" toId="24">
</dataflow>
<dataflow id="144" from="i" to="tmp_7" fromId="23" toId="25">
</dataflow>
<dataflow id="146" from="StgValue_145" to="tmp_7" fromId="145" toId="25">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="131" toId="26">
</dataflow>
<dataflow id="149" from="StgValue_148" to="empty_7" fromId="148" toId="26">
</dataflow>
<dataflow id="150" from="StgValue_148" to="empty_7" fromId="148" toId="26">
</dataflow>
<dataflow id="151" from="StgValue_148" to="empty_7" fromId="148" toId="26">
</dataflow>
<dataflow id="152" from="i" to="i_4" fromId="23" toId="27">
</dataflow>
<dataflow id="154" from="StgValue_153" to="i_4" fromId="153" toId="27">
</dataflow>
<dataflow id="155" from="tmp_7" to="StgValue_28" fromId="25" toId="28">
</dataflow>
<dataflow id="156" from="s" to="s_addr" fromId="105" toId="29">
</dataflow>
<dataflow id="157" from="StgValue_119" to="s_addr" fromId="119" toId="29">
</dataflow>
<dataflow id="158" from="i_cast6" to="s_addr" fromId="24" toId="29">
</dataflow>
<dataflow id="159" from="StgValue_119" to="StgValue_30" fromId="119" toId="30">
</dataflow>
<dataflow id="160" from="s_addr" to="StgValue_30" fromId="29" toId="30">
</dataflow>
<dataflow id="161" from="tmp_3" to="i_2" fromId="37" toId="33">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="162" from="StgValue_46" to="i_2" fromId="46" toId="33">
<BackEdge/>
</dataflow>
<dataflow id="164" from="StgValue_163" to="i_2" fromId="163" toId="33">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="165" from="StgValue_32" to="i_2" fromId="32" toId="33">
</dataflow>
<dataflow id="166" from="i_2" to="i_2_cast5" fromId="33" toId="34">
</dataflow>
<dataflow id="167" from="i_2" to="tmp_1" fromId="33" toId="35">
</dataflow>
<dataflow id="169" from="StgValue_168" to="tmp_1" fromId="168" toId="35">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecLoopTripCount" to="empty_8" fromId="131" toId="36">
</dataflow>
<dataflow id="172" from="StgValue_171" to="empty_8" fromId="171" toId="36">
</dataflow>
<dataflow id="173" from="StgValue_171" to="empty_8" fromId="171" toId="36">
</dataflow>
<dataflow id="174" from="StgValue_171" to="empty_8" fromId="171" toId="36">
</dataflow>
<dataflow id="175" from="i_2" to="tmp_3" fromId="33" toId="37">
</dataflow>
<dataflow id="177" from="StgValue_176" to="tmp_3" fromId="176" toId="37">
</dataflow>
<dataflow id="178" from="tmp_1" to="StgValue_38" fromId="35" toId="38">
</dataflow>
<dataflow id="179" from="m" to="m_addr" fromId="106" toId="39">
</dataflow>
<dataflow id="180" from="StgValue_119" to="m_addr" fromId="119" toId="39">
</dataflow>
<dataflow id="181" from="i_2_cast5" to="m_addr" fromId="34" toId="39">
</dataflow>
<dataflow id="182" from="m_addr" to="m_load" fromId="39" toId="40">
</dataflow>
<dataflow id="183" from="t" to="t_addr_2" fromId="11" toId="41">
</dataflow>
<dataflow id="184" from="StgValue_119" to="t_addr_2" fromId="119" toId="41">
</dataflow>
<dataflow id="186" from="StgValue_185" to="t_addr_2" fromId="185" toId="41">
</dataflow>
<dataflow id="187" from="t_addr_2" to="t_load" fromId="41" toId="42">
</dataflow>
<dataflow id="188" from="m_addr" to="m_load" fromId="39" toId="43">
</dataflow>
<dataflow id="189" from="t" to="t_addr_3" fromId="11" toId="44">
</dataflow>
<dataflow id="190" from="StgValue_119" to="t_addr_3" fromId="119" toId="44">
</dataflow>
<dataflow id="191" from="i_2_cast5" to="t_addr_3" fromId="34" toId="44">
</dataflow>
<dataflow id="192" from="m_load" to="StgValue_45" fromId="43" toId="45">
</dataflow>
<dataflow id="193" from="t_addr_3" to="StgValue_45" fromId="44" toId="45">
</dataflow>
<dataflow id="194" from="t" to="t_addr_1" fromId="11" toId="47">
</dataflow>
<dataflow id="195" from="StgValue_119" to="t_addr_1" fromId="119" toId="47">
</dataflow>
<dataflow id="196" from="StgValue_171" to="t_addr_1" fromId="171" toId="47">
</dataflow>
<dataflow id="198" from="StgValue_197" to="StgValue_48" fromId="197" toId="48">
</dataflow>
<dataflow id="199" from="t_addr_1" to="StgValue_48" fromId="47" toId="48">
</dataflow>
<dataflow id="200" from="t_addr_2" to="t_load" fromId="41" toId="49">
</dataflow>
<dataflow id="201" from="t_load" to="tmp_2" fromId="49" toId="50">
</dataflow>
<dataflow id="203" from="StgValue_202" to="tmp_2" fromId="202" toId="50">
</dataflow>
<dataflow id="204" from="tmp_2" to="StgValue_51" fromId="50" toId="51">
</dataflow>
<dataflow id="205" from="t_addr_2" to="StgValue_51" fromId="41" toId="51">
</dataflow>
<dataflow id="206" from="StgValue_140" to="i_3" fromId="140" toId="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="207" from="StgValue_52" to="i_3" fromId="52" toId="53">
</dataflow>
<dataflow id="208" from="i_5" to="i_3" fromId="57" toId="53">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="209" from="StgValue_86" to="i_3" fromId="86" toId="53">
<BackEdge/>
</dataflow>
<dataflow id="210" from="i_3" to="i_3_cast4" fromId="53" toId="54">
</dataflow>
<dataflow id="211" from="i_3" to="tmp_4" fromId="53" toId="55">
</dataflow>
<dataflow id="213" from="StgValue_212" to="tmp_4" fromId="212" toId="55">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecLoopTripCount" to="empty_9" fromId="131" toId="56">
</dataflow>
<dataflow id="216" from="StgValue_215" to="empty_9" fromId="215" toId="56">
</dataflow>
<dataflow id="217" from="StgValue_215" to="empty_9" fromId="215" toId="56">
</dataflow>
<dataflow id="218" from="StgValue_215" to="empty_9" fromId="215" toId="56">
</dataflow>
<dataflow id="219" from="i_3" to="i_5" fromId="53" toId="57">
</dataflow>
<dataflow id="220" from="StgValue_153" to="i_5" fromId="153" toId="57">
</dataflow>
<dataflow id="221" from="tmp_4" to="StgValue_58" fromId="55" toId="58">
</dataflow>
<dataflow id="223" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_5" fromId="222" toId="59">
</dataflow>
<dataflow id="224" from="i_3" to="tmp_5" fromId="53" toId="59">
</dataflow>
<dataflow id="226" from="StgValue_225" to="tmp_5" fromId="225" toId="59">
</dataflow>
<dataflow id="228" from="StgValue_227" to="i_i" fromId="227" toId="62">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="229" from="StgValue_60" to="i_i" fromId="60" toId="62">
</dataflow>
<dataflow id="230" from="i_6" to="i_i" fromId="66" toId="62">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="231" from="StgValue_82" to="i_i" fromId="82" toId="62">
<BackEdge/>
</dataflow>
<dataflow id="232" from="StgValue_119" to="r_i" fromId="119" toId="63">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="233" from="StgValue_60" to="r_i" fromId="60" toId="63">
</dataflow>
<dataflow id="234" from="r" to="r_i" fromId="81" toId="63">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="235" from="StgValue_82" to="r_i" fromId="82" toId="63">
<BackEdge/>
</dataflow>
<dataflow id="236" from="i_i" to="tmp_i" fromId="62" toId="64">
</dataflow>
<dataflow id="238" from="StgValue_237" to="tmp_i" fromId="237" toId="64">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecLoopTripCount" to="empty_10" fromId="131" toId="65">
</dataflow>
<dataflow id="241" from="StgValue_240" to="empty_10" fromId="240" toId="65">
</dataflow>
<dataflow id="242" from="StgValue_240" to="empty_10" fromId="240" toId="65">
</dataflow>
<dataflow id="243" from="StgValue_240" to="empty_10" fromId="240" toId="65">
</dataflow>
<dataflow id="244" from="i_i" to="i_6" fromId="62" toId="66">
</dataflow>
<dataflow id="246" from="StgValue_245" to="i_6" fromId="245" toId="66">
</dataflow>
<dataflow id="247" from="tmp_i" to="StgValue_67" fromId="64" toId="67">
</dataflow>
<dataflow id="248" from="i_i" to="tmp_9_i_cast" fromId="62" toId="68">
</dataflow>
<dataflow id="249" from="tmp_9_i_cast" to="sum_i" fromId="68" toId="69">
</dataflow>
<dataflow id="250" from="tmp_5" to="sum_i" fromId="59" toId="69">
</dataflow>
<dataflow id="251" from="sum_i" to="sum_i_cast" fromId="69" toId="70">
</dataflow>
<dataflow id="252" from="t" to="t_addr_4" fromId="11" toId="71">
</dataflow>
<dataflow id="253" from="StgValue_119" to="t_addr_4" fromId="119" toId="71">
</dataflow>
<dataflow id="254" from="sum_i_cast" to="t_addr_4" fromId="70" toId="71">
</dataflow>
<dataflow id="255" from="t_addr_4" to="t_load_1" fromId="71" toId="72">
</dataflow>
<dataflow id="256" from="s" to="s_addr_1" fromId="105" toId="73">
</dataflow>
<dataflow id="257" from="StgValue_119" to="s_addr_1" fromId="119" toId="73">
</dataflow>
<dataflow id="258" from="i_3_cast4" to="s_addr_1" fromId="54" toId="73">
</dataflow>
<dataflow id="259" from="s_addr_1" to="s_load" fromId="73" toId="74">
</dataflow>
<dataflow id="260" from="t_addr_4" to="t_load_1" fromId="71" toId="75">
</dataflow>
<dataflow id="261" from="t_load_1" to="tmp_i_11" fromId="75" toId="76">
</dataflow>
<dataflow id="262" from="i_i" to="tmp_6" fromId="62" toId="77">
</dataflow>
<dataflow id="264" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_1_i" fromId="263" toId="78">
</dataflow>
<dataflow id="265" from="tmp_6" to="tmp_1_i" fromId="77" toId="78">
</dataflow>
<dataflow id="266" from="StgValue_225" to="tmp_1_i" fromId="225" toId="78">
</dataflow>
<dataflow id="267" from="tmp_1_i" to="tmp_2_i" fromId="78" toId="79">
</dataflow>
<dataflow id="268" from="tmp_i_11" to="tmp_3_i" fromId="76" toId="80">
</dataflow>
<dataflow id="269" from="tmp_2_i" to="tmp_3_i" fromId="79" toId="80">
</dataflow>
<dataflow id="270" from="tmp_3_i" to="r" fromId="80" toId="81">
</dataflow>
<dataflow id="271" from="r_i" to="r" fromId="63" toId="81">
</dataflow>
<dataflow id="272" from="s_addr_1" to="s_load" fromId="73" toId="83">
</dataflow>
<dataflow id="273" from="s_load" to="tmp_8" fromId="83" toId="84">
</dataflow>
<dataflow id="274" from="r_i" to="tmp_8" fromId="63" toId="84">
</dataflow>
<dataflow id="275" from="tmp_8" to="StgValue_85" fromId="84" toId="85">
</dataflow>
<dataflow id="276" from="s_addr_1" to="StgValue_85" fromId="73" toId="85">
</dataflow>
<dataflow id="277" from="tmp_s" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="278" from="tmp_7" to="StgValue_3" fromId="25" toId="3">
</dataflow>
<dataflow id="279" from="tmp_1" to="StgValue_4" fromId="35" toId="4">
</dataflow>
<dataflow id="280" from="tmp_4" to="StgValue_7" fromId="55" toId="7">
</dataflow>
<dataflow id="281" from="tmp_i" to="StgValue_8" fromId="64" toId="8">
</dataflow>
</dataflows>


</stg>
