{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706749031168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706749031173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 31 16:57:11 2024 " "Processing started: Wed Jan 31 16:57:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706749031173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706749031173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shiftReg -c shiftReg " "Command: quartus_map --read_settings_files=on --write_settings_files=off shiftReg -c shiftReg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706749031173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706749031609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706749031609 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shiftReg.sv(10) " "Verilog HDL information at shiftReg.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "shiftReg.sv" "" { Text "C:/Users/nicws/OneDrive/Desktop/2nd year Beng/Term 6/ELEX 7660/Labs/x7660/Assignments/Ass1/P2/shiftReg.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1706749043104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftReg " "Found entity 1: shiftReg" {  } { { "shiftReg.sv" "" { Text "C:/Users/nicws/OneDrive/Desktop/2nd year Beng/Term 6/ELEX 7660/Labs/x7660/Assignments/Ass1/P2/shiftReg.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706749043105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706749043105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shiftReg " "Elaborating entity \"shiftReg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706749043131 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "shiftReg.sv(12) " "Verilog HDL Conditional Statement error at shiftReg.sv(12): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "shiftReg.sv" "" { Text "C:/Users/nicws/OneDrive/Desktop/2nd year Beng/Term 6/ELEX 7660/Labs/x7660/Assignments/Ass1/P2/shiftReg.sv" 12 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706749043132 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q shiftReg.sv(10) " "Verilog HDL Always Construct warning at shiftReg.sv(10): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "shiftReg.sv" "" { Text "C:/Users/nicws/OneDrive/Desktop/2nd year Beng/Term 6/ELEX 7660/Labs/x7660/Assignments/Ass1/P2/shiftReg.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706749043132 "|shiftReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] shiftReg.sv(10) " "Inferred latch for \"q\[0\]\" at shiftReg.sv(10)" {  } { { "shiftReg.sv" "" { Text "C:/Users/nicws/OneDrive/Desktop/2nd year Beng/Term 6/ELEX 7660/Labs/x7660/Assignments/Ass1/P2/shiftReg.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706749043132 "|shiftReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] shiftReg.sv(10) " "Inferred latch for \"q\[1\]\" at shiftReg.sv(10)" {  } { { "shiftReg.sv" "" { Text "C:/Users/nicws/OneDrive/Desktop/2nd year Beng/Term 6/ELEX 7660/Labs/x7660/Assignments/Ass1/P2/shiftReg.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706749043132 "|shiftReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] shiftReg.sv(10) " "Inferred latch for \"q\[2\]\" at shiftReg.sv(10)" {  } { { "shiftReg.sv" "" { Text "C:/Users/nicws/OneDrive/Desktop/2nd year Beng/Term 6/ELEX 7660/Labs/x7660/Assignments/Ass1/P2/shiftReg.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706749043132 "|shiftReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] shiftReg.sv(10) " "Inferred latch for \"q\[3\]\" at shiftReg.sv(10)" {  } { { "shiftReg.sv" "" { Text "C:/Users/nicws/OneDrive/Desktop/2nd year Beng/Term 6/ELEX 7660/Labs/x7660/Assignments/Ass1/P2/shiftReg.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706749043132 "|shiftReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] shiftReg.sv(10) " "Inferred latch for \"q\[4\]\" at shiftReg.sv(10)" {  } { { "shiftReg.sv" "" { Text "C:/Users/nicws/OneDrive/Desktop/2nd year Beng/Term 6/ELEX 7660/Labs/x7660/Assignments/Ass1/P2/shiftReg.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706749043132 "|shiftReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] shiftReg.sv(10) " "Inferred latch for \"q\[5\]\" at shiftReg.sv(10)" {  } { { "shiftReg.sv" "" { Text "C:/Users/nicws/OneDrive/Desktop/2nd year Beng/Term 6/ELEX 7660/Labs/x7660/Assignments/Ass1/P2/shiftReg.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706749043132 "|shiftReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] shiftReg.sv(10) " "Inferred latch for \"q\[6\]\" at shiftReg.sv(10)" {  } { { "shiftReg.sv" "" { Text "C:/Users/nicws/OneDrive/Desktop/2nd year Beng/Term 6/ELEX 7660/Labs/x7660/Assignments/Ass1/P2/shiftReg.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706749043132 "|shiftReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] shiftReg.sv(10) " "Inferred latch for \"q\[7\]\" at shiftReg.sv(10)" {  } { { "shiftReg.sv" "" { Text "C:/Users/nicws/OneDrive/Desktop/2nd year Beng/Term 6/ELEX 7660/Labs/x7660/Assignments/Ass1/P2/shiftReg.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706749043132 "|shiftReg"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706749043134 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nicws/OneDrive/Desktop/2nd year Beng/Term 6/ELEX 7660/Labs/x7660/Assignments/Ass1/P2/output_files/shiftReg.map.smsg " "Generated suppressed messages file C:/Users/nicws/OneDrive/Desktop/2nd year Beng/Term 6/ELEX 7660/Labs/x7660/Assignments/Ass1/P2/output_files/shiftReg.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706749043162 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706749043217 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 31 16:57:23 2024 " "Processing ended: Wed Jan 31 16:57:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706749043217 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706749043217 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706749043217 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706749043217 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706749043889 ""}
