{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603243858796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603243858796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 20 20:30:58 2020 " "Processing started: Tue Oct 20 20:30:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603243858796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603243858796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off par -c par " "Command: quartus_map --read_settings_files=on --write_settings_files=off par -c par" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603243858796 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603243859168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603243859168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "par.vhd 2 1 " "Found 2 design units, including 1 entities, in source file par.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 par-arqpar " "Found design unit 1: par-arqpar" {  } { { "par.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/5_tarea/Ejercicio62/par.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603243866122 ""} { "Info" "ISGN_ENTITY_NAME" "1 par " "Found entity 1: par" {  } { { "par.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/5_tarea/Ejercicio62/par.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603243866122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603243866122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arqtop " "Found design unit 1: top-arqtop" {  } { { "top.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/5_tarea/Ejercicio62/top.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603243866125 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/5_tarea/Ejercicio62/top.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603243866125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603243866125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-arqrelojlento " "Found design unit 1: relojlento-arqrelojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/5_tarea/Ejercicio62/relojlento.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603243866126 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Found entity 1: relojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/5_tarea/Ejercicio62/relojlento.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603243866126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603243866126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603243866169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojlento relojlento:u1 A:arqrelojlento " "Elaborating entity \"relojlento\" using architecture \"A:arqrelojlento\" for hierarchy \"relojlento:u1\"" {  } { { "top.vhd" "u1" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/5_tarea/Ejercicio62/top.vhd" 11 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603243866213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "par par:u2 A:arqpar " "Elaborating entity \"par\" using architecture \"A:arqpar\" for hierarchy \"par:u2\"" {  } { { "top.vhd" "u2" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/5_tarea/Ejercicio62/top.vhd" 13 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603243866236 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E par.vhd(31) " "VHDL Process Statement warning at par.vhd(31): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "par.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/5_tarea/Ejercicio62/par.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603243866237 "|top|par:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E par.vhd(32) " "VHDL Process Statement warning at par.vhd(32): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "par.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/5_tarea/Ejercicio62/par.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603243866237 "|top|par:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E par.vhd(35) " "VHDL Process Statement warning at par.vhd(35): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "par.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/5_tarea/Ejercicio62/par.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603243866238 "|top|par:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E par.vhd(36) " "VHDL Process Statement warning at par.vhd(36): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "par.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/5_tarea/Ejercicio62/par.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603243866238 "|top|par:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E par.vhd(39) " "VHDL Process Statement warning at par.vhd(39): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "par.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/5_tarea/Ejercicio62/par.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603243866238 "|top|par:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E par.vhd(40) " "VHDL Process Statement warning at par.vhd(40): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "par.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/5_tarea/Ejercicio62/par.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603243866238 "|top|par:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state par.vhd(27) " "VHDL Process Statement warning at par.vhd(27): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "par.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/5_tarea/Ejercicio62/par.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603243866238 "|top|par:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s par.vhd(27) " "VHDL Process Statement warning at par.vhd(27): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "par.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/5_tarea/Ejercicio62/par.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603243866238 "|top|par:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s par.vhd(27) " "Inferred latch for \"s\" at par.vhd(27)" {  } { { "par.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/5_tarea/Ejercicio62/par.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603243866239 "|top|par:u2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "par:u2\|s " "Latch par:u2\|s has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA par:u2\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal par:u2\|present_state\[1\]" {  } { { "par.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/5_tarea/Ejercicio62/par.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603243866762 ""}  } { { "par.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/5_tarea/Ejercicio62/par.vhd" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603243866762 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603243866834 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603243867388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603243867388 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603243867537 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603243867537 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603243867537 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603243867537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603243867568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 20 20:31:07 2020 " "Processing ended: Tue Oct 20 20:31:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603243867568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603243867568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603243867568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603243867568 ""}
