// Seed: 2722173316
module module_0 (
    output wand id_0,
    input supply0 id_1,
    input wor id_2,
    input tri id_3
);
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    output uwire id_2,
    output supply1 id_3,
    input tri id_4,
    input wand id_5,
    output supply1 id_6,
    input tri0 id_7,
    input supply0 id_8,
    output wor id_9
);
  always id_1 <= id_4;
  localparam id_11 = -1;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd62
) (
    input supply1 _id_0,
    input wand id_1,
    input supply1 id_2,
    output supply0 id_3
);
  id_5 :
  assert property (@(-1) -1)
  else;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_3 = 0;
  logic [id_0 : 1] id_6;
endmodule
