
BLDC_ESC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a42c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007bc  0800a5c0  0800a5c0  0000b5c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad7c  0800ad7c  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ad7c  0800ad7c  0000bd7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ad84  0800ad84  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad84  0800ad84  0000bd84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ad88  0800ad88  0000bd88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800ad8c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000db8  200001d4  0800af60  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f8c  0800af60  0000cf8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010927  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000257b  00000000  00000000  0001cb2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001138  00000000  00000000  0001f0a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d47  00000000  00000000  000201de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002911f  00000000  00000000  00020f25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001274c  00000000  00000000  0004a044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102dfc  00000000  00000000  0005c790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015f58c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005cc8  00000000  00000000  0015f5d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a5a4 	.word	0x0800a5a4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800a5a4 	.word	0x0800a5a4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <LcdStrobe>:

const unsigned short LCDpinMapBoard[LCD_Interface_No] = {0x0080,0x0040,0x0020,0x0010}; // upper 4 nibbles
const unsigned short LCDpinMapLCM[LCD_Interface_No] = {0x0400,0x0010,0x0020,0x0008}; 	// PB10, PB4, PB5, PB3

void LcdStrobe()
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LCD_EN, GPIO_PIN_SET);
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c56:	f003 fa13 	bl	8004080 <HAL_GPIO_WritePin>
	HAL_Delay(0.1);
 8000c5a:	2000      	movs	r0, #0
 8000c5c:	f001 f95c 	bl	8001f18 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, LCD_EN, GPIO_PIN_RESET);
 8000c60:	2200      	movs	r2, #0
 8000c62:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c6a:	f003 fa09 	bl	8004080 <HAL_GPIO_WritePin>
	HAL_Delay(0.1);
 8000c6e:	2000      	movs	r0, #0
 8000c70:	f001 f952 	bl	8001f18 <HAL_Delay>
}
 8000c74:	bf00      	nop
 8000c76:	bd80      	pop	{r7, pc}

08000c78 <LcdWriteCmd>:

void LcdWriteCmd(unsigned short data)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	4603      	mov	r3, r0
 8000c80:	80fb      	strh	r3, [r7, #6]
	// Translate upper 4 nibbles to PB10, PB4, PB5 and PB3
	LcdPortPinConvert(data);
 8000c82:	88fb      	ldrh	r3, [r7, #6]
 8000c84:	4618      	mov	r0, r3
 8000c86:	f000 f8d3 	bl	8000e30 <LcdPortPinConvert>
	HAL_GPIO_WritePin(GPIOA,LCD_RS,GPIO_PIN_RESET);		// clear RS, Low is for Cmd
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c94:	f003 f9f4 	bl	8004080 <HAL_GPIO_WritePin>
	LcdStrobe();
 8000c98:	f7ff ffd6 	bl	8000c48 <LcdStrobe>

	data = (data << 4) & 0x00F0;						// load lower nibbles
 8000c9c:	88fb      	ldrh	r3, [r7, #6]
 8000c9e:	011b      	lsls	r3, r3, #4
 8000ca0:	b29b      	uxth	r3, r3
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	80fb      	strh	r3, [r7, #6]
	// Translate upper 4 nibbles to PB10, PB4, PB5 and PB3
	LcdPortPinConvert(data);
 8000ca6:	88fb      	ldrh	r3, [r7, #6]
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f000 f8c1 	bl	8000e30 <LcdPortPinConvert>
	HAL_GPIO_WritePin(GPIOA,LCD_RS,GPIO_PIN_RESET);		// clear RS, Low is for Cmd
 8000cae:	2200      	movs	r2, #0
 8000cb0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000cb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cb8:	f003 f9e2 	bl	8004080 <HAL_GPIO_WritePin>
	LcdStrobe();
 8000cbc:	f7ff ffc4 	bl	8000c48 <LcdStrobe>
	HAL_Delay(0.1);
 8000cc0:	2000      	movs	r0, #0
 8000cc2:	f001 f929 	bl	8001f18 <HAL_Delay>
}
 8000cc6:	bf00      	nop
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <LcdWriteData>:

void LcdWriteData(unsigned short data)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	b082      	sub	sp, #8
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	80fb      	strh	r3, [r7, #6]
	// Translate upper 4 nibbles to PB10, PB4, PB5 and PB3
	LcdPortPinConvert(data);
 8000cd8:	88fb      	ldrh	r3, [r7, #6]
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f000 f8a8 	bl	8000e30 <LcdPortPinConvert>
	HAL_GPIO_WritePin(GPIOA,LCD_RS,GPIO_PIN_SET);		// clear RS, high is for Data
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ce6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cea:	f003 f9c9 	bl	8004080 <HAL_GPIO_WritePin>
	LcdStrobe();
 8000cee:	f7ff ffab 	bl	8000c48 <LcdStrobe>

	data = (data << 4) & 0x00F0;						// load lower nibbles
 8000cf2:	88fb      	ldrh	r3, [r7, #6]
 8000cf4:	011b      	lsls	r3, r3, #4
 8000cf6:	b29b      	uxth	r3, r3
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	80fb      	strh	r3, [r7, #6]
	// Translate upper 4 nibbles to PB10, PB4, PB5 and PB3
	LcdPortPinConvert(data);
 8000cfc:	88fb      	ldrh	r3, [r7, #6]
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f000 f896 	bl	8000e30 <LcdPortPinConvert>
	HAL_GPIO_WritePin(GPIOA,LCD_RS,GPIO_PIN_SET);		// clear RS, high is for Data
 8000d04:	2201      	movs	r2, #1
 8000d06:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d0e:	f003 f9b7 	bl	8004080 <HAL_GPIO_WritePin>
	LcdStrobe();
 8000d12:	f7ff ff99 	bl	8000c48 <LcdStrobe>
	HAL_Delay(0.1);
 8000d16:	2000      	movs	r0, #0
 8000d18:	f001 f8fe 	bl	8001f18 <HAL_Delay>
}
 8000d1c:	bf00      	nop
 8000d1e:	3708      	adds	r7, #8
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}

08000d24 <LcdClear>:

void LcdClear()
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
	LcdWriteCmd(0x01);
 8000d28:	2001      	movs	r0, #1
 8000d2a:	f7ff ffa5 	bl	8000c78 <LcdWriteCmd>
	HAL_Delay(5);
 8000d2e:	2005      	movs	r0, #5
 8000d30:	f001 f8f2 	bl	8001f18 <HAL_Delay>
}
 8000d34:	bf00      	nop
 8000d36:	bd80      	pop	{r7, pc}

08000d38 <LcdPutS>:

void LcdPutS(char *s)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
	while (*s)
 8000d40:	e006      	b.n	8000d50 <LcdPutS+0x18>
	  LcdWriteData(*s++);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	1c5a      	adds	r2, r3, #1
 8000d46:	607a      	str	r2, [r7, #4]
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f7ff ffbf 	bl	8000cce <LcdWriteData>
	while (*s)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d1f4      	bne.n	8000d42 <LcdPutS+0xa>
}
 8000d58:	bf00      	nop
 8000d5a:	bf00      	nop
 8000d5c:	3708      	adds	r7, #8
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <LcdGoto>:
	LcdStrobe();
	HAL_Delay(0.1);
}

void LcdGoto(int row, int col)
{
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b084      	sub	sp, #16
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	6078      	str	r0, [r7, #4]
 8000d6a:	6039      	str	r1, [r7, #0]
	char addr;
	if (row == 0)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d101      	bne.n	8000d76 <LcdGoto+0x14>
		addr = 0x00;
 8000d72:	2300      	movs	r3, #0
 8000d74:	73fb      	strb	r3, [r7, #15]
	if (row == 1)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d101      	bne.n	8000d80 <LcdGoto+0x1e>
		addr = 0x40;
 8000d7c:	2340      	movs	r3, #64	@ 0x40
 8000d7e:	73fb      	strb	r3, [r7, #15]

	addr += col;
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	b2da      	uxtb	r2, r3
 8000d84:	7bfb      	ldrb	r3, [r7, #15]
 8000d86:	4413      	add	r3, r2
 8000d88:	73fb      	strb	r3, [r7, #15]
	LcdWriteCmd(0x80 | addr);
 8000d8a:	7bfb      	ldrb	r3, [r7, #15]
 8000d8c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	4618      	mov	r0, r3
 8000d94:	f7ff ff70 	bl	8000c78 <LcdWriteCmd>
}
 8000d98:	bf00      	nop
 8000d9a:	3710      	adds	r7, #16
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <LcdInit>:

void LcdInit()
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
	unsigned short data;

	data = 0x0000;
 8000da6:	2300      	movs	r3, #0
 8000da8:	80fb      	strh	r3, [r7, #6]
	// Translate upper 4 nibbles to PB10, PB4, PB5 and PB3
	LcdPortPinConvert(data);
 8000daa:	88fb      	ldrh	r3, [r7, #6]
 8000dac:	4618      	mov	r0, r3
 8000dae:	f000 f83f 	bl	8000e30 <LcdPortPinConvert>
	HAL_Delay(50);
 8000db2:	2032      	movs	r0, #50	@ 0x32
 8000db4:	f001 f8b0 	bl	8001f18 <HAL_Delay>

	data = 0x0030;
 8000db8:	2330      	movs	r3, #48	@ 0x30
 8000dba:	80fb      	strh	r3, [r7, #6]
	// Translate upper 4 nibbles to PB10, PB4, PB5 and PB3
	LcdPortPinConvert(data);
 8000dbc:	88fb      	ldrh	r3, [r7, #6]
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f000 f836 	bl	8000e30 <LcdPortPinConvert>
	LcdStrobe();
 8000dc4:	f7ff ff40 	bl	8000c48 <LcdStrobe>
	HAL_Delay(30);
 8000dc8:	201e      	movs	r0, #30
 8000dca:	f001 f8a5 	bl	8001f18 <HAL_Delay>
	LcdStrobe();
 8000dce:	f7ff ff3b 	bl	8000c48 <LcdStrobe>
	HAL_Delay(20);
 8000dd2:	2014      	movs	r0, #20
 8000dd4:	f001 f8a0 	bl	8001f18 <HAL_Delay>
	LcdStrobe();
 8000dd8:	f7ff ff36 	bl	8000c48 <LcdStrobe>
	HAL_Delay(20);
 8000ddc:	2014      	movs	r0, #20
 8000dde:	f001 f89b 	bl	8001f18 <HAL_Delay>

	data = 0x0020;
 8000de2:	2320      	movs	r3, #32
 8000de4:	80fb      	strh	r3, [r7, #6]
	// Translate upper 4 nibbles to PB10, PB4, PB5 and PB3
	LcdPortPinConvert(data);
 8000de6:	88fb      	ldrh	r3, [r7, #6]
 8000de8:	4618      	mov	r0, r3
 8000dea:	f000 f821 	bl	8000e30 <LcdPortPinConvert>
	LcdStrobe();
 8000dee:	f7ff ff2b 	bl	8000c48 <LcdStrobe>
	HAL_Delay(5);
 8000df2:	2005      	movs	r0, #5
 8000df4:	f001 f890 	bl	8001f18 <HAL_Delay>
	LcdWriteCmd(0x28);
 8000df8:	2028      	movs	r0, #40	@ 0x28
 8000dfa:	f7ff ff3d 	bl	8000c78 <LcdWriteCmd>
	HAL_Delay(5);
 8000dfe:	2005      	movs	r0, #5
 8000e00:	f001 f88a 	bl	8001f18 <HAL_Delay>
	LcdWriteCmd(0x0F);
 8000e04:	200f      	movs	r0, #15
 8000e06:	f7ff ff37 	bl	8000c78 <LcdWriteCmd>
	HAL_Delay(5);
 8000e0a:	2005      	movs	r0, #5
 8000e0c:	f001 f884 	bl	8001f18 <HAL_Delay>
	LcdWriteCmd(0x01);
 8000e10:	2001      	movs	r0, #1
 8000e12:	f7ff ff31 	bl	8000c78 <LcdWriteCmd>
	HAL_Delay(5);
 8000e16:	2005      	movs	r0, #5
 8000e18:	f001 f87e 	bl	8001f18 <HAL_Delay>
	LcdWriteCmd(0x06);
 8000e1c:	2006      	movs	r0, #6
 8000e1e:	f7ff ff2b 	bl	8000c78 <LcdWriteCmd>
	HAL_Delay(5);
 8000e22:	2005      	movs	r0, #5
 8000e24:	f001 f878 	bl	8001f18 <HAL_Delay>

}
 8000e28:	bf00      	nop
 8000e2a:	3708      	adds	r7, #8
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <LcdPortPinConvert>:

void LcdPortPinConvert(unsigned short data)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b085      	sub	sp, #20
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	4603      	mov	r3, r0
 8000e38:	80fb      	strh	r3, [r7, #6]
	unsigned short sIndex;

	for (sIndex=0; sIndex<LCD_Interface_No; sIndex++)
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	81fb      	strh	r3, [r7, #14]
 8000e3e:	e021      	b.n	8000e84 <LcdPortPinConvert+0x54>
	{
		if (data & LCDpinMapBoard[sIndex])
 8000e40:	89fb      	ldrh	r3, [r7, #14]
 8000e42:	4a15      	ldr	r2, [pc, #84]	@ (8000e98 <LcdPortPinConvert+0x68>)
 8000e44:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000e48:	88fb      	ldrh	r3, [r7, #6]
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	b29b      	uxth	r3, r3
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d00a      	beq.n	8000e68 <LcdPortPinConvert+0x38>
			GPIOB->ODR |= LCDpinMapLCM[sIndex];
 8000e52:	4b12      	ldr	r3, [pc, #72]	@ (8000e9c <LcdPortPinConvert+0x6c>)
 8000e54:	695b      	ldr	r3, [r3, #20]
 8000e56:	89fa      	ldrh	r2, [r7, #14]
 8000e58:	4911      	ldr	r1, [pc, #68]	@ (8000ea0 <LcdPortPinConvert+0x70>)
 8000e5a:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000e5e:	4611      	mov	r1, r2
 8000e60:	4a0e      	ldr	r2, [pc, #56]	@ (8000e9c <LcdPortPinConvert+0x6c>)
 8000e62:	430b      	orrs	r3, r1
 8000e64:	6153      	str	r3, [r2, #20]
 8000e66:	e00a      	b.n	8000e7e <LcdPortPinConvert+0x4e>
		else
			GPIOB->ODR &= ~LCDpinMapLCM[sIndex];
 8000e68:	4b0c      	ldr	r3, [pc, #48]	@ (8000e9c <LcdPortPinConvert+0x6c>)
 8000e6a:	695b      	ldr	r3, [r3, #20]
 8000e6c:	89fa      	ldrh	r2, [r7, #14]
 8000e6e:	490c      	ldr	r1, [pc, #48]	@ (8000ea0 <LcdPortPinConvert+0x70>)
 8000e70:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000e74:	43d2      	mvns	r2, r2
 8000e76:	4611      	mov	r1, r2
 8000e78:	4a08      	ldr	r2, [pc, #32]	@ (8000e9c <LcdPortPinConvert+0x6c>)
 8000e7a:	400b      	ands	r3, r1
 8000e7c:	6153      	str	r3, [r2, #20]
	for (sIndex=0; sIndex<LCD_Interface_No; sIndex++)
 8000e7e:	89fb      	ldrh	r3, [r7, #14]
 8000e80:	3301      	adds	r3, #1
 8000e82:	81fb      	strh	r3, [r7, #14]
 8000e84:	89fb      	ldrh	r3, [r7, #14]
 8000e86:	2b03      	cmp	r3, #3
 8000e88:	d9da      	bls.n	8000e40 <LcdPortPinConvert+0x10>
	}
}
 8000e8a:	bf00      	nop
 8000e8c:	bf00      	nop
 8000e8e:	3714      	adds	r7, #20
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr
 8000e98:	0800a5e8 	.word	0x0800a5e8
 8000e9c:	48000400 	.word	0x48000400
 8000ea0:	0800a5f0 	.word	0x0800a5f0

08000ea4 <TIMER2_HANDLE>:
#define _TIMER_C

#include "TIMER.h"

void TIMER2_HANDLE(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
	unsigned short sIndex;
	//__disable_irq();

	for (sIndex=0; sIndex<NUMBER_OF_TIMERS; sIndex++)
 8000eaa:	2300      	movs	r3, #0
 8000eac:	80fb      	strh	r3, [r7, #6]
 8000eae:	e011      	b.n	8000ed4 <TIMER2_HANDLE+0x30>
	{
		if (sTimer[sIndex] != 0)
 8000eb0:	88fb      	ldrh	r3, [r7, #6]
 8000eb2:	4a0d      	ldr	r2, [pc, #52]	@ (8000ee8 <TIMER2_HANDLE+0x44>)
 8000eb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d008      	beq.n	8000ece <TIMER2_HANDLE+0x2a>
			sTimer[sIndex]--;
 8000ebc:	88fb      	ldrh	r3, [r7, #6]
 8000ebe:	4a0a      	ldr	r2, [pc, #40]	@ (8000ee8 <TIMER2_HANDLE+0x44>)
 8000ec0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000ec4:	3a01      	subs	r2, #1
 8000ec6:	b291      	uxth	r1, r2
 8000ec8:	4a07      	ldr	r2, [pc, #28]	@ (8000ee8 <TIMER2_HANDLE+0x44>)
 8000eca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (sIndex=0; sIndex<NUMBER_OF_TIMERS; sIndex++)
 8000ece:	88fb      	ldrh	r3, [r7, #6]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	80fb      	strh	r3, [r7, #6]
 8000ed4:	88fb      	ldrh	r3, [r7, #6]
 8000ed6:	2b03      	cmp	r3, #3
 8000ed8:	d9ea      	bls.n	8000eb0 <TIMER2_HANDLE+0xc>
	}
	//__enable_irq();
}
 8000eda:	bf00      	nop
 8000edc:	bf00      	nop
 8000ede:	370c      	adds	r7, #12
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr
 8000ee8:	200001f0 	.word	0x200001f0

08000eec <HAL_ADC_ConvCpltCallback>:
static void SetDutyCycles(uint16_t dutyA, uint16_t dutyB, uint16_t dutyC);
static void Recalculate_Update_Time(float mv_input, uint16_t *update_time, int *dtheta);

// ADC conversion completion interrupt
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc1A)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  // ADC_HandleTypeDef *hadcA = hadc1;
  flags |= ADC_EOC;
 8000ef4:	4b06      	ldr	r3, [pc, #24]	@ (8000f10 <HAL_ADC_ConvCpltCallback+0x24>)
 8000ef6:	881b      	ldrh	r3, [r3, #0]
 8000ef8:	f043 0301 	orr.w	r3, r3, #1
 8000efc:	b29a      	uxth	r2, r3
 8000efe:	4b04      	ldr	r3, [pc, #16]	@ (8000f10 <HAL_ADC_ConvCpltCallback+0x24>)
 8000f00:	801a      	strh	r2, [r3, #0]
  HAL_ADC_Stop_IT(hadc1A);
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f001 fcee 	bl	80028e4 <HAL_ADC_Stop_IT>
}
 8000f08:	bf00      	nop
 8000f0a:	3708      	adds	r7, #8
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	200001f8 	.word	0x200001f8

08000f14 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  TIMER2_HANDLE();
 8000f1c:	f7ff ffc2 	bl	8000ea4 <TIMER2_HANDLE>
}
 8000f20:	bf00      	nop
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <main>:

int main(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b090      	sub	sp, #64	@ 0x40
 8000f2c:	af00      	add	r7, sp, #0
  HAL_Init();
 8000f2e:	f000 ff7e 	bl	8001e2e <HAL_Init>
  SystemClock_Config();
 8000f32:	f000 fab5 	bl	80014a0 <SystemClock_Config>
  MX_GPIO_Init();
 8000f36:	f000 fc91 	bl	800185c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000f3a:	f000 fb03 	bl	8001544 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000f3e:	f000 fb79 	bl	8001634 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000f42:	f000 fc3d 	bl	80017c0 <MX_TIM2_Init>
  HAL_TIM_MspPostInit(&htim1);
 8000f46:	4892      	ldr	r0, [pc, #584]	@ (8001190 <main+0x268>)
 8000f48:	f000 fdc2 	bl	8001ad0 <HAL_TIM_MspPostInit>

  LcdInit();
 8000f4c:	f7ff ff28 	bl	8000da0 <LcdInit>
  LcdClear();
 8000f50:	f7ff fee8 	bl	8000d24 <LcdClear>
  LcdPutS("Voltmeter INT");
 8000f54:	488f      	ldr	r0, [pc, #572]	@ (8001194 <main+0x26c>)
 8000f56:	f7ff feef 	bl	8000d38 <LcdPutS>
  LcdGoto(1, 7);
 8000f5a:	2107      	movs	r1, #7
 8000f5c:	2001      	movs	r0, #1
 8000f5e:	f7ff ff00 	bl	8000d62 <LcdGoto>
  LcdPutS("mV");
 8000f62:	488d      	ldr	r0, [pc, #564]	@ (8001198 <main+0x270>)
 8000f64:	f7ff fee8 	bl	8000d38 <LcdPutS>
  LcdWriteCmd(0x0C);
 8000f68:	200c      	movs	r0, #12
 8000f6a:	f7ff fe85 	bl	8000c78 <LcdWriteCmd>

  HAL_ADC_Init(&hadc1);
 8000f6e:	488b      	ldr	r0, [pc, #556]	@ (800119c <main+0x274>)
 8000f70:	f001 fa3a 	bl	80023e8 <HAL_ADC_Init>
  HAL_ADC_Start_IT(&hadc1);
 8000f74:	4889      	ldr	r0, [pc, #548]	@ (800119c <main+0x274>)
 8000f76:	f001 fb87 	bl	8002688 <HAL_ADC_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8000f7a:	4889      	ldr	r0, [pc, #548]	@ (80011a0 <main+0x278>)
 8000f7c:	f004 fbd8 	bl	8005730 <HAL_TIM_Base_Start_IT>

  htim1.Instance->BDTR |= TIM_BDTR_MOE;
 8000f80:	4b83      	ldr	r3, [pc, #524]	@ (8001190 <main+0x268>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000f86:	4b82      	ldr	r3, [pc, #520]	@ (8001190 <main+0x268>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000f8e:	645a      	str	r2, [r3, #68]	@ 0x44

  uint32_t adcResult;
  char buff[10];
  float mv;

  for(int i=0;i<360;i++){
 8000f90:	2300      	movs	r3, #0
 8000f92:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000f94:	e056      	b.n	8001044 <main+0x11c>
    cos_table[i] = cosf((float)i * M_PI / 180.0f);
 8000f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000f98:	ee07 3a90 	vmov	s15, r3
 8000f9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fa0:	ee17 0a90 	vmov	r0, s15
 8000fa4:	f7ff fad0 	bl	8000548 <__aeabi_f2d>
 8000fa8:	a377      	add	r3, pc, #476	@ (adr r3, 8001188 <main+0x260>)
 8000faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fae:	f7ff fb23 	bl	80005f8 <__aeabi_dmul>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	4610      	mov	r0, r2
 8000fb8:	4619      	mov	r1, r3
 8000fba:	f04f 0200 	mov.w	r2, #0
 8000fbe:	4b79      	ldr	r3, [pc, #484]	@ (80011a4 <main+0x27c>)
 8000fc0:	f7ff fc44 	bl	800084c <__aeabi_ddiv>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	4610      	mov	r0, r2
 8000fca:	4619      	mov	r1, r3
 8000fcc:	f7ff fdec 	bl	8000ba8 <__aeabi_d2f>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	ee00 3a10 	vmov	s0, r3
 8000fd6:	f008 fd1b 	bl	8009a10 <cosf>
 8000fda:	eef0 7a40 	vmov.f32	s15, s0
 8000fde:	4a72      	ldr	r2, [pc, #456]	@ (80011a8 <main+0x280>)
 8000fe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000fe2:	009b      	lsls	r3, r3, #2
 8000fe4:	4413      	add	r3, r2
 8000fe6:	edc3 7a00 	vstr	s15, [r3]
    sin_table[i] = sinf((float)i * M_PI / 180.0f);
 8000fea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000fec:	ee07 3a90 	vmov	s15, r3
 8000ff0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ff4:	ee17 0a90 	vmov	r0, s15
 8000ff8:	f7ff faa6 	bl	8000548 <__aeabi_f2d>
 8000ffc:	a362      	add	r3, pc, #392	@ (adr r3, 8001188 <main+0x260>)
 8000ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001002:	f7ff faf9 	bl	80005f8 <__aeabi_dmul>
 8001006:	4602      	mov	r2, r0
 8001008:	460b      	mov	r3, r1
 800100a:	4610      	mov	r0, r2
 800100c:	4619      	mov	r1, r3
 800100e:	f04f 0200 	mov.w	r2, #0
 8001012:	4b64      	ldr	r3, [pc, #400]	@ (80011a4 <main+0x27c>)
 8001014:	f7ff fc1a 	bl	800084c <__aeabi_ddiv>
 8001018:	4602      	mov	r2, r0
 800101a:	460b      	mov	r3, r1
 800101c:	4610      	mov	r0, r2
 800101e:	4619      	mov	r1, r3
 8001020:	f7ff fdc2 	bl	8000ba8 <__aeabi_d2f>
 8001024:	4603      	mov	r3, r0
 8001026:	ee00 3a10 	vmov	s0, r3
 800102a:	f008 fd35 	bl	8009a98 <sinf>
 800102e:	eef0 7a40 	vmov.f32	s15, s0
 8001032:	4a5e      	ldr	r2, [pc, #376]	@ (80011ac <main+0x284>)
 8001034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	4413      	add	r3, r2
 800103a:	edc3 7a00 	vstr	s15, [r3]
  for(int i=0;i<360;i++){
 800103e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001040:	3301      	adds	r3, #1
 8001042:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001046:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 800104a:	dba4      	blt.n	8000f96 <main+0x6e>
  }

  const uint32_t channels[3] = {TIM_CHANNEL_1, TIM_CHANNEL_2, TIM_CHANNEL_3};
 800104c:	4a58      	ldr	r2, [pc, #352]	@ (80011b0 <main+0x288>)
 800104e:	f107 0310 	add.w	r3, r7, #16
 8001052:	ca07      	ldmia	r2, {r0, r1, r2}
 8001054:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  for (int i = 0; i < 3; ++i)
 8001058:	2300      	movs	r3, #0
 800105a:	637b      	str	r3, [r7, #52]	@ 0x34
 800105c:	e011      	b.n	8001082 <main+0x15a>
  {
    uint32_t ch = channels[i];
 800105e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	3340      	adds	r3, #64	@ 0x40
 8001064:	443b      	add	r3, r7
 8001066:	f853 3c30 	ldr.w	r3, [r3, #-48]
 800106a:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_TIM_PWM_Start(&htim1, ch);
 800106c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800106e:	4848      	ldr	r0, [pc, #288]	@ (8001190 <main+0x268>)
 8001070:	f004 fc30 	bl	80058d4 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1, ch);
 8001074:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001076:	4846      	ldr	r0, [pc, #280]	@ (8001190 <main+0x268>)
 8001078:	f005 fc7c 	bl	8006974 <HAL_TIMEx_PWMN_Start>
  for (int i = 0; i < 3; ++i)
 800107c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800107e:	3301      	adds	r3, #1
 8001080:	637b      	str	r3, [r7, #52]	@ 0x34
 8001082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001084:	2b02      	cmp	r3, #2
 8001086:	ddea      	ble.n	800105e <main+0x136>
  }

  int dtheta = MIN_DTHETA;
 8001088:	2305      	movs	r3, #5
 800108a:	60fb      	str	r3, [r7, #12]
  int theta = 0.0f;
 800108c:	2300      	movs	r3, #0
 800108e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint16_t dutyA, dutyB, dutyC;
  uint16_t update_time = 1000;
 8001090:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001094:	80bb      	strh	r3, [r7, #4]

  while (1)
  {
    if (sTimer[RECALCULATE_PWM_UPDATE_TIMER] == 0)
 8001096:	4b47      	ldr	r3, [pc, #284]	@ (80011b4 <main+0x28c>)
 8001098:	885b      	ldrh	r3, [r3, #2]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d10b      	bne.n	80010b6 <main+0x18e>
    {
      Recalculate_Update_Time(mv, &update_time, &dtheta);
 800109e:	f107 020c 	add.w	r2, r7, #12
 80010a2:	1d3b      	adds	r3, r7, #4
 80010a4:	4611      	mov	r1, r2
 80010a6:	4618      	mov	r0, r3
 80010a8:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 80010ac:	f000 f9ac 	bl	8001408 <Recalculate_Update_Time>
      sTimer[RECALCULATE_PWM_UPDATE_TIMER] = RECALCULATE_PWM_UPDATE_TIME;
 80010b0:	4b40      	ldr	r3, [pc, #256]	@ (80011b4 <main+0x28c>)
 80010b2:	2264      	movs	r2, #100	@ 0x64
 80010b4:	805a      	strh	r2, [r3, #2]
    }

    if (sTimer[UPDATE_PWM_TIMER] == 0)
 80010b6:	4b3f      	ldr	r3, [pc, #252]	@ (80011b4 <main+0x28c>)
 80010b8:	881b      	ldrh	r3, [r3, #0]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d124      	bne.n	8001108 <main+0x1e0>
    {
      theta += dtheta;
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80010c2:	4413      	add	r3, r2
 80010c4:	633b      	str	r3, [r7, #48]	@ 0x30
      theta %= 360;
 80010c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010c8:	4a3b      	ldr	r2, [pc, #236]	@ (80011b8 <main+0x290>)
 80010ca:	fb82 1203 	smull	r1, r2, r2, r3
 80010ce:	441a      	add	r2, r3
 80010d0:	1211      	asrs	r1, r2, #8
 80010d2:	17da      	asrs	r2, r3, #31
 80010d4:	1a8a      	subs	r2, r1, r2
 80010d6:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 80010da:	fb01 f202 	mul.w	r2, r1, r2
 80010de:	1a9b      	subs	r3, r3, r2
 80010e0:	633b      	str	r3, [r7, #48]	@ 0x30
      ComputeSVPWMDuties(theta, 0.9f, &dutyA, &dutyB, &dutyC);
 80010e2:	1dbb      	adds	r3, r7, #6
 80010e4:	f107 0208 	add.w	r2, r7, #8
 80010e8:	f107 010a 	add.w	r1, r7, #10
 80010ec:	ed9f 0a33 	vldr	s0, [pc, #204]	@ 80011bc <main+0x294>
 80010f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80010f2:	f000 f86d 	bl	80011d0 <ComputeSVPWMDuties>
      SetDutyCycles(dutyA, dutyB, dutyC);
 80010f6:	897b      	ldrh	r3, [r7, #10]
 80010f8:	8939      	ldrh	r1, [r7, #8]
 80010fa:	88fa      	ldrh	r2, [r7, #6]
 80010fc:	4618      	mov	r0, r3
 80010fe:	f000 f92d 	bl	800135c <SetDutyCycles>
      sTimer[UPDATE_PWM_TIMER] = update_time;
 8001102:	88ba      	ldrh	r2, [r7, #4]
 8001104:	4b2b      	ldr	r3, [pc, #172]	@ (80011b4 <main+0x28c>)
 8001106:	801a      	strh	r2, [r3, #0]
    }

    if (flags & ADC_EOC)
 8001108:	4b2d      	ldr	r3, [pc, #180]	@ (80011c0 <main+0x298>)
 800110a:	881b      	ldrh	r3, [r3, #0]
 800110c:	f003 0301 	and.w	r3, r3, #1
 8001110:	2b00      	cmp	r3, #0
 8001112:	d0c0      	beq.n	8001096 <main+0x16e>
    {
      adcResult = HAL_ADC_GetValue(&hadc1);
 8001114:	4821      	ldr	r0, [pc, #132]	@ (800119c <main+0x274>)
 8001116:	f001 fc20 	bl	800295a <HAL_ADC_GetValue>
 800111a:	62f8      	str	r0, [r7, #44]	@ 0x2c
      mv = ((float)adcResult) * 3300.0f / 4095.0f;
 800111c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800111e:	ee07 3a90 	vmov	s15, r3
 8001122:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001126:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80011c4 <main+0x29c>
 800112a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800112e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80011c8 <main+0x2a0>
 8001132:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001136:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

      if (sTimer[UPDATE_LCD_TIMER] == 0) {
 800113a:	4b1e      	ldr	r3, [pc, #120]	@ (80011b4 <main+0x28c>)
 800113c:	88db      	ldrh	r3, [r3, #6]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d115      	bne.n	800116e <main+0x246>
    	  sprintf(buff, "%7.2f", mv);
 8001142:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001144:	f7ff fa00 	bl	8000548 <__aeabi_f2d>
 8001148:	4602      	mov	r2, r0
 800114a:	460b      	mov	r3, r1
 800114c:	f107 001c 	add.w	r0, r7, #28
 8001150:	491e      	ldr	r1, [pc, #120]	@ (80011cc <main+0x2a4>)
 8001152:	f006 fb29 	bl	80077a8 <siprintf>
    	  LcdGoto(1, 0);
 8001156:	2100      	movs	r1, #0
 8001158:	2001      	movs	r0, #1
 800115a:	f7ff fe02 	bl	8000d62 <LcdGoto>
    	  LcdPutS(buff);
 800115e:	f107 031c 	add.w	r3, r7, #28
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff fde8 	bl	8000d38 <LcdPutS>
    	  sTimer[UPDATE_LCD_TIMER] = UPDATE_LCD_TIME;
 8001168:	4b12      	ldr	r3, [pc, #72]	@ (80011b4 <main+0x28c>)
 800116a:	2264      	movs	r2, #100	@ 0x64
 800116c:	80da      	strh	r2, [r3, #6]
      }

      flags &= ~ADC_EOC;
 800116e:	4b14      	ldr	r3, [pc, #80]	@ (80011c0 <main+0x298>)
 8001170:	881b      	ldrh	r3, [r3, #0]
 8001172:	f023 0301 	bic.w	r3, r3, #1
 8001176:	b29a      	uxth	r2, r3
 8001178:	4b11      	ldr	r3, [pc, #68]	@ (80011c0 <main+0x298>)
 800117a:	801a      	strh	r2, [r3, #0]
      HAL_ADC_Start_IT(&hadc1);
 800117c:	4807      	ldr	r0, [pc, #28]	@ (800119c <main+0x274>)
 800117e:	f001 fa83 	bl	8002688 <HAL_ADC_Start_IT>
    if (sTimer[RECALCULATE_PWM_UPDATE_TIMER] == 0)
 8001182:	e788      	b.n	8001096 <main+0x16e>
 8001184:	f3af 8000 	nop.w
 8001188:	54442d18 	.word	0x54442d18
 800118c:	400921fb 	.word	0x400921fb
 8001190:	20000da0 	.word	0x20000da0
 8001194:	0800a5c0 	.word	0x0800a5c0
 8001198:	0800a5d0 	.word	0x0800a5d0
 800119c:	20000d3c 	.word	0x20000d3c
 80011a0:	20000dec 	.word	0x20000dec
 80011a4:	40668000 	.word	0x40668000
 80011a8:	200001fc 	.word	0x200001fc
 80011ac:	2000079c 	.word	0x2000079c
 80011b0:	0800a5dc 	.word	0x0800a5dc
 80011b4:	200001f0 	.word	0x200001f0
 80011b8:	b60b60b7 	.word	0xb60b60b7
 80011bc:	3f666666 	.word	0x3f666666
 80011c0:	200001f8 	.word	0x200001f8
 80011c4:	454e4000 	.word	0x454e4000
 80011c8:	457ff000 	.word	0x457ff000
 80011cc:	0800a5d4 	.word	0x0800a5d4

080011d0 <ComputeSVPWMDuties>:
    }
  }
}

static void ComputeSVPWMDuties(int theta, float magnitude, uint16_t *pdutyA, uint16_t *pdutyB, uint16_t *pdutyC)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08e      	sub	sp, #56	@ 0x38
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6178      	str	r0, [r7, #20]
 80011d8:	ed87 0a04 	vstr	s0, [r7, #16]
 80011dc:	60f9      	str	r1, [r7, #12]
 80011de:	60ba      	str	r2, [r7, #8]
 80011e0:	607b      	str	r3, [r7, #4]
  // Inverse Park to generate alpha and beta components from angle with vd=m, vq=0
  float v_alpha = magnitude * cos_table[theta];
 80011e2:	4a5a      	ldr	r2, [pc, #360]	@ (800134c <ComputeSVPWMDuties+0x17c>)
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	009b      	lsls	r3, r3, #2
 80011e8:	4413      	add	r3, r2
 80011ea:	edd3 7a00 	vldr	s15, [r3]
 80011ee:	ed97 7a04 	vldr	s14, [r7, #16]
 80011f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011f6:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
  float v_beta = magnitude * sin_table[theta];
 80011fa:	4a55      	ldr	r2, [pc, #340]	@ (8001350 <ComputeSVPWMDuties+0x180>)
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	4413      	add	r3, r2
 8001202:	edd3 7a00 	vldr	s15, [r3]
 8001206:	ed97 7a04 	vldr	s14, [r7, #16]
 800120a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800120e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

  // Inverse Clarke to get raw phases
  float va = v_alpha;
 8001212:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001214:	62fb      	str	r3, [r7, #44]	@ 0x2c
  float vb = -0.5f * v_alpha + SQRT3_OVER_2 * v_beta;
 8001216:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800121a:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800121e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001222:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001226:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 8001354 <ComputeSVPWMDuties+0x184>
 800122a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800122e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001232:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
  float vc = -0.5f * v_alpha - SQRT3_OVER_2 * v_beta;
 8001236:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800123a:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800123e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001242:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001246:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8001354 <ComputeSVPWMDuties+0x184>
 800124a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800124e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001252:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

  // shift all three so that the min goes to -1 and max to 1
  float vmax = fmaxf(fmaxf(va, vb), vc);
 8001256:	edd7 0a0a 	vldr	s1, [r7, #40]	@ 0x28
 800125a:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 800125e:	f008 fc61 	bl	8009b24 <fmaxf>
 8001262:	eef0 7a40 	vmov.f32	s15, s0
 8001266:	eef0 0a67 	vmov.f32	s1, s15
 800126a:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 800126e:	f008 fc59 	bl	8009b24 <fmaxf>
 8001272:	ed87 0a08 	vstr	s0, [r7, #32]
  float vmin = fminf(fminf(va, vb), vc);
 8001276:	edd7 0a0a 	vldr	s1, [r7, #40]	@ 0x28
 800127a:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 800127e:	f008 fc6e 	bl	8009b5e <fminf>
 8001282:	eef0 7a40 	vmov.f32	s15, s0
 8001286:	eef0 0a67 	vmov.f32	s1, s15
 800128a:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 800128e:	f008 fc66 	bl	8009b5e <fminf>
 8001292:	ed87 0a07 	vstr	s0, [r7, #28]
  float v0 = 0.5f * (vmax + vmin);
 8001296:	ed97 7a08 	vldr	s14, [r7, #32]
 800129a:	edd7 7a07 	vldr	s15, [r7, #28]
 800129e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012a2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80012a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012aa:	edc7 7a06 	vstr	s15, [r7, #24]
  va -= v0;
 80012ae:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80012b2:	edd7 7a06 	vldr	s15, [r7, #24]
 80012b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012ba:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
  vb -= v0;
 80012be:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80012c2:	edd7 7a06 	vldr	s15, [r7, #24]
 80012c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012ca:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
  vc -= v0;
 80012ce:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80012d2:	edd7 7a06 	vldr	s15, [r7, #24]
 80012d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012da:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

  // Scale [–1, +1] to duty [0, 100]
  // duty = (voltage_fraction + 1)/2 * 100
  *pdutyA = (uint16_t)((va + 1.0f) * 50.0f);
 80012de:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80012e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80012e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012ea:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001358 <ComputeSVPWMDuties+0x188>
 80012ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012f6:	ee17 3a90 	vmov	r3, s15
 80012fa:	b29a      	uxth	r2, r3
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	801a      	strh	r2, [r3, #0]
  *pdutyB = (uint16_t)((vb + 1.0f) * 50.0f);
 8001300:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001304:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001308:	ee77 7a87 	vadd.f32	s15, s15, s14
 800130c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001358 <ComputeSVPWMDuties+0x188>
 8001310:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001314:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001318:	ee17 3a90 	vmov	r3, s15
 800131c:	b29a      	uxth	r2, r3
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	801a      	strh	r2, [r3, #0]
  *pdutyC = (uint16_t)((vc + 1.0f) * 50.0f);
 8001322:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001326:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800132a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800132e:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001358 <ComputeSVPWMDuties+0x188>
 8001332:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001336:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800133a:	ee17 3a90 	vmov	r3, s15
 800133e:	b29a      	uxth	r2, r3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	801a      	strh	r2, [r3, #0]
}
 8001344:	bf00      	nop
 8001346:	3738      	adds	r7, #56	@ 0x38
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	200001fc 	.word	0x200001fc
 8001350:	2000079c 	.word	0x2000079c
 8001354:	3f5db3d7 	.word	0x3f5db3d7
 8001358:	42480000 	.word	0x42480000

0800135c <SetDutyCycles>:

static void SetDutyCycles(uint16_t dutyA_pct, uint16_t dutyB_pct, uint16_t dutyC_pct)
{
 800135c:	b480      	push	{r7}
 800135e:	b087      	sub	sp, #28
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	80fb      	strh	r3, [r7, #6]
 8001366:	460b      	mov	r3, r1
 8001368:	80bb      	strh	r3, [r7, #4]
 800136a:	4613      	mov	r3, r2
 800136c:	807b      	strh	r3, [r7, #2]
  // Read the auto-reload (ARR) so we know full-scale
  uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim1);
 800136e:	4b24      	ldr	r3, [pc, #144]	@ (8001400 <SetDutyCycles+0xa4>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001374:	617b      	str	r3, [r7, #20]

  // Compute compare values
  uint16_t cmpA = (uint16_t)((arr * dutyA_pct) / 100.0f);
 8001376:	88fb      	ldrh	r3, [r7, #6]
 8001378:	697a      	ldr	r2, [r7, #20]
 800137a:	fb02 f303 	mul.w	r3, r2, r3
 800137e:	ee07 3a90 	vmov	s15, r3
 8001382:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001386:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8001404 <SetDutyCycles+0xa8>
 800138a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800138e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001392:	ee17 3a90 	vmov	r3, s15
 8001396:	827b      	strh	r3, [r7, #18]
  uint16_t cmpB = (uint16_t)((arr * dutyB_pct) / 100.0f);
 8001398:	88bb      	ldrh	r3, [r7, #4]
 800139a:	697a      	ldr	r2, [r7, #20]
 800139c:	fb02 f303 	mul.w	r3, r2, r3
 80013a0:	ee07 3a90 	vmov	s15, r3
 80013a4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80013a8:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8001404 <SetDutyCycles+0xa8>
 80013ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013b4:	ee17 3a90 	vmov	r3, s15
 80013b8:	823b      	strh	r3, [r7, #16]
  uint16_t cmpC = (uint16_t)((arr * dutyC_pct) / 100.0f);
 80013ba:	887b      	ldrh	r3, [r7, #2]
 80013bc:	697a      	ldr	r2, [r7, #20]
 80013be:	fb02 f303 	mul.w	r3, r2, r3
 80013c2:	ee07 3a90 	vmov	s15, r3
 80013c6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80013ca:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8001404 <SetDutyCycles+0xa8>
 80013ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013d6:	ee17 3a90 	vmov	r3, s15
 80013da:	81fb      	strh	r3, [r7, #14]

  // Write them into TIM1 channels 1–3
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, cmpA);
 80013dc:	4b08      	ldr	r3, [pc, #32]	@ (8001400 <SetDutyCycles+0xa4>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	8a7a      	ldrh	r2, [r7, #18]
 80013e2:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, cmpB);
 80013e4:	4b06      	ldr	r3, [pc, #24]	@ (8001400 <SetDutyCycles+0xa4>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	8a3a      	ldrh	r2, [r7, #16]
 80013ea:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, cmpC);
 80013ec:	4b04      	ldr	r3, [pc, #16]	@ (8001400 <SetDutyCycles+0xa4>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	89fa      	ldrh	r2, [r7, #14]
 80013f2:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80013f4:	bf00      	nop
 80013f6:	371c      	adds	r7, #28
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	20000da0 	.word	0x20000da0
 8001404:	42c80000 	.word	0x42c80000

08001408 <Recalculate_Update_Time>:

static void Recalculate_Update_Time(float mv_input,
                                    uint16_t *update_time,
                                    int *dtheta)
{
 8001408:	b480      	push	{r7}
 800140a:	b087      	sub	sp, #28
 800140c:	af00      	add	r7, sp, #0
 800140e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001412:	60b8      	str	r0, [r7, #8]
 8001414:	6079      	str	r1, [r7, #4]
  // mv_input clamped from 0 to 3300
  if (mv_input < 0.0f)
 8001416:	edd7 7a03 	vldr	s15, [r7, #12]
 800141a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800141e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001422:	d503      	bpl.n	800142c <Recalculate_Update_Time+0x24>
  {
    mv_input = 0.0f;
 8001424:	f04f 0300 	mov.w	r3, #0
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	e00a      	b.n	8001442 <Recalculate_Update_Time+0x3a>
  }
  else if (mv_input > 3300.0f)
 800142c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001430:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001498 <Recalculate_Update_Time+0x90>
 8001434:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800143c:	dd01      	ble.n	8001442 <Recalculate_Update_Time+0x3a>
    mv_input = 3300.0f;
 800143e:	4b17      	ldr	r3, [pc, #92]	@ (800149c <Recalculate_Update_Time+0x94>)
 8001440:	60fb      	str	r3, [r7, #12]

  // normalize to [0, 1]
  float ratio = mv_input / 3300.0f;
 8001442:	ed97 7a03 	vldr	s14, [r7, #12]
 8001446:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8001498 <Recalculate_Update_Time+0x90>
 800144a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800144e:	edc7 7a05 	vstr	s15, [r7, #20]

  // time is proportionaly to negative mv_input
  *update_time = MAX_T - (uint16_t)(ratio * (MAX_T - MIN_T));
 8001452:	edd7 7a05 	vldr	s15, [r7, #20]
 8001456:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800145a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800145e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001462:	ee17 3a90 	vmov	r3, s15
 8001466:	b29b      	uxth	r3, r3
 8001468:	f1c3 0305 	rsb	r3, r3, #5
 800146c:	b29a      	uxth	r2, r3
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	801a      	strh	r2, [r3, #0]
  // dtheta is proportional to mv_input
  *dtheta = MIN_DTHETA + (int)(ratio * (MAX_DTHETA - MIN_DTHETA));
 8001472:	edd7 7a05 	vldr	s15, [r7, #20]
 8001476:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 800147a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800147e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001482:	ee17 3a90 	vmov	r3, s15
 8001486:	1d5a      	adds	r2, r3, #5
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	601a      	str	r2, [r3, #0]
}
 800148c:	bf00      	nop
 800148e:	371c      	adds	r7, #28
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr
 8001498:	454e4000 	.word	0x454e4000
 800149c:	454e4000 	.word	0x454e4000

080014a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b096      	sub	sp, #88	@ 0x58
 80014a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014a6:	f107 0314 	add.w	r3, r7, #20
 80014aa:	2244      	movs	r2, #68	@ 0x44
 80014ac:	2100      	movs	r1, #0
 80014ae:	4618      	mov	r0, r3
 80014b0:	f006 f9df 	bl	8007872 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014b4:	463b      	mov	r3, r7
 80014b6:	2200      	movs	r2, #0
 80014b8:	601a      	str	r2, [r3, #0]
 80014ba:	605a      	str	r2, [r3, #4]
 80014bc:	609a      	str	r2, [r3, #8]
 80014be:	60da      	str	r2, [r3, #12]
 80014c0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80014c2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80014c6:	f002 fe01 	bl	80040cc <HAL_PWREx_ControlVoltageScaling>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80014d0:	f000 fa1c 	bl	800190c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014d4:	2302      	movs	r3, #2
 80014d6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014dc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014de:	2310      	movs	r3, #16
 80014e0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014e2:	2302      	movs	r3, #2
 80014e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014e6:	2302      	movs	r3, #2
 80014e8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80014ea:	2301      	movs	r3, #1
 80014ec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80014ee:	230a      	movs	r3, #10
 80014f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80014f2:	2307      	movs	r3, #7
 80014f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014f6:	2302      	movs	r3, #2
 80014f8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014fa:	2302      	movs	r3, #2
 80014fc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014fe:	f107 0314 	add.w	r3, r7, #20
 8001502:	4618      	mov	r0, r3
 8001504:	f002 fe38 	bl	8004178 <HAL_RCC_OscConfig>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800150e:	f000 f9fd 	bl	800190c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001512:	230f      	movs	r3, #15
 8001514:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001516:	2303      	movs	r3, #3
 8001518:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800151a:	2300      	movs	r3, #0
 800151c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800151e:	2300      	movs	r3, #0
 8001520:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001522:	2300      	movs	r3, #0
 8001524:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001526:	463b      	mov	r3, r7
 8001528:	2104      	movs	r1, #4
 800152a:	4618      	mov	r0, r3
 800152c:	f003 fa00 	bl	8004930 <HAL_RCC_ClockConfig>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001536:	f000 f9e9 	bl	800190c <Error_Handler>
  }
}
 800153a:	bf00      	nop
 800153c:	3758      	adds	r7, #88	@ 0x58
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
	...

08001544 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b08a      	sub	sp, #40	@ 0x28
 8001548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800154a:	f107 031c 	add.w	r3, r7, #28
 800154e:	2200      	movs	r2, #0
 8001550:	601a      	str	r2, [r3, #0]
 8001552:	605a      	str	r2, [r3, #4]
 8001554:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001556:	1d3b      	adds	r3, r7, #4
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	609a      	str	r2, [r3, #8]
 8001560:	60da      	str	r2, [r3, #12]
 8001562:	611a      	str	r2, [r3, #16]
 8001564:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001566:	4b30      	ldr	r3, [pc, #192]	@ (8001628 <MX_ADC1_Init+0xe4>)
 8001568:	4a30      	ldr	r2, [pc, #192]	@ (800162c <MX_ADC1_Init+0xe8>)
 800156a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800156c:	4b2e      	ldr	r3, [pc, #184]	@ (8001628 <MX_ADC1_Init+0xe4>)
 800156e:	2200      	movs	r2, #0
 8001570:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001572:	4b2d      	ldr	r3, [pc, #180]	@ (8001628 <MX_ADC1_Init+0xe4>)
 8001574:	2200      	movs	r2, #0
 8001576:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001578:	4b2b      	ldr	r3, [pc, #172]	@ (8001628 <MX_ADC1_Init+0xe4>)
 800157a:	2200      	movs	r2, #0
 800157c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800157e:	4b2a      	ldr	r3, [pc, #168]	@ (8001628 <MX_ADC1_Init+0xe4>)
 8001580:	2200      	movs	r2, #0
 8001582:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001584:	4b28      	ldr	r3, [pc, #160]	@ (8001628 <MX_ADC1_Init+0xe4>)
 8001586:	2204      	movs	r2, #4
 8001588:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800158a:	4b27      	ldr	r3, [pc, #156]	@ (8001628 <MX_ADC1_Init+0xe4>)
 800158c:	2200      	movs	r2, #0
 800158e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001590:	4b25      	ldr	r3, [pc, #148]	@ (8001628 <MX_ADC1_Init+0xe4>)
 8001592:	2201      	movs	r2, #1
 8001594:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001596:	4b24      	ldr	r3, [pc, #144]	@ (8001628 <MX_ADC1_Init+0xe4>)
 8001598:	2201      	movs	r2, #1
 800159a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800159c:	4b22      	ldr	r3, [pc, #136]	@ (8001628 <MX_ADC1_Init+0xe4>)
 800159e:	2200      	movs	r2, #0
 80015a0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015a4:	4b20      	ldr	r3, [pc, #128]	@ (8001628 <MX_ADC1_Init+0xe4>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001628 <MX_ADC1_Init+0xe4>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001628 <MX_ADC1_Init+0xe4>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80015b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001628 <MX_ADC1_Init+0xe4>)
 80015ba:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80015be:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80015c0:	4b19      	ldr	r3, [pc, #100]	@ (8001628 <MX_ADC1_Init+0xe4>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015c8:	4817      	ldr	r0, [pc, #92]	@ (8001628 <MX_ADC1_Init+0xe4>)
 80015ca:	f000 ff0d 	bl	80023e8 <HAL_ADC_Init>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80015d4:	f000 f99a 	bl	800190c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80015d8:	2300      	movs	r3, #0
 80015da:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80015dc:	f107 031c 	add.w	r3, r7, #28
 80015e0:	4619      	mov	r1, r3
 80015e2:	4811      	ldr	r0, [pc, #68]	@ (8001628 <MX_ADC1_Init+0xe4>)
 80015e4:	f002 f9e0 	bl	80039a8 <HAL_ADCEx_MultiModeConfigChannel>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80015ee:	f000 f98d 	bl	800190c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80015f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001630 <MX_ADC1_Init+0xec>)
 80015f4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015f6:	2306      	movs	r3, #6
 80015f8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80015fa:	2300      	movs	r3, #0
 80015fc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80015fe:	237f      	movs	r3, #127	@ 0x7f
 8001600:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001602:	2304      	movs	r3, #4
 8001604:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001606:	2300      	movs	r3, #0
 8001608:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800160a:	1d3b      	adds	r3, r7, #4
 800160c:	4619      	mov	r1, r3
 800160e:	4806      	ldr	r0, [pc, #24]	@ (8001628 <MX_ADC1_Init+0xe4>)
 8001610:	f001 fbde 	bl	8002dd0 <HAL_ADC_ConfigChannel>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 800161a:	f000 f977 	bl	800190c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800161e:	bf00      	nop
 8001620:	3728      	adds	r7, #40	@ 0x28
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	20000d3c 	.word	0x20000d3c
 800162c:	50040000 	.word	0x50040000
 8001630:	2a000400 	.word	0x2a000400

08001634 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b09a      	sub	sp, #104	@ 0x68
 8001638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800163a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800163e:	2200      	movs	r2, #0
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	605a      	str	r2, [r3, #4]
 8001644:	609a      	str	r2, [r3, #8]
 8001646:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001648:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	605a      	str	r2, [r3, #4]
 8001652:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001654:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]
 800165e:	609a      	str	r2, [r3, #8]
 8001660:	60da      	str	r2, [r3, #12]
 8001662:	611a      	str	r2, [r3, #16]
 8001664:	615a      	str	r2, [r3, #20]
 8001666:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001668:	1d3b      	adds	r3, r7, #4
 800166a:	222c      	movs	r2, #44	@ 0x2c
 800166c:	2100      	movs	r1, #0
 800166e:	4618      	mov	r0, r3
 8001670:	f006 f8ff 	bl	8007872 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001674:	4b50      	ldr	r3, [pc, #320]	@ (80017b8 <MX_TIM1_Init+0x184>)
 8001676:	4a51      	ldr	r2, [pc, #324]	@ (80017bc <MX_TIM1_Init+0x188>)
 8001678:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 3999;
 800167a:	4b4f      	ldr	r3, [pc, #316]	@ (80017b8 <MX_TIM1_Init+0x184>)
 800167c:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8001680:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8001682:	4b4d      	ldr	r3, [pc, #308]	@ (80017b8 <MX_TIM1_Init+0x184>)
 8001684:	2210      	movs	r2, #16
 8001686:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19;
 8001688:	4b4b      	ldr	r3, [pc, #300]	@ (80017b8 <MX_TIM1_Init+0x184>)
 800168a:	2213      	movs	r2, #19
 800168c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 800168e:	4b4a      	ldr	r3, [pc, #296]	@ (80017b8 <MX_TIM1_Init+0x184>)
 8001690:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001694:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001696:	4b48      	ldr	r3, [pc, #288]	@ (80017b8 <MX_TIM1_Init+0x184>)
 8001698:	2200      	movs	r2, #0
 800169a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800169c:	4b46      	ldr	r3, [pc, #280]	@ (80017b8 <MX_TIM1_Init+0x184>)
 800169e:	2280      	movs	r2, #128	@ 0x80
 80016a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016a2:	4845      	ldr	r0, [pc, #276]	@ (80017b8 <MX_TIM1_Init+0x184>)
 80016a4:	f003 ffec 	bl	8005680 <HAL_TIM_Base_Init>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 80016ae:	f000 f92d 	bl	800190c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016b6:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80016b8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80016bc:	4619      	mov	r1, r3
 80016be:	483e      	ldr	r0, [pc, #248]	@ (80017b8 <MX_TIM1_Init+0x184>)
 80016c0:	f004 fc2a 	bl	8005f18 <HAL_TIM_ConfigClockSource>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 80016ca:	f000 f91f 	bl	800190c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80016ce:	483a      	ldr	r0, [pc, #232]	@ (80017b8 <MX_TIM1_Init+0x184>)
 80016d0:	f004 f89e 	bl	8005810 <HAL_TIM_PWM_Init>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 80016da:	f000 f917 	bl	800190c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016de:	2300      	movs	r3, #0
 80016e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80016e2:	2300      	movs	r3, #0
 80016e4:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016e6:	2300      	movs	r3, #0
 80016e8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016ea:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80016ee:	4619      	mov	r1, r3
 80016f0:	4831      	ldr	r0, [pc, #196]	@ (80017b8 <MX_TIM1_Init+0x184>)
 80016f2:	f005 f9f9 	bl	8006ae8 <HAL_TIMEx_MasterConfigSynchronization>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 80016fc:	f000 f906 	bl	800190c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001700:	2360      	movs	r3, #96	@ 0x60
 8001702:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001704:	2300      	movs	r3, #0
 8001706:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001708:	2300      	movs	r3, #0
 800170a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800170c:	2300      	movs	r3, #0
 800170e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001710:	2300      	movs	r3, #0
 8001712:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001714:	2300      	movs	r3, #0
 8001716:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001718:	2300      	movs	r3, #0
 800171a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800171c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001720:	2200      	movs	r2, #0
 8001722:	4619      	mov	r1, r3
 8001724:	4824      	ldr	r0, [pc, #144]	@ (80017b8 <MX_TIM1_Init+0x184>)
 8001726:	f004 fae3 	bl	8005cf0 <HAL_TIM_PWM_ConfigChannel>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001730:	f000 f8ec 	bl	800190c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001734:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001738:	2204      	movs	r2, #4
 800173a:	4619      	mov	r1, r3
 800173c:	481e      	ldr	r0, [pc, #120]	@ (80017b8 <MX_TIM1_Init+0x184>)
 800173e:	f004 fad7 	bl	8005cf0 <HAL_TIM_PWM_ConfigChannel>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8001748:	f000 f8e0 	bl	800190c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800174c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001750:	2208      	movs	r2, #8
 8001752:	4619      	mov	r1, r3
 8001754:	4818      	ldr	r0, [pc, #96]	@ (80017b8 <MX_TIM1_Init+0x184>)
 8001756:	f004 facb 	bl	8005cf0 <HAL_TIM_PWM_ConfigChannel>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <MX_TIM1_Init+0x130>
  {
    Error_Handler();
 8001760:	f000 f8d4 	bl	800190c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001764:	2300      	movs	r3, #0
 8001766:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001768:	2300      	movs	r3, #0
 800176a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800176c:	2300      	movs	r3, #0
 800176e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 20;
 8001770:	2314      	movs	r3, #20
 8001772:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001774:	2300      	movs	r3, #0
 8001776:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001778:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800177c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800177e:	2300      	movs	r3, #0
 8001780:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001782:	2300      	movs	r3, #0
 8001784:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001786:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800178a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800178c:	2300      	movs	r3, #0
 800178e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8001790:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001794:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001796:	1d3b      	adds	r3, r7, #4
 8001798:	4619      	mov	r1, r3
 800179a:	4807      	ldr	r0, [pc, #28]	@ (80017b8 <MX_TIM1_Init+0x184>)
 800179c:	f005 fa2c 	bl	8006bf8 <HAL_TIMEx_ConfigBreakDeadTime>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <MX_TIM1_Init+0x176>
  {
    Error_Handler();
 80017a6:	f000 f8b1 	bl	800190c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80017aa:	4803      	ldr	r0, [pc, #12]	@ (80017b8 <MX_TIM1_Init+0x184>)
 80017ac:	f000 f990 	bl	8001ad0 <HAL_TIM_MspPostInit>

}
 80017b0:	bf00      	nop
 80017b2:	3768      	adds	r7, #104	@ 0x68
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	20000da0 	.word	0x20000da0
 80017bc:	40012c00 	.word	0x40012c00

080017c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b088      	sub	sp, #32
 80017c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017c6:	f107 0310 	add.w	r3, r7, #16
 80017ca:	2200      	movs	r2, #0
 80017cc:	601a      	str	r2, [r3, #0]
 80017ce:	605a      	str	r2, [r3, #4]
 80017d0:	609a      	str	r2, [r3, #8]
 80017d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017d4:	1d3b      	adds	r3, r7, #4
 80017d6:	2200      	movs	r2, #0
 80017d8:	601a      	str	r2, [r3, #0]
 80017da:	605a      	str	r2, [r3, #4]
 80017dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017de:	4b1e      	ldr	r3, [pc, #120]	@ (8001858 <MX_TIM2_Init+0x98>)
 80017e0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80017e4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3999;
 80017e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001858 <MX_TIM2_Init+0x98>)
 80017e8:	f640 729f 	movw	r2, #3999	@ 0xf9f
 80017ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80017ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001858 <MX_TIM2_Init+0x98>)
 80017f0:	2210      	movs	r2, #16
 80017f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19;
 80017f4:	4b18      	ldr	r3, [pc, #96]	@ (8001858 <MX_TIM2_Init+0x98>)
 80017f6:	2213      	movs	r2, #19
 80017f8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 80017fa:	4b17      	ldr	r3, [pc, #92]	@ (8001858 <MX_TIM2_Init+0x98>)
 80017fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001800:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001802:	4b15      	ldr	r3, [pc, #84]	@ (8001858 <MX_TIM2_Init+0x98>)
 8001804:	2280      	movs	r2, #128	@ 0x80
 8001806:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001808:	4813      	ldr	r0, [pc, #76]	@ (8001858 <MX_TIM2_Init+0x98>)
 800180a:	f003 ff39 	bl	8005680 <HAL_TIM_Base_Init>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001814:	f000 f87a 	bl	800190c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001818:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800181c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800181e:	f107 0310 	add.w	r3, r7, #16
 8001822:	4619      	mov	r1, r3
 8001824:	480c      	ldr	r0, [pc, #48]	@ (8001858 <MX_TIM2_Init+0x98>)
 8001826:	f004 fb77 	bl	8005f18 <HAL_TIM_ConfigClockSource>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001830:	f000 f86c 	bl	800190c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001834:	2300      	movs	r3, #0
 8001836:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001838:	2300      	movs	r3, #0
 800183a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800183c:	1d3b      	adds	r3, r7, #4
 800183e:	4619      	mov	r1, r3
 8001840:	4805      	ldr	r0, [pc, #20]	@ (8001858 <MX_TIM2_Init+0x98>)
 8001842:	f005 f951 	bl	8006ae8 <HAL_TIMEx_MasterConfigSynchronization>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 800184c:	f000 f85e 	bl	800190c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001850:	bf00      	nop
 8001852:	3720      	adds	r7, #32
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	20000dec 	.word	0x20000dec

0800185c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b088      	sub	sp, #32
 8001860:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001862:	f107 030c 	add.w	r3, r7, #12
 8001866:	2200      	movs	r2, #0
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	605a      	str	r2, [r3, #4]
 800186c:	609a      	str	r2, [r3, #8]
 800186e:	60da      	str	r2, [r3, #12]
 8001870:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001872:	4b24      	ldr	r3, [pc, #144]	@ (8001904 <MX_GPIO_Init+0xa8>)
 8001874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001876:	4a23      	ldr	r2, [pc, #140]	@ (8001904 <MX_GPIO_Init+0xa8>)
 8001878:	f043 0301 	orr.w	r3, r3, #1
 800187c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800187e:	4b21      	ldr	r3, [pc, #132]	@ (8001904 <MX_GPIO_Init+0xa8>)
 8001880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001882:	f003 0301 	and.w	r3, r3, #1
 8001886:	60bb      	str	r3, [r7, #8]
 8001888:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800188a:	4b1e      	ldr	r3, [pc, #120]	@ (8001904 <MX_GPIO_Init+0xa8>)
 800188c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800188e:	4a1d      	ldr	r2, [pc, #116]	@ (8001904 <MX_GPIO_Init+0xa8>)
 8001890:	f043 0302 	orr.w	r3, r3, #2
 8001894:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001896:	4b1b      	ldr	r3, [pc, #108]	@ (8001904 <MX_GPIO_Init+0xa8>)
 8001898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800189a:	f003 0302 	and.w	r3, r3, #2
 800189e:	607b      	str	r3, [r7, #4]
 80018a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80018a2:	2200      	movs	r2, #0
 80018a4:	f44f 6187 	mov.w	r1, #1080	@ 0x438
 80018a8:	4817      	ldr	r0, [pc, #92]	@ (8001908 <MX_GPIO_Init+0xac>)
 80018aa:	f002 fbe9 	bl	8004080 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 80018ae:	2200      	movs	r2, #0
 80018b0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80018b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018b8:	f002 fbe2 	bl	8004080 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB10 PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80018bc:	f44f 6387 	mov.w	r3, #1080	@ 0x438
 80018c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c2:	2301      	movs	r3, #1
 80018c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c6:	2300      	movs	r3, #0
 80018c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ca:	2300      	movs	r3, #0
 80018cc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ce:	f107 030c 	add.w	r3, r7, #12
 80018d2:	4619      	mov	r1, r3
 80018d4:	480c      	ldr	r0, [pc, #48]	@ (8001908 <MX_GPIO_Init+0xac>)
 80018d6:	f002 fa29 	bl	8003d2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80018da:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80018de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018e0:	2301      	movs	r3, #1
 80018e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e4:	2300      	movs	r3, #0
 80018e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e8:	2300      	movs	r3, #0
 80018ea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ec:	f107 030c 	add.w	r3, r7, #12
 80018f0:	4619      	mov	r1, r3
 80018f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018f6:	f002 fa19 	bl	8003d2c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80018fa:	bf00      	nop
 80018fc:	3720      	adds	r7, #32
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40021000 	.word	0x40021000
 8001908:	48000400 	.word	0x48000400

0800190c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001910:	b672      	cpsid	i
}
 8001912:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001914:	bf00      	nop
 8001916:	e7fd      	b.n	8001914 <Error_Handler+0x8>

08001918 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800191e:	4b0f      	ldr	r3, [pc, #60]	@ (800195c <HAL_MspInit+0x44>)
 8001920:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001922:	4a0e      	ldr	r2, [pc, #56]	@ (800195c <HAL_MspInit+0x44>)
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	6613      	str	r3, [r2, #96]	@ 0x60
 800192a:	4b0c      	ldr	r3, [pc, #48]	@ (800195c <HAL_MspInit+0x44>)
 800192c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	607b      	str	r3, [r7, #4]
 8001934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001936:	4b09      	ldr	r3, [pc, #36]	@ (800195c <HAL_MspInit+0x44>)
 8001938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800193a:	4a08      	ldr	r2, [pc, #32]	@ (800195c <HAL_MspInit+0x44>)
 800193c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001940:	6593      	str	r3, [r2, #88]	@ 0x58
 8001942:	4b06      	ldr	r3, [pc, #24]	@ (800195c <HAL_MspInit+0x44>)
 8001944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001946:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800194a:	603b      	str	r3, [r7, #0]
 800194c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800194e:	bf00      	nop
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	40021000 	.word	0x40021000

08001960 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b0ac      	sub	sp, #176	@ 0xb0
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001968:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	605a      	str	r2, [r3, #4]
 8001972:	609a      	str	r2, [r3, #8]
 8001974:	60da      	str	r2, [r3, #12]
 8001976:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001978:	f107 0314 	add.w	r3, r7, #20
 800197c:	2288      	movs	r2, #136	@ 0x88
 800197e:	2100      	movs	r1, #0
 8001980:	4618      	mov	r0, r3
 8001982:	f005 ff76 	bl	8007872 <memset>
  if(hadc->Instance==ADC1)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a2b      	ldr	r2, [pc, #172]	@ (8001a38 <HAL_ADC_MspInit+0xd8>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d14f      	bne.n	8001a30 <HAL_ADC_MspInit+0xd0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001990:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001994:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001996:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800199a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800199e:	2302      	movs	r3, #2
 80019a0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80019a2:	2301      	movs	r3, #1
 80019a4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80019a6:	2308      	movs	r3, #8
 80019a8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80019aa:	2307      	movs	r3, #7
 80019ac:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80019ae:	2302      	movs	r3, #2
 80019b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80019b2:	2302      	movs	r3, #2
 80019b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80019b6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80019ba:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019bc:	f107 0314 	add.w	r3, r7, #20
 80019c0:	4618      	mov	r0, r3
 80019c2:	f003 f9a1 	bl	8004d08 <HAL_RCCEx_PeriphCLKConfig>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80019cc:	f7ff ff9e 	bl	800190c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80019d0:	4b1a      	ldr	r3, [pc, #104]	@ (8001a3c <HAL_ADC_MspInit+0xdc>)
 80019d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019d4:	4a19      	ldr	r2, [pc, #100]	@ (8001a3c <HAL_ADC_MspInit+0xdc>)
 80019d6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80019da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019dc:	4b17      	ldr	r3, [pc, #92]	@ (8001a3c <HAL_ADC_MspInit+0xdc>)
 80019de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019e4:	613b      	str	r3, [r7, #16]
 80019e6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e8:	4b14      	ldr	r3, [pc, #80]	@ (8001a3c <HAL_ADC_MspInit+0xdc>)
 80019ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ec:	4a13      	ldr	r2, [pc, #76]	@ (8001a3c <HAL_ADC_MspInit+0xdc>)
 80019ee:	f043 0301 	orr.w	r3, r3, #1
 80019f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019f4:	4b11      	ldr	r3, [pc, #68]	@ (8001a3c <HAL_ADC_MspInit+0xdc>)
 80019f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f8:	f003 0301 	and.w	r3, r3, #1
 80019fc:	60fb      	str	r3, [r7, #12]
 80019fe:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001a00:	2320      	movs	r3, #32
 8001a02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001a06:	230b      	movs	r3, #11
 8001a08:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a12:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a16:	4619      	mov	r1, r3
 8001a18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a1c:	f002 f986 	bl	8003d2c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001a20:	2200      	movs	r2, #0
 8001a22:	2100      	movs	r1, #0
 8001a24:	2012      	movs	r0, #18
 8001a26:	f002 f94a 	bl	8003cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001a2a:	2012      	movs	r0, #18
 8001a2c:	f002 f963 	bl	8003cf6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001a30:	bf00      	nop
 8001a32:	37b0      	adds	r7, #176	@ 0xb0
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	50040000 	.word	0x50040000
 8001a3c:	40021000 	.word	0x40021000

08001a40 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a1e      	ldr	r2, [pc, #120]	@ (8001ac8 <HAL_TIM_Base_MspInit+0x88>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d11c      	bne.n	8001a8c <HAL_TIM_Base_MspInit+0x4c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a52:	4b1e      	ldr	r3, [pc, #120]	@ (8001acc <HAL_TIM_Base_MspInit+0x8c>)
 8001a54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a56:	4a1d      	ldr	r2, [pc, #116]	@ (8001acc <HAL_TIM_Base_MspInit+0x8c>)
 8001a58:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a5c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a5e:	4b1b      	ldr	r3, [pc, #108]	@ (8001acc <HAL_TIM_Base_MspInit+0x8c>)
 8001a60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	2019      	movs	r0, #25
 8001a70:	f002 f925 	bl	8003cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001a74:	2019      	movs	r0, #25
 8001a76:	f002 f93e 	bl	8003cf6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	2100      	movs	r1, #0
 8001a7e:	201a      	movs	r0, #26
 8001a80:	f002 f91d 	bl	8003cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001a84:	201a      	movs	r0, #26
 8001a86:	f002 f936 	bl	8003cf6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001a8a:	e018      	b.n	8001abe <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM2)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a94:	d113      	bne.n	8001abe <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a96:	4b0d      	ldr	r3, [pc, #52]	@ (8001acc <HAL_TIM_Base_MspInit+0x8c>)
 8001a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a9a:	4a0c      	ldr	r2, [pc, #48]	@ (8001acc <HAL_TIM_Base_MspInit+0x8c>)
 8001a9c:	f043 0301 	orr.w	r3, r3, #1
 8001aa0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8001acc <HAL_TIM_Base_MspInit+0x8c>)
 8001aa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aa6:	f003 0301 	and.w	r3, r3, #1
 8001aaa:	60bb      	str	r3, [r7, #8]
 8001aac:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001aae:	2200      	movs	r2, #0
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	201c      	movs	r0, #28
 8001ab4:	f002 f903 	bl	8003cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ab8:	201c      	movs	r0, #28
 8001aba:	f002 f91c 	bl	8003cf6 <HAL_NVIC_EnableIRQ>
}
 8001abe:	bf00      	nop
 8001ac0:	3710      	adds	r7, #16
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	40012c00 	.word	0x40012c00
 8001acc:	40021000 	.word	0x40021000

08001ad0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b08a      	sub	sp, #40	@ 0x28
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad8:	f107 0314 	add.w	r3, r7, #20
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	605a      	str	r2, [r3, #4]
 8001ae2:	609a      	str	r2, [r3, #8]
 8001ae4:	60da      	str	r2, [r3, #12]
 8001ae6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a20      	ldr	r2, [pc, #128]	@ (8001b70 <HAL_TIM_MspPostInit+0xa0>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d139      	bne.n	8001b66 <HAL_TIM_MspPostInit+0x96>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001af2:	4b20      	ldr	r3, [pc, #128]	@ (8001b74 <HAL_TIM_MspPostInit+0xa4>)
 8001af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af6:	4a1f      	ldr	r2, [pc, #124]	@ (8001b74 <HAL_TIM_MspPostInit+0xa4>)
 8001af8:	f043 0301 	orr.w	r3, r3, #1
 8001afc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001afe:	4b1d      	ldr	r3, [pc, #116]	@ (8001b74 <HAL_TIM_MspPostInit+0xa4>)
 8001b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b02:	f003 0301 	and.w	r3, r3, #1
 8001b06:	613b      	str	r3, [r7, #16]
 8001b08:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b0a:	4b1a      	ldr	r3, [pc, #104]	@ (8001b74 <HAL_TIM_MspPostInit+0xa4>)
 8001b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b0e:	4a19      	ldr	r2, [pc, #100]	@ (8001b74 <HAL_TIM_MspPostInit+0xa4>)
 8001b10:	f043 0302 	orr.w	r3, r3, #2
 8001b14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b16:	4b17      	ldr	r3, [pc, #92]	@ (8001b74 <HAL_TIM_MspPostInit+0xa4>)
 8001b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b1a:	f003 0302 	and.w	r3, r3, #2
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	68fb      	ldr	r3, [r7, #12]
    PB1     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001b22:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8001b26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b30:	2300      	movs	r3, #0
 8001b32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001b34:	2301      	movs	r3, #1
 8001b36:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b38:	f107 0314 	add.w	r3, r7, #20
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b42:	f002 f8f3 	bl	8003d2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001b46:	2303      	movs	r3, #3
 8001b48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b52:	2300      	movs	r3, #0
 8001b54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001b56:	2301      	movs	r3, #1
 8001b58:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b5a:	f107 0314 	add.w	r3, r7, #20
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4805      	ldr	r0, [pc, #20]	@ (8001b78 <HAL_TIM_MspPostInit+0xa8>)
 8001b62:	f002 f8e3 	bl	8003d2c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001b66:	bf00      	nop
 8001b68:	3728      	adds	r7, #40	@ 0x28
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	40012c00 	.word	0x40012c00
 8001b74:	40021000 	.word	0x40021000
 8001b78:	48000400 	.word	0x48000400

08001b7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b80:	bf00      	nop
 8001b82:	e7fd      	b.n	8001b80 <NMI_Handler+0x4>

08001b84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b88:	bf00      	nop
 8001b8a:	e7fd      	b.n	8001b88 <HardFault_Handler+0x4>

08001b8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b90:	bf00      	nop
 8001b92:	e7fd      	b.n	8001b90 <MemManage_Handler+0x4>

08001b94 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b98:	bf00      	nop
 8001b9a:	e7fd      	b.n	8001b98 <BusFault_Handler+0x4>

08001b9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ba0:	bf00      	nop
 8001ba2:	e7fd      	b.n	8001ba0 <UsageFault_Handler+0x4>

08001ba4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ba8:	bf00      	nop
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr

08001bb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bb2:	b480      	push	{r7}
 8001bb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bb6:	bf00      	nop
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr

08001bc0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bc4:	bf00      	nop
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bd2:	f000 f981 	bl	8001ed8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bd6:	bf00      	nop
 8001bd8:	bd80      	pop	{r7, pc}
	...

08001bdc <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001be0:	4802      	ldr	r0, [pc, #8]	@ (8001bec <ADC1_2_IRQHandler+0x10>)
 8001be2:	f000 fec7 	bl	8002974 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001be6:	bf00      	nop
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	20000d3c 	.word	0x20000d3c

08001bf0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001bf4:	4802      	ldr	r0, [pc, #8]	@ (8001c00 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001bf6:	f003 ff73 	bl	8005ae0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001bfa:	bf00      	nop
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	20000da0 	.word	0x20000da0

08001c04 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c08:	4802      	ldr	r0, [pc, #8]	@ (8001c14 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001c0a:	f003 ff69 	bl	8005ae0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001c0e:	bf00      	nop
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	20000da0 	.word	0x20000da0

08001c18 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c1c:	4802      	ldr	r0, [pc, #8]	@ (8001c28 <TIM2_IRQHandler+0x10>)
 8001c1e:	f003 ff5f 	bl	8005ae0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	20000dec 	.word	0x20000dec

08001c2c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  return 1;
 8001c30:	2301      	movs	r3, #1
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr

08001c3c <_kill>:

int _kill(int pid, int sig)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c46:	f005 fe67 	bl	8007918 <__errno>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2216      	movs	r2, #22
 8001c4e:	601a      	str	r2, [r3, #0]
  return -1;
 8001c50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3708      	adds	r7, #8
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}

08001c5c <_exit>:

void _exit (int status)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c64:	f04f 31ff 	mov.w	r1, #4294967295
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	f7ff ffe7 	bl	8001c3c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c6e:	bf00      	nop
 8001c70:	e7fd      	b.n	8001c6e <_exit+0x12>

08001c72 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b086      	sub	sp, #24
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	60f8      	str	r0, [r7, #12]
 8001c7a:	60b9      	str	r1, [r7, #8]
 8001c7c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c7e:	2300      	movs	r3, #0
 8001c80:	617b      	str	r3, [r7, #20]
 8001c82:	e00a      	b.n	8001c9a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c84:	f3af 8000 	nop.w
 8001c88:	4601      	mov	r1, r0
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	1c5a      	adds	r2, r3, #1
 8001c8e:	60ba      	str	r2, [r7, #8]
 8001c90:	b2ca      	uxtb	r2, r1
 8001c92:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	3301      	adds	r3, #1
 8001c98:	617b      	str	r3, [r7, #20]
 8001c9a:	697a      	ldr	r2, [r7, #20]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	dbf0      	blt.n	8001c84 <_read+0x12>
  }

  return len;
 8001ca2:	687b      	ldr	r3, [r7, #4]
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3718      	adds	r7, #24
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}

08001cac <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cb8:	2300      	movs	r3, #0
 8001cba:	617b      	str	r3, [r7, #20]
 8001cbc:	e009      	b.n	8001cd2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	1c5a      	adds	r2, r3, #1
 8001cc2:	60ba      	str	r2, [r7, #8]
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	3301      	adds	r3, #1
 8001cd0:	617b      	str	r3, [r7, #20]
 8001cd2:	697a      	ldr	r2, [r7, #20]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	dbf1      	blt.n	8001cbe <_write+0x12>
  }
  return len;
 8001cda:	687b      	ldr	r3, [r7, #4]
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3718      	adds	r7, #24
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <_close>:

int _close(int file)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001cec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d0c:	605a      	str	r2, [r3, #4]
  return 0;
 8001d0e:	2300      	movs	r3, #0
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	370c      	adds	r7, #12
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr

08001d1c <_isatty>:

int _isatty(int file)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d24:	2301      	movs	r3, #1
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr

08001d32 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d32:	b480      	push	{r7}
 8001d34:	b085      	sub	sp, #20
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	60f8      	str	r0, [r7, #12]
 8001d3a:	60b9      	str	r1, [r7, #8]
 8001d3c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d3e:	2300      	movs	r3, #0
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3714      	adds	r7, #20
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b086      	sub	sp, #24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d54:	4a14      	ldr	r2, [pc, #80]	@ (8001da8 <_sbrk+0x5c>)
 8001d56:	4b15      	ldr	r3, [pc, #84]	@ (8001dac <_sbrk+0x60>)
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d60:	4b13      	ldr	r3, [pc, #76]	@ (8001db0 <_sbrk+0x64>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d102      	bne.n	8001d6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d68:	4b11      	ldr	r3, [pc, #68]	@ (8001db0 <_sbrk+0x64>)
 8001d6a:	4a12      	ldr	r2, [pc, #72]	@ (8001db4 <_sbrk+0x68>)
 8001d6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d6e:	4b10      	ldr	r3, [pc, #64]	@ (8001db0 <_sbrk+0x64>)
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4413      	add	r3, r2
 8001d76:	693a      	ldr	r2, [r7, #16]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d207      	bcs.n	8001d8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d7c:	f005 fdcc 	bl	8007918 <__errno>
 8001d80:	4603      	mov	r3, r0
 8001d82:	220c      	movs	r2, #12
 8001d84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d86:	f04f 33ff 	mov.w	r3, #4294967295
 8001d8a:	e009      	b.n	8001da0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d8c:	4b08      	ldr	r3, [pc, #32]	@ (8001db0 <_sbrk+0x64>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d92:	4b07      	ldr	r3, [pc, #28]	@ (8001db0 <_sbrk+0x64>)
 8001d94:	681a      	ldr	r2, [r3, #0]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4413      	add	r3, r2
 8001d9a:	4a05      	ldr	r2, [pc, #20]	@ (8001db0 <_sbrk+0x64>)
 8001d9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3718      	adds	r7, #24
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	20018000 	.word	0x20018000
 8001dac:	00000400 	.word	0x00000400
 8001db0:	20000e38 	.word	0x20000e38
 8001db4:	20000f90 	.word	0x20000f90

08001db8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001dbc:	4b06      	ldr	r3, [pc, #24]	@ (8001dd8 <SystemInit+0x20>)
 8001dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dc2:	4a05      	ldr	r2, [pc, #20]	@ (8001dd8 <SystemInit+0x20>)
 8001dc4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001dc8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001dcc:	bf00      	nop
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	e000ed00 	.word	0xe000ed00

08001ddc <Reset_Handler>:
 8001ddc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e14 <LoopForever+0x2>
 8001de0:	f7ff ffea 	bl	8001db8 <SystemInit>
 8001de4:	480c      	ldr	r0, [pc, #48]	@ (8001e18 <LoopForever+0x6>)
 8001de6:	490d      	ldr	r1, [pc, #52]	@ (8001e1c <LoopForever+0xa>)
 8001de8:	4a0d      	ldr	r2, [pc, #52]	@ (8001e20 <LoopForever+0xe>)
 8001dea:	2300      	movs	r3, #0
 8001dec:	e002      	b.n	8001df4 <LoopCopyDataInit>

08001dee <CopyDataInit>:
 8001dee:	58d4      	ldr	r4, [r2, r3]
 8001df0:	50c4      	str	r4, [r0, r3]
 8001df2:	3304      	adds	r3, #4

08001df4 <LoopCopyDataInit>:
 8001df4:	18c4      	adds	r4, r0, r3
 8001df6:	428c      	cmp	r4, r1
 8001df8:	d3f9      	bcc.n	8001dee <CopyDataInit>
 8001dfa:	4a0a      	ldr	r2, [pc, #40]	@ (8001e24 <LoopForever+0x12>)
 8001dfc:	4c0a      	ldr	r4, [pc, #40]	@ (8001e28 <LoopForever+0x16>)
 8001dfe:	2300      	movs	r3, #0
 8001e00:	e001      	b.n	8001e06 <LoopFillZerobss>

08001e02 <FillZerobss>:
 8001e02:	6013      	str	r3, [r2, #0]
 8001e04:	3204      	adds	r2, #4

08001e06 <LoopFillZerobss>:
 8001e06:	42a2      	cmp	r2, r4
 8001e08:	d3fb      	bcc.n	8001e02 <FillZerobss>
 8001e0a:	f005 fd8b 	bl	8007924 <__libc_init_array>
 8001e0e:	f7ff f88b 	bl	8000f28 <main>

08001e12 <LoopForever>:
 8001e12:	e7fe      	b.n	8001e12 <LoopForever>
 8001e14:	20018000 	.word	0x20018000
 8001e18:	20000000 	.word	0x20000000
 8001e1c:	200001d4 	.word	0x200001d4
 8001e20:	0800ad8c 	.word	0x0800ad8c
 8001e24:	200001d4 	.word	0x200001d4
 8001e28:	20000f8c 	.word	0x20000f8c

08001e2c <ADC3_IRQHandler>:
 8001e2c:	e7fe      	b.n	8001e2c <ADC3_IRQHandler>

08001e2e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b082      	sub	sp, #8
 8001e32:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e34:	2300      	movs	r3, #0
 8001e36:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e38:	2003      	movs	r0, #3
 8001e3a:	f001 ff35 	bl	8003ca8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e3e:	200f      	movs	r0, #15
 8001e40:	f000 f80e 	bl	8001e60 <HAL_InitTick>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d002      	beq.n	8001e50 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	71fb      	strb	r3, [r7, #7]
 8001e4e:	e001      	b.n	8001e54 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e50:	f7ff fd62 	bl	8001918 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e54:	79fb      	ldrb	r3, [r7, #7]
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
	...

08001e60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001e6c:	4b17      	ldr	r3, [pc, #92]	@ (8001ecc <HAL_InitTick+0x6c>)
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d023      	beq.n	8001ebc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001e74:	4b16      	ldr	r3, [pc, #88]	@ (8001ed0 <HAL_InitTick+0x70>)
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	4b14      	ldr	r3, [pc, #80]	@ (8001ecc <HAL_InitTick+0x6c>)
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e82:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f001 ff41 	bl	8003d12 <HAL_SYSTICK_Config>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d10f      	bne.n	8001eb6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2b0f      	cmp	r3, #15
 8001e9a:	d809      	bhi.n	8001eb0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	6879      	ldr	r1, [r7, #4]
 8001ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea4:	f001 ff0b 	bl	8003cbe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ea8:	4a0a      	ldr	r2, [pc, #40]	@ (8001ed4 <HAL_InitTick+0x74>)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6013      	str	r3, [r2, #0]
 8001eae:	e007      	b.n	8001ec0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	73fb      	strb	r3, [r7, #15]
 8001eb4:	e004      	b.n	8001ec0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	73fb      	strb	r3, [r7, #15]
 8001eba:	e001      	b.n	8001ec0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	20000008 	.word	0x20000008
 8001ed0:	20000000 	.word	0x20000000
 8001ed4:	20000004 	.word	0x20000004

08001ed8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001edc:	4b06      	ldr	r3, [pc, #24]	@ (8001ef8 <HAL_IncTick+0x20>)
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	4b06      	ldr	r3, [pc, #24]	@ (8001efc <HAL_IncTick+0x24>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4413      	add	r3, r2
 8001ee8:	4a04      	ldr	r2, [pc, #16]	@ (8001efc <HAL_IncTick+0x24>)
 8001eea:	6013      	str	r3, [r2, #0]
}
 8001eec:	bf00      	nop
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	20000008 	.word	0x20000008
 8001efc:	20000e3c 	.word	0x20000e3c

08001f00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  return uwTick;
 8001f04:	4b03      	ldr	r3, [pc, #12]	@ (8001f14 <HAL_GetTick+0x14>)
 8001f06:	681b      	ldr	r3, [r3, #0]
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	20000e3c 	.word	0x20000e3c

08001f18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f20:	f7ff ffee 	bl	8001f00 <HAL_GetTick>
 8001f24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f30:	d005      	beq.n	8001f3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001f32:	4b0a      	ldr	r3, [pc, #40]	@ (8001f5c <HAL_Delay+0x44>)
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	461a      	mov	r2, r3
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f3e:	bf00      	nop
 8001f40:	f7ff ffde 	bl	8001f00 <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	68fa      	ldr	r2, [r7, #12]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d8f7      	bhi.n	8001f40 <HAL_Delay+0x28>
  {
  }
}
 8001f50:	bf00      	nop
 8001f52:	bf00      	nop
 8001f54:	3710      	adds	r7, #16
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	20000008 	.word	0x20000008

08001f60 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	431a      	orrs	r2, r3
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	609a      	str	r2, [r3, #8]
}
 8001f7a:	bf00      	nop
 8001f7c:	370c      	adds	r7, #12
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr

08001f86 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001f86:	b480      	push	{r7}
 8001f88:	b083      	sub	sp, #12
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	6078      	str	r0, [r7, #4]
 8001f8e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	431a      	orrs	r2, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	609a      	str	r2, [r3, #8]
}
 8001fa0:	bf00      	nop
 8001fa2:	370c      	adds	r7, #12
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b087      	sub	sp, #28
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	60f8      	str	r0, [r7, #12]
 8001fd0:	60b9      	str	r1, [r7, #8]
 8001fd2:	607a      	str	r2, [r7, #4]
 8001fd4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	3360      	adds	r3, #96	@ 0x60
 8001fda:	461a      	mov	r2, r3
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	4413      	add	r3, r2
 8001fe2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	4b08      	ldr	r3, [pc, #32]	@ (800200c <LL_ADC_SetOffset+0x44>)
 8001fea:	4013      	ands	r3, r2
 8001fec:	687a      	ldr	r2, [r7, #4]
 8001fee:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001ff2:	683a      	ldr	r2, [r7, #0]
 8001ff4:	430a      	orrs	r2, r1
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002000:	bf00      	nop
 8002002:	371c      	adds	r7, #28
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr
 800200c:	03fff000 	.word	0x03fff000

08002010 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002010:	b480      	push	{r7}
 8002012:	b085      	sub	sp, #20
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	3360      	adds	r3, #96	@ 0x60
 800201e:	461a      	mov	r2, r3
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	4413      	add	r3, r2
 8002026:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002030:	4618      	mov	r0, r3
 8002032:	3714      	adds	r7, #20
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr

0800203c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800203c:	b480      	push	{r7}
 800203e:	b087      	sub	sp, #28
 8002040:	af00      	add	r7, sp, #0
 8002042:	60f8      	str	r0, [r7, #12]
 8002044:	60b9      	str	r1, [r7, #8]
 8002046:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	3360      	adds	r3, #96	@ 0x60
 800204c:	461a      	mov	r2, r3
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	009b      	lsls	r3, r3, #2
 8002052:	4413      	add	r3, r2
 8002054:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	431a      	orrs	r2, r3
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002066:	bf00      	nop
 8002068:	371c      	adds	r7, #28
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr

08002072 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002072:	b480      	push	{r7}
 8002074:	b083      	sub	sp, #12
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	68db      	ldr	r3, [r3, #12]
 800207e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002082:	2b00      	cmp	r3, #0
 8002084:	d101      	bne.n	800208a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002086:	2301      	movs	r3, #1
 8002088:	e000      	b.n	800208c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800208a:	2300      	movs	r3, #0
}
 800208c:	4618      	mov	r0, r3
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002098:	b480      	push	{r7}
 800209a:	b087      	sub	sp, #28
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	3330      	adds	r3, #48	@ 0x30
 80020a8:	461a      	mov	r2, r3
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	0a1b      	lsrs	r3, r3, #8
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	f003 030c 	and.w	r3, r3, #12
 80020b4:	4413      	add	r3, r2
 80020b6:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	f003 031f 	and.w	r3, r3, #31
 80020c2:	211f      	movs	r1, #31
 80020c4:	fa01 f303 	lsl.w	r3, r1, r3
 80020c8:	43db      	mvns	r3, r3
 80020ca:	401a      	ands	r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	0e9b      	lsrs	r3, r3, #26
 80020d0:	f003 011f 	and.w	r1, r3, #31
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	f003 031f 	and.w	r3, r3, #31
 80020da:	fa01 f303 	lsl.w	r3, r1, r3
 80020de:	431a      	orrs	r2, r3
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80020e4:	bf00      	nop
 80020e6:	371c      	adds	r7, #28
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020fc:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d101      	bne.n	8002108 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002104:	2301      	movs	r3, #1
 8002106:	e000      	b.n	800210a <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002108:	2300      	movs	r3, #0
}
 800210a:	4618      	mov	r0, r3
 800210c:	370c      	adds	r7, #12
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr

08002116 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002116:	b480      	push	{r7}
 8002118:	b087      	sub	sp, #28
 800211a:	af00      	add	r7, sp, #0
 800211c:	60f8      	str	r0, [r7, #12]
 800211e:	60b9      	str	r1, [r7, #8]
 8002120:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	3314      	adds	r3, #20
 8002126:	461a      	mov	r2, r3
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	0e5b      	lsrs	r3, r3, #25
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	f003 0304 	and.w	r3, r3, #4
 8002132:	4413      	add	r3, r2
 8002134:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	0d1b      	lsrs	r3, r3, #20
 800213e:	f003 031f 	and.w	r3, r3, #31
 8002142:	2107      	movs	r1, #7
 8002144:	fa01 f303 	lsl.w	r3, r1, r3
 8002148:	43db      	mvns	r3, r3
 800214a:	401a      	ands	r2, r3
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	0d1b      	lsrs	r3, r3, #20
 8002150:	f003 031f 	and.w	r3, r3, #31
 8002154:	6879      	ldr	r1, [r7, #4]
 8002156:	fa01 f303 	lsl.w	r3, r1, r3
 800215a:	431a      	orrs	r2, r3
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002160:	bf00      	nop
 8002162:	371c      	adds	r7, #28
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002184:	43db      	mvns	r3, r3
 8002186:	401a      	ands	r2, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f003 0318 	and.w	r3, r3, #24
 800218e:	4908      	ldr	r1, [pc, #32]	@ (80021b0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002190:	40d9      	lsrs	r1, r3
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	400b      	ands	r3, r1
 8002196:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800219a:	431a      	orrs	r2, r3
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80021a2:	bf00      	nop
 80021a4:	3714      	adds	r7, #20
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	0007ffff 	.word	0x0007ffff

080021b4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f003 031f 	and.w	r3, r3, #31
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80021fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	6093      	str	r3, [r2, #8]
}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002220:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002224:	d101      	bne.n	800222a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002226:	2301      	movs	r3, #1
 8002228:	e000      	b.n	800222c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800222a:	2300      	movs	r3, #0
}
 800222c:	4618      	mov	r0, r3
 800222e:	370c      	adds	r7, #12
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr

08002238 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002248:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800224c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002254:	bf00      	nop
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002270:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002274:	d101      	bne.n	800227a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002276:	2301      	movs	r3, #1
 8002278:	e000      	b.n	800227c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800227a:	2300      	movs	r3, #0
}
 800227c:	4618      	mov	r0, r3
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002298:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800229c:	f043 0201 	orr.w	r2, r3, #1
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80022a4:	bf00      	nop
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80022c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80022c4:	f043 0202 	orr.w	r2, r3, #2
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80022cc:	bf00      	nop
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	f003 0301 	and.w	r3, r3, #1
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d101      	bne.n	80022f0 <LL_ADC_IsEnabled+0x18>
 80022ec:	2301      	movs	r3, #1
 80022ee:	e000      	b.n	80022f2 <LL_ADC_IsEnabled+0x1a>
 80022f0:	2300      	movs	r3, #0
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr

080022fe <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80022fe:	b480      	push	{r7}
 8002300:	b083      	sub	sp, #12
 8002302:	af00      	add	r7, sp, #0
 8002304:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	2b02      	cmp	r3, #2
 8002310:	d101      	bne.n	8002316 <LL_ADC_IsDisableOngoing+0x18>
 8002312:	2301      	movs	r3, #1
 8002314:	e000      	b.n	8002318 <LL_ADC_IsDisableOngoing+0x1a>
 8002316:	2300      	movs	r3, #0
}
 8002318:	4618      	mov	r0, r3
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002334:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002338:	f043 0204 	orr.w	r2, r3, #4
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002340:	bf00      	nop
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800235c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002360:	f043 0210 	orr.w	r2, r3, #16
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002368:	bf00      	nop
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f003 0304 	and.w	r3, r3, #4
 8002384:	2b04      	cmp	r3, #4
 8002386:	d101      	bne.n	800238c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002388:	2301      	movs	r3, #1
 800238a:	e000      	b.n	800238e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr

0800239a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800239a:	b480      	push	{r7}
 800239c:	b083      	sub	sp, #12
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80023aa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80023ae:	f043 0220 	orr.w	r2, r3, #32
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80023b6:	bf00      	nop
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr

080023c2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80023c2:	b480      	push	{r7}
 80023c4:	b083      	sub	sp, #12
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	f003 0308 	and.w	r3, r3, #8
 80023d2:	2b08      	cmp	r3, #8
 80023d4:	d101      	bne.n	80023da <LL_ADC_INJ_IsConversionOngoing+0x18>
 80023d6:	2301      	movs	r3, #1
 80023d8:	e000      	b.n	80023dc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80023da:	2300      	movs	r3, #0
}
 80023dc:	4618      	mov	r0, r3
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023e8:	b590      	push	{r4, r7, lr}
 80023ea:	b089      	sub	sp, #36	@ 0x24
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023f0:	2300      	movs	r3, #0
 80023f2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80023f4:	2300      	movs	r3, #0
 80023f6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d101      	bne.n	8002402 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e130      	b.n	8002664 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	691b      	ldr	r3, [r3, #16]
 8002406:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800240c:	2b00      	cmp	r3, #0
 800240e:	d109      	bne.n	8002424 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f7ff faa5 	bl	8001960 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2200      	movs	r2, #0
 8002420:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4618      	mov	r0, r3
 800242a:	f7ff fef1 	bl	8002210 <LL_ADC_IsDeepPowerDownEnabled>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d004      	beq.n	800243e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff fed7 	bl	80021ec <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4618      	mov	r0, r3
 8002444:	f7ff ff0c 	bl	8002260 <LL_ADC_IsInternalRegulatorEnabled>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d115      	bne.n	800247a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4618      	mov	r0, r3
 8002454:	f7ff fef0 	bl	8002238 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002458:	4b84      	ldr	r3, [pc, #528]	@ (800266c <HAL_ADC_Init+0x284>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	099b      	lsrs	r3, r3, #6
 800245e:	4a84      	ldr	r2, [pc, #528]	@ (8002670 <HAL_ADC_Init+0x288>)
 8002460:	fba2 2303 	umull	r2, r3, r2, r3
 8002464:	099b      	lsrs	r3, r3, #6
 8002466:	3301      	adds	r3, #1
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800246c:	e002      	b.n	8002474 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	3b01      	subs	r3, #1
 8002472:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d1f9      	bne.n	800246e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4618      	mov	r0, r3
 8002480:	f7ff feee 	bl	8002260 <LL_ADC_IsInternalRegulatorEnabled>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d10d      	bne.n	80024a6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800248e:	f043 0210 	orr.w	r2, r3, #16
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800249a:	f043 0201 	orr.w	r2, r3, #1
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff ff62 	bl	8002374 <LL_ADC_REG_IsConversionOngoing>
 80024b0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024b6:	f003 0310 	and.w	r3, r3, #16
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	f040 80c9 	bne.w	8002652 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	f040 80c5 	bne.w	8002652 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024cc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80024d0:	f043 0202 	orr.w	r2, r3, #2
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4618      	mov	r0, r3
 80024de:	f7ff fefb 	bl	80022d8 <LL_ADC_IsEnabled>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d115      	bne.n	8002514 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024e8:	4862      	ldr	r0, [pc, #392]	@ (8002674 <HAL_ADC_Init+0x28c>)
 80024ea:	f7ff fef5 	bl	80022d8 <LL_ADC_IsEnabled>
 80024ee:	4604      	mov	r4, r0
 80024f0:	4861      	ldr	r0, [pc, #388]	@ (8002678 <HAL_ADC_Init+0x290>)
 80024f2:	f7ff fef1 	bl	80022d8 <LL_ADC_IsEnabled>
 80024f6:	4603      	mov	r3, r0
 80024f8:	431c      	orrs	r4, r3
 80024fa:	4860      	ldr	r0, [pc, #384]	@ (800267c <HAL_ADC_Init+0x294>)
 80024fc:	f7ff feec 	bl	80022d8 <LL_ADC_IsEnabled>
 8002500:	4603      	mov	r3, r0
 8002502:	4323      	orrs	r3, r4
 8002504:	2b00      	cmp	r3, #0
 8002506:	d105      	bne.n	8002514 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	4619      	mov	r1, r3
 800250e:	485c      	ldr	r0, [pc, #368]	@ (8002680 <HAL_ADC_Init+0x298>)
 8002510:	f7ff fd26 	bl	8001f60 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	7e5b      	ldrb	r3, [r3, #25]
 8002518:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800251e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002524:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800252a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002532:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002534:	4313      	orrs	r3, r2
 8002536:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800253e:	2b01      	cmp	r3, #1
 8002540:	d106      	bne.n	8002550 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002546:	3b01      	subs	r3, #1
 8002548:	045b      	lsls	r3, r3, #17
 800254a:	69ba      	ldr	r2, [r7, #24]
 800254c:	4313      	orrs	r3, r2
 800254e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002554:	2b00      	cmp	r3, #0
 8002556:	d009      	beq.n	800256c <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800255c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002564:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	4313      	orrs	r3, r2
 800256a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	68da      	ldr	r2, [r3, #12]
 8002572:	4b44      	ldr	r3, [pc, #272]	@ (8002684 <HAL_ADC_Init+0x29c>)
 8002574:	4013      	ands	r3, r2
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	6812      	ldr	r2, [r2, #0]
 800257a:	69b9      	ldr	r1, [r7, #24]
 800257c:	430b      	orrs	r3, r1
 800257e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4618      	mov	r0, r3
 8002586:	f7ff ff1c 	bl	80023c2 <LL_ADC_INJ_IsConversionOngoing>
 800258a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d13d      	bne.n	800260e <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d13a      	bne.n	800260e <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800259c:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80025a4:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80025a6:	4313      	orrs	r3, r2
 80025a8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80025b4:	f023 0302 	bic.w	r3, r3, #2
 80025b8:	687a      	ldr	r2, [r7, #4]
 80025ba:	6812      	ldr	r2, [r2, #0]
 80025bc:	69b9      	ldr	r1, [r7, #24]
 80025be:	430b      	orrs	r3, r1
 80025c0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d118      	bne.n	80025fe <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	691b      	ldr	r3, [r3, #16]
 80025d2:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80025d6:	f023 0304 	bic.w	r3, r3, #4
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80025e2:	4311      	orrs	r1, r2
 80025e4:	687a      	ldr	r2, [r7, #4]
 80025e6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80025e8:	4311      	orrs	r1, r2
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80025ee:	430a      	orrs	r2, r1
 80025f0:	431a      	orrs	r2, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f042 0201 	orr.w	r2, r2, #1
 80025fa:	611a      	str	r2, [r3, #16]
 80025fc:	e007      	b.n	800260e <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	691a      	ldr	r2, [r3, #16]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f022 0201 	bic.w	r2, r2, #1
 800260c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	691b      	ldr	r3, [r3, #16]
 8002612:	2b01      	cmp	r3, #1
 8002614:	d10c      	bne.n	8002630 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261c:	f023 010f 	bic.w	r1, r3, #15
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	69db      	ldr	r3, [r3, #28]
 8002624:	1e5a      	subs	r2, r3, #1
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	430a      	orrs	r2, r1
 800262c:	631a      	str	r2, [r3, #48]	@ 0x30
 800262e:	e007      	b.n	8002640 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f022 020f 	bic.w	r2, r2, #15
 800263e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002644:	f023 0303 	bic.w	r3, r3, #3
 8002648:	f043 0201 	orr.w	r2, r3, #1
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	655a      	str	r2, [r3, #84]	@ 0x54
 8002650:	e007      	b.n	8002662 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002656:	f043 0210 	orr.w	r2, r3, #16
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002662:	7ffb      	ldrb	r3, [r7, #31]
}
 8002664:	4618      	mov	r0, r3
 8002666:	3724      	adds	r7, #36	@ 0x24
 8002668:	46bd      	mov	sp, r7
 800266a:	bd90      	pop	{r4, r7, pc}
 800266c:	20000000 	.word	0x20000000
 8002670:	053e2d63 	.word	0x053e2d63
 8002674:	50040000 	.word	0x50040000
 8002678:	50040100 	.word	0x50040100
 800267c:	50040200 	.word	0x50040200
 8002680:	50040300 	.word	0x50040300
 8002684:	fff0c007 	.word	0xfff0c007

08002688 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b086      	sub	sp, #24
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002690:	4891      	ldr	r0, [pc, #580]	@ (80028d8 <HAL_ADC_Start_IT+0x250>)
 8002692:	f7ff fd8f 	bl	80021b4 <LL_ADC_GetMultimode>
 8002696:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4618      	mov	r0, r3
 800269e:	f7ff fe69 	bl	8002374 <LL_ADC_REG_IsConversionOngoing>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	f040 8110 	bne.w	80028ca <HAL_ADC_Start_IT+0x242>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d101      	bne.n	80026b8 <HAL_ADC_Start_IT+0x30>
 80026b4:	2302      	movs	r3, #2
 80026b6:	e10b      	b.n	80028d0 <HAL_ADC_Start_IT+0x248>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f001 f833 	bl	800372c <ADC_Enable>
 80026c6:	4603      	mov	r3, r0
 80026c8:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80026ca:	7dfb      	ldrb	r3, [r7, #23]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	f040 80f7 	bne.w	80028c0 <HAL_ADC_Start_IT+0x238>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026d6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80026da:	f023 0301 	bic.w	r3, r3, #1
 80026de:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a7c      	ldr	r2, [pc, #496]	@ (80028dc <HAL_ADC_Start_IT+0x254>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d002      	beq.n	80026f6 <HAL_ADC_Start_IT+0x6e>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	e000      	b.n	80026f8 <HAL_ADC_Start_IT+0x70>
 80026f6:	4b7a      	ldr	r3, [pc, #488]	@ (80028e0 <HAL_ADC_Start_IT+0x258>)
 80026f8:	687a      	ldr	r2, [r7, #4]
 80026fa:	6812      	ldr	r2, [r2, #0]
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d002      	beq.n	8002706 <HAL_ADC_Start_IT+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d105      	bne.n	8002712 <HAL_ADC_Start_IT+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800270a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002716:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d006      	beq.n	800272c <HAL_ADC_Start_IT+0xa4>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002722:	f023 0206 	bic.w	r2, r3, #6
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	659a      	str	r2, [r3, #88]	@ 0x58
 800272a:	e002      	b.n	8002732 <HAL_ADC_Start_IT+0xaa>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2200      	movs	r2, #0
 8002730:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	221c      	movs	r2, #28
 8002738:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	685a      	ldr	r2, [r3, #4]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f022 021c 	bic.w	r2, r2, #28
 8002750:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	695b      	ldr	r3, [r3, #20]
 8002756:	2b08      	cmp	r3, #8
 8002758:	d108      	bne.n	800276c <HAL_ADC_Start_IT+0xe4>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	685a      	ldr	r2, [r3, #4]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f042 0208 	orr.w	r2, r2, #8
 8002768:	605a      	str	r2, [r3, #4]
          break;
 800276a:	e008      	b.n	800277e <HAL_ADC_Start_IT+0xf6>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	685a      	ldr	r2, [r3, #4]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f042 0204 	orr.w	r2, r2, #4
 800277a:	605a      	str	r2, [r3, #4]
          break;
 800277c:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002782:	2b00      	cmp	r3, #0
 8002784:	d107      	bne.n	8002796 <HAL_ADC_Start_IT+0x10e>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	685a      	ldr	r2, [r3, #4]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f042 0210 	orr.w	r2, r2, #16
 8002794:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a50      	ldr	r2, [pc, #320]	@ (80028dc <HAL_ADC_Start_IT+0x254>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d002      	beq.n	80027a6 <HAL_ADC_Start_IT+0x11e>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	e000      	b.n	80027a8 <HAL_ADC_Start_IT+0x120>
 80027a6:	4b4e      	ldr	r3, [pc, #312]	@ (80028e0 <HAL_ADC_Start_IT+0x258>)
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	6812      	ldr	r2, [r2, #0]
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d008      	beq.n	80027c2 <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d005      	beq.n	80027c2 <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	2b05      	cmp	r3, #5
 80027ba:	d002      	beq.n	80027c2 <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	2b09      	cmp	r3, #9
 80027c0:	d13a      	bne.n	8002838 <HAL_ADC_Start_IT+0x1b0>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d02d      	beq.n	800282c <HAL_ADC_Start_IT+0x1a4>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027d4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80027d8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	695b      	ldr	r3, [r3, #20]
 80027e4:	2b08      	cmp	r3, #8
 80027e6:	d110      	bne.n	800280a <HAL_ADC_Start_IT+0x182>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	685a      	ldr	r2, [r3, #4]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f022 0220 	bic.w	r2, r2, #32
 80027f6:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	685a      	ldr	r2, [r3, #4]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002806:	605a      	str	r2, [r3, #4]
              break;
 8002808:	e010      	b.n	800282c <HAL_ADC_Start_IT+0x1a4>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	685a      	ldr	r2, [r3, #4]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002818:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	685a      	ldr	r2, [r3, #4]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f042 0220 	orr.w	r2, r2, #32
 8002828:	605a      	str	r2, [r3, #4]
              break;
 800282a:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4618      	mov	r0, r3
 8002832:	f7ff fd77 	bl	8002324 <LL_ADC_REG_StartConversion>
 8002836:	e04a      	b.n	80028ce <HAL_ADC_Start_IT+0x246>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800283c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a24      	ldr	r2, [pc, #144]	@ (80028dc <HAL_ADC_Start_IT+0x254>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d002      	beq.n	8002854 <HAL_ADC_Start_IT+0x1cc>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	e000      	b.n	8002856 <HAL_ADC_Start_IT+0x1ce>
 8002854:	4b22      	ldr	r3, [pc, #136]	@ (80028e0 <HAL_ADC_Start_IT+0x258>)
 8002856:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002860:	2b00      	cmp	r3, #0
 8002862:	d034      	beq.n	80028ce <HAL_ADC_Start_IT+0x246>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002868:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800286c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	655a      	str	r2, [r3, #84]	@ 0x54
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	695b      	ldr	r3, [r3, #20]
 8002878:	2b08      	cmp	r3, #8
 800287a:	d110      	bne.n	800289e <HAL_ADC_Start_IT+0x216>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	685a      	ldr	r2, [r3, #4]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f022 0220 	bic.w	r2, r2, #32
 800288a:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	685a      	ldr	r2, [r3, #4]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800289a:	605a      	str	r2, [r3, #4]
              break;
 800289c:	e017      	b.n	80028ce <HAL_ADC_Start_IT+0x246>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	685a      	ldr	r2, [r3, #4]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80028ac:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	685a      	ldr	r2, [r3, #4]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f042 0220 	orr.w	r2, r2, #32
 80028bc:	605a      	str	r2, [r3, #4]
              break;
 80028be:	e006      	b.n	80028ce <HAL_ADC_Start_IT+0x246>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2200      	movs	r2, #0
 80028c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80028c8:	e001      	b.n	80028ce <HAL_ADC_Start_IT+0x246>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80028ca:	2302      	movs	r3, #2
 80028cc:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80028ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3718      	adds	r7, #24
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	50040300 	.word	0x50040300
 80028dc:	50040100 	.word	0x50040100
 80028e0:	50040000 	.word	0x50040000

080028e4 <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d101      	bne.n	80028fa <HAL_ADC_Stop_IT+0x16>
 80028f6:	2302      	movs	r3, #2
 80028f8:	e02b      	b.n	8002952 <HAL_ADC_Stop_IT+0x6e>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2201      	movs	r2, #1
 80028fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002902:	2103      	movs	r1, #3
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f000 fe55 	bl	80035b4 <ADC_ConversionStop>
 800290a:	4603      	mov	r3, r0
 800290c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800290e:	7bfb      	ldrb	r3, [r7, #15]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d119      	bne.n	8002948 <HAL_ADC_Stop_IT+0x64>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	685a      	ldr	r2, [r3, #4]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f022 021c 	bic.w	r2, r2, #28
 8002922:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f000 ff87 	bl	8003838 <ADC_Disable>
 800292a:	4603      	mov	r3, r0
 800292c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800292e:	7bfb      	ldrb	r3, [r7, #15]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d109      	bne.n	8002948 <HAL_ADC_Stop_IT+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002938:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800293c:	f023 0301 	bic.w	r3, r3, #1
 8002940:	f043 0201 	orr.w	r2, r3, #1
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002950:	7bfb      	ldrb	r3, [r7, #15]
}
 8002952:	4618      	mov	r0, r3
 8002954:	3710      	adds	r7, #16
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800295a:	b480      	push	{r7}
 800295c:	b083      	sub	sp, #12
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002968:	4618      	mov	r0, r3
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr

08002974 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b08a      	sub	sp, #40	@ 0x28
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800297c:	2300      	movs	r3, #0
 800297e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002990:	4882      	ldr	r0, [pc, #520]	@ (8002b9c <HAL_ADC_IRQHandler+0x228>)
 8002992:	f7ff fc0f 	bl	80021b4 <LL_ADC_GetMultimode>
 8002996:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	f003 0302 	and.w	r3, r3, #2
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d017      	beq.n	80029d2 <HAL_ADC_IRQHandler+0x5e>
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	f003 0302 	and.w	r3, r3, #2
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d012      	beq.n	80029d2 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029b0:	f003 0310 	and.w	r3, r3, #16
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d105      	bne.n	80029c4 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029bc:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80029c4:	6878      	ldr	r0, [r7, #4]
 80029c6:	f000 ffe4 	bl	8003992 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2202      	movs	r2, #2
 80029d0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	f003 0304 	and.w	r3, r3, #4
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d004      	beq.n	80029e6 <HAL_ADC_IRQHandler+0x72>
 80029dc:	69bb      	ldr	r3, [r7, #24]
 80029de:	f003 0304 	and.w	r3, r3, #4
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d10a      	bne.n	80029fc <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	f000 8083 	beq.w	8002af8 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	f003 0308 	and.w	r3, r3, #8
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d07d      	beq.n	8002af8 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a00:	f003 0310 	and.w	r3, r3, #16
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d105      	bne.n	8002a14 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a0c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7ff fb2a 	bl	8002072 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d062      	beq.n	8002aea <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a5d      	ldr	r2, [pc, #372]	@ (8002ba0 <HAL_ADC_IRQHandler+0x22c>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d002      	beq.n	8002a34 <HAL_ADC_IRQHandler+0xc0>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	e000      	b.n	8002a36 <HAL_ADC_IRQHandler+0xc2>
 8002a34:	4b5b      	ldr	r3, [pc, #364]	@ (8002ba4 <HAL_ADC_IRQHandler+0x230>)
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	6812      	ldr	r2, [r2, #0]
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d008      	beq.n	8002a50 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d005      	beq.n	8002a50 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	2b05      	cmp	r3, #5
 8002a48:	d002      	beq.n	8002a50 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	2b09      	cmp	r3, #9
 8002a4e:	d104      	bne.n	8002a5a <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	68db      	ldr	r3, [r3, #12]
 8002a56:	623b      	str	r3, [r7, #32]
 8002a58:	e00c      	b.n	8002a74 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a50      	ldr	r2, [pc, #320]	@ (8002ba0 <HAL_ADC_IRQHandler+0x22c>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d002      	beq.n	8002a6a <HAL_ADC_IRQHandler+0xf6>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	e000      	b.n	8002a6c <HAL_ADC_IRQHandler+0xf8>
 8002a6a:	4b4e      	ldr	r3, [pc, #312]	@ (8002ba4 <HAL_ADC_IRQHandler+0x230>)
 8002a6c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	68db      	ldr	r3, [r3, #12]
 8002a72:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002a74:	6a3b      	ldr	r3, [r7, #32]
 8002a76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d135      	bne.n	8002aea <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0308 	and.w	r3, r3, #8
 8002a88:	2b08      	cmp	r3, #8
 8002a8a:	d12e      	bne.n	8002aea <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7ff fc6f 	bl	8002374 <LL_ADC_REG_IsConversionOngoing>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d11a      	bne.n	8002ad2 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	685a      	ldr	r2, [r3, #4]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f022 020c 	bic.w	r2, r2, #12
 8002aaa:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002abc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d112      	bne.n	8002aea <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ac8:	f043 0201 	orr.w	r2, r3, #1
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	655a      	str	r2, [r3, #84]	@ 0x54
 8002ad0:	e00b      	b.n	8002aea <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ad6:	f043 0210 	orr.w	r2, r3, #16
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ae2:	f043 0201 	orr.w	r2, r3, #1
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f7fe f9fe 	bl	8000eec <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	220c      	movs	r2, #12
 8002af6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002af8:	69fb      	ldr	r3, [r7, #28]
 8002afa:	f003 0320 	and.w	r3, r3, #32
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d004      	beq.n	8002b0c <HAL_ADC_IRQHandler+0x198>
 8002b02:	69bb      	ldr	r3, [r7, #24]
 8002b04:	f003 0320 	and.w	r3, r3, #32
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d10b      	bne.n	8002b24 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	f000 809f 	beq.w	8002c56 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002b18:	69bb      	ldr	r3, [r7, #24]
 8002b1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	f000 8099 	beq.w	8002c56 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b28:	f003 0310 	and.w	r3, r3, #16
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d105      	bne.n	8002b3c <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b34:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4618      	mov	r0, r3
 8002b42:	f7ff fad5 	bl	80020f0 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002b46:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7ff fa90 	bl	8002072 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002b52:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a11      	ldr	r2, [pc, #68]	@ (8002ba0 <HAL_ADC_IRQHandler+0x22c>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d002      	beq.n	8002b64 <HAL_ADC_IRQHandler+0x1f0>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	e000      	b.n	8002b66 <HAL_ADC_IRQHandler+0x1f2>
 8002b64:	4b0f      	ldr	r3, [pc, #60]	@ (8002ba4 <HAL_ADC_IRQHandler+0x230>)
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	6812      	ldr	r2, [r2, #0]
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d008      	beq.n	8002b80 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d005      	beq.n	8002b80 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	2b06      	cmp	r3, #6
 8002b78:	d002      	beq.n	8002b80 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	2b07      	cmp	r3, #7
 8002b7e:	d104      	bne.n	8002b8a <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	68db      	ldr	r3, [r3, #12]
 8002b86:	623b      	str	r3, [r7, #32]
 8002b88:	e013      	b.n	8002bb2 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a04      	ldr	r2, [pc, #16]	@ (8002ba0 <HAL_ADC_IRQHandler+0x22c>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d009      	beq.n	8002ba8 <HAL_ADC_IRQHandler+0x234>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	e007      	b.n	8002baa <HAL_ADC_IRQHandler+0x236>
 8002b9a:	bf00      	nop
 8002b9c:	50040300 	.word	0x50040300
 8002ba0:	50040100 	.word	0x50040100
 8002ba4:	50040000 	.word	0x50040000
 8002ba8:	4b7d      	ldr	r3, [pc, #500]	@ (8002da0 <HAL_ADC_IRQHandler+0x42c>)
 8002baa:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d047      	beq.n	8002c48 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002bb8:	6a3b      	ldr	r3, [r7, #32]
 8002bba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d007      	beq.n	8002bd2 <HAL_ADC_IRQHandler+0x25e>
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d03f      	beq.n	8002c48 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002bc8:	6a3b      	ldr	r3, [r7, #32]
 8002bca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d13a      	bne.n	8002c48 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bdc:	2b40      	cmp	r3, #64	@ 0x40
 8002bde:	d133      	bne.n	8002c48 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002be0:	6a3b      	ldr	r3, [r7, #32]
 8002be2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d12e      	bne.n	8002c48 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7ff fbe7 	bl	80023c2 <LL_ADC_INJ_IsConversionOngoing>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d11a      	bne.n	8002c30 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	685a      	ldr	r2, [r3, #4]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002c08:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c0e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d112      	bne.n	8002c48 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c26:	f043 0201 	orr.w	r2, r3, #1
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	655a      	str	r2, [r3, #84]	@ 0x54
 8002c2e:	e00b      	b.n	8002c48 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c34:	f043 0210 	orr.w	r2, r3, #16
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c40:	f043 0201 	orr.w	r2, r3, #1
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f000 fe7a 	bl	8003942 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2260      	movs	r2, #96	@ 0x60
 8002c54:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d011      	beq.n	8002c84 <HAL_ADC_IRQHandler+0x310>
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d00c      	beq.n	8002c84 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c6e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f000 f896 	bl	8002da8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2280      	movs	r2, #128	@ 0x80
 8002c82:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d012      	beq.n	8002cb4 <HAL_ADC_IRQHandler+0x340>
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d00d      	beq.n	8002cb4 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c9c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	f000 fe60 	bl	800396a <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002cb2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d012      	beq.n	8002ce4 <HAL_ADC_IRQHandler+0x370>
 8002cbe:	69bb      	ldr	r3, [r7, #24]
 8002cc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d00d      	beq.n	8002ce4 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ccc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002cd4:	6878      	ldr	r0, [r7, #4]
 8002cd6:	f000 fe52 	bl	800397e <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ce2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	f003 0310 	and.w	r3, r3, #16
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d036      	beq.n	8002d5c <HAL_ADC_IRQHandler+0x3e8>
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	f003 0310 	and.w	r3, r3, #16
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d031      	beq.n	8002d5c <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d102      	bne.n	8002d06 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8002d00:	2301      	movs	r3, #1
 8002d02:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d04:	e014      	b.n	8002d30 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d008      	beq.n	8002d1e <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002d0c:	4825      	ldr	r0, [pc, #148]	@ (8002da4 <HAL_ADC_IRQHandler+0x430>)
 8002d0e:	f7ff fa5f 	bl	80021d0 <LL_ADC_GetMultiDMATransfer>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d00b      	beq.n	8002d30 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d1c:	e008      	b.n	8002d30 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	f003 0301 	and.w	r3, r3, #1
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d001      	beq.n	8002d30 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d10e      	bne.n	8002d54 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d3a:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d46:	f043 0202 	orr.w	r2, r3, #2
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f000 f834 	bl	8002dbc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	2210      	movs	r2, #16
 8002d5a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d018      	beq.n	8002d98 <HAL_ADC_IRQHandler+0x424>
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d013      	beq.n	8002d98 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d74:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d80:	f043 0208 	orr.w	r2, r3, #8
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d90:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f000 fddf 	bl	8003956 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002d98:	bf00      	nop
 8002d9a:	3728      	adds	r7, #40	@ 0x28
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	50040000 	.word	0x50040000
 8002da4:	50040300 	.word	0x50040300

08002da8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002db0:	bf00      	nop
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002dc4:	bf00      	nop
 8002dc6:	370c      	adds	r7, #12
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b0b6      	sub	sp, #216	@ 0xd8
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002de0:	2300      	movs	r3, #0
 8002de2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d101      	bne.n	8002df2 <HAL_ADC_ConfigChannel+0x22>
 8002dee:	2302      	movs	r3, #2
 8002df0:	e3c9      	b.n	8003586 <HAL_ADC_ConfigChannel+0x7b6>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2201      	movs	r2, #1
 8002df6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7ff fab8 	bl	8002374 <LL_ADC_REG_IsConversionOngoing>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	f040 83aa 	bne.w	8003560 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	2b05      	cmp	r3, #5
 8002e1a:	d824      	bhi.n	8002e66 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	3b02      	subs	r3, #2
 8002e22:	2b03      	cmp	r3, #3
 8002e24:	d81b      	bhi.n	8002e5e <HAL_ADC_ConfigChannel+0x8e>
 8002e26:	a201      	add	r2, pc, #4	@ (adr r2, 8002e2c <HAL_ADC_ConfigChannel+0x5c>)
 8002e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e2c:	08002e3d 	.word	0x08002e3d
 8002e30:	08002e45 	.word	0x08002e45
 8002e34:	08002e4d 	.word	0x08002e4d
 8002e38:	08002e55 	.word	0x08002e55
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002e3c:	230c      	movs	r3, #12
 8002e3e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002e42:	e010      	b.n	8002e66 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002e44:	2312      	movs	r3, #18
 8002e46:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002e4a:	e00c      	b.n	8002e66 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002e4c:	2318      	movs	r3, #24
 8002e4e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002e52:	e008      	b.n	8002e66 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002e54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002e5c:	e003      	b.n	8002e66 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002e5e:	2306      	movs	r3, #6
 8002e60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002e64:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6818      	ldr	r0, [r3, #0]
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	461a      	mov	r2, r3
 8002e70:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002e74:	f7ff f910 	bl	8002098 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7ff fa79 	bl	8002374 <LL_ADC_REG_IsConversionOngoing>
 8002e82:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7ff fa99 	bl	80023c2 <LL_ADC_INJ_IsConversionOngoing>
 8002e90:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e94:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	f040 81a4 	bne.w	80031e6 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e9e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	f040 819f 	bne.w	80031e6 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6818      	ldr	r0, [r3, #0]
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	6819      	ldr	r1, [r3, #0]
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	f7ff f92e 	bl	8002116 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	695a      	ldr	r2, [r3, #20]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	08db      	lsrs	r3, r3, #3
 8002ec6:	f003 0303 	and.w	r3, r3, #3
 8002eca:	005b      	lsls	r3, r3, #1
 8002ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	691b      	ldr	r3, [r3, #16]
 8002ed8:	2b04      	cmp	r3, #4
 8002eda:	d00a      	beq.n	8002ef2 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6818      	ldr	r0, [r3, #0]
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	6919      	ldr	r1, [r3, #16]
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002eec:	f7ff f86c 	bl	8001fc8 <LL_ADC_SetOffset>
 8002ef0:	e179      	b.n	80031e6 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	2100      	movs	r1, #0
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f7ff f889 	bl	8002010 <LL_ADC_GetOffsetChannel>
 8002efe:	4603      	mov	r3, r0
 8002f00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d10a      	bne.n	8002f1e <HAL_ADC_ConfigChannel+0x14e>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	2100      	movs	r1, #0
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f7ff f87e 	bl	8002010 <LL_ADC_GetOffsetChannel>
 8002f14:	4603      	mov	r3, r0
 8002f16:	0e9b      	lsrs	r3, r3, #26
 8002f18:	f003 021f 	and.w	r2, r3, #31
 8002f1c:	e01e      	b.n	8002f5c <HAL_ADC_ConfigChannel+0x18c>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2100      	movs	r1, #0
 8002f24:	4618      	mov	r0, r3
 8002f26:	f7ff f873 	bl	8002010 <LL_ADC_GetOffsetChannel>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f30:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002f34:	fa93 f3a3 	rbit	r3, r3
 8002f38:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002f3c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002f40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002f44:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d101      	bne.n	8002f50 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002f4c:	2320      	movs	r3, #32
 8002f4e:	e004      	b.n	8002f5a <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002f50:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f54:	fab3 f383 	clz	r3, r3
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d105      	bne.n	8002f74 <HAL_ADC_ConfigChannel+0x1a4>
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	0e9b      	lsrs	r3, r3, #26
 8002f6e:	f003 031f 	and.w	r3, r3, #31
 8002f72:	e018      	b.n	8002fa6 <HAL_ADC_ConfigChannel+0x1d6>
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f80:	fa93 f3a3 	rbit	r3, r3
 8002f84:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002f88:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002f8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002f90:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d101      	bne.n	8002f9c <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002f98:	2320      	movs	r3, #32
 8002f9a:	e004      	b.n	8002fa6 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002f9c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002fa0:	fab3 f383 	clz	r3, r3
 8002fa4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d106      	bne.n	8002fb8 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	2100      	movs	r1, #0
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f7ff f842 	bl	800203c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2101      	movs	r1, #1
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f7ff f826 	bl	8002010 <LL_ADC_GetOffsetChannel>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d10a      	bne.n	8002fe4 <HAL_ADC_ConfigChannel+0x214>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	2101      	movs	r1, #1
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f7ff f81b 	bl	8002010 <LL_ADC_GetOffsetChannel>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	0e9b      	lsrs	r3, r3, #26
 8002fde:	f003 021f 	and.w	r2, r3, #31
 8002fe2:	e01e      	b.n	8003022 <HAL_ADC_ConfigChannel+0x252>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	2101      	movs	r1, #1
 8002fea:	4618      	mov	r0, r3
 8002fec:	f7ff f810 	bl	8002010 <LL_ADC_GetOffsetChannel>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002ffa:	fa93 f3a3 	rbit	r3, r3
 8002ffe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003002:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003006:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800300a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800300e:	2b00      	cmp	r3, #0
 8003010:	d101      	bne.n	8003016 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8003012:	2320      	movs	r3, #32
 8003014:	e004      	b.n	8003020 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8003016:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800301a:	fab3 f383 	clz	r3, r3
 800301e:	b2db      	uxtb	r3, r3
 8003020:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800302a:	2b00      	cmp	r3, #0
 800302c:	d105      	bne.n	800303a <HAL_ADC_ConfigChannel+0x26a>
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	0e9b      	lsrs	r3, r3, #26
 8003034:	f003 031f 	and.w	r3, r3, #31
 8003038:	e018      	b.n	800306c <HAL_ADC_ConfigChannel+0x29c>
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003042:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003046:	fa93 f3a3 	rbit	r3, r3
 800304a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800304e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003052:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003056:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800305a:	2b00      	cmp	r3, #0
 800305c:	d101      	bne.n	8003062 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800305e:	2320      	movs	r3, #32
 8003060:	e004      	b.n	800306c <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8003062:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003066:	fab3 f383 	clz	r3, r3
 800306a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800306c:	429a      	cmp	r2, r3
 800306e:	d106      	bne.n	800307e <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2200      	movs	r2, #0
 8003076:	2101      	movs	r1, #1
 8003078:	4618      	mov	r0, r3
 800307a:	f7fe ffdf 	bl	800203c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	2102      	movs	r1, #2
 8003084:	4618      	mov	r0, r3
 8003086:	f7fe ffc3 	bl	8002010 <LL_ADC_GetOffsetChannel>
 800308a:	4603      	mov	r3, r0
 800308c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003090:	2b00      	cmp	r3, #0
 8003092:	d10a      	bne.n	80030aa <HAL_ADC_ConfigChannel+0x2da>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	2102      	movs	r1, #2
 800309a:	4618      	mov	r0, r3
 800309c:	f7fe ffb8 	bl	8002010 <LL_ADC_GetOffsetChannel>
 80030a0:	4603      	mov	r3, r0
 80030a2:	0e9b      	lsrs	r3, r3, #26
 80030a4:	f003 021f 	and.w	r2, r3, #31
 80030a8:	e01e      	b.n	80030e8 <HAL_ADC_ConfigChannel+0x318>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	2102      	movs	r1, #2
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7fe ffad 	bl	8002010 <LL_ADC_GetOffsetChannel>
 80030b6:	4603      	mov	r3, r0
 80030b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80030c0:	fa93 f3a3 	rbit	r3, r3
 80030c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80030c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030cc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80030d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d101      	bne.n	80030dc <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80030d8:	2320      	movs	r3, #32
 80030da:	e004      	b.n	80030e6 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80030dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80030e0:	fab3 f383 	clz	r3, r3
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d105      	bne.n	8003100 <HAL_ADC_ConfigChannel+0x330>
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	0e9b      	lsrs	r3, r3, #26
 80030fa:	f003 031f 	and.w	r3, r3, #31
 80030fe:	e014      	b.n	800312a <HAL_ADC_ConfigChannel+0x35a>
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003106:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003108:	fa93 f3a3 	rbit	r3, r3
 800310c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800310e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003110:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003114:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003118:	2b00      	cmp	r3, #0
 800311a:	d101      	bne.n	8003120 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 800311c:	2320      	movs	r3, #32
 800311e:	e004      	b.n	800312a <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8003120:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003124:	fab3 f383 	clz	r3, r3
 8003128:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800312a:	429a      	cmp	r2, r3
 800312c:	d106      	bne.n	800313c <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	2200      	movs	r2, #0
 8003134:	2102      	movs	r1, #2
 8003136:	4618      	mov	r0, r3
 8003138:	f7fe ff80 	bl	800203c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2103      	movs	r1, #3
 8003142:	4618      	mov	r0, r3
 8003144:	f7fe ff64 	bl	8002010 <LL_ADC_GetOffsetChannel>
 8003148:	4603      	mov	r3, r0
 800314a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800314e:	2b00      	cmp	r3, #0
 8003150:	d10a      	bne.n	8003168 <HAL_ADC_ConfigChannel+0x398>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	2103      	movs	r1, #3
 8003158:	4618      	mov	r0, r3
 800315a:	f7fe ff59 	bl	8002010 <LL_ADC_GetOffsetChannel>
 800315e:	4603      	mov	r3, r0
 8003160:	0e9b      	lsrs	r3, r3, #26
 8003162:	f003 021f 	and.w	r2, r3, #31
 8003166:	e017      	b.n	8003198 <HAL_ADC_ConfigChannel+0x3c8>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2103      	movs	r1, #3
 800316e:	4618      	mov	r0, r3
 8003170:	f7fe ff4e 	bl	8002010 <LL_ADC_GetOffsetChannel>
 8003174:	4603      	mov	r3, r0
 8003176:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003178:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800317a:	fa93 f3a3 	rbit	r3, r3
 800317e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003180:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003182:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003184:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003186:	2b00      	cmp	r3, #0
 8003188:	d101      	bne.n	800318e <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800318a:	2320      	movs	r3, #32
 800318c:	e003      	b.n	8003196 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800318e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003190:	fab3 f383 	clz	r3, r3
 8003194:	b2db      	uxtb	r3, r3
 8003196:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d105      	bne.n	80031b0 <HAL_ADC_ConfigChannel+0x3e0>
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	0e9b      	lsrs	r3, r3, #26
 80031aa:	f003 031f 	and.w	r3, r3, #31
 80031ae:	e011      	b.n	80031d4 <HAL_ADC_ConfigChannel+0x404>
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80031b8:	fa93 f3a3 	rbit	r3, r3
 80031bc:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80031be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80031c0:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80031c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d101      	bne.n	80031cc <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80031c8:	2320      	movs	r3, #32
 80031ca:	e003      	b.n	80031d4 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80031cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80031ce:	fab3 f383 	clz	r3, r3
 80031d2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d106      	bne.n	80031e6 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	2200      	movs	r2, #0
 80031de:	2103      	movs	r1, #3
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7fe ff2b 	bl	800203c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4618      	mov	r0, r3
 80031ec:	f7ff f874 	bl	80022d8 <LL_ADC_IsEnabled>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	f040 8140 	bne.w	8003478 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6818      	ldr	r0, [r3, #0]
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	6819      	ldr	r1, [r3, #0]
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	461a      	mov	r2, r3
 8003206:	f7fe ffb1 	bl	800216c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	68db      	ldr	r3, [r3, #12]
 800320e:	4a8f      	ldr	r2, [pc, #572]	@ (800344c <HAL_ADC_ConfigChannel+0x67c>)
 8003210:	4293      	cmp	r3, r2
 8003212:	f040 8131 	bne.w	8003478 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003222:	2b00      	cmp	r3, #0
 8003224:	d10b      	bne.n	800323e <HAL_ADC_ConfigChannel+0x46e>
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	0e9b      	lsrs	r3, r3, #26
 800322c:	3301      	adds	r3, #1
 800322e:	f003 031f 	and.w	r3, r3, #31
 8003232:	2b09      	cmp	r3, #9
 8003234:	bf94      	ite	ls
 8003236:	2301      	movls	r3, #1
 8003238:	2300      	movhi	r3, #0
 800323a:	b2db      	uxtb	r3, r3
 800323c:	e019      	b.n	8003272 <HAL_ADC_ConfigChannel+0x4a2>
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003244:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003246:	fa93 f3a3 	rbit	r3, r3
 800324a:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800324c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800324e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003250:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003252:	2b00      	cmp	r3, #0
 8003254:	d101      	bne.n	800325a <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8003256:	2320      	movs	r3, #32
 8003258:	e003      	b.n	8003262 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800325a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800325c:	fab3 f383 	clz	r3, r3
 8003260:	b2db      	uxtb	r3, r3
 8003262:	3301      	adds	r3, #1
 8003264:	f003 031f 	and.w	r3, r3, #31
 8003268:	2b09      	cmp	r3, #9
 800326a:	bf94      	ite	ls
 800326c:	2301      	movls	r3, #1
 800326e:	2300      	movhi	r3, #0
 8003270:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003272:	2b00      	cmp	r3, #0
 8003274:	d079      	beq.n	800336a <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800327e:	2b00      	cmp	r3, #0
 8003280:	d107      	bne.n	8003292 <HAL_ADC_ConfigChannel+0x4c2>
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	0e9b      	lsrs	r3, r3, #26
 8003288:	3301      	adds	r3, #1
 800328a:	069b      	lsls	r3, r3, #26
 800328c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003290:	e015      	b.n	80032be <HAL_ADC_ConfigChannel+0x4ee>
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003298:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800329a:	fa93 f3a3 	rbit	r3, r3
 800329e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80032a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032a2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80032a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d101      	bne.n	80032ae <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80032aa:	2320      	movs	r3, #32
 80032ac:	e003      	b.n	80032b6 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80032ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032b0:	fab3 f383 	clz	r3, r3
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	3301      	adds	r3, #1
 80032b8:	069b      	lsls	r3, r3, #26
 80032ba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d109      	bne.n	80032de <HAL_ADC_ConfigChannel+0x50e>
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	0e9b      	lsrs	r3, r3, #26
 80032d0:	3301      	adds	r3, #1
 80032d2:	f003 031f 	and.w	r3, r3, #31
 80032d6:	2101      	movs	r1, #1
 80032d8:	fa01 f303 	lsl.w	r3, r1, r3
 80032dc:	e017      	b.n	800330e <HAL_ADC_ConfigChannel+0x53e>
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032e6:	fa93 f3a3 	rbit	r3, r3
 80032ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80032ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032ee:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80032f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d101      	bne.n	80032fa <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80032f6:	2320      	movs	r3, #32
 80032f8:	e003      	b.n	8003302 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80032fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032fc:	fab3 f383 	clz	r3, r3
 8003300:	b2db      	uxtb	r3, r3
 8003302:	3301      	adds	r3, #1
 8003304:	f003 031f 	and.w	r3, r3, #31
 8003308:	2101      	movs	r1, #1
 800330a:	fa01 f303 	lsl.w	r3, r1, r3
 800330e:	ea42 0103 	orr.w	r1, r2, r3
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800331a:	2b00      	cmp	r3, #0
 800331c:	d10a      	bne.n	8003334 <HAL_ADC_ConfigChannel+0x564>
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	0e9b      	lsrs	r3, r3, #26
 8003324:	3301      	adds	r3, #1
 8003326:	f003 021f 	and.w	r2, r3, #31
 800332a:	4613      	mov	r3, r2
 800332c:	005b      	lsls	r3, r3, #1
 800332e:	4413      	add	r3, r2
 8003330:	051b      	lsls	r3, r3, #20
 8003332:	e018      	b.n	8003366 <HAL_ADC_ConfigChannel+0x596>
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800333a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800333c:	fa93 f3a3 	rbit	r3, r3
 8003340:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003344:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003348:	2b00      	cmp	r3, #0
 800334a:	d101      	bne.n	8003350 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 800334c:	2320      	movs	r3, #32
 800334e:	e003      	b.n	8003358 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003352:	fab3 f383 	clz	r3, r3
 8003356:	b2db      	uxtb	r3, r3
 8003358:	3301      	adds	r3, #1
 800335a:	f003 021f 	and.w	r2, r3, #31
 800335e:	4613      	mov	r3, r2
 8003360:	005b      	lsls	r3, r3, #1
 8003362:	4413      	add	r3, r2
 8003364:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003366:	430b      	orrs	r3, r1
 8003368:	e081      	b.n	800346e <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003372:	2b00      	cmp	r3, #0
 8003374:	d107      	bne.n	8003386 <HAL_ADC_ConfigChannel+0x5b6>
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	0e9b      	lsrs	r3, r3, #26
 800337c:	3301      	adds	r3, #1
 800337e:	069b      	lsls	r3, r3, #26
 8003380:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003384:	e015      	b.n	80033b2 <HAL_ADC_ConfigChannel+0x5e2>
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800338c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800338e:	fa93 f3a3 	rbit	r3, r3
 8003392:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003396:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800339a:	2b00      	cmp	r3, #0
 800339c:	d101      	bne.n	80033a2 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800339e:	2320      	movs	r3, #32
 80033a0:	e003      	b.n	80033aa <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80033a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033a4:	fab3 f383 	clz	r3, r3
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	3301      	adds	r3, #1
 80033ac:	069b      	lsls	r3, r3, #26
 80033ae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d109      	bne.n	80033d2 <HAL_ADC_ConfigChannel+0x602>
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	0e9b      	lsrs	r3, r3, #26
 80033c4:	3301      	adds	r3, #1
 80033c6:	f003 031f 	and.w	r3, r3, #31
 80033ca:	2101      	movs	r1, #1
 80033cc:	fa01 f303 	lsl.w	r3, r1, r3
 80033d0:	e017      	b.n	8003402 <HAL_ADC_ConfigChannel+0x632>
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	fa93 f3a3 	rbit	r3, r3
 80033de:	61bb      	str	r3, [r7, #24]
  return result;
 80033e0:	69bb      	ldr	r3, [r7, #24]
 80033e2:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80033e4:	6a3b      	ldr	r3, [r7, #32]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d101      	bne.n	80033ee <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80033ea:	2320      	movs	r3, #32
 80033ec:	e003      	b.n	80033f6 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80033ee:	6a3b      	ldr	r3, [r7, #32]
 80033f0:	fab3 f383 	clz	r3, r3
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	3301      	adds	r3, #1
 80033f8:	f003 031f 	and.w	r3, r3, #31
 80033fc:	2101      	movs	r1, #1
 80033fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003402:	ea42 0103 	orr.w	r1, r2, r3
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800340e:	2b00      	cmp	r3, #0
 8003410:	d10d      	bne.n	800342e <HAL_ADC_ConfigChannel+0x65e>
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	0e9b      	lsrs	r3, r3, #26
 8003418:	3301      	adds	r3, #1
 800341a:	f003 021f 	and.w	r2, r3, #31
 800341e:	4613      	mov	r3, r2
 8003420:	005b      	lsls	r3, r3, #1
 8003422:	4413      	add	r3, r2
 8003424:	3b1e      	subs	r3, #30
 8003426:	051b      	lsls	r3, r3, #20
 8003428:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800342c:	e01e      	b.n	800346c <HAL_ADC_ConfigChannel+0x69c>
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	fa93 f3a3 	rbit	r3, r3
 800343a:	60fb      	str	r3, [r7, #12]
  return result;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d104      	bne.n	8003450 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8003446:	2320      	movs	r3, #32
 8003448:	e006      	b.n	8003458 <HAL_ADC_ConfigChannel+0x688>
 800344a:	bf00      	nop
 800344c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	fab3 f383 	clz	r3, r3
 8003456:	b2db      	uxtb	r3, r3
 8003458:	3301      	adds	r3, #1
 800345a:	f003 021f 	and.w	r2, r3, #31
 800345e:	4613      	mov	r3, r2
 8003460:	005b      	lsls	r3, r3, #1
 8003462:	4413      	add	r3, r2
 8003464:	3b1e      	subs	r3, #30
 8003466:	051b      	lsls	r3, r3, #20
 8003468:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800346c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800346e:	683a      	ldr	r2, [r7, #0]
 8003470:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003472:	4619      	mov	r1, r3
 8003474:	f7fe fe4f 	bl	8002116 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	4b44      	ldr	r3, [pc, #272]	@ (8003590 <HAL_ADC_ConfigChannel+0x7c0>)
 800347e:	4013      	ands	r3, r2
 8003480:	2b00      	cmp	r3, #0
 8003482:	d07a      	beq.n	800357a <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003484:	4843      	ldr	r0, [pc, #268]	@ (8003594 <HAL_ADC_ConfigChannel+0x7c4>)
 8003486:	f7fe fd91 	bl	8001fac <LL_ADC_GetCommonPathInternalCh>
 800348a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a41      	ldr	r2, [pc, #260]	@ (8003598 <HAL_ADC_ConfigChannel+0x7c8>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d12c      	bne.n	80034f2 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003498:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800349c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d126      	bne.n	80034f2 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a3c      	ldr	r2, [pc, #240]	@ (800359c <HAL_ADC_ConfigChannel+0x7cc>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d004      	beq.n	80034b8 <HAL_ADC_ConfigChannel+0x6e8>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a3b      	ldr	r2, [pc, #236]	@ (80035a0 <HAL_ADC_ConfigChannel+0x7d0>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d15d      	bne.n	8003574 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80034bc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80034c0:	4619      	mov	r1, r3
 80034c2:	4834      	ldr	r0, [pc, #208]	@ (8003594 <HAL_ADC_ConfigChannel+0x7c4>)
 80034c4:	f7fe fd5f 	bl	8001f86 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80034c8:	4b36      	ldr	r3, [pc, #216]	@ (80035a4 <HAL_ADC_ConfigChannel+0x7d4>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	099b      	lsrs	r3, r3, #6
 80034ce:	4a36      	ldr	r2, [pc, #216]	@ (80035a8 <HAL_ADC_ConfigChannel+0x7d8>)
 80034d0:	fba2 2303 	umull	r2, r3, r2, r3
 80034d4:	099b      	lsrs	r3, r3, #6
 80034d6:	1c5a      	adds	r2, r3, #1
 80034d8:	4613      	mov	r3, r2
 80034da:	005b      	lsls	r3, r3, #1
 80034dc:	4413      	add	r3, r2
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80034e2:	e002      	b.n	80034ea <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	3b01      	subs	r3, #1
 80034e8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d1f9      	bne.n	80034e4 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80034f0:	e040      	b.n	8003574 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a2d      	ldr	r2, [pc, #180]	@ (80035ac <HAL_ADC_ConfigChannel+0x7dc>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d118      	bne.n	800352e <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80034fc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003500:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003504:	2b00      	cmp	r3, #0
 8003506:	d112      	bne.n	800352e <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a23      	ldr	r2, [pc, #140]	@ (800359c <HAL_ADC_ConfigChannel+0x7cc>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d004      	beq.n	800351c <HAL_ADC_ConfigChannel+0x74c>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a22      	ldr	r2, [pc, #136]	@ (80035a0 <HAL_ADC_ConfigChannel+0x7d0>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d12d      	bne.n	8003578 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800351c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003520:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003524:	4619      	mov	r1, r3
 8003526:	481b      	ldr	r0, [pc, #108]	@ (8003594 <HAL_ADC_ConfigChannel+0x7c4>)
 8003528:	f7fe fd2d 	bl	8001f86 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800352c:	e024      	b.n	8003578 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a1f      	ldr	r2, [pc, #124]	@ (80035b0 <HAL_ADC_ConfigChannel+0x7e0>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d120      	bne.n	800357a <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003538:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800353c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003540:	2b00      	cmp	r3, #0
 8003542:	d11a      	bne.n	800357a <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a14      	ldr	r2, [pc, #80]	@ (800359c <HAL_ADC_ConfigChannel+0x7cc>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d115      	bne.n	800357a <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800354e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003552:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003556:	4619      	mov	r1, r3
 8003558:	480e      	ldr	r0, [pc, #56]	@ (8003594 <HAL_ADC_ConfigChannel+0x7c4>)
 800355a:	f7fe fd14 	bl	8001f86 <LL_ADC_SetCommonPathInternalCh>
 800355e:	e00c      	b.n	800357a <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003564:	f043 0220 	orr.w	r2, r3, #32
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003572:	e002      	b.n	800357a <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003574:	bf00      	nop
 8003576:	e000      	b.n	800357a <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003578:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003582:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003586:	4618      	mov	r0, r3
 8003588:	37d8      	adds	r7, #216	@ 0xd8
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	80080000 	.word	0x80080000
 8003594:	50040300 	.word	0x50040300
 8003598:	c7520000 	.word	0xc7520000
 800359c:	50040000 	.word	0x50040000
 80035a0:	50040200 	.word	0x50040200
 80035a4:	20000000 	.word	0x20000000
 80035a8:	053e2d63 	.word	0x053e2d63
 80035ac:	cb840000 	.word	0xcb840000
 80035b0:	80000001 	.word	0x80000001

080035b4 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b088      	sub	sp, #32
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80035be:	2300      	movs	r3, #0
 80035c0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7fe fed2 	bl	8002374 <LL_ADC_REG_IsConversionOngoing>
 80035d0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4618      	mov	r0, r3
 80035d8:	f7fe fef3 	bl	80023c2 <LL_ADC_INJ_IsConversionOngoing>
 80035dc:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d103      	bne.n	80035ec <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	f000 8098 	beq.w	800371c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d02a      	beq.n	8003650 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	7e5b      	ldrb	r3, [r3, #25]
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d126      	bne.n	8003650 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	7e1b      	ldrb	r3, [r3, #24]
 8003606:	2b01      	cmp	r3, #1
 8003608:	d122      	bne.n	8003650 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800360a:	2301      	movs	r3, #1
 800360c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800360e:	e014      	b.n	800363a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	4a45      	ldr	r2, [pc, #276]	@ (8003728 <ADC_ConversionStop+0x174>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d90d      	bls.n	8003634 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800361c:	f043 0210 	orr.w	r2, r3, #16
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003628:	f043 0201 	orr.w	r2, r3, #1
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e074      	b.n	800371e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	3301      	adds	r3, #1
 8003638:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003644:	2b40      	cmp	r3, #64	@ 0x40
 8003646:	d1e3      	bne.n	8003610 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	2240      	movs	r2, #64	@ 0x40
 800364e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003650:	69bb      	ldr	r3, [r7, #24]
 8003652:	2b02      	cmp	r3, #2
 8003654:	d014      	beq.n	8003680 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4618      	mov	r0, r3
 800365c:	f7fe fe8a 	bl	8002374 <LL_ADC_REG_IsConversionOngoing>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d00c      	beq.n	8003680 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4618      	mov	r0, r3
 800366c:	f7fe fe47 	bl	80022fe <LL_ADC_IsDisableOngoing>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d104      	bne.n	8003680 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4618      	mov	r0, r3
 800367c:	f7fe fe66 	bl	800234c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003680:	69bb      	ldr	r3, [r7, #24]
 8003682:	2b01      	cmp	r3, #1
 8003684:	d014      	beq.n	80036b0 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4618      	mov	r0, r3
 800368c:	f7fe fe99 	bl	80023c2 <LL_ADC_INJ_IsConversionOngoing>
 8003690:	4603      	mov	r3, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	d00c      	beq.n	80036b0 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4618      	mov	r0, r3
 800369c:	f7fe fe2f 	bl	80022fe <LL_ADC_IsDisableOngoing>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d104      	bne.n	80036b0 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7fe fe75 	bl	800239a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80036b0:	69bb      	ldr	r3, [r7, #24]
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d005      	beq.n	80036c2 <ADC_ConversionStop+0x10e>
 80036b6:	69bb      	ldr	r3, [r7, #24]
 80036b8:	2b03      	cmp	r3, #3
 80036ba:	d105      	bne.n	80036c8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80036bc:	230c      	movs	r3, #12
 80036be:	617b      	str	r3, [r7, #20]
        break;
 80036c0:	e005      	b.n	80036ce <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80036c2:	2308      	movs	r3, #8
 80036c4:	617b      	str	r3, [r7, #20]
        break;
 80036c6:	e002      	b.n	80036ce <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80036c8:	2304      	movs	r3, #4
 80036ca:	617b      	str	r3, [r7, #20]
        break;
 80036cc:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80036ce:	f7fe fc17 	bl	8001f00 <HAL_GetTick>
 80036d2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80036d4:	e01b      	b.n	800370e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80036d6:	f7fe fc13 	bl	8001f00 <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	2b05      	cmp	r3, #5
 80036e2:	d914      	bls.n	800370e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	689a      	ldr	r2, [r3, #8]
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	4013      	ands	r3, r2
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00d      	beq.n	800370e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036f6:	f043 0210 	orr.w	r2, r3, #16
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003702:	f043 0201 	orr.w	r2, r3, #1
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e007      	b.n	800371e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	689a      	ldr	r2, [r3, #8]
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	4013      	ands	r3, r2
 8003718:	2b00      	cmp	r3, #0
 800371a:	d1dc      	bne.n	80036d6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800371c:	2300      	movs	r3, #0
}
 800371e:	4618      	mov	r0, r3
 8003720:	3720      	adds	r7, #32
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	a33fffff 	.word	0xa33fffff

0800372c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003734:	2300      	movs	r3, #0
 8003736:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4618      	mov	r0, r3
 800373e:	f7fe fdcb 	bl	80022d8 <LL_ADC_IsEnabled>
 8003742:	4603      	mov	r3, r0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d169      	bne.n	800381c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	689a      	ldr	r2, [r3, #8]
 800374e:	4b36      	ldr	r3, [pc, #216]	@ (8003828 <ADC_Enable+0xfc>)
 8003750:	4013      	ands	r3, r2
 8003752:	2b00      	cmp	r3, #0
 8003754:	d00d      	beq.n	8003772 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800375a:	f043 0210 	orr.w	r2, r3, #16
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003766:	f043 0201 	orr.w	r2, r3, #1
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e055      	b.n	800381e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4618      	mov	r0, r3
 8003778:	f7fe fd86 	bl	8002288 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800377c:	482b      	ldr	r0, [pc, #172]	@ (800382c <ADC_Enable+0x100>)
 800377e:	f7fe fc15 	bl	8001fac <LL_ADC_GetCommonPathInternalCh>
 8003782:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003784:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003788:	2b00      	cmp	r3, #0
 800378a:	d013      	beq.n	80037b4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800378c:	4b28      	ldr	r3, [pc, #160]	@ (8003830 <ADC_Enable+0x104>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	099b      	lsrs	r3, r3, #6
 8003792:	4a28      	ldr	r2, [pc, #160]	@ (8003834 <ADC_Enable+0x108>)
 8003794:	fba2 2303 	umull	r2, r3, r2, r3
 8003798:	099b      	lsrs	r3, r3, #6
 800379a:	1c5a      	adds	r2, r3, #1
 800379c:	4613      	mov	r3, r2
 800379e:	005b      	lsls	r3, r3, #1
 80037a0:	4413      	add	r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80037a6:	e002      	b.n	80037ae <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	3b01      	subs	r3, #1
 80037ac:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d1f9      	bne.n	80037a8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80037b4:	f7fe fba4 	bl	8001f00 <HAL_GetTick>
 80037b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80037ba:	e028      	b.n	800380e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4618      	mov	r0, r3
 80037c2:	f7fe fd89 	bl	80022d8 <LL_ADC_IsEnabled>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d104      	bne.n	80037d6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4618      	mov	r0, r3
 80037d2:	f7fe fd59 	bl	8002288 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80037d6:	f7fe fb93 	bl	8001f00 <HAL_GetTick>
 80037da:	4602      	mov	r2, r0
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	1ad3      	subs	r3, r2, r3
 80037e0:	2b02      	cmp	r3, #2
 80037e2:	d914      	bls.n	800380e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d00d      	beq.n	800380e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037f6:	f043 0210 	orr.w	r2, r3, #16
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003802:	f043 0201 	orr.w	r2, r3, #1
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e007      	b.n	800381e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0301 	and.w	r3, r3, #1
 8003818:	2b01      	cmp	r3, #1
 800381a:	d1cf      	bne.n	80037bc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800381c:	2300      	movs	r3, #0
}
 800381e:	4618      	mov	r0, r3
 8003820:	3710      	adds	r7, #16
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	8000003f 	.word	0x8000003f
 800382c:	50040300 	.word	0x50040300
 8003830:	20000000 	.word	0x20000000
 8003834:	053e2d63 	.word	0x053e2d63

08003838 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4618      	mov	r0, r3
 8003846:	f7fe fd5a 	bl	80022fe <LL_ADC_IsDisableOngoing>
 800384a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4618      	mov	r0, r3
 8003852:	f7fe fd41 	bl	80022d8 <LL_ADC_IsEnabled>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d047      	beq.n	80038ec <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d144      	bne.n	80038ec <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	f003 030d 	and.w	r3, r3, #13
 800386c:	2b01      	cmp	r3, #1
 800386e:	d10c      	bne.n	800388a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4618      	mov	r0, r3
 8003876:	f7fe fd1b 	bl	80022b0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	2203      	movs	r2, #3
 8003880:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003882:	f7fe fb3d 	bl	8001f00 <HAL_GetTick>
 8003886:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003888:	e029      	b.n	80038de <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800388e:	f043 0210 	orr.w	r2, r3, #16
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800389a:	f043 0201 	orr.w	r2, r3, #1
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e023      	b.n	80038ee <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80038a6:	f7fe fb2b 	bl	8001f00 <HAL_GetTick>
 80038aa:	4602      	mov	r2, r0
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	1ad3      	subs	r3, r2, r3
 80038b0:	2b02      	cmp	r3, #2
 80038b2:	d914      	bls.n	80038de <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f003 0301 	and.w	r3, r3, #1
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00d      	beq.n	80038de <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038c6:	f043 0210 	orr.w	r2, r3, #16
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038d2:	f043 0201 	orr.w	r2, r3, #1
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e007      	b.n	80038ee <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	f003 0301 	and.w	r3, r3, #1
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d1dc      	bne.n	80038a6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80038ec:	2300      	movs	r3, #0
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3710      	adds	r7, #16
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}

080038f6 <LL_ADC_IsEnabled>:
{
 80038f6:	b480      	push	{r7}
 80038f8:	b083      	sub	sp, #12
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f003 0301 	and.w	r3, r3, #1
 8003906:	2b01      	cmp	r3, #1
 8003908:	d101      	bne.n	800390e <LL_ADC_IsEnabled+0x18>
 800390a:	2301      	movs	r3, #1
 800390c:	e000      	b.n	8003910 <LL_ADC_IsEnabled+0x1a>
 800390e:	2300      	movs	r3, #0
}
 8003910:	4618      	mov	r0, r3
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr

0800391c <LL_ADC_REG_IsConversionOngoing>:
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	f003 0304 	and.w	r3, r3, #4
 800392c:	2b04      	cmp	r3, #4
 800392e:	d101      	bne.n	8003934 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003930:	2301      	movs	r3, #1
 8003932:	e000      	b.n	8003936 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003934:	2300      	movs	r3, #0
}
 8003936:	4618      	mov	r0, r3
 8003938:	370c      	adds	r7, #12
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr

08003942 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003942:	b480      	push	{r7}
 8003944:	b083      	sub	sp, #12
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800394a:	bf00      	nop
 800394c:	370c      	adds	r7, #12
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr

08003956 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003956:	b480      	push	{r7}
 8003958:	b083      	sub	sp, #12
 800395a:	af00      	add	r7, sp, #0
 800395c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800395e:	bf00      	nop
 8003960:	370c      	adds	r7, #12
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr

0800396a <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800396a:	b480      	push	{r7}
 800396c:	b083      	sub	sp, #12
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003972:	bf00      	nop
 8003974:	370c      	adds	r7, #12
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr

0800397e <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800397e:	b480      	push	{r7}
 8003980:	b083      	sub	sp, #12
 8003982:	af00      	add	r7, sp, #0
 8003984:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003986:	bf00      	nop
 8003988:	370c      	adds	r7, #12
 800398a:	46bd      	mov	sp, r7
 800398c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003990:	4770      	bx	lr

08003992 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003992:	b480      	push	{r7}
 8003994:	b083      	sub	sp, #12
 8003996:	af00      	add	r7, sp, #0
 8003998:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800399a:	bf00      	nop
 800399c:	370c      	adds	r7, #12
 800399e:	46bd      	mov	sp, r7
 80039a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a4:	4770      	bx	lr
	...

080039a8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80039a8:	b590      	push	{r4, r7, lr}
 80039aa:	b09f      	sub	sp, #124	@ 0x7c
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039b2:	2300      	movs	r3, #0
 80039b4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d101      	bne.n	80039c6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80039c2:	2302      	movs	r3, #2
 80039c4:	e093      	b.n	8003aee <HAL_ADCEx_MultiModeConfigChannel+0x146>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2201      	movs	r2, #1
 80039ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80039ce:	2300      	movs	r3, #0
 80039d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80039d2:	2300      	movs	r3, #0
 80039d4:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a47      	ldr	r2, [pc, #284]	@ (8003af8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d102      	bne.n	80039e6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80039e0:	4b46      	ldr	r3, [pc, #280]	@ (8003afc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80039e2:	60bb      	str	r3, [r7, #8]
 80039e4:	e001      	b.n	80039ea <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80039e6:	2300      	movs	r3, #0
 80039e8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d10b      	bne.n	8003a08 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039f4:	f043 0220 	orr.w	r2, r3, #32
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e072      	b.n	8003aee <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7ff ff86 	bl	800391c <LL_ADC_REG_IsConversionOngoing>
 8003a10:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f7ff ff80 	bl	800391c <LL_ADC_REG_IsConversionOngoing>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d154      	bne.n	8003acc <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003a22:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d151      	bne.n	8003acc <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003a28:	4b35      	ldr	r3, [pc, #212]	@ (8003b00 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8003a2a:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d02c      	beq.n	8003a8e <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003a34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	6859      	ldr	r1, [r3, #4]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003a46:	035b      	lsls	r3, r3, #13
 8003a48:	430b      	orrs	r3, r1
 8003a4a:	431a      	orrs	r2, r3
 8003a4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a4e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a50:	4829      	ldr	r0, [pc, #164]	@ (8003af8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003a52:	f7ff ff50 	bl	80038f6 <LL_ADC_IsEnabled>
 8003a56:	4604      	mov	r4, r0
 8003a58:	4828      	ldr	r0, [pc, #160]	@ (8003afc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003a5a:	f7ff ff4c 	bl	80038f6 <LL_ADC_IsEnabled>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	431c      	orrs	r4, r3
 8003a62:	4828      	ldr	r0, [pc, #160]	@ (8003b04 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003a64:	f7ff ff47 	bl	80038f6 <LL_ADC_IsEnabled>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	4323      	orrs	r3, r4
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d137      	bne.n	8003ae0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003a70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003a78:	f023 030f 	bic.w	r3, r3, #15
 8003a7c:	683a      	ldr	r2, [r7, #0]
 8003a7e:	6811      	ldr	r1, [r2, #0]
 8003a80:	683a      	ldr	r2, [r7, #0]
 8003a82:	6892      	ldr	r2, [r2, #8]
 8003a84:	430a      	orrs	r2, r1
 8003a86:	431a      	orrs	r2, r3
 8003a88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a8a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a8c:	e028      	b.n	8003ae0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003a8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a98:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a9a:	4817      	ldr	r0, [pc, #92]	@ (8003af8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003a9c:	f7ff ff2b 	bl	80038f6 <LL_ADC_IsEnabled>
 8003aa0:	4604      	mov	r4, r0
 8003aa2:	4816      	ldr	r0, [pc, #88]	@ (8003afc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003aa4:	f7ff ff27 	bl	80038f6 <LL_ADC_IsEnabled>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	431c      	orrs	r4, r3
 8003aac:	4815      	ldr	r0, [pc, #84]	@ (8003b04 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003aae:	f7ff ff22 	bl	80038f6 <LL_ADC_IsEnabled>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	4323      	orrs	r3, r4
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d112      	bne.n	8003ae0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003aba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003ac2:	f023 030f 	bic.w	r3, r3, #15
 8003ac6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003ac8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003aca:	e009      	b.n	8003ae0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ad0:	f043 0220 	orr.w	r2, r3, #32
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8003ade:	e000      	b.n	8003ae2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003ae0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003aea:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	377c      	adds	r7, #124	@ 0x7c
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd90      	pop	{r4, r7, pc}
 8003af6:	bf00      	nop
 8003af8:	50040000 	.word	0x50040000
 8003afc:	50040100 	.word	0x50040100
 8003b00:	50040300 	.word	0x50040300
 8003b04:	50040200 	.word	0x50040200

08003b08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b085      	sub	sp, #20
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	f003 0307 	and.w	r3, r3, #7
 8003b16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b18:	4b0c      	ldr	r3, [pc, #48]	@ (8003b4c <__NVIC_SetPriorityGrouping+0x44>)
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b1e:	68ba      	ldr	r2, [r7, #8]
 8003b20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003b24:	4013      	ands	r3, r2
 8003b26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003b34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b3a:	4a04      	ldr	r2, [pc, #16]	@ (8003b4c <__NVIC_SetPriorityGrouping+0x44>)
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	60d3      	str	r3, [r2, #12]
}
 8003b40:	bf00      	nop
 8003b42:	3714      	adds	r7, #20
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr
 8003b4c:	e000ed00 	.word	0xe000ed00

08003b50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b50:	b480      	push	{r7}
 8003b52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b54:	4b04      	ldr	r3, [pc, #16]	@ (8003b68 <__NVIC_GetPriorityGrouping+0x18>)
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	0a1b      	lsrs	r3, r3, #8
 8003b5a:	f003 0307 	and.w	r3, r3, #7
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr
 8003b68:	e000ed00 	.word	0xe000ed00

08003b6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	4603      	mov	r3, r0
 8003b74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	db0b      	blt.n	8003b96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b7e:	79fb      	ldrb	r3, [r7, #7]
 8003b80:	f003 021f 	and.w	r2, r3, #31
 8003b84:	4907      	ldr	r1, [pc, #28]	@ (8003ba4 <__NVIC_EnableIRQ+0x38>)
 8003b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b8a:	095b      	lsrs	r3, r3, #5
 8003b8c:	2001      	movs	r0, #1
 8003b8e:	fa00 f202 	lsl.w	r2, r0, r2
 8003b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b96:	bf00      	nop
 8003b98:	370c      	adds	r7, #12
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop
 8003ba4:	e000e100 	.word	0xe000e100

08003ba8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b083      	sub	sp, #12
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	4603      	mov	r3, r0
 8003bb0:	6039      	str	r1, [r7, #0]
 8003bb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	db0a      	blt.n	8003bd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	b2da      	uxtb	r2, r3
 8003bc0:	490c      	ldr	r1, [pc, #48]	@ (8003bf4 <__NVIC_SetPriority+0x4c>)
 8003bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bc6:	0112      	lsls	r2, r2, #4
 8003bc8:	b2d2      	uxtb	r2, r2
 8003bca:	440b      	add	r3, r1
 8003bcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003bd0:	e00a      	b.n	8003be8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	b2da      	uxtb	r2, r3
 8003bd6:	4908      	ldr	r1, [pc, #32]	@ (8003bf8 <__NVIC_SetPriority+0x50>)
 8003bd8:	79fb      	ldrb	r3, [r7, #7]
 8003bda:	f003 030f 	and.w	r3, r3, #15
 8003bde:	3b04      	subs	r3, #4
 8003be0:	0112      	lsls	r2, r2, #4
 8003be2:	b2d2      	uxtb	r2, r2
 8003be4:	440b      	add	r3, r1
 8003be6:	761a      	strb	r2, [r3, #24]
}
 8003be8:	bf00      	nop
 8003bea:	370c      	adds	r7, #12
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr
 8003bf4:	e000e100 	.word	0xe000e100
 8003bf8:	e000ed00 	.word	0xe000ed00

08003bfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b089      	sub	sp, #36	@ 0x24
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	60f8      	str	r0, [r7, #12]
 8003c04:	60b9      	str	r1, [r7, #8]
 8003c06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	f003 0307 	and.w	r3, r3, #7
 8003c0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	f1c3 0307 	rsb	r3, r3, #7
 8003c16:	2b04      	cmp	r3, #4
 8003c18:	bf28      	it	cs
 8003c1a:	2304      	movcs	r3, #4
 8003c1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c1e:	69fb      	ldr	r3, [r7, #28]
 8003c20:	3304      	adds	r3, #4
 8003c22:	2b06      	cmp	r3, #6
 8003c24:	d902      	bls.n	8003c2c <NVIC_EncodePriority+0x30>
 8003c26:	69fb      	ldr	r3, [r7, #28]
 8003c28:	3b03      	subs	r3, #3
 8003c2a:	e000      	b.n	8003c2e <NVIC_EncodePriority+0x32>
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c30:	f04f 32ff 	mov.w	r2, #4294967295
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3a:	43da      	mvns	r2, r3
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	401a      	ands	r2, r3
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c44:	f04f 31ff 	mov.w	r1, #4294967295
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c4e:	43d9      	mvns	r1, r3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c54:	4313      	orrs	r3, r2
         );
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3724      	adds	r7, #36	@ 0x24
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr
	...

08003c64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b082      	sub	sp, #8
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	3b01      	subs	r3, #1
 8003c70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c74:	d301      	bcc.n	8003c7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c76:	2301      	movs	r3, #1
 8003c78:	e00f      	b.n	8003c9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c7a:	4a0a      	ldr	r2, [pc, #40]	@ (8003ca4 <SysTick_Config+0x40>)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	3b01      	subs	r3, #1
 8003c80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c82:	210f      	movs	r1, #15
 8003c84:	f04f 30ff 	mov.w	r0, #4294967295
 8003c88:	f7ff ff8e 	bl	8003ba8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c8c:	4b05      	ldr	r3, [pc, #20]	@ (8003ca4 <SysTick_Config+0x40>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c92:	4b04      	ldr	r3, [pc, #16]	@ (8003ca4 <SysTick_Config+0x40>)
 8003c94:	2207      	movs	r2, #7
 8003c96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c98:	2300      	movs	r3, #0
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3708      	adds	r7, #8
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	e000e010 	.word	0xe000e010

08003ca8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b082      	sub	sp, #8
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cb0:	6878      	ldr	r0, [r7, #4]
 8003cb2:	f7ff ff29 	bl	8003b08 <__NVIC_SetPriorityGrouping>
}
 8003cb6:	bf00      	nop
 8003cb8:	3708      	adds	r7, #8
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}

08003cbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003cbe:	b580      	push	{r7, lr}
 8003cc0:	b086      	sub	sp, #24
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	60b9      	str	r1, [r7, #8]
 8003cc8:	607a      	str	r2, [r7, #4]
 8003cca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003cd0:	f7ff ff3e 	bl	8003b50 <__NVIC_GetPriorityGrouping>
 8003cd4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	68b9      	ldr	r1, [r7, #8]
 8003cda:	6978      	ldr	r0, [r7, #20]
 8003cdc:	f7ff ff8e 	bl	8003bfc <NVIC_EncodePriority>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ce6:	4611      	mov	r1, r2
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f7ff ff5d 	bl	8003ba8 <__NVIC_SetPriority>
}
 8003cee:	bf00      	nop
 8003cf0:	3718      	adds	r7, #24
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}

08003cf6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cf6:	b580      	push	{r7, lr}
 8003cf8:	b082      	sub	sp, #8
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d04:	4618      	mov	r0, r3
 8003d06:	f7ff ff31 	bl	8003b6c <__NVIC_EnableIRQ>
}
 8003d0a:	bf00      	nop
 8003d0c:	3708      	adds	r7, #8
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}

08003d12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d12:	b580      	push	{r7, lr}
 8003d14:	b082      	sub	sp, #8
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f7ff ffa2 	bl	8003c64 <SysTick_Config>
 8003d20:	4603      	mov	r3, r0
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3708      	adds	r7, #8
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
	...

08003d2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b087      	sub	sp, #28
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d36:	2300      	movs	r3, #0
 8003d38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d3a:	e17f      	b.n	800403c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	2101      	movs	r1, #1
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	fa01 f303 	lsl.w	r3, r1, r3
 8003d48:	4013      	ands	r3, r2
 8003d4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	f000 8171 	beq.w	8004036 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	f003 0303 	and.w	r3, r3, #3
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d005      	beq.n	8003d6c <HAL_GPIO_Init+0x40>
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f003 0303 	and.w	r3, r3, #3
 8003d68:	2b02      	cmp	r3, #2
 8003d6a:	d130      	bne.n	8003dce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	005b      	lsls	r3, r3, #1
 8003d76:	2203      	movs	r2, #3
 8003d78:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7c:	43db      	mvns	r3, r3
 8003d7e:	693a      	ldr	r2, [r7, #16]
 8003d80:	4013      	ands	r3, r2
 8003d82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	68da      	ldr	r2, [r3, #12]
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	005b      	lsls	r3, r3, #1
 8003d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d90:	693a      	ldr	r2, [r7, #16]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	693a      	ldr	r2, [r7, #16]
 8003d9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003da2:	2201      	movs	r2, #1
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	fa02 f303 	lsl.w	r3, r2, r3
 8003daa:	43db      	mvns	r3, r3
 8003dac:	693a      	ldr	r2, [r7, #16]
 8003dae:	4013      	ands	r3, r2
 8003db0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	091b      	lsrs	r3, r3, #4
 8003db8:	f003 0201 	and.w	r2, r3, #1
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc2:	693a      	ldr	r2, [r7, #16]
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	693a      	ldr	r2, [r7, #16]
 8003dcc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f003 0303 	and.w	r3, r3, #3
 8003dd6:	2b03      	cmp	r3, #3
 8003dd8:	d118      	bne.n	8003e0c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dde:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003de0:	2201      	movs	r2, #1
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	fa02 f303 	lsl.w	r3, r2, r3
 8003de8:	43db      	mvns	r3, r3
 8003dea:	693a      	ldr	r2, [r7, #16]
 8003dec:	4013      	ands	r3, r2
 8003dee:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	08db      	lsrs	r3, r3, #3
 8003df6:	f003 0201 	and.w	r2, r3, #1
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003e00:	693a      	ldr	r2, [r7, #16]
 8003e02:	4313      	orrs	r3, r2
 8003e04:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	693a      	ldr	r2, [r7, #16]
 8003e0a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f003 0303 	and.w	r3, r3, #3
 8003e14:	2b03      	cmp	r3, #3
 8003e16:	d017      	beq.n	8003e48 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	005b      	lsls	r3, r3, #1
 8003e22:	2203      	movs	r2, #3
 8003e24:	fa02 f303 	lsl.w	r3, r2, r3
 8003e28:	43db      	mvns	r3, r3
 8003e2a:	693a      	ldr	r2, [r7, #16]
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	689a      	ldr	r2, [r3, #8]
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	005b      	lsls	r3, r3, #1
 8003e38:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3c:	693a      	ldr	r2, [r7, #16]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	693a      	ldr	r2, [r7, #16]
 8003e46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f003 0303 	and.w	r3, r3, #3
 8003e50:	2b02      	cmp	r3, #2
 8003e52:	d123      	bne.n	8003e9c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	08da      	lsrs	r2, r3, #3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	3208      	adds	r2, #8
 8003e5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e60:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	f003 0307 	and.w	r3, r3, #7
 8003e68:	009b      	lsls	r3, r3, #2
 8003e6a:	220f      	movs	r2, #15
 8003e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e70:	43db      	mvns	r3, r3
 8003e72:	693a      	ldr	r2, [r7, #16]
 8003e74:	4013      	ands	r3, r2
 8003e76:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	691a      	ldr	r2, [r3, #16]
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	f003 0307 	and.w	r3, r3, #7
 8003e82:	009b      	lsls	r3, r3, #2
 8003e84:	fa02 f303 	lsl.w	r3, r2, r3
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	08da      	lsrs	r2, r3, #3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	3208      	adds	r2, #8
 8003e96:	6939      	ldr	r1, [r7, #16]
 8003e98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	005b      	lsls	r3, r3, #1
 8003ea6:	2203      	movs	r2, #3
 8003ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8003eac:	43db      	mvns	r3, r3
 8003eae:	693a      	ldr	r2, [r7, #16]
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	f003 0203 	and.w	r2, r3, #3
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	005b      	lsls	r3, r3, #1
 8003ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec4:	693a      	ldr	r2, [r7, #16]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	693a      	ldr	r2, [r7, #16]
 8003ece:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	f000 80ac 	beq.w	8004036 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ede:	4b5f      	ldr	r3, [pc, #380]	@ (800405c <HAL_GPIO_Init+0x330>)
 8003ee0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ee2:	4a5e      	ldr	r2, [pc, #376]	@ (800405c <HAL_GPIO_Init+0x330>)
 8003ee4:	f043 0301 	orr.w	r3, r3, #1
 8003ee8:	6613      	str	r3, [r2, #96]	@ 0x60
 8003eea:	4b5c      	ldr	r3, [pc, #368]	@ (800405c <HAL_GPIO_Init+0x330>)
 8003eec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003eee:	f003 0301 	and.w	r3, r3, #1
 8003ef2:	60bb      	str	r3, [r7, #8]
 8003ef4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003ef6:	4a5a      	ldr	r2, [pc, #360]	@ (8004060 <HAL_GPIO_Init+0x334>)
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	089b      	lsrs	r3, r3, #2
 8003efc:	3302      	adds	r3, #2
 8003efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f02:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	f003 0303 	and.w	r3, r3, #3
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	220f      	movs	r2, #15
 8003f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f12:	43db      	mvns	r3, r3
 8003f14:	693a      	ldr	r2, [r7, #16]
 8003f16:	4013      	ands	r3, r2
 8003f18:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003f20:	d025      	beq.n	8003f6e <HAL_GPIO_Init+0x242>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4a4f      	ldr	r2, [pc, #316]	@ (8004064 <HAL_GPIO_Init+0x338>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d01f      	beq.n	8003f6a <HAL_GPIO_Init+0x23e>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	4a4e      	ldr	r2, [pc, #312]	@ (8004068 <HAL_GPIO_Init+0x33c>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d019      	beq.n	8003f66 <HAL_GPIO_Init+0x23a>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	4a4d      	ldr	r2, [pc, #308]	@ (800406c <HAL_GPIO_Init+0x340>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d013      	beq.n	8003f62 <HAL_GPIO_Init+0x236>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4a4c      	ldr	r2, [pc, #304]	@ (8004070 <HAL_GPIO_Init+0x344>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d00d      	beq.n	8003f5e <HAL_GPIO_Init+0x232>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4a4b      	ldr	r2, [pc, #300]	@ (8004074 <HAL_GPIO_Init+0x348>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d007      	beq.n	8003f5a <HAL_GPIO_Init+0x22e>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	4a4a      	ldr	r2, [pc, #296]	@ (8004078 <HAL_GPIO_Init+0x34c>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d101      	bne.n	8003f56 <HAL_GPIO_Init+0x22a>
 8003f52:	2306      	movs	r3, #6
 8003f54:	e00c      	b.n	8003f70 <HAL_GPIO_Init+0x244>
 8003f56:	2307      	movs	r3, #7
 8003f58:	e00a      	b.n	8003f70 <HAL_GPIO_Init+0x244>
 8003f5a:	2305      	movs	r3, #5
 8003f5c:	e008      	b.n	8003f70 <HAL_GPIO_Init+0x244>
 8003f5e:	2304      	movs	r3, #4
 8003f60:	e006      	b.n	8003f70 <HAL_GPIO_Init+0x244>
 8003f62:	2303      	movs	r3, #3
 8003f64:	e004      	b.n	8003f70 <HAL_GPIO_Init+0x244>
 8003f66:	2302      	movs	r3, #2
 8003f68:	e002      	b.n	8003f70 <HAL_GPIO_Init+0x244>
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e000      	b.n	8003f70 <HAL_GPIO_Init+0x244>
 8003f6e:	2300      	movs	r3, #0
 8003f70:	697a      	ldr	r2, [r7, #20]
 8003f72:	f002 0203 	and.w	r2, r2, #3
 8003f76:	0092      	lsls	r2, r2, #2
 8003f78:	4093      	lsls	r3, r2
 8003f7a:	693a      	ldr	r2, [r7, #16]
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003f80:	4937      	ldr	r1, [pc, #220]	@ (8004060 <HAL_GPIO_Init+0x334>)
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	089b      	lsrs	r3, r3, #2
 8003f86:	3302      	adds	r3, #2
 8003f88:	693a      	ldr	r2, [r7, #16]
 8003f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003f8e:	4b3b      	ldr	r3, [pc, #236]	@ (800407c <HAL_GPIO_Init+0x350>)
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	43db      	mvns	r3, r3
 8003f98:	693a      	ldr	r2, [r7, #16]
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d003      	beq.n	8003fb2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003faa:	693a      	ldr	r2, [r7, #16]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003fb2:	4a32      	ldr	r2, [pc, #200]	@ (800407c <HAL_GPIO_Init+0x350>)
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003fb8:	4b30      	ldr	r3, [pc, #192]	@ (800407c <HAL_GPIO_Init+0x350>)
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	43db      	mvns	r3, r3
 8003fc2:	693a      	ldr	r2, [r7, #16]
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d003      	beq.n	8003fdc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003fd4:	693a      	ldr	r2, [r7, #16]
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003fdc:	4a27      	ldr	r2, [pc, #156]	@ (800407c <HAL_GPIO_Init+0x350>)
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003fe2:	4b26      	ldr	r3, [pc, #152]	@ (800407c <HAL_GPIO_Init+0x350>)
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	43db      	mvns	r3, r3
 8003fec:	693a      	ldr	r2, [r7, #16]
 8003fee:	4013      	ands	r3, r2
 8003ff0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d003      	beq.n	8004006 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003ffe:	693a      	ldr	r2, [r7, #16]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	4313      	orrs	r3, r2
 8004004:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004006:	4a1d      	ldr	r2, [pc, #116]	@ (800407c <HAL_GPIO_Init+0x350>)
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800400c:	4b1b      	ldr	r3, [pc, #108]	@ (800407c <HAL_GPIO_Init+0x350>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	43db      	mvns	r3, r3
 8004016:	693a      	ldr	r2, [r7, #16]
 8004018:	4013      	ands	r3, r2
 800401a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004024:	2b00      	cmp	r3, #0
 8004026:	d003      	beq.n	8004030 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004028:	693a      	ldr	r2, [r7, #16]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	4313      	orrs	r3, r2
 800402e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004030:	4a12      	ldr	r2, [pc, #72]	@ (800407c <HAL_GPIO_Init+0x350>)
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	3301      	adds	r3, #1
 800403a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	fa22 f303 	lsr.w	r3, r2, r3
 8004046:	2b00      	cmp	r3, #0
 8004048:	f47f ae78 	bne.w	8003d3c <HAL_GPIO_Init+0x10>
  }
}
 800404c:	bf00      	nop
 800404e:	bf00      	nop
 8004050:	371c      	adds	r7, #28
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr
 800405a:	bf00      	nop
 800405c:	40021000 	.word	0x40021000
 8004060:	40010000 	.word	0x40010000
 8004064:	48000400 	.word	0x48000400
 8004068:	48000800 	.word	0x48000800
 800406c:	48000c00 	.word	0x48000c00
 8004070:	48001000 	.word	0x48001000
 8004074:	48001400 	.word	0x48001400
 8004078:	48001800 	.word	0x48001800
 800407c:	40010400 	.word	0x40010400

08004080 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	460b      	mov	r3, r1
 800408a:	807b      	strh	r3, [r7, #2]
 800408c:	4613      	mov	r3, r2
 800408e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004090:	787b      	ldrb	r3, [r7, #1]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d003      	beq.n	800409e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004096:	887a      	ldrh	r2, [r7, #2]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800409c:	e002      	b.n	80040a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800409e:	887a      	ldrh	r2, [r7, #2]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80040a4:	bf00      	nop
 80040a6:	370c      	adds	r7, #12
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr

080040b0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80040b0:	b480      	push	{r7}
 80040b2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80040b4:	4b04      	ldr	r3, [pc, #16]	@ (80040c8 <HAL_PWREx_GetVoltageRange+0x18>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80040bc:	4618      	mov	r0, r3
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	40007000 	.word	0x40007000

080040cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b085      	sub	sp, #20
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040da:	d130      	bne.n	800413e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80040dc:	4b23      	ldr	r3, [pc, #140]	@ (800416c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80040e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040e8:	d038      	beq.n	800415c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80040ea:	4b20      	ldr	r3, [pc, #128]	@ (800416c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80040f2:	4a1e      	ldr	r2, [pc, #120]	@ (800416c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040f4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80040f8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80040fa:	4b1d      	ldr	r3, [pc, #116]	@ (8004170 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2232      	movs	r2, #50	@ 0x32
 8004100:	fb02 f303 	mul.w	r3, r2, r3
 8004104:	4a1b      	ldr	r2, [pc, #108]	@ (8004174 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004106:	fba2 2303 	umull	r2, r3, r2, r3
 800410a:	0c9b      	lsrs	r3, r3, #18
 800410c:	3301      	adds	r3, #1
 800410e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004110:	e002      	b.n	8004118 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	3b01      	subs	r3, #1
 8004116:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004118:	4b14      	ldr	r3, [pc, #80]	@ (800416c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800411a:	695b      	ldr	r3, [r3, #20]
 800411c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004120:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004124:	d102      	bne.n	800412c <HAL_PWREx_ControlVoltageScaling+0x60>
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d1f2      	bne.n	8004112 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800412c:	4b0f      	ldr	r3, [pc, #60]	@ (800416c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800412e:	695b      	ldr	r3, [r3, #20]
 8004130:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004134:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004138:	d110      	bne.n	800415c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e00f      	b.n	800415e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800413e:	4b0b      	ldr	r3, [pc, #44]	@ (800416c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004146:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800414a:	d007      	beq.n	800415c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800414c:	4b07      	ldr	r3, [pc, #28]	@ (800416c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004154:	4a05      	ldr	r2, [pc, #20]	@ (800416c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004156:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800415a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800415c:	2300      	movs	r3, #0
}
 800415e:	4618      	mov	r0, r3
 8004160:	3714      	adds	r7, #20
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	40007000 	.word	0x40007000
 8004170:	20000000 	.word	0x20000000
 8004174:	431bde83 	.word	0x431bde83

08004178 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b088      	sub	sp, #32
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d101      	bne.n	800418a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e3ca      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800418a:	4b97      	ldr	r3, [pc, #604]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	f003 030c 	and.w	r3, r3, #12
 8004192:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004194:	4b94      	ldr	r3, [pc, #592]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	f003 0303 	and.w	r3, r3, #3
 800419c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 0310 	and.w	r3, r3, #16
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	f000 80e4 	beq.w	8004374 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80041ac:	69bb      	ldr	r3, [r7, #24]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d007      	beq.n	80041c2 <HAL_RCC_OscConfig+0x4a>
 80041b2:	69bb      	ldr	r3, [r7, #24]
 80041b4:	2b0c      	cmp	r3, #12
 80041b6:	f040 808b 	bne.w	80042d0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	2b01      	cmp	r3, #1
 80041be:	f040 8087 	bne.w	80042d0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80041c2:	4b89      	ldr	r3, [pc, #548]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 0302 	and.w	r3, r3, #2
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d005      	beq.n	80041da <HAL_RCC_OscConfig+0x62>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	699b      	ldr	r3, [r3, #24]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d101      	bne.n	80041da <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e3a2      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6a1a      	ldr	r2, [r3, #32]
 80041de:	4b82      	ldr	r3, [pc, #520]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f003 0308 	and.w	r3, r3, #8
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d004      	beq.n	80041f4 <HAL_RCC_OscConfig+0x7c>
 80041ea:	4b7f      	ldr	r3, [pc, #508]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041f2:	e005      	b.n	8004200 <HAL_RCC_OscConfig+0x88>
 80041f4:	4b7c      	ldr	r3, [pc, #496]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 80041f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041fa:	091b      	lsrs	r3, r3, #4
 80041fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004200:	4293      	cmp	r3, r2
 8004202:	d223      	bcs.n	800424c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6a1b      	ldr	r3, [r3, #32]
 8004208:	4618      	mov	r0, r3
 800420a:	f000 fd1d 	bl	8004c48 <RCC_SetFlashLatencyFromMSIRange>
 800420e:	4603      	mov	r3, r0
 8004210:	2b00      	cmp	r3, #0
 8004212:	d001      	beq.n	8004218 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	e383      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004218:	4b73      	ldr	r3, [pc, #460]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a72      	ldr	r2, [pc, #456]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 800421e:	f043 0308 	orr.w	r3, r3, #8
 8004222:	6013      	str	r3, [r2, #0]
 8004224:	4b70      	ldr	r3, [pc, #448]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a1b      	ldr	r3, [r3, #32]
 8004230:	496d      	ldr	r1, [pc, #436]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 8004232:	4313      	orrs	r3, r2
 8004234:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004236:	4b6c      	ldr	r3, [pc, #432]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	69db      	ldr	r3, [r3, #28]
 8004242:	021b      	lsls	r3, r3, #8
 8004244:	4968      	ldr	r1, [pc, #416]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 8004246:	4313      	orrs	r3, r2
 8004248:	604b      	str	r3, [r1, #4]
 800424a:	e025      	b.n	8004298 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800424c:	4b66      	ldr	r3, [pc, #408]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a65      	ldr	r2, [pc, #404]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 8004252:	f043 0308 	orr.w	r3, r3, #8
 8004256:	6013      	str	r3, [r2, #0]
 8004258:	4b63      	ldr	r3, [pc, #396]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a1b      	ldr	r3, [r3, #32]
 8004264:	4960      	ldr	r1, [pc, #384]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 8004266:	4313      	orrs	r3, r2
 8004268:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800426a:	4b5f      	ldr	r3, [pc, #380]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	69db      	ldr	r3, [r3, #28]
 8004276:	021b      	lsls	r3, r3, #8
 8004278:	495b      	ldr	r1, [pc, #364]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 800427a:	4313      	orrs	r3, r2
 800427c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d109      	bne.n	8004298 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6a1b      	ldr	r3, [r3, #32]
 8004288:	4618      	mov	r0, r3
 800428a:	f000 fcdd 	bl	8004c48 <RCC_SetFlashLatencyFromMSIRange>
 800428e:	4603      	mov	r3, r0
 8004290:	2b00      	cmp	r3, #0
 8004292:	d001      	beq.n	8004298 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	e343      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004298:	f000 fc4a 	bl	8004b30 <HAL_RCC_GetSysClockFreq>
 800429c:	4602      	mov	r2, r0
 800429e:	4b52      	ldr	r3, [pc, #328]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	091b      	lsrs	r3, r3, #4
 80042a4:	f003 030f 	and.w	r3, r3, #15
 80042a8:	4950      	ldr	r1, [pc, #320]	@ (80043ec <HAL_RCC_OscConfig+0x274>)
 80042aa:	5ccb      	ldrb	r3, [r1, r3]
 80042ac:	f003 031f 	and.w	r3, r3, #31
 80042b0:	fa22 f303 	lsr.w	r3, r2, r3
 80042b4:	4a4e      	ldr	r2, [pc, #312]	@ (80043f0 <HAL_RCC_OscConfig+0x278>)
 80042b6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80042b8:	4b4e      	ldr	r3, [pc, #312]	@ (80043f4 <HAL_RCC_OscConfig+0x27c>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4618      	mov	r0, r3
 80042be:	f7fd fdcf 	bl	8001e60 <HAL_InitTick>
 80042c2:	4603      	mov	r3, r0
 80042c4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80042c6:	7bfb      	ldrb	r3, [r7, #15]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d052      	beq.n	8004372 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80042cc:	7bfb      	ldrb	r3, [r7, #15]
 80042ce:	e327      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	699b      	ldr	r3, [r3, #24]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d032      	beq.n	800433e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80042d8:	4b43      	ldr	r3, [pc, #268]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a42      	ldr	r2, [pc, #264]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 80042de:	f043 0301 	orr.w	r3, r3, #1
 80042e2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80042e4:	f7fd fe0c 	bl	8001f00 <HAL_GetTick>
 80042e8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042ea:	e008      	b.n	80042fe <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80042ec:	f7fd fe08 	bl	8001f00 <HAL_GetTick>
 80042f0:	4602      	mov	r2, r0
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d901      	bls.n	80042fe <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80042fa:	2303      	movs	r3, #3
 80042fc:	e310      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042fe:	4b3a      	ldr	r3, [pc, #232]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0302 	and.w	r3, r3, #2
 8004306:	2b00      	cmp	r3, #0
 8004308:	d0f0      	beq.n	80042ec <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800430a:	4b37      	ldr	r3, [pc, #220]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a36      	ldr	r2, [pc, #216]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 8004310:	f043 0308 	orr.w	r3, r3, #8
 8004314:	6013      	str	r3, [r2, #0]
 8004316:	4b34      	ldr	r3, [pc, #208]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6a1b      	ldr	r3, [r3, #32]
 8004322:	4931      	ldr	r1, [pc, #196]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 8004324:	4313      	orrs	r3, r2
 8004326:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004328:	4b2f      	ldr	r3, [pc, #188]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	69db      	ldr	r3, [r3, #28]
 8004334:	021b      	lsls	r3, r3, #8
 8004336:	492c      	ldr	r1, [pc, #176]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 8004338:	4313      	orrs	r3, r2
 800433a:	604b      	str	r3, [r1, #4]
 800433c:	e01a      	b.n	8004374 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800433e:	4b2a      	ldr	r3, [pc, #168]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a29      	ldr	r2, [pc, #164]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 8004344:	f023 0301 	bic.w	r3, r3, #1
 8004348:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800434a:	f7fd fdd9 	bl	8001f00 <HAL_GetTick>
 800434e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004350:	e008      	b.n	8004364 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004352:	f7fd fdd5 	bl	8001f00 <HAL_GetTick>
 8004356:	4602      	mov	r2, r0
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	1ad3      	subs	r3, r2, r3
 800435c:	2b02      	cmp	r3, #2
 800435e:	d901      	bls.n	8004364 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004360:	2303      	movs	r3, #3
 8004362:	e2dd      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004364:	4b20      	ldr	r3, [pc, #128]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0302 	and.w	r3, r3, #2
 800436c:	2b00      	cmp	r3, #0
 800436e:	d1f0      	bne.n	8004352 <HAL_RCC_OscConfig+0x1da>
 8004370:	e000      	b.n	8004374 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004372:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0301 	and.w	r3, r3, #1
 800437c:	2b00      	cmp	r3, #0
 800437e:	d074      	beq.n	800446a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	2b08      	cmp	r3, #8
 8004384:	d005      	beq.n	8004392 <HAL_RCC_OscConfig+0x21a>
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	2b0c      	cmp	r3, #12
 800438a:	d10e      	bne.n	80043aa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	2b03      	cmp	r3, #3
 8004390:	d10b      	bne.n	80043aa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004392:	4b15      	ldr	r3, [pc, #84]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800439a:	2b00      	cmp	r3, #0
 800439c:	d064      	beq.n	8004468 <HAL_RCC_OscConfig+0x2f0>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d160      	bne.n	8004468 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e2ba      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043b2:	d106      	bne.n	80043c2 <HAL_RCC_OscConfig+0x24a>
 80043b4:	4b0c      	ldr	r3, [pc, #48]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a0b      	ldr	r2, [pc, #44]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 80043ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043be:	6013      	str	r3, [r2, #0]
 80043c0:	e026      	b.n	8004410 <HAL_RCC_OscConfig+0x298>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043ca:	d115      	bne.n	80043f8 <HAL_RCC_OscConfig+0x280>
 80043cc:	4b06      	ldr	r3, [pc, #24]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a05      	ldr	r2, [pc, #20]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 80043d2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043d6:	6013      	str	r3, [r2, #0]
 80043d8:	4b03      	ldr	r3, [pc, #12]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a02      	ldr	r2, [pc, #8]	@ (80043e8 <HAL_RCC_OscConfig+0x270>)
 80043de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043e2:	6013      	str	r3, [r2, #0]
 80043e4:	e014      	b.n	8004410 <HAL_RCC_OscConfig+0x298>
 80043e6:	bf00      	nop
 80043e8:	40021000 	.word	0x40021000
 80043ec:	0800a5f8 	.word	0x0800a5f8
 80043f0:	20000000 	.word	0x20000000
 80043f4:	20000004 	.word	0x20000004
 80043f8:	4ba0      	ldr	r3, [pc, #640]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a9f      	ldr	r2, [pc, #636]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 80043fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004402:	6013      	str	r3, [r2, #0]
 8004404:	4b9d      	ldr	r3, [pc, #628]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a9c      	ldr	r2, [pc, #624]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 800440a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800440e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d013      	beq.n	8004440 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004418:	f7fd fd72 	bl	8001f00 <HAL_GetTick>
 800441c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800441e:	e008      	b.n	8004432 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004420:	f7fd fd6e 	bl	8001f00 <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	2b64      	cmp	r3, #100	@ 0x64
 800442c:	d901      	bls.n	8004432 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	e276      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004432:	4b92      	ldr	r3, [pc, #584]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d0f0      	beq.n	8004420 <HAL_RCC_OscConfig+0x2a8>
 800443e:	e014      	b.n	800446a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004440:	f7fd fd5e 	bl	8001f00 <HAL_GetTick>
 8004444:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004446:	e008      	b.n	800445a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004448:	f7fd fd5a 	bl	8001f00 <HAL_GetTick>
 800444c:	4602      	mov	r2, r0
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	2b64      	cmp	r3, #100	@ 0x64
 8004454:	d901      	bls.n	800445a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e262      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800445a:	4b88      	ldr	r3, [pc, #544]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004462:	2b00      	cmp	r3, #0
 8004464:	d1f0      	bne.n	8004448 <HAL_RCC_OscConfig+0x2d0>
 8004466:	e000      	b.n	800446a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004468:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0302 	and.w	r3, r3, #2
 8004472:	2b00      	cmp	r3, #0
 8004474:	d060      	beq.n	8004538 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004476:	69bb      	ldr	r3, [r7, #24]
 8004478:	2b04      	cmp	r3, #4
 800447a:	d005      	beq.n	8004488 <HAL_RCC_OscConfig+0x310>
 800447c:	69bb      	ldr	r3, [r7, #24]
 800447e:	2b0c      	cmp	r3, #12
 8004480:	d119      	bne.n	80044b6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	2b02      	cmp	r3, #2
 8004486:	d116      	bne.n	80044b6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004488:	4b7c      	ldr	r3, [pc, #496]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004490:	2b00      	cmp	r3, #0
 8004492:	d005      	beq.n	80044a0 <HAL_RCC_OscConfig+0x328>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d101      	bne.n	80044a0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e23f      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044a0:	4b76      	ldr	r3, [pc, #472]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	691b      	ldr	r3, [r3, #16]
 80044ac:	061b      	lsls	r3, r3, #24
 80044ae:	4973      	ldr	r1, [pc, #460]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044b4:	e040      	b.n	8004538 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d023      	beq.n	8004506 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044be:	4b6f      	ldr	r3, [pc, #444]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a6e      	ldr	r2, [pc, #440]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 80044c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ca:	f7fd fd19 	bl	8001f00 <HAL_GetTick>
 80044ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044d0:	e008      	b.n	80044e4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044d2:	f7fd fd15 	bl	8001f00 <HAL_GetTick>
 80044d6:	4602      	mov	r2, r0
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	1ad3      	subs	r3, r2, r3
 80044dc:	2b02      	cmp	r3, #2
 80044de:	d901      	bls.n	80044e4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80044e0:	2303      	movs	r3, #3
 80044e2:	e21d      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044e4:	4b65      	ldr	r3, [pc, #404]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d0f0      	beq.n	80044d2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044f0:	4b62      	ldr	r3, [pc, #392]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	691b      	ldr	r3, [r3, #16]
 80044fc:	061b      	lsls	r3, r3, #24
 80044fe:	495f      	ldr	r1, [pc, #380]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 8004500:	4313      	orrs	r3, r2
 8004502:	604b      	str	r3, [r1, #4]
 8004504:	e018      	b.n	8004538 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004506:	4b5d      	ldr	r3, [pc, #372]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a5c      	ldr	r2, [pc, #368]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 800450c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004510:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004512:	f7fd fcf5 	bl	8001f00 <HAL_GetTick>
 8004516:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004518:	e008      	b.n	800452c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800451a:	f7fd fcf1 	bl	8001f00 <HAL_GetTick>
 800451e:	4602      	mov	r2, r0
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	1ad3      	subs	r3, r2, r3
 8004524:	2b02      	cmp	r3, #2
 8004526:	d901      	bls.n	800452c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004528:	2303      	movs	r3, #3
 800452a:	e1f9      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800452c:	4b53      	ldr	r3, [pc, #332]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004534:	2b00      	cmp	r3, #0
 8004536:	d1f0      	bne.n	800451a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0308 	and.w	r3, r3, #8
 8004540:	2b00      	cmp	r3, #0
 8004542:	d03c      	beq.n	80045be <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	695b      	ldr	r3, [r3, #20]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d01c      	beq.n	8004586 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800454c:	4b4b      	ldr	r3, [pc, #300]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 800454e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004552:	4a4a      	ldr	r2, [pc, #296]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 8004554:	f043 0301 	orr.w	r3, r3, #1
 8004558:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800455c:	f7fd fcd0 	bl	8001f00 <HAL_GetTick>
 8004560:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004562:	e008      	b.n	8004576 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004564:	f7fd fccc 	bl	8001f00 <HAL_GetTick>
 8004568:	4602      	mov	r2, r0
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	2b02      	cmp	r3, #2
 8004570:	d901      	bls.n	8004576 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004572:	2303      	movs	r3, #3
 8004574:	e1d4      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004576:	4b41      	ldr	r3, [pc, #260]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 8004578:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800457c:	f003 0302 	and.w	r3, r3, #2
 8004580:	2b00      	cmp	r3, #0
 8004582:	d0ef      	beq.n	8004564 <HAL_RCC_OscConfig+0x3ec>
 8004584:	e01b      	b.n	80045be <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004586:	4b3d      	ldr	r3, [pc, #244]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 8004588:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800458c:	4a3b      	ldr	r2, [pc, #236]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 800458e:	f023 0301 	bic.w	r3, r3, #1
 8004592:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004596:	f7fd fcb3 	bl	8001f00 <HAL_GetTick>
 800459a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800459c:	e008      	b.n	80045b0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800459e:	f7fd fcaf 	bl	8001f00 <HAL_GetTick>
 80045a2:	4602      	mov	r2, r0
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	1ad3      	subs	r3, r2, r3
 80045a8:	2b02      	cmp	r3, #2
 80045aa:	d901      	bls.n	80045b0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80045ac:	2303      	movs	r3, #3
 80045ae:	e1b7      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80045b0:	4b32      	ldr	r3, [pc, #200]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 80045b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045b6:	f003 0302 	and.w	r3, r3, #2
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d1ef      	bne.n	800459e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0304 	and.w	r3, r3, #4
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	f000 80a6 	beq.w	8004718 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045cc:	2300      	movs	r3, #0
 80045ce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80045d0:	4b2a      	ldr	r3, [pc, #168]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 80045d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d10d      	bne.n	80045f8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045dc:	4b27      	ldr	r3, [pc, #156]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 80045de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045e0:	4a26      	ldr	r2, [pc, #152]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 80045e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80045e8:	4b24      	ldr	r3, [pc, #144]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 80045ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045f0:	60bb      	str	r3, [r7, #8]
 80045f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045f4:	2301      	movs	r3, #1
 80045f6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045f8:	4b21      	ldr	r3, [pc, #132]	@ (8004680 <HAL_RCC_OscConfig+0x508>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004600:	2b00      	cmp	r3, #0
 8004602:	d118      	bne.n	8004636 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004604:	4b1e      	ldr	r3, [pc, #120]	@ (8004680 <HAL_RCC_OscConfig+0x508>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a1d      	ldr	r2, [pc, #116]	@ (8004680 <HAL_RCC_OscConfig+0x508>)
 800460a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800460e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004610:	f7fd fc76 	bl	8001f00 <HAL_GetTick>
 8004614:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004616:	e008      	b.n	800462a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004618:	f7fd fc72 	bl	8001f00 <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	2b02      	cmp	r3, #2
 8004624:	d901      	bls.n	800462a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004626:	2303      	movs	r3, #3
 8004628:	e17a      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800462a:	4b15      	ldr	r3, [pc, #84]	@ (8004680 <HAL_RCC_OscConfig+0x508>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004632:	2b00      	cmp	r3, #0
 8004634:	d0f0      	beq.n	8004618 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	2b01      	cmp	r3, #1
 800463c:	d108      	bne.n	8004650 <HAL_RCC_OscConfig+0x4d8>
 800463e:	4b0f      	ldr	r3, [pc, #60]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 8004640:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004644:	4a0d      	ldr	r2, [pc, #52]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 8004646:	f043 0301 	orr.w	r3, r3, #1
 800464a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800464e:	e029      	b.n	80046a4 <HAL_RCC_OscConfig+0x52c>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	2b05      	cmp	r3, #5
 8004656:	d115      	bne.n	8004684 <HAL_RCC_OscConfig+0x50c>
 8004658:	4b08      	ldr	r3, [pc, #32]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 800465a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800465e:	4a07      	ldr	r2, [pc, #28]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 8004660:	f043 0304 	orr.w	r3, r3, #4
 8004664:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004668:	4b04      	ldr	r3, [pc, #16]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 800466a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800466e:	4a03      	ldr	r2, [pc, #12]	@ (800467c <HAL_RCC_OscConfig+0x504>)
 8004670:	f043 0301 	orr.w	r3, r3, #1
 8004674:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004678:	e014      	b.n	80046a4 <HAL_RCC_OscConfig+0x52c>
 800467a:	bf00      	nop
 800467c:	40021000 	.word	0x40021000
 8004680:	40007000 	.word	0x40007000
 8004684:	4b9c      	ldr	r3, [pc, #624]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 8004686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800468a:	4a9b      	ldr	r2, [pc, #620]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 800468c:	f023 0301 	bic.w	r3, r3, #1
 8004690:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004694:	4b98      	ldr	r3, [pc, #608]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 8004696:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800469a:	4a97      	ldr	r2, [pc, #604]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 800469c:	f023 0304 	bic.w	r3, r3, #4
 80046a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d016      	beq.n	80046da <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046ac:	f7fd fc28 	bl	8001f00 <HAL_GetTick>
 80046b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046b2:	e00a      	b.n	80046ca <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046b4:	f7fd fc24 	bl	8001f00 <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d901      	bls.n	80046ca <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e12a      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046ca:	4b8b      	ldr	r3, [pc, #556]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 80046cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046d0:	f003 0302 	and.w	r3, r3, #2
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d0ed      	beq.n	80046b4 <HAL_RCC_OscConfig+0x53c>
 80046d8:	e015      	b.n	8004706 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046da:	f7fd fc11 	bl	8001f00 <HAL_GetTick>
 80046de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046e0:	e00a      	b.n	80046f8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046e2:	f7fd fc0d 	bl	8001f00 <HAL_GetTick>
 80046e6:	4602      	mov	r2, r0
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	1ad3      	subs	r3, r2, r3
 80046ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d901      	bls.n	80046f8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80046f4:	2303      	movs	r3, #3
 80046f6:	e113      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046f8:	4b7f      	ldr	r3, [pc, #508]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 80046fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046fe:	f003 0302 	and.w	r3, r3, #2
 8004702:	2b00      	cmp	r3, #0
 8004704:	d1ed      	bne.n	80046e2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004706:	7ffb      	ldrb	r3, [r7, #31]
 8004708:	2b01      	cmp	r3, #1
 800470a:	d105      	bne.n	8004718 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800470c:	4b7a      	ldr	r3, [pc, #488]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 800470e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004710:	4a79      	ldr	r2, [pc, #484]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 8004712:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004716:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800471c:	2b00      	cmp	r3, #0
 800471e:	f000 80fe 	beq.w	800491e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004726:	2b02      	cmp	r3, #2
 8004728:	f040 80d0 	bne.w	80048cc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800472c:	4b72      	ldr	r3, [pc, #456]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	f003 0203 	and.w	r2, r3, #3
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800473c:	429a      	cmp	r2, r3
 800473e:	d130      	bne.n	80047a2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800474a:	3b01      	subs	r3, #1
 800474c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800474e:	429a      	cmp	r2, r3
 8004750:	d127      	bne.n	80047a2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800475c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800475e:	429a      	cmp	r2, r3
 8004760:	d11f      	bne.n	80047a2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004768:	687a      	ldr	r2, [r7, #4]
 800476a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800476c:	2a07      	cmp	r2, #7
 800476e:	bf14      	ite	ne
 8004770:	2201      	movne	r2, #1
 8004772:	2200      	moveq	r2, #0
 8004774:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004776:	4293      	cmp	r3, r2
 8004778:	d113      	bne.n	80047a2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004784:	085b      	lsrs	r3, r3, #1
 8004786:	3b01      	subs	r3, #1
 8004788:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800478a:	429a      	cmp	r2, r3
 800478c:	d109      	bne.n	80047a2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004798:	085b      	lsrs	r3, r3, #1
 800479a:	3b01      	subs	r3, #1
 800479c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800479e:	429a      	cmp	r2, r3
 80047a0:	d06e      	beq.n	8004880 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80047a2:	69bb      	ldr	r3, [r7, #24]
 80047a4:	2b0c      	cmp	r3, #12
 80047a6:	d069      	beq.n	800487c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80047a8:	4b53      	ldr	r3, [pc, #332]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d105      	bne.n	80047c0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80047b4:	4b50      	ldr	r3, [pc, #320]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d001      	beq.n	80047c4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e0ad      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80047c4:	4b4c      	ldr	r3, [pc, #304]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a4b      	ldr	r2, [pc, #300]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 80047ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80047ce:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80047d0:	f7fd fb96 	bl	8001f00 <HAL_GetTick>
 80047d4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047d6:	e008      	b.n	80047ea <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047d8:	f7fd fb92 	bl	8001f00 <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	2b02      	cmp	r3, #2
 80047e4:	d901      	bls.n	80047ea <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e09a      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047ea:	4b43      	ldr	r3, [pc, #268]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d1f0      	bne.n	80047d8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047f6:	4b40      	ldr	r3, [pc, #256]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 80047f8:	68da      	ldr	r2, [r3, #12]
 80047fa:	4b40      	ldr	r3, [pc, #256]	@ (80048fc <HAL_RCC_OscConfig+0x784>)
 80047fc:	4013      	ands	r3, r2
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004806:	3a01      	subs	r2, #1
 8004808:	0112      	lsls	r2, r2, #4
 800480a:	4311      	orrs	r1, r2
 800480c:	687a      	ldr	r2, [r7, #4]
 800480e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004810:	0212      	lsls	r2, r2, #8
 8004812:	4311      	orrs	r1, r2
 8004814:	687a      	ldr	r2, [r7, #4]
 8004816:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004818:	0852      	lsrs	r2, r2, #1
 800481a:	3a01      	subs	r2, #1
 800481c:	0552      	lsls	r2, r2, #21
 800481e:	4311      	orrs	r1, r2
 8004820:	687a      	ldr	r2, [r7, #4]
 8004822:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004824:	0852      	lsrs	r2, r2, #1
 8004826:	3a01      	subs	r2, #1
 8004828:	0652      	lsls	r2, r2, #25
 800482a:	4311      	orrs	r1, r2
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004830:	0912      	lsrs	r2, r2, #4
 8004832:	0452      	lsls	r2, r2, #17
 8004834:	430a      	orrs	r2, r1
 8004836:	4930      	ldr	r1, [pc, #192]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 8004838:	4313      	orrs	r3, r2
 800483a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800483c:	4b2e      	ldr	r3, [pc, #184]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a2d      	ldr	r2, [pc, #180]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 8004842:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004846:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004848:	4b2b      	ldr	r3, [pc, #172]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	4a2a      	ldr	r2, [pc, #168]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 800484e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004852:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004854:	f7fd fb54 	bl	8001f00 <HAL_GetTick>
 8004858:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800485a:	e008      	b.n	800486e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800485c:	f7fd fb50 	bl	8001f00 <HAL_GetTick>
 8004860:	4602      	mov	r2, r0
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	2b02      	cmp	r3, #2
 8004868:	d901      	bls.n	800486e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800486a:	2303      	movs	r3, #3
 800486c:	e058      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800486e:	4b22      	ldr	r3, [pc, #136]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d0f0      	beq.n	800485c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800487a:	e050      	b.n	800491e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e04f      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004880:	4b1d      	ldr	r3, [pc, #116]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004888:	2b00      	cmp	r3, #0
 800488a:	d148      	bne.n	800491e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800488c:	4b1a      	ldr	r3, [pc, #104]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a19      	ldr	r2, [pc, #100]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 8004892:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004896:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004898:	4b17      	ldr	r3, [pc, #92]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 800489a:	68db      	ldr	r3, [r3, #12]
 800489c:	4a16      	ldr	r2, [pc, #88]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 800489e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048a2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80048a4:	f7fd fb2c 	bl	8001f00 <HAL_GetTick>
 80048a8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048aa:	e008      	b.n	80048be <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048ac:	f7fd fb28 	bl	8001f00 <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d901      	bls.n	80048be <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e030      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048be:	4b0e      	ldr	r3, [pc, #56]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d0f0      	beq.n	80048ac <HAL_RCC_OscConfig+0x734>
 80048ca:	e028      	b.n	800491e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80048cc:	69bb      	ldr	r3, [r7, #24]
 80048ce:	2b0c      	cmp	r3, #12
 80048d0:	d023      	beq.n	800491a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048d2:	4b09      	ldr	r3, [pc, #36]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a08      	ldr	r2, [pc, #32]	@ (80048f8 <HAL_RCC_OscConfig+0x780>)
 80048d8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048de:	f7fd fb0f 	bl	8001f00 <HAL_GetTick>
 80048e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048e4:	e00c      	b.n	8004900 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048e6:	f7fd fb0b 	bl	8001f00 <HAL_GetTick>
 80048ea:	4602      	mov	r2, r0
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	1ad3      	subs	r3, r2, r3
 80048f0:	2b02      	cmp	r3, #2
 80048f2:	d905      	bls.n	8004900 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80048f4:	2303      	movs	r3, #3
 80048f6:	e013      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
 80048f8:	40021000 	.word	0x40021000
 80048fc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004900:	4b09      	ldr	r3, [pc, #36]	@ (8004928 <HAL_RCC_OscConfig+0x7b0>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004908:	2b00      	cmp	r3, #0
 800490a:	d1ec      	bne.n	80048e6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800490c:	4b06      	ldr	r3, [pc, #24]	@ (8004928 <HAL_RCC_OscConfig+0x7b0>)
 800490e:	68da      	ldr	r2, [r3, #12]
 8004910:	4905      	ldr	r1, [pc, #20]	@ (8004928 <HAL_RCC_OscConfig+0x7b0>)
 8004912:	4b06      	ldr	r3, [pc, #24]	@ (800492c <HAL_RCC_OscConfig+0x7b4>)
 8004914:	4013      	ands	r3, r2
 8004916:	60cb      	str	r3, [r1, #12]
 8004918:	e001      	b.n	800491e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	e000      	b.n	8004920 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800491e:	2300      	movs	r3, #0
}
 8004920:	4618      	mov	r0, r3
 8004922:	3720      	adds	r7, #32
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}
 8004928:	40021000 	.word	0x40021000
 800492c:	feeefffc 	.word	0xfeeefffc

08004930 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b084      	sub	sp, #16
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
 8004938:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d101      	bne.n	8004944 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e0e7      	b.n	8004b14 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004944:	4b75      	ldr	r3, [pc, #468]	@ (8004b1c <HAL_RCC_ClockConfig+0x1ec>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f003 0307 	and.w	r3, r3, #7
 800494c:	683a      	ldr	r2, [r7, #0]
 800494e:	429a      	cmp	r2, r3
 8004950:	d910      	bls.n	8004974 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004952:	4b72      	ldr	r3, [pc, #456]	@ (8004b1c <HAL_RCC_ClockConfig+0x1ec>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f023 0207 	bic.w	r2, r3, #7
 800495a:	4970      	ldr	r1, [pc, #448]	@ (8004b1c <HAL_RCC_ClockConfig+0x1ec>)
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	4313      	orrs	r3, r2
 8004960:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004962:	4b6e      	ldr	r3, [pc, #440]	@ (8004b1c <HAL_RCC_ClockConfig+0x1ec>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 0307 	and.w	r3, r3, #7
 800496a:	683a      	ldr	r2, [r7, #0]
 800496c:	429a      	cmp	r2, r3
 800496e:	d001      	beq.n	8004974 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e0cf      	b.n	8004b14 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f003 0302 	and.w	r3, r3, #2
 800497c:	2b00      	cmp	r3, #0
 800497e:	d010      	beq.n	80049a2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	689a      	ldr	r2, [r3, #8]
 8004984:	4b66      	ldr	r3, [pc, #408]	@ (8004b20 <HAL_RCC_ClockConfig+0x1f0>)
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800498c:	429a      	cmp	r2, r3
 800498e:	d908      	bls.n	80049a2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004990:	4b63      	ldr	r3, [pc, #396]	@ (8004b20 <HAL_RCC_ClockConfig+0x1f0>)
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	4960      	ldr	r1, [pc, #384]	@ (8004b20 <HAL_RCC_ClockConfig+0x1f0>)
 800499e:	4313      	orrs	r3, r2
 80049a0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 0301 	and.w	r3, r3, #1
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d04c      	beq.n	8004a48 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	2b03      	cmp	r3, #3
 80049b4:	d107      	bne.n	80049c6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80049b6:	4b5a      	ldr	r3, [pc, #360]	@ (8004b20 <HAL_RCC_ClockConfig+0x1f0>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d121      	bne.n	8004a06 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e0a6      	b.n	8004b14 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	d107      	bne.n	80049de <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049ce:	4b54      	ldr	r3, [pc, #336]	@ (8004b20 <HAL_RCC_ClockConfig+0x1f0>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d115      	bne.n	8004a06 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e09a      	b.n	8004b14 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d107      	bne.n	80049f6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80049e6:	4b4e      	ldr	r3, [pc, #312]	@ (8004b20 <HAL_RCC_ClockConfig+0x1f0>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 0302 	and.w	r3, r3, #2
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d109      	bne.n	8004a06 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e08e      	b.n	8004b14 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049f6:	4b4a      	ldr	r3, [pc, #296]	@ (8004b20 <HAL_RCC_ClockConfig+0x1f0>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d101      	bne.n	8004a06 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e086      	b.n	8004b14 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004a06:	4b46      	ldr	r3, [pc, #280]	@ (8004b20 <HAL_RCC_ClockConfig+0x1f0>)
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	f023 0203 	bic.w	r2, r3, #3
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	4943      	ldr	r1, [pc, #268]	@ (8004b20 <HAL_RCC_ClockConfig+0x1f0>)
 8004a14:	4313      	orrs	r3, r2
 8004a16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a18:	f7fd fa72 	bl	8001f00 <HAL_GetTick>
 8004a1c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a1e:	e00a      	b.n	8004a36 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a20:	f7fd fa6e 	bl	8001f00 <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d901      	bls.n	8004a36 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e06e      	b.n	8004b14 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a36:	4b3a      	ldr	r3, [pc, #232]	@ (8004b20 <HAL_RCC_ClockConfig+0x1f0>)
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	f003 020c 	and.w	r2, r3, #12
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	009b      	lsls	r3, r3, #2
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d1eb      	bne.n	8004a20 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 0302 	and.w	r3, r3, #2
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d010      	beq.n	8004a76 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	689a      	ldr	r2, [r3, #8]
 8004a58:	4b31      	ldr	r3, [pc, #196]	@ (8004b20 <HAL_RCC_ClockConfig+0x1f0>)
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d208      	bcs.n	8004a76 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a64:	4b2e      	ldr	r3, [pc, #184]	@ (8004b20 <HAL_RCC_ClockConfig+0x1f0>)
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	492b      	ldr	r1, [pc, #172]	@ (8004b20 <HAL_RCC_ClockConfig+0x1f0>)
 8004a72:	4313      	orrs	r3, r2
 8004a74:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004a76:	4b29      	ldr	r3, [pc, #164]	@ (8004b1c <HAL_RCC_ClockConfig+0x1ec>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 0307 	and.w	r3, r3, #7
 8004a7e:	683a      	ldr	r2, [r7, #0]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d210      	bcs.n	8004aa6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a84:	4b25      	ldr	r3, [pc, #148]	@ (8004b1c <HAL_RCC_ClockConfig+0x1ec>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f023 0207 	bic.w	r2, r3, #7
 8004a8c:	4923      	ldr	r1, [pc, #140]	@ (8004b1c <HAL_RCC_ClockConfig+0x1ec>)
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	4313      	orrs	r3, r2
 8004a92:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a94:	4b21      	ldr	r3, [pc, #132]	@ (8004b1c <HAL_RCC_ClockConfig+0x1ec>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 0307 	and.w	r3, r3, #7
 8004a9c:	683a      	ldr	r2, [r7, #0]
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	d001      	beq.n	8004aa6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e036      	b.n	8004b14 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0304 	and.w	r3, r3, #4
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d008      	beq.n	8004ac4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ab2:	4b1b      	ldr	r3, [pc, #108]	@ (8004b20 <HAL_RCC_ClockConfig+0x1f0>)
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	68db      	ldr	r3, [r3, #12]
 8004abe:	4918      	ldr	r1, [pc, #96]	@ (8004b20 <HAL_RCC_ClockConfig+0x1f0>)
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 0308 	and.w	r3, r3, #8
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d009      	beq.n	8004ae4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ad0:	4b13      	ldr	r3, [pc, #76]	@ (8004b20 <HAL_RCC_ClockConfig+0x1f0>)
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	691b      	ldr	r3, [r3, #16]
 8004adc:	00db      	lsls	r3, r3, #3
 8004ade:	4910      	ldr	r1, [pc, #64]	@ (8004b20 <HAL_RCC_ClockConfig+0x1f0>)
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004ae4:	f000 f824 	bl	8004b30 <HAL_RCC_GetSysClockFreq>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	4b0d      	ldr	r3, [pc, #52]	@ (8004b20 <HAL_RCC_ClockConfig+0x1f0>)
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	091b      	lsrs	r3, r3, #4
 8004af0:	f003 030f 	and.w	r3, r3, #15
 8004af4:	490b      	ldr	r1, [pc, #44]	@ (8004b24 <HAL_RCC_ClockConfig+0x1f4>)
 8004af6:	5ccb      	ldrb	r3, [r1, r3]
 8004af8:	f003 031f 	and.w	r3, r3, #31
 8004afc:	fa22 f303 	lsr.w	r3, r2, r3
 8004b00:	4a09      	ldr	r2, [pc, #36]	@ (8004b28 <HAL_RCC_ClockConfig+0x1f8>)
 8004b02:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004b04:	4b09      	ldr	r3, [pc, #36]	@ (8004b2c <HAL_RCC_ClockConfig+0x1fc>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f7fd f9a9 	bl	8001e60 <HAL_InitTick>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	72fb      	strb	r3, [r7, #11]

  return status;
 8004b12:	7afb      	ldrb	r3, [r7, #11]
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3710      	adds	r7, #16
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	40022000 	.word	0x40022000
 8004b20:	40021000 	.word	0x40021000
 8004b24:	0800a5f8 	.word	0x0800a5f8
 8004b28:	20000000 	.word	0x20000000
 8004b2c:	20000004 	.word	0x20000004

08004b30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b089      	sub	sp, #36	@ 0x24
 8004b34:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004b36:	2300      	movs	r3, #0
 8004b38:	61fb      	str	r3, [r7, #28]
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b3e:	4b3e      	ldr	r3, [pc, #248]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	f003 030c 	and.w	r3, r3, #12
 8004b46:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b48:	4b3b      	ldr	r3, [pc, #236]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	f003 0303 	and.w	r3, r3, #3
 8004b50:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d005      	beq.n	8004b64 <HAL_RCC_GetSysClockFreq+0x34>
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	2b0c      	cmp	r3, #12
 8004b5c:	d121      	bne.n	8004ba2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d11e      	bne.n	8004ba2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004b64:	4b34      	ldr	r3, [pc, #208]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 0308 	and.w	r3, r3, #8
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d107      	bne.n	8004b80 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004b70:	4b31      	ldr	r3, [pc, #196]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b76:	0a1b      	lsrs	r3, r3, #8
 8004b78:	f003 030f 	and.w	r3, r3, #15
 8004b7c:	61fb      	str	r3, [r7, #28]
 8004b7e:	e005      	b.n	8004b8c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004b80:	4b2d      	ldr	r3, [pc, #180]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	091b      	lsrs	r3, r3, #4
 8004b86:	f003 030f 	and.w	r3, r3, #15
 8004b8a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004b8c:	4a2b      	ldr	r2, [pc, #172]	@ (8004c3c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b94:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d10d      	bne.n	8004bb8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ba0:	e00a      	b.n	8004bb8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	2b04      	cmp	r3, #4
 8004ba6:	d102      	bne.n	8004bae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004ba8:	4b25      	ldr	r3, [pc, #148]	@ (8004c40 <HAL_RCC_GetSysClockFreq+0x110>)
 8004baa:	61bb      	str	r3, [r7, #24]
 8004bac:	e004      	b.n	8004bb8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	2b08      	cmp	r3, #8
 8004bb2:	d101      	bne.n	8004bb8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004bb4:	4b23      	ldr	r3, [pc, #140]	@ (8004c44 <HAL_RCC_GetSysClockFreq+0x114>)
 8004bb6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	2b0c      	cmp	r3, #12
 8004bbc:	d134      	bne.n	8004c28 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004bbe:	4b1e      	ldr	r3, [pc, #120]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bc0:	68db      	ldr	r3, [r3, #12]
 8004bc2:	f003 0303 	and.w	r3, r3, #3
 8004bc6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	2b02      	cmp	r3, #2
 8004bcc:	d003      	beq.n	8004bd6 <HAL_RCC_GetSysClockFreq+0xa6>
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	2b03      	cmp	r3, #3
 8004bd2:	d003      	beq.n	8004bdc <HAL_RCC_GetSysClockFreq+0xac>
 8004bd4:	e005      	b.n	8004be2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004bd6:	4b1a      	ldr	r3, [pc, #104]	@ (8004c40 <HAL_RCC_GetSysClockFreq+0x110>)
 8004bd8:	617b      	str	r3, [r7, #20]
      break;
 8004bda:	e005      	b.n	8004be8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004bdc:	4b19      	ldr	r3, [pc, #100]	@ (8004c44 <HAL_RCC_GetSysClockFreq+0x114>)
 8004bde:	617b      	str	r3, [r7, #20]
      break;
 8004be0:	e002      	b.n	8004be8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004be2:	69fb      	ldr	r3, [r7, #28]
 8004be4:	617b      	str	r3, [r7, #20]
      break;
 8004be6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004be8:	4b13      	ldr	r3, [pc, #76]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	091b      	lsrs	r3, r3, #4
 8004bee:	f003 0307 	and.w	r3, r3, #7
 8004bf2:	3301      	adds	r3, #1
 8004bf4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004bf6:	4b10      	ldr	r3, [pc, #64]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	0a1b      	lsrs	r3, r3, #8
 8004bfc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c00:	697a      	ldr	r2, [r7, #20]
 8004c02:	fb03 f202 	mul.w	r2, r3, r2
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c0c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004c0e:	4b0a      	ldr	r3, [pc, #40]	@ (8004c38 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	0e5b      	lsrs	r3, r3, #25
 8004c14:	f003 0303 	and.w	r3, r3, #3
 8004c18:	3301      	adds	r3, #1
 8004c1a:	005b      	lsls	r3, r3, #1
 8004c1c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004c1e:	697a      	ldr	r2, [r7, #20]
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c26:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004c28:	69bb      	ldr	r3, [r7, #24]
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3724      	adds	r7, #36	@ 0x24
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c34:	4770      	bx	lr
 8004c36:	bf00      	nop
 8004c38:	40021000 	.word	0x40021000
 8004c3c:	0800a608 	.word	0x0800a608
 8004c40:	00f42400 	.word	0x00f42400
 8004c44:	007a1200 	.word	0x007a1200

08004c48 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b086      	sub	sp, #24
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004c50:	2300      	movs	r3, #0
 8004c52:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004c54:	4b2a      	ldr	r3, [pc, #168]	@ (8004d00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d003      	beq.n	8004c68 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004c60:	f7ff fa26 	bl	80040b0 <HAL_PWREx_GetVoltageRange>
 8004c64:	6178      	str	r0, [r7, #20]
 8004c66:	e014      	b.n	8004c92 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c68:	4b25      	ldr	r3, [pc, #148]	@ (8004d00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c6c:	4a24      	ldr	r2, [pc, #144]	@ (8004d00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c72:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c74:	4b22      	ldr	r3, [pc, #136]	@ (8004d00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c7c:	60fb      	str	r3, [r7, #12]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004c80:	f7ff fa16 	bl	80040b0 <HAL_PWREx_GetVoltageRange>
 8004c84:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004c86:	4b1e      	ldr	r3, [pc, #120]	@ (8004d00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c8a:	4a1d      	ldr	r2, [pc, #116]	@ (8004d00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c90:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c98:	d10b      	bne.n	8004cb2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2b80      	cmp	r3, #128	@ 0x80
 8004c9e:	d919      	bls.n	8004cd4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2ba0      	cmp	r3, #160	@ 0xa0
 8004ca4:	d902      	bls.n	8004cac <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004ca6:	2302      	movs	r3, #2
 8004ca8:	613b      	str	r3, [r7, #16]
 8004caa:	e013      	b.n	8004cd4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004cac:	2301      	movs	r3, #1
 8004cae:	613b      	str	r3, [r7, #16]
 8004cb0:	e010      	b.n	8004cd4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2b80      	cmp	r3, #128	@ 0x80
 8004cb6:	d902      	bls.n	8004cbe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004cb8:	2303      	movs	r3, #3
 8004cba:	613b      	str	r3, [r7, #16]
 8004cbc:	e00a      	b.n	8004cd4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2b80      	cmp	r3, #128	@ 0x80
 8004cc2:	d102      	bne.n	8004cca <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004cc4:	2302      	movs	r3, #2
 8004cc6:	613b      	str	r3, [r7, #16]
 8004cc8:	e004      	b.n	8004cd4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2b70      	cmp	r3, #112	@ 0x70
 8004cce:	d101      	bne.n	8004cd4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8004d04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f023 0207 	bic.w	r2, r3, #7
 8004cdc:	4909      	ldr	r1, [pc, #36]	@ (8004d04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004ce4:	4b07      	ldr	r3, [pc, #28]	@ (8004d04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0307 	and.w	r3, r3, #7
 8004cec:	693a      	ldr	r2, [r7, #16]
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d001      	beq.n	8004cf6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e000      	b.n	8004cf8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004cf6:	2300      	movs	r3, #0
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3718      	adds	r7, #24
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}
 8004d00:	40021000 	.word	0x40021000
 8004d04:	40022000 	.word	0x40022000

08004d08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b086      	sub	sp, #24
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d10:	2300      	movs	r3, #0
 8004d12:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004d14:	2300      	movs	r3, #0
 8004d16:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d041      	beq.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d28:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004d2c:	d02a      	beq.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004d2e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004d32:	d824      	bhi.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004d34:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004d38:	d008      	beq.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004d3a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004d3e:	d81e      	bhi.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d00a      	beq.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004d44:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d48:	d010      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004d4a:	e018      	b.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d4c:	4b86      	ldr	r3, [pc, #536]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	4a85      	ldr	r2, [pc, #532]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d56:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d58:	e015      	b.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	3304      	adds	r3, #4
 8004d5e:	2100      	movs	r1, #0
 8004d60:	4618      	mov	r0, r3
 8004d62:	f000 fabb 	bl	80052dc <RCCEx_PLLSAI1_Config>
 8004d66:	4603      	mov	r3, r0
 8004d68:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d6a:	e00c      	b.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	3320      	adds	r3, #32
 8004d70:	2100      	movs	r1, #0
 8004d72:	4618      	mov	r0, r3
 8004d74:	f000 fba6 	bl	80054c4 <RCCEx_PLLSAI2_Config>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d7c:	e003      	b.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	74fb      	strb	r3, [r7, #19]
      break;
 8004d82:	e000      	b.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004d84:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d86:	7cfb      	ldrb	r3, [r7, #19]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d10b      	bne.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d8c:	4b76      	ldr	r3, [pc, #472]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d92:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d9a:	4973      	ldr	r1, [pc, #460]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004da2:	e001      	b.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004da4:	7cfb      	ldrb	r3, [r7, #19]
 8004da6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d041      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004db8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004dbc:	d02a      	beq.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004dbe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004dc2:	d824      	bhi.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004dc4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004dc8:	d008      	beq.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004dca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004dce:	d81e      	bhi.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d00a      	beq.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004dd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004dd8:	d010      	beq.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004dda:	e018      	b.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004ddc:	4b62      	ldr	r3, [pc, #392]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dde:	68db      	ldr	r3, [r3, #12]
 8004de0:	4a61      	ldr	r2, [pc, #388]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004de2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004de6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004de8:	e015      	b.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	3304      	adds	r3, #4
 8004dee:	2100      	movs	r1, #0
 8004df0:	4618      	mov	r0, r3
 8004df2:	f000 fa73 	bl	80052dc <RCCEx_PLLSAI1_Config>
 8004df6:	4603      	mov	r3, r0
 8004df8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004dfa:	e00c      	b.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	3320      	adds	r3, #32
 8004e00:	2100      	movs	r1, #0
 8004e02:	4618      	mov	r0, r3
 8004e04:	f000 fb5e 	bl	80054c4 <RCCEx_PLLSAI2_Config>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004e0c:	e003      	b.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	74fb      	strb	r3, [r7, #19]
      break;
 8004e12:	e000      	b.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004e14:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e16:	7cfb      	ldrb	r3, [r7, #19]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d10b      	bne.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004e1c:	4b52      	ldr	r3, [pc, #328]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e22:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e2a:	494f      	ldr	r1, [pc, #316]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004e32:	e001      	b.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e34:	7cfb      	ldrb	r3, [r7, #19]
 8004e36:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	f000 80a0 	beq.w	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e46:	2300      	movs	r3, #0
 8004e48:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004e4a:	4b47      	ldr	r3, [pc, #284]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d101      	bne.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004e56:	2301      	movs	r3, #1
 8004e58:	e000      	b.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d00d      	beq.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e60:	4b41      	ldr	r3, [pc, #260]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e64:	4a40      	ldr	r2, [pc, #256]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e6c:	4b3e      	ldr	r3, [pc, #248]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e74:	60bb      	str	r3, [r7, #8]
 8004e76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e7c:	4b3b      	ldr	r3, [pc, #236]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a3a      	ldr	r2, [pc, #232]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e86:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e88:	f7fd f83a 	bl	8001f00 <HAL_GetTick>
 8004e8c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e8e:	e009      	b.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e90:	f7fd f836 	bl	8001f00 <HAL_GetTick>
 8004e94:	4602      	mov	r2, r0
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d902      	bls.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	74fb      	strb	r3, [r7, #19]
        break;
 8004ea2:	e005      	b.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004ea4:	4b31      	ldr	r3, [pc, #196]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d0ef      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004eb0:	7cfb      	ldrb	r3, [r7, #19]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d15c      	bne.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004eb6:	4b2c      	ldr	r3, [pc, #176]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ebc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ec0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d01f      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ece:	697a      	ldr	r2, [r7, #20]
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d019      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004ed4:	4b24      	ldr	r3, [pc, #144]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ede:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004ee0:	4b21      	ldr	r3, [pc, #132]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ee6:	4a20      	ldr	r2, [pc, #128]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ee8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004eec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ef6:	4a1c      	ldr	r2, [pc, #112]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ef8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004efc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004f00:	4a19      	ldr	r2, [pc, #100]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	f003 0301 	and.w	r3, r3, #1
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d016      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f12:	f7fc fff5 	bl	8001f00 <HAL_GetTick>
 8004f16:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f18:	e00b      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f1a:	f7fc fff1 	bl	8001f00 <HAL_GetTick>
 8004f1e:	4602      	mov	r2, r0
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	1ad3      	subs	r3, r2, r3
 8004f24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d902      	bls.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004f2c:	2303      	movs	r3, #3
 8004f2e:	74fb      	strb	r3, [r7, #19]
            break;
 8004f30:	e006      	b.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f32:	4b0d      	ldr	r3, [pc, #52]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f38:	f003 0302 	and.w	r3, r3, #2
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d0ec      	beq.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004f40:	7cfb      	ldrb	r3, [r7, #19]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d10c      	bne.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f46:	4b08      	ldr	r3, [pc, #32]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f4c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f56:	4904      	ldr	r1, [pc, #16]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004f5e:	e009      	b.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f60:	7cfb      	ldrb	r3, [r7, #19]
 8004f62:	74bb      	strb	r3, [r7, #18]
 8004f64:	e006      	b.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004f66:	bf00      	nop
 8004f68:	40021000 	.word	0x40021000
 8004f6c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f70:	7cfb      	ldrb	r3, [r7, #19]
 8004f72:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f74:	7c7b      	ldrb	r3, [r7, #17]
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d105      	bne.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f7a:	4b9e      	ldr	r3, [pc, #632]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f7e:	4a9d      	ldr	r2, [pc, #628]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f84:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d00a      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f92:	4b98      	ldr	r3, [pc, #608]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f98:	f023 0203 	bic.w	r2, r3, #3
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fa0:	4994      	ldr	r1, [pc, #592]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0302 	and.w	r3, r3, #2
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d00a      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004fb4:	4b8f      	ldr	r3, [pc, #572]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fba:	f023 020c 	bic.w	r2, r3, #12
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fc2:	498c      	ldr	r1, [pc, #560]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 0304 	and.w	r3, r3, #4
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d00a      	beq.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004fd6:	4b87      	ldr	r3, [pc, #540]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fdc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe4:	4983      	ldr	r1, [pc, #524]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 0308 	and.w	r3, r3, #8
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d00a      	beq.n	800500e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004ff8:	4b7e      	ldr	r3, [pc, #504]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ffe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005006:	497b      	ldr	r1, [pc, #492]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005008:	4313      	orrs	r3, r2
 800500a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f003 0310 	and.w	r3, r3, #16
 8005016:	2b00      	cmp	r3, #0
 8005018:	d00a      	beq.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800501a:	4b76      	ldr	r3, [pc, #472]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800501c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005020:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005028:	4972      	ldr	r1, [pc, #456]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800502a:	4313      	orrs	r3, r2
 800502c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0320 	and.w	r3, r3, #32
 8005038:	2b00      	cmp	r3, #0
 800503a:	d00a      	beq.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800503c:	4b6d      	ldr	r3, [pc, #436]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800503e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005042:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800504a:	496a      	ldr	r1, [pc, #424]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800504c:	4313      	orrs	r3, r2
 800504e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800505a:	2b00      	cmp	r3, #0
 800505c:	d00a      	beq.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800505e:	4b65      	ldr	r3, [pc, #404]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005060:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005064:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800506c:	4961      	ldr	r1, [pc, #388]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800506e:	4313      	orrs	r3, r2
 8005070:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800507c:	2b00      	cmp	r3, #0
 800507e:	d00a      	beq.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005080:	4b5c      	ldr	r3, [pc, #368]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005082:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005086:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800508e:	4959      	ldr	r1, [pc, #356]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005090:	4313      	orrs	r3, r2
 8005092:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d00a      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80050a2:	4b54      	ldr	r3, [pc, #336]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050a8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050b0:	4950      	ldr	r1, [pc, #320]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050b2:	4313      	orrs	r3, r2
 80050b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d00a      	beq.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80050c4:	4b4b      	ldr	r3, [pc, #300]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050ca:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050d2:	4948      	ldr	r1, [pc, #288]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050d4:	4313      	orrs	r3, r2
 80050d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d00a      	beq.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80050e6:	4b43      	ldr	r3, [pc, #268]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050ec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050f4:	493f      	ldr	r1, [pc, #252]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050f6:	4313      	orrs	r3, r2
 80050f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005104:	2b00      	cmp	r3, #0
 8005106:	d028      	beq.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005108:	4b3a      	ldr	r3, [pc, #232]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800510a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800510e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005116:	4937      	ldr	r1, [pc, #220]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005118:	4313      	orrs	r3, r2
 800511a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005122:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005126:	d106      	bne.n	8005136 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005128:	4b32      	ldr	r3, [pc, #200]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	4a31      	ldr	r2, [pc, #196]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800512e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005132:	60d3      	str	r3, [r2, #12]
 8005134:	e011      	b.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800513a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800513e:	d10c      	bne.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	3304      	adds	r3, #4
 8005144:	2101      	movs	r1, #1
 8005146:	4618      	mov	r0, r3
 8005148:	f000 f8c8 	bl	80052dc <RCCEx_PLLSAI1_Config>
 800514c:	4603      	mov	r3, r0
 800514e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005150:	7cfb      	ldrb	r3, [r7, #19]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d001      	beq.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005156:	7cfb      	ldrb	r3, [r7, #19]
 8005158:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d028      	beq.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005166:	4b23      	ldr	r3, [pc, #140]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800516c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005174:	491f      	ldr	r1, [pc, #124]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005176:	4313      	orrs	r3, r2
 8005178:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005180:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005184:	d106      	bne.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005186:	4b1b      	ldr	r3, [pc, #108]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005188:	68db      	ldr	r3, [r3, #12]
 800518a:	4a1a      	ldr	r2, [pc, #104]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800518c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005190:	60d3      	str	r3, [r2, #12]
 8005192:	e011      	b.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005198:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800519c:	d10c      	bne.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	3304      	adds	r3, #4
 80051a2:	2101      	movs	r1, #1
 80051a4:	4618      	mov	r0, r3
 80051a6:	f000 f899 	bl	80052dc <RCCEx_PLLSAI1_Config>
 80051aa:	4603      	mov	r3, r0
 80051ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051ae:	7cfb      	ldrb	r3, [r7, #19]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d001      	beq.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80051b4:	7cfb      	ldrb	r3, [r7, #19]
 80051b6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d02b      	beq.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80051c4:	4b0b      	ldr	r3, [pc, #44]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051d2:	4908      	ldr	r1, [pc, #32]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051d4:	4313      	orrs	r3, r2
 80051d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051e2:	d109      	bne.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051e4:	4b03      	ldr	r3, [pc, #12]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	4a02      	ldr	r2, [pc, #8]	@ (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051ee:	60d3      	str	r3, [r2, #12]
 80051f0:	e014      	b.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x514>
 80051f2:	bf00      	nop
 80051f4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005200:	d10c      	bne.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	3304      	adds	r3, #4
 8005206:	2101      	movs	r1, #1
 8005208:	4618      	mov	r0, r3
 800520a:	f000 f867 	bl	80052dc <RCCEx_PLLSAI1_Config>
 800520e:	4603      	mov	r3, r0
 8005210:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005212:	7cfb      	ldrb	r3, [r7, #19]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d001      	beq.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005218:	7cfb      	ldrb	r3, [r7, #19]
 800521a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005224:	2b00      	cmp	r3, #0
 8005226:	d02f      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005228:	4b2b      	ldr	r3, [pc, #172]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800522a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800522e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005236:	4928      	ldr	r1, [pc, #160]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005238:	4313      	orrs	r3, r2
 800523a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005242:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005246:	d10d      	bne.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	3304      	adds	r3, #4
 800524c:	2102      	movs	r1, #2
 800524e:	4618      	mov	r0, r3
 8005250:	f000 f844 	bl	80052dc <RCCEx_PLLSAI1_Config>
 8005254:	4603      	mov	r3, r0
 8005256:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005258:	7cfb      	ldrb	r3, [r7, #19]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d014      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800525e:	7cfb      	ldrb	r3, [r7, #19]
 8005260:	74bb      	strb	r3, [r7, #18]
 8005262:	e011      	b.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005268:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800526c:	d10c      	bne.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	3320      	adds	r3, #32
 8005272:	2102      	movs	r1, #2
 8005274:	4618      	mov	r0, r3
 8005276:	f000 f925 	bl	80054c4 <RCCEx_PLLSAI2_Config>
 800527a:	4603      	mov	r3, r0
 800527c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800527e:	7cfb      	ldrb	r3, [r7, #19]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d001      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005284:	7cfb      	ldrb	r3, [r7, #19]
 8005286:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005290:	2b00      	cmp	r3, #0
 8005292:	d00a      	beq.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005294:	4b10      	ldr	r3, [pc, #64]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800529a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80052a2:	490d      	ldr	r1, [pc, #52]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80052a4:	4313      	orrs	r3, r2
 80052a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d00b      	beq.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80052b6:	4b08      	ldr	r3, [pc, #32]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80052b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052bc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052c6:	4904      	ldr	r1, [pc, #16]	@ (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80052c8:	4313      	orrs	r3, r2
 80052ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80052ce:	7cbb      	ldrb	r3, [r7, #18]
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	3718      	adds	r7, #24
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}
 80052d8:	40021000 	.word	0x40021000

080052dc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80052e6:	2300      	movs	r3, #0
 80052e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80052ea:	4b75      	ldr	r3, [pc, #468]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052ec:	68db      	ldr	r3, [r3, #12]
 80052ee:	f003 0303 	and.w	r3, r3, #3
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d018      	beq.n	8005328 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80052f6:	4b72      	ldr	r3, [pc, #456]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	f003 0203 	and.w	r2, r3, #3
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	429a      	cmp	r2, r3
 8005304:	d10d      	bne.n	8005322 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
       ||
 800530a:	2b00      	cmp	r3, #0
 800530c:	d009      	beq.n	8005322 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800530e:	4b6c      	ldr	r3, [pc, #432]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005310:	68db      	ldr	r3, [r3, #12]
 8005312:	091b      	lsrs	r3, r3, #4
 8005314:	f003 0307 	and.w	r3, r3, #7
 8005318:	1c5a      	adds	r2, r3, #1
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	685b      	ldr	r3, [r3, #4]
       ||
 800531e:	429a      	cmp	r2, r3
 8005320:	d047      	beq.n	80053b2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	73fb      	strb	r3, [r7, #15]
 8005326:	e044      	b.n	80053b2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2b03      	cmp	r3, #3
 800532e:	d018      	beq.n	8005362 <RCCEx_PLLSAI1_Config+0x86>
 8005330:	2b03      	cmp	r3, #3
 8005332:	d825      	bhi.n	8005380 <RCCEx_PLLSAI1_Config+0xa4>
 8005334:	2b01      	cmp	r3, #1
 8005336:	d002      	beq.n	800533e <RCCEx_PLLSAI1_Config+0x62>
 8005338:	2b02      	cmp	r3, #2
 800533a:	d009      	beq.n	8005350 <RCCEx_PLLSAI1_Config+0x74>
 800533c:	e020      	b.n	8005380 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800533e:	4b60      	ldr	r3, [pc, #384]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 0302 	and.w	r3, r3, #2
 8005346:	2b00      	cmp	r3, #0
 8005348:	d11d      	bne.n	8005386 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800534e:	e01a      	b.n	8005386 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005350:	4b5b      	ldr	r3, [pc, #364]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005358:	2b00      	cmp	r3, #0
 800535a:	d116      	bne.n	800538a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800535c:	2301      	movs	r3, #1
 800535e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005360:	e013      	b.n	800538a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005362:	4b57      	ldr	r3, [pc, #348]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800536a:	2b00      	cmp	r3, #0
 800536c:	d10f      	bne.n	800538e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800536e:	4b54      	ldr	r3, [pc, #336]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005376:	2b00      	cmp	r3, #0
 8005378:	d109      	bne.n	800538e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800537e:	e006      	b.n	800538e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	73fb      	strb	r3, [r7, #15]
      break;
 8005384:	e004      	b.n	8005390 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005386:	bf00      	nop
 8005388:	e002      	b.n	8005390 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800538a:	bf00      	nop
 800538c:	e000      	b.n	8005390 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800538e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005390:	7bfb      	ldrb	r3, [r7, #15]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d10d      	bne.n	80053b2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005396:	4b4a      	ldr	r3, [pc, #296]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005398:	68db      	ldr	r3, [r3, #12]
 800539a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6819      	ldr	r1, [r3, #0]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	3b01      	subs	r3, #1
 80053a8:	011b      	lsls	r3, r3, #4
 80053aa:	430b      	orrs	r3, r1
 80053ac:	4944      	ldr	r1, [pc, #272]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ae:	4313      	orrs	r3, r2
 80053b0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80053b2:	7bfb      	ldrb	r3, [r7, #15]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d17d      	bne.n	80054b4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80053b8:	4b41      	ldr	r3, [pc, #260]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a40      	ldr	r2, [pc, #256]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053be:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80053c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053c4:	f7fc fd9c 	bl	8001f00 <HAL_GetTick>
 80053c8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80053ca:	e009      	b.n	80053e0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80053cc:	f7fc fd98 	bl	8001f00 <HAL_GetTick>
 80053d0:	4602      	mov	r2, r0
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	1ad3      	subs	r3, r2, r3
 80053d6:	2b02      	cmp	r3, #2
 80053d8:	d902      	bls.n	80053e0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80053da:	2303      	movs	r3, #3
 80053dc:	73fb      	strb	r3, [r7, #15]
        break;
 80053de:	e005      	b.n	80053ec <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80053e0:	4b37      	ldr	r3, [pc, #220]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d1ef      	bne.n	80053cc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80053ec:	7bfb      	ldrb	r3, [r7, #15]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d160      	bne.n	80054b4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d111      	bne.n	800541c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053f8:	4b31      	ldr	r3, [pc, #196]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053fa:	691b      	ldr	r3, [r3, #16]
 80053fc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005400:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005404:	687a      	ldr	r2, [r7, #4]
 8005406:	6892      	ldr	r2, [r2, #8]
 8005408:	0211      	lsls	r1, r2, #8
 800540a:	687a      	ldr	r2, [r7, #4]
 800540c:	68d2      	ldr	r2, [r2, #12]
 800540e:	0912      	lsrs	r2, r2, #4
 8005410:	0452      	lsls	r2, r2, #17
 8005412:	430a      	orrs	r2, r1
 8005414:	492a      	ldr	r1, [pc, #168]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005416:	4313      	orrs	r3, r2
 8005418:	610b      	str	r3, [r1, #16]
 800541a:	e027      	b.n	800546c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	2b01      	cmp	r3, #1
 8005420:	d112      	bne.n	8005448 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005422:	4b27      	ldr	r3, [pc, #156]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005424:	691b      	ldr	r3, [r3, #16]
 8005426:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800542a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	6892      	ldr	r2, [r2, #8]
 8005432:	0211      	lsls	r1, r2, #8
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	6912      	ldr	r2, [r2, #16]
 8005438:	0852      	lsrs	r2, r2, #1
 800543a:	3a01      	subs	r2, #1
 800543c:	0552      	lsls	r2, r2, #21
 800543e:	430a      	orrs	r2, r1
 8005440:	491f      	ldr	r1, [pc, #124]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005442:	4313      	orrs	r3, r2
 8005444:	610b      	str	r3, [r1, #16]
 8005446:	e011      	b.n	800546c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005448:	4b1d      	ldr	r3, [pc, #116]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800544a:	691b      	ldr	r3, [r3, #16]
 800544c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005450:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005454:	687a      	ldr	r2, [r7, #4]
 8005456:	6892      	ldr	r2, [r2, #8]
 8005458:	0211      	lsls	r1, r2, #8
 800545a:	687a      	ldr	r2, [r7, #4]
 800545c:	6952      	ldr	r2, [r2, #20]
 800545e:	0852      	lsrs	r2, r2, #1
 8005460:	3a01      	subs	r2, #1
 8005462:	0652      	lsls	r2, r2, #25
 8005464:	430a      	orrs	r2, r1
 8005466:	4916      	ldr	r1, [pc, #88]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005468:	4313      	orrs	r3, r2
 800546a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800546c:	4b14      	ldr	r3, [pc, #80]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a13      	ldr	r2, [pc, #76]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005472:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005476:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005478:	f7fc fd42 	bl	8001f00 <HAL_GetTick>
 800547c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800547e:	e009      	b.n	8005494 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005480:	f7fc fd3e 	bl	8001f00 <HAL_GetTick>
 8005484:	4602      	mov	r2, r0
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	1ad3      	subs	r3, r2, r3
 800548a:	2b02      	cmp	r3, #2
 800548c:	d902      	bls.n	8005494 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800548e:	2303      	movs	r3, #3
 8005490:	73fb      	strb	r3, [r7, #15]
          break;
 8005492:	e005      	b.n	80054a0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005494:	4b0a      	ldr	r3, [pc, #40]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800549c:	2b00      	cmp	r3, #0
 800549e:	d0ef      	beq.n	8005480 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80054a0:	7bfb      	ldrb	r3, [r7, #15]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d106      	bne.n	80054b4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80054a6:	4b06      	ldr	r3, [pc, #24]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054a8:	691a      	ldr	r2, [r3, #16]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	699b      	ldr	r3, [r3, #24]
 80054ae:	4904      	ldr	r1, [pc, #16]	@ (80054c0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054b0:	4313      	orrs	r3, r2
 80054b2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80054b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	3710      	adds	r7, #16
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	bf00      	nop
 80054c0:	40021000 	.word	0x40021000

080054c4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b084      	sub	sp, #16
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80054ce:	2300      	movs	r3, #0
 80054d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80054d2:	4b6a      	ldr	r3, [pc, #424]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 80054d4:	68db      	ldr	r3, [r3, #12]
 80054d6:	f003 0303 	and.w	r3, r3, #3
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d018      	beq.n	8005510 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80054de:	4b67      	ldr	r3, [pc, #412]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 80054e0:	68db      	ldr	r3, [r3, #12]
 80054e2:	f003 0203 	and.w	r2, r3, #3
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d10d      	bne.n	800550a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
       ||
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d009      	beq.n	800550a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80054f6:	4b61      	ldr	r3, [pc, #388]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	091b      	lsrs	r3, r3, #4
 80054fc:	f003 0307 	and.w	r3, r3, #7
 8005500:	1c5a      	adds	r2, r3, #1
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	685b      	ldr	r3, [r3, #4]
       ||
 8005506:	429a      	cmp	r2, r3
 8005508:	d047      	beq.n	800559a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	73fb      	strb	r3, [r7, #15]
 800550e:	e044      	b.n	800559a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2b03      	cmp	r3, #3
 8005516:	d018      	beq.n	800554a <RCCEx_PLLSAI2_Config+0x86>
 8005518:	2b03      	cmp	r3, #3
 800551a:	d825      	bhi.n	8005568 <RCCEx_PLLSAI2_Config+0xa4>
 800551c:	2b01      	cmp	r3, #1
 800551e:	d002      	beq.n	8005526 <RCCEx_PLLSAI2_Config+0x62>
 8005520:	2b02      	cmp	r3, #2
 8005522:	d009      	beq.n	8005538 <RCCEx_PLLSAI2_Config+0x74>
 8005524:	e020      	b.n	8005568 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005526:	4b55      	ldr	r3, [pc, #340]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0302 	and.w	r3, r3, #2
 800552e:	2b00      	cmp	r3, #0
 8005530:	d11d      	bne.n	800556e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005536:	e01a      	b.n	800556e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005538:	4b50      	ldr	r3, [pc, #320]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005540:	2b00      	cmp	r3, #0
 8005542:	d116      	bne.n	8005572 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005544:	2301      	movs	r3, #1
 8005546:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005548:	e013      	b.n	8005572 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800554a:	4b4c      	ldr	r3, [pc, #304]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005552:	2b00      	cmp	r3, #0
 8005554:	d10f      	bne.n	8005576 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005556:	4b49      	ldr	r3, [pc, #292]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800555e:	2b00      	cmp	r3, #0
 8005560:	d109      	bne.n	8005576 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005566:	e006      	b.n	8005576 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	73fb      	strb	r3, [r7, #15]
      break;
 800556c:	e004      	b.n	8005578 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800556e:	bf00      	nop
 8005570:	e002      	b.n	8005578 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005572:	bf00      	nop
 8005574:	e000      	b.n	8005578 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005576:	bf00      	nop
    }

    if(status == HAL_OK)
 8005578:	7bfb      	ldrb	r3, [r7, #15]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d10d      	bne.n	800559a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800557e:	4b3f      	ldr	r3, [pc, #252]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6819      	ldr	r1, [r3, #0]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	3b01      	subs	r3, #1
 8005590:	011b      	lsls	r3, r3, #4
 8005592:	430b      	orrs	r3, r1
 8005594:	4939      	ldr	r1, [pc, #228]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005596:	4313      	orrs	r3, r2
 8005598:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800559a:	7bfb      	ldrb	r3, [r7, #15]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d167      	bne.n	8005670 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80055a0:	4b36      	ldr	r3, [pc, #216]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a35      	ldr	r2, [pc, #212]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 80055a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055ac:	f7fc fca8 	bl	8001f00 <HAL_GetTick>
 80055b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80055b2:	e009      	b.n	80055c8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80055b4:	f7fc fca4 	bl	8001f00 <HAL_GetTick>
 80055b8:	4602      	mov	r2, r0
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	1ad3      	subs	r3, r2, r3
 80055be:	2b02      	cmp	r3, #2
 80055c0:	d902      	bls.n	80055c8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	73fb      	strb	r3, [r7, #15]
        break;
 80055c6:	e005      	b.n	80055d4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80055c8:	4b2c      	ldr	r3, [pc, #176]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d1ef      	bne.n	80055b4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80055d4:	7bfb      	ldrb	r3, [r7, #15]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d14a      	bne.n	8005670 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d111      	bne.n	8005604 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80055e0:	4b26      	ldr	r3, [pc, #152]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 80055e2:	695b      	ldr	r3, [r3, #20]
 80055e4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80055e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055ec:	687a      	ldr	r2, [r7, #4]
 80055ee:	6892      	ldr	r2, [r2, #8]
 80055f0:	0211      	lsls	r1, r2, #8
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	68d2      	ldr	r2, [r2, #12]
 80055f6:	0912      	lsrs	r2, r2, #4
 80055f8:	0452      	lsls	r2, r2, #17
 80055fa:	430a      	orrs	r2, r1
 80055fc:	491f      	ldr	r1, [pc, #124]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 80055fe:	4313      	orrs	r3, r2
 8005600:	614b      	str	r3, [r1, #20]
 8005602:	e011      	b.n	8005628 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005604:	4b1d      	ldr	r3, [pc, #116]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005606:	695b      	ldr	r3, [r3, #20]
 8005608:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800560c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005610:	687a      	ldr	r2, [r7, #4]
 8005612:	6892      	ldr	r2, [r2, #8]
 8005614:	0211      	lsls	r1, r2, #8
 8005616:	687a      	ldr	r2, [r7, #4]
 8005618:	6912      	ldr	r2, [r2, #16]
 800561a:	0852      	lsrs	r2, r2, #1
 800561c:	3a01      	subs	r2, #1
 800561e:	0652      	lsls	r2, r2, #25
 8005620:	430a      	orrs	r2, r1
 8005622:	4916      	ldr	r1, [pc, #88]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005624:	4313      	orrs	r3, r2
 8005626:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005628:	4b14      	ldr	r3, [pc, #80]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a13      	ldr	r2, [pc, #76]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 800562e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005632:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005634:	f7fc fc64 	bl	8001f00 <HAL_GetTick>
 8005638:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800563a:	e009      	b.n	8005650 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800563c:	f7fc fc60 	bl	8001f00 <HAL_GetTick>
 8005640:	4602      	mov	r2, r0
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	1ad3      	subs	r3, r2, r3
 8005646:	2b02      	cmp	r3, #2
 8005648:	d902      	bls.n	8005650 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800564a:	2303      	movs	r3, #3
 800564c:	73fb      	strb	r3, [r7, #15]
          break;
 800564e:	e005      	b.n	800565c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005650:	4b0a      	ldr	r3, [pc, #40]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005658:	2b00      	cmp	r3, #0
 800565a:	d0ef      	beq.n	800563c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800565c:	7bfb      	ldrb	r3, [r7, #15]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d106      	bne.n	8005670 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005662:	4b06      	ldr	r3, [pc, #24]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005664:	695a      	ldr	r2, [r3, #20]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	695b      	ldr	r3, [r3, #20]
 800566a:	4904      	ldr	r1, [pc, #16]	@ (800567c <RCCEx_PLLSAI2_Config+0x1b8>)
 800566c:	4313      	orrs	r3, r2
 800566e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005670:	7bfb      	ldrb	r3, [r7, #15]
}
 8005672:	4618      	mov	r0, r3
 8005674:	3710      	adds	r7, #16
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	40021000 	.word	0x40021000

08005680 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b082      	sub	sp, #8
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d101      	bne.n	8005692 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e049      	b.n	8005726 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005698:	b2db      	uxtb	r3, r3
 800569a:	2b00      	cmp	r3, #0
 800569c:	d106      	bne.n	80056ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f7fc f9ca 	bl	8001a40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2202      	movs	r2, #2
 80056b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	3304      	adds	r3, #4
 80056bc:	4619      	mov	r1, r3
 80056be:	4610      	mov	r0, r2
 80056c0:	f000 fd1c 	bl	80060fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005724:	2300      	movs	r3, #0
}
 8005726:	4618      	mov	r0, r3
 8005728:	3708      	adds	r7, #8
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
	...

08005730 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005730:	b480      	push	{r7}
 8005732:	b085      	sub	sp, #20
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800573e:	b2db      	uxtb	r3, r3
 8005740:	2b01      	cmp	r3, #1
 8005742:	d001      	beq.n	8005748 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005744:	2301      	movs	r3, #1
 8005746:	e04f      	b.n	80057e8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2202      	movs	r2, #2
 800574c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	68da      	ldr	r2, [r3, #12]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f042 0201 	orr.w	r2, r2, #1
 800575e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a23      	ldr	r2, [pc, #140]	@ (80057f4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d01d      	beq.n	80057a6 <HAL_TIM_Base_Start_IT+0x76>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005772:	d018      	beq.n	80057a6 <HAL_TIM_Base_Start_IT+0x76>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a1f      	ldr	r2, [pc, #124]	@ (80057f8 <HAL_TIM_Base_Start_IT+0xc8>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d013      	beq.n	80057a6 <HAL_TIM_Base_Start_IT+0x76>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a1e      	ldr	r2, [pc, #120]	@ (80057fc <HAL_TIM_Base_Start_IT+0xcc>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d00e      	beq.n	80057a6 <HAL_TIM_Base_Start_IT+0x76>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4a1c      	ldr	r2, [pc, #112]	@ (8005800 <HAL_TIM_Base_Start_IT+0xd0>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d009      	beq.n	80057a6 <HAL_TIM_Base_Start_IT+0x76>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a1b      	ldr	r2, [pc, #108]	@ (8005804 <HAL_TIM_Base_Start_IT+0xd4>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d004      	beq.n	80057a6 <HAL_TIM_Base_Start_IT+0x76>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a19      	ldr	r2, [pc, #100]	@ (8005808 <HAL_TIM_Base_Start_IT+0xd8>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d115      	bne.n	80057d2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	689a      	ldr	r2, [r3, #8]
 80057ac:	4b17      	ldr	r3, [pc, #92]	@ (800580c <HAL_TIM_Base_Start_IT+0xdc>)
 80057ae:	4013      	ands	r3, r2
 80057b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2b06      	cmp	r3, #6
 80057b6:	d015      	beq.n	80057e4 <HAL_TIM_Base_Start_IT+0xb4>
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057be:	d011      	beq.n	80057e4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f042 0201 	orr.w	r2, r2, #1
 80057ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057d0:	e008      	b.n	80057e4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	681a      	ldr	r2, [r3, #0]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f042 0201 	orr.w	r2, r2, #1
 80057e0:	601a      	str	r2, [r3, #0]
 80057e2:	e000      	b.n	80057e6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057e4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80057e6:	2300      	movs	r3, #0
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3714      	adds	r7, #20
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr
 80057f4:	40012c00 	.word	0x40012c00
 80057f8:	40000400 	.word	0x40000400
 80057fc:	40000800 	.word	0x40000800
 8005800:	40000c00 	.word	0x40000c00
 8005804:	40013400 	.word	0x40013400
 8005808:	40014000 	.word	0x40014000
 800580c:	00010007 	.word	0x00010007

08005810 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b082      	sub	sp, #8
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d101      	bne.n	8005822 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e049      	b.n	80058b6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005828:	b2db      	uxtb	r3, r3
 800582a:	2b00      	cmp	r3, #0
 800582c:	d106      	bne.n	800583c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f000 f841 	bl	80058be <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2202      	movs	r2, #2
 8005840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	3304      	adds	r3, #4
 800584c:	4619      	mov	r1, r3
 800584e:	4610      	mov	r0, r2
 8005850:	f000 fc54 	bl	80060fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058b4:	2300      	movs	r3, #0
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3708      	adds	r7, #8
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}

080058be <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80058be:	b480      	push	{r7}
 80058c0:	b083      	sub	sp, #12
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80058c6:	bf00      	nop
 80058c8:	370c      	adds	r7, #12
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
	...

080058d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
 80058dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d109      	bne.n	80058f8 <HAL_TIM_PWM_Start+0x24>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058ea:	b2db      	uxtb	r3, r3
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	bf14      	ite	ne
 80058f0:	2301      	movne	r3, #1
 80058f2:	2300      	moveq	r3, #0
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	e03c      	b.n	8005972 <HAL_TIM_PWM_Start+0x9e>
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	2b04      	cmp	r3, #4
 80058fc:	d109      	bne.n	8005912 <HAL_TIM_PWM_Start+0x3e>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005904:	b2db      	uxtb	r3, r3
 8005906:	2b01      	cmp	r3, #1
 8005908:	bf14      	ite	ne
 800590a:	2301      	movne	r3, #1
 800590c:	2300      	moveq	r3, #0
 800590e:	b2db      	uxtb	r3, r3
 8005910:	e02f      	b.n	8005972 <HAL_TIM_PWM_Start+0x9e>
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	2b08      	cmp	r3, #8
 8005916:	d109      	bne.n	800592c <HAL_TIM_PWM_Start+0x58>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800591e:	b2db      	uxtb	r3, r3
 8005920:	2b01      	cmp	r3, #1
 8005922:	bf14      	ite	ne
 8005924:	2301      	movne	r3, #1
 8005926:	2300      	moveq	r3, #0
 8005928:	b2db      	uxtb	r3, r3
 800592a:	e022      	b.n	8005972 <HAL_TIM_PWM_Start+0x9e>
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	2b0c      	cmp	r3, #12
 8005930:	d109      	bne.n	8005946 <HAL_TIM_PWM_Start+0x72>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005938:	b2db      	uxtb	r3, r3
 800593a:	2b01      	cmp	r3, #1
 800593c:	bf14      	ite	ne
 800593e:	2301      	movne	r3, #1
 8005940:	2300      	moveq	r3, #0
 8005942:	b2db      	uxtb	r3, r3
 8005944:	e015      	b.n	8005972 <HAL_TIM_PWM_Start+0x9e>
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	2b10      	cmp	r3, #16
 800594a:	d109      	bne.n	8005960 <HAL_TIM_PWM_Start+0x8c>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005952:	b2db      	uxtb	r3, r3
 8005954:	2b01      	cmp	r3, #1
 8005956:	bf14      	ite	ne
 8005958:	2301      	movne	r3, #1
 800595a:	2300      	moveq	r3, #0
 800595c:	b2db      	uxtb	r3, r3
 800595e:	e008      	b.n	8005972 <HAL_TIM_PWM_Start+0x9e>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005966:	b2db      	uxtb	r3, r3
 8005968:	2b01      	cmp	r3, #1
 800596a:	bf14      	ite	ne
 800596c:	2301      	movne	r3, #1
 800596e:	2300      	moveq	r3, #0
 8005970:	b2db      	uxtb	r3, r3
 8005972:	2b00      	cmp	r3, #0
 8005974:	d001      	beq.n	800597a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e09c      	b.n	8005ab4 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d104      	bne.n	800598a <HAL_TIM_PWM_Start+0xb6>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2202      	movs	r2, #2
 8005984:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005988:	e023      	b.n	80059d2 <HAL_TIM_PWM_Start+0xfe>
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	2b04      	cmp	r3, #4
 800598e:	d104      	bne.n	800599a <HAL_TIM_PWM_Start+0xc6>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2202      	movs	r2, #2
 8005994:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005998:	e01b      	b.n	80059d2 <HAL_TIM_PWM_Start+0xfe>
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	2b08      	cmp	r3, #8
 800599e:	d104      	bne.n	80059aa <HAL_TIM_PWM_Start+0xd6>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2202      	movs	r2, #2
 80059a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059a8:	e013      	b.n	80059d2 <HAL_TIM_PWM_Start+0xfe>
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	2b0c      	cmp	r3, #12
 80059ae:	d104      	bne.n	80059ba <HAL_TIM_PWM_Start+0xe6>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2202      	movs	r2, #2
 80059b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80059b8:	e00b      	b.n	80059d2 <HAL_TIM_PWM_Start+0xfe>
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	2b10      	cmp	r3, #16
 80059be:	d104      	bne.n	80059ca <HAL_TIM_PWM_Start+0xf6>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2202      	movs	r2, #2
 80059c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059c8:	e003      	b.n	80059d2 <HAL_TIM_PWM_Start+0xfe>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2202      	movs	r2, #2
 80059ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	2201      	movs	r2, #1
 80059d8:	6839      	ldr	r1, [r7, #0]
 80059da:	4618      	mov	r0, r3
 80059dc:	f000 ffa4 	bl	8006928 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a35      	ldr	r2, [pc, #212]	@ (8005abc <HAL_TIM_PWM_Start+0x1e8>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d013      	beq.n	8005a12 <HAL_TIM_PWM_Start+0x13e>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a34      	ldr	r2, [pc, #208]	@ (8005ac0 <HAL_TIM_PWM_Start+0x1ec>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d00e      	beq.n	8005a12 <HAL_TIM_PWM_Start+0x13e>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a32      	ldr	r2, [pc, #200]	@ (8005ac4 <HAL_TIM_PWM_Start+0x1f0>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d009      	beq.n	8005a12 <HAL_TIM_PWM_Start+0x13e>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a31      	ldr	r2, [pc, #196]	@ (8005ac8 <HAL_TIM_PWM_Start+0x1f4>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d004      	beq.n	8005a12 <HAL_TIM_PWM_Start+0x13e>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a2f      	ldr	r2, [pc, #188]	@ (8005acc <HAL_TIM_PWM_Start+0x1f8>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d101      	bne.n	8005a16 <HAL_TIM_PWM_Start+0x142>
 8005a12:	2301      	movs	r3, #1
 8005a14:	e000      	b.n	8005a18 <HAL_TIM_PWM_Start+0x144>
 8005a16:	2300      	movs	r3, #0
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d007      	beq.n	8005a2c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005a2a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a22      	ldr	r2, [pc, #136]	@ (8005abc <HAL_TIM_PWM_Start+0x1e8>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d01d      	beq.n	8005a72 <HAL_TIM_PWM_Start+0x19e>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a3e:	d018      	beq.n	8005a72 <HAL_TIM_PWM_Start+0x19e>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a22      	ldr	r2, [pc, #136]	@ (8005ad0 <HAL_TIM_PWM_Start+0x1fc>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d013      	beq.n	8005a72 <HAL_TIM_PWM_Start+0x19e>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a21      	ldr	r2, [pc, #132]	@ (8005ad4 <HAL_TIM_PWM_Start+0x200>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d00e      	beq.n	8005a72 <HAL_TIM_PWM_Start+0x19e>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a1f      	ldr	r2, [pc, #124]	@ (8005ad8 <HAL_TIM_PWM_Start+0x204>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d009      	beq.n	8005a72 <HAL_TIM_PWM_Start+0x19e>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a17      	ldr	r2, [pc, #92]	@ (8005ac0 <HAL_TIM_PWM_Start+0x1ec>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d004      	beq.n	8005a72 <HAL_TIM_PWM_Start+0x19e>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a15      	ldr	r2, [pc, #84]	@ (8005ac4 <HAL_TIM_PWM_Start+0x1f0>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d115      	bne.n	8005a9e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	689a      	ldr	r2, [r3, #8]
 8005a78:	4b18      	ldr	r3, [pc, #96]	@ (8005adc <HAL_TIM_PWM_Start+0x208>)
 8005a7a:	4013      	ands	r3, r2
 8005a7c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2b06      	cmp	r3, #6
 8005a82:	d015      	beq.n	8005ab0 <HAL_TIM_PWM_Start+0x1dc>
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a8a:	d011      	beq.n	8005ab0 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f042 0201 	orr.w	r2, r2, #1
 8005a9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a9c:	e008      	b.n	8005ab0 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	681a      	ldr	r2, [r3, #0]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f042 0201 	orr.w	r2, r2, #1
 8005aac:	601a      	str	r2, [r3, #0]
 8005aae:	e000      	b.n	8005ab2 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ab0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ab2:	2300      	movs	r3, #0
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	3710      	adds	r7, #16
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}
 8005abc:	40012c00 	.word	0x40012c00
 8005ac0:	40013400 	.word	0x40013400
 8005ac4:	40014000 	.word	0x40014000
 8005ac8:	40014400 	.word	0x40014400
 8005acc:	40014800 	.word	0x40014800
 8005ad0:	40000400 	.word	0x40000400
 8005ad4:	40000800 	.word	0x40000800
 8005ad8:	40000c00 	.word	0x40000c00
 8005adc:	00010007 	.word	0x00010007

08005ae0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	68db      	ldr	r3, [r3, #12]
 8005aee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	691b      	ldr	r3, [r3, #16]
 8005af6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	f003 0302 	and.w	r3, r3, #2
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d020      	beq.n	8005b44 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f003 0302 	and.w	r3, r3, #2
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d01b      	beq.n	8005b44 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f06f 0202 	mvn.w	r2, #2
 8005b14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2201      	movs	r2, #1
 8005b1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	699b      	ldr	r3, [r3, #24]
 8005b22:	f003 0303 	and.w	r3, r3, #3
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d003      	beq.n	8005b32 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f000 fac7 	bl	80060be <HAL_TIM_IC_CaptureCallback>
 8005b30:	e005      	b.n	8005b3e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f000 fab9 	bl	80060aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f000 faca 	bl	80060d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2200      	movs	r2, #0
 8005b42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	f003 0304 	and.w	r3, r3, #4
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d020      	beq.n	8005b90 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	f003 0304 	and.w	r3, r3, #4
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d01b      	beq.n	8005b90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f06f 0204 	mvn.w	r2, #4
 8005b60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2202      	movs	r2, #2
 8005b66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	699b      	ldr	r3, [r3, #24]
 8005b6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d003      	beq.n	8005b7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f000 faa1 	bl	80060be <HAL_TIM_IC_CaptureCallback>
 8005b7c:	e005      	b.n	8005b8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f000 fa93 	bl	80060aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f000 faa4 	bl	80060d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	f003 0308 	and.w	r3, r3, #8
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d020      	beq.n	8005bdc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	f003 0308 	and.w	r3, r3, #8
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d01b      	beq.n	8005bdc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f06f 0208 	mvn.w	r2, #8
 8005bac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2204      	movs	r2, #4
 8005bb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	69db      	ldr	r3, [r3, #28]
 8005bba:	f003 0303 	and.w	r3, r3, #3
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d003      	beq.n	8005bca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 fa7b 	bl	80060be <HAL_TIM_IC_CaptureCallback>
 8005bc8:	e005      	b.n	8005bd6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f000 fa6d 	bl	80060aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bd0:	6878      	ldr	r0, [r7, #4]
 8005bd2:	f000 fa7e 	bl	80060d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005bdc:	68bb      	ldr	r3, [r7, #8]
 8005bde:	f003 0310 	and.w	r3, r3, #16
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d020      	beq.n	8005c28 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	f003 0310 	and.w	r3, r3, #16
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d01b      	beq.n	8005c28 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f06f 0210 	mvn.w	r2, #16
 8005bf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2208      	movs	r2, #8
 8005bfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	69db      	ldr	r3, [r3, #28]
 8005c06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d003      	beq.n	8005c16 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f000 fa55 	bl	80060be <HAL_TIM_IC_CaptureCallback>
 8005c14:	e005      	b.n	8005c22 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f000 fa47 	bl	80060aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f000 fa58 	bl	80060d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	f003 0301 	and.w	r3, r3, #1
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d00c      	beq.n	8005c4c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f003 0301 	and.w	r3, r3, #1
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d007      	beq.n	8005c4c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f06f 0201 	mvn.w	r2, #1
 8005c44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f7fb f964 	bl	8000f14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d104      	bne.n	8005c60 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d00c      	beq.n	8005c7a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d007      	beq.n	8005c7a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005c72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f001 f847 	bl	8006d08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d00c      	beq.n	8005c9e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d007      	beq.n	8005c9e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005c96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	f001 f83f 	bl	8006d1c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d00c      	beq.n	8005cc2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d007      	beq.n	8005cc2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005cba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005cbc:	6878      	ldr	r0, [r7, #4]
 8005cbe:	f000 fa12 	bl	80060e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	f003 0320 	and.w	r3, r3, #32
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d00c      	beq.n	8005ce6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f003 0320 	and.w	r3, r3, #32
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d007      	beq.n	8005ce6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f06f 0220 	mvn.w	r2, #32
 8005cde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f001 f807 	bl	8006cf4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ce6:	bf00      	nop
 8005ce8:	3710      	adds	r7, #16
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}
	...

08005cf0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b086      	sub	sp, #24
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	60f8      	str	r0, [r7, #12]
 8005cf8:	60b9      	str	r1, [r7, #8]
 8005cfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d06:	2b01      	cmp	r3, #1
 8005d08:	d101      	bne.n	8005d0e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005d0a:	2302      	movs	r3, #2
 8005d0c:	e0ff      	b.n	8005f0e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2201      	movs	r2, #1
 8005d12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2b14      	cmp	r3, #20
 8005d1a:	f200 80f0 	bhi.w	8005efe <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005d1e:	a201      	add	r2, pc, #4	@ (adr r2, 8005d24 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d24:	08005d79 	.word	0x08005d79
 8005d28:	08005eff 	.word	0x08005eff
 8005d2c:	08005eff 	.word	0x08005eff
 8005d30:	08005eff 	.word	0x08005eff
 8005d34:	08005db9 	.word	0x08005db9
 8005d38:	08005eff 	.word	0x08005eff
 8005d3c:	08005eff 	.word	0x08005eff
 8005d40:	08005eff 	.word	0x08005eff
 8005d44:	08005dfb 	.word	0x08005dfb
 8005d48:	08005eff 	.word	0x08005eff
 8005d4c:	08005eff 	.word	0x08005eff
 8005d50:	08005eff 	.word	0x08005eff
 8005d54:	08005e3b 	.word	0x08005e3b
 8005d58:	08005eff 	.word	0x08005eff
 8005d5c:	08005eff 	.word	0x08005eff
 8005d60:	08005eff 	.word	0x08005eff
 8005d64:	08005e7d 	.word	0x08005e7d
 8005d68:	08005eff 	.word	0x08005eff
 8005d6c:	08005eff 	.word	0x08005eff
 8005d70:	08005eff 	.word	0x08005eff
 8005d74:	08005ebd 	.word	0x08005ebd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	68b9      	ldr	r1, [r7, #8]
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f000 fa62 	bl	8006248 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	699a      	ldr	r2, [r3, #24]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f042 0208 	orr.w	r2, r2, #8
 8005d92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	699a      	ldr	r2, [r3, #24]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f022 0204 	bic.w	r2, r2, #4
 8005da2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	6999      	ldr	r1, [r3, #24]
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	691a      	ldr	r2, [r3, #16]
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	430a      	orrs	r2, r1
 8005db4:	619a      	str	r2, [r3, #24]
      break;
 8005db6:	e0a5      	b.n	8005f04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	68b9      	ldr	r1, [r7, #8]
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	f000 fad2 	bl	8006368 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	699a      	ldr	r2, [r3, #24]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005dd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	699a      	ldr	r2, [r3, #24]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005de2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	6999      	ldr	r1, [r3, #24]
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	691b      	ldr	r3, [r3, #16]
 8005dee:	021a      	lsls	r2, r3, #8
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	430a      	orrs	r2, r1
 8005df6:	619a      	str	r2, [r3, #24]
      break;
 8005df8:	e084      	b.n	8005f04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	68b9      	ldr	r1, [r7, #8]
 8005e00:	4618      	mov	r0, r3
 8005e02:	f000 fb3b 	bl	800647c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	69da      	ldr	r2, [r3, #28]
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f042 0208 	orr.w	r2, r2, #8
 8005e14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	69da      	ldr	r2, [r3, #28]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f022 0204 	bic.w	r2, r2, #4
 8005e24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	69d9      	ldr	r1, [r3, #28]
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	691a      	ldr	r2, [r3, #16]
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	430a      	orrs	r2, r1
 8005e36:	61da      	str	r2, [r3, #28]
      break;
 8005e38:	e064      	b.n	8005f04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	68b9      	ldr	r1, [r7, #8]
 8005e40:	4618      	mov	r0, r3
 8005e42:	f000 fba3 	bl	800658c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	69da      	ldr	r2, [r3, #28]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	69da      	ldr	r2, [r3, #28]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	69d9      	ldr	r1, [r3, #28]
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	691b      	ldr	r3, [r3, #16]
 8005e70:	021a      	lsls	r2, r3, #8
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	430a      	orrs	r2, r1
 8005e78:	61da      	str	r2, [r3, #28]
      break;
 8005e7a:	e043      	b.n	8005f04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	68b9      	ldr	r1, [r7, #8]
 8005e82:	4618      	mov	r0, r3
 8005e84:	f000 fbec 	bl	8006660 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f042 0208 	orr.w	r2, r2, #8
 8005e96:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f022 0204 	bic.w	r2, r2, #4
 8005ea6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	691a      	ldr	r2, [r3, #16]
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	430a      	orrs	r2, r1
 8005eb8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005eba:	e023      	b.n	8005f04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	68b9      	ldr	r1, [r7, #8]
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f000 fc30 	bl	8006728 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ed6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ee6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	021a      	lsls	r2, r3, #8
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	430a      	orrs	r2, r1
 8005efa:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005efc:	e002      	b.n	8005f04 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005efe:	2301      	movs	r3, #1
 8005f00:	75fb      	strb	r3, [r7, #23]
      break;
 8005f02:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2200      	movs	r2, #0
 8005f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3718      	adds	r7, #24
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}
 8005f16:	bf00      	nop

08005f18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b084      	sub	sp, #16
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
 8005f20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f22:	2300      	movs	r3, #0
 8005f24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d101      	bne.n	8005f34 <HAL_TIM_ConfigClockSource+0x1c>
 8005f30:	2302      	movs	r3, #2
 8005f32:	e0b6      	b.n	80060a2 <HAL_TIM_ConfigClockSource+0x18a>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2202      	movs	r2, #2
 8005f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f52:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005f56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f5e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	68ba      	ldr	r2, [r7, #8]
 8005f66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f70:	d03e      	beq.n	8005ff0 <HAL_TIM_ConfigClockSource+0xd8>
 8005f72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f76:	f200 8087 	bhi.w	8006088 <HAL_TIM_ConfigClockSource+0x170>
 8005f7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f7e:	f000 8086 	beq.w	800608e <HAL_TIM_ConfigClockSource+0x176>
 8005f82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f86:	d87f      	bhi.n	8006088 <HAL_TIM_ConfigClockSource+0x170>
 8005f88:	2b70      	cmp	r3, #112	@ 0x70
 8005f8a:	d01a      	beq.n	8005fc2 <HAL_TIM_ConfigClockSource+0xaa>
 8005f8c:	2b70      	cmp	r3, #112	@ 0x70
 8005f8e:	d87b      	bhi.n	8006088 <HAL_TIM_ConfigClockSource+0x170>
 8005f90:	2b60      	cmp	r3, #96	@ 0x60
 8005f92:	d050      	beq.n	8006036 <HAL_TIM_ConfigClockSource+0x11e>
 8005f94:	2b60      	cmp	r3, #96	@ 0x60
 8005f96:	d877      	bhi.n	8006088 <HAL_TIM_ConfigClockSource+0x170>
 8005f98:	2b50      	cmp	r3, #80	@ 0x50
 8005f9a:	d03c      	beq.n	8006016 <HAL_TIM_ConfigClockSource+0xfe>
 8005f9c:	2b50      	cmp	r3, #80	@ 0x50
 8005f9e:	d873      	bhi.n	8006088 <HAL_TIM_ConfigClockSource+0x170>
 8005fa0:	2b40      	cmp	r3, #64	@ 0x40
 8005fa2:	d058      	beq.n	8006056 <HAL_TIM_ConfigClockSource+0x13e>
 8005fa4:	2b40      	cmp	r3, #64	@ 0x40
 8005fa6:	d86f      	bhi.n	8006088 <HAL_TIM_ConfigClockSource+0x170>
 8005fa8:	2b30      	cmp	r3, #48	@ 0x30
 8005faa:	d064      	beq.n	8006076 <HAL_TIM_ConfigClockSource+0x15e>
 8005fac:	2b30      	cmp	r3, #48	@ 0x30
 8005fae:	d86b      	bhi.n	8006088 <HAL_TIM_ConfigClockSource+0x170>
 8005fb0:	2b20      	cmp	r3, #32
 8005fb2:	d060      	beq.n	8006076 <HAL_TIM_ConfigClockSource+0x15e>
 8005fb4:	2b20      	cmp	r3, #32
 8005fb6:	d867      	bhi.n	8006088 <HAL_TIM_ConfigClockSource+0x170>
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d05c      	beq.n	8006076 <HAL_TIM_ConfigClockSource+0x15e>
 8005fbc:	2b10      	cmp	r3, #16
 8005fbe:	d05a      	beq.n	8006076 <HAL_TIM_ConfigClockSource+0x15e>
 8005fc0:	e062      	b.n	8006088 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005fd2:	f000 fc89 	bl	80068e8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005fe4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	68ba      	ldr	r2, [r7, #8]
 8005fec:	609a      	str	r2, [r3, #8]
      break;
 8005fee:	e04f      	b.n	8006090 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006000:	f000 fc72 	bl	80068e8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	689a      	ldr	r2, [r3, #8]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006012:	609a      	str	r2, [r3, #8]
      break;
 8006014:	e03c      	b.n	8006090 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006022:	461a      	mov	r2, r3
 8006024:	f000 fbe6 	bl	80067f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	2150      	movs	r1, #80	@ 0x50
 800602e:	4618      	mov	r0, r3
 8006030:	f000 fc3f 	bl	80068b2 <TIM_ITRx_SetConfig>
      break;
 8006034:	e02c      	b.n	8006090 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006042:	461a      	mov	r2, r3
 8006044:	f000 fc05 	bl	8006852 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	2160      	movs	r1, #96	@ 0x60
 800604e:	4618      	mov	r0, r3
 8006050:	f000 fc2f 	bl	80068b2 <TIM_ITRx_SetConfig>
      break;
 8006054:	e01c      	b.n	8006090 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006062:	461a      	mov	r2, r3
 8006064:	f000 fbc6 	bl	80067f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	2140      	movs	r1, #64	@ 0x40
 800606e:	4618      	mov	r0, r3
 8006070:	f000 fc1f 	bl	80068b2 <TIM_ITRx_SetConfig>
      break;
 8006074:	e00c      	b.n	8006090 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4619      	mov	r1, r3
 8006080:	4610      	mov	r0, r2
 8006082:	f000 fc16 	bl	80068b2 <TIM_ITRx_SetConfig>
      break;
 8006086:	e003      	b.n	8006090 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006088:	2301      	movs	r3, #1
 800608a:	73fb      	strb	r3, [r7, #15]
      break;
 800608c:	e000      	b.n	8006090 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800608e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2200      	movs	r2, #0
 800609c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80060a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3710      	adds	r7, #16
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}

080060aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80060aa:	b480      	push	{r7}
 80060ac:	b083      	sub	sp, #12
 80060ae:	af00      	add	r7, sp, #0
 80060b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80060b2:	bf00      	nop
 80060b4:	370c      	adds	r7, #12
 80060b6:	46bd      	mov	sp, r7
 80060b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060bc:	4770      	bx	lr

080060be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80060be:	b480      	push	{r7}
 80060c0:	b083      	sub	sp, #12
 80060c2:	af00      	add	r7, sp, #0
 80060c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80060c6:	bf00      	nop
 80060c8:	370c      	adds	r7, #12
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr

080060d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80060d2:	b480      	push	{r7}
 80060d4:	b083      	sub	sp, #12
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80060da:	bf00      	nop
 80060dc:	370c      	adds	r7, #12
 80060de:	46bd      	mov	sp, r7
 80060e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e4:	4770      	bx	lr

080060e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80060e6:	b480      	push	{r7}
 80060e8:	b083      	sub	sp, #12
 80060ea:	af00      	add	r7, sp, #0
 80060ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80060ee:	bf00      	nop
 80060f0:	370c      	adds	r7, #12
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr
	...

080060fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b085      	sub	sp, #20
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	4a46      	ldr	r2, [pc, #280]	@ (8006228 <TIM_Base_SetConfig+0x12c>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d013      	beq.n	800613c <TIM_Base_SetConfig+0x40>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800611a:	d00f      	beq.n	800613c <TIM_Base_SetConfig+0x40>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	4a43      	ldr	r2, [pc, #268]	@ (800622c <TIM_Base_SetConfig+0x130>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d00b      	beq.n	800613c <TIM_Base_SetConfig+0x40>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	4a42      	ldr	r2, [pc, #264]	@ (8006230 <TIM_Base_SetConfig+0x134>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d007      	beq.n	800613c <TIM_Base_SetConfig+0x40>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	4a41      	ldr	r2, [pc, #260]	@ (8006234 <TIM_Base_SetConfig+0x138>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d003      	beq.n	800613c <TIM_Base_SetConfig+0x40>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	4a40      	ldr	r2, [pc, #256]	@ (8006238 <TIM_Base_SetConfig+0x13c>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d108      	bne.n	800614e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006142:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	68fa      	ldr	r2, [r7, #12]
 800614a:	4313      	orrs	r3, r2
 800614c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4a35      	ldr	r2, [pc, #212]	@ (8006228 <TIM_Base_SetConfig+0x12c>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d01f      	beq.n	8006196 <TIM_Base_SetConfig+0x9a>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800615c:	d01b      	beq.n	8006196 <TIM_Base_SetConfig+0x9a>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4a32      	ldr	r2, [pc, #200]	@ (800622c <TIM_Base_SetConfig+0x130>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d017      	beq.n	8006196 <TIM_Base_SetConfig+0x9a>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	4a31      	ldr	r2, [pc, #196]	@ (8006230 <TIM_Base_SetConfig+0x134>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d013      	beq.n	8006196 <TIM_Base_SetConfig+0x9a>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	4a30      	ldr	r2, [pc, #192]	@ (8006234 <TIM_Base_SetConfig+0x138>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d00f      	beq.n	8006196 <TIM_Base_SetConfig+0x9a>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	4a2f      	ldr	r2, [pc, #188]	@ (8006238 <TIM_Base_SetConfig+0x13c>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d00b      	beq.n	8006196 <TIM_Base_SetConfig+0x9a>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	4a2e      	ldr	r2, [pc, #184]	@ (800623c <TIM_Base_SetConfig+0x140>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d007      	beq.n	8006196 <TIM_Base_SetConfig+0x9a>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	4a2d      	ldr	r2, [pc, #180]	@ (8006240 <TIM_Base_SetConfig+0x144>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d003      	beq.n	8006196 <TIM_Base_SetConfig+0x9a>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	4a2c      	ldr	r2, [pc, #176]	@ (8006244 <TIM_Base_SetConfig+0x148>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d108      	bne.n	80061a8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800619c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	68db      	ldr	r3, [r3, #12]
 80061a2:	68fa      	ldr	r2, [r7, #12]
 80061a4:	4313      	orrs	r3, r2
 80061a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	695b      	ldr	r3, [r3, #20]
 80061b2:	4313      	orrs	r3, r2
 80061b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	68fa      	ldr	r2, [r7, #12]
 80061ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	689a      	ldr	r2, [r3, #8]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	681a      	ldr	r2, [r3, #0]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	4a16      	ldr	r2, [pc, #88]	@ (8006228 <TIM_Base_SetConfig+0x12c>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d00f      	beq.n	80061f4 <TIM_Base_SetConfig+0xf8>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	4a18      	ldr	r2, [pc, #96]	@ (8006238 <TIM_Base_SetConfig+0x13c>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d00b      	beq.n	80061f4 <TIM_Base_SetConfig+0xf8>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	4a17      	ldr	r2, [pc, #92]	@ (800623c <TIM_Base_SetConfig+0x140>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d007      	beq.n	80061f4 <TIM_Base_SetConfig+0xf8>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	4a16      	ldr	r2, [pc, #88]	@ (8006240 <TIM_Base_SetConfig+0x144>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d003      	beq.n	80061f4 <TIM_Base_SetConfig+0xf8>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	4a15      	ldr	r2, [pc, #84]	@ (8006244 <TIM_Base_SetConfig+0x148>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d103      	bne.n	80061fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	691a      	ldr	r2, [r3, #16]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	691b      	ldr	r3, [r3, #16]
 8006206:	f003 0301 	and.w	r3, r3, #1
 800620a:	2b01      	cmp	r3, #1
 800620c:	d105      	bne.n	800621a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	691b      	ldr	r3, [r3, #16]
 8006212:	f023 0201 	bic.w	r2, r3, #1
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	611a      	str	r2, [r3, #16]
  }
}
 800621a:	bf00      	nop
 800621c:	3714      	adds	r7, #20
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr
 8006226:	bf00      	nop
 8006228:	40012c00 	.word	0x40012c00
 800622c:	40000400 	.word	0x40000400
 8006230:	40000800 	.word	0x40000800
 8006234:	40000c00 	.word	0x40000c00
 8006238:	40013400 	.word	0x40013400
 800623c:	40014000 	.word	0x40014000
 8006240:	40014400 	.word	0x40014400
 8006244:	40014800 	.word	0x40014800

08006248 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006248:	b480      	push	{r7}
 800624a:	b087      	sub	sp, #28
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
 8006250:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6a1b      	ldr	r3, [r3, #32]
 8006256:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6a1b      	ldr	r3, [r3, #32]
 800625c:	f023 0201 	bic.w	r2, r3, #1
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	685b      	ldr	r3, [r3, #4]
 8006268:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	699b      	ldr	r3, [r3, #24]
 800626e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800627a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f023 0303 	bic.w	r3, r3, #3
 8006282:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	68fa      	ldr	r2, [r7, #12]
 800628a:	4313      	orrs	r3, r2
 800628c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	f023 0302 	bic.w	r3, r3, #2
 8006294:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	697a      	ldr	r2, [r7, #20]
 800629c:	4313      	orrs	r3, r2
 800629e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	4a2c      	ldr	r2, [pc, #176]	@ (8006354 <TIM_OC1_SetConfig+0x10c>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d00f      	beq.n	80062c8 <TIM_OC1_SetConfig+0x80>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	4a2b      	ldr	r2, [pc, #172]	@ (8006358 <TIM_OC1_SetConfig+0x110>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d00b      	beq.n	80062c8 <TIM_OC1_SetConfig+0x80>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4a2a      	ldr	r2, [pc, #168]	@ (800635c <TIM_OC1_SetConfig+0x114>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d007      	beq.n	80062c8 <TIM_OC1_SetConfig+0x80>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	4a29      	ldr	r2, [pc, #164]	@ (8006360 <TIM_OC1_SetConfig+0x118>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d003      	beq.n	80062c8 <TIM_OC1_SetConfig+0x80>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	4a28      	ldr	r2, [pc, #160]	@ (8006364 <TIM_OC1_SetConfig+0x11c>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d10c      	bne.n	80062e2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	f023 0308 	bic.w	r3, r3, #8
 80062ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	68db      	ldr	r3, [r3, #12]
 80062d4:	697a      	ldr	r2, [r7, #20]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	f023 0304 	bic.w	r3, r3, #4
 80062e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	4a1b      	ldr	r2, [pc, #108]	@ (8006354 <TIM_OC1_SetConfig+0x10c>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d00f      	beq.n	800630a <TIM_OC1_SetConfig+0xc2>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	4a1a      	ldr	r2, [pc, #104]	@ (8006358 <TIM_OC1_SetConfig+0x110>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d00b      	beq.n	800630a <TIM_OC1_SetConfig+0xc2>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	4a19      	ldr	r2, [pc, #100]	@ (800635c <TIM_OC1_SetConfig+0x114>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d007      	beq.n	800630a <TIM_OC1_SetConfig+0xc2>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	4a18      	ldr	r2, [pc, #96]	@ (8006360 <TIM_OC1_SetConfig+0x118>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d003      	beq.n	800630a <TIM_OC1_SetConfig+0xc2>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	4a17      	ldr	r2, [pc, #92]	@ (8006364 <TIM_OC1_SetConfig+0x11c>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d111      	bne.n	800632e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006310:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006318:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	695b      	ldr	r3, [r3, #20]
 800631e:	693a      	ldr	r2, [r7, #16]
 8006320:	4313      	orrs	r3, r2
 8006322:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	699b      	ldr	r3, [r3, #24]
 8006328:	693a      	ldr	r2, [r7, #16]
 800632a:	4313      	orrs	r3, r2
 800632c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	693a      	ldr	r2, [r7, #16]
 8006332:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	68fa      	ldr	r2, [r7, #12]
 8006338:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	685a      	ldr	r2, [r3, #4]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	697a      	ldr	r2, [r7, #20]
 8006346:	621a      	str	r2, [r3, #32]
}
 8006348:	bf00      	nop
 800634a:	371c      	adds	r7, #28
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr
 8006354:	40012c00 	.word	0x40012c00
 8006358:	40013400 	.word	0x40013400
 800635c:	40014000 	.word	0x40014000
 8006360:	40014400 	.word	0x40014400
 8006364:	40014800 	.word	0x40014800

08006368 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006368:	b480      	push	{r7}
 800636a:	b087      	sub	sp, #28
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6a1b      	ldr	r3, [r3, #32]
 8006376:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6a1b      	ldr	r3, [r3, #32]
 800637c:	f023 0210 	bic.w	r2, r3, #16
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	699b      	ldr	r3, [r3, #24]
 800638e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006396:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800639a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	021b      	lsls	r3, r3, #8
 80063aa:	68fa      	ldr	r2, [r7, #12]
 80063ac:	4313      	orrs	r3, r2
 80063ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	f023 0320 	bic.w	r3, r3, #32
 80063b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	689b      	ldr	r3, [r3, #8]
 80063bc:	011b      	lsls	r3, r3, #4
 80063be:	697a      	ldr	r2, [r7, #20]
 80063c0:	4313      	orrs	r3, r2
 80063c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	4a28      	ldr	r2, [pc, #160]	@ (8006468 <TIM_OC2_SetConfig+0x100>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d003      	beq.n	80063d4 <TIM_OC2_SetConfig+0x6c>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	4a27      	ldr	r2, [pc, #156]	@ (800646c <TIM_OC2_SetConfig+0x104>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d10d      	bne.n	80063f0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	68db      	ldr	r3, [r3, #12]
 80063e0:	011b      	lsls	r3, r3, #4
 80063e2:	697a      	ldr	r2, [r7, #20]
 80063e4:	4313      	orrs	r3, r2
 80063e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063ee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	4a1d      	ldr	r2, [pc, #116]	@ (8006468 <TIM_OC2_SetConfig+0x100>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d00f      	beq.n	8006418 <TIM_OC2_SetConfig+0xb0>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	4a1c      	ldr	r2, [pc, #112]	@ (800646c <TIM_OC2_SetConfig+0x104>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d00b      	beq.n	8006418 <TIM_OC2_SetConfig+0xb0>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	4a1b      	ldr	r2, [pc, #108]	@ (8006470 <TIM_OC2_SetConfig+0x108>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d007      	beq.n	8006418 <TIM_OC2_SetConfig+0xb0>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	4a1a      	ldr	r2, [pc, #104]	@ (8006474 <TIM_OC2_SetConfig+0x10c>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d003      	beq.n	8006418 <TIM_OC2_SetConfig+0xb0>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	4a19      	ldr	r2, [pc, #100]	@ (8006478 <TIM_OC2_SetConfig+0x110>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d113      	bne.n	8006440 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800641e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006420:	693b      	ldr	r3, [r7, #16]
 8006422:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006426:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	695b      	ldr	r3, [r3, #20]
 800642c:	009b      	lsls	r3, r3, #2
 800642e:	693a      	ldr	r2, [r7, #16]
 8006430:	4313      	orrs	r3, r2
 8006432:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	699b      	ldr	r3, [r3, #24]
 8006438:	009b      	lsls	r3, r3, #2
 800643a:	693a      	ldr	r2, [r7, #16]
 800643c:	4313      	orrs	r3, r2
 800643e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	693a      	ldr	r2, [r7, #16]
 8006444:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	68fa      	ldr	r2, [r7, #12]
 800644a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	685a      	ldr	r2, [r3, #4]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	697a      	ldr	r2, [r7, #20]
 8006458:	621a      	str	r2, [r3, #32]
}
 800645a:	bf00      	nop
 800645c:	371c      	adds	r7, #28
 800645e:	46bd      	mov	sp, r7
 8006460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006464:	4770      	bx	lr
 8006466:	bf00      	nop
 8006468:	40012c00 	.word	0x40012c00
 800646c:	40013400 	.word	0x40013400
 8006470:	40014000 	.word	0x40014000
 8006474:	40014400 	.word	0x40014400
 8006478:	40014800 	.word	0x40014800

0800647c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800647c:	b480      	push	{r7}
 800647e:	b087      	sub	sp, #28
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
 8006484:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6a1b      	ldr	r3, [r3, #32]
 800648a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6a1b      	ldr	r3, [r3, #32]
 8006490:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	69db      	ldr	r3, [r3, #28]
 80064a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	f023 0303 	bic.w	r3, r3, #3
 80064b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	68fa      	ldr	r2, [r7, #12]
 80064be:	4313      	orrs	r3, r2
 80064c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80064c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	021b      	lsls	r3, r3, #8
 80064d0:	697a      	ldr	r2, [r7, #20]
 80064d2:	4313      	orrs	r3, r2
 80064d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	4a27      	ldr	r2, [pc, #156]	@ (8006578 <TIM_OC3_SetConfig+0xfc>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d003      	beq.n	80064e6 <TIM_OC3_SetConfig+0x6a>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	4a26      	ldr	r2, [pc, #152]	@ (800657c <TIM_OC3_SetConfig+0x100>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d10d      	bne.n	8006502 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80064ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	68db      	ldr	r3, [r3, #12]
 80064f2:	021b      	lsls	r3, r3, #8
 80064f4:	697a      	ldr	r2, [r7, #20]
 80064f6:	4313      	orrs	r3, r2
 80064f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006500:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	4a1c      	ldr	r2, [pc, #112]	@ (8006578 <TIM_OC3_SetConfig+0xfc>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d00f      	beq.n	800652a <TIM_OC3_SetConfig+0xae>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a1b      	ldr	r2, [pc, #108]	@ (800657c <TIM_OC3_SetConfig+0x100>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d00b      	beq.n	800652a <TIM_OC3_SetConfig+0xae>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4a1a      	ldr	r2, [pc, #104]	@ (8006580 <TIM_OC3_SetConfig+0x104>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d007      	beq.n	800652a <TIM_OC3_SetConfig+0xae>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	4a19      	ldr	r2, [pc, #100]	@ (8006584 <TIM_OC3_SetConfig+0x108>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d003      	beq.n	800652a <TIM_OC3_SetConfig+0xae>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4a18      	ldr	r2, [pc, #96]	@ (8006588 <TIM_OC3_SetConfig+0x10c>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d113      	bne.n	8006552 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800652a:	693b      	ldr	r3, [r7, #16]
 800652c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006530:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006538:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	695b      	ldr	r3, [r3, #20]
 800653e:	011b      	lsls	r3, r3, #4
 8006540:	693a      	ldr	r2, [r7, #16]
 8006542:	4313      	orrs	r3, r2
 8006544:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	699b      	ldr	r3, [r3, #24]
 800654a:	011b      	lsls	r3, r3, #4
 800654c:	693a      	ldr	r2, [r7, #16]
 800654e:	4313      	orrs	r3, r2
 8006550:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	693a      	ldr	r2, [r7, #16]
 8006556:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	68fa      	ldr	r2, [r7, #12]
 800655c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	685a      	ldr	r2, [r3, #4]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	697a      	ldr	r2, [r7, #20]
 800656a:	621a      	str	r2, [r3, #32]
}
 800656c:	bf00      	nop
 800656e:	371c      	adds	r7, #28
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr
 8006578:	40012c00 	.word	0x40012c00
 800657c:	40013400 	.word	0x40013400
 8006580:	40014000 	.word	0x40014000
 8006584:	40014400 	.word	0x40014400
 8006588:	40014800 	.word	0x40014800

0800658c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800658c:	b480      	push	{r7}
 800658e:	b087      	sub	sp, #28
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
 8006594:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a1b      	ldr	r3, [r3, #32]
 800659a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6a1b      	ldr	r3, [r3, #32]
 80065a0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	69db      	ldr	r3, [r3, #28]
 80065b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80065ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	021b      	lsls	r3, r3, #8
 80065ce:	68fa      	ldr	r2, [r7, #12]
 80065d0:	4313      	orrs	r3, r2
 80065d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80065da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	031b      	lsls	r3, r3, #12
 80065e2:	693a      	ldr	r2, [r7, #16]
 80065e4:	4313      	orrs	r3, r2
 80065e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	4a18      	ldr	r2, [pc, #96]	@ (800664c <TIM_OC4_SetConfig+0xc0>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d00f      	beq.n	8006610 <TIM_OC4_SetConfig+0x84>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	4a17      	ldr	r2, [pc, #92]	@ (8006650 <TIM_OC4_SetConfig+0xc4>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d00b      	beq.n	8006610 <TIM_OC4_SetConfig+0x84>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	4a16      	ldr	r2, [pc, #88]	@ (8006654 <TIM_OC4_SetConfig+0xc8>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d007      	beq.n	8006610 <TIM_OC4_SetConfig+0x84>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	4a15      	ldr	r2, [pc, #84]	@ (8006658 <TIM_OC4_SetConfig+0xcc>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d003      	beq.n	8006610 <TIM_OC4_SetConfig+0x84>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	4a14      	ldr	r2, [pc, #80]	@ (800665c <TIM_OC4_SetConfig+0xd0>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d109      	bne.n	8006624 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006616:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	695b      	ldr	r3, [r3, #20]
 800661c:	019b      	lsls	r3, r3, #6
 800661e:	697a      	ldr	r2, [r7, #20]
 8006620:	4313      	orrs	r3, r2
 8006622:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	697a      	ldr	r2, [r7, #20]
 8006628:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	68fa      	ldr	r2, [r7, #12]
 800662e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	685a      	ldr	r2, [r3, #4]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	693a      	ldr	r2, [r7, #16]
 800663c:	621a      	str	r2, [r3, #32]
}
 800663e:	bf00      	nop
 8006640:	371c      	adds	r7, #28
 8006642:	46bd      	mov	sp, r7
 8006644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006648:	4770      	bx	lr
 800664a:	bf00      	nop
 800664c:	40012c00 	.word	0x40012c00
 8006650:	40013400 	.word	0x40013400
 8006654:	40014000 	.word	0x40014000
 8006658:	40014400 	.word	0x40014400
 800665c:	40014800 	.word	0x40014800

08006660 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006660:	b480      	push	{r7}
 8006662:	b087      	sub	sp, #28
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
 8006668:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6a1b      	ldr	r3, [r3, #32]
 800666e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6a1b      	ldr	r3, [r3, #32]
 8006674:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006686:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800668e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006692:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	68fa      	ldr	r2, [r7, #12]
 800669a:	4313      	orrs	r3, r2
 800669c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80066a4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	689b      	ldr	r3, [r3, #8]
 80066aa:	041b      	lsls	r3, r3, #16
 80066ac:	693a      	ldr	r2, [r7, #16]
 80066ae:	4313      	orrs	r3, r2
 80066b0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	4a17      	ldr	r2, [pc, #92]	@ (8006714 <TIM_OC5_SetConfig+0xb4>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d00f      	beq.n	80066da <TIM_OC5_SetConfig+0x7a>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	4a16      	ldr	r2, [pc, #88]	@ (8006718 <TIM_OC5_SetConfig+0xb8>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d00b      	beq.n	80066da <TIM_OC5_SetConfig+0x7a>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	4a15      	ldr	r2, [pc, #84]	@ (800671c <TIM_OC5_SetConfig+0xbc>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d007      	beq.n	80066da <TIM_OC5_SetConfig+0x7a>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	4a14      	ldr	r2, [pc, #80]	@ (8006720 <TIM_OC5_SetConfig+0xc0>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d003      	beq.n	80066da <TIM_OC5_SetConfig+0x7a>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	4a13      	ldr	r2, [pc, #76]	@ (8006724 <TIM_OC5_SetConfig+0xc4>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d109      	bne.n	80066ee <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066e0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	695b      	ldr	r3, [r3, #20]
 80066e6:	021b      	lsls	r3, r3, #8
 80066e8:	697a      	ldr	r2, [r7, #20]
 80066ea:	4313      	orrs	r3, r2
 80066ec:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	697a      	ldr	r2, [r7, #20]
 80066f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	68fa      	ldr	r2, [r7, #12]
 80066f8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	685a      	ldr	r2, [r3, #4]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	693a      	ldr	r2, [r7, #16]
 8006706:	621a      	str	r2, [r3, #32]
}
 8006708:	bf00      	nop
 800670a:	371c      	adds	r7, #28
 800670c:	46bd      	mov	sp, r7
 800670e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006712:	4770      	bx	lr
 8006714:	40012c00 	.word	0x40012c00
 8006718:	40013400 	.word	0x40013400
 800671c:	40014000 	.word	0x40014000
 8006720:	40014400 	.word	0x40014400
 8006724:	40014800 	.word	0x40014800

08006728 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006728:	b480      	push	{r7}
 800672a:	b087      	sub	sp, #28
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
 8006730:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6a1b      	ldr	r3, [r3, #32]
 8006736:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6a1b      	ldr	r3, [r3, #32]
 800673c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800674e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006756:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800675a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	021b      	lsls	r3, r3, #8
 8006762:	68fa      	ldr	r2, [r7, #12]
 8006764:	4313      	orrs	r3, r2
 8006766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800676e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	689b      	ldr	r3, [r3, #8]
 8006774:	051b      	lsls	r3, r3, #20
 8006776:	693a      	ldr	r2, [r7, #16]
 8006778:	4313      	orrs	r3, r2
 800677a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	4a18      	ldr	r2, [pc, #96]	@ (80067e0 <TIM_OC6_SetConfig+0xb8>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d00f      	beq.n	80067a4 <TIM_OC6_SetConfig+0x7c>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	4a17      	ldr	r2, [pc, #92]	@ (80067e4 <TIM_OC6_SetConfig+0xbc>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d00b      	beq.n	80067a4 <TIM_OC6_SetConfig+0x7c>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	4a16      	ldr	r2, [pc, #88]	@ (80067e8 <TIM_OC6_SetConfig+0xc0>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d007      	beq.n	80067a4 <TIM_OC6_SetConfig+0x7c>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	4a15      	ldr	r2, [pc, #84]	@ (80067ec <TIM_OC6_SetConfig+0xc4>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d003      	beq.n	80067a4 <TIM_OC6_SetConfig+0x7c>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	4a14      	ldr	r2, [pc, #80]	@ (80067f0 <TIM_OC6_SetConfig+0xc8>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d109      	bne.n	80067b8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80067aa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	695b      	ldr	r3, [r3, #20]
 80067b0:	029b      	lsls	r3, r3, #10
 80067b2:	697a      	ldr	r2, [r7, #20]
 80067b4:	4313      	orrs	r3, r2
 80067b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	697a      	ldr	r2, [r7, #20]
 80067bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	68fa      	ldr	r2, [r7, #12]
 80067c2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	685a      	ldr	r2, [r3, #4]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	693a      	ldr	r2, [r7, #16]
 80067d0:	621a      	str	r2, [r3, #32]
}
 80067d2:	bf00      	nop
 80067d4:	371c      	adds	r7, #28
 80067d6:	46bd      	mov	sp, r7
 80067d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067dc:	4770      	bx	lr
 80067de:	bf00      	nop
 80067e0:	40012c00 	.word	0x40012c00
 80067e4:	40013400 	.word	0x40013400
 80067e8:	40014000 	.word	0x40014000
 80067ec:	40014400 	.word	0x40014400
 80067f0:	40014800 	.word	0x40014800

080067f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b087      	sub	sp, #28
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	60f8      	str	r0, [r7, #12]
 80067fc:	60b9      	str	r1, [r7, #8]
 80067fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6a1b      	ldr	r3, [r3, #32]
 8006804:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	6a1b      	ldr	r3, [r3, #32]
 800680a:	f023 0201 	bic.w	r2, r3, #1
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	699b      	ldr	r3, [r3, #24]
 8006816:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800681e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	011b      	lsls	r3, r3, #4
 8006824:	693a      	ldr	r2, [r7, #16]
 8006826:	4313      	orrs	r3, r2
 8006828:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	f023 030a 	bic.w	r3, r3, #10
 8006830:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006832:	697a      	ldr	r2, [r7, #20]
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	4313      	orrs	r3, r2
 8006838:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	693a      	ldr	r2, [r7, #16]
 800683e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	697a      	ldr	r2, [r7, #20]
 8006844:	621a      	str	r2, [r3, #32]
}
 8006846:	bf00      	nop
 8006848:	371c      	adds	r7, #28
 800684a:	46bd      	mov	sp, r7
 800684c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006850:	4770      	bx	lr

08006852 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006852:	b480      	push	{r7}
 8006854:	b087      	sub	sp, #28
 8006856:	af00      	add	r7, sp, #0
 8006858:	60f8      	str	r0, [r7, #12]
 800685a:	60b9      	str	r1, [r7, #8]
 800685c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	6a1b      	ldr	r3, [r3, #32]
 8006862:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6a1b      	ldr	r3, [r3, #32]
 8006868:	f023 0210 	bic.w	r2, r3, #16
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	699b      	ldr	r3, [r3, #24]
 8006874:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800687c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	031b      	lsls	r3, r3, #12
 8006882:	693a      	ldr	r2, [r7, #16]
 8006884:	4313      	orrs	r3, r2
 8006886:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800688e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	011b      	lsls	r3, r3, #4
 8006894:	697a      	ldr	r2, [r7, #20]
 8006896:	4313      	orrs	r3, r2
 8006898:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	693a      	ldr	r2, [r7, #16]
 800689e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	697a      	ldr	r2, [r7, #20]
 80068a4:	621a      	str	r2, [r3, #32]
}
 80068a6:	bf00      	nop
 80068a8:	371c      	adds	r7, #28
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr

080068b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80068b2:	b480      	push	{r7}
 80068b4:	b085      	sub	sp, #20
 80068b6:	af00      	add	r7, sp, #0
 80068b8:	6078      	str	r0, [r7, #4]
 80068ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80068ca:	683a      	ldr	r2, [r7, #0]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	f043 0307 	orr.w	r3, r3, #7
 80068d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	68fa      	ldr	r2, [r7, #12]
 80068da:	609a      	str	r2, [r3, #8]
}
 80068dc:	bf00      	nop
 80068de:	3714      	adds	r7, #20
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr

080068e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b087      	sub	sp, #28
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	60f8      	str	r0, [r7, #12]
 80068f0:	60b9      	str	r1, [r7, #8]
 80068f2:	607a      	str	r2, [r7, #4]
 80068f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006902:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	021a      	lsls	r2, r3, #8
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	431a      	orrs	r2, r3
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	4313      	orrs	r3, r2
 8006910:	697a      	ldr	r2, [r7, #20]
 8006912:	4313      	orrs	r3, r2
 8006914:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	697a      	ldr	r2, [r7, #20]
 800691a:	609a      	str	r2, [r3, #8]
}
 800691c:	bf00      	nop
 800691e:	371c      	adds	r7, #28
 8006920:	46bd      	mov	sp, r7
 8006922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006926:	4770      	bx	lr

08006928 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006928:	b480      	push	{r7}
 800692a:	b087      	sub	sp, #28
 800692c:	af00      	add	r7, sp, #0
 800692e:	60f8      	str	r0, [r7, #12]
 8006930:	60b9      	str	r1, [r7, #8]
 8006932:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	f003 031f 	and.w	r3, r3, #31
 800693a:	2201      	movs	r2, #1
 800693c:	fa02 f303 	lsl.w	r3, r2, r3
 8006940:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6a1a      	ldr	r2, [r3, #32]
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	43db      	mvns	r3, r3
 800694a:	401a      	ands	r2, r3
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6a1a      	ldr	r2, [r3, #32]
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	f003 031f 	and.w	r3, r3, #31
 800695a:	6879      	ldr	r1, [r7, #4]
 800695c:	fa01 f303 	lsl.w	r3, r1, r3
 8006960:	431a      	orrs	r2, r3
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	621a      	str	r2, [r3, #32]
}
 8006966:	bf00      	nop
 8006968:	371c      	adds	r7, #28
 800696a:	46bd      	mov	sp, r7
 800696c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006970:	4770      	bx	lr
	...

08006974 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b084      	sub	sp, #16
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d109      	bne.n	8006998 <HAL_TIMEx_PWMN_Start+0x24>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800698a:	b2db      	uxtb	r3, r3
 800698c:	2b01      	cmp	r3, #1
 800698e:	bf14      	ite	ne
 8006990:	2301      	movne	r3, #1
 8006992:	2300      	moveq	r3, #0
 8006994:	b2db      	uxtb	r3, r3
 8006996:	e022      	b.n	80069de <HAL_TIMEx_PWMN_Start+0x6a>
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	2b04      	cmp	r3, #4
 800699c:	d109      	bne.n	80069b2 <HAL_TIMEx_PWMN_Start+0x3e>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80069a4:	b2db      	uxtb	r3, r3
 80069a6:	2b01      	cmp	r3, #1
 80069a8:	bf14      	ite	ne
 80069aa:	2301      	movne	r3, #1
 80069ac:	2300      	moveq	r3, #0
 80069ae:	b2db      	uxtb	r3, r3
 80069b0:	e015      	b.n	80069de <HAL_TIMEx_PWMN_Start+0x6a>
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	2b08      	cmp	r3, #8
 80069b6:	d109      	bne.n	80069cc <HAL_TIMEx_PWMN_Start+0x58>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80069be:	b2db      	uxtb	r3, r3
 80069c0:	2b01      	cmp	r3, #1
 80069c2:	bf14      	ite	ne
 80069c4:	2301      	movne	r3, #1
 80069c6:	2300      	moveq	r3, #0
 80069c8:	b2db      	uxtb	r3, r3
 80069ca:	e008      	b.n	80069de <HAL_TIMEx_PWMN_Start+0x6a>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80069d2:	b2db      	uxtb	r3, r3
 80069d4:	2b01      	cmp	r3, #1
 80069d6:	bf14      	ite	ne
 80069d8:	2301      	movne	r3, #1
 80069da:	2300      	moveq	r3, #0
 80069dc:	b2db      	uxtb	r3, r3
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d001      	beq.n	80069e6 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80069e2:	2301      	movs	r3, #1
 80069e4:	e06e      	b.n	8006ac4 <HAL_TIMEx_PWMN_Start+0x150>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d104      	bne.n	80069f6 <HAL_TIMEx_PWMN_Start+0x82>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2202      	movs	r2, #2
 80069f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80069f4:	e013      	b.n	8006a1e <HAL_TIMEx_PWMN_Start+0xaa>
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	2b04      	cmp	r3, #4
 80069fa:	d104      	bne.n	8006a06 <HAL_TIMEx_PWMN_Start+0x92>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2202      	movs	r2, #2
 8006a00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006a04:	e00b      	b.n	8006a1e <HAL_TIMEx_PWMN_Start+0xaa>
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	2b08      	cmp	r3, #8
 8006a0a:	d104      	bne.n	8006a16 <HAL_TIMEx_PWMN_Start+0xa2>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2202      	movs	r2, #2
 8006a10:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006a14:	e003      	b.n	8006a1e <HAL_TIMEx_PWMN_Start+0xaa>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2202      	movs	r2, #2
 8006a1a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	2204      	movs	r2, #4
 8006a24:	6839      	ldr	r1, [r7, #0]
 8006a26:	4618      	mov	r0, r3
 8006a28:	f000 f982 	bl	8006d30 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006a3a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a22      	ldr	r2, [pc, #136]	@ (8006acc <HAL_TIMEx_PWMN_Start+0x158>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d01d      	beq.n	8006a82 <HAL_TIMEx_PWMN_Start+0x10e>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a4e:	d018      	beq.n	8006a82 <HAL_TIMEx_PWMN_Start+0x10e>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4a1e      	ldr	r2, [pc, #120]	@ (8006ad0 <HAL_TIMEx_PWMN_Start+0x15c>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d013      	beq.n	8006a82 <HAL_TIMEx_PWMN_Start+0x10e>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4a1d      	ldr	r2, [pc, #116]	@ (8006ad4 <HAL_TIMEx_PWMN_Start+0x160>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d00e      	beq.n	8006a82 <HAL_TIMEx_PWMN_Start+0x10e>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a1b      	ldr	r2, [pc, #108]	@ (8006ad8 <HAL_TIMEx_PWMN_Start+0x164>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d009      	beq.n	8006a82 <HAL_TIMEx_PWMN_Start+0x10e>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4a1a      	ldr	r2, [pc, #104]	@ (8006adc <HAL_TIMEx_PWMN_Start+0x168>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d004      	beq.n	8006a82 <HAL_TIMEx_PWMN_Start+0x10e>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a18      	ldr	r2, [pc, #96]	@ (8006ae0 <HAL_TIMEx_PWMN_Start+0x16c>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d115      	bne.n	8006aae <HAL_TIMEx_PWMN_Start+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	689a      	ldr	r2, [r3, #8]
 8006a88:	4b16      	ldr	r3, [pc, #88]	@ (8006ae4 <HAL_TIMEx_PWMN_Start+0x170>)
 8006a8a:	4013      	ands	r3, r2
 8006a8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2b06      	cmp	r3, #6
 8006a92:	d015      	beq.n	8006ac0 <HAL_TIMEx_PWMN_Start+0x14c>
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a9a:	d011      	beq.n	8006ac0 <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	681a      	ldr	r2, [r3, #0]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f042 0201 	orr.w	r2, r2, #1
 8006aaa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006aac:	e008      	b.n	8006ac0 <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	681a      	ldr	r2, [r3, #0]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f042 0201 	orr.w	r2, r2, #1
 8006abc:	601a      	str	r2, [r3, #0]
 8006abe:	e000      	b.n	8006ac2 <HAL_TIMEx_PWMN_Start+0x14e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ac0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006ac2:	2300      	movs	r3, #0
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3710      	adds	r7, #16
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}
 8006acc:	40012c00 	.word	0x40012c00
 8006ad0:	40000400 	.word	0x40000400
 8006ad4:	40000800 	.word	0x40000800
 8006ad8:	40000c00 	.word	0x40000c00
 8006adc:	40013400 	.word	0x40013400
 8006ae0:	40014000 	.word	0x40014000
 8006ae4:	00010007 	.word	0x00010007

08006ae8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b085      	sub	sp, #20
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
 8006af0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006af8:	2b01      	cmp	r3, #1
 8006afa:	d101      	bne.n	8006b00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006afc:	2302      	movs	r3, #2
 8006afe:	e068      	b.n	8006bd2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2201      	movs	r2, #1
 8006b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2202      	movs	r2, #2
 8006b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	689b      	ldr	r3, [r3, #8]
 8006b1e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a2e      	ldr	r2, [pc, #184]	@ (8006be0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d004      	beq.n	8006b34 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a2d      	ldr	r2, [pc, #180]	@ (8006be4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d108      	bne.n	8006b46 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006b3a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	68fa      	ldr	r2, [r7, #12]
 8006b42:	4313      	orrs	r3, r2
 8006b44:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b4c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	68fa      	ldr	r2, [r7, #12]
 8006b54:	4313      	orrs	r3, r2
 8006b56:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	68fa      	ldr	r2, [r7, #12]
 8006b5e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a1e      	ldr	r2, [pc, #120]	@ (8006be0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d01d      	beq.n	8006ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b72:	d018      	beq.n	8006ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4a1b      	ldr	r2, [pc, #108]	@ (8006be8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d013      	beq.n	8006ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a1a      	ldr	r2, [pc, #104]	@ (8006bec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d00e      	beq.n	8006ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a18      	ldr	r2, [pc, #96]	@ (8006bf0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d009      	beq.n	8006ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a13      	ldr	r2, [pc, #76]	@ (8006be4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d004      	beq.n	8006ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a14      	ldr	r2, [pc, #80]	@ (8006bf4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d10c      	bne.n	8006bc0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	68ba      	ldr	r2, [r7, #8]
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	68ba      	ldr	r2, [r7, #8]
 8006bbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006bd0:	2300      	movs	r3, #0
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3714      	adds	r7, #20
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bdc:	4770      	bx	lr
 8006bde:	bf00      	nop
 8006be0:	40012c00 	.word	0x40012c00
 8006be4:	40013400 	.word	0x40013400
 8006be8:	40000400 	.word	0x40000400
 8006bec:	40000800 	.word	0x40000800
 8006bf0:	40000c00 	.word	0x40000c00
 8006bf4:	40014000 	.word	0x40014000

08006bf8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b085      	sub	sp, #20
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006c02:	2300      	movs	r3, #0
 8006c04:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c0c:	2b01      	cmp	r3, #1
 8006c0e:	d101      	bne.n	8006c14 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006c10:	2302      	movs	r3, #2
 8006c12:	e065      	b.n	8006ce0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2201      	movs	r2, #1
 8006c18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	4313      	orrs	r3, r2
 8006c28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	4313      	orrs	r3, r2
 8006c36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	685b      	ldr	r3, [r3, #4]
 8006c42:	4313      	orrs	r3, r2
 8006c44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4313      	orrs	r3, r2
 8006c52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	691b      	ldr	r3, [r3, #16]
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	695b      	ldr	r3, [r3, #20]
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	699b      	ldr	r3, [r3, #24]
 8006c88:	041b      	lsls	r3, r3, #16
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4a16      	ldr	r2, [pc, #88]	@ (8006cec <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d004      	beq.n	8006ca2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4a14      	ldr	r2, [pc, #80]	@ (8006cf0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d115      	bne.n	8006cce <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cac:	051b      	lsls	r3, r3, #20
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	69db      	ldr	r3, [r3, #28]
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	6a1b      	ldr	r3, [r3, #32]
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	68fa      	ldr	r2, [r7, #12]
 8006cd4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006cde:	2300      	movs	r3, #0
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3714      	adds	r7, #20
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr
 8006cec:	40012c00 	.word	0x40012c00
 8006cf0:	40013400 	.word	0x40013400

08006cf4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b083      	sub	sp, #12
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006cfc:	bf00      	nop
 8006cfe:	370c      	adds	r7, #12
 8006d00:	46bd      	mov	sp, r7
 8006d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d06:	4770      	bx	lr

08006d08 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b083      	sub	sp, #12
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d10:	bf00      	nop
 8006d12:	370c      	adds	r7, #12
 8006d14:	46bd      	mov	sp, r7
 8006d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1a:	4770      	bx	lr

08006d1c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b083      	sub	sp, #12
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006d24:	bf00      	nop
 8006d26:	370c      	adds	r7, #12
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr

08006d30 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b087      	sub	sp, #28
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	60f8      	str	r0, [r7, #12]
 8006d38:	60b9      	str	r1, [r7, #8]
 8006d3a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	f003 030f 	and.w	r3, r3, #15
 8006d42:	2204      	movs	r2, #4
 8006d44:	fa02 f303 	lsl.w	r3, r2, r3
 8006d48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	6a1a      	ldr	r2, [r3, #32]
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	43db      	mvns	r3, r3
 8006d52:	401a      	ands	r2, r3
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	6a1a      	ldr	r2, [r3, #32]
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	f003 030f 	and.w	r3, r3, #15
 8006d62:	6879      	ldr	r1, [r7, #4]
 8006d64:	fa01 f303 	lsl.w	r3, r1, r3
 8006d68:	431a      	orrs	r2, r3
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	621a      	str	r2, [r3, #32]
}
 8006d6e:	bf00      	nop
 8006d70:	371c      	adds	r7, #28
 8006d72:	46bd      	mov	sp, r7
 8006d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d78:	4770      	bx	lr

08006d7a <__cvt>:
 8006d7a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d7e:	ec57 6b10 	vmov	r6, r7, d0
 8006d82:	2f00      	cmp	r7, #0
 8006d84:	460c      	mov	r4, r1
 8006d86:	4619      	mov	r1, r3
 8006d88:	463b      	mov	r3, r7
 8006d8a:	bfbb      	ittet	lt
 8006d8c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006d90:	461f      	movlt	r7, r3
 8006d92:	2300      	movge	r3, #0
 8006d94:	232d      	movlt	r3, #45	@ 0x2d
 8006d96:	700b      	strb	r3, [r1, #0]
 8006d98:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d9a:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006d9e:	4691      	mov	r9, r2
 8006da0:	f023 0820 	bic.w	r8, r3, #32
 8006da4:	bfbc      	itt	lt
 8006da6:	4632      	movlt	r2, r6
 8006da8:	4616      	movlt	r6, r2
 8006daa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006dae:	d005      	beq.n	8006dbc <__cvt+0x42>
 8006db0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006db4:	d100      	bne.n	8006db8 <__cvt+0x3e>
 8006db6:	3401      	adds	r4, #1
 8006db8:	2102      	movs	r1, #2
 8006dba:	e000      	b.n	8006dbe <__cvt+0x44>
 8006dbc:	2103      	movs	r1, #3
 8006dbe:	ab03      	add	r3, sp, #12
 8006dc0:	9301      	str	r3, [sp, #4]
 8006dc2:	ab02      	add	r3, sp, #8
 8006dc4:	9300      	str	r3, [sp, #0]
 8006dc6:	ec47 6b10 	vmov	d0, r6, r7
 8006dca:	4653      	mov	r3, sl
 8006dcc:	4622      	mov	r2, r4
 8006dce:	f000 fe5b 	bl	8007a88 <_dtoa_r>
 8006dd2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006dd6:	4605      	mov	r5, r0
 8006dd8:	d119      	bne.n	8006e0e <__cvt+0x94>
 8006dda:	f019 0f01 	tst.w	r9, #1
 8006dde:	d00e      	beq.n	8006dfe <__cvt+0x84>
 8006de0:	eb00 0904 	add.w	r9, r0, r4
 8006de4:	2200      	movs	r2, #0
 8006de6:	2300      	movs	r3, #0
 8006de8:	4630      	mov	r0, r6
 8006dea:	4639      	mov	r1, r7
 8006dec:	f7f9 fe6c 	bl	8000ac8 <__aeabi_dcmpeq>
 8006df0:	b108      	cbz	r0, 8006df6 <__cvt+0x7c>
 8006df2:	f8cd 900c 	str.w	r9, [sp, #12]
 8006df6:	2230      	movs	r2, #48	@ 0x30
 8006df8:	9b03      	ldr	r3, [sp, #12]
 8006dfa:	454b      	cmp	r3, r9
 8006dfc:	d31e      	bcc.n	8006e3c <__cvt+0xc2>
 8006dfe:	9b03      	ldr	r3, [sp, #12]
 8006e00:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006e02:	1b5b      	subs	r3, r3, r5
 8006e04:	4628      	mov	r0, r5
 8006e06:	6013      	str	r3, [r2, #0]
 8006e08:	b004      	add	sp, #16
 8006e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e0e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006e12:	eb00 0904 	add.w	r9, r0, r4
 8006e16:	d1e5      	bne.n	8006de4 <__cvt+0x6a>
 8006e18:	7803      	ldrb	r3, [r0, #0]
 8006e1a:	2b30      	cmp	r3, #48	@ 0x30
 8006e1c:	d10a      	bne.n	8006e34 <__cvt+0xba>
 8006e1e:	2200      	movs	r2, #0
 8006e20:	2300      	movs	r3, #0
 8006e22:	4630      	mov	r0, r6
 8006e24:	4639      	mov	r1, r7
 8006e26:	f7f9 fe4f 	bl	8000ac8 <__aeabi_dcmpeq>
 8006e2a:	b918      	cbnz	r0, 8006e34 <__cvt+0xba>
 8006e2c:	f1c4 0401 	rsb	r4, r4, #1
 8006e30:	f8ca 4000 	str.w	r4, [sl]
 8006e34:	f8da 3000 	ldr.w	r3, [sl]
 8006e38:	4499      	add	r9, r3
 8006e3a:	e7d3      	b.n	8006de4 <__cvt+0x6a>
 8006e3c:	1c59      	adds	r1, r3, #1
 8006e3e:	9103      	str	r1, [sp, #12]
 8006e40:	701a      	strb	r2, [r3, #0]
 8006e42:	e7d9      	b.n	8006df8 <__cvt+0x7e>

08006e44 <__exponent>:
 8006e44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e46:	2900      	cmp	r1, #0
 8006e48:	bfba      	itte	lt
 8006e4a:	4249      	neglt	r1, r1
 8006e4c:	232d      	movlt	r3, #45	@ 0x2d
 8006e4e:	232b      	movge	r3, #43	@ 0x2b
 8006e50:	2909      	cmp	r1, #9
 8006e52:	7002      	strb	r2, [r0, #0]
 8006e54:	7043      	strb	r3, [r0, #1]
 8006e56:	dd29      	ble.n	8006eac <__exponent+0x68>
 8006e58:	f10d 0307 	add.w	r3, sp, #7
 8006e5c:	461d      	mov	r5, r3
 8006e5e:	270a      	movs	r7, #10
 8006e60:	461a      	mov	r2, r3
 8006e62:	fbb1 f6f7 	udiv	r6, r1, r7
 8006e66:	fb07 1416 	mls	r4, r7, r6, r1
 8006e6a:	3430      	adds	r4, #48	@ 0x30
 8006e6c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006e70:	460c      	mov	r4, r1
 8006e72:	2c63      	cmp	r4, #99	@ 0x63
 8006e74:	f103 33ff 	add.w	r3, r3, #4294967295
 8006e78:	4631      	mov	r1, r6
 8006e7a:	dcf1      	bgt.n	8006e60 <__exponent+0x1c>
 8006e7c:	3130      	adds	r1, #48	@ 0x30
 8006e7e:	1e94      	subs	r4, r2, #2
 8006e80:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006e84:	1c41      	adds	r1, r0, #1
 8006e86:	4623      	mov	r3, r4
 8006e88:	42ab      	cmp	r3, r5
 8006e8a:	d30a      	bcc.n	8006ea2 <__exponent+0x5e>
 8006e8c:	f10d 0309 	add.w	r3, sp, #9
 8006e90:	1a9b      	subs	r3, r3, r2
 8006e92:	42ac      	cmp	r4, r5
 8006e94:	bf88      	it	hi
 8006e96:	2300      	movhi	r3, #0
 8006e98:	3302      	adds	r3, #2
 8006e9a:	4403      	add	r3, r0
 8006e9c:	1a18      	subs	r0, r3, r0
 8006e9e:	b003      	add	sp, #12
 8006ea0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ea2:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006ea6:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006eaa:	e7ed      	b.n	8006e88 <__exponent+0x44>
 8006eac:	2330      	movs	r3, #48	@ 0x30
 8006eae:	3130      	adds	r1, #48	@ 0x30
 8006eb0:	7083      	strb	r3, [r0, #2]
 8006eb2:	70c1      	strb	r1, [r0, #3]
 8006eb4:	1d03      	adds	r3, r0, #4
 8006eb6:	e7f1      	b.n	8006e9c <__exponent+0x58>

08006eb8 <_printf_float>:
 8006eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ebc:	b08d      	sub	sp, #52	@ 0x34
 8006ebe:	460c      	mov	r4, r1
 8006ec0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006ec4:	4616      	mov	r6, r2
 8006ec6:	461f      	mov	r7, r3
 8006ec8:	4605      	mov	r5, r0
 8006eca:	f000 fcdb 	bl	8007884 <_localeconv_r>
 8006ece:	6803      	ldr	r3, [r0, #0]
 8006ed0:	9304      	str	r3, [sp, #16]
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f7f9 f9cc 	bl	8000270 <strlen>
 8006ed8:	2300      	movs	r3, #0
 8006eda:	930a      	str	r3, [sp, #40]	@ 0x28
 8006edc:	f8d8 3000 	ldr.w	r3, [r8]
 8006ee0:	9005      	str	r0, [sp, #20]
 8006ee2:	3307      	adds	r3, #7
 8006ee4:	f023 0307 	bic.w	r3, r3, #7
 8006ee8:	f103 0208 	add.w	r2, r3, #8
 8006eec:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006ef0:	f8d4 b000 	ldr.w	fp, [r4]
 8006ef4:	f8c8 2000 	str.w	r2, [r8]
 8006ef8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006efc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006f00:	9307      	str	r3, [sp, #28]
 8006f02:	f8cd 8018 	str.w	r8, [sp, #24]
 8006f06:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006f0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f0e:	4b9c      	ldr	r3, [pc, #624]	@ (8007180 <_printf_float+0x2c8>)
 8006f10:	f04f 32ff 	mov.w	r2, #4294967295
 8006f14:	f7f9 fe0a 	bl	8000b2c <__aeabi_dcmpun>
 8006f18:	bb70      	cbnz	r0, 8006f78 <_printf_float+0xc0>
 8006f1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f1e:	4b98      	ldr	r3, [pc, #608]	@ (8007180 <_printf_float+0x2c8>)
 8006f20:	f04f 32ff 	mov.w	r2, #4294967295
 8006f24:	f7f9 fde4 	bl	8000af0 <__aeabi_dcmple>
 8006f28:	bb30      	cbnz	r0, 8006f78 <_printf_float+0xc0>
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	4640      	mov	r0, r8
 8006f30:	4649      	mov	r1, r9
 8006f32:	f7f9 fdd3 	bl	8000adc <__aeabi_dcmplt>
 8006f36:	b110      	cbz	r0, 8006f3e <_printf_float+0x86>
 8006f38:	232d      	movs	r3, #45	@ 0x2d
 8006f3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f3e:	4a91      	ldr	r2, [pc, #580]	@ (8007184 <_printf_float+0x2cc>)
 8006f40:	4b91      	ldr	r3, [pc, #580]	@ (8007188 <_printf_float+0x2d0>)
 8006f42:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006f46:	bf8c      	ite	hi
 8006f48:	4690      	movhi	r8, r2
 8006f4a:	4698      	movls	r8, r3
 8006f4c:	2303      	movs	r3, #3
 8006f4e:	6123      	str	r3, [r4, #16]
 8006f50:	f02b 0304 	bic.w	r3, fp, #4
 8006f54:	6023      	str	r3, [r4, #0]
 8006f56:	f04f 0900 	mov.w	r9, #0
 8006f5a:	9700      	str	r7, [sp, #0]
 8006f5c:	4633      	mov	r3, r6
 8006f5e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006f60:	4621      	mov	r1, r4
 8006f62:	4628      	mov	r0, r5
 8006f64:	f000 f9d2 	bl	800730c <_printf_common>
 8006f68:	3001      	adds	r0, #1
 8006f6a:	f040 808d 	bne.w	8007088 <_printf_float+0x1d0>
 8006f6e:	f04f 30ff 	mov.w	r0, #4294967295
 8006f72:	b00d      	add	sp, #52	@ 0x34
 8006f74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f78:	4642      	mov	r2, r8
 8006f7a:	464b      	mov	r3, r9
 8006f7c:	4640      	mov	r0, r8
 8006f7e:	4649      	mov	r1, r9
 8006f80:	f7f9 fdd4 	bl	8000b2c <__aeabi_dcmpun>
 8006f84:	b140      	cbz	r0, 8006f98 <_printf_float+0xe0>
 8006f86:	464b      	mov	r3, r9
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	bfbc      	itt	lt
 8006f8c:	232d      	movlt	r3, #45	@ 0x2d
 8006f8e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006f92:	4a7e      	ldr	r2, [pc, #504]	@ (800718c <_printf_float+0x2d4>)
 8006f94:	4b7e      	ldr	r3, [pc, #504]	@ (8007190 <_printf_float+0x2d8>)
 8006f96:	e7d4      	b.n	8006f42 <_printf_float+0x8a>
 8006f98:	6863      	ldr	r3, [r4, #4]
 8006f9a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006f9e:	9206      	str	r2, [sp, #24]
 8006fa0:	1c5a      	adds	r2, r3, #1
 8006fa2:	d13b      	bne.n	800701c <_printf_float+0x164>
 8006fa4:	2306      	movs	r3, #6
 8006fa6:	6063      	str	r3, [r4, #4]
 8006fa8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006fac:	2300      	movs	r3, #0
 8006fae:	6022      	str	r2, [r4, #0]
 8006fb0:	9303      	str	r3, [sp, #12]
 8006fb2:	ab0a      	add	r3, sp, #40	@ 0x28
 8006fb4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006fb8:	ab09      	add	r3, sp, #36	@ 0x24
 8006fba:	9300      	str	r3, [sp, #0]
 8006fbc:	6861      	ldr	r1, [r4, #4]
 8006fbe:	ec49 8b10 	vmov	d0, r8, r9
 8006fc2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006fc6:	4628      	mov	r0, r5
 8006fc8:	f7ff fed7 	bl	8006d7a <__cvt>
 8006fcc:	9b06      	ldr	r3, [sp, #24]
 8006fce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006fd0:	2b47      	cmp	r3, #71	@ 0x47
 8006fd2:	4680      	mov	r8, r0
 8006fd4:	d129      	bne.n	800702a <_printf_float+0x172>
 8006fd6:	1cc8      	adds	r0, r1, #3
 8006fd8:	db02      	blt.n	8006fe0 <_printf_float+0x128>
 8006fda:	6863      	ldr	r3, [r4, #4]
 8006fdc:	4299      	cmp	r1, r3
 8006fde:	dd41      	ble.n	8007064 <_printf_float+0x1ac>
 8006fe0:	f1aa 0a02 	sub.w	sl, sl, #2
 8006fe4:	fa5f fa8a 	uxtb.w	sl, sl
 8006fe8:	3901      	subs	r1, #1
 8006fea:	4652      	mov	r2, sl
 8006fec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006ff0:	9109      	str	r1, [sp, #36]	@ 0x24
 8006ff2:	f7ff ff27 	bl	8006e44 <__exponent>
 8006ff6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006ff8:	1813      	adds	r3, r2, r0
 8006ffa:	2a01      	cmp	r2, #1
 8006ffc:	4681      	mov	r9, r0
 8006ffe:	6123      	str	r3, [r4, #16]
 8007000:	dc02      	bgt.n	8007008 <_printf_float+0x150>
 8007002:	6822      	ldr	r2, [r4, #0]
 8007004:	07d2      	lsls	r2, r2, #31
 8007006:	d501      	bpl.n	800700c <_printf_float+0x154>
 8007008:	3301      	adds	r3, #1
 800700a:	6123      	str	r3, [r4, #16]
 800700c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007010:	2b00      	cmp	r3, #0
 8007012:	d0a2      	beq.n	8006f5a <_printf_float+0xa2>
 8007014:	232d      	movs	r3, #45	@ 0x2d
 8007016:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800701a:	e79e      	b.n	8006f5a <_printf_float+0xa2>
 800701c:	9a06      	ldr	r2, [sp, #24]
 800701e:	2a47      	cmp	r2, #71	@ 0x47
 8007020:	d1c2      	bne.n	8006fa8 <_printf_float+0xf0>
 8007022:	2b00      	cmp	r3, #0
 8007024:	d1c0      	bne.n	8006fa8 <_printf_float+0xf0>
 8007026:	2301      	movs	r3, #1
 8007028:	e7bd      	b.n	8006fa6 <_printf_float+0xee>
 800702a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800702e:	d9db      	bls.n	8006fe8 <_printf_float+0x130>
 8007030:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007034:	d118      	bne.n	8007068 <_printf_float+0x1b0>
 8007036:	2900      	cmp	r1, #0
 8007038:	6863      	ldr	r3, [r4, #4]
 800703a:	dd0b      	ble.n	8007054 <_printf_float+0x19c>
 800703c:	6121      	str	r1, [r4, #16]
 800703e:	b913      	cbnz	r3, 8007046 <_printf_float+0x18e>
 8007040:	6822      	ldr	r2, [r4, #0]
 8007042:	07d0      	lsls	r0, r2, #31
 8007044:	d502      	bpl.n	800704c <_printf_float+0x194>
 8007046:	3301      	adds	r3, #1
 8007048:	440b      	add	r3, r1
 800704a:	6123      	str	r3, [r4, #16]
 800704c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800704e:	f04f 0900 	mov.w	r9, #0
 8007052:	e7db      	b.n	800700c <_printf_float+0x154>
 8007054:	b913      	cbnz	r3, 800705c <_printf_float+0x1a4>
 8007056:	6822      	ldr	r2, [r4, #0]
 8007058:	07d2      	lsls	r2, r2, #31
 800705a:	d501      	bpl.n	8007060 <_printf_float+0x1a8>
 800705c:	3302      	adds	r3, #2
 800705e:	e7f4      	b.n	800704a <_printf_float+0x192>
 8007060:	2301      	movs	r3, #1
 8007062:	e7f2      	b.n	800704a <_printf_float+0x192>
 8007064:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007068:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800706a:	4299      	cmp	r1, r3
 800706c:	db05      	blt.n	800707a <_printf_float+0x1c2>
 800706e:	6823      	ldr	r3, [r4, #0]
 8007070:	6121      	str	r1, [r4, #16]
 8007072:	07d8      	lsls	r0, r3, #31
 8007074:	d5ea      	bpl.n	800704c <_printf_float+0x194>
 8007076:	1c4b      	adds	r3, r1, #1
 8007078:	e7e7      	b.n	800704a <_printf_float+0x192>
 800707a:	2900      	cmp	r1, #0
 800707c:	bfd4      	ite	le
 800707e:	f1c1 0202 	rsble	r2, r1, #2
 8007082:	2201      	movgt	r2, #1
 8007084:	4413      	add	r3, r2
 8007086:	e7e0      	b.n	800704a <_printf_float+0x192>
 8007088:	6823      	ldr	r3, [r4, #0]
 800708a:	055a      	lsls	r2, r3, #21
 800708c:	d407      	bmi.n	800709e <_printf_float+0x1e6>
 800708e:	6923      	ldr	r3, [r4, #16]
 8007090:	4642      	mov	r2, r8
 8007092:	4631      	mov	r1, r6
 8007094:	4628      	mov	r0, r5
 8007096:	47b8      	blx	r7
 8007098:	3001      	adds	r0, #1
 800709a:	d12b      	bne.n	80070f4 <_printf_float+0x23c>
 800709c:	e767      	b.n	8006f6e <_printf_float+0xb6>
 800709e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80070a2:	f240 80dd 	bls.w	8007260 <_printf_float+0x3a8>
 80070a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80070aa:	2200      	movs	r2, #0
 80070ac:	2300      	movs	r3, #0
 80070ae:	f7f9 fd0b 	bl	8000ac8 <__aeabi_dcmpeq>
 80070b2:	2800      	cmp	r0, #0
 80070b4:	d033      	beq.n	800711e <_printf_float+0x266>
 80070b6:	4a37      	ldr	r2, [pc, #220]	@ (8007194 <_printf_float+0x2dc>)
 80070b8:	2301      	movs	r3, #1
 80070ba:	4631      	mov	r1, r6
 80070bc:	4628      	mov	r0, r5
 80070be:	47b8      	blx	r7
 80070c0:	3001      	adds	r0, #1
 80070c2:	f43f af54 	beq.w	8006f6e <_printf_float+0xb6>
 80070c6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80070ca:	4543      	cmp	r3, r8
 80070cc:	db02      	blt.n	80070d4 <_printf_float+0x21c>
 80070ce:	6823      	ldr	r3, [r4, #0]
 80070d0:	07d8      	lsls	r0, r3, #31
 80070d2:	d50f      	bpl.n	80070f4 <_printf_float+0x23c>
 80070d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070d8:	4631      	mov	r1, r6
 80070da:	4628      	mov	r0, r5
 80070dc:	47b8      	blx	r7
 80070de:	3001      	adds	r0, #1
 80070e0:	f43f af45 	beq.w	8006f6e <_printf_float+0xb6>
 80070e4:	f04f 0900 	mov.w	r9, #0
 80070e8:	f108 38ff 	add.w	r8, r8, #4294967295
 80070ec:	f104 0a1a 	add.w	sl, r4, #26
 80070f0:	45c8      	cmp	r8, r9
 80070f2:	dc09      	bgt.n	8007108 <_printf_float+0x250>
 80070f4:	6823      	ldr	r3, [r4, #0]
 80070f6:	079b      	lsls	r3, r3, #30
 80070f8:	f100 8103 	bmi.w	8007302 <_printf_float+0x44a>
 80070fc:	68e0      	ldr	r0, [r4, #12]
 80070fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007100:	4298      	cmp	r0, r3
 8007102:	bfb8      	it	lt
 8007104:	4618      	movlt	r0, r3
 8007106:	e734      	b.n	8006f72 <_printf_float+0xba>
 8007108:	2301      	movs	r3, #1
 800710a:	4652      	mov	r2, sl
 800710c:	4631      	mov	r1, r6
 800710e:	4628      	mov	r0, r5
 8007110:	47b8      	blx	r7
 8007112:	3001      	adds	r0, #1
 8007114:	f43f af2b 	beq.w	8006f6e <_printf_float+0xb6>
 8007118:	f109 0901 	add.w	r9, r9, #1
 800711c:	e7e8      	b.n	80070f0 <_printf_float+0x238>
 800711e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007120:	2b00      	cmp	r3, #0
 8007122:	dc39      	bgt.n	8007198 <_printf_float+0x2e0>
 8007124:	4a1b      	ldr	r2, [pc, #108]	@ (8007194 <_printf_float+0x2dc>)
 8007126:	2301      	movs	r3, #1
 8007128:	4631      	mov	r1, r6
 800712a:	4628      	mov	r0, r5
 800712c:	47b8      	blx	r7
 800712e:	3001      	adds	r0, #1
 8007130:	f43f af1d 	beq.w	8006f6e <_printf_float+0xb6>
 8007134:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007138:	ea59 0303 	orrs.w	r3, r9, r3
 800713c:	d102      	bne.n	8007144 <_printf_float+0x28c>
 800713e:	6823      	ldr	r3, [r4, #0]
 8007140:	07d9      	lsls	r1, r3, #31
 8007142:	d5d7      	bpl.n	80070f4 <_printf_float+0x23c>
 8007144:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007148:	4631      	mov	r1, r6
 800714a:	4628      	mov	r0, r5
 800714c:	47b8      	blx	r7
 800714e:	3001      	adds	r0, #1
 8007150:	f43f af0d 	beq.w	8006f6e <_printf_float+0xb6>
 8007154:	f04f 0a00 	mov.w	sl, #0
 8007158:	f104 0b1a 	add.w	fp, r4, #26
 800715c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800715e:	425b      	negs	r3, r3
 8007160:	4553      	cmp	r3, sl
 8007162:	dc01      	bgt.n	8007168 <_printf_float+0x2b0>
 8007164:	464b      	mov	r3, r9
 8007166:	e793      	b.n	8007090 <_printf_float+0x1d8>
 8007168:	2301      	movs	r3, #1
 800716a:	465a      	mov	r2, fp
 800716c:	4631      	mov	r1, r6
 800716e:	4628      	mov	r0, r5
 8007170:	47b8      	blx	r7
 8007172:	3001      	adds	r0, #1
 8007174:	f43f aefb 	beq.w	8006f6e <_printf_float+0xb6>
 8007178:	f10a 0a01 	add.w	sl, sl, #1
 800717c:	e7ee      	b.n	800715c <_printf_float+0x2a4>
 800717e:	bf00      	nop
 8007180:	7fefffff 	.word	0x7fefffff
 8007184:	0800a63c 	.word	0x0800a63c
 8007188:	0800a638 	.word	0x0800a638
 800718c:	0800a644 	.word	0x0800a644
 8007190:	0800a640 	.word	0x0800a640
 8007194:	0800a648 	.word	0x0800a648
 8007198:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800719a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800719e:	4553      	cmp	r3, sl
 80071a0:	bfa8      	it	ge
 80071a2:	4653      	movge	r3, sl
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	4699      	mov	r9, r3
 80071a8:	dc36      	bgt.n	8007218 <_printf_float+0x360>
 80071aa:	f04f 0b00 	mov.w	fp, #0
 80071ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80071b2:	f104 021a 	add.w	r2, r4, #26
 80071b6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80071b8:	9306      	str	r3, [sp, #24]
 80071ba:	eba3 0309 	sub.w	r3, r3, r9
 80071be:	455b      	cmp	r3, fp
 80071c0:	dc31      	bgt.n	8007226 <_printf_float+0x36e>
 80071c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071c4:	459a      	cmp	sl, r3
 80071c6:	dc3a      	bgt.n	800723e <_printf_float+0x386>
 80071c8:	6823      	ldr	r3, [r4, #0]
 80071ca:	07da      	lsls	r2, r3, #31
 80071cc:	d437      	bmi.n	800723e <_printf_float+0x386>
 80071ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071d0:	ebaa 0903 	sub.w	r9, sl, r3
 80071d4:	9b06      	ldr	r3, [sp, #24]
 80071d6:	ebaa 0303 	sub.w	r3, sl, r3
 80071da:	4599      	cmp	r9, r3
 80071dc:	bfa8      	it	ge
 80071de:	4699      	movge	r9, r3
 80071e0:	f1b9 0f00 	cmp.w	r9, #0
 80071e4:	dc33      	bgt.n	800724e <_printf_float+0x396>
 80071e6:	f04f 0800 	mov.w	r8, #0
 80071ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80071ee:	f104 0b1a 	add.w	fp, r4, #26
 80071f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071f4:	ebaa 0303 	sub.w	r3, sl, r3
 80071f8:	eba3 0309 	sub.w	r3, r3, r9
 80071fc:	4543      	cmp	r3, r8
 80071fe:	f77f af79 	ble.w	80070f4 <_printf_float+0x23c>
 8007202:	2301      	movs	r3, #1
 8007204:	465a      	mov	r2, fp
 8007206:	4631      	mov	r1, r6
 8007208:	4628      	mov	r0, r5
 800720a:	47b8      	blx	r7
 800720c:	3001      	adds	r0, #1
 800720e:	f43f aeae 	beq.w	8006f6e <_printf_float+0xb6>
 8007212:	f108 0801 	add.w	r8, r8, #1
 8007216:	e7ec      	b.n	80071f2 <_printf_float+0x33a>
 8007218:	4642      	mov	r2, r8
 800721a:	4631      	mov	r1, r6
 800721c:	4628      	mov	r0, r5
 800721e:	47b8      	blx	r7
 8007220:	3001      	adds	r0, #1
 8007222:	d1c2      	bne.n	80071aa <_printf_float+0x2f2>
 8007224:	e6a3      	b.n	8006f6e <_printf_float+0xb6>
 8007226:	2301      	movs	r3, #1
 8007228:	4631      	mov	r1, r6
 800722a:	4628      	mov	r0, r5
 800722c:	9206      	str	r2, [sp, #24]
 800722e:	47b8      	blx	r7
 8007230:	3001      	adds	r0, #1
 8007232:	f43f ae9c 	beq.w	8006f6e <_printf_float+0xb6>
 8007236:	9a06      	ldr	r2, [sp, #24]
 8007238:	f10b 0b01 	add.w	fp, fp, #1
 800723c:	e7bb      	b.n	80071b6 <_printf_float+0x2fe>
 800723e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007242:	4631      	mov	r1, r6
 8007244:	4628      	mov	r0, r5
 8007246:	47b8      	blx	r7
 8007248:	3001      	adds	r0, #1
 800724a:	d1c0      	bne.n	80071ce <_printf_float+0x316>
 800724c:	e68f      	b.n	8006f6e <_printf_float+0xb6>
 800724e:	9a06      	ldr	r2, [sp, #24]
 8007250:	464b      	mov	r3, r9
 8007252:	4442      	add	r2, r8
 8007254:	4631      	mov	r1, r6
 8007256:	4628      	mov	r0, r5
 8007258:	47b8      	blx	r7
 800725a:	3001      	adds	r0, #1
 800725c:	d1c3      	bne.n	80071e6 <_printf_float+0x32e>
 800725e:	e686      	b.n	8006f6e <_printf_float+0xb6>
 8007260:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007264:	f1ba 0f01 	cmp.w	sl, #1
 8007268:	dc01      	bgt.n	800726e <_printf_float+0x3b6>
 800726a:	07db      	lsls	r3, r3, #31
 800726c:	d536      	bpl.n	80072dc <_printf_float+0x424>
 800726e:	2301      	movs	r3, #1
 8007270:	4642      	mov	r2, r8
 8007272:	4631      	mov	r1, r6
 8007274:	4628      	mov	r0, r5
 8007276:	47b8      	blx	r7
 8007278:	3001      	adds	r0, #1
 800727a:	f43f ae78 	beq.w	8006f6e <_printf_float+0xb6>
 800727e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007282:	4631      	mov	r1, r6
 8007284:	4628      	mov	r0, r5
 8007286:	47b8      	blx	r7
 8007288:	3001      	adds	r0, #1
 800728a:	f43f ae70 	beq.w	8006f6e <_printf_float+0xb6>
 800728e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007292:	2200      	movs	r2, #0
 8007294:	2300      	movs	r3, #0
 8007296:	f10a 3aff 	add.w	sl, sl, #4294967295
 800729a:	f7f9 fc15 	bl	8000ac8 <__aeabi_dcmpeq>
 800729e:	b9c0      	cbnz	r0, 80072d2 <_printf_float+0x41a>
 80072a0:	4653      	mov	r3, sl
 80072a2:	f108 0201 	add.w	r2, r8, #1
 80072a6:	4631      	mov	r1, r6
 80072a8:	4628      	mov	r0, r5
 80072aa:	47b8      	blx	r7
 80072ac:	3001      	adds	r0, #1
 80072ae:	d10c      	bne.n	80072ca <_printf_float+0x412>
 80072b0:	e65d      	b.n	8006f6e <_printf_float+0xb6>
 80072b2:	2301      	movs	r3, #1
 80072b4:	465a      	mov	r2, fp
 80072b6:	4631      	mov	r1, r6
 80072b8:	4628      	mov	r0, r5
 80072ba:	47b8      	blx	r7
 80072bc:	3001      	adds	r0, #1
 80072be:	f43f ae56 	beq.w	8006f6e <_printf_float+0xb6>
 80072c2:	f108 0801 	add.w	r8, r8, #1
 80072c6:	45d0      	cmp	r8, sl
 80072c8:	dbf3      	blt.n	80072b2 <_printf_float+0x3fa>
 80072ca:	464b      	mov	r3, r9
 80072cc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80072d0:	e6df      	b.n	8007092 <_printf_float+0x1da>
 80072d2:	f04f 0800 	mov.w	r8, #0
 80072d6:	f104 0b1a 	add.w	fp, r4, #26
 80072da:	e7f4      	b.n	80072c6 <_printf_float+0x40e>
 80072dc:	2301      	movs	r3, #1
 80072de:	4642      	mov	r2, r8
 80072e0:	e7e1      	b.n	80072a6 <_printf_float+0x3ee>
 80072e2:	2301      	movs	r3, #1
 80072e4:	464a      	mov	r2, r9
 80072e6:	4631      	mov	r1, r6
 80072e8:	4628      	mov	r0, r5
 80072ea:	47b8      	blx	r7
 80072ec:	3001      	adds	r0, #1
 80072ee:	f43f ae3e 	beq.w	8006f6e <_printf_float+0xb6>
 80072f2:	f108 0801 	add.w	r8, r8, #1
 80072f6:	68e3      	ldr	r3, [r4, #12]
 80072f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80072fa:	1a5b      	subs	r3, r3, r1
 80072fc:	4543      	cmp	r3, r8
 80072fe:	dcf0      	bgt.n	80072e2 <_printf_float+0x42a>
 8007300:	e6fc      	b.n	80070fc <_printf_float+0x244>
 8007302:	f04f 0800 	mov.w	r8, #0
 8007306:	f104 0919 	add.w	r9, r4, #25
 800730a:	e7f4      	b.n	80072f6 <_printf_float+0x43e>

0800730c <_printf_common>:
 800730c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007310:	4616      	mov	r6, r2
 8007312:	4698      	mov	r8, r3
 8007314:	688a      	ldr	r2, [r1, #8]
 8007316:	690b      	ldr	r3, [r1, #16]
 8007318:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800731c:	4293      	cmp	r3, r2
 800731e:	bfb8      	it	lt
 8007320:	4613      	movlt	r3, r2
 8007322:	6033      	str	r3, [r6, #0]
 8007324:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007328:	4607      	mov	r7, r0
 800732a:	460c      	mov	r4, r1
 800732c:	b10a      	cbz	r2, 8007332 <_printf_common+0x26>
 800732e:	3301      	adds	r3, #1
 8007330:	6033      	str	r3, [r6, #0]
 8007332:	6823      	ldr	r3, [r4, #0]
 8007334:	0699      	lsls	r1, r3, #26
 8007336:	bf42      	ittt	mi
 8007338:	6833      	ldrmi	r3, [r6, #0]
 800733a:	3302      	addmi	r3, #2
 800733c:	6033      	strmi	r3, [r6, #0]
 800733e:	6825      	ldr	r5, [r4, #0]
 8007340:	f015 0506 	ands.w	r5, r5, #6
 8007344:	d106      	bne.n	8007354 <_printf_common+0x48>
 8007346:	f104 0a19 	add.w	sl, r4, #25
 800734a:	68e3      	ldr	r3, [r4, #12]
 800734c:	6832      	ldr	r2, [r6, #0]
 800734e:	1a9b      	subs	r3, r3, r2
 8007350:	42ab      	cmp	r3, r5
 8007352:	dc26      	bgt.n	80073a2 <_printf_common+0x96>
 8007354:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007358:	6822      	ldr	r2, [r4, #0]
 800735a:	3b00      	subs	r3, #0
 800735c:	bf18      	it	ne
 800735e:	2301      	movne	r3, #1
 8007360:	0692      	lsls	r2, r2, #26
 8007362:	d42b      	bmi.n	80073bc <_printf_common+0xb0>
 8007364:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007368:	4641      	mov	r1, r8
 800736a:	4638      	mov	r0, r7
 800736c:	47c8      	blx	r9
 800736e:	3001      	adds	r0, #1
 8007370:	d01e      	beq.n	80073b0 <_printf_common+0xa4>
 8007372:	6823      	ldr	r3, [r4, #0]
 8007374:	6922      	ldr	r2, [r4, #16]
 8007376:	f003 0306 	and.w	r3, r3, #6
 800737a:	2b04      	cmp	r3, #4
 800737c:	bf02      	ittt	eq
 800737e:	68e5      	ldreq	r5, [r4, #12]
 8007380:	6833      	ldreq	r3, [r6, #0]
 8007382:	1aed      	subeq	r5, r5, r3
 8007384:	68a3      	ldr	r3, [r4, #8]
 8007386:	bf0c      	ite	eq
 8007388:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800738c:	2500      	movne	r5, #0
 800738e:	4293      	cmp	r3, r2
 8007390:	bfc4      	itt	gt
 8007392:	1a9b      	subgt	r3, r3, r2
 8007394:	18ed      	addgt	r5, r5, r3
 8007396:	2600      	movs	r6, #0
 8007398:	341a      	adds	r4, #26
 800739a:	42b5      	cmp	r5, r6
 800739c:	d11a      	bne.n	80073d4 <_printf_common+0xc8>
 800739e:	2000      	movs	r0, #0
 80073a0:	e008      	b.n	80073b4 <_printf_common+0xa8>
 80073a2:	2301      	movs	r3, #1
 80073a4:	4652      	mov	r2, sl
 80073a6:	4641      	mov	r1, r8
 80073a8:	4638      	mov	r0, r7
 80073aa:	47c8      	blx	r9
 80073ac:	3001      	adds	r0, #1
 80073ae:	d103      	bne.n	80073b8 <_printf_common+0xac>
 80073b0:	f04f 30ff 	mov.w	r0, #4294967295
 80073b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073b8:	3501      	adds	r5, #1
 80073ba:	e7c6      	b.n	800734a <_printf_common+0x3e>
 80073bc:	18e1      	adds	r1, r4, r3
 80073be:	1c5a      	adds	r2, r3, #1
 80073c0:	2030      	movs	r0, #48	@ 0x30
 80073c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80073c6:	4422      	add	r2, r4
 80073c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80073cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80073d0:	3302      	adds	r3, #2
 80073d2:	e7c7      	b.n	8007364 <_printf_common+0x58>
 80073d4:	2301      	movs	r3, #1
 80073d6:	4622      	mov	r2, r4
 80073d8:	4641      	mov	r1, r8
 80073da:	4638      	mov	r0, r7
 80073dc:	47c8      	blx	r9
 80073de:	3001      	adds	r0, #1
 80073e0:	d0e6      	beq.n	80073b0 <_printf_common+0xa4>
 80073e2:	3601      	adds	r6, #1
 80073e4:	e7d9      	b.n	800739a <_printf_common+0x8e>
	...

080073e8 <_printf_i>:
 80073e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80073ec:	7e0f      	ldrb	r7, [r1, #24]
 80073ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80073f0:	2f78      	cmp	r7, #120	@ 0x78
 80073f2:	4691      	mov	r9, r2
 80073f4:	4680      	mov	r8, r0
 80073f6:	460c      	mov	r4, r1
 80073f8:	469a      	mov	sl, r3
 80073fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80073fe:	d807      	bhi.n	8007410 <_printf_i+0x28>
 8007400:	2f62      	cmp	r7, #98	@ 0x62
 8007402:	d80a      	bhi.n	800741a <_printf_i+0x32>
 8007404:	2f00      	cmp	r7, #0
 8007406:	f000 80d1 	beq.w	80075ac <_printf_i+0x1c4>
 800740a:	2f58      	cmp	r7, #88	@ 0x58
 800740c:	f000 80b8 	beq.w	8007580 <_printf_i+0x198>
 8007410:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007414:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007418:	e03a      	b.n	8007490 <_printf_i+0xa8>
 800741a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800741e:	2b15      	cmp	r3, #21
 8007420:	d8f6      	bhi.n	8007410 <_printf_i+0x28>
 8007422:	a101      	add	r1, pc, #4	@ (adr r1, 8007428 <_printf_i+0x40>)
 8007424:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007428:	08007481 	.word	0x08007481
 800742c:	08007495 	.word	0x08007495
 8007430:	08007411 	.word	0x08007411
 8007434:	08007411 	.word	0x08007411
 8007438:	08007411 	.word	0x08007411
 800743c:	08007411 	.word	0x08007411
 8007440:	08007495 	.word	0x08007495
 8007444:	08007411 	.word	0x08007411
 8007448:	08007411 	.word	0x08007411
 800744c:	08007411 	.word	0x08007411
 8007450:	08007411 	.word	0x08007411
 8007454:	08007593 	.word	0x08007593
 8007458:	080074bf 	.word	0x080074bf
 800745c:	0800754d 	.word	0x0800754d
 8007460:	08007411 	.word	0x08007411
 8007464:	08007411 	.word	0x08007411
 8007468:	080075b5 	.word	0x080075b5
 800746c:	08007411 	.word	0x08007411
 8007470:	080074bf 	.word	0x080074bf
 8007474:	08007411 	.word	0x08007411
 8007478:	08007411 	.word	0x08007411
 800747c:	08007555 	.word	0x08007555
 8007480:	6833      	ldr	r3, [r6, #0]
 8007482:	1d1a      	adds	r2, r3, #4
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	6032      	str	r2, [r6, #0]
 8007488:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800748c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007490:	2301      	movs	r3, #1
 8007492:	e09c      	b.n	80075ce <_printf_i+0x1e6>
 8007494:	6833      	ldr	r3, [r6, #0]
 8007496:	6820      	ldr	r0, [r4, #0]
 8007498:	1d19      	adds	r1, r3, #4
 800749a:	6031      	str	r1, [r6, #0]
 800749c:	0606      	lsls	r6, r0, #24
 800749e:	d501      	bpl.n	80074a4 <_printf_i+0xbc>
 80074a0:	681d      	ldr	r5, [r3, #0]
 80074a2:	e003      	b.n	80074ac <_printf_i+0xc4>
 80074a4:	0645      	lsls	r5, r0, #25
 80074a6:	d5fb      	bpl.n	80074a0 <_printf_i+0xb8>
 80074a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80074ac:	2d00      	cmp	r5, #0
 80074ae:	da03      	bge.n	80074b8 <_printf_i+0xd0>
 80074b0:	232d      	movs	r3, #45	@ 0x2d
 80074b2:	426d      	negs	r5, r5
 80074b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80074b8:	4858      	ldr	r0, [pc, #352]	@ (800761c <_printf_i+0x234>)
 80074ba:	230a      	movs	r3, #10
 80074bc:	e011      	b.n	80074e2 <_printf_i+0xfa>
 80074be:	6821      	ldr	r1, [r4, #0]
 80074c0:	6833      	ldr	r3, [r6, #0]
 80074c2:	0608      	lsls	r0, r1, #24
 80074c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80074c8:	d402      	bmi.n	80074d0 <_printf_i+0xe8>
 80074ca:	0649      	lsls	r1, r1, #25
 80074cc:	bf48      	it	mi
 80074ce:	b2ad      	uxthmi	r5, r5
 80074d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80074d2:	4852      	ldr	r0, [pc, #328]	@ (800761c <_printf_i+0x234>)
 80074d4:	6033      	str	r3, [r6, #0]
 80074d6:	bf14      	ite	ne
 80074d8:	230a      	movne	r3, #10
 80074da:	2308      	moveq	r3, #8
 80074dc:	2100      	movs	r1, #0
 80074de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80074e2:	6866      	ldr	r6, [r4, #4]
 80074e4:	60a6      	str	r6, [r4, #8]
 80074e6:	2e00      	cmp	r6, #0
 80074e8:	db05      	blt.n	80074f6 <_printf_i+0x10e>
 80074ea:	6821      	ldr	r1, [r4, #0]
 80074ec:	432e      	orrs	r6, r5
 80074ee:	f021 0104 	bic.w	r1, r1, #4
 80074f2:	6021      	str	r1, [r4, #0]
 80074f4:	d04b      	beq.n	800758e <_printf_i+0x1a6>
 80074f6:	4616      	mov	r6, r2
 80074f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80074fc:	fb03 5711 	mls	r7, r3, r1, r5
 8007500:	5dc7      	ldrb	r7, [r0, r7]
 8007502:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007506:	462f      	mov	r7, r5
 8007508:	42bb      	cmp	r3, r7
 800750a:	460d      	mov	r5, r1
 800750c:	d9f4      	bls.n	80074f8 <_printf_i+0x110>
 800750e:	2b08      	cmp	r3, #8
 8007510:	d10b      	bne.n	800752a <_printf_i+0x142>
 8007512:	6823      	ldr	r3, [r4, #0]
 8007514:	07df      	lsls	r7, r3, #31
 8007516:	d508      	bpl.n	800752a <_printf_i+0x142>
 8007518:	6923      	ldr	r3, [r4, #16]
 800751a:	6861      	ldr	r1, [r4, #4]
 800751c:	4299      	cmp	r1, r3
 800751e:	bfde      	ittt	le
 8007520:	2330      	movle	r3, #48	@ 0x30
 8007522:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007526:	f106 36ff 	addle.w	r6, r6, #4294967295
 800752a:	1b92      	subs	r2, r2, r6
 800752c:	6122      	str	r2, [r4, #16]
 800752e:	f8cd a000 	str.w	sl, [sp]
 8007532:	464b      	mov	r3, r9
 8007534:	aa03      	add	r2, sp, #12
 8007536:	4621      	mov	r1, r4
 8007538:	4640      	mov	r0, r8
 800753a:	f7ff fee7 	bl	800730c <_printf_common>
 800753e:	3001      	adds	r0, #1
 8007540:	d14a      	bne.n	80075d8 <_printf_i+0x1f0>
 8007542:	f04f 30ff 	mov.w	r0, #4294967295
 8007546:	b004      	add	sp, #16
 8007548:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800754c:	6823      	ldr	r3, [r4, #0]
 800754e:	f043 0320 	orr.w	r3, r3, #32
 8007552:	6023      	str	r3, [r4, #0]
 8007554:	4832      	ldr	r0, [pc, #200]	@ (8007620 <_printf_i+0x238>)
 8007556:	2778      	movs	r7, #120	@ 0x78
 8007558:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800755c:	6823      	ldr	r3, [r4, #0]
 800755e:	6831      	ldr	r1, [r6, #0]
 8007560:	061f      	lsls	r7, r3, #24
 8007562:	f851 5b04 	ldr.w	r5, [r1], #4
 8007566:	d402      	bmi.n	800756e <_printf_i+0x186>
 8007568:	065f      	lsls	r7, r3, #25
 800756a:	bf48      	it	mi
 800756c:	b2ad      	uxthmi	r5, r5
 800756e:	6031      	str	r1, [r6, #0]
 8007570:	07d9      	lsls	r1, r3, #31
 8007572:	bf44      	itt	mi
 8007574:	f043 0320 	orrmi.w	r3, r3, #32
 8007578:	6023      	strmi	r3, [r4, #0]
 800757a:	b11d      	cbz	r5, 8007584 <_printf_i+0x19c>
 800757c:	2310      	movs	r3, #16
 800757e:	e7ad      	b.n	80074dc <_printf_i+0xf4>
 8007580:	4826      	ldr	r0, [pc, #152]	@ (800761c <_printf_i+0x234>)
 8007582:	e7e9      	b.n	8007558 <_printf_i+0x170>
 8007584:	6823      	ldr	r3, [r4, #0]
 8007586:	f023 0320 	bic.w	r3, r3, #32
 800758a:	6023      	str	r3, [r4, #0]
 800758c:	e7f6      	b.n	800757c <_printf_i+0x194>
 800758e:	4616      	mov	r6, r2
 8007590:	e7bd      	b.n	800750e <_printf_i+0x126>
 8007592:	6833      	ldr	r3, [r6, #0]
 8007594:	6825      	ldr	r5, [r4, #0]
 8007596:	6961      	ldr	r1, [r4, #20]
 8007598:	1d18      	adds	r0, r3, #4
 800759a:	6030      	str	r0, [r6, #0]
 800759c:	062e      	lsls	r6, r5, #24
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	d501      	bpl.n	80075a6 <_printf_i+0x1be>
 80075a2:	6019      	str	r1, [r3, #0]
 80075a4:	e002      	b.n	80075ac <_printf_i+0x1c4>
 80075a6:	0668      	lsls	r0, r5, #25
 80075a8:	d5fb      	bpl.n	80075a2 <_printf_i+0x1ba>
 80075aa:	8019      	strh	r1, [r3, #0]
 80075ac:	2300      	movs	r3, #0
 80075ae:	6123      	str	r3, [r4, #16]
 80075b0:	4616      	mov	r6, r2
 80075b2:	e7bc      	b.n	800752e <_printf_i+0x146>
 80075b4:	6833      	ldr	r3, [r6, #0]
 80075b6:	1d1a      	adds	r2, r3, #4
 80075b8:	6032      	str	r2, [r6, #0]
 80075ba:	681e      	ldr	r6, [r3, #0]
 80075bc:	6862      	ldr	r2, [r4, #4]
 80075be:	2100      	movs	r1, #0
 80075c0:	4630      	mov	r0, r6
 80075c2:	f7f8 fe05 	bl	80001d0 <memchr>
 80075c6:	b108      	cbz	r0, 80075cc <_printf_i+0x1e4>
 80075c8:	1b80      	subs	r0, r0, r6
 80075ca:	6060      	str	r0, [r4, #4]
 80075cc:	6863      	ldr	r3, [r4, #4]
 80075ce:	6123      	str	r3, [r4, #16]
 80075d0:	2300      	movs	r3, #0
 80075d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075d6:	e7aa      	b.n	800752e <_printf_i+0x146>
 80075d8:	6923      	ldr	r3, [r4, #16]
 80075da:	4632      	mov	r2, r6
 80075dc:	4649      	mov	r1, r9
 80075de:	4640      	mov	r0, r8
 80075e0:	47d0      	blx	sl
 80075e2:	3001      	adds	r0, #1
 80075e4:	d0ad      	beq.n	8007542 <_printf_i+0x15a>
 80075e6:	6823      	ldr	r3, [r4, #0]
 80075e8:	079b      	lsls	r3, r3, #30
 80075ea:	d413      	bmi.n	8007614 <_printf_i+0x22c>
 80075ec:	68e0      	ldr	r0, [r4, #12]
 80075ee:	9b03      	ldr	r3, [sp, #12]
 80075f0:	4298      	cmp	r0, r3
 80075f2:	bfb8      	it	lt
 80075f4:	4618      	movlt	r0, r3
 80075f6:	e7a6      	b.n	8007546 <_printf_i+0x15e>
 80075f8:	2301      	movs	r3, #1
 80075fa:	4632      	mov	r2, r6
 80075fc:	4649      	mov	r1, r9
 80075fe:	4640      	mov	r0, r8
 8007600:	47d0      	blx	sl
 8007602:	3001      	adds	r0, #1
 8007604:	d09d      	beq.n	8007542 <_printf_i+0x15a>
 8007606:	3501      	adds	r5, #1
 8007608:	68e3      	ldr	r3, [r4, #12]
 800760a:	9903      	ldr	r1, [sp, #12]
 800760c:	1a5b      	subs	r3, r3, r1
 800760e:	42ab      	cmp	r3, r5
 8007610:	dcf2      	bgt.n	80075f8 <_printf_i+0x210>
 8007612:	e7eb      	b.n	80075ec <_printf_i+0x204>
 8007614:	2500      	movs	r5, #0
 8007616:	f104 0619 	add.w	r6, r4, #25
 800761a:	e7f5      	b.n	8007608 <_printf_i+0x220>
 800761c:	0800a64a 	.word	0x0800a64a
 8007620:	0800a65b 	.word	0x0800a65b

08007624 <std>:
 8007624:	2300      	movs	r3, #0
 8007626:	b510      	push	{r4, lr}
 8007628:	4604      	mov	r4, r0
 800762a:	e9c0 3300 	strd	r3, r3, [r0]
 800762e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007632:	6083      	str	r3, [r0, #8]
 8007634:	8181      	strh	r1, [r0, #12]
 8007636:	6643      	str	r3, [r0, #100]	@ 0x64
 8007638:	81c2      	strh	r2, [r0, #14]
 800763a:	6183      	str	r3, [r0, #24]
 800763c:	4619      	mov	r1, r3
 800763e:	2208      	movs	r2, #8
 8007640:	305c      	adds	r0, #92	@ 0x5c
 8007642:	f000 f916 	bl	8007872 <memset>
 8007646:	4b0d      	ldr	r3, [pc, #52]	@ (800767c <std+0x58>)
 8007648:	6263      	str	r3, [r4, #36]	@ 0x24
 800764a:	4b0d      	ldr	r3, [pc, #52]	@ (8007680 <std+0x5c>)
 800764c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800764e:	4b0d      	ldr	r3, [pc, #52]	@ (8007684 <std+0x60>)
 8007650:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007652:	4b0d      	ldr	r3, [pc, #52]	@ (8007688 <std+0x64>)
 8007654:	6323      	str	r3, [r4, #48]	@ 0x30
 8007656:	4b0d      	ldr	r3, [pc, #52]	@ (800768c <std+0x68>)
 8007658:	6224      	str	r4, [r4, #32]
 800765a:	429c      	cmp	r4, r3
 800765c:	d006      	beq.n	800766c <std+0x48>
 800765e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007662:	4294      	cmp	r4, r2
 8007664:	d002      	beq.n	800766c <std+0x48>
 8007666:	33d0      	adds	r3, #208	@ 0xd0
 8007668:	429c      	cmp	r4, r3
 800766a:	d105      	bne.n	8007678 <std+0x54>
 800766c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007670:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007674:	f000 b97a 	b.w	800796c <__retarget_lock_init_recursive>
 8007678:	bd10      	pop	{r4, pc}
 800767a:	bf00      	nop
 800767c:	080077ed 	.word	0x080077ed
 8007680:	0800780f 	.word	0x0800780f
 8007684:	08007847 	.word	0x08007847
 8007688:	0800786b 	.word	0x0800786b
 800768c:	20000e40 	.word	0x20000e40

08007690 <stdio_exit_handler>:
 8007690:	4a02      	ldr	r2, [pc, #8]	@ (800769c <stdio_exit_handler+0xc>)
 8007692:	4903      	ldr	r1, [pc, #12]	@ (80076a0 <stdio_exit_handler+0x10>)
 8007694:	4803      	ldr	r0, [pc, #12]	@ (80076a4 <stdio_exit_handler+0x14>)
 8007696:	f000 b869 	b.w	800776c <_fwalk_sglue>
 800769a:	bf00      	nop
 800769c:	2000000c 	.word	0x2000000c
 80076a0:	080092d5 	.word	0x080092d5
 80076a4:	2000001c 	.word	0x2000001c

080076a8 <cleanup_stdio>:
 80076a8:	6841      	ldr	r1, [r0, #4]
 80076aa:	4b0c      	ldr	r3, [pc, #48]	@ (80076dc <cleanup_stdio+0x34>)
 80076ac:	4299      	cmp	r1, r3
 80076ae:	b510      	push	{r4, lr}
 80076b0:	4604      	mov	r4, r0
 80076b2:	d001      	beq.n	80076b8 <cleanup_stdio+0x10>
 80076b4:	f001 fe0e 	bl	80092d4 <_fflush_r>
 80076b8:	68a1      	ldr	r1, [r4, #8]
 80076ba:	4b09      	ldr	r3, [pc, #36]	@ (80076e0 <cleanup_stdio+0x38>)
 80076bc:	4299      	cmp	r1, r3
 80076be:	d002      	beq.n	80076c6 <cleanup_stdio+0x1e>
 80076c0:	4620      	mov	r0, r4
 80076c2:	f001 fe07 	bl	80092d4 <_fflush_r>
 80076c6:	68e1      	ldr	r1, [r4, #12]
 80076c8:	4b06      	ldr	r3, [pc, #24]	@ (80076e4 <cleanup_stdio+0x3c>)
 80076ca:	4299      	cmp	r1, r3
 80076cc:	d004      	beq.n	80076d8 <cleanup_stdio+0x30>
 80076ce:	4620      	mov	r0, r4
 80076d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076d4:	f001 bdfe 	b.w	80092d4 <_fflush_r>
 80076d8:	bd10      	pop	{r4, pc}
 80076da:	bf00      	nop
 80076dc:	20000e40 	.word	0x20000e40
 80076e0:	20000ea8 	.word	0x20000ea8
 80076e4:	20000f10 	.word	0x20000f10

080076e8 <global_stdio_init.part.0>:
 80076e8:	b510      	push	{r4, lr}
 80076ea:	4b0b      	ldr	r3, [pc, #44]	@ (8007718 <global_stdio_init.part.0+0x30>)
 80076ec:	4c0b      	ldr	r4, [pc, #44]	@ (800771c <global_stdio_init.part.0+0x34>)
 80076ee:	4a0c      	ldr	r2, [pc, #48]	@ (8007720 <global_stdio_init.part.0+0x38>)
 80076f0:	601a      	str	r2, [r3, #0]
 80076f2:	4620      	mov	r0, r4
 80076f4:	2200      	movs	r2, #0
 80076f6:	2104      	movs	r1, #4
 80076f8:	f7ff ff94 	bl	8007624 <std>
 80076fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007700:	2201      	movs	r2, #1
 8007702:	2109      	movs	r1, #9
 8007704:	f7ff ff8e 	bl	8007624 <std>
 8007708:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800770c:	2202      	movs	r2, #2
 800770e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007712:	2112      	movs	r1, #18
 8007714:	f7ff bf86 	b.w	8007624 <std>
 8007718:	20000f78 	.word	0x20000f78
 800771c:	20000e40 	.word	0x20000e40
 8007720:	08007691 	.word	0x08007691

08007724 <__sfp_lock_acquire>:
 8007724:	4801      	ldr	r0, [pc, #4]	@ (800772c <__sfp_lock_acquire+0x8>)
 8007726:	f000 b922 	b.w	800796e <__retarget_lock_acquire_recursive>
 800772a:	bf00      	nop
 800772c:	20000f81 	.word	0x20000f81

08007730 <__sfp_lock_release>:
 8007730:	4801      	ldr	r0, [pc, #4]	@ (8007738 <__sfp_lock_release+0x8>)
 8007732:	f000 b91d 	b.w	8007970 <__retarget_lock_release_recursive>
 8007736:	bf00      	nop
 8007738:	20000f81 	.word	0x20000f81

0800773c <__sinit>:
 800773c:	b510      	push	{r4, lr}
 800773e:	4604      	mov	r4, r0
 8007740:	f7ff fff0 	bl	8007724 <__sfp_lock_acquire>
 8007744:	6a23      	ldr	r3, [r4, #32]
 8007746:	b11b      	cbz	r3, 8007750 <__sinit+0x14>
 8007748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800774c:	f7ff bff0 	b.w	8007730 <__sfp_lock_release>
 8007750:	4b04      	ldr	r3, [pc, #16]	@ (8007764 <__sinit+0x28>)
 8007752:	6223      	str	r3, [r4, #32]
 8007754:	4b04      	ldr	r3, [pc, #16]	@ (8007768 <__sinit+0x2c>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d1f5      	bne.n	8007748 <__sinit+0xc>
 800775c:	f7ff ffc4 	bl	80076e8 <global_stdio_init.part.0>
 8007760:	e7f2      	b.n	8007748 <__sinit+0xc>
 8007762:	bf00      	nop
 8007764:	080076a9 	.word	0x080076a9
 8007768:	20000f78 	.word	0x20000f78

0800776c <_fwalk_sglue>:
 800776c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007770:	4607      	mov	r7, r0
 8007772:	4688      	mov	r8, r1
 8007774:	4614      	mov	r4, r2
 8007776:	2600      	movs	r6, #0
 8007778:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800777c:	f1b9 0901 	subs.w	r9, r9, #1
 8007780:	d505      	bpl.n	800778e <_fwalk_sglue+0x22>
 8007782:	6824      	ldr	r4, [r4, #0]
 8007784:	2c00      	cmp	r4, #0
 8007786:	d1f7      	bne.n	8007778 <_fwalk_sglue+0xc>
 8007788:	4630      	mov	r0, r6
 800778a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800778e:	89ab      	ldrh	r3, [r5, #12]
 8007790:	2b01      	cmp	r3, #1
 8007792:	d907      	bls.n	80077a4 <_fwalk_sglue+0x38>
 8007794:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007798:	3301      	adds	r3, #1
 800779a:	d003      	beq.n	80077a4 <_fwalk_sglue+0x38>
 800779c:	4629      	mov	r1, r5
 800779e:	4638      	mov	r0, r7
 80077a0:	47c0      	blx	r8
 80077a2:	4306      	orrs	r6, r0
 80077a4:	3568      	adds	r5, #104	@ 0x68
 80077a6:	e7e9      	b.n	800777c <_fwalk_sglue+0x10>

080077a8 <siprintf>:
 80077a8:	b40e      	push	{r1, r2, r3}
 80077aa:	b510      	push	{r4, lr}
 80077ac:	b09d      	sub	sp, #116	@ 0x74
 80077ae:	ab1f      	add	r3, sp, #124	@ 0x7c
 80077b0:	9002      	str	r0, [sp, #8]
 80077b2:	9006      	str	r0, [sp, #24]
 80077b4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80077b8:	480a      	ldr	r0, [pc, #40]	@ (80077e4 <siprintf+0x3c>)
 80077ba:	9107      	str	r1, [sp, #28]
 80077bc:	9104      	str	r1, [sp, #16]
 80077be:	490a      	ldr	r1, [pc, #40]	@ (80077e8 <siprintf+0x40>)
 80077c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80077c4:	9105      	str	r1, [sp, #20]
 80077c6:	2400      	movs	r4, #0
 80077c8:	a902      	add	r1, sp, #8
 80077ca:	6800      	ldr	r0, [r0, #0]
 80077cc:	9301      	str	r3, [sp, #4]
 80077ce:	941b      	str	r4, [sp, #108]	@ 0x6c
 80077d0:	f001 fc00 	bl	8008fd4 <_svfiprintf_r>
 80077d4:	9b02      	ldr	r3, [sp, #8]
 80077d6:	701c      	strb	r4, [r3, #0]
 80077d8:	b01d      	add	sp, #116	@ 0x74
 80077da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077de:	b003      	add	sp, #12
 80077e0:	4770      	bx	lr
 80077e2:	bf00      	nop
 80077e4:	20000018 	.word	0x20000018
 80077e8:	ffff0208 	.word	0xffff0208

080077ec <__sread>:
 80077ec:	b510      	push	{r4, lr}
 80077ee:	460c      	mov	r4, r1
 80077f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077f4:	f000 f86c 	bl	80078d0 <_read_r>
 80077f8:	2800      	cmp	r0, #0
 80077fa:	bfab      	itete	ge
 80077fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80077fe:	89a3      	ldrhlt	r3, [r4, #12]
 8007800:	181b      	addge	r3, r3, r0
 8007802:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007806:	bfac      	ite	ge
 8007808:	6563      	strge	r3, [r4, #84]	@ 0x54
 800780a:	81a3      	strhlt	r3, [r4, #12]
 800780c:	bd10      	pop	{r4, pc}

0800780e <__swrite>:
 800780e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007812:	461f      	mov	r7, r3
 8007814:	898b      	ldrh	r3, [r1, #12]
 8007816:	05db      	lsls	r3, r3, #23
 8007818:	4605      	mov	r5, r0
 800781a:	460c      	mov	r4, r1
 800781c:	4616      	mov	r6, r2
 800781e:	d505      	bpl.n	800782c <__swrite+0x1e>
 8007820:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007824:	2302      	movs	r3, #2
 8007826:	2200      	movs	r2, #0
 8007828:	f000 f840 	bl	80078ac <_lseek_r>
 800782c:	89a3      	ldrh	r3, [r4, #12]
 800782e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007832:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007836:	81a3      	strh	r3, [r4, #12]
 8007838:	4632      	mov	r2, r6
 800783a:	463b      	mov	r3, r7
 800783c:	4628      	mov	r0, r5
 800783e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007842:	f000 b857 	b.w	80078f4 <_write_r>

08007846 <__sseek>:
 8007846:	b510      	push	{r4, lr}
 8007848:	460c      	mov	r4, r1
 800784a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800784e:	f000 f82d 	bl	80078ac <_lseek_r>
 8007852:	1c43      	adds	r3, r0, #1
 8007854:	89a3      	ldrh	r3, [r4, #12]
 8007856:	bf15      	itete	ne
 8007858:	6560      	strne	r0, [r4, #84]	@ 0x54
 800785a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800785e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007862:	81a3      	strheq	r3, [r4, #12]
 8007864:	bf18      	it	ne
 8007866:	81a3      	strhne	r3, [r4, #12]
 8007868:	bd10      	pop	{r4, pc}

0800786a <__sclose>:
 800786a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800786e:	f000 b80d 	b.w	800788c <_close_r>

08007872 <memset>:
 8007872:	4402      	add	r2, r0
 8007874:	4603      	mov	r3, r0
 8007876:	4293      	cmp	r3, r2
 8007878:	d100      	bne.n	800787c <memset+0xa>
 800787a:	4770      	bx	lr
 800787c:	f803 1b01 	strb.w	r1, [r3], #1
 8007880:	e7f9      	b.n	8007876 <memset+0x4>
	...

08007884 <_localeconv_r>:
 8007884:	4800      	ldr	r0, [pc, #0]	@ (8007888 <_localeconv_r+0x4>)
 8007886:	4770      	bx	lr
 8007888:	20000158 	.word	0x20000158

0800788c <_close_r>:
 800788c:	b538      	push	{r3, r4, r5, lr}
 800788e:	4d06      	ldr	r5, [pc, #24]	@ (80078a8 <_close_r+0x1c>)
 8007890:	2300      	movs	r3, #0
 8007892:	4604      	mov	r4, r0
 8007894:	4608      	mov	r0, r1
 8007896:	602b      	str	r3, [r5, #0]
 8007898:	f7fa fa24 	bl	8001ce4 <_close>
 800789c:	1c43      	adds	r3, r0, #1
 800789e:	d102      	bne.n	80078a6 <_close_r+0x1a>
 80078a0:	682b      	ldr	r3, [r5, #0]
 80078a2:	b103      	cbz	r3, 80078a6 <_close_r+0x1a>
 80078a4:	6023      	str	r3, [r4, #0]
 80078a6:	bd38      	pop	{r3, r4, r5, pc}
 80078a8:	20000f7c 	.word	0x20000f7c

080078ac <_lseek_r>:
 80078ac:	b538      	push	{r3, r4, r5, lr}
 80078ae:	4d07      	ldr	r5, [pc, #28]	@ (80078cc <_lseek_r+0x20>)
 80078b0:	4604      	mov	r4, r0
 80078b2:	4608      	mov	r0, r1
 80078b4:	4611      	mov	r1, r2
 80078b6:	2200      	movs	r2, #0
 80078b8:	602a      	str	r2, [r5, #0]
 80078ba:	461a      	mov	r2, r3
 80078bc:	f7fa fa39 	bl	8001d32 <_lseek>
 80078c0:	1c43      	adds	r3, r0, #1
 80078c2:	d102      	bne.n	80078ca <_lseek_r+0x1e>
 80078c4:	682b      	ldr	r3, [r5, #0]
 80078c6:	b103      	cbz	r3, 80078ca <_lseek_r+0x1e>
 80078c8:	6023      	str	r3, [r4, #0]
 80078ca:	bd38      	pop	{r3, r4, r5, pc}
 80078cc:	20000f7c 	.word	0x20000f7c

080078d0 <_read_r>:
 80078d0:	b538      	push	{r3, r4, r5, lr}
 80078d2:	4d07      	ldr	r5, [pc, #28]	@ (80078f0 <_read_r+0x20>)
 80078d4:	4604      	mov	r4, r0
 80078d6:	4608      	mov	r0, r1
 80078d8:	4611      	mov	r1, r2
 80078da:	2200      	movs	r2, #0
 80078dc:	602a      	str	r2, [r5, #0]
 80078de:	461a      	mov	r2, r3
 80078e0:	f7fa f9c7 	bl	8001c72 <_read>
 80078e4:	1c43      	adds	r3, r0, #1
 80078e6:	d102      	bne.n	80078ee <_read_r+0x1e>
 80078e8:	682b      	ldr	r3, [r5, #0]
 80078ea:	b103      	cbz	r3, 80078ee <_read_r+0x1e>
 80078ec:	6023      	str	r3, [r4, #0]
 80078ee:	bd38      	pop	{r3, r4, r5, pc}
 80078f0:	20000f7c 	.word	0x20000f7c

080078f4 <_write_r>:
 80078f4:	b538      	push	{r3, r4, r5, lr}
 80078f6:	4d07      	ldr	r5, [pc, #28]	@ (8007914 <_write_r+0x20>)
 80078f8:	4604      	mov	r4, r0
 80078fa:	4608      	mov	r0, r1
 80078fc:	4611      	mov	r1, r2
 80078fe:	2200      	movs	r2, #0
 8007900:	602a      	str	r2, [r5, #0]
 8007902:	461a      	mov	r2, r3
 8007904:	f7fa f9d2 	bl	8001cac <_write>
 8007908:	1c43      	adds	r3, r0, #1
 800790a:	d102      	bne.n	8007912 <_write_r+0x1e>
 800790c:	682b      	ldr	r3, [r5, #0]
 800790e:	b103      	cbz	r3, 8007912 <_write_r+0x1e>
 8007910:	6023      	str	r3, [r4, #0]
 8007912:	bd38      	pop	{r3, r4, r5, pc}
 8007914:	20000f7c 	.word	0x20000f7c

08007918 <__errno>:
 8007918:	4b01      	ldr	r3, [pc, #4]	@ (8007920 <__errno+0x8>)
 800791a:	6818      	ldr	r0, [r3, #0]
 800791c:	4770      	bx	lr
 800791e:	bf00      	nop
 8007920:	20000018 	.word	0x20000018

08007924 <__libc_init_array>:
 8007924:	b570      	push	{r4, r5, r6, lr}
 8007926:	4d0d      	ldr	r5, [pc, #52]	@ (800795c <__libc_init_array+0x38>)
 8007928:	4c0d      	ldr	r4, [pc, #52]	@ (8007960 <__libc_init_array+0x3c>)
 800792a:	1b64      	subs	r4, r4, r5
 800792c:	10a4      	asrs	r4, r4, #2
 800792e:	2600      	movs	r6, #0
 8007930:	42a6      	cmp	r6, r4
 8007932:	d109      	bne.n	8007948 <__libc_init_array+0x24>
 8007934:	4d0b      	ldr	r5, [pc, #44]	@ (8007964 <__libc_init_array+0x40>)
 8007936:	4c0c      	ldr	r4, [pc, #48]	@ (8007968 <__libc_init_array+0x44>)
 8007938:	f002 fe34 	bl	800a5a4 <_init>
 800793c:	1b64      	subs	r4, r4, r5
 800793e:	10a4      	asrs	r4, r4, #2
 8007940:	2600      	movs	r6, #0
 8007942:	42a6      	cmp	r6, r4
 8007944:	d105      	bne.n	8007952 <__libc_init_array+0x2e>
 8007946:	bd70      	pop	{r4, r5, r6, pc}
 8007948:	f855 3b04 	ldr.w	r3, [r5], #4
 800794c:	4798      	blx	r3
 800794e:	3601      	adds	r6, #1
 8007950:	e7ee      	b.n	8007930 <__libc_init_array+0xc>
 8007952:	f855 3b04 	ldr.w	r3, [r5], #4
 8007956:	4798      	blx	r3
 8007958:	3601      	adds	r6, #1
 800795a:	e7f2      	b.n	8007942 <__libc_init_array+0x1e>
 800795c:	0800ad84 	.word	0x0800ad84
 8007960:	0800ad84 	.word	0x0800ad84
 8007964:	0800ad84 	.word	0x0800ad84
 8007968:	0800ad88 	.word	0x0800ad88

0800796c <__retarget_lock_init_recursive>:
 800796c:	4770      	bx	lr

0800796e <__retarget_lock_acquire_recursive>:
 800796e:	4770      	bx	lr

08007970 <__retarget_lock_release_recursive>:
 8007970:	4770      	bx	lr

08007972 <quorem>:
 8007972:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007976:	6903      	ldr	r3, [r0, #16]
 8007978:	690c      	ldr	r4, [r1, #16]
 800797a:	42a3      	cmp	r3, r4
 800797c:	4607      	mov	r7, r0
 800797e:	db7e      	blt.n	8007a7e <quorem+0x10c>
 8007980:	3c01      	subs	r4, #1
 8007982:	f101 0814 	add.w	r8, r1, #20
 8007986:	00a3      	lsls	r3, r4, #2
 8007988:	f100 0514 	add.w	r5, r0, #20
 800798c:	9300      	str	r3, [sp, #0]
 800798e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007992:	9301      	str	r3, [sp, #4]
 8007994:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007998:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800799c:	3301      	adds	r3, #1
 800799e:	429a      	cmp	r2, r3
 80079a0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80079a4:	fbb2 f6f3 	udiv	r6, r2, r3
 80079a8:	d32e      	bcc.n	8007a08 <quorem+0x96>
 80079aa:	f04f 0a00 	mov.w	sl, #0
 80079ae:	46c4      	mov	ip, r8
 80079b0:	46ae      	mov	lr, r5
 80079b2:	46d3      	mov	fp, sl
 80079b4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80079b8:	b298      	uxth	r0, r3
 80079ba:	fb06 a000 	mla	r0, r6, r0, sl
 80079be:	0c02      	lsrs	r2, r0, #16
 80079c0:	0c1b      	lsrs	r3, r3, #16
 80079c2:	fb06 2303 	mla	r3, r6, r3, r2
 80079c6:	f8de 2000 	ldr.w	r2, [lr]
 80079ca:	b280      	uxth	r0, r0
 80079cc:	b292      	uxth	r2, r2
 80079ce:	1a12      	subs	r2, r2, r0
 80079d0:	445a      	add	r2, fp
 80079d2:	f8de 0000 	ldr.w	r0, [lr]
 80079d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80079da:	b29b      	uxth	r3, r3
 80079dc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80079e0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80079e4:	b292      	uxth	r2, r2
 80079e6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80079ea:	45e1      	cmp	r9, ip
 80079ec:	f84e 2b04 	str.w	r2, [lr], #4
 80079f0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80079f4:	d2de      	bcs.n	80079b4 <quorem+0x42>
 80079f6:	9b00      	ldr	r3, [sp, #0]
 80079f8:	58eb      	ldr	r3, [r5, r3]
 80079fa:	b92b      	cbnz	r3, 8007a08 <quorem+0x96>
 80079fc:	9b01      	ldr	r3, [sp, #4]
 80079fe:	3b04      	subs	r3, #4
 8007a00:	429d      	cmp	r5, r3
 8007a02:	461a      	mov	r2, r3
 8007a04:	d32f      	bcc.n	8007a66 <quorem+0xf4>
 8007a06:	613c      	str	r4, [r7, #16]
 8007a08:	4638      	mov	r0, r7
 8007a0a:	f001 f97f 	bl	8008d0c <__mcmp>
 8007a0e:	2800      	cmp	r0, #0
 8007a10:	db25      	blt.n	8007a5e <quorem+0xec>
 8007a12:	4629      	mov	r1, r5
 8007a14:	2000      	movs	r0, #0
 8007a16:	f858 2b04 	ldr.w	r2, [r8], #4
 8007a1a:	f8d1 c000 	ldr.w	ip, [r1]
 8007a1e:	fa1f fe82 	uxth.w	lr, r2
 8007a22:	fa1f f38c 	uxth.w	r3, ip
 8007a26:	eba3 030e 	sub.w	r3, r3, lr
 8007a2a:	4403      	add	r3, r0
 8007a2c:	0c12      	lsrs	r2, r2, #16
 8007a2e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007a32:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007a36:	b29b      	uxth	r3, r3
 8007a38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a3c:	45c1      	cmp	r9, r8
 8007a3e:	f841 3b04 	str.w	r3, [r1], #4
 8007a42:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007a46:	d2e6      	bcs.n	8007a16 <quorem+0xa4>
 8007a48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a4c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a50:	b922      	cbnz	r2, 8007a5c <quorem+0xea>
 8007a52:	3b04      	subs	r3, #4
 8007a54:	429d      	cmp	r5, r3
 8007a56:	461a      	mov	r2, r3
 8007a58:	d30b      	bcc.n	8007a72 <quorem+0x100>
 8007a5a:	613c      	str	r4, [r7, #16]
 8007a5c:	3601      	adds	r6, #1
 8007a5e:	4630      	mov	r0, r6
 8007a60:	b003      	add	sp, #12
 8007a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a66:	6812      	ldr	r2, [r2, #0]
 8007a68:	3b04      	subs	r3, #4
 8007a6a:	2a00      	cmp	r2, #0
 8007a6c:	d1cb      	bne.n	8007a06 <quorem+0x94>
 8007a6e:	3c01      	subs	r4, #1
 8007a70:	e7c6      	b.n	8007a00 <quorem+0x8e>
 8007a72:	6812      	ldr	r2, [r2, #0]
 8007a74:	3b04      	subs	r3, #4
 8007a76:	2a00      	cmp	r2, #0
 8007a78:	d1ef      	bne.n	8007a5a <quorem+0xe8>
 8007a7a:	3c01      	subs	r4, #1
 8007a7c:	e7ea      	b.n	8007a54 <quorem+0xe2>
 8007a7e:	2000      	movs	r0, #0
 8007a80:	e7ee      	b.n	8007a60 <quorem+0xee>
 8007a82:	0000      	movs	r0, r0
 8007a84:	0000      	movs	r0, r0
	...

08007a88 <_dtoa_r>:
 8007a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a8c:	69c7      	ldr	r7, [r0, #28]
 8007a8e:	b097      	sub	sp, #92	@ 0x5c
 8007a90:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007a94:	ec55 4b10 	vmov	r4, r5, d0
 8007a98:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007a9a:	9107      	str	r1, [sp, #28]
 8007a9c:	4681      	mov	r9, r0
 8007a9e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007aa0:	9311      	str	r3, [sp, #68]	@ 0x44
 8007aa2:	b97f      	cbnz	r7, 8007ac4 <_dtoa_r+0x3c>
 8007aa4:	2010      	movs	r0, #16
 8007aa6:	f000 fe09 	bl	80086bc <malloc>
 8007aaa:	4602      	mov	r2, r0
 8007aac:	f8c9 001c 	str.w	r0, [r9, #28]
 8007ab0:	b920      	cbnz	r0, 8007abc <_dtoa_r+0x34>
 8007ab2:	4ba9      	ldr	r3, [pc, #676]	@ (8007d58 <_dtoa_r+0x2d0>)
 8007ab4:	21ef      	movs	r1, #239	@ 0xef
 8007ab6:	48a9      	ldr	r0, [pc, #676]	@ (8007d5c <_dtoa_r+0x2d4>)
 8007ab8:	f001 fc6c 	bl	8009394 <__assert_func>
 8007abc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007ac0:	6007      	str	r7, [r0, #0]
 8007ac2:	60c7      	str	r7, [r0, #12]
 8007ac4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007ac8:	6819      	ldr	r1, [r3, #0]
 8007aca:	b159      	cbz	r1, 8007ae4 <_dtoa_r+0x5c>
 8007acc:	685a      	ldr	r2, [r3, #4]
 8007ace:	604a      	str	r2, [r1, #4]
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	4093      	lsls	r3, r2
 8007ad4:	608b      	str	r3, [r1, #8]
 8007ad6:	4648      	mov	r0, r9
 8007ad8:	f000 fee6 	bl	80088a8 <_Bfree>
 8007adc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	601a      	str	r2, [r3, #0]
 8007ae4:	1e2b      	subs	r3, r5, #0
 8007ae6:	bfb9      	ittee	lt
 8007ae8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007aec:	9305      	strlt	r3, [sp, #20]
 8007aee:	2300      	movge	r3, #0
 8007af0:	6033      	strge	r3, [r6, #0]
 8007af2:	9f05      	ldr	r7, [sp, #20]
 8007af4:	4b9a      	ldr	r3, [pc, #616]	@ (8007d60 <_dtoa_r+0x2d8>)
 8007af6:	bfbc      	itt	lt
 8007af8:	2201      	movlt	r2, #1
 8007afa:	6032      	strlt	r2, [r6, #0]
 8007afc:	43bb      	bics	r3, r7
 8007afe:	d112      	bne.n	8007b26 <_dtoa_r+0x9e>
 8007b00:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007b02:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007b06:	6013      	str	r3, [r2, #0]
 8007b08:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007b0c:	4323      	orrs	r3, r4
 8007b0e:	f000 855a 	beq.w	80085c6 <_dtoa_r+0xb3e>
 8007b12:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b14:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007d74 <_dtoa_r+0x2ec>
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	f000 855c 	beq.w	80085d6 <_dtoa_r+0xb4e>
 8007b1e:	f10a 0303 	add.w	r3, sl, #3
 8007b22:	f000 bd56 	b.w	80085d2 <_dtoa_r+0xb4a>
 8007b26:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	ec51 0b17 	vmov	r0, r1, d7
 8007b30:	2300      	movs	r3, #0
 8007b32:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007b36:	f7f8 ffc7 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b3a:	4680      	mov	r8, r0
 8007b3c:	b158      	cbz	r0, 8007b56 <_dtoa_r+0xce>
 8007b3e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007b40:	2301      	movs	r3, #1
 8007b42:	6013      	str	r3, [r2, #0]
 8007b44:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b46:	b113      	cbz	r3, 8007b4e <_dtoa_r+0xc6>
 8007b48:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007b4a:	4b86      	ldr	r3, [pc, #536]	@ (8007d64 <_dtoa_r+0x2dc>)
 8007b4c:	6013      	str	r3, [r2, #0]
 8007b4e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007d78 <_dtoa_r+0x2f0>
 8007b52:	f000 bd40 	b.w	80085d6 <_dtoa_r+0xb4e>
 8007b56:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007b5a:	aa14      	add	r2, sp, #80	@ 0x50
 8007b5c:	a915      	add	r1, sp, #84	@ 0x54
 8007b5e:	4648      	mov	r0, r9
 8007b60:	f001 f984 	bl	8008e6c <__d2b>
 8007b64:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007b68:	9002      	str	r0, [sp, #8]
 8007b6a:	2e00      	cmp	r6, #0
 8007b6c:	d078      	beq.n	8007c60 <_dtoa_r+0x1d8>
 8007b6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b70:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007b74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b78:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007b7c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007b80:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007b84:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007b88:	4619      	mov	r1, r3
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	4b76      	ldr	r3, [pc, #472]	@ (8007d68 <_dtoa_r+0x2e0>)
 8007b8e:	f7f8 fb7b 	bl	8000288 <__aeabi_dsub>
 8007b92:	a36b      	add	r3, pc, #428	@ (adr r3, 8007d40 <_dtoa_r+0x2b8>)
 8007b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b98:	f7f8 fd2e 	bl	80005f8 <__aeabi_dmul>
 8007b9c:	a36a      	add	r3, pc, #424	@ (adr r3, 8007d48 <_dtoa_r+0x2c0>)
 8007b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba2:	f7f8 fb73 	bl	800028c <__adddf3>
 8007ba6:	4604      	mov	r4, r0
 8007ba8:	4630      	mov	r0, r6
 8007baa:	460d      	mov	r5, r1
 8007bac:	f7f8 fcba 	bl	8000524 <__aeabi_i2d>
 8007bb0:	a367      	add	r3, pc, #412	@ (adr r3, 8007d50 <_dtoa_r+0x2c8>)
 8007bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bb6:	f7f8 fd1f 	bl	80005f8 <__aeabi_dmul>
 8007bba:	4602      	mov	r2, r0
 8007bbc:	460b      	mov	r3, r1
 8007bbe:	4620      	mov	r0, r4
 8007bc0:	4629      	mov	r1, r5
 8007bc2:	f7f8 fb63 	bl	800028c <__adddf3>
 8007bc6:	4604      	mov	r4, r0
 8007bc8:	460d      	mov	r5, r1
 8007bca:	f7f8 ffc5 	bl	8000b58 <__aeabi_d2iz>
 8007bce:	2200      	movs	r2, #0
 8007bd0:	4607      	mov	r7, r0
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	4620      	mov	r0, r4
 8007bd6:	4629      	mov	r1, r5
 8007bd8:	f7f8 ff80 	bl	8000adc <__aeabi_dcmplt>
 8007bdc:	b140      	cbz	r0, 8007bf0 <_dtoa_r+0x168>
 8007bde:	4638      	mov	r0, r7
 8007be0:	f7f8 fca0 	bl	8000524 <__aeabi_i2d>
 8007be4:	4622      	mov	r2, r4
 8007be6:	462b      	mov	r3, r5
 8007be8:	f7f8 ff6e 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bec:	b900      	cbnz	r0, 8007bf0 <_dtoa_r+0x168>
 8007bee:	3f01      	subs	r7, #1
 8007bf0:	2f16      	cmp	r7, #22
 8007bf2:	d852      	bhi.n	8007c9a <_dtoa_r+0x212>
 8007bf4:	4b5d      	ldr	r3, [pc, #372]	@ (8007d6c <_dtoa_r+0x2e4>)
 8007bf6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bfe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007c02:	f7f8 ff6b 	bl	8000adc <__aeabi_dcmplt>
 8007c06:	2800      	cmp	r0, #0
 8007c08:	d049      	beq.n	8007c9e <_dtoa_r+0x216>
 8007c0a:	3f01      	subs	r7, #1
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007c10:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c12:	1b9b      	subs	r3, r3, r6
 8007c14:	1e5a      	subs	r2, r3, #1
 8007c16:	bf45      	ittet	mi
 8007c18:	f1c3 0301 	rsbmi	r3, r3, #1
 8007c1c:	9300      	strmi	r3, [sp, #0]
 8007c1e:	2300      	movpl	r3, #0
 8007c20:	2300      	movmi	r3, #0
 8007c22:	9206      	str	r2, [sp, #24]
 8007c24:	bf54      	ite	pl
 8007c26:	9300      	strpl	r3, [sp, #0]
 8007c28:	9306      	strmi	r3, [sp, #24]
 8007c2a:	2f00      	cmp	r7, #0
 8007c2c:	db39      	blt.n	8007ca2 <_dtoa_r+0x21a>
 8007c2e:	9b06      	ldr	r3, [sp, #24]
 8007c30:	970d      	str	r7, [sp, #52]	@ 0x34
 8007c32:	443b      	add	r3, r7
 8007c34:	9306      	str	r3, [sp, #24]
 8007c36:	2300      	movs	r3, #0
 8007c38:	9308      	str	r3, [sp, #32]
 8007c3a:	9b07      	ldr	r3, [sp, #28]
 8007c3c:	2b09      	cmp	r3, #9
 8007c3e:	d863      	bhi.n	8007d08 <_dtoa_r+0x280>
 8007c40:	2b05      	cmp	r3, #5
 8007c42:	bfc4      	itt	gt
 8007c44:	3b04      	subgt	r3, #4
 8007c46:	9307      	strgt	r3, [sp, #28]
 8007c48:	9b07      	ldr	r3, [sp, #28]
 8007c4a:	f1a3 0302 	sub.w	r3, r3, #2
 8007c4e:	bfcc      	ite	gt
 8007c50:	2400      	movgt	r4, #0
 8007c52:	2401      	movle	r4, #1
 8007c54:	2b03      	cmp	r3, #3
 8007c56:	d863      	bhi.n	8007d20 <_dtoa_r+0x298>
 8007c58:	e8df f003 	tbb	[pc, r3]
 8007c5c:	2b375452 	.word	0x2b375452
 8007c60:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007c64:	441e      	add	r6, r3
 8007c66:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007c6a:	2b20      	cmp	r3, #32
 8007c6c:	bfc1      	itttt	gt
 8007c6e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007c72:	409f      	lslgt	r7, r3
 8007c74:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007c78:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007c7c:	bfd6      	itet	le
 8007c7e:	f1c3 0320 	rsble	r3, r3, #32
 8007c82:	ea47 0003 	orrgt.w	r0, r7, r3
 8007c86:	fa04 f003 	lslle.w	r0, r4, r3
 8007c8a:	f7f8 fc3b 	bl	8000504 <__aeabi_ui2d>
 8007c8e:	2201      	movs	r2, #1
 8007c90:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007c94:	3e01      	subs	r6, #1
 8007c96:	9212      	str	r2, [sp, #72]	@ 0x48
 8007c98:	e776      	b.n	8007b88 <_dtoa_r+0x100>
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	e7b7      	b.n	8007c0e <_dtoa_r+0x186>
 8007c9e:	9010      	str	r0, [sp, #64]	@ 0x40
 8007ca0:	e7b6      	b.n	8007c10 <_dtoa_r+0x188>
 8007ca2:	9b00      	ldr	r3, [sp, #0]
 8007ca4:	1bdb      	subs	r3, r3, r7
 8007ca6:	9300      	str	r3, [sp, #0]
 8007ca8:	427b      	negs	r3, r7
 8007caa:	9308      	str	r3, [sp, #32]
 8007cac:	2300      	movs	r3, #0
 8007cae:	930d      	str	r3, [sp, #52]	@ 0x34
 8007cb0:	e7c3      	b.n	8007c3a <_dtoa_r+0x1b2>
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cb6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007cb8:	eb07 0b03 	add.w	fp, r7, r3
 8007cbc:	f10b 0301 	add.w	r3, fp, #1
 8007cc0:	2b01      	cmp	r3, #1
 8007cc2:	9303      	str	r3, [sp, #12]
 8007cc4:	bfb8      	it	lt
 8007cc6:	2301      	movlt	r3, #1
 8007cc8:	e006      	b.n	8007cd8 <_dtoa_r+0x250>
 8007cca:	2301      	movs	r3, #1
 8007ccc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	dd28      	ble.n	8007d26 <_dtoa_r+0x29e>
 8007cd4:	469b      	mov	fp, r3
 8007cd6:	9303      	str	r3, [sp, #12]
 8007cd8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007cdc:	2100      	movs	r1, #0
 8007cde:	2204      	movs	r2, #4
 8007ce0:	f102 0514 	add.w	r5, r2, #20
 8007ce4:	429d      	cmp	r5, r3
 8007ce6:	d926      	bls.n	8007d36 <_dtoa_r+0x2ae>
 8007ce8:	6041      	str	r1, [r0, #4]
 8007cea:	4648      	mov	r0, r9
 8007cec:	f000 fd9c 	bl	8008828 <_Balloc>
 8007cf0:	4682      	mov	sl, r0
 8007cf2:	2800      	cmp	r0, #0
 8007cf4:	d142      	bne.n	8007d7c <_dtoa_r+0x2f4>
 8007cf6:	4b1e      	ldr	r3, [pc, #120]	@ (8007d70 <_dtoa_r+0x2e8>)
 8007cf8:	4602      	mov	r2, r0
 8007cfa:	f240 11af 	movw	r1, #431	@ 0x1af
 8007cfe:	e6da      	b.n	8007ab6 <_dtoa_r+0x2e>
 8007d00:	2300      	movs	r3, #0
 8007d02:	e7e3      	b.n	8007ccc <_dtoa_r+0x244>
 8007d04:	2300      	movs	r3, #0
 8007d06:	e7d5      	b.n	8007cb4 <_dtoa_r+0x22c>
 8007d08:	2401      	movs	r4, #1
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	9307      	str	r3, [sp, #28]
 8007d0e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007d10:	f04f 3bff 	mov.w	fp, #4294967295
 8007d14:	2200      	movs	r2, #0
 8007d16:	f8cd b00c 	str.w	fp, [sp, #12]
 8007d1a:	2312      	movs	r3, #18
 8007d1c:	920c      	str	r2, [sp, #48]	@ 0x30
 8007d1e:	e7db      	b.n	8007cd8 <_dtoa_r+0x250>
 8007d20:	2301      	movs	r3, #1
 8007d22:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d24:	e7f4      	b.n	8007d10 <_dtoa_r+0x288>
 8007d26:	f04f 0b01 	mov.w	fp, #1
 8007d2a:	f8cd b00c 	str.w	fp, [sp, #12]
 8007d2e:	465b      	mov	r3, fp
 8007d30:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007d34:	e7d0      	b.n	8007cd8 <_dtoa_r+0x250>
 8007d36:	3101      	adds	r1, #1
 8007d38:	0052      	lsls	r2, r2, #1
 8007d3a:	e7d1      	b.n	8007ce0 <_dtoa_r+0x258>
 8007d3c:	f3af 8000 	nop.w
 8007d40:	636f4361 	.word	0x636f4361
 8007d44:	3fd287a7 	.word	0x3fd287a7
 8007d48:	8b60c8b3 	.word	0x8b60c8b3
 8007d4c:	3fc68a28 	.word	0x3fc68a28
 8007d50:	509f79fb 	.word	0x509f79fb
 8007d54:	3fd34413 	.word	0x3fd34413
 8007d58:	0800a679 	.word	0x0800a679
 8007d5c:	0800a690 	.word	0x0800a690
 8007d60:	7ff00000 	.word	0x7ff00000
 8007d64:	0800a649 	.word	0x0800a649
 8007d68:	3ff80000 	.word	0x3ff80000
 8007d6c:	0800a7e0 	.word	0x0800a7e0
 8007d70:	0800a6e8 	.word	0x0800a6e8
 8007d74:	0800a675 	.word	0x0800a675
 8007d78:	0800a648 	.word	0x0800a648
 8007d7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007d80:	6018      	str	r0, [r3, #0]
 8007d82:	9b03      	ldr	r3, [sp, #12]
 8007d84:	2b0e      	cmp	r3, #14
 8007d86:	f200 80a1 	bhi.w	8007ecc <_dtoa_r+0x444>
 8007d8a:	2c00      	cmp	r4, #0
 8007d8c:	f000 809e 	beq.w	8007ecc <_dtoa_r+0x444>
 8007d90:	2f00      	cmp	r7, #0
 8007d92:	dd33      	ble.n	8007dfc <_dtoa_r+0x374>
 8007d94:	4b9c      	ldr	r3, [pc, #624]	@ (8008008 <_dtoa_r+0x580>)
 8007d96:	f007 020f 	and.w	r2, r7, #15
 8007d9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d9e:	ed93 7b00 	vldr	d7, [r3]
 8007da2:	05f8      	lsls	r0, r7, #23
 8007da4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007da8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007dac:	d516      	bpl.n	8007ddc <_dtoa_r+0x354>
 8007dae:	4b97      	ldr	r3, [pc, #604]	@ (800800c <_dtoa_r+0x584>)
 8007db0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007db4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007db8:	f7f8 fd48 	bl	800084c <__aeabi_ddiv>
 8007dbc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007dc0:	f004 040f 	and.w	r4, r4, #15
 8007dc4:	2603      	movs	r6, #3
 8007dc6:	4d91      	ldr	r5, [pc, #580]	@ (800800c <_dtoa_r+0x584>)
 8007dc8:	b954      	cbnz	r4, 8007de0 <_dtoa_r+0x358>
 8007dca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007dce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007dd2:	f7f8 fd3b 	bl	800084c <__aeabi_ddiv>
 8007dd6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007dda:	e028      	b.n	8007e2e <_dtoa_r+0x3a6>
 8007ddc:	2602      	movs	r6, #2
 8007dde:	e7f2      	b.n	8007dc6 <_dtoa_r+0x33e>
 8007de0:	07e1      	lsls	r1, r4, #31
 8007de2:	d508      	bpl.n	8007df6 <_dtoa_r+0x36e>
 8007de4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007de8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007dec:	f7f8 fc04 	bl	80005f8 <__aeabi_dmul>
 8007df0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007df4:	3601      	adds	r6, #1
 8007df6:	1064      	asrs	r4, r4, #1
 8007df8:	3508      	adds	r5, #8
 8007dfa:	e7e5      	b.n	8007dc8 <_dtoa_r+0x340>
 8007dfc:	f000 80af 	beq.w	8007f5e <_dtoa_r+0x4d6>
 8007e00:	427c      	negs	r4, r7
 8007e02:	4b81      	ldr	r3, [pc, #516]	@ (8008008 <_dtoa_r+0x580>)
 8007e04:	4d81      	ldr	r5, [pc, #516]	@ (800800c <_dtoa_r+0x584>)
 8007e06:	f004 020f 	and.w	r2, r4, #15
 8007e0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e12:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007e16:	f7f8 fbef 	bl	80005f8 <__aeabi_dmul>
 8007e1a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e1e:	1124      	asrs	r4, r4, #4
 8007e20:	2300      	movs	r3, #0
 8007e22:	2602      	movs	r6, #2
 8007e24:	2c00      	cmp	r4, #0
 8007e26:	f040 808f 	bne.w	8007f48 <_dtoa_r+0x4c0>
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d1d3      	bne.n	8007dd6 <_dtoa_r+0x34e>
 8007e2e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007e30:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	f000 8094 	beq.w	8007f62 <_dtoa_r+0x4da>
 8007e3a:	4b75      	ldr	r3, [pc, #468]	@ (8008010 <_dtoa_r+0x588>)
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	4620      	mov	r0, r4
 8007e40:	4629      	mov	r1, r5
 8007e42:	f7f8 fe4b 	bl	8000adc <__aeabi_dcmplt>
 8007e46:	2800      	cmp	r0, #0
 8007e48:	f000 808b 	beq.w	8007f62 <_dtoa_r+0x4da>
 8007e4c:	9b03      	ldr	r3, [sp, #12]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	f000 8087 	beq.w	8007f62 <_dtoa_r+0x4da>
 8007e54:	f1bb 0f00 	cmp.w	fp, #0
 8007e58:	dd34      	ble.n	8007ec4 <_dtoa_r+0x43c>
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	4b6d      	ldr	r3, [pc, #436]	@ (8008014 <_dtoa_r+0x58c>)
 8007e5e:	2200      	movs	r2, #0
 8007e60:	4629      	mov	r1, r5
 8007e62:	f7f8 fbc9 	bl	80005f8 <__aeabi_dmul>
 8007e66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e6a:	f107 38ff 	add.w	r8, r7, #4294967295
 8007e6e:	3601      	adds	r6, #1
 8007e70:	465c      	mov	r4, fp
 8007e72:	4630      	mov	r0, r6
 8007e74:	f7f8 fb56 	bl	8000524 <__aeabi_i2d>
 8007e78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e7c:	f7f8 fbbc 	bl	80005f8 <__aeabi_dmul>
 8007e80:	4b65      	ldr	r3, [pc, #404]	@ (8008018 <_dtoa_r+0x590>)
 8007e82:	2200      	movs	r2, #0
 8007e84:	f7f8 fa02 	bl	800028c <__adddf3>
 8007e88:	4605      	mov	r5, r0
 8007e8a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007e8e:	2c00      	cmp	r4, #0
 8007e90:	d16a      	bne.n	8007f68 <_dtoa_r+0x4e0>
 8007e92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e96:	4b61      	ldr	r3, [pc, #388]	@ (800801c <_dtoa_r+0x594>)
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f7f8 f9f5 	bl	8000288 <__aeabi_dsub>
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	460b      	mov	r3, r1
 8007ea2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007ea6:	462a      	mov	r2, r5
 8007ea8:	4633      	mov	r3, r6
 8007eaa:	f7f8 fe35 	bl	8000b18 <__aeabi_dcmpgt>
 8007eae:	2800      	cmp	r0, #0
 8007eb0:	f040 8298 	bne.w	80083e4 <_dtoa_r+0x95c>
 8007eb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007eb8:	462a      	mov	r2, r5
 8007eba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007ebe:	f7f8 fe0d 	bl	8000adc <__aeabi_dcmplt>
 8007ec2:	bb38      	cbnz	r0, 8007f14 <_dtoa_r+0x48c>
 8007ec4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007ec8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007ecc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	f2c0 8157 	blt.w	8008182 <_dtoa_r+0x6fa>
 8007ed4:	2f0e      	cmp	r7, #14
 8007ed6:	f300 8154 	bgt.w	8008182 <_dtoa_r+0x6fa>
 8007eda:	4b4b      	ldr	r3, [pc, #300]	@ (8008008 <_dtoa_r+0x580>)
 8007edc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007ee0:	ed93 7b00 	vldr	d7, [r3]
 8007ee4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	ed8d 7b00 	vstr	d7, [sp]
 8007eec:	f280 80e5 	bge.w	80080ba <_dtoa_r+0x632>
 8007ef0:	9b03      	ldr	r3, [sp, #12]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	f300 80e1 	bgt.w	80080ba <_dtoa_r+0x632>
 8007ef8:	d10c      	bne.n	8007f14 <_dtoa_r+0x48c>
 8007efa:	4b48      	ldr	r3, [pc, #288]	@ (800801c <_dtoa_r+0x594>)
 8007efc:	2200      	movs	r2, #0
 8007efe:	ec51 0b17 	vmov	r0, r1, d7
 8007f02:	f7f8 fb79 	bl	80005f8 <__aeabi_dmul>
 8007f06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f0a:	f7f8 fdfb 	bl	8000b04 <__aeabi_dcmpge>
 8007f0e:	2800      	cmp	r0, #0
 8007f10:	f000 8266 	beq.w	80083e0 <_dtoa_r+0x958>
 8007f14:	2400      	movs	r4, #0
 8007f16:	4625      	mov	r5, r4
 8007f18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f1a:	4656      	mov	r6, sl
 8007f1c:	ea6f 0803 	mvn.w	r8, r3
 8007f20:	2700      	movs	r7, #0
 8007f22:	4621      	mov	r1, r4
 8007f24:	4648      	mov	r0, r9
 8007f26:	f000 fcbf 	bl	80088a8 <_Bfree>
 8007f2a:	2d00      	cmp	r5, #0
 8007f2c:	f000 80bd 	beq.w	80080aa <_dtoa_r+0x622>
 8007f30:	b12f      	cbz	r7, 8007f3e <_dtoa_r+0x4b6>
 8007f32:	42af      	cmp	r7, r5
 8007f34:	d003      	beq.n	8007f3e <_dtoa_r+0x4b6>
 8007f36:	4639      	mov	r1, r7
 8007f38:	4648      	mov	r0, r9
 8007f3a:	f000 fcb5 	bl	80088a8 <_Bfree>
 8007f3e:	4629      	mov	r1, r5
 8007f40:	4648      	mov	r0, r9
 8007f42:	f000 fcb1 	bl	80088a8 <_Bfree>
 8007f46:	e0b0      	b.n	80080aa <_dtoa_r+0x622>
 8007f48:	07e2      	lsls	r2, r4, #31
 8007f4a:	d505      	bpl.n	8007f58 <_dtoa_r+0x4d0>
 8007f4c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007f50:	f7f8 fb52 	bl	80005f8 <__aeabi_dmul>
 8007f54:	3601      	adds	r6, #1
 8007f56:	2301      	movs	r3, #1
 8007f58:	1064      	asrs	r4, r4, #1
 8007f5a:	3508      	adds	r5, #8
 8007f5c:	e762      	b.n	8007e24 <_dtoa_r+0x39c>
 8007f5e:	2602      	movs	r6, #2
 8007f60:	e765      	b.n	8007e2e <_dtoa_r+0x3a6>
 8007f62:	9c03      	ldr	r4, [sp, #12]
 8007f64:	46b8      	mov	r8, r7
 8007f66:	e784      	b.n	8007e72 <_dtoa_r+0x3ea>
 8007f68:	4b27      	ldr	r3, [pc, #156]	@ (8008008 <_dtoa_r+0x580>)
 8007f6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f6c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007f70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007f74:	4454      	add	r4, sl
 8007f76:	2900      	cmp	r1, #0
 8007f78:	d054      	beq.n	8008024 <_dtoa_r+0x59c>
 8007f7a:	4929      	ldr	r1, [pc, #164]	@ (8008020 <_dtoa_r+0x598>)
 8007f7c:	2000      	movs	r0, #0
 8007f7e:	f7f8 fc65 	bl	800084c <__aeabi_ddiv>
 8007f82:	4633      	mov	r3, r6
 8007f84:	462a      	mov	r2, r5
 8007f86:	f7f8 f97f 	bl	8000288 <__aeabi_dsub>
 8007f8a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007f8e:	4656      	mov	r6, sl
 8007f90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f94:	f7f8 fde0 	bl	8000b58 <__aeabi_d2iz>
 8007f98:	4605      	mov	r5, r0
 8007f9a:	f7f8 fac3 	bl	8000524 <__aeabi_i2d>
 8007f9e:	4602      	mov	r2, r0
 8007fa0:	460b      	mov	r3, r1
 8007fa2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fa6:	f7f8 f96f 	bl	8000288 <__aeabi_dsub>
 8007faa:	3530      	adds	r5, #48	@ 0x30
 8007fac:	4602      	mov	r2, r0
 8007fae:	460b      	mov	r3, r1
 8007fb0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007fb4:	f806 5b01 	strb.w	r5, [r6], #1
 8007fb8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007fbc:	f7f8 fd8e 	bl	8000adc <__aeabi_dcmplt>
 8007fc0:	2800      	cmp	r0, #0
 8007fc2:	d172      	bne.n	80080aa <_dtoa_r+0x622>
 8007fc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007fc8:	4911      	ldr	r1, [pc, #68]	@ (8008010 <_dtoa_r+0x588>)
 8007fca:	2000      	movs	r0, #0
 8007fcc:	f7f8 f95c 	bl	8000288 <__aeabi_dsub>
 8007fd0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007fd4:	f7f8 fd82 	bl	8000adc <__aeabi_dcmplt>
 8007fd8:	2800      	cmp	r0, #0
 8007fda:	f040 80b4 	bne.w	8008146 <_dtoa_r+0x6be>
 8007fde:	42a6      	cmp	r6, r4
 8007fe0:	f43f af70 	beq.w	8007ec4 <_dtoa_r+0x43c>
 8007fe4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007fe8:	4b0a      	ldr	r3, [pc, #40]	@ (8008014 <_dtoa_r+0x58c>)
 8007fea:	2200      	movs	r2, #0
 8007fec:	f7f8 fb04 	bl	80005f8 <__aeabi_dmul>
 8007ff0:	4b08      	ldr	r3, [pc, #32]	@ (8008014 <_dtoa_r+0x58c>)
 8007ff2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ffc:	f7f8 fafc 	bl	80005f8 <__aeabi_dmul>
 8008000:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008004:	e7c4      	b.n	8007f90 <_dtoa_r+0x508>
 8008006:	bf00      	nop
 8008008:	0800a7e0 	.word	0x0800a7e0
 800800c:	0800a7b8 	.word	0x0800a7b8
 8008010:	3ff00000 	.word	0x3ff00000
 8008014:	40240000 	.word	0x40240000
 8008018:	401c0000 	.word	0x401c0000
 800801c:	40140000 	.word	0x40140000
 8008020:	3fe00000 	.word	0x3fe00000
 8008024:	4631      	mov	r1, r6
 8008026:	4628      	mov	r0, r5
 8008028:	f7f8 fae6 	bl	80005f8 <__aeabi_dmul>
 800802c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008030:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008032:	4656      	mov	r6, sl
 8008034:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008038:	f7f8 fd8e 	bl	8000b58 <__aeabi_d2iz>
 800803c:	4605      	mov	r5, r0
 800803e:	f7f8 fa71 	bl	8000524 <__aeabi_i2d>
 8008042:	4602      	mov	r2, r0
 8008044:	460b      	mov	r3, r1
 8008046:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800804a:	f7f8 f91d 	bl	8000288 <__aeabi_dsub>
 800804e:	3530      	adds	r5, #48	@ 0x30
 8008050:	f806 5b01 	strb.w	r5, [r6], #1
 8008054:	4602      	mov	r2, r0
 8008056:	460b      	mov	r3, r1
 8008058:	42a6      	cmp	r6, r4
 800805a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800805e:	f04f 0200 	mov.w	r2, #0
 8008062:	d124      	bne.n	80080ae <_dtoa_r+0x626>
 8008064:	4baf      	ldr	r3, [pc, #700]	@ (8008324 <_dtoa_r+0x89c>)
 8008066:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800806a:	f7f8 f90f 	bl	800028c <__adddf3>
 800806e:	4602      	mov	r2, r0
 8008070:	460b      	mov	r3, r1
 8008072:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008076:	f7f8 fd4f 	bl	8000b18 <__aeabi_dcmpgt>
 800807a:	2800      	cmp	r0, #0
 800807c:	d163      	bne.n	8008146 <_dtoa_r+0x6be>
 800807e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008082:	49a8      	ldr	r1, [pc, #672]	@ (8008324 <_dtoa_r+0x89c>)
 8008084:	2000      	movs	r0, #0
 8008086:	f7f8 f8ff 	bl	8000288 <__aeabi_dsub>
 800808a:	4602      	mov	r2, r0
 800808c:	460b      	mov	r3, r1
 800808e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008092:	f7f8 fd23 	bl	8000adc <__aeabi_dcmplt>
 8008096:	2800      	cmp	r0, #0
 8008098:	f43f af14 	beq.w	8007ec4 <_dtoa_r+0x43c>
 800809c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800809e:	1e73      	subs	r3, r6, #1
 80080a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80080a2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80080a6:	2b30      	cmp	r3, #48	@ 0x30
 80080a8:	d0f8      	beq.n	800809c <_dtoa_r+0x614>
 80080aa:	4647      	mov	r7, r8
 80080ac:	e03b      	b.n	8008126 <_dtoa_r+0x69e>
 80080ae:	4b9e      	ldr	r3, [pc, #632]	@ (8008328 <_dtoa_r+0x8a0>)
 80080b0:	f7f8 faa2 	bl	80005f8 <__aeabi_dmul>
 80080b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80080b8:	e7bc      	b.n	8008034 <_dtoa_r+0x5ac>
 80080ba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80080be:	4656      	mov	r6, sl
 80080c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080c4:	4620      	mov	r0, r4
 80080c6:	4629      	mov	r1, r5
 80080c8:	f7f8 fbc0 	bl	800084c <__aeabi_ddiv>
 80080cc:	f7f8 fd44 	bl	8000b58 <__aeabi_d2iz>
 80080d0:	4680      	mov	r8, r0
 80080d2:	f7f8 fa27 	bl	8000524 <__aeabi_i2d>
 80080d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080da:	f7f8 fa8d 	bl	80005f8 <__aeabi_dmul>
 80080de:	4602      	mov	r2, r0
 80080e0:	460b      	mov	r3, r1
 80080e2:	4620      	mov	r0, r4
 80080e4:	4629      	mov	r1, r5
 80080e6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80080ea:	f7f8 f8cd 	bl	8000288 <__aeabi_dsub>
 80080ee:	f806 4b01 	strb.w	r4, [r6], #1
 80080f2:	9d03      	ldr	r5, [sp, #12]
 80080f4:	eba6 040a 	sub.w	r4, r6, sl
 80080f8:	42a5      	cmp	r5, r4
 80080fa:	4602      	mov	r2, r0
 80080fc:	460b      	mov	r3, r1
 80080fe:	d133      	bne.n	8008168 <_dtoa_r+0x6e0>
 8008100:	f7f8 f8c4 	bl	800028c <__adddf3>
 8008104:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008108:	4604      	mov	r4, r0
 800810a:	460d      	mov	r5, r1
 800810c:	f7f8 fd04 	bl	8000b18 <__aeabi_dcmpgt>
 8008110:	b9c0      	cbnz	r0, 8008144 <_dtoa_r+0x6bc>
 8008112:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008116:	4620      	mov	r0, r4
 8008118:	4629      	mov	r1, r5
 800811a:	f7f8 fcd5 	bl	8000ac8 <__aeabi_dcmpeq>
 800811e:	b110      	cbz	r0, 8008126 <_dtoa_r+0x69e>
 8008120:	f018 0f01 	tst.w	r8, #1
 8008124:	d10e      	bne.n	8008144 <_dtoa_r+0x6bc>
 8008126:	9902      	ldr	r1, [sp, #8]
 8008128:	4648      	mov	r0, r9
 800812a:	f000 fbbd 	bl	80088a8 <_Bfree>
 800812e:	2300      	movs	r3, #0
 8008130:	7033      	strb	r3, [r6, #0]
 8008132:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008134:	3701      	adds	r7, #1
 8008136:	601f      	str	r7, [r3, #0]
 8008138:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800813a:	2b00      	cmp	r3, #0
 800813c:	f000 824b 	beq.w	80085d6 <_dtoa_r+0xb4e>
 8008140:	601e      	str	r6, [r3, #0]
 8008142:	e248      	b.n	80085d6 <_dtoa_r+0xb4e>
 8008144:	46b8      	mov	r8, r7
 8008146:	4633      	mov	r3, r6
 8008148:	461e      	mov	r6, r3
 800814a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800814e:	2a39      	cmp	r2, #57	@ 0x39
 8008150:	d106      	bne.n	8008160 <_dtoa_r+0x6d8>
 8008152:	459a      	cmp	sl, r3
 8008154:	d1f8      	bne.n	8008148 <_dtoa_r+0x6c0>
 8008156:	2230      	movs	r2, #48	@ 0x30
 8008158:	f108 0801 	add.w	r8, r8, #1
 800815c:	f88a 2000 	strb.w	r2, [sl]
 8008160:	781a      	ldrb	r2, [r3, #0]
 8008162:	3201      	adds	r2, #1
 8008164:	701a      	strb	r2, [r3, #0]
 8008166:	e7a0      	b.n	80080aa <_dtoa_r+0x622>
 8008168:	4b6f      	ldr	r3, [pc, #444]	@ (8008328 <_dtoa_r+0x8a0>)
 800816a:	2200      	movs	r2, #0
 800816c:	f7f8 fa44 	bl	80005f8 <__aeabi_dmul>
 8008170:	2200      	movs	r2, #0
 8008172:	2300      	movs	r3, #0
 8008174:	4604      	mov	r4, r0
 8008176:	460d      	mov	r5, r1
 8008178:	f7f8 fca6 	bl	8000ac8 <__aeabi_dcmpeq>
 800817c:	2800      	cmp	r0, #0
 800817e:	d09f      	beq.n	80080c0 <_dtoa_r+0x638>
 8008180:	e7d1      	b.n	8008126 <_dtoa_r+0x69e>
 8008182:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008184:	2a00      	cmp	r2, #0
 8008186:	f000 80ea 	beq.w	800835e <_dtoa_r+0x8d6>
 800818a:	9a07      	ldr	r2, [sp, #28]
 800818c:	2a01      	cmp	r2, #1
 800818e:	f300 80cd 	bgt.w	800832c <_dtoa_r+0x8a4>
 8008192:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008194:	2a00      	cmp	r2, #0
 8008196:	f000 80c1 	beq.w	800831c <_dtoa_r+0x894>
 800819a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800819e:	9c08      	ldr	r4, [sp, #32]
 80081a0:	9e00      	ldr	r6, [sp, #0]
 80081a2:	9a00      	ldr	r2, [sp, #0]
 80081a4:	441a      	add	r2, r3
 80081a6:	9200      	str	r2, [sp, #0]
 80081a8:	9a06      	ldr	r2, [sp, #24]
 80081aa:	2101      	movs	r1, #1
 80081ac:	441a      	add	r2, r3
 80081ae:	4648      	mov	r0, r9
 80081b0:	9206      	str	r2, [sp, #24]
 80081b2:	f000 fc2d 	bl	8008a10 <__i2b>
 80081b6:	4605      	mov	r5, r0
 80081b8:	b166      	cbz	r6, 80081d4 <_dtoa_r+0x74c>
 80081ba:	9b06      	ldr	r3, [sp, #24]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	dd09      	ble.n	80081d4 <_dtoa_r+0x74c>
 80081c0:	42b3      	cmp	r3, r6
 80081c2:	9a00      	ldr	r2, [sp, #0]
 80081c4:	bfa8      	it	ge
 80081c6:	4633      	movge	r3, r6
 80081c8:	1ad2      	subs	r2, r2, r3
 80081ca:	9200      	str	r2, [sp, #0]
 80081cc:	9a06      	ldr	r2, [sp, #24]
 80081ce:	1af6      	subs	r6, r6, r3
 80081d0:	1ad3      	subs	r3, r2, r3
 80081d2:	9306      	str	r3, [sp, #24]
 80081d4:	9b08      	ldr	r3, [sp, #32]
 80081d6:	b30b      	cbz	r3, 800821c <_dtoa_r+0x794>
 80081d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081da:	2b00      	cmp	r3, #0
 80081dc:	f000 80c6 	beq.w	800836c <_dtoa_r+0x8e4>
 80081e0:	2c00      	cmp	r4, #0
 80081e2:	f000 80c0 	beq.w	8008366 <_dtoa_r+0x8de>
 80081e6:	4629      	mov	r1, r5
 80081e8:	4622      	mov	r2, r4
 80081ea:	4648      	mov	r0, r9
 80081ec:	f000 fcc8 	bl	8008b80 <__pow5mult>
 80081f0:	9a02      	ldr	r2, [sp, #8]
 80081f2:	4601      	mov	r1, r0
 80081f4:	4605      	mov	r5, r0
 80081f6:	4648      	mov	r0, r9
 80081f8:	f000 fc20 	bl	8008a3c <__multiply>
 80081fc:	9902      	ldr	r1, [sp, #8]
 80081fe:	4680      	mov	r8, r0
 8008200:	4648      	mov	r0, r9
 8008202:	f000 fb51 	bl	80088a8 <_Bfree>
 8008206:	9b08      	ldr	r3, [sp, #32]
 8008208:	1b1b      	subs	r3, r3, r4
 800820a:	9308      	str	r3, [sp, #32]
 800820c:	f000 80b1 	beq.w	8008372 <_dtoa_r+0x8ea>
 8008210:	9a08      	ldr	r2, [sp, #32]
 8008212:	4641      	mov	r1, r8
 8008214:	4648      	mov	r0, r9
 8008216:	f000 fcb3 	bl	8008b80 <__pow5mult>
 800821a:	9002      	str	r0, [sp, #8]
 800821c:	2101      	movs	r1, #1
 800821e:	4648      	mov	r0, r9
 8008220:	f000 fbf6 	bl	8008a10 <__i2b>
 8008224:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008226:	4604      	mov	r4, r0
 8008228:	2b00      	cmp	r3, #0
 800822a:	f000 81d8 	beq.w	80085de <_dtoa_r+0xb56>
 800822e:	461a      	mov	r2, r3
 8008230:	4601      	mov	r1, r0
 8008232:	4648      	mov	r0, r9
 8008234:	f000 fca4 	bl	8008b80 <__pow5mult>
 8008238:	9b07      	ldr	r3, [sp, #28]
 800823a:	2b01      	cmp	r3, #1
 800823c:	4604      	mov	r4, r0
 800823e:	f300 809f 	bgt.w	8008380 <_dtoa_r+0x8f8>
 8008242:	9b04      	ldr	r3, [sp, #16]
 8008244:	2b00      	cmp	r3, #0
 8008246:	f040 8097 	bne.w	8008378 <_dtoa_r+0x8f0>
 800824a:	9b05      	ldr	r3, [sp, #20]
 800824c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008250:	2b00      	cmp	r3, #0
 8008252:	f040 8093 	bne.w	800837c <_dtoa_r+0x8f4>
 8008256:	9b05      	ldr	r3, [sp, #20]
 8008258:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800825c:	0d1b      	lsrs	r3, r3, #20
 800825e:	051b      	lsls	r3, r3, #20
 8008260:	b133      	cbz	r3, 8008270 <_dtoa_r+0x7e8>
 8008262:	9b00      	ldr	r3, [sp, #0]
 8008264:	3301      	adds	r3, #1
 8008266:	9300      	str	r3, [sp, #0]
 8008268:	9b06      	ldr	r3, [sp, #24]
 800826a:	3301      	adds	r3, #1
 800826c:	9306      	str	r3, [sp, #24]
 800826e:	2301      	movs	r3, #1
 8008270:	9308      	str	r3, [sp, #32]
 8008272:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008274:	2b00      	cmp	r3, #0
 8008276:	f000 81b8 	beq.w	80085ea <_dtoa_r+0xb62>
 800827a:	6923      	ldr	r3, [r4, #16]
 800827c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008280:	6918      	ldr	r0, [r3, #16]
 8008282:	f000 fb79 	bl	8008978 <__hi0bits>
 8008286:	f1c0 0020 	rsb	r0, r0, #32
 800828a:	9b06      	ldr	r3, [sp, #24]
 800828c:	4418      	add	r0, r3
 800828e:	f010 001f 	ands.w	r0, r0, #31
 8008292:	f000 8082 	beq.w	800839a <_dtoa_r+0x912>
 8008296:	f1c0 0320 	rsb	r3, r0, #32
 800829a:	2b04      	cmp	r3, #4
 800829c:	dd73      	ble.n	8008386 <_dtoa_r+0x8fe>
 800829e:	9b00      	ldr	r3, [sp, #0]
 80082a0:	f1c0 001c 	rsb	r0, r0, #28
 80082a4:	4403      	add	r3, r0
 80082a6:	9300      	str	r3, [sp, #0]
 80082a8:	9b06      	ldr	r3, [sp, #24]
 80082aa:	4403      	add	r3, r0
 80082ac:	4406      	add	r6, r0
 80082ae:	9306      	str	r3, [sp, #24]
 80082b0:	9b00      	ldr	r3, [sp, #0]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	dd05      	ble.n	80082c2 <_dtoa_r+0x83a>
 80082b6:	9902      	ldr	r1, [sp, #8]
 80082b8:	461a      	mov	r2, r3
 80082ba:	4648      	mov	r0, r9
 80082bc:	f000 fcba 	bl	8008c34 <__lshift>
 80082c0:	9002      	str	r0, [sp, #8]
 80082c2:	9b06      	ldr	r3, [sp, #24]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	dd05      	ble.n	80082d4 <_dtoa_r+0x84c>
 80082c8:	4621      	mov	r1, r4
 80082ca:	461a      	mov	r2, r3
 80082cc:	4648      	mov	r0, r9
 80082ce:	f000 fcb1 	bl	8008c34 <__lshift>
 80082d2:	4604      	mov	r4, r0
 80082d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d061      	beq.n	800839e <_dtoa_r+0x916>
 80082da:	9802      	ldr	r0, [sp, #8]
 80082dc:	4621      	mov	r1, r4
 80082de:	f000 fd15 	bl	8008d0c <__mcmp>
 80082e2:	2800      	cmp	r0, #0
 80082e4:	da5b      	bge.n	800839e <_dtoa_r+0x916>
 80082e6:	2300      	movs	r3, #0
 80082e8:	9902      	ldr	r1, [sp, #8]
 80082ea:	220a      	movs	r2, #10
 80082ec:	4648      	mov	r0, r9
 80082ee:	f000 fafd 	bl	80088ec <__multadd>
 80082f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082f4:	9002      	str	r0, [sp, #8]
 80082f6:	f107 38ff 	add.w	r8, r7, #4294967295
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	f000 8177 	beq.w	80085ee <_dtoa_r+0xb66>
 8008300:	4629      	mov	r1, r5
 8008302:	2300      	movs	r3, #0
 8008304:	220a      	movs	r2, #10
 8008306:	4648      	mov	r0, r9
 8008308:	f000 faf0 	bl	80088ec <__multadd>
 800830c:	f1bb 0f00 	cmp.w	fp, #0
 8008310:	4605      	mov	r5, r0
 8008312:	dc6f      	bgt.n	80083f4 <_dtoa_r+0x96c>
 8008314:	9b07      	ldr	r3, [sp, #28]
 8008316:	2b02      	cmp	r3, #2
 8008318:	dc49      	bgt.n	80083ae <_dtoa_r+0x926>
 800831a:	e06b      	b.n	80083f4 <_dtoa_r+0x96c>
 800831c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800831e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008322:	e73c      	b.n	800819e <_dtoa_r+0x716>
 8008324:	3fe00000 	.word	0x3fe00000
 8008328:	40240000 	.word	0x40240000
 800832c:	9b03      	ldr	r3, [sp, #12]
 800832e:	1e5c      	subs	r4, r3, #1
 8008330:	9b08      	ldr	r3, [sp, #32]
 8008332:	42a3      	cmp	r3, r4
 8008334:	db09      	blt.n	800834a <_dtoa_r+0x8c2>
 8008336:	1b1c      	subs	r4, r3, r4
 8008338:	9b03      	ldr	r3, [sp, #12]
 800833a:	2b00      	cmp	r3, #0
 800833c:	f6bf af30 	bge.w	80081a0 <_dtoa_r+0x718>
 8008340:	9b00      	ldr	r3, [sp, #0]
 8008342:	9a03      	ldr	r2, [sp, #12]
 8008344:	1a9e      	subs	r6, r3, r2
 8008346:	2300      	movs	r3, #0
 8008348:	e72b      	b.n	80081a2 <_dtoa_r+0x71a>
 800834a:	9b08      	ldr	r3, [sp, #32]
 800834c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800834e:	9408      	str	r4, [sp, #32]
 8008350:	1ae3      	subs	r3, r4, r3
 8008352:	441a      	add	r2, r3
 8008354:	9e00      	ldr	r6, [sp, #0]
 8008356:	9b03      	ldr	r3, [sp, #12]
 8008358:	920d      	str	r2, [sp, #52]	@ 0x34
 800835a:	2400      	movs	r4, #0
 800835c:	e721      	b.n	80081a2 <_dtoa_r+0x71a>
 800835e:	9c08      	ldr	r4, [sp, #32]
 8008360:	9e00      	ldr	r6, [sp, #0]
 8008362:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008364:	e728      	b.n	80081b8 <_dtoa_r+0x730>
 8008366:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800836a:	e751      	b.n	8008210 <_dtoa_r+0x788>
 800836c:	9a08      	ldr	r2, [sp, #32]
 800836e:	9902      	ldr	r1, [sp, #8]
 8008370:	e750      	b.n	8008214 <_dtoa_r+0x78c>
 8008372:	f8cd 8008 	str.w	r8, [sp, #8]
 8008376:	e751      	b.n	800821c <_dtoa_r+0x794>
 8008378:	2300      	movs	r3, #0
 800837a:	e779      	b.n	8008270 <_dtoa_r+0x7e8>
 800837c:	9b04      	ldr	r3, [sp, #16]
 800837e:	e777      	b.n	8008270 <_dtoa_r+0x7e8>
 8008380:	2300      	movs	r3, #0
 8008382:	9308      	str	r3, [sp, #32]
 8008384:	e779      	b.n	800827a <_dtoa_r+0x7f2>
 8008386:	d093      	beq.n	80082b0 <_dtoa_r+0x828>
 8008388:	9a00      	ldr	r2, [sp, #0]
 800838a:	331c      	adds	r3, #28
 800838c:	441a      	add	r2, r3
 800838e:	9200      	str	r2, [sp, #0]
 8008390:	9a06      	ldr	r2, [sp, #24]
 8008392:	441a      	add	r2, r3
 8008394:	441e      	add	r6, r3
 8008396:	9206      	str	r2, [sp, #24]
 8008398:	e78a      	b.n	80082b0 <_dtoa_r+0x828>
 800839a:	4603      	mov	r3, r0
 800839c:	e7f4      	b.n	8008388 <_dtoa_r+0x900>
 800839e:	9b03      	ldr	r3, [sp, #12]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	46b8      	mov	r8, r7
 80083a4:	dc20      	bgt.n	80083e8 <_dtoa_r+0x960>
 80083a6:	469b      	mov	fp, r3
 80083a8:	9b07      	ldr	r3, [sp, #28]
 80083aa:	2b02      	cmp	r3, #2
 80083ac:	dd1e      	ble.n	80083ec <_dtoa_r+0x964>
 80083ae:	f1bb 0f00 	cmp.w	fp, #0
 80083b2:	f47f adb1 	bne.w	8007f18 <_dtoa_r+0x490>
 80083b6:	4621      	mov	r1, r4
 80083b8:	465b      	mov	r3, fp
 80083ba:	2205      	movs	r2, #5
 80083bc:	4648      	mov	r0, r9
 80083be:	f000 fa95 	bl	80088ec <__multadd>
 80083c2:	4601      	mov	r1, r0
 80083c4:	4604      	mov	r4, r0
 80083c6:	9802      	ldr	r0, [sp, #8]
 80083c8:	f000 fca0 	bl	8008d0c <__mcmp>
 80083cc:	2800      	cmp	r0, #0
 80083ce:	f77f ada3 	ble.w	8007f18 <_dtoa_r+0x490>
 80083d2:	4656      	mov	r6, sl
 80083d4:	2331      	movs	r3, #49	@ 0x31
 80083d6:	f806 3b01 	strb.w	r3, [r6], #1
 80083da:	f108 0801 	add.w	r8, r8, #1
 80083de:	e59f      	b.n	8007f20 <_dtoa_r+0x498>
 80083e0:	9c03      	ldr	r4, [sp, #12]
 80083e2:	46b8      	mov	r8, r7
 80083e4:	4625      	mov	r5, r4
 80083e6:	e7f4      	b.n	80083d2 <_dtoa_r+0x94a>
 80083e8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80083ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	f000 8101 	beq.w	80085f6 <_dtoa_r+0xb6e>
 80083f4:	2e00      	cmp	r6, #0
 80083f6:	dd05      	ble.n	8008404 <_dtoa_r+0x97c>
 80083f8:	4629      	mov	r1, r5
 80083fa:	4632      	mov	r2, r6
 80083fc:	4648      	mov	r0, r9
 80083fe:	f000 fc19 	bl	8008c34 <__lshift>
 8008402:	4605      	mov	r5, r0
 8008404:	9b08      	ldr	r3, [sp, #32]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d05c      	beq.n	80084c4 <_dtoa_r+0xa3c>
 800840a:	6869      	ldr	r1, [r5, #4]
 800840c:	4648      	mov	r0, r9
 800840e:	f000 fa0b 	bl	8008828 <_Balloc>
 8008412:	4606      	mov	r6, r0
 8008414:	b928      	cbnz	r0, 8008422 <_dtoa_r+0x99a>
 8008416:	4b82      	ldr	r3, [pc, #520]	@ (8008620 <_dtoa_r+0xb98>)
 8008418:	4602      	mov	r2, r0
 800841a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800841e:	f7ff bb4a 	b.w	8007ab6 <_dtoa_r+0x2e>
 8008422:	692a      	ldr	r2, [r5, #16]
 8008424:	3202      	adds	r2, #2
 8008426:	0092      	lsls	r2, r2, #2
 8008428:	f105 010c 	add.w	r1, r5, #12
 800842c:	300c      	adds	r0, #12
 800842e:	f000 ffa3 	bl	8009378 <memcpy>
 8008432:	2201      	movs	r2, #1
 8008434:	4631      	mov	r1, r6
 8008436:	4648      	mov	r0, r9
 8008438:	f000 fbfc 	bl	8008c34 <__lshift>
 800843c:	f10a 0301 	add.w	r3, sl, #1
 8008440:	9300      	str	r3, [sp, #0]
 8008442:	eb0a 030b 	add.w	r3, sl, fp
 8008446:	9308      	str	r3, [sp, #32]
 8008448:	9b04      	ldr	r3, [sp, #16]
 800844a:	f003 0301 	and.w	r3, r3, #1
 800844e:	462f      	mov	r7, r5
 8008450:	9306      	str	r3, [sp, #24]
 8008452:	4605      	mov	r5, r0
 8008454:	9b00      	ldr	r3, [sp, #0]
 8008456:	9802      	ldr	r0, [sp, #8]
 8008458:	4621      	mov	r1, r4
 800845a:	f103 3bff 	add.w	fp, r3, #4294967295
 800845e:	f7ff fa88 	bl	8007972 <quorem>
 8008462:	4603      	mov	r3, r0
 8008464:	3330      	adds	r3, #48	@ 0x30
 8008466:	9003      	str	r0, [sp, #12]
 8008468:	4639      	mov	r1, r7
 800846a:	9802      	ldr	r0, [sp, #8]
 800846c:	9309      	str	r3, [sp, #36]	@ 0x24
 800846e:	f000 fc4d 	bl	8008d0c <__mcmp>
 8008472:	462a      	mov	r2, r5
 8008474:	9004      	str	r0, [sp, #16]
 8008476:	4621      	mov	r1, r4
 8008478:	4648      	mov	r0, r9
 800847a:	f000 fc63 	bl	8008d44 <__mdiff>
 800847e:	68c2      	ldr	r2, [r0, #12]
 8008480:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008482:	4606      	mov	r6, r0
 8008484:	bb02      	cbnz	r2, 80084c8 <_dtoa_r+0xa40>
 8008486:	4601      	mov	r1, r0
 8008488:	9802      	ldr	r0, [sp, #8]
 800848a:	f000 fc3f 	bl	8008d0c <__mcmp>
 800848e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008490:	4602      	mov	r2, r0
 8008492:	4631      	mov	r1, r6
 8008494:	4648      	mov	r0, r9
 8008496:	920c      	str	r2, [sp, #48]	@ 0x30
 8008498:	9309      	str	r3, [sp, #36]	@ 0x24
 800849a:	f000 fa05 	bl	80088a8 <_Bfree>
 800849e:	9b07      	ldr	r3, [sp, #28]
 80084a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80084a2:	9e00      	ldr	r6, [sp, #0]
 80084a4:	ea42 0103 	orr.w	r1, r2, r3
 80084a8:	9b06      	ldr	r3, [sp, #24]
 80084aa:	4319      	orrs	r1, r3
 80084ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084ae:	d10d      	bne.n	80084cc <_dtoa_r+0xa44>
 80084b0:	2b39      	cmp	r3, #57	@ 0x39
 80084b2:	d027      	beq.n	8008504 <_dtoa_r+0xa7c>
 80084b4:	9a04      	ldr	r2, [sp, #16]
 80084b6:	2a00      	cmp	r2, #0
 80084b8:	dd01      	ble.n	80084be <_dtoa_r+0xa36>
 80084ba:	9b03      	ldr	r3, [sp, #12]
 80084bc:	3331      	adds	r3, #49	@ 0x31
 80084be:	f88b 3000 	strb.w	r3, [fp]
 80084c2:	e52e      	b.n	8007f22 <_dtoa_r+0x49a>
 80084c4:	4628      	mov	r0, r5
 80084c6:	e7b9      	b.n	800843c <_dtoa_r+0x9b4>
 80084c8:	2201      	movs	r2, #1
 80084ca:	e7e2      	b.n	8008492 <_dtoa_r+0xa0a>
 80084cc:	9904      	ldr	r1, [sp, #16]
 80084ce:	2900      	cmp	r1, #0
 80084d0:	db04      	blt.n	80084dc <_dtoa_r+0xa54>
 80084d2:	9807      	ldr	r0, [sp, #28]
 80084d4:	4301      	orrs	r1, r0
 80084d6:	9806      	ldr	r0, [sp, #24]
 80084d8:	4301      	orrs	r1, r0
 80084da:	d120      	bne.n	800851e <_dtoa_r+0xa96>
 80084dc:	2a00      	cmp	r2, #0
 80084de:	ddee      	ble.n	80084be <_dtoa_r+0xa36>
 80084e0:	9902      	ldr	r1, [sp, #8]
 80084e2:	9300      	str	r3, [sp, #0]
 80084e4:	2201      	movs	r2, #1
 80084e6:	4648      	mov	r0, r9
 80084e8:	f000 fba4 	bl	8008c34 <__lshift>
 80084ec:	4621      	mov	r1, r4
 80084ee:	9002      	str	r0, [sp, #8]
 80084f0:	f000 fc0c 	bl	8008d0c <__mcmp>
 80084f4:	2800      	cmp	r0, #0
 80084f6:	9b00      	ldr	r3, [sp, #0]
 80084f8:	dc02      	bgt.n	8008500 <_dtoa_r+0xa78>
 80084fa:	d1e0      	bne.n	80084be <_dtoa_r+0xa36>
 80084fc:	07da      	lsls	r2, r3, #31
 80084fe:	d5de      	bpl.n	80084be <_dtoa_r+0xa36>
 8008500:	2b39      	cmp	r3, #57	@ 0x39
 8008502:	d1da      	bne.n	80084ba <_dtoa_r+0xa32>
 8008504:	2339      	movs	r3, #57	@ 0x39
 8008506:	f88b 3000 	strb.w	r3, [fp]
 800850a:	4633      	mov	r3, r6
 800850c:	461e      	mov	r6, r3
 800850e:	3b01      	subs	r3, #1
 8008510:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008514:	2a39      	cmp	r2, #57	@ 0x39
 8008516:	d04e      	beq.n	80085b6 <_dtoa_r+0xb2e>
 8008518:	3201      	adds	r2, #1
 800851a:	701a      	strb	r2, [r3, #0]
 800851c:	e501      	b.n	8007f22 <_dtoa_r+0x49a>
 800851e:	2a00      	cmp	r2, #0
 8008520:	dd03      	ble.n	800852a <_dtoa_r+0xaa2>
 8008522:	2b39      	cmp	r3, #57	@ 0x39
 8008524:	d0ee      	beq.n	8008504 <_dtoa_r+0xa7c>
 8008526:	3301      	adds	r3, #1
 8008528:	e7c9      	b.n	80084be <_dtoa_r+0xa36>
 800852a:	9a00      	ldr	r2, [sp, #0]
 800852c:	9908      	ldr	r1, [sp, #32]
 800852e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008532:	428a      	cmp	r2, r1
 8008534:	d028      	beq.n	8008588 <_dtoa_r+0xb00>
 8008536:	9902      	ldr	r1, [sp, #8]
 8008538:	2300      	movs	r3, #0
 800853a:	220a      	movs	r2, #10
 800853c:	4648      	mov	r0, r9
 800853e:	f000 f9d5 	bl	80088ec <__multadd>
 8008542:	42af      	cmp	r7, r5
 8008544:	9002      	str	r0, [sp, #8]
 8008546:	f04f 0300 	mov.w	r3, #0
 800854a:	f04f 020a 	mov.w	r2, #10
 800854e:	4639      	mov	r1, r7
 8008550:	4648      	mov	r0, r9
 8008552:	d107      	bne.n	8008564 <_dtoa_r+0xadc>
 8008554:	f000 f9ca 	bl	80088ec <__multadd>
 8008558:	4607      	mov	r7, r0
 800855a:	4605      	mov	r5, r0
 800855c:	9b00      	ldr	r3, [sp, #0]
 800855e:	3301      	adds	r3, #1
 8008560:	9300      	str	r3, [sp, #0]
 8008562:	e777      	b.n	8008454 <_dtoa_r+0x9cc>
 8008564:	f000 f9c2 	bl	80088ec <__multadd>
 8008568:	4629      	mov	r1, r5
 800856a:	4607      	mov	r7, r0
 800856c:	2300      	movs	r3, #0
 800856e:	220a      	movs	r2, #10
 8008570:	4648      	mov	r0, r9
 8008572:	f000 f9bb 	bl	80088ec <__multadd>
 8008576:	4605      	mov	r5, r0
 8008578:	e7f0      	b.n	800855c <_dtoa_r+0xad4>
 800857a:	f1bb 0f00 	cmp.w	fp, #0
 800857e:	bfcc      	ite	gt
 8008580:	465e      	movgt	r6, fp
 8008582:	2601      	movle	r6, #1
 8008584:	4456      	add	r6, sl
 8008586:	2700      	movs	r7, #0
 8008588:	9902      	ldr	r1, [sp, #8]
 800858a:	9300      	str	r3, [sp, #0]
 800858c:	2201      	movs	r2, #1
 800858e:	4648      	mov	r0, r9
 8008590:	f000 fb50 	bl	8008c34 <__lshift>
 8008594:	4621      	mov	r1, r4
 8008596:	9002      	str	r0, [sp, #8]
 8008598:	f000 fbb8 	bl	8008d0c <__mcmp>
 800859c:	2800      	cmp	r0, #0
 800859e:	dcb4      	bgt.n	800850a <_dtoa_r+0xa82>
 80085a0:	d102      	bne.n	80085a8 <_dtoa_r+0xb20>
 80085a2:	9b00      	ldr	r3, [sp, #0]
 80085a4:	07db      	lsls	r3, r3, #31
 80085a6:	d4b0      	bmi.n	800850a <_dtoa_r+0xa82>
 80085a8:	4633      	mov	r3, r6
 80085aa:	461e      	mov	r6, r3
 80085ac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80085b0:	2a30      	cmp	r2, #48	@ 0x30
 80085b2:	d0fa      	beq.n	80085aa <_dtoa_r+0xb22>
 80085b4:	e4b5      	b.n	8007f22 <_dtoa_r+0x49a>
 80085b6:	459a      	cmp	sl, r3
 80085b8:	d1a8      	bne.n	800850c <_dtoa_r+0xa84>
 80085ba:	2331      	movs	r3, #49	@ 0x31
 80085bc:	f108 0801 	add.w	r8, r8, #1
 80085c0:	f88a 3000 	strb.w	r3, [sl]
 80085c4:	e4ad      	b.n	8007f22 <_dtoa_r+0x49a>
 80085c6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80085c8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008624 <_dtoa_r+0xb9c>
 80085cc:	b11b      	cbz	r3, 80085d6 <_dtoa_r+0xb4e>
 80085ce:	f10a 0308 	add.w	r3, sl, #8
 80085d2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80085d4:	6013      	str	r3, [r2, #0]
 80085d6:	4650      	mov	r0, sl
 80085d8:	b017      	add	sp, #92	@ 0x5c
 80085da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085de:	9b07      	ldr	r3, [sp, #28]
 80085e0:	2b01      	cmp	r3, #1
 80085e2:	f77f ae2e 	ble.w	8008242 <_dtoa_r+0x7ba>
 80085e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80085e8:	9308      	str	r3, [sp, #32]
 80085ea:	2001      	movs	r0, #1
 80085ec:	e64d      	b.n	800828a <_dtoa_r+0x802>
 80085ee:	f1bb 0f00 	cmp.w	fp, #0
 80085f2:	f77f aed9 	ble.w	80083a8 <_dtoa_r+0x920>
 80085f6:	4656      	mov	r6, sl
 80085f8:	9802      	ldr	r0, [sp, #8]
 80085fa:	4621      	mov	r1, r4
 80085fc:	f7ff f9b9 	bl	8007972 <quorem>
 8008600:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008604:	f806 3b01 	strb.w	r3, [r6], #1
 8008608:	eba6 020a 	sub.w	r2, r6, sl
 800860c:	4593      	cmp	fp, r2
 800860e:	ddb4      	ble.n	800857a <_dtoa_r+0xaf2>
 8008610:	9902      	ldr	r1, [sp, #8]
 8008612:	2300      	movs	r3, #0
 8008614:	220a      	movs	r2, #10
 8008616:	4648      	mov	r0, r9
 8008618:	f000 f968 	bl	80088ec <__multadd>
 800861c:	9002      	str	r0, [sp, #8]
 800861e:	e7eb      	b.n	80085f8 <_dtoa_r+0xb70>
 8008620:	0800a6e8 	.word	0x0800a6e8
 8008624:	0800a66c 	.word	0x0800a66c

08008628 <_free_r>:
 8008628:	b538      	push	{r3, r4, r5, lr}
 800862a:	4605      	mov	r5, r0
 800862c:	2900      	cmp	r1, #0
 800862e:	d041      	beq.n	80086b4 <_free_r+0x8c>
 8008630:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008634:	1f0c      	subs	r4, r1, #4
 8008636:	2b00      	cmp	r3, #0
 8008638:	bfb8      	it	lt
 800863a:	18e4      	addlt	r4, r4, r3
 800863c:	f000 f8e8 	bl	8008810 <__malloc_lock>
 8008640:	4a1d      	ldr	r2, [pc, #116]	@ (80086b8 <_free_r+0x90>)
 8008642:	6813      	ldr	r3, [r2, #0]
 8008644:	b933      	cbnz	r3, 8008654 <_free_r+0x2c>
 8008646:	6063      	str	r3, [r4, #4]
 8008648:	6014      	str	r4, [r2, #0]
 800864a:	4628      	mov	r0, r5
 800864c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008650:	f000 b8e4 	b.w	800881c <__malloc_unlock>
 8008654:	42a3      	cmp	r3, r4
 8008656:	d908      	bls.n	800866a <_free_r+0x42>
 8008658:	6820      	ldr	r0, [r4, #0]
 800865a:	1821      	adds	r1, r4, r0
 800865c:	428b      	cmp	r3, r1
 800865e:	bf01      	itttt	eq
 8008660:	6819      	ldreq	r1, [r3, #0]
 8008662:	685b      	ldreq	r3, [r3, #4]
 8008664:	1809      	addeq	r1, r1, r0
 8008666:	6021      	streq	r1, [r4, #0]
 8008668:	e7ed      	b.n	8008646 <_free_r+0x1e>
 800866a:	461a      	mov	r2, r3
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	b10b      	cbz	r3, 8008674 <_free_r+0x4c>
 8008670:	42a3      	cmp	r3, r4
 8008672:	d9fa      	bls.n	800866a <_free_r+0x42>
 8008674:	6811      	ldr	r1, [r2, #0]
 8008676:	1850      	adds	r0, r2, r1
 8008678:	42a0      	cmp	r0, r4
 800867a:	d10b      	bne.n	8008694 <_free_r+0x6c>
 800867c:	6820      	ldr	r0, [r4, #0]
 800867e:	4401      	add	r1, r0
 8008680:	1850      	adds	r0, r2, r1
 8008682:	4283      	cmp	r3, r0
 8008684:	6011      	str	r1, [r2, #0]
 8008686:	d1e0      	bne.n	800864a <_free_r+0x22>
 8008688:	6818      	ldr	r0, [r3, #0]
 800868a:	685b      	ldr	r3, [r3, #4]
 800868c:	6053      	str	r3, [r2, #4]
 800868e:	4408      	add	r0, r1
 8008690:	6010      	str	r0, [r2, #0]
 8008692:	e7da      	b.n	800864a <_free_r+0x22>
 8008694:	d902      	bls.n	800869c <_free_r+0x74>
 8008696:	230c      	movs	r3, #12
 8008698:	602b      	str	r3, [r5, #0]
 800869a:	e7d6      	b.n	800864a <_free_r+0x22>
 800869c:	6820      	ldr	r0, [r4, #0]
 800869e:	1821      	adds	r1, r4, r0
 80086a0:	428b      	cmp	r3, r1
 80086a2:	bf04      	itt	eq
 80086a4:	6819      	ldreq	r1, [r3, #0]
 80086a6:	685b      	ldreq	r3, [r3, #4]
 80086a8:	6063      	str	r3, [r4, #4]
 80086aa:	bf04      	itt	eq
 80086ac:	1809      	addeq	r1, r1, r0
 80086ae:	6021      	streq	r1, [r4, #0]
 80086b0:	6054      	str	r4, [r2, #4]
 80086b2:	e7ca      	b.n	800864a <_free_r+0x22>
 80086b4:	bd38      	pop	{r3, r4, r5, pc}
 80086b6:	bf00      	nop
 80086b8:	20000f88 	.word	0x20000f88

080086bc <malloc>:
 80086bc:	4b02      	ldr	r3, [pc, #8]	@ (80086c8 <malloc+0xc>)
 80086be:	4601      	mov	r1, r0
 80086c0:	6818      	ldr	r0, [r3, #0]
 80086c2:	f000 b825 	b.w	8008710 <_malloc_r>
 80086c6:	bf00      	nop
 80086c8:	20000018 	.word	0x20000018

080086cc <sbrk_aligned>:
 80086cc:	b570      	push	{r4, r5, r6, lr}
 80086ce:	4e0f      	ldr	r6, [pc, #60]	@ (800870c <sbrk_aligned+0x40>)
 80086d0:	460c      	mov	r4, r1
 80086d2:	6831      	ldr	r1, [r6, #0]
 80086d4:	4605      	mov	r5, r0
 80086d6:	b911      	cbnz	r1, 80086de <sbrk_aligned+0x12>
 80086d8:	f000 fe3e 	bl	8009358 <_sbrk_r>
 80086dc:	6030      	str	r0, [r6, #0]
 80086de:	4621      	mov	r1, r4
 80086e0:	4628      	mov	r0, r5
 80086e2:	f000 fe39 	bl	8009358 <_sbrk_r>
 80086e6:	1c43      	adds	r3, r0, #1
 80086e8:	d103      	bne.n	80086f2 <sbrk_aligned+0x26>
 80086ea:	f04f 34ff 	mov.w	r4, #4294967295
 80086ee:	4620      	mov	r0, r4
 80086f0:	bd70      	pop	{r4, r5, r6, pc}
 80086f2:	1cc4      	adds	r4, r0, #3
 80086f4:	f024 0403 	bic.w	r4, r4, #3
 80086f8:	42a0      	cmp	r0, r4
 80086fa:	d0f8      	beq.n	80086ee <sbrk_aligned+0x22>
 80086fc:	1a21      	subs	r1, r4, r0
 80086fe:	4628      	mov	r0, r5
 8008700:	f000 fe2a 	bl	8009358 <_sbrk_r>
 8008704:	3001      	adds	r0, #1
 8008706:	d1f2      	bne.n	80086ee <sbrk_aligned+0x22>
 8008708:	e7ef      	b.n	80086ea <sbrk_aligned+0x1e>
 800870a:	bf00      	nop
 800870c:	20000f84 	.word	0x20000f84

08008710 <_malloc_r>:
 8008710:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008714:	1ccd      	adds	r5, r1, #3
 8008716:	f025 0503 	bic.w	r5, r5, #3
 800871a:	3508      	adds	r5, #8
 800871c:	2d0c      	cmp	r5, #12
 800871e:	bf38      	it	cc
 8008720:	250c      	movcc	r5, #12
 8008722:	2d00      	cmp	r5, #0
 8008724:	4606      	mov	r6, r0
 8008726:	db01      	blt.n	800872c <_malloc_r+0x1c>
 8008728:	42a9      	cmp	r1, r5
 800872a:	d904      	bls.n	8008736 <_malloc_r+0x26>
 800872c:	230c      	movs	r3, #12
 800872e:	6033      	str	r3, [r6, #0]
 8008730:	2000      	movs	r0, #0
 8008732:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008736:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800880c <_malloc_r+0xfc>
 800873a:	f000 f869 	bl	8008810 <__malloc_lock>
 800873e:	f8d8 3000 	ldr.w	r3, [r8]
 8008742:	461c      	mov	r4, r3
 8008744:	bb44      	cbnz	r4, 8008798 <_malloc_r+0x88>
 8008746:	4629      	mov	r1, r5
 8008748:	4630      	mov	r0, r6
 800874a:	f7ff ffbf 	bl	80086cc <sbrk_aligned>
 800874e:	1c43      	adds	r3, r0, #1
 8008750:	4604      	mov	r4, r0
 8008752:	d158      	bne.n	8008806 <_malloc_r+0xf6>
 8008754:	f8d8 4000 	ldr.w	r4, [r8]
 8008758:	4627      	mov	r7, r4
 800875a:	2f00      	cmp	r7, #0
 800875c:	d143      	bne.n	80087e6 <_malloc_r+0xd6>
 800875e:	2c00      	cmp	r4, #0
 8008760:	d04b      	beq.n	80087fa <_malloc_r+0xea>
 8008762:	6823      	ldr	r3, [r4, #0]
 8008764:	4639      	mov	r1, r7
 8008766:	4630      	mov	r0, r6
 8008768:	eb04 0903 	add.w	r9, r4, r3
 800876c:	f000 fdf4 	bl	8009358 <_sbrk_r>
 8008770:	4581      	cmp	r9, r0
 8008772:	d142      	bne.n	80087fa <_malloc_r+0xea>
 8008774:	6821      	ldr	r1, [r4, #0]
 8008776:	1a6d      	subs	r5, r5, r1
 8008778:	4629      	mov	r1, r5
 800877a:	4630      	mov	r0, r6
 800877c:	f7ff ffa6 	bl	80086cc <sbrk_aligned>
 8008780:	3001      	adds	r0, #1
 8008782:	d03a      	beq.n	80087fa <_malloc_r+0xea>
 8008784:	6823      	ldr	r3, [r4, #0]
 8008786:	442b      	add	r3, r5
 8008788:	6023      	str	r3, [r4, #0]
 800878a:	f8d8 3000 	ldr.w	r3, [r8]
 800878e:	685a      	ldr	r2, [r3, #4]
 8008790:	bb62      	cbnz	r2, 80087ec <_malloc_r+0xdc>
 8008792:	f8c8 7000 	str.w	r7, [r8]
 8008796:	e00f      	b.n	80087b8 <_malloc_r+0xa8>
 8008798:	6822      	ldr	r2, [r4, #0]
 800879a:	1b52      	subs	r2, r2, r5
 800879c:	d420      	bmi.n	80087e0 <_malloc_r+0xd0>
 800879e:	2a0b      	cmp	r2, #11
 80087a0:	d917      	bls.n	80087d2 <_malloc_r+0xc2>
 80087a2:	1961      	adds	r1, r4, r5
 80087a4:	42a3      	cmp	r3, r4
 80087a6:	6025      	str	r5, [r4, #0]
 80087a8:	bf18      	it	ne
 80087aa:	6059      	strne	r1, [r3, #4]
 80087ac:	6863      	ldr	r3, [r4, #4]
 80087ae:	bf08      	it	eq
 80087b0:	f8c8 1000 	streq.w	r1, [r8]
 80087b4:	5162      	str	r2, [r4, r5]
 80087b6:	604b      	str	r3, [r1, #4]
 80087b8:	4630      	mov	r0, r6
 80087ba:	f000 f82f 	bl	800881c <__malloc_unlock>
 80087be:	f104 000b 	add.w	r0, r4, #11
 80087c2:	1d23      	adds	r3, r4, #4
 80087c4:	f020 0007 	bic.w	r0, r0, #7
 80087c8:	1ac2      	subs	r2, r0, r3
 80087ca:	bf1c      	itt	ne
 80087cc:	1a1b      	subne	r3, r3, r0
 80087ce:	50a3      	strne	r3, [r4, r2]
 80087d0:	e7af      	b.n	8008732 <_malloc_r+0x22>
 80087d2:	6862      	ldr	r2, [r4, #4]
 80087d4:	42a3      	cmp	r3, r4
 80087d6:	bf0c      	ite	eq
 80087d8:	f8c8 2000 	streq.w	r2, [r8]
 80087dc:	605a      	strne	r2, [r3, #4]
 80087de:	e7eb      	b.n	80087b8 <_malloc_r+0xa8>
 80087e0:	4623      	mov	r3, r4
 80087e2:	6864      	ldr	r4, [r4, #4]
 80087e4:	e7ae      	b.n	8008744 <_malloc_r+0x34>
 80087e6:	463c      	mov	r4, r7
 80087e8:	687f      	ldr	r7, [r7, #4]
 80087ea:	e7b6      	b.n	800875a <_malloc_r+0x4a>
 80087ec:	461a      	mov	r2, r3
 80087ee:	685b      	ldr	r3, [r3, #4]
 80087f0:	42a3      	cmp	r3, r4
 80087f2:	d1fb      	bne.n	80087ec <_malloc_r+0xdc>
 80087f4:	2300      	movs	r3, #0
 80087f6:	6053      	str	r3, [r2, #4]
 80087f8:	e7de      	b.n	80087b8 <_malloc_r+0xa8>
 80087fa:	230c      	movs	r3, #12
 80087fc:	6033      	str	r3, [r6, #0]
 80087fe:	4630      	mov	r0, r6
 8008800:	f000 f80c 	bl	800881c <__malloc_unlock>
 8008804:	e794      	b.n	8008730 <_malloc_r+0x20>
 8008806:	6005      	str	r5, [r0, #0]
 8008808:	e7d6      	b.n	80087b8 <_malloc_r+0xa8>
 800880a:	bf00      	nop
 800880c:	20000f88 	.word	0x20000f88

08008810 <__malloc_lock>:
 8008810:	4801      	ldr	r0, [pc, #4]	@ (8008818 <__malloc_lock+0x8>)
 8008812:	f7ff b8ac 	b.w	800796e <__retarget_lock_acquire_recursive>
 8008816:	bf00      	nop
 8008818:	20000f80 	.word	0x20000f80

0800881c <__malloc_unlock>:
 800881c:	4801      	ldr	r0, [pc, #4]	@ (8008824 <__malloc_unlock+0x8>)
 800881e:	f7ff b8a7 	b.w	8007970 <__retarget_lock_release_recursive>
 8008822:	bf00      	nop
 8008824:	20000f80 	.word	0x20000f80

08008828 <_Balloc>:
 8008828:	b570      	push	{r4, r5, r6, lr}
 800882a:	69c6      	ldr	r6, [r0, #28]
 800882c:	4604      	mov	r4, r0
 800882e:	460d      	mov	r5, r1
 8008830:	b976      	cbnz	r6, 8008850 <_Balloc+0x28>
 8008832:	2010      	movs	r0, #16
 8008834:	f7ff ff42 	bl	80086bc <malloc>
 8008838:	4602      	mov	r2, r0
 800883a:	61e0      	str	r0, [r4, #28]
 800883c:	b920      	cbnz	r0, 8008848 <_Balloc+0x20>
 800883e:	4b18      	ldr	r3, [pc, #96]	@ (80088a0 <_Balloc+0x78>)
 8008840:	4818      	ldr	r0, [pc, #96]	@ (80088a4 <_Balloc+0x7c>)
 8008842:	216b      	movs	r1, #107	@ 0x6b
 8008844:	f000 fda6 	bl	8009394 <__assert_func>
 8008848:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800884c:	6006      	str	r6, [r0, #0]
 800884e:	60c6      	str	r6, [r0, #12]
 8008850:	69e6      	ldr	r6, [r4, #28]
 8008852:	68f3      	ldr	r3, [r6, #12]
 8008854:	b183      	cbz	r3, 8008878 <_Balloc+0x50>
 8008856:	69e3      	ldr	r3, [r4, #28]
 8008858:	68db      	ldr	r3, [r3, #12]
 800885a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800885e:	b9b8      	cbnz	r0, 8008890 <_Balloc+0x68>
 8008860:	2101      	movs	r1, #1
 8008862:	fa01 f605 	lsl.w	r6, r1, r5
 8008866:	1d72      	adds	r2, r6, #5
 8008868:	0092      	lsls	r2, r2, #2
 800886a:	4620      	mov	r0, r4
 800886c:	f000 fdb0 	bl	80093d0 <_calloc_r>
 8008870:	b160      	cbz	r0, 800888c <_Balloc+0x64>
 8008872:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008876:	e00e      	b.n	8008896 <_Balloc+0x6e>
 8008878:	2221      	movs	r2, #33	@ 0x21
 800887a:	2104      	movs	r1, #4
 800887c:	4620      	mov	r0, r4
 800887e:	f000 fda7 	bl	80093d0 <_calloc_r>
 8008882:	69e3      	ldr	r3, [r4, #28]
 8008884:	60f0      	str	r0, [r6, #12]
 8008886:	68db      	ldr	r3, [r3, #12]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d1e4      	bne.n	8008856 <_Balloc+0x2e>
 800888c:	2000      	movs	r0, #0
 800888e:	bd70      	pop	{r4, r5, r6, pc}
 8008890:	6802      	ldr	r2, [r0, #0]
 8008892:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008896:	2300      	movs	r3, #0
 8008898:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800889c:	e7f7      	b.n	800888e <_Balloc+0x66>
 800889e:	bf00      	nop
 80088a0:	0800a679 	.word	0x0800a679
 80088a4:	0800a6f9 	.word	0x0800a6f9

080088a8 <_Bfree>:
 80088a8:	b570      	push	{r4, r5, r6, lr}
 80088aa:	69c6      	ldr	r6, [r0, #28]
 80088ac:	4605      	mov	r5, r0
 80088ae:	460c      	mov	r4, r1
 80088b0:	b976      	cbnz	r6, 80088d0 <_Bfree+0x28>
 80088b2:	2010      	movs	r0, #16
 80088b4:	f7ff ff02 	bl	80086bc <malloc>
 80088b8:	4602      	mov	r2, r0
 80088ba:	61e8      	str	r0, [r5, #28]
 80088bc:	b920      	cbnz	r0, 80088c8 <_Bfree+0x20>
 80088be:	4b09      	ldr	r3, [pc, #36]	@ (80088e4 <_Bfree+0x3c>)
 80088c0:	4809      	ldr	r0, [pc, #36]	@ (80088e8 <_Bfree+0x40>)
 80088c2:	218f      	movs	r1, #143	@ 0x8f
 80088c4:	f000 fd66 	bl	8009394 <__assert_func>
 80088c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80088cc:	6006      	str	r6, [r0, #0]
 80088ce:	60c6      	str	r6, [r0, #12]
 80088d0:	b13c      	cbz	r4, 80088e2 <_Bfree+0x3a>
 80088d2:	69eb      	ldr	r3, [r5, #28]
 80088d4:	6862      	ldr	r2, [r4, #4]
 80088d6:	68db      	ldr	r3, [r3, #12]
 80088d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80088dc:	6021      	str	r1, [r4, #0]
 80088de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80088e2:	bd70      	pop	{r4, r5, r6, pc}
 80088e4:	0800a679 	.word	0x0800a679
 80088e8:	0800a6f9 	.word	0x0800a6f9

080088ec <__multadd>:
 80088ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088f0:	690d      	ldr	r5, [r1, #16]
 80088f2:	4607      	mov	r7, r0
 80088f4:	460c      	mov	r4, r1
 80088f6:	461e      	mov	r6, r3
 80088f8:	f101 0c14 	add.w	ip, r1, #20
 80088fc:	2000      	movs	r0, #0
 80088fe:	f8dc 3000 	ldr.w	r3, [ip]
 8008902:	b299      	uxth	r1, r3
 8008904:	fb02 6101 	mla	r1, r2, r1, r6
 8008908:	0c1e      	lsrs	r6, r3, #16
 800890a:	0c0b      	lsrs	r3, r1, #16
 800890c:	fb02 3306 	mla	r3, r2, r6, r3
 8008910:	b289      	uxth	r1, r1
 8008912:	3001      	adds	r0, #1
 8008914:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008918:	4285      	cmp	r5, r0
 800891a:	f84c 1b04 	str.w	r1, [ip], #4
 800891e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008922:	dcec      	bgt.n	80088fe <__multadd+0x12>
 8008924:	b30e      	cbz	r6, 800896a <__multadd+0x7e>
 8008926:	68a3      	ldr	r3, [r4, #8]
 8008928:	42ab      	cmp	r3, r5
 800892a:	dc19      	bgt.n	8008960 <__multadd+0x74>
 800892c:	6861      	ldr	r1, [r4, #4]
 800892e:	4638      	mov	r0, r7
 8008930:	3101      	adds	r1, #1
 8008932:	f7ff ff79 	bl	8008828 <_Balloc>
 8008936:	4680      	mov	r8, r0
 8008938:	b928      	cbnz	r0, 8008946 <__multadd+0x5a>
 800893a:	4602      	mov	r2, r0
 800893c:	4b0c      	ldr	r3, [pc, #48]	@ (8008970 <__multadd+0x84>)
 800893e:	480d      	ldr	r0, [pc, #52]	@ (8008974 <__multadd+0x88>)
 8008940:	21ba      	movs	r1, #186	@ 0xba
 8008942:	f000 fd27 	bl	8009394 <__assert_func>
 8008946:	6922      	ldr	r2, [r4, #16]
 8008948:	3202      	adds	r2, #2
 800894a:	f104 010c 	add.w	r1, r4, #12
 800894e:	0092      	lsls	r2, r2, #2
 8008950:	300c      	adds	r0, #12
 8008952:	f000 fd11 	bl	8009378 <memcpy>
 8008956:	4621      	mov	r1, r4
 8008958:	4638      	mov	r0, r7
 800895a:	f7ff ffa5 	bl	80088a8 <_Bfree>
 800895e:	4644      	mov	r4, r8
 8008960:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008964:	3501      	adds	r5, #1
 8008966:	615e      	str	r6, [r3, #20]
 8008968:	6125      	str	r5, [r4, #16]
 800896a:	4620      	mov	r0, r4
 800896c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008970:	0800a6e8 	.word	0x0800a6e8
 8008974:	0800a6f9 	.word	0x0800a6f9

08008978 <__hi0bits>:
 8008978:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800897c:	4603      	mov	r3, r0
 800897e:	bf36      	itet	cc
 8008980:	0403      	lslcc	r3, r0, #16
 8008982:	2000      	movcs	r0, #0
 8008984:	2010      	movcc	r0, #16
 8008986:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800898a:	bf3c      	itt	cc
 800898c:	021b      	lslcc	r3, r3, #8
 800898e:	3008      	addcc	r0, #8
 8008990:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008994:	bf3c      	itt	cc
 8008996:	011b      	lslcc	r3, r3, #4
 8008998:	3004      	addcc	r0, #4
 800899a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800899e:	bf3c      	itt	cc
 80089a0:	009b      	lslcc	r3, r3, #2
 80089a2:	3002      	addcc	r0, #2
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	db05      	blt.n	80089b4 <__hi0bits+0x3c>
 80089a8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80089ac:	f100 0001 	add.w	r0, r0, #1
 80089b0:	bf08      	it	eq
 80089b2:	2020      	moveq	r0, #32
 80089b4:	4770      	bx	lr

080089b6 <__lo0bits>:
 80089b6:	6803      	ldr	r3, [r0, #0]
 80089b8:	4602      	mov	r2, r0
 80089ba:	f013 0007 	ands.w	r0, r3, #7
 80089be:	d00b      	beq.n	80089d8 <__lo0bits+0x22>
 80089c0:	07d9      	lsls	r1, r3, #31
 80089c2:	d421      	bmi.n	8008a08 <__lo0bits+0x52>
 80089c4:	0798      	lsls	r0, r3, #30
 80089c6:	bf49      	itett	mi
 80089c8:	085b      	lsrmi	r3, r3, #1
 80089ca:	089b      	lsrpl	r3, r3, #2
 80089cc:	2001      	movmi	r0, #1
 80089ce:	6013      	strmi	r3, [r2, #0]
 80089d0:	bf5c      	itt	pl
 80089d2:	6013      	strpl	r3, [r2, #0]
 80089d4:	2002      	movpl	r0, #2
 80089d6:	4770      	bx	lr
 80089d8:	b299      	uxth	r1, r3
 80089da:	b909      	cbnz	r1, 80089e0 <__lo0bits+0x2a>
 80089dc:	0c1b      	lsrs	r3, r3, #16
 80089de:	2010      	movs	r0, #16
 80089e0:	b2d9      	uxtb	r1, r3
 80089e2:	b909      	cbnz	r1, 80089e8 <__lo0bits+0x32>
 80089e4:	3008      	adds	r0, #8
 80089e6:	0a1b      	lsrs	r3, r3, #8
 80089e8:	0719      	lsls	r1, r3, #28
 80089ea:	bf04      	itt	eq
 80089ec:	091b      	lsreq	r3, r3, #4
 80089ee:	3004      	addeq	r0, #4
 80089f0:	0799      	lsls	r1, r3, #30
 80089f2:	bf04      	itt	eq
 80089f4:	089b      	lsreq	r3, r3, #2
 80089f6:	3002      	addeq	r0, #2
 80089f8:	07d9      	lsls	r1, r3, #31
 80089fa:	d403      	bmi.n	8008a04 <__lo0bits+0x4e>
 80089fc:	085b      	lsrs	r3, r3, #1
 80089fe:	f100 0001 	add.w	r0, r0, #1
 8008a02:	d003      	beq.n	8008a0c <__lo0bits+0x56>
 8008a04:	6013      	str	r3, [r2, #0]
 8008a06:	4770      	bx	lr
 8008a08:	2000      	movs	r0, #0
 8008a0a:	4770      	bx	lr
 8008a0c:	2020      	movs	r0, #32
 8008a0e:	4770      	bx	lr

08008a10 <__i2b>:
 8008a10:	b510      	push	{r4, lr}
 8008a12:	460c      	mov	r4, r1
 8008a14:	2101      	movs	r1, #1
 8008a16:	f7ff ff07 	bl	8008828 <_Balloc>
 8008a1a:	4602      	mov	r2, r0
 8008a1c:	b928      	cbnz	r0, 8008a2a <__i2b+0x1a>
 8008a1e:	4b05      	ldr	r3, [pc, #20]	@ (8008a34 <__i2b+0x24>)
 8008a20:	4805      	ldr	r0, [pc, #20]	@ (8008a38 <__i2b+0x28>)
 8008a22:	f240 1145 	movw	r1, #325	@ 0x145
 8008a26:	f000 fcb5 	bl	8009394 <__assert_func>
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	6144      	str	r4, [r0, #20]
 8008a2e:	6103      	str	r3, [r0, #16]
 8008a30:	bd10      	pop	{r4, pc}
 8008a32:	bf00      	nop
 8008a34:	0800a6e8 	.word	0x0800a6e8
 8008a38:	0800a6f9 	.word	0x0800a6f9

08008a3c <__multiply>:
 8008a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a40:	4617      	mov	r7, r2
 8008a42:	690a      	ldr	r2, [r1, #16]
 8008a44:	693b      	ldr	r3, [r7, #16]
 8008a46:	429a      	cmp	r2, r3
 8008a48:	bfa8      	it	ge
 8008a4a:	463b      	movge	r3, r7
 8008a4c:	4689      	mov	r9, r1
 8008a4e:	bfa4      	itt	ge
 8008a50:	460f      	movge	r7, r1
 8008a52:	4699      	movge	r9, r3
 8008a54:	693d      	ldr	r5, [r7, #16]
 8008a56:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	6879      	ldr	r1, [r7, #4]
 8008a5e:	eb05 060a 	add.w	r6, r5, sl
 8008a62:	42b3      	cmp	r3, r6
 8008a64:	b085      	sub	sp, #20
 8008a66:	bfb8      	it	lt
 8008a68:	3101      	addlt	r1, #1
 8008a6a:	f7ff fedd 	bl	8008828 <_Balloc>
 8008a6e:	b930      	cbnz	r0, 8008a7e <__multiply+0x42>
 8008a70:	4602      	mov	r2, r0
 8008a72:	4b41      	ldr	r3, [pc, #260]	@ (8008b78 <__multiply+0x13c>)
 8008a74:	4841      	ldr	r0, [pc, #260]	@ (8008b7c <__multiply+0x140>)
 8008a76:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008a7a:	f000 fc8b 	bl	8009394 <__assert_func>
 8008a7e:	f100 0414 	add.w	r4, r0, #20
 8008a82:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008a86:	4623      	mov	r3, r4
 8008a88:	2200      	movs	r2, #0
 8008a8a:	4573      	cmp	r3, lr
 8008a8c:	d320      	bcc.n	8008ad0 <__multiply+0x94>
 8008a8e:	f107 0814 	add.w	r8, r7, #20
 8008a92:	f109 0114 	add.w	r1, r9, #20
 8008a96:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008a9a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008a9e:	9302      	str	r3, [sp, #8]
 8008aa0:	1beb      	subs	r3, r5, r7
 8008aa2:	3b15      	subs	r3, #21
 8008aa4:	f023 0303 	bic.w	r3, r3, #3
 8008aa8:	3304      	adds	r3, #4
 8008aaa:	3715      	adds	r7, #21
 8008aac:	42bd      	cmp	r5, r7
 8008aae:	bf38      	it	cc
 8008ab0:	2304      	movcc	r3, #4
 8008ab2:	9301      	str	r3, [sp, #4]
 8008ab4:	9b02      	ldr	r3, [sp, #8]
 8008ab6:	9103      	str	r1, [sp, #12]
 8008ab8:	428b      	cmp	r3, r1
 8008aba:	d80c      	bhi.n	8008ad6 <__multiply+0x9a>
 8008abc:	2e00      	cmp	r6, #0
 8008abe:	dd03      	ble.n	8008ac8 <__multiply+0x8c>
 8008ac0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d055      	beq.n	8008b74 <__multiply+0x138>
 8008ac8:	6106      	str	r6, [r0, #16]
 8008aca:	b005      	add	sp, #20
 8008acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ad0:	f843 2b04 	str.w	r2, [r3], #4
 8008ad4:	e7d9      	b.n	8008a8a <__multiply+0x4e>
 8008ad6:	f8b1 a000 	ldrh.w	sl, [r1]
 8008ada:	f1ba 0f00 	cmp.w	sl, #0
 8008ade:	d01f      	beq.n	8008b20 <__multiply+0xe4>
 8008ae0:	46c4      	mov	ip, r8
 8008ae2:	46a1      	mov	r9, r4
 8008ae4:	2700      	movs	r7, #0
 8008ae6:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008aea:	f8d9 3000 	ldr.w	r3, [r9]
 8008aee:	fa1f fb82 	uxth.w	fp, r2
 8008af2:	b29b      	uxth	r3, r3
 8008af4:	fb0a 330b 	mla	r3, sl, fp, r3
 8008af8:	443b      	add	r3, r7
 8008afa:	f8d9 7000 	ldr.w	r7, [r9]
 8008afe:	0c12      	lsrs	r2, r2, #16
 8008b00:	0c3f      	lsrs	r7, r7, #16
 8008b02:	fb0a 7202 	mla	r2, sl, r2, r7
 8008b06:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008b0a:	b29b      	uxth	r3, r3
 8008b0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b10:	4565      	cmp	r5, ip
 8008b12:	f849 3b04 	str.w	r3, [r9], #4
 8008b16:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008b1a:	d8e4      	bhi.n	8008ae6 <__multiply+0xaa>
 8008b1c:	9b01      	ldr	r3, [sp, #4]
 8008b1e:	50e7      	str	r7, [r4, r3]
 8008b20:	9b03      	ldr	r3, [sp, #12]
 8008b22:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008b26:	3104      	adds	r1, #4
 8008b28:	f1b9 0f00 	cmp.w	r9, #0
 8008b2c:	d020      	beq.n	8008b70 <__multiply+0x134>
 8008b2e:	6823      	ldr	r3, [r4, #0]
 8008b30:	4647      	mov	r7, r8
 8008b32:	46a4      	mov	ip, r4
 8008b34:	f04f 0a00 	mov.w	sl, #0
 8008b38:	f8b7 b000 	ldrh.w	fp, [r7]
 8008b3c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008b40:	fb09 220b 	mla	r2, r9, fp, r2
 8008b44:	4452      	add	r2, sl
 8008b46:	b29b      	uxth	r3, r3
 8008b48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b4c:	f84c 3b04 	str.w	r3, [ip], #4
 8008b50:	f857 3b04 	ldr.w	r3, [r7], #4
 8008b54:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b58:	f8bc 3000 	ldrh.w	r3, [ip]
 8008b5c:	fb09 330a 	mla	r3, r9, sl, r3
 8008b60:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008b64:	42bd      	cmp	r5, r7
 8008b66:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b6a:	d8e5      	bhi.n	8008b38 <__multiply+0xfc>
 8008b6c:	9a01      	ldr	r2, [sp, #4]
 8008b6e:	50a3      	str	r3, [r4, r2]
 8008b70:	3404      	adds	r4, #4
 8008b72:	e79f      	b.n	8008ab4 <__multiply+0x78>
 8008b74:	3e01      	subs	r6, #1
 8008b76:	e7a1      	b.n	8008abc <__multiply+0x80>
 8008b78:	0800a6e8 	.word	0x0800a6e8
 8008b7c:	0800a6f9 	.word	0x0800a6f9

08008b80 <__pow5mult>:
 8008b80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b84:	4615      	mov	r5, r2
 8008b86:	f012 0203 	ands.w	r2, r2, #3
 8008b8a:	4607      	mov	r7, r0
 8008b8c:	460e      	mov	r6, r1
 8008b8e:	d007      	beq.n	8008ba0 <__pow5mult+0x20>
 8008b90:	4c25      	ldr	r4, [pc, #148]	@ (8008c28 <__pow5mult+0xa8>)
 8008b92:	3a01      	subs	r2, #1
 8008b94:	2300      	movs	r3, #0
 8008b96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008b9a:	f7ff fea7 	bl	80088ec <__multadd>
 8008b9e:	4606      	mov	r6, r0
 8008ba0:	10ad      	asrs	r5, r5, #2
 8008ba2:	d03d      	beq.n	8008c20 <__pow5mult+0xa0>
 8008ba4:	69fc      	ldr	r4, [r7, #28]
 8008ba6:	b97c      	cbnz	r4, 8008bc8 <__pow5mult+0x48>
 8008ba8:	2010      	movs	r0, #16
 8008baa:	f7ff fd87 	bl	80086bc <malloc>
 8008bae:	4602      	mov	r2, r0
 8008bb0:	61f8      	str	r0, [r7, #28]
 8008bb2:	b928      	cbnz	r0, 8008bc0 <__pow5mult+0x40>
 8008bb4:	4b1d      	ldr	r3, [pc, #116]	@ (8008c2c <__pow5mult+0xac>)
 8008bb6:	481e      	ldr	r0, [pc, #120]	@ (8008c30 <__pow5mult+0xb0>)
 8008bb8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008bbc:	f000 fbea 	bl	8009394 <__assert_func>
 8008bc0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008bc4:	6004      	str	r4, [r0, #0]
 8008bc6:	60c4      	str	r4, [r0, #12]
 8008bc8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008bcc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008bd0:	b94c      	cbnz	r4, 8008be6 <__pow5mult+0x66>
 8008bd2:	f240 2171 	movw	r1, #625	@ 0x271
 8008bd6:	4638      	mov	r0, r7
 8008bd8:	f7ff ff1a 	bl	8008a10 <__i2b>
 8008bdc:	2300      	movs	r3, #0
 8008bde:	f8c8 0008 	str.w	r0, [r8, #8]
 8008be2:	4604      	mov	r4, r0
 8008be4:	6003      	str	r3, [r0, #0]
 8008be6:	f04f 0900 	mov.w	r9, #0
 8008bea:	07eb      	lsls	r3, r5, #31
 8008bec:	d50a      	bpl.n	8008c04 <__pow5mult+0x84>
 8008bee:	4631      	mov	r1, r6
 8008bf0:	4622      	mov	r2, r4
 8008bf2:	4638      	mov	r0, r7
 8008bf4:	f7ff ff22 	bl	8008a3c <__multiply>
 8008bf8:	4631      	mov	r1, r6
 8008bfa:	4680      	mov	r8, r0
 8008bfc:	4638      	mov	r0, r7
 8008bfe:	f7ff fe53 	bl	80088a8 <_Bfree>
 8008c02:	4646      	mov	r6, r8
 8008c04:	106d      	asrs	r5, r5, #1
 8008c06:	d00b      	beq.n	8008c20 <__pow5mult+0xa0>
 8008c08:	6820      	ldr	r0, [r4, #0]
 8008c0a:	b938      	cbnz	r0, 8008c1c <__pow5mult+0x9c>
 8008c0c:	4622      	mov	r2, r4
 8008c0e:	4621      	mov	r1, r4
 8008c10:	4638      	mov	r0, r7
 8008c12:	f7ff ff13 	bl	8008a3c <__multiply>
 8008c16:	6020      	str	r0, [r4, #0]
 8008c18:	f8c0 9000 	str.w	r9, [r0]
 8008c1c:	4604      	mov	r4, r0
 8008c1e:	e7e4      	b.n	8008bea <__pow5mult+0x6a>
 8008c20:	4630      	mov	r0, r6
 8008c22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c26:	bf00      	nop
 8008c28:	0800a7ac 	.word	0x0800a7ac
 8008c2c:	0800a679 	.word	0x0800a679
 8008c30:	0800a6f9 	.word	0x0800a6f9

08008c34 <__lshift>:
 8008c34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c38:	460c      	mov	r4, r1
 8008c3a:	6849      	ldr	r1, [r1, #4]
 8008c3c:	6923      	ldr	r3, [r4, #16]
 8008c3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008c42:	68a3      	ldr	r3, [r4, #8]
 8008c44:	4607      	mov	r7, r0
 8008c46:	4691      	mov	r9, r2
 8008c48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008c4c:	f108 0601 	add.w	r6, r8, #1
 8008c50:	42b3      	cmp	r3, r6
 8008c52:	db0b      	blt.n	8008c6c <__lshift+0x38>
 8008c54:	4638      	mov	r0, r7
 8008c56:	f7ff fde7 	bl	8008828 <_Balloc>
 8008c5a:	4605      	mov	r5, r0
 8008c5c:	b948      	cbnz	r0, 8008c72 <__lshift+0x3e>
 8008c5e:	4602      	mov	r2, r0
 8008c60:	4b28      	ldr	r3, [pc, #160]	@ (8008d04 <__lshift+0xd0>)
 8008c62:	4829      	ldr	r0, [pc, #164]	@ (8008d08 <__lshift+0xd4>)
 8008c64:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008c68:	f000 fb94 	bl	8009394 <__assert_func>
 8008c6c:	3101      	adds	r1, #1
 8008c6e:	005b      	lsls	r3, r3, #1
 8008c70:	e7ee      	b.n	8008c50 <__lshift+0x1c>
 8008c72:	2300      	movs	r3, #0
 8008c74:	f100 0114 	add.w	r1, r0, #20
 8008c78:	f100 0210 	add.w	r2, r0, #16
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	4553      	cmp	r3, sl
 8008c80:	db33      	blt.n	8008cea <__lshift+0xb6>
 8008c82:	6920      	ldr	r0, [r4, #16]
 8008c84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c88:	f104 0314 	add.w	r3, r4, #20
 8008c8c:	f019 091f 	ands.w	r9, r9, #31
 8008c90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c94:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008c98:	d02b      	beq.n	8008cf2 <__lshift+0xbe>
 8008c9a:	f1c9 0e20 	rsb	lr, r9, #32
 8008c9e:	468a      	mov	sl, r1
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	6818      	ldr	r0, [r3, #0]
 8008ca4:	fa00 f009 	lsl.w	r0, r0, r9
 8008ca8:	4310      	orrs	r0, r2
 8008caa:	f84a 0b04 	str.w	r0, [sl], #4
 8008cae:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cb2:	459c      	cmp	ip, r3
 8008cb4:	fa22 f20e 	lsr.w	r2, r2, lr
 8008cb8:	d8f3      	bhi.n	8008ca2 <__lshift+0x6e>
 8008cba:	ebac 0304 	sub.w	r3, ip, r4
 8008cbe:	3b15      	subs	r3, #21
 8008cc0:	f023 0303 	bic.w	r3, r3, #3
 8008cc4:	3304      	adds	r3, #4
 8008cc6:	f104 0015 	add.w	r0, r4, #21
 8008cca:	4560      	cmp	r0, ip
 8008ccc:	bf88      	it	hi
 8008cce:	2304      	movhi	r3, #4
 8008cd0:	50ca      	str	r2, [r1, r3]
 8008cd2:	b10a      	cbz	r2, 8008cd8 <__lshift+0xa4>
 8008cd4:	f108 0602 	add.w	r6, r8, #2
 8008cd8:	3e01      	subs	r6, #1
 8008cda:	4638      	mov	r0, r7
 8008cdc:	612e      	str	r6, [r5, #16]
 8008cde:	4621      	mov	r1, r4
 8008ce0:	f7ff fde2 	bl	80088a8 <_Bfree>
 8008ce4:	4628      	mov	r0, r5
 8008ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cea:	f842 0f04 	str.w	r0, [r2, #4]!
 8008cee:	3301      	adds	r3, #1
 8008cf0:	e7c5      	b.n	8008c7e <__lshift+0x4a>
 8008cf2:	3904      	subs	r1, #4
 8008cf4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cf8:	f841 2f04 	str.w	r2, [r1, #4]!
 8008cfc:	459c      	cmp	ip, r3
 8008cfe:	d8f9      	bhi.n	8008cf4 <__lshift+0xc0>
 8008d00:	e7ea      	b.n	8008cd8 <__lshift+0xa4>
 8008d02:	bf00      	nop
 8008d04:	0800a6e8 	.word	0x0800a6e8
 8008d08:	0800a6f9 	.word	0x0800a6f9

08008d0c <__mcmp>:
 8008d0c:	690a      	ldr	r2, [r1, #16]
 8008d0e:	4603      	mov	r3, r0
 8008d10:	6900      	ldr	r0, [r0, #16]
 8008d12:	1a80      	subs	r0, r0, r2
 8008d14:	b530      	push	{r4, r5, lr}
 8008d16:	d10e      	bne.n	8008d36 <__mcmp+0x2a>
 8008d18:	3314      	adds	r3, #20
 8008d1a:	3114      	adds	r1, #20
 8008d1c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008d20:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008d24:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008d28:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008d2c:	4295      	cmp	r5, r2
 8008d2e:	d003      	beq.n	8008d38 <__mcmp+0x2c>
 8008d30:	d205      	bcs.n	8008d3e <__mcmp+0x32>
 8008d32:	f04f 30ff 	mov.w	r0, #4294967295
 8008d36:	bd30      	pop	{r4, r5, pc}
 8008d38:	42a3      	cmp	r3, r4
 8008d3a:	d3f3      	bcc.n	8008d24 <__mcmp+0x18>
 8008d3c:	e7fb      	b.n	8008d36 <__mcmp+0x2a>
 8008d3e:	2001      	movs	r0, #1
 8008d40:	e7f9      	b.n	8008d36 <__mcmp+0x2a>
	...

08008d44 <__mdiff>:
 8008d44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d48:	4689      	mov	r9, r1
 8008d4a:	4606      	mov	r6, r0
 8008d4c:	4611      	mov	r1, r2
 8008d4e:	4648      	mov	r0, r9
 8008d50:	4614      	mov	r4, r2
 8008d52:	f7ff ffdb 	bl	8008d0c <__mcmp>
 8008d56:	1e05      	subs	r5, r0, #0
 8008d58:	d112      	bne.n	8008d80 <__mdiff+0x3c>
 8008d5a:	4629      	mov	r1, r5
 8008d5c:	4630      	mov	r0, r6
 8008d5e:	f7ff fd63 	bl	8008828 <_Balloc>
 8008d62:	4602      	mov	r2, r0
 8008d64:	b928      	cbnz	r0, 8008d72 <__mdiff+0x2e>
 8008d66:	4b3f      	ldr	r3, [pc, #252]	@ (8008e64 <__mdiff+0x120>)
 8008d68:	f240 2137 	movw	r1, #567	@ 0x237
 8008d6c:	483e      	ldr	r0, [pc, #248]	@ (8008e68 <__mdiff+0x124>)
 8008d6e:	f000 fb11 	bl	8009394 <__assert_func>
 8008d72:	2301      	movs	r3, #1
 8008d74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008d78:	4610      	mov	r0, r2
 8008d7a:	b003      	add	sp, #12
 8008d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d80:	bfbc      	itt	lt
 8008d82:	464b      	movlt	r3, r9
 8008d84:	46a1      	movlt	r9, r4
 8008d86:	4630      	mov	r0, r6
 8008d88:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008d8c:	bfba      	itte	lt
 8008d8e:	461c      	movlt	r4, r3
 8008d90:	2501      	movlt	r5, #1
 8008d92:	2500      	movge	r5, #0
 8008d94:	f7ff fd48 	bl	8008828 <_Balloc>
 8008d98:	4602      	mov	r2, r0
 8008d9a:	b918      	cbnz	r0, 8008da4 <__mdiff+0x60>
 8008d9c:	4b31      	ldr	r3, [pc, #196]	@ (8008e64 <__mdiff+0x120>)
 8008d9e:	f240 2145 	movw	r1, #581	@ 0x245
 8008da2:	e7e3      	b.n	8008d6c <__mdiff+0x28>
 8008da4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008da8:	6926      	ldr	r6, [r4, #16]
 8008daa:	60c5      	str	r5, [r0, #12]
 8008dac:	f109 0310 	add.w	r3, r9, #16
 8008db0:	f109 0514 	add.w	r5, r9, #20
 8008db4:	f104 0e14 	add.w	lr, r4, #20
 8008db8:	f100 0b14 	add.w	fp, r0, #20
 8008dbc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008dc0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008dc4:	9301      	str	r3, [sp, #4]
 8008dc6:	46d9      	mov	r9, fp
 8008dc8:	f04f 0c00 	mov.w	ip, #0
 8008dcc:	9b01      	ldr	r3, [sp, #4]
 8008dce:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008dd2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008dd6:	9301      	str	r3, [sp, #4]
 8008dd8:	fa1f f38a 	uxth.w	r3, sl
 8008ddc:	4619      	mov	r1, r3
 8008dde:	b283      	uxth	r3, r0
 8008de0:	1acb      	subs	r3, r1, r3
 8008de2:	0c00      	lsrs	r0, r0, #16
 8008de4:	4463      	add	r3, ip
 8008de6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008dea:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008dee:	b29b      	uxth	r3, r3
 8008df0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008df4:	4576      	cmp	r6, lr
 8008df6:	f849 3b04 	str.w	r3, [r9], #4
 8008dfa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008dfe:	d8e5      	bhi.n	8008dcc <__mdiff+0x88>
 8008e00:	1b33      	subs	r3, r6, r4
 8008e02:	3b15      	subs	r3, #21
 8008e04:	f023 0303 	bic.w	r3, r3, #3
 8008e08:	3415      	adds	r4, #21
 8008e0a:	3304      	adds	r3, #4
 8008e0c:	42a6      	cmp	r6, r4
 8008e0e:	bf38      	it	cc
 8008e10:	2304      	movcc	r3, #4
 8008e12:	441d      	add	r5, r3
 8008e14:	445b      	add	r3, fp
 8008e16:	461e      	mov	r6, r3
 8008e18:	462c      	mov	r4, r5
 8008e1a:	4544      	cmp	r4, r8
 8008e1c:	d30e      	bcc.n	8008e3c <__mdiff+0xf8>
 8008e1e:	f108 0103 	add.w	r1, r8, #3
 8008e22:	1b49      	subs	r1, r1, r5
 8008e24:	f021 0103 	bic.w	r1, r1, #3
 8008e28:	3d03      	subs	r5, #3
 8008e2a:	45a8      	cmp	r8, r5
 8008e2c:	bf38      	it	cc
 8008e2e:	2100      	movcc	r1, #0
 8008e30:	440b      	add	r3, r1
 8008e32:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008e36:	b191      	cbz	r1, 8008e5e <__mdiff+0x11a>
 8008e38:	6117      	str	r7, [r2, #16]
 8008e3a:	e79d      	b.n	8008d78 <__mdiff+0x34>
 8008e3c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008e40:	46e6      	mov	lr, ip
 8008e42:	0c08      	lsrs	r0, r1, #16
 8008e44:	fa1c fc81 	uxtah	ip, ip, r1
 8008e48:	4471      	add	r1, lr
 8008e4a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008e4e:	b289      	uxth	r1, r1
 8008e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008e54:	f846 1b04 	str.w	r1, [r6], #4
 8008e58:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008e5c:	e7dd      	b.n	8008e1a <__mdiff+0xd6>
 8008e5e:	3f01      	subs	r7, #1
 8008e60:	e7e7      	b.n	8008e32 <__mdiff+0xee>
 8008e62:	bf00      	nop
 8008e64:	0800a6e8 	.word	0x0800a6e8
 8008e68:	0800a6f9 	.word	0x0800a6f9

08008e6c <__d2b>:
 8008e6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008e70:	460f      	mov	r7, r1
 8008e72:	2101      	movs	r1, #1
 8008e74:	ec59 8b10 	vmov	r8, r9, d0
 8008e78:	4616      	mov	r6, r2
 8008e7a:	f7ff fcd5 	bl	8008828 <_Balloc>
 8008e7e:	4604      	mov	r4, r0
 8008e80:	b930      	cbnz	r0, 8008e90 <__d2b+0x24>
 8008e82:	4602      	mov	r2, r0
 8008e84:	4b23      	ldr	r3, [pc, #140]	@ (8008f14 <__d2b+0xa8>)
 8008e86:	4824      	ldr	r0, [pc, #144]	@ (8008f18 <__d2b+0xac>)
 8008e88:	f240 310f 	movw	r1, #783	@ 0x30f
 8008e8c:	f000 fa82 	bl	8009394 <__assert_func>
 8008e90:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008e94:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008e98:	b10d      	cbz	r5, 8008e9e <__d2b+0x32>
 8008e9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008e9e:	9301      	str	r3, [sp, #4]
 8008ea0:	f1b8 0300 	subs.w	r3, r8, #0
 8008ea4:	d023      	beq.n	8008eee <__d2b+0x82>
 8008ea6:	4668      	mov	r0, sp
 8008ea8:	9300      	str	r3, [sp, #0]
 8008eaa:	f7ff fd84 	bl	80089b6 <__lo0bits>
 8008eae:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008eb2:	b1d0      	cbz	r0, 8008eea <__d2b+0x7e>
 8008eb4:	f1c0 0320 	rsb	r3, r0, #32
 8008eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8008ebc:	430b      	orrs	r3, r1
 8008ebe:	40c2      	lsrs	r2, r0
 8008ec0:	6163      	str	r3, [r4, #20]
 8008ec2:	9201      	str	r2, [sp, #4]
 8008ec4:	9b01      	ldr	r3, [sp, #4]
 8008ec6:	61a3      	str	r3, [r4, #24]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	bf0c      	ite	eq
 8008ecc:	2201      	moveq	r2, #1
 8008ece:	2202      	movne	r2, #2
 8008ed0:	6122      	str	r2, [r4, #16]
 8008ed2:	b1a5      	cbz	r5, 8008efe <__d2b+0x92>
 8008ed4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008ed8:	4405      	add	r5, r0
 8008eda:	603d      	str	r5, [r7, #0]
 8008edc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008ee0:	6030      	str	r0, [r6, #0]
 8008ee2:	4620      	mov	r0, r4
 8008ee4:	b003      	add	sp, #12
 8008ee6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008eea:	6161      	str	r1, [r4, #20]
 8008eec:	e7ea      	b.n	8008ec4 <__d2b+0x58>
 8008eee:	a801      	add	r0, sp, #4
 8008ef0:	f7ff fd61 	bl	80089b6 <__lo0bits>
 8008ef4:	9b01      	ldr	r3, [sp, #4]
 8008ef6:	6163      	str	r3, [r4, #20]
 8008ef8:	3020      	adds	r0, #32
 8008efa:	2201      	movs	r2, #1
 8008efc:	e7e8      	b.n	8008ed0 <__d2b+0x64>
 8008efe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008f02:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008f06:	6038      	str	r0, [r7, #0]
 8008f08:	6918      	ldr	r0, [r3, #16]
 8008f0a:	f7ff fd35 	bl	8008978 <__hi0bits>
 8008f0e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008f12:	e7e5      	b.n	8008ee0 <__d2b+0x74>
 8008f14:	0800a6e8 	.word	0x0800a6e8
 8008f18:	0800a6f9 	.word	0x0800a6f9

08008f1c <__ssputs_r>:
 8008f1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f20:	688e      	ldr	r6, [r1, #8]
 8008f22:	461f      	mov	r7, r3
 8008f24:	42be      	cmp	r6, r7
 8008f26:	680b      	ldr	r3, [r1, #0]
 8008f28:	4682      	mov	sl, r0
 8008f2a:	460c      	mov	r4, r1
 8008f2c:	4690      	mov	r8, r2
 8008f2e:	d82d      	bhi.n	8008f8c <__ssputs_r+0x70>
 8008f30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008f34:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008f38:	d026      	beq.n	8008f88 <__ssputs_r+0x6c>
 8008f3a:	6965      	ldr	r5, [r4, #20]
 8008f3c:	6909      	ldr	r1, [r1, #16]
 8008f3e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f42:	eba3 0901 	sub.w	r9, r3, r1
 8008f46:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f4a:	1c7b      	adds	r3, r7, #1
 8008f4c:	444b      	add	r3, r9
 8008f4e:	106d      	asrs	r5, r5, #1
 8008f50:	429d      	cmp	r5, r3
 8008f52:	bf38      	it	cc
 8008f54:	461d      	movcc	r5, r3
 8008f56:	0553      	lsls	r3, r2, #21
 8008f58:	d527      	bpl.n	8008faa <__ssputs_r+0x8e>
 8008f5a:	4629      	mov	r1, r5
 8008f5c:	f7ff fbd8 	bl	8008710 <_malloc_r>
 8008f60:	4606      	mov	r6, r0
 8008f62:	b360      	cbz	r0, 8008fbe <__ssputs_r+0xa2>
 8008f64:	6921      	ldr	r1, [r4, #16]
 8008f66:	464a      	mov	r2, r9
 8008f68:	f000 fa06 	bl	8009378 <memcpy>
 8008f6c:	89a3      	ldrh	r3, [r4, #12]
 8008f6e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008f72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f76:	81a3      	strh	r3, [r4, #12]
 8008f78:	6126      	str	r6, [r4, #16]
 8008f7a:	6165      	str	r5, [r4, #20]
 8008f7c:	444e      	add	r6, r9
 8008f7e:	eba5 0509 	sub.w	r5, r5, r9
 8008f82:	6026      	str	r6, [r4, #0]
 8008f84:	60a5      	str	r5, [r4, #8]
 8008f86:	463e      	mov	r6, r7
 8008f88:	42be      	cmp	r6, r7
 8008f8a:	d900      	bls.n	8008f8e <__ssputs_r+0x72>
 8008f8c:	463e      	mov	r6, r7
 8008f8e:	6820      	ldr	r0, [r4, #0]
 8008f90:	4632      	mov	r2, r6
 8008f92:	4641      	mov	r1, r8
 8008f94:	f000 f9c6 	bl	8009324 <memmove>
 8008f98:	68a3      	ldr	r3, [r4, #8]
 8008f9a:	1b9b      	subs	r3, r3, r6
 8008f9c:	60a3      	str	r3, [r4, #8]
 8008f9e:	6823      	ldr	r3, [r4, #0]
 8008fa0:	4433      	add	r3, r6
 8008fa2:	6023      	str	r3, [r4, #0]
 8008fa4:	2000      	movs	r0, #0
 8008fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008faa:	462a      	mov	r2, r5
 8008fac:	f000 fa36 	bl	800941c <_realloc_r>
 8008fb0:	4606      	mov	r6, r0
 8008fb2:	2800      	cmp	r0, #0
 8008fb4:	d1e0      	bne.n	8008f78 <__ssputs_r+0x5c>
 8008fb6:	6921      	ldr	r1, [r4, #16]
 8008fb8:	4650      	mov	r0, sl
 8008fba:	f7ff fb35 	bl	8008628 <_free_r>
 8008fbe:	230c      	movs	r3, #12
 8008fc0:	f8ca 3000 	str.w	r3, [sl]
 8008fc4:	89a3      	ldrh	r3, [r4, #12]
 8008fc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fca:	81a3      	strh	r3, [r4, #12]
 8008fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8008fd0:	e7e9      	b.n	8008fa6 <__ssputs_r+0x8a>
	...

08008fd4 <_svfiprintf_r>:
 8008fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fd8:	4698      	mov	r8, r3
 8008fda:	898b      	ldrh	r3, [r1, #12]
 8008fdc:	061b      	lsls	r3, r3, #24
 8008fde:	b09d      	sub	sp, #116	@ 0x74
 8008fe0:	4607      	mov	r7, r0
 8008fe2:	460d      	mov	r5, r1
 8008fe4:	4614      	mov	r4, r2
 8008fe6:	d510      	bpl.n	800900a <_svfiprintf_r+0x36>
 8008fe8:	690b      	ldr	r3, [r1, #16]
 8008fea:	b973      	cbnz	r3, 800900a <_svfiprintf_r+0x36>
 8008fec:	2140      	movs	r1, #64	@ 0x40
 8008fee:	f7ff fb8f 	bl	8008710 <_malloc_r>
 8008ff2:	6028      	str	r0, [r5, #0]
 8008ff4:	6128      	str	r0, [r5, #16]
 8008ff6:	b930      	cbnz	r0, 8009006 <_svfiprintf_r+0x32>
 8008ff8:	230c      	movs	r3, #12
 8008ffa:	603b      	str	r3, [r7, #0]
 8008ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8009000:	b01d      	add	sp, #116	@ 0x74
 8009002:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009006:	2340      	movs	r3, #64	@ 0x40
 8009008:	616b      	str	r3, [r5, #20]
 800900a:	2300      	movs	r3, #0
 800900c:	9309      	str	r3, [sp, #36]	@ 0x24
 800900e:	2320      	movs	r3, #32
 8009010:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009014:	f8cd 800c 	str.w	r8, [sp, #12]
 8009018:	2330      	movs	r3, #48	@ 0x30
 800901a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80091b8 <_svfiprintf_r+0x1e4>
 800901e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009022:	f04f 0901 	mov.w	r9, #1
 8009026:	4623      	mov	r3, r4
 8009028:	469a      	mov	sl, r3
 800902a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800902e:	b10a      	cbz	r2, 8009034 <_svfiprintf_r+0x60>
 8009030:	2a25      	cmp	r2, #37	@ 0x25
 8009032:	d1f9      	bne.n	8009028 <_svfiprintf_r+0x54>
 8009034:	ebba 0b04 	subs.w	fp, sl, r4
 8009038:	d00b      	beq.n	8009052 <_svfiprintf_r+0x7e>
 800903a:	465b      	mov	r3, fp
 800903c:	4622      	mov	r2, r4
 800903e:	4629      	mov	r1, r5
 8009040:	4638      	mov	r0, r7
 8009042:	f7ff ff6b 	bl	8008f1c <__ssputs_r>
 8009046:	3001      	adds	r0, #1
 8009048:	f000 80a7 	beq.w	800919a <_svfiprintf_r+0x1c6>
 800904c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800904e:	445a      	add	r2, fp
 8009050:	9209      	str	r2, [sp, #36]	@ 0x24
 8009052:	f89a 3000 	ldrb.w	r3, [sl]
 8009056:	2b00      	cmp	r3, #0
 8009058:	f000 809f 	beq.w	800919a <_svfiprintf_r+0x1c6>
 800905c:	2300      	movs	r3, #0
 800905e:	f04f 32ff 	mov.w	r2, #4294967295
 8009062:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009066:	f10a 0a01 	add.w	sl, sl, #1
 800906a:	9304      	str	r3, [sp, #16]
 800906c:	9307      	str	r3, [sp, #28]
 800906e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009072:	931a      	str	r3, [sp, #104]	@ 0x68
 8009074:	4654      	mov	r4, sl
 8009076:	2205      	movs	r2, #5
 8009078:	f814 1b01 	ldrb.w	r1, [r4], #1
 800907c:	484e      	ldr	r0, [pc, #312]	@ (80091b8 <_svfiprintf_r+0x1e4>)
 800907e:	f7f7 f8a7 	bl	80001d0 <memchr>
 8009082:	9a04      	ldr	r2, [sp, #16]
 8009084:	b9d8      	cbnz	r0, 80090be <_svfiprintf_r+0xea>
 8009086:	06d0      	lsls	r0, r2, #27
 8009088:	bf44      	itt	mi
 800908a:	2320      	movmi	r3, #32
 800908c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009090:	0711      	lsls	r1, r2, #28
 8009092:	bf44      	itt	mi
 8009094:	232b      	movmi	r3, #43	@ 0x2b
 8009096:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800909a:	f89a 3000 	ldrb.w	r3, [sl]
 800909e:	2b2a      	cmp	r3, #42	@ 0x2a
 80090a0:	d015      	beq.n	80090ce <_svfiprintf_r+0xfa>
 80090a2:	9a07      	ldr	r2, [sp, #28]
 80090a4:	4654      	mov	r4, sl
 80090a6:	2000      	movs	r0, #0
 80090a8:	f04f 0c0a 	mov.w	ip, #10
 80090ac:	4621      	mov	r1, r4
 80090ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090b2:	3b30      	subs	r3, #48	@ 0x30
 80090b4:	2b09      	cmp	r3, #9
 80090b6:	d94b      	bls.n	8009150 <_svfiprintf_r+0x17c>
 80090b8:	b1b0      	cbz	r0, 80090e8 <_svfiprintf_r+0x114>
 80090ba:	9207      	str	r2, [sp, #28]
 80090bc:	e014      	b.n	80090e8 <_svfiprintf_r+0x114>
 80090be:	eba0 0308 	sub.w	r3, r0, r8
 80090c2:	fa09 f303 	lsl.w	r3, r9, r3
 80090c6:	4313      	orrs	r3, r2
 80090c8:	9304      	str	r3, [sp, #16]
 80090ca:	46a2      	mov	sl, r4
 80090cc:	e7d2      	b.n	8009074 <_svfiprintf_r+0xa0>
 80090ce:	9b03      	ldr	r3, [sp, #12]
 80090d0:	1d19      	adds	r1, r3, #4
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	9103      	str	r1, [sp, #12]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	bfbb      	ittet	lt
 80090da:	425b      	neglt	r3, r3
 80090dc:	f042 0202 	orrlt.w	r2, r2, #2
 80090e0:	9307      	strge	r3, [sp, #28]
 80090e2:	9307      	strlt	r3, [sp, #28]
 80090e4:	bfb8      	it	lt
 80090e6:	9204      	strlt	r2, [sp, #16]
 80090e8:	7823      	ldrb	r3, [r4, #0]
 80090ea:	2b2e      	cmp	r3, #46	@ 0x2e
 80090ec:	d10a      	bne.n	8009104 <_svfiprintf_r+0x130>
 80090ee:	7863      	ldrb	r3, [r4, #1]
 80090f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80090f2:	d132      	bne.n	800915a <_svfiprintf_r+0x186>
 80090f4:	9b03      	ldr	r3, [sp, #12]
 80090f6:	1d1a      	adds	r2, r3, #4
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	9203      	str	r2, [sp, #12]
 80090fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009100:	3402      	adds	r4, #2
 8009102:	9305      	str	r3, [sp, #20]
 8009104:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80091c8 <_svfiprintf_r+0x1f4>
 8009108:	7821      	ldrb	r1, [r4, #0]
 800910a:	2203      	movs	r2, #3
 800910c:	4650      	mov	r0, sl
 800910e:	f7f7 f85f 	bl	80001d0 <memchr>
 8009112:	b138      	cbz	r0, 8009124 <_svfiprintf_r+0x150>
 8009114:	9b04      	ldr	r3, [sp, #16]
 8009116:	eba0 000a 	sub.w	r0, r0, sl
 800911a:	2240      	movs	r2, #64	@ 0x40
 800911c:	4082      	lsls	r2, r0
 800911e:	4313      	orrs	r3, r2
 8009120:	3401      	adds	r4, #1
 8009122:	9304      	str	r3, [sp, #16]
 8009124:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009128:	4824      	ldr	r0, [pc, #144]	@ (80091bc <_svfiprintf_r+0x1e8>)
 800912a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800912e:	2206      	movs	r2, #6
 8009130:	f7f7 f84e 	bl	80001d0 <memchr>
 8009134:	2800      	cmp	r0, #0
 8009136:	d036      	beq.n	80091a6 <_svfiprintf_r+0x1d2>
 8009138:	4b21      	ldr	r3, [pc, #132]	@ (80091c0 <_svfiprintf_r+0x1ec>)
 800913a:	bb1b      	cbnz	r3, 8009184 <_svfiprintf_r+0x1b0>
 800913c:	9b03      	ldr	r3, [sp, #12]
 800913e:	3307      	adds	r3, #7
 8009140:	f023 0307 	bic.w	r3, r3, #7
 8009144:	3308      	adds	r3, #8
 8009146:	9303      	str	r3, [sp, #12]
 8009148:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800914a:	4433      	add	r3, r6
 800914c:	9309      	str	r3, [sp, #36]	@ 0x24
 800914e:	e76a      	b.n	8009026 <_svfiprintf_r+0x52>
 8009150:	fb0c 3202 	mla	r2, ip, r2, r3
 8009154:	460c      	mov	r4, r1
 8009156:	2001      	movs	r0, #1
 8009158:	e7a8      	b.n	80090ac <_svfiprintf_r+0xd8>
 800915a:	2300      	movs	r3, #0
 800915c:	3401      	adds	r4, #1
 800915e:	9305      	str	r3, [sp, #20]
 8009160:	4619      	mov	r1, r3
 8009162:	f04f 0c0a 	mov.w	ip, #10
 8009166:	4620      	mov	r0, r4
 8009168:	f810 2b01 	ldrb.w	r2, [r0], #1
 800916c:	3a30      	subs	r2, #48	@ 0x30
 800916e:	2a09      	cmp	r2, #9
 8009170:	d903      	bls.n	800917a <_svfiprintf_r+0x1a6>
 8009172:	2b00      	cmp	r3, #0
 8009174:	d0c6      	beq.n	8009104 <_svfiprintf_r+0x130>
 8009176:	9105      	str	r1, [sp, #20]
 8009178:	e7c4      	b.n	8009104 <_svfiprintf_r+0x130>
 800917a:	fb0c 2101 	mla	r1, ip, r1, r2
 800917e:	4604      	mov	r4, r0
 8009180:	2301      	movs	r3, #1
 8009182:	e7f0      	b.n	8009166 <_svfiprintf_r+0x192>
 8009184:	ab03      	add	r3, sp, #12
 8009186:	9300      	str	r3, [sp, #0]
 8009188:	462a      	mov	r2, r5
 800918a:	4b0e      	ldr	r3, [pc, #56]	@ (80091c4 <_svfiprintf_r+0x1f0>)
 800918c:	a904      	add	r1, sp, #16
 800918e:	4638      	mov	r0, r7
 8009190:	f7fd fe92 	bl	8006eb8 <_printf_float>
 8009194:	1c42      	adds	r2, r0, #1
 8009196:	4606      	mov	r6, r0
 8009198:	d1d6      	bne.n	8009148 <_svfiprintf_r+0x174>
 800919a:	89ab      	ldrh	r3, [r5, #12]
 800919c:	065b      	lsls	r3, r3, #25
 800919e:	f53f af2d 	bmi.w	8008ffc <_svfiprintf_r+0x28>
 80091a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091a4:	e72c      	b.n	8009000 <_svfiprintf_r+0x2c>
 80091a6:	ab03      	add	r3, sp, #12
 80091a8:	9300      	str	r3, [sp, #0]
 80091aa:	462a      	mov	r2, r5
 80091ac:	4b05      	ldr	r3, [pc, #20]	@ (80091c4 <_svfiprintf_r+0x1f0>)
 80091ae:	a904      	add	r1, sp, #16
 80091b0:	4638      	mov	r0, r7
 80091b2:	f7fe f919 	bl	80073e8 <_printf_i>
 80091b6:	e7ed      	b.n	8009194 <_svfiprintf_r+0x1c0>
 80091b8:	0800a752 	.word	0x0800a752
 80091bc:	0800a75c 	.word	0x0800a75c
 80091c0:	08006eb9 	.word	0x08006eb9
 80091c4:	08008f1d 	.word	0x08008f1d
 80091c8:	0800a758 	.word	0x0800a758

080091cc <__sflush_r>:
 80091cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80091d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091d4:	0716      	lsls	r6, r2, #28
 80091d6:	4605      	mov	r5, r0
 80091d8:	460c      	mov	r4, r1
 80091da:	d454      	bmi.n	8009286 <__sflush_r+0xba>
 80091dc:	684b      	ldr	r3, [r1, #4]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	dc02      	bgt.n	80091e8 <__sflush_r+0x1c>
 80091e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	dd48      	ble.n	800927a <__sflush_r+0xae>
 80091e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80091ea:	2e00      	cmp	r6, #0
 80091ec:	d045      	beq.n	800927a <__sflush_r+0xae>
 80091ee:	2300      	movs	r3, #0
 80091f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80091f4:	682f      	ldr	r7, [r5, #0]
 80091f6:	6a21      	ldr	r1, [r4, #32]
 80091f8:	602b      	str	r3, [r5, #0]
 80091fa:	d030      	beq.n	800925e <__sflush_r+0x92>
 80091fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80091fe:	89a3      	ldrh	r3, [r4, #12]
 8009200:	0759      	lsls	r1, r3, #29
 8009202:	d505      	bpl.n	8009210 <__sflush_r+0x44>
 8009204:	6863      	ldr	r3, [r4, #4]
 8009206:	1ad2      	subs	r2, r2, r3
 8009208:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800920a:	b10b      	cbz	r3, 8009210 <__sflush_r+0x44>
 800920c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800920e:	1ad2      	subs	r2, r2, r3
 8009210:	2300      	movs	r3, #0
 8009212:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009214:	6a21      	ldr	r1, [r4, #32]
 8009216:	4628      	mov	r0, r5
 8009218:	47b0      	blx	r6
 800921a:	1c43      	adds	r3, r0, #1
 800921c:	89a3      	ldrh	r3, [r4, #12]
 800921e:	d106      	bne.n	800922e <__sflush_r+0x62>
 8009220:	6829      	ldr	r1, [r5, #0]
 8009222:	291d      	cmp	r1, #29
 8009224:	d82b      	bhi.n	800927e <__sflush_r+0xb2>
 8009226:	4a2a      	ldr	r2, [pc, #168]	@ (80092d0 <__sflush_r+0x104>)
 8009228:	40ca      	lsrs	r2, r1
 800922a:	07d6      	lsls	r6, r2, #31
 800922c:	d527      	bpl.n	800927e <__sflush_r+0xb2>
 800922e:	2200      	movs	r2, #0
 8009230:	6062      	str	r2, [r4, #4]
 8009232:	04d9      	lsls	r1, r3, #19
 8009234:	6922      	ldr	r2, [r4, #16]
 8009236:	6022      	str	r2, [r4, #0]
 8009238:	d504      	bpl.n	8009244 <__sflush_r+0x78>
 800923a:	1c42      	adds	r2, r0, #1
 800923c:	d101      	bne.n	8009242 <__sflush_r+0x76>
 800923e:	682b      	ldr	r3, [r5, #0]
 8009240:	b903      	cbnz	r3, 8009244 <__sflush_r+0x78>
 8009242:	6560      	str	r0, [r4, #84]	@ 0x54
 8009244:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009246:	602f      	str	r7, [r5, #0]
 8009248:	b1b9      	cbz	r1, 800927a <__sflush_r+0xae>
 800924a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800924e:	4299      	cmp	r1, r3
 8009250:	d002      	beq.n	8009258 <__sflush_r+0x8c>
 8009252:	4628      	mov	r0, r5
 8009254:	f7ff f9e8 	bl	8008628 <_free_r>
 8009258:	2300      	movs	r3, #0
 800925a:	6363      	str	r3, [r4, #52]	@ 0x34
 800925c:	e00d      	b.n	800927a <__sflush_r+0xae>
 800925e:	2301      	movs	r3, #1
 8009260:	4628      	mov	r0, r5
 8009262:	47b0      	blx	r6
 8009264:	4602      	mov	r2, r0
 8009266:	1c50      	adds	r0, r2, #1
 8009268:	d1c9      	bne.n	80091fe <__sflush_r+0x32>
 800926a:	682b      	ldr	r3, [r5, #0]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d0c6      	beq.n	80091fe <__sflush_r+0x32>
 8009270:	2b1d      	cmp	r3, #29
 8009272:	d001      	beq.n	8009278 <__sflush_r+0xac>
 8009274:	2b16      	cmp	r3, #22
 8009276:	d11e      	bne.n	80092b6 <__sflush_r+0xea>
 8009278:	602f      	str	r7, [r5, #0]
 800927a:	2000      	movs	r0, #0
 800927c:	e022      	b.n	80092c4 <__sflush_r+0xf8>
 800927e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009282:	b21b      	sxth	r3, r3
 8009284:	e01b      	b.n	80092be <__sflush_r+0xf2>
 8009286:	690f      	ldr	r7, [r1, #16]
 8009288:	2f00      	cmp	r7, #0
 800928a:	d0f6      	beq.n	800927a <__sflush_r+0xae>
 800928c:	0793      	lsls	r3, r2, #30
 800928e:	680e      	ldr	r6, [r1, #0]
 8009290:	bf08      	it	eq
 8009292:	694b      	ldreq	r3, [r1, #20]
 8009294:	600f      	str	r7, [r1, #0]
 8009296:	bf18      	it	ne
 8009298:	2300      	movne	r3, #0
 800929a:	eba6 0807 	sub.w	r8, r6, r7
 800929e:	608b      	str	r3, [r1, #8]
 80092a0:	f1b8 0f00 	cmp.w	r8, #0
 80092a4:	dde9      	ble.n	800927a <__sflush_r+0xae>
 80092a6:	6a21      	ldr	r1, [r4, #32]
 80092a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80092aa:	4643      	mov	r3, r8
 80092ac:	463a      	mov	r2, r7
 80092ae:	4628      	mov	r0, r5
 80092b0:	47b0      	blx	r6
 80092b2:	2800      	cmp	r0, #0
 80092b4:	dc08      	bgt.n	80092c8 <__sflush_r+0xfc>
 80092b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092be:	81a3      	strh	r3, [r4, #12]
 80092c0:	f04f 30ff 	mov.w	r0, #4294967295
 80092c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092c8:	4407      	add	r7, r0
 80092ca:	eba8 0800 	sub.w	r8, r8, r0
 80092ce:	e7e7      	b.n	80092a0 <__sflush_r+0xd4>
 80092d0:	20400001 	.word	0x20400001

080092d4 <_fflush_r>:
 80092d4:	b538      	push	{r3, r4, r5, lr}
 80092d6:	690b      	ldr	r3, [r1, #16]
 80092d8:	4605      	mov	r5, r0
 80092da:	460c      	mov	r4, r1
 80092dc:	b913      	cbnz	r3, 80092e4 <_fflush_r+0x10>
 80092de:	2500      	movs	r5, #0
 80092e0:	4628      	mov	r0, r5
 80092e2:	bd38      	pop	{r3, r4, r5, pc}
 80092e4:	b118      	cbz	r0, 80092ee <_fflush_r+0x1a>
 80092e6:	6a03      	ldr	r3, [r0, #32]
 80092e8:	b90b      	cbnz	r3, 80092ee <_fflush_r+0x1a>
 80092ea:	f7fe fa27 	bl	800773c <__sinit>
 80092ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d0f3      	beq.n	80092de <_fflush_r+0xa>
 80092f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80092f8:	07d0      	lsls	r0, r2, #31
 80092fa:	d404      	bmi.n	8009306 <_fflush_r+0x32>
 80092fc:	0599      	lsls	r1, r3, #22
 80092fe:	d402      	bmi.n	8009306 <_fflush_r+0x32>
 8009300:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009302:	f7fe fb34 	bl	800796e <__retarget_lock_acquire_recursive>
 8009306:	4628      	mov	r0, r5
 8009308:	4621      	mov	r1, r4
 800930a:	f7ff ff5f 	bl	80091cc <__sflush_r>
 800930e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009310:	07da      	lsls	r2, r3, #31
 8009312:	4605      	mov	r5, r0
 8009314:	d4e4      	bmi.n	80092e0 <_fflush_r+0xc>
 8009316:	89a3      	ldrh	r3, [r4, #12]
 8009318:	059b      	lsls	r3, r3, #22
 800931a:	d4e1      	bmi.n	80092e0 <_fflush_r+0xc>
 800931c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800931e:	f7fe fb27 	bl	8007970 <__retarget_lock_release_recursive>
 8009322:	e7dd      	b.n	80092e0 <_fflush_r+0xc>

08009324 <memmove>:
 8009324:	4288      	cmp	r0, r1
 8009326:	b510      	push	{r4, lr}
 8009328:	eb01 0402 	add.w	r4, r1, r2
 800932c:	d902      	bls.n	8009334 <memmove+0x10>
 800932e:	4284      	cmp	r4, r0
 8009330:	4623      	mov	r3, r4
 8009332:	d807      	bhi.n	8009344 <memmove+0x20>
 8009334:	1e43      	subs	r3, r0, #1
 8009336:	42a1      	cmp	r1, r4
 8009338:	d008      	beq.n	800934c <memmove+0x28>
 800933a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800933e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009342:	e7f8      	b.n	8009336 <memmove+0x12>
 8009344:	4402      	add	r2, r0
 8009346:	4601      	mov	r1, r0
 8009348:	428a      	cmp	r2, r1
 800934a:	d100      	bne.n	800934e <memmove+0x2a>
 800934c:	bd10      	pop	{r4, pc}
 800934e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009352:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009356:	e7f7      	b.n	8009348 <memmove+0x24>

08009358 <_sbrk_r>:
 8009358:	b538      	push	{r3, r4, r5, lr}
 800935a:	4d06      	ldr	r5, [pc, #24]	@ (8009374 <_sbrk_r+0x1c>)
 800935c:	2300      	movs	r3, #0
 800935e:	4604      	mov	r4, r0
 8009360:	4608      	mov	r0, r1
 8009362:	602b      	str	r3, [r5, #0]
 8009364:	f7f8 fcf2 	bl	8001d4c <_sbrk>
 8009368:	1c43      	adds	r3, r0, #1
 800936a:	d102      	bne.n	8009372 <_sbrk_r+0x1a>
 800936c:	682b      	ldr	r3, [r5, #0]
 800936e:	b103      	cbz	r3, 8009372 <_sbrk_r+0x1a>
 8009370:	6023      	str	r3, [r4, #0]
 8009372:	bd38      	pop	{r3, r4, r5, pc}
 8009374:	20000f7c 	.word	0x20000f7c

08009378 <memcpy>:
 8009378:	440a      	add	r2, r1
 800937a:	4291      	cmp	r1, r2
 800937c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009380:	d100      	bne.n	8009384 <memcpy+0xc>
 8009382:	4770      	bx	lr
 8009384:	b510      	push	{r4, lr}
 8009386:	f811 4b01 	ldrb.w	r4, [r1], #1
 800938a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800938e:	4291      	cmp	r1, r2
 8009390:	d1f9      	bne.n	8009386 <memcpy+0xe>
 8009392:	bd10      	pop	{r4, pc}

08009394 <__assert_func>:
 8009394:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009396:	4614      	mov	r4, r2
 8009398:	461a      	mov	r2, r3
 800939a:	4b09      	ldr	r3, [pc, #36]	@ (80093c0 <__assert_func+0x2c>)
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	4605      	mov	r5, r0
 80093a0:	68d8      	ldr	r0, [r3, #12]
 80093a2:	b14c      	cbz	r4, 80093b8 <__assert_func+0x24>
 80093a4:	4b07      	ldr	r3, [pc, #28]	@ (80093c4 <__assert_func+0x30>)
 80093a6:	9100      	str	r1, [sp, #0]
 80093a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80093ac:	4906      	ldr	r1, [pc, #24]	@ (80093c8 <__assert_func+0x34>)
 80093ae:	462b      	mov	r3, r5
 80093b0:	f000 f870 	bl	8009494 <fiprintf>
 80093b4:	f000 f880 	bl	80094b8 <abort>
 80093b8:	4b04      	ldr	r3, [pc, #16]	@ (80093cc <__assert_func+0x38>)
 80093ba:	461c      	mov	r4, r3
 80093bc:	e7f3      	b.n	80093a6 <__assert_func+0x12>
 80093be:	bf00      	nop
 80093c0:	20000018 	.word	0x20000018
 80093c4:	0800a76d 	.word	0x0800a76d
 80093c8:	0800a77a 	.word	0x0800a77a
 80093cc:	0800a7a8 	.word	0x0800a7a8

080093d0 <_calloc_r>:
 80093d0:	b570      	push	{r4, r5, r6, lr}
 80093d2:	fba1 5402 	umull	r5, r4, r1, r2
 80093d6:	b934      	cbnz	r4, 80093e6 <_calloc_r+0x16>
 80093d8:	4629      	mov	r1, r5
 80093da:	f7ff f999 	bl	8008710 <_malloc_r>
 80093de:	4606      	mov	r6, r0
 80093e0:	b928      	cbnz	r0, 80093ee <_calloc_r+0x1e>
 80093e2:	4630      	mov	r0, r6
 80093e4:	bd70      	pop	{r4, r5, r6, pc}
 80093e6:	220c      	movs	r2, #12
 80093e8:	6002      	str	r2, [r0, #0]
 80093ea:	2600      	movs	r6, #0
 80093ec:	e7f9      	b.n	80093e2 <_calloc_r+0x12>
 80093ee:	462a      	mov	r2, r5
 80093f0:	4621      	mov	r1, r4
 80093f2:	f7fe fa3e 	bl	8007872 <memset>
 80093f6:	e7f4      	b.n	80093e2 <_calloc_r+0x12>

080093f8 <__ascii_mbtowc>:
 80093f8:	b082      	sub	sp, #8
 80093fa:	b901      	cbnz	r1, 80093fe <__ascii_mbtowc+0x6>
 80093fc:	a901      	add	r1, sp, #4
 80093fe:	b142      	cbz	r2, 8009412 <__ascii_mbtowc+0x1a>
 8009400:	b14b      	cbz	r3, 8009416 <__ascii_mbtowc+0x1e>
 8009402:	7813      	ldrb	r3, [r2, #0]
 8009404:	600b      	str	r3, [r1, #0]
 8009406:	7812      	ldrb	r2, [r2, #0]
 8009408:	1e10      	subs	r0, r2, #0
 800940a:	bf18      	it	ne
 800940c:	2001      	movne	r0, #1
 800940e:	b002      	add	sp, #8
 8009410:	4770      	bx	lr
 8009412:	4610      	mov	r0, r2
 8009414:	e7fb      	b.n	800940e <__ascii_mbtowc+0x16>
 8009416:	f06f 0001 	mvn.w	r0, #1
 800941a:	e7f8      	b.n	800940e <__ascii_mbtowc+0x16>

0800941c <_realloc_r>:
 800941c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009420:	4607      	mov	r7, r0
 8009422:	4614      	mov	r4, r2
 8009424:	460d      	mov	r5, r1
 8009426:	b921      	cbnz	r1, 8009432 <_realloc_r+0x16>
 8009428:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800942c:	4611      	mov	r1, r2
 800942e:	f7ff b96f 	b.w	8008710 <_malloc_r>
 8009432:	b92a      	cbnz	r2, 8009440 <_realloc_r+0x24>
 8009434:	f7ff f8f8 	bl	8008628 <_free_r>
 8009438:	4625      	mov	r5, r4
 800943a:	4628      	mov	r0, r5
 800943c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009440:	f000 f841 	bl	80094c6 <_malloc_usable_size_r>
 8009444:	4284      	cmp	r4, r0
 8009446:	4606      	mov	r6, r0
 8009448:	d802      	bhi.n	8009450 <_realloc_r+0x34>
 800944a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800944e:	d8f4      	bhi.n	800943a <_realloc_r+0x1e>
 8009450:	4621      	mov	r1, r4
 8009452:	4638      	mov	r0, r7
 8009454:	f7ff f95c 	bl	8008710 <_malloc_r>
 8009458:	4680      	mov	r8, r0
 800945a:	b908      	cbnz	r0, 8009460 <_realloc_r+0x44>
 800945c:	4645      	mov	r5, r8
 800945e:	e7ec      	b.n	800943a <_realloc_r+0x1e>
 8009460:	42b4      	cmp	r4, r6
 8009462:	4622      	mov	r2, r4
 8009464:	4629      	mov	r1, r5
 8009466:	bf28      	it	cs
 8009468:	4632      	movcs	r2, r6
 800946a:	f7ff ff85 	bl	8009378 <memcpy>
 800946e:	4629      	mov	r1, r5
 8009470:	4638      	mov	r0, r7
 8009472:	f7ff f8d9 	bl	8008628 <_free_r>
 8009476:	e7f1      	b.n	800945c <_realloc_r+0x40>

08009478 <__ascii_wctomb>:
 8009478:	4603      	mov	r3, r0
 800947a:	4608      	mov	r0, r1
 800947c:	b141      	cbz	r1, 8009490 <__ascii_wctomb+0x18>
 800947e:	2aff      	cmp	r2, #255	@ 0xff
 8009480:	d904      	bls.n	800948c <__ascii_wctomb+0x14>
 8009482:	228a      	movs	r2, #138	@ 0x8a
 8009484:	601a      	str	r2, [r3, #0]
 8009486:	f04f 30ff 	mov.w	r0, #4294967295
 800948a:	4770      	bx	lr
 800948c:	700a      	strb	r2, [r1, #0]
 800948e:	2001      	movs	r0, #1
 8009490:	4770      	bx	lr
	...

08009494 <fiprintf>:
 8009494:	b40e      	push	{r1, r2, r3}
 8009496:	b503      	push	{r0, r1, lr}
 8009498:	4601      	mov	r1, r0
 800949a:	ab03      	add	r3, sp, #12
 800949c:	4805      	ldr	r0, [pc, #20]	@ (80094b4 <fiprintf+0x20>)
 800949e:	f853 2b04 	ldr.w	r2, [r3], #4
 80094a2:	6800      	ldr	r0, [r0, #0]
 80094a4:	9301      	str	r3, [sp, #4]
 80094a6:	f000 f83f 	bl	8009528 <_vfiprintf_r>
 80094aa:	b002      	add	sp, #8
 80094ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80094b0:	b003      	add	sp, #12
 80094b2:	4770      	bx	lr
 80094b4:	20000018 	.word	0x20000018

080094b8 <abort>:
 80094b8:	b508      	push	{r3, lr}
 80094ba:	2006      	movs	r0, #6
 80094bc:	f000 fa08 	bl	80098d0 <raise>
 80094c0:	2001      	movs	r0, #1
 80094c2:	f7f8 fbcb 	bl	8001c5c <_exit>

080094c6 <_malloc_usable_size_r>:
 80094c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094ca:	1f18      	subs	r0, r3, #4
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	bfbc      	itt	lt
 80094d0:	580b      	ldrlt	r3, [r1, r0]
 80094d2:	18c0      	addlt	r0, r0, r3
 80094d4:	4770      	bx	lr

080094d6 <__sfputc_r>:
 80094d6:	6893      	ldr	r3, [r2, #8]
 80094d8:	3b01      	subs	r3, #1
 80094da:	2b00      	cmp	r3, #0
 80094dc:	b410      	push	{r4}
 80094de:	6093      	str	r3, [r2, #8]
 80094e0:	da08      	bge.n	80094f4 <__sfputc_r+0x1e>
 80094e2:	6994      	ldr	r4, [r2, #24]
 80094e4:	42a3      	cmp	r3, r4
 80094e6:	db01      	blt.n	80094ec <__sfputc_r+0x16>
 80094e8:	290a      	cmp	r1, #10
 80094ea:	d103      	bne.n	80094f4 <__sfputc_r+0x1e>
 80094ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80094f0:	f000 b932 	b.w	8009758 <__swbuf_r>
 80094f4:	6813      	ldr	r3, [r2, #0]
 80094f6:	1c58      	adds	r0, r3, #1
 80094f8:	6010      	str	r0, [r2, #0]
 80094fa:	7019      	strb	r1, [r3, #0]
 80094fc:	4608      	mov	r0, r1
 80094fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009502:	4770      	bx	lr

08009504 <__sfputs_r>:
 8009504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009506:	4606      	mov	r6, r0
 8009508:	460f      	mov	r7, r1
 800950a:	4614      	mov	r4, r2
 800950c:	18d5      	adds	r5, r2, r3
 800950e:	42ac      	cmp	r4, r5
 8009510:	d101      	bne.n	8009516 <__sfputs_r+0x12>
 8009512:	2000      	movs	r0, #0
 8009514:	e007      	b.n	8009526 <__sfputs_r+0x22>
 8009516:	f814 1b01 	ldrb.w	r1, [r4], #1
 800951a:	463a      	mov	r2, r7
 800951c:	4630      	mov	r0, r6
 800951e:	f7ff ffda 	bl	80094d6 <__sfputc_r>
 8009522:	1c43      	adds	r3, r0, #1
 8009524:	d1f3      	bne.n	800950e <__sfputs_r+0xa>
 8009526:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009528 <_vfiprintf_r>:
 8009528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800952c:	460d      	mov	r5, r1
 800952e:	b09d      	sub	sp, #116	@ 0x74
 8009530:	4614      	mov	r4, r2
 8009532:	4698      	mov	r8, r3
 8009534:	4606      	mov	r6, r0
 8009536:	b118      	cbz	r0, 8009540 <_vfiprintf_r+0x18>
 8009538:	6a03      	ldr	r3, [r0, #32]
 800953a:	b90b      	cbnz	r3, 8009540 <_vfiprintf_r+0x18>
 800953c:	f7fe f8fe 	bl	800773c <__sinit>
 8009540:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009542:	07d9      	lsls	r1, r3, #31
 8009544:	d405      	bmi.n	8009552 <_vfiprintf_r+0x2a>
 8009546:	89ab      	ldrh	r3, [r5, #12]
 8009548:	059a      	lsls	r2, r3, #22
 800954a:	d402      	bmi.n	8009552 <_vfiprintf_r+0x2a>
 800954c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800954e:	f7fe fa0e 	bl	800796e <__retarget_lock_acquire_recursive>
 8009552:	89ab      	ldrh	r3, [r5, #12]
 8009554:	071b      	lsls	r3, r3, #28
 8009556:	d501      	bpl.n	800955c <_vfiprintf_r+0x34>
 8009558:	692b      	ldr	r3, [r5, #16]
 800955a:	b99b      	cbnz	r3, 8009584 <_vfiprintf_r+0x5c>
 800955c:	4629      	mov	r1, r5
 800955e:	4630      	mov	r0, r6
 8009560:	f000 f938 	bl	80097d4 <__swsetup_r>
 8009564:	b170      	cbz	r0, 8009584 <_vfiprintf_r+0x5c>
 8009566:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009568:	07dc      	lsls	r4, r3, #31
 800956a:	d504      	bpl.n	8009576 <_vfiprintf_r+0x4e>
 800956c:	f04f 30ff 	mov.w	r0, #4294967295
 8009570:	b01d      	add	sp, #116	@ 0x74
 8009572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009576:	89ab      	ldrh	r3, [r5, #12]
 8009578:	0598      	lsls	r0, r3, #22
 800957a:	d4f7      	bmi.n	800956c <_vfiprintf_r+0x44>
 800957c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800957e:	f7fe f9f7 	bl	8007970 <__retarget_lock_release_recursive>
 8009582:	e7f3      	b.n	800956c <_vfiprintf_r+0x44>
 8009584:	2300      	movs	r3, #0
 8009586:	9309      	str	r3, [sp, #36]	@ 0x24
 8009588:	2320      	movs	r3, #32
 800958a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800958e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009592:	2330      	movs	r3, #48	@ 0x30
 8009594:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009744 <_vfiprintf_r+0x21c>
 8009598:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800959c:	f04f 0901 	mov.w	r9, #1
 80095a0:	4623      	mov	r3, r4
 80095a2:	469a      	mov	sl, r3
 80095a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095a8:	b10a      	cbz	r2, 80095ae <_vfiprintf_r+0x86>
 80095aa:	2a25      	cmp	r2, #37	@ 0x25
 80095ac:	d1f9      	bne.n	80095a2 <_vfiprintf_r+0x7a>
 80095ae:	ebba 0b04 	subs.w	fp, sl, r4
 80095b2:	d00b      	beq.n	80095cc <_vfiprintf_r+0xa4>
 80095b4:	465b      	mov	r3, fp
 80095b6:	4622      	mov	r2, r4
 80095b8:	4629      	mov	r1, r5
 80095ba:	4630      	mov	r0, r6
 80095bc:	f7ff ffa2 	bl	8009504 <__sfputs_r>
 80095c0:	3001      	adds	r0, #1
 80095c2:	f000 80a7 	beq.w	8009714 <_vfiprintf_r+0x1ec>
 80095c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095c8:	445a      	add	r2, fp
 80095ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80095cc:	f89a 3000 	ldrb.w	r3, [sl]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	f000 809f 	beq.w	8009714 <_vfiprintf_r+0x1ec>
 80095d6:	2300      	movs	r3, #0
 80095d8:	f04f 32ff 	mov.w	r2, #4294967295
 80095dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095e0:	f10a 0a01 	add.w	sl, sl, #1
 80095e4:	9304      	str	r3, [sp, #16]
 80095e6:	9307      	str	r3, [sp, #28]
 80095e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80095ec:	931a      	str	r3, [sp, #104]	@ 0x68
 80095ee:	4654      	mov	r4, sl
 80095f0:	2205      	movs	r2, #5
 80095f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095f6:	4853      	ldr	r0, [pc, #332]	@ (8009744 <_vfiprintf_r+0x21c>)
 80095f8:	f7f6 fdea 	bl	80001d0 <memchr>
 80095fc:	9a04      	ldr	r2, [sp, #16]
 80095fe:	b9d8      	cbnz	r0, 8009638 <_vfiprintf_r+0x110>
 8009600:	06d1      	lsls	r1, r2, #27
 8009602:	bf44      	itt	mi
 8009604:	2320      	movmi	r3, #32
 8009606:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800960a:	0713      	lsls	r3, r2, #28
 800960c:	bf44      	itt	mi
 800960e:	232b      	movmi	r3, #43	@ 0x2b
 8009610:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009614:	f89a 3000 	ldrb.w	r3, [sl]
 8009618:	2b2a      	cmp	r3, #42	@ 0x2a
 800961a:	d015      	beq.n	8009648 <_vfiprintf_r+0x120>
 800961c:	9a07      	ldr	r2, [sp, #28]
 800961e:	4654      	mov	r4, sl
 8009620:	2000      	movs	r0, #0
 8009622:	f04f 0c0a 	mov.w	ip, #10
 8009626:	4621      	mov	r1, r4
 8009628:	f811 3b01 	ldrb.w	r3, [r1], #1
 800962c:	3b30      	subs	r3, #48	@ 0x30
 800962e:	2b09      	cmp	r3, #9
 8009630:	d94b      	bls.n	80096ca <_vfiprintf_r+0x1a2>
 8009632:	b1b0      	cbz	r0, 8009662 <_vfiprintf_r+0x13a>
 8009634:	9207      	str	r2, [sp, #28]
 8009636:	e014      	b.n	8009662 <_vfiprintf_r+0x13a>
 8009638:	eba0 0308 	sub.w	r3, r0, r8
 800963c:	fa09 f303 	lsl.w	r3, r9, r3
 8009640:	4313      	orrs	r3, r2
 8009642:	9304      	str	r3, [sp, #16]
 8009644:	46a2      	mov	sl, r4
 8009646:	e7d2      	b.n	80095ee <_vfiprintf_r+0xc6>
 8009648:	9b03      	ldr	r3, [sp, #12]
 800964a:	1d19      	adds	r1, r3, #4
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	9103      	str	r1, [sp, #12]
 8009650:	2b00      	cmp	r3, #0
 8009652:	bfbb      	ittet	lt
 8009654:	425b      	neglt	r3, r3
 8009656:	f042 0202 	orrlt.w	r2, r2, #2
 800965a:	9307      	strge	r3, [sp, #28]
 800965c:	9307      	strlt	r3, [sp, #28]
 800965e:	bfb8      	it	lt
 8009660:	9204      	strlt	r2, [sp, #16]
 8009662:	7823      	ldrb	r3, [r4, #0]
 8009664:	2b2e      	cmp	r3, #46	@ 0x2e
 8009666:	d10a      	bne.n	800967e <_vfiprintf_r+0x156>
 8009668:	7863      	ldrb	r3, [r4, #1]
 800966a:	2b2a      	cmp	r3, #42	@ 0x2a
 800966c:	d132      	bne.n	80096d4 <_vfiprintf_r+0x1ac>
 800966e:	9b03      	ldr	r3, [sp, #12]
 8009670:	1d1a      	adds	r2, r3, #4
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	9203      	str	r2, [sp, #12]
 8009676:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800967a:	3402      	adds	r4, #2
 800967c:	9305      	str	r3, [sp, #20]
 800967e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009754 <_vfiprintf_r+0x22c>
 8009682:	7821      	ldrb	r1, [r4, #0]
 8009684:	2203      	movs	r2, #3
 8009686:	4650      	mov	r0, sl
 8009688:	f7f6 fda2 	bl	80001d0 <memchr>
 800968c:	b138      	cbz	r0, 800969e <_vfiprintf_r+0x176>
 800968e:	9b04      	ldr	r3, [sp, #16]
 8009690:	eba0 000a 	sub.w	r0, r0, sl
 8009694:	2240      	movs	r2, #64	@ 0x40
 8009696:	4082      	lsls	r2, r0
 8009698:	4313      	orrs	r3, r2
 800969a:	3401      	adds	r4, #1
 800969c:	9304      	str	r3, [sp, #16]
 800969e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096a2:	4829      	ldr	r0, [pc, #164]	@ (8009748 <_vfiprintf_r+0x220>)
 80096a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80096a8:	2206      	movs	r2, #6
 80096aa:	f7f6 fd91 	bl	80001d0 <memchr>
 80096ae:	2800      	cmp	r0, #0
 80096b0:	d03f      	beq.n	8009732 <_vfiprintf_r+0x20a>
 80096b2:	4b26      	ldr	r3, [pc, #152]	@ (800974c <_vfiprintf_r+0x224>)
 80096b4:	bb1b      	cbnz	r3, 80096fe <_vfiprintf_r+0x1d6>
 80096b6:	9b03      	ldr	r3, [sp, #12]
 80096b8:	3307      	adds	r3, #7
 80096ba:	f023 0307 	bic.w	r3, r3, #7
 80096be:	3308      	adds	r3, #8
 80096c0:	9303      	str	r3, [sp, #12]
 80096c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096c4:	443b      	add	r3, r7
 80096c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80096c8:	e76a      	b.n	80095a0 <_vfiprintf_r+0x78>
 80096ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80096ce:	460c      	mov	r4, r1
 80096d0:	2001      	movs	r0, #1
 80096d2:	e7a8      	b.n	8009626 <_vfiprintf_r+0xfe>
 80096d4:	2300      	movs	r3, #0
 80096d6:	3401      	adds	r4, #1
 80096d8:	9305      	str	r3, [sp, #20]
 80096da:	4619      	mov	r1, r3
 80096dc:	f04f 0c0a 	mov.w	ip, #10
 80096e0:	4620      	mov	r0, r4
 80096e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096e6:	3a30      	subs	r2, #48	@ 0x30
 80096e8:	2a09      	cmp	r2, #9
 80096ea:	d903      	bls.n	80096f4 <_vfiprintf_r+0x1cc>
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d0c6      	beq.n	800967e <_vfiprintf_r+0x156>
 80096f0:	9105      	str	r1, [sp, #20]
 80096f2:	e7c4      	b.n	800967e <_vfiprintf_r+0x156>
 80096f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80096f8:	4604      	mov	r4, r0
 80096fa:	2301      	movs	r3, #1
 80096fc:	e7f0      	b.n	80096e0 <_vfiprintf_r+0x1b8>
 80096fe:	ab03      	add	r3, sp, #12
 8009700:	9300      	str	r3, [sp, #0]
 8009702:	462a      	mov	r2, r5
 8009704:	4b12      	ldr	r3, [pc, #72]	@ (8009750 <_vfiprintf_r+0x228>)
 8009706:	a904      	add	r1, sp, #16
 8009708:	4630      	mov	r0, r6
 800970a:	f7fd fbd5 	bl	8006eb8 <_printf_float>
 800970e:	4607      	mov	r7, r0
 8009710:	1c78      	adds	r0, r7, #1
 8009712:	d1d6      	bne.n	80096c2 <_vfiprintf_r+0x19a>
 8009714:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009716:	07d9      	lsls	r1, r3, #31
 8009718:	d405      	bmi.n	8009726 <_vfiprintf_r+0x1fe>
 800971a:	89ab      	ldrh	r3, [r5, #12]
 800971c:	059a      	lsls	r2, r3, #22
 800971e:	d402      	bmi.n	8009726 <_vfiprintf_r+0x1fe>
 8009720:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009722:	f7fe f925 	bl	8007970 <__retarget_lock_release_recursive>
 8009726:	89ab      	ldrh	r3, [r5, #12]
 8009728:	065b      	lsls	r3, r3, #25
 800972a:	f53f af1f 	bmi.w	800956c <_vfiprintf_r+0x44>
 800972e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009730:	e71e      	b.n	8009570 <_vfiprintf_r+0x48>
 8009732:	ab03      	add	r3, sp, #12
 8009734:	9300      	str	r3, [sp, #0]
 8009736:	462a      	mov	r2, r5
 8009738:	4b05      	ldr	r3, [pc, #20]	@ (8009750 <_vfiprintf_r+0x228>)
 800973a:	a904      	add	r1, sp, #16
 800973c:	4630      	mov	r0, r6
 800973e:	f7fd fe53 	bl	80073e8 <_printf_i>
 8009742:	e7e4      	b.n	800970e <_vfiprintf_r+0x1e6>
 8009744:	0800a752 	.word	0x0800a752
 8009748:	0800a75c 	.word	0x0800a75c
 800974c:	08006eb9 	.word	0x08006eb9
 8009750:	08009505 	.word	0x08009505
 8009754:	0800a758 	.word	0x0800a758

08009758 <__swbuf_r>:
 8009758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800975a:	460e      	mov	r6, r1
 800975c:	4614      	mov	r4, r2
 800975e:	4605      	mov	r5, r0
 8009760:	b118      	cbz	r0, 800976a <__swbuf_r+0x12>
 8009762:	6a03      	ldr	r3, [r0, #32]
 8009764:	b90b      	cbnz	r3, 800976a <__swbuf_r+0x12>
 8009766:	f7fd ffe9 	bl	800773c <__sinit>
 800976a:	69a3      	ldr	r3, [r4, #24]
 800976c:	60a3      	str	r3, [r4, #8]
 800976e:	89a3      	ldrh	r3, [r4, #12]
 8009770:	071a      	lsls	r2, r3, #28
 8009772:	d501      	bpl.n	8009778 <__swbuf_r+0x20>
 8009774:	6923      	ldr	r3, [r4, #16]
 8009776:	b943      	cbnz	r3, 800978a <__swbuf_r+0x32>
 8009778:	4621      	mov	r1, r4
 800977a:	4628      	mov	r0, r5
 800977c:	f000 f82a 	bl	80097d4 <__swsetup_r>
 8009780:	b118      	cbz	r0, 800978a <__swbuf_r+0x32>
 8009782:	f04f 37ff 	mov.w	r7, #4294967295
 8009786:	4638      	mov	r0, r7
 8009788:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800978a:	6823      	ldr	r3, [r4, #0]
 800978c:	6922      	ldr	r2, [r4, #16]
 800978e:	1a98      	subs	r0, r3, r2
 8009790:	6963      	ldr	r3, [r4, #20]
 8009792:	b2f6      	uxtb	r6, r6
 8009794:	4283      	cmp	r3, r0
 8009796:	4637      	mov	r7, r6
 8009798:	dc05      	bgt.n	80097a6 <__swbuf_r+0x4e>
 800979a:	4621      	mov	r1, r4
 800979c:	4628      	mov	r0, r5
 800979e:	f7ff fd99 	bl	80092d4 <_fflush_r>
 80097a2:	2800      	cmp	r0, #0
 80097a4:	d1ed      	bne.n	8009782 <__swbuf_r+0x2a>
 80097a6:	68a3      	ldr	r3, [r4, #8]
 80097a8:	3b01      	subs	r3, #1
 80097aa:	60a3      	str	r3, [r4, #8]
 80097ac:	6823      	ldr	r3, [r4, #0]
 80097ae:	1c5a      	adds	r2, r3, #1
 80097b0:	6022      	str	r2, [r4, #0]
 80097b2:	701e      	strb	r6, [r3, #0]
 80097b4:	6962      	ldr	r2, [r4, #20]
 80097b6:	1c43      	adds	r3, r0, #1
 80097b8:	429a      	cmp	r2, r3
 80097ba:	d004      	beq.n	80097c6 <__swbuf_r+0x6e>
 80097bc:	89a3      	ldrh	r3, [r4, #12]
 80097be:	07db      	lsls	r3, r3, #31
 80097c0:	d5e1      	bpl.n	8009786 <__swbuf_r+0x2e>
 80097c2:	2e0a      	cmp	r6, #10
 80097c4:	d1df      	bne.n	8009786 <__swbuf_r+0x2e>
 80097c6:	4621      	mov	r1, r4
 80097c8:	4628      	mov	r0, r5
 80097ca:	f7ff fd83 	bl	80092d4 <_fflush_r>
 80097ce:	2800      	cmp	r0, #0
 80097d0:	d0d9      	beq.n	8009786 <__swbuf_r+0x2e>
 80097d2:	e7d6      	b.n	8009782 <__swbuf_r+0x2a>

080097d4 <__swsetup_r>:
 80097d4:	b538      	push	{r3, r4, r5, lr}
 80097d6:	4b29      	ldr	r3, [pc, #164]	@ (800987c <__swsetup_r+0xa8>)
 80097d8:	4605      	mov	r5, r0
 80097da:	6818      	ldr	r0, [r3, #0]
 80097dc:	460c      	mov	r4, r1
 80097de:	b118      	cbz	r0, 80097e8 <__swsetup_r+0x14>
 80097e0:	6a03      	ldr	r3, [r0, #32]
 80097e2:	b90b      	cbnz	r3, 80097e8 <__swsetup_r+0x14>
 80097e4:	f7fd ffaa 	bl	800773c <__sinit>
 80097e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097ec:	0719      	lsls	r1, r3, #28
 80097ee:	d422      	bmi.n	8009836 <__swsetup_r+0x62>
 80097f0:	06da      	lsls	r2, r3, #27
 80097f2:	d407      	bmi.n	8009804 <__swsetup_r+0x30>
 80097f4:	2209      	movs	r2, #9
 80097f6:	602a      	str	r2, [r5, #0]
 80097f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097fc:	81a3      	strh	r3, [r4, #12]
 80097fe:	f04f 30ff 	mov.w	r0, #4294967295
 8009802:	e033      	b.n	800986c <__swsetup_r+0x98>
 8009804:	0758      	lsls	r0, r3, #29
 8009806:	d512      	bpl.n	800982e <__swsetup_r+0x5a>
 8009808:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800980a:	b141      	cbz	r1, 800981e <__swsetup_r+0x4a>
 800980c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009810:	4299      	cmp	r1, r3
 8009812:	d002      	beq.n	800981a <__swsetup_r+0x46>
 8009814:	4628      	mov	r0, r5
 8009816:	f7fe ff07 	bl	8008628 <_free_r>
 800981a:	2300      	movs	r3, #0
 800981c:	6363      	str	r3, [r4, #52]	@ 0x34
 800981e:	89a3      	ldrh	r3, [r4, #12]
 8009820:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009824:	81a3      	strh	r3, [r4, #12]
 8009826:	2300      	movs	r3, #0
 8009828:	6063      	str	r3, [r4, #4]
 800982a:	6923      	ldr	r3, [r4, #16]
 800982c:	6023      	str	r3, [r4, #0]
 800982e:	89a3      	ldrh	r3, [r4, #12]
 8009830:	f043 0308 	orr.w	r3, r3, #8
 8009834:	81a3      	strh	r3, [r4, #12]
 8009836:	6923      	ldr	r3, [r4, #16]
 8009838:	b94b      	cbnz	r3, 800984e <__swsetup_r+0x7a>
 800983a:	89a3      	ldrh	r3, [r4, #12]
 800983c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009840:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009844:	d003      	beq.n	800984e <__swsetup_r+0x7a>
 8009846:	4621      	mov	r1, r4
 8009848:	4628      	mov	r0, r5
 800984a:	f000 f883 	bl	8009954 <__smakebuf_r>
 800984e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009852:	f013 0201 	ands.w	r2, r3, #1
 8009856:	d00a      	beq.n	800986e <__swsetup_r+0x9a>
 8009858:	2200      	movs	r2, #0
 800985a:	60a2      	str	r2, [r4, #8]
 800985c:	6962      	ldr	r2, [r4, #20]
 800985e:	4252      	negs	r2, r2
 8009860:	61a2      	str	r2, [r4, #24]
 8009862:	6922      	ldr	r2, [r4, #16]
 8009864:	b942      	cbnz	r2, 8009878 <__swsetup_r+0xa4>
 8009866:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800986a:	d1c5      	bne.n	80097f8 <__swsetup_r+0x24>
 800986c:	bd38      	pop	{r3, r4, r5, pc}
 800986e:	0799      	lsls	r1, r3, #30
 8009870:	bf58      	it	pl
 8009872:	6962      	ldrpl	r2, [r4, #20]
 8009874:	60a2      	str	r2, [r4, #8]
 8009876:	e7f4      	b.n	8009862 <__swsetup_r+0x8e>
 8009878:	2000      	movs	r0, #0
 800987a:	e7f7      	b.n	800986c <__swsetup_r+0x98>
 800987c:	20000018 	.word	0x20000018

08009880 <_raise_r>:
 8009880:	291f      	cmp	r1, #31
 8009882:	b538      	push	{r3, r4, r5, lr}
 8009884:	4605      	mov	r5, r0
 8009886:	460c      	mov	r4, r1
 8009888:	d904      	bls.n	8009894 <_raise_r+0x14>
 800988a:	2316      	movs	r3, #22
 800988c:	6003      	str	r3, [r0, #0]
 800988e:	f04f 30ff 	mov.w	r0, #4294967295
 8009892:	bd38      	pop	{r3, r4, r5, pc}
 8009894:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009896:	b112      	cbz	r2, 800989e <_raise_r+0x1e>
 8009898:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800989c:	b94b      	cbnz	r3, 80098b2 <_raise_r+0x32>
 800989e:	4628      	mov	r0, r5
 80098a0:	f000 f830 	bl	8009904 <_getpid_r>
 80098a4:	4622      	mov	r2, r4
 80098a6:	4601      	mov	r1, r0
 80098a8:	4628      	mov	r0, r5
 80098aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098ae:	f000 b817 	b.w	80098e0 <_kill_r>
 80098b2:	2b01      	cmp	r3, #1
 80098b4:	d00a      	beq.n	80098cc <_raise_r+0x4c>
 80098b6:	1c59      	adds	r1, r3, #1
 80098b8:	d103      	bne.n	80098c2 <_raise_r+0x42>
 80098ba:	2316      	movs	r3, #22
 80098bc:	6003      	str	r3, [r0, #0]
 80098be:	2001      	movs	r0, #1
 80098c0:	e7e7      	b.n	8009892 <_raise_r+0x12>
 80098c2:	2100      	movs	r1, #0
 80098c4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80098c8:	4620      	mov	r0, r4
 80098ca:	4798      	blx	r3
 80098cc:	2000      	movs	r0, #0
 80098ce:	e7e0      	b.n	8009892 <_raise_r+0x12>

080098d0 <raise>:
 80098d0:	4b02      	ldr	r3, [pc, #8]	@ (80098dc <raise+0xc>)
 80098d2:	4601      	mov	r1, r0
 80098d4:	6818      	ldr	r0, [r3, #0]
 80098d6:	f7ff bfd3 	b.w	8009880 <_raise_r>
 80098da:	bf00      	nop
 80098dc:	20000018 	.word	0x20000018

080098e0 <_kill_r>:
 80098e0:	b538      	push	{r3, r4, r5, lr}
 80098e2:	4d07      	ldr	r5, [pc, #28]	@ (8009900 <_kill_r+0x20>)
 80098e4:	2300      	movs	r3, #0
 80098e6:	4604      	mov	r4, r0
 80098e8:	4608      	mov	r0, r1
 80098ea:	4611      	mov	r1, r2
 80098ec:	602b      	str	r3, [r5, #0]
 80098ee:	f7f8 f9a5 	bl	8001c3c <_kill>
 80098f2:	1c43      	adds	r3, r0, #1
 80098f4:	d102      	bne.n	80098fc <_kill_r+0x1c>
 80098f6:	682b      	ldr	r3, [r5, #0]
 80098f8:	b103      	cbz	r3, 80098fc <_kill_r+0x1c>
 80098fa:	6023      	str	r3, [r4, #0]
 80098fc:	bd38      	pop	{r3, r4, r5, pc}
 80098fe:	bf00      	nop
 8009900:	20000f7c 	.word	0x20000f7c

08009904 <_getpid_r>:
 8009904:	f7f8 b992 	b.w	8001c2c <_getpid>

08009908 <__swhatbuf_r>:
 8009908:	b570      	push	{r4, r5, r6, lr}
 800990a:	460c      	mov	r4, r1
 800990c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009910:	2900      	cmp	r1, #0
 8009912:	b096      	sub	sp, #88	@ 0x58
 8009914:	4615      	mov	r5, r2
 8009916:	461e      	mov	r6, r3
 8009918:	da0d      	bge.n	8009936 <__swhatbuf_r+0x2e>
 800991a:	89a3      	ldrh	r3, [r4, #12]
 800991c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009920:	f04f 0100 	mov.w	r1, #0
 8009924:	bf14      	ite	ne
 8009926:	2340      	movne	r3, #64	@ 0x40
 8009928:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800992c:	2000      	movs	r0, #0
 800992e:	6031      	str	r1, [r6, #0]
 8009930:	602b      	str	r3, [r5, #0]
 8009932:	b016      	add	sp, #88	@ 0x58
 8009934:	bd70      	pop	{r4, r5, r6, pc}
 8009936:	466a      	mov	r2, sp
 8009938:	f000 f848 	bl	80099cc <_fstat_r>
 800993c:	2800      	cmp	r0, #0
 800993e:	dbec      	blt.n	800991a <__swhatbuf_r+0x12>
 8009940:	9901      	ldr	r1, [sp, #4]
 8009942:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009946:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800994a:	4259      	negs	r1, r3
 800994c:	4159      	adcs	r1, r3
 800994e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009952:	e7eb      	b.n	800992c <__swhatbuf_r+0x24>

08009954 <__smakebuf_r>:
 8009954:	898b      	ldrh	r3, [r1, #12]
 8009956:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009958:	079d      	lsls	r5, r3, #30
 800995a:	4606      	mov	r6, r0
 800995c:	460c      	mov	r4, r1
 800995e:	d507      	bpl.n	8009970 <__smakebuf_r+0x1c>
 8009960:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009964:	6023      	str	r3, [r4, #0]
 8009966:	6123      	str	r3, [r4, #16]
 8009968:	2301      	movs	r3, #1
 800996a:	6163      	str	r3, [r4, #20]
 800996c:	b003      	add	sp, #12
 800996e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009970:	ab01      	add	r3, sp, #4
 8009972:	466a      	mov	r2, sp
 8009974:	f7ff ffc8 	bl	8009908 <__swhatbuf_r>
 8009978:	9f00      	ldr	r7, [sp, #0]
 800997a:	4605      	mov	r5, r0
 800997c:	4639      	mov	r1, r7
 800997e:	4630      	mov	r0, r6
 8009980:	f7fe fec6 	bl	8008710 <_malloc_r>
 8009984:	b948      	cbnz	r0, 800999a <__smakebuf_r+0x46>
 8009986:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800998a:	059a      	lsls	r2, r3, #22
 800998c:	d4ee      	bmi.n	800996c <__smakebuf_r+0x18>
 800998e:	f023 0303 	bic.w	r3, r3, #3
 8009992:	f043 0302 	orr.w	r3, r3, #2
 8009996:	81a3      	strh	r3, [r4, #12]
 8009998:	e7e2      	b.n	8009960 <__smakebuf_r+0xc>
 800999a:	89a3      	ldrh	r3, [r4, #12]
 800999c:	6020      	str	r0, [r4, #0]
 800999e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099a2:	81a3      	strh	r3, [r4, #12]
 80099a4:	9b01      	ldr	r3, [sp, #4]
 80099a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80099aa:	b15b      	cbz	r3, 80099c4 <__smakebuf_r+0x70>
 80099ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80099b0:	4630      	mov	r0, r6
 80099b2:	f000 f81d 	bl	80099f0 <_isatty_r>
 80099b6:	b128      	cbz	r0, 80099c4 <__smakebuf_r+0x70>
 80099b8:	89a3      	ldrh	r3, [r4, #12]
 80099ba:	f023 0303 	bic.w	r3, r3, #3
 80099be:	f043 0301 	orr.w	r3, r3, #1
 80099c2:	81a3      	strh	r3, [r4, #12]
 80099c4:	89a3      	ldrh	r3, [r4, #12]
 80099c6:	431d      	orrs	r5, r3
 80099c8:	81a5      	strh	r5, [r4, #12]
 80099ca:	e7cf      	b.n	800996c <__smakebuf_r+0x18>

080099cc <_fstat_r>:
 80099cc:	b538      	push	{r3, r4, r5, lr}
 80099ce:	4d07      	ldr	r5, [pc, #28]	@ (80099ec <_fstat_r+0x20>)
 80099d0:	2300      	movs	r3, #0
 80099d2:	4604      	mov	r4, r0
 80099d4:	4608      	mov	r0, r1
 80099d6:	4611      	mov	r1, r2
 80099d8:	602b      	str	r3, [r5, #0]
 80099da:	f7f8 f98f 	bl	8001cfc <_fstat>
 80099de:	1c43      	adds	r3, r0, #1
 80099e0:	d102      	bne.n	80099e8 <_fstat_r+0x1c>
 80099e2:	682b      	ldr	r3, [r5, #0]
 80099e4:	b103      	cbz	r3, 80099e8 <_fstat_r+0x1c>
 80099e6:	6023      	str	r3, [r4, #0]
 80099e8:	bd38      	pop	{r3, r4, r5, pc}
 80099ea:	bf00      	nop
 80099ec:	20000f7c 	.word	0x20000f7c

080099f0 <_isatty_r>:
 80099f0:	b538      	push	{r3, r4, r5, lr}
 80099f2:	4d06      	ldr	r5, [pc, #24]	@ (8009a0c <_isatty_r+0x1c>)
 80099f4:	2300      	movs	r3, #0
 80099f6:	4604      	mov	r4, r0
 80099f8:	4608      	mov	r0, r1
 80099fa:	602b      	str	r3, [r5, #0]
 80099fc:	f7f8 f98e 	bl	8001d1c <_isatty>
 8009a00:	1c43      	adds	r3, r0, #1
 8009a02:	d102      	bne.n	8009a0a <_isatty_r+0x1a>
 8009a04:	682b      	ldr	r3, [r5, #0]
 8009a06:	b103      	cbz	r3, 8009a0a <_isatty_r+0x1a>
 8009a08:	6023      	str	r3, [r4, #0]
 8009a0a:	bd38      	pop	{r3, r4, r5, pc}
 8009a0c:	20000f7c 	.word	0x20000f7c

08009a10 <cosf>:
 8009a10:	ee10 3a10 	vmov	r3, s0
 8009a14:	b507      	push	{r0, r1, r2, lr}
 8009a16:	4a1e      	ldr	r2, [pc, #120]	@ (8009a90 <cosf+0x80>)
 8009a18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	d806      	bhi.n	8009a2e <cosf+0x1e>
 8009a20:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8009a94 <cosf+0x84>
 8009a24:	b003      	add	sp, #12
 8009a26:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a2a:	f000 b8d1 	b.w	8009bd0 <__kernel_cosf>
 8009a2e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009a32:	d304      	bcc.n	8009a3e <cosf+0x2e>
 8009a34:	ee30 0a40 	vsub.f32	s0, s0, s0
 8009a38:	b003      	add	sp, #12
 8009a3a:	f85d fb04 	ldr.w	pc, [sp], #4
 8009a3e:	4668      	mov	r0, sp
 8009a40:	f000 f966 	bl	8009d10 <__ieee754_rem_pio2f>
 8009a44:	f000 0003 	and.w	r0, r0, #3
 8009a48:	2801      	cmp	r0, #1
 8009a4a:	d009      	beq.n	8009a60 <cosf+0x50>
 8009a4c:	2802      	cmp	r0, #2
 8009a4e:	d010      	beq.n	8009a72 <cosf+0x62>
 8009a50:	b9b0      	cbnz	r0, 8009a80 <cosf+0x70>
 8009a52:	eddd 0a01 	vldr	s1, [sp, #4]
 8009a56:	ed9d 0a00 	vldr	s0, [sp]
 8009a5a:	f000 f8b9 	bl	8009bd0 <__kernel_cosf>
 8009a5e:	e7eb      	b.n	8009a38 <cosf+0x28>
 8009a60:	eddd 0a01 	vldr	s1, [sp, #4]
 8009a64:	ed9d 0a00 	vldr	s0, [sp]
 8009a68:	f000 f90a 	bl	8009c80 <__kernel_sinf>
 8009a6c:	eeb1 0a40 	vneg.f32	s0, s0
 8009a70:	e7e2      	b.n	8009a38 <cosf+0x28>
 8009a72:	eddd 0a01 	vldr	s1, [sp, #4]
 8009a76:	ed9d 0a00 	vldr	s0, [sp]
 8009a7a:	f000 f8a9 	bl	8009bd0 <__kernel_cosf>
 8009a7e:	e7f5      	b.n	8009a6c <cosf+0x5c>
 8009a80:	eddd 0a01 	vldr	s1, [sp, #4]
 8009a84:	ed9d 0a00 	vldr	s0, [sp]
 8009a88:	2001      	movs	r0, #1
 8009a8a:	f000 f8f9 	bl	8009c80 <__kernel_sinf>
 8009a8e:	e7d3      	b.n	8009a38 <cosf+0x28>
 8009a90:	3f490fd8 	.word	0x3f490fd8
 8009a94:	00000000 	.word	0x00000000

08009a98 <sinf>:
 8009a98:	ee10 3a10 	vmov	r3, s0
 8009a9c:	b507      	push	{r0, r1, r2, lr}
 8009a9e:	4a1f      	ldr	r2, [pc, #124]	@ (8009b1c <sinf+0x84>)
 8009aa0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d807      	bhi.n	8009ab8 <sinf+0x20>
 8009aa8:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8009b20 <sinf+0x88>
 8009aac:	2000      	movs	r0, #0
 8009aae:	b003      	add	sp, #12
 8009ab0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ab4:	f000 b8e4 	b.w	8009c80 <__kernel_sinf>
 8009ab8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009abc:	d304      	bcc.n	8009ac8 <sinf+0x30>
 8009abe:	ee30 0a40 	vsub.f32	s0, s0, s0
 8009ac2:	b003      	add	sp, #12
 8009ac4:	f85d fb04 	ldr.w	pc, [sp], #4
 8009ac8:	4668      	mov	r0, sp
 8009aca:	f000 f921 	bl	8009d10 <__ieee754_rem_pio2f>
 8009ace:	f000 0003 	and.w	r0, r0, #3
 8009ad2:	2801      	cmp	r0, #1
 8009ad4:	d00a      	beq.n	8009aec <sinf+0x54>
 8009ad6:	2802      	cmp	r0, #2
 8009ad8:	d00f      	beq.n	8009afa <sinf+0x62>
 8009ada:	b9c0      	cbnz	r0, 8009b0e <sinf+0x76>
 8009adc:	eddd 0a01 	vldr	s1, [sp, #4]
 8009ae0:	ed9d 0a00 	vldr	s0, [sp]
 8009ae4:	2001      	movs	r0, #1
 8009ae6:	f000 f8cb 	bl	8009c80 <__kernel_sinf>
 8009aea:	e7ea      	b.n	8009ac2 <sinf+0x2a>
 8009aec:	eddd 0a01 	vldr	s1, [sp, #4]
 8009af0:	ed9d 0a00 	vldr	s0, [sp]
 8009af4:	f000 f86c 	bl	8009bd0 <__kernel_cosf>
 8009af8:	e7e3      	b.n	8009ac2 <sinf+0x2a>
 8009afa:	eddd 0a01 	vldr	s1, [sp, #4]
 8009afe:	ed9d 0a00 	vldr	s0, [sp]
 8009b02:	2001      	movs	r0, #1
 8009b04:	f000 f8bc 	bl	8009c80 <__kernel_sinf>
 8009b08:	eeb1 0a40 	vneg.f32	s0, s0
 8009b0c:	e7d9      	b.n	8009ac2 <sinf+0x2a>
 8009b0e:	eddd 0a01 	vldr	s1, [sp, #4]
 8009b12:	ed9d 0a00 	vldr	s0, [sp]
 8009b16:	f000 f85b 	bl	8009bd0 <__kernel_cosf>
 8009b1a:	e7f5      	b.n	8009b08 <sinf+0x70>
 8009b1c:	3f490fd8 	.word	0x3f490fd8
 8009b20:	00000000 	.word	0x00000000

08009b24 <fmaxf>:
 8009b24:	b508      	push	{r3, lr}
 8009b26:	ed2d 8b02 	vpush	{d8}
 8009b2a:	eeb0 8a40 	vmov.f32	s16, s0
 8009b2e:	eef0 8a60 	vmov.f32	s17, s1
 8009b32:	f000 f831 	bl	8009b98 <__fpclassifyf>
 8009b36:	b930      	cbnz	r0, 8009b46 <fmaxf+0x22>
 8009b38:	eeb0 8a68 	vmov.f32	s16, s17
 8009b3c:	eeb0 0a48 	vmov.f32	s0, s16
 8009b40:	ecbd 8b02 	vpop	{d8}
 8009b44:	bd08      	pop	{r3, pc}
 8009b46:	eeb0 0a68 	vmov.f32	s0, s17
 8009b4a:	f000 f825 	bl	8009b98 <__fpclassifyf>
 8009b4e:	2800      	cmp	r0, #0
 8009b50:	d0f4      	beq.n	8009b3c <fmaxf+0x18>
 8009b52:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b5a:	dded      	ble.n	8009b38 <fmaxf+0x14>
 8009b5c:	e7ee      	b.n	8009b3c <fmaxf+0x18>

08009b5e <fminf>:
 8009b5e:	b508      	push	{r3, lr}
 8009b60:	ed2d 8b02 	vpush	{d8}
 8009b64:	eeb0 8a40 	vmov.f32	s16, s0
 8009b68:	eef0 8a60 	vmov.f32	s17, s1
 8009b6c:	f000 f814 	bl	8009b98 <__fpclassifyf>
 8009b70:	b930      	cbnz	r0, 8009b80 <fminf+0x22>
 8009b72:	eeb0 8a68 	vmov.f32	s16, s17
 8009b76:	eeb0 0a48 	vmov.f32	s0, s16
 8009b7a:	ecbd 8b02 	vpop	{d8}
 8009b7e:	bd08      	pop	{r3, pc}
 8009b80:	eeb0 0a68 	vmov.f32	s0, s17
 8009b84:	f000 f808 	bl	8009b98 <__fpclassifyf>
 8009b88:	2800      	cmp	r0, #0
 8009b8a:	d0f4      	beq.n	8009b76 <fminf+0x18>
 8009b8c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009b90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b94:	d5ed      	bpl.n	8009b72 <fminf+0x14>
 8009b96:	e7ee      	b.n	8009b76 <fminf+0x18>

08009b98 <__fpclassifyf>:
 8009b98:	ee10 3a10 	vmov	r3, s0
 8009b9c:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8009ba0:	d00d      	beq.n	8009bbe <__fpclassifyf+0x26>
 8009ba2:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8009ba6:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8009baa:	d30a      	bcc.n	8009bc2 <__fpclassifyf+0x2a>
 8009bac:	4b07      	ldr	r3, [pc, #28]	@ (8009bcc <__fpclassifyf+0x34>)
 8009bae:	1e42      	subs	r2, r0, #1
 8009bb0:	429a      	cmp	r2, r3
 8009bb2:	d908      	bls.n	8009bc6 <__fpclassifyf+0x2e>
 8009bb4:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8009bb8:	4258      	negs	r0, r3
 8009bba:	4158      	adcs	r0, r3
 8009bbc:	4770      	bx	lr
 8009bbe:	2002      	movs	r0, #2
 8009bc0:	4770      	bx	lr
 8009bc2:	2004      	movs	r0, #4
 8009bc4:	4770      	bx	lr
 8009bc6:	2003      	movs	r0, #3
 8009bc8:	4770      	bx	lr
 8009bca:	bf00      	nop
 8009bcc:	007ffffe 	.word	0x007ffffe

08009bd0 <__kernel_cosf>:
 8009bd0:	ee10 3a10 	vmov	r3, s0
 8009bd4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009bd8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8009bdc:	eef0 6a40 	vmov.f32	s13, s0
 8009be0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8009be4:	d204      	bcs.n	8009bf0 <__kernel_cosf+0x20>
 8009be6:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8009bea:	ee17 2a90 	vmov	r2, s15
 8009bee:	b342      	cbz	r2, 8009c42 <__kernel_cosf+0x72>
 8009bf0:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8009bf4:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8009c60 <__kernel_cosf+0x90>
 8009bf8:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8009c64 <__kernel_cosf+0x94>
 8009bfc:	4a1a      	ldr	r2, [pc, #104]	@ (8009c68 <__kernel_cosf+0x98>)
 8009bfe:	eea7 6a27 	vfma.f32	s12, s14, s15
 8009c02:	4293      	cmp	r3, r2
 8009c04:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8009c6c <__kernel_cosf+0x9c>
 8009c08:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009c0c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8009c70 <__kernel_cosf+0xa0>
 8009c10:	eea7 6a87 	vfma.f32	s12, s15, s14
 8009c14:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8009c74 <__kernel_cosf+0xa4>
 8009c18:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009c1c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8009c78 <__kernel_cosf+0xa8>
 8009c20:	eea7 6a87 	vfma.f32	s12, s15, s14
 8009c24:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8009c28:	ee26 6a07 	vmul.f32	s12, s12, s14
 8009c2c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8009c30:	eee7 0a06 	vfma.f32	s1, s14, s12
 8009c34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c38:	d804      	bhi.n	8009c44 <__kernel_cosf+0x74>
 8009c3a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8009c3e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009c42:	4770      	bx	lr
 8009c44:	4a0d      	ldr	r2, [pc, #52]	@ (8009c7c <__kernel_cosf+0xac>)
 8009c46:	4293      	cmp	r3, r2
 8009c48:	bf9a      	itte	ls
 8009c4a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8009c4e:	ee07 3a10 	vmovls	s14, r3
 8009c52:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8009c56:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009c5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009c5e:	e7ec      	b.n	8009c3a <__kernel_cosf+0x6a>
 8009c60:	ad47d74e 	.word	0xad47d74e
 8009c64:	310f74f6 	.word	0x310f74f6
 8009c68:	3e999999 	.word	0x3e999999
 8009c6c:	b493f27c 	.word	0xb493f27c
 8009c70:	37d00d01 	.word	0x37d00d01
 8009c74:	bab60b61 	.word	0xbab60b61
 8009c78:	3d2aaaab 	.word	0x3d2aaaab
 8009c7c:	3f480000 	.word	0x3f480000

08009c80 <__kernel_sinf>:
 8009c80:	ee10 3a10 	vmov	r3, s0
 8009c84:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009c88:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8009c8c:	d204      	bcs.n	8009c98 <__kernel_sinf+0x18>
 8009c8e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8009c92:	ee17 3a90 	vmov	r3, s15
 8009c96:	b35b      	cbz	r3, 8009cf0 <__kernel_sinf+0x70>
 8009c98:	ee20 7a00 	vmul.f32	s14, s0, s0
 8009c9c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8009cf4 <__kernel_sinf+0x74>
 8009ca0:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8009cf8 <__kernel_sinf+0x78>
 8009ca4:	eea7 6a27 	vfma.f32	s12, s14, s15
 8009ca8:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8009cfc <__kernel_sinf+0x7c>
 8009cac:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009cb0:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8009d00 <__kernel_sinf+0x80>
 8009cb4:	eea7 6a87 	vfma.f32	s12, s15, s14
 8009cb8:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8009d04 <__kernel_sinf+0x84>
 8009cbc:	ee60 6a07 	vmul.f32	s13, s0, s14
 8009cc0:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009cc4:	b930      	cbnz	r0, 8009cd4 <__kernel_sinf+0x54>
 8009cc6:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8009d08 <__kernel_sinf+0x88>
 8009cca:	eea7 6a27 	vfma.f32	s12, s14, s15
 8009cce:	eea6 0a26 	vfma.f32	s0, s12, s13
 8009cd2:	4770      	bx	lr
 8009cd4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8009cd8:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8009cdc:	eee0 7a86 	vfma.f32	s15, s1, s12
 8009ce0:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8009ce4:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8009d0c <__kernel_sinf+0x8c>
 8009ce8:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8009cec:	ee30 0a60 	vsub.f32	s0, s0, s1
 8009cf0:	4770      	bx	lr
 8009cf2:	bf00      	nop
 8009cf4:	2f2ec9d3 	.word	0x2f2ec9d3
 8009cf8:	b2d72f34 	.word	0xb2d72f34
 8009cfc:	3638ef1b 	.word	0x3638ef1b
 8009d00:	b9500d01 	.word	0xb9500d01
 8009d04:	3c088889 	.word	0x3c088889
 8009d08:	be2aaaab 	.word	0xbe2aaaab
 8009d0c:	3e2aaaab 	.word	0x3e2aaaab

08009d10 <__ieee754_rem_pio2f>:
 8009d10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d12:	ee10 6a10 	vmov	r6, s0
 8009d16:	4b88      	ldr	r3, [pc, #544]	@ (8009f38 <__ieee754_rem_pio2f+0x228>)
 8009d18:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8009d1c:	429d      	cmp	r5, r3
 8009d1e:	b087      	sub	sp, #28
 8009d20:	4604      	mov	r4, r0
 8009d22:	d805      	bhi.n	8009d30 <__ieee754_rem_pio2f+0x20>
 8009d24:	2300      	movs	r3, #0
 8009d26:	ed80 0a00 	vstr	s0, [r0]
 8009d2a:	6043      	str	r3, [r0, #4]
 8009d2c:	2000      	movs	r0, #0
 8009d2e:	e022      	b.n	8009d76 <__ieee754_rem_pio2f+0x66>
 8009d30:	4b82      	ldr	r3, [pc, #520]	@ (8009f3c <__ieee754_rem_pio2f+0x22c>)
 8009d32:	429d      	cmp	r5, r3
 8009d34:	d83a      	bhi.n	8009dac <__ieee754_rem_pio2f+0x9c>
 8009d36:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8009d3a:	2e00      	cmp	r6, #0
 8009d3c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8009f40 <__ieee754_rem_pio2f+0x230>
 8009d40:	4a80      	ldr	r2, [pc, #512]	@ (8009f44 <__ieee754_rem_pio2f+0x234>)
 8009d42:	f023 030f 	bic.w	r3, r3, #15
 8009d46:	dd18      	ble.n	8009d7a <__ieee754_rem_pio2f+0x6a>
 8009d48:	4293      	cmp	r3, r2
 8009d4a:	ee70 7a47 	vsub.f32	s15, s0, s14
 8009d4e:	bf09      	itett	eq
 8009d50:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8009f48 <__ieee754_rem_pio2f+0x238>
 8009d54:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8009f4c <__ieee754_rem_pio2f+0x23c>
 8009d58:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8009f50 <__ieee754_rem_pio2f+0x240>
 8009d5c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8009d60:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8009d64:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009d68:	ed80 7a00 	vstr	s14, [r0]
 8009d6c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009d70:	edc0 7a01 	vstr	s15, [r0, #4]
 8009d74:	2001      	movs	r0, #1
 8009d76:	b007      	add	sp, #28
 8009d78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	ee70 7a07 	vadd.f32	s15, s0, s14
 8009d80:	bf09      	itett	eq
 8009d82:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8009f48 <__ieee754_rem_pio2f+0x238>
 8009d86:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8009f4c <__ieee754_rem_pio2f+0x23c>
 8009d8a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8009f50 <__ieee754_rem_pio2f+0x240>
 8009d8e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8009d92:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009d96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009d9a:	ed80 7a00 	vstr	s14, [r0]
 8009d9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009da2:	edc0 7a01 	vstr	s15, [r0, #4]
 8009da6:	f04f 30ff 	mov.w	r0, #4294967295
 8009daa:	e7e4      	b.n	8009d76 <__ieee754_rem_pio2f+0x66>
 8009dac:	4b69      	ldr	r3, [pc, #420]	@ (8009f54 <__ieee754_rem_pio2f+0x244>)
 8009dae:	429d      	cmp	r5, r3
 8009db0:	d873      	bhi.n	8009e9a <__ieee754_rem_pio2f+0x18a>
 8009db2:	f000 f8dd 	bl	8009f70 <fabsf>
 8009db6:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8009f58 <__ieee754_rem_pio2f+0x248>
 8009dba:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8009dbe:	eee0 7a07 	vfma.f32	s15, s0, s14
 8009dc2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009dc6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009dca:	ee17 0a90 	vmov	r0, s15
 8009dce:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8009f40 <__ieee754_rem_pio2f+0x230>
 8009dd2:	eea7 0a67 	vfms.f32	s0, s14, s15
 8009dd6:	281f      	cmp	r0, #31
 8009dd8:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8009f4c <__ieee754_rem_pio2f+0x23c>
 8009ddc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009de0:	eeb1 6a47 	vneg.f32	s12, s14
 8009de4:	ee70 6a67 	vsub.f32	s13, s0, s15
 8009de8:	ee16 1a90 	vmov	r1, s13
 8009dec:	dc09      	bgt.n	8009e02 <__ieee754_rem_pio2f+0xf2>
 8009dee:	4a5b      	ldr	r2, [pc, #364]	@ (8009f5c <__ieee754_rem_pio2f+0x24c>)
 8009df0:	1e47      	subs	r7, r0, #1
 8009df2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8009df6:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8009dfa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8009dfe:	4293      	cmp	r3, r2
 8009e00:	d107      	bne.n	8009e12 <__ieee754_rem_pio2f+0x102>
 8009e02:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8009e06:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8009e0a:	2a08      	cmp	r2, #8
 8009e0c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8009e10:	dc14      	bgt.n	8009e3c <__ieee754_rem_pio2f+0x12c>
 8009e12:	6021      	str	r1, [r4, #0]
 8009e14:	ed94 7a00 	vldr	s14, [r4]
 8009e18:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009e1c:	2e00      	cmp	r6, #0
 8009e1e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009e22:	ed84 0a01 	vstr	s0, [r4, #4]
 8009e26:	daa6      	bge.n	8009d76 <__ieee754_rem_pio2f+0x66>
 8009e28:	eeb1 7a47 	vneg.f32	s14, s14
 8009e2c:	eeb1 0a40 	vneg.f32	s0, s0
 8009e30:	ed84 7a00 	vstr	s14, [r4]
 8009e34:	ed84 0a01 	vstr	s0, [r4, #4]
 8009e38:	4240      	negs	r0, r0
 8009e3a:	e79c      	b.n	8009d76 <__ieee754_rem_pio2f+0x66>
 8009e3c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8009f48 <__ieee754_rem_pio2f+0x238>
 8009e40:	eef0 6a40 	vmov.f32	s13, s0
 8009e44:	eee6 6a25 	vfma.f32	s13, s12, s11
 8009e48:	ee70 7a66 	vsub.f32	s15, s0, s13
 8009e4c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8009e50:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8009f50 <__ieee754_rem_pio2f+0x240>
 8009e54:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8009e58:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8009e5c:	ee15 2a90 	vmov	r2, s11
 8009e60:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8009e64:	1a5b      	subs	r3, r3, r1
 8009e66:	2b19      	cmp	r3, #25
 8009e68:	dc04      	bgt.n	8009e74 <__ieee754_rem_pio2f+0x164>
 8009e6a:	edc4 5a00 	vstr	s11, [r4]
 8009e6e:	eeb0 0a66 	vmov.f32	s0, s13
 8009e72:	e7cf      	b.n	8009e14 <__ieee754_rem_pio2f+0x104>
 8009e74:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8009f60 <__ieee754_rem_pio2f+0x250>
 8009e78:	eeb0 0a66 	vmov.f32	s0, s13
 8009e7c:	eea6 0a25 	vfma.f32	s0, s12, s11
 8009e80:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8009e84:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8009f64 <__ieee754_rem_pio2f+0x254>
 8009e88:	eee6 7a25 	vfma.f32	s15, s12, s11
 8009e8c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8009e90:	ee30 7a67 	vsub.f32	s14, s0, s15
 8009e94:	ed84 7a00 	vstr	s14, [r4]
 8009e98:	e7bc      	b.n	8009e14 <__ieee754_rem_pio2f+0x104>
 8009e9a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8009e9e:	d306      	bcc.n	8009eae <__ieee754_rem_pio2f+0x19e>
 8009ea0:	ee70 7a40 	vsub.f32	s15, s0, s0
 8009ea4:	edc0 7a01 	vstr	s15, [r0, #4]
 8009ea8:	edc0 7a00 	vstr	s15, [r0]
 8009eac:	e73e      	b.n	8009d2c <__ieee754_rem_pio2f+0x1c>
 8009eae:	15ea      	asrs	r2, r5, #23
 8009eb0:	3a86      	subs	r2, #134	@ 0x86
 8009eb2:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8009eb6:	ee07 3a90 	vmov	s15, r3
 8009eba:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8009ebe:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8009f68 <__ieee754_rem_pio2f+0x258>
 8009ec2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009ec6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009eca:	ed8d 7a03 	vstr	s14, [sp, #12]
 8009ece:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8009ed2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8009ed6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009eda:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009ede:	ed8d 7a04 	vstr	s14, [sp, #16]
 8009ee2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8009ee6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009eea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009eee:	edcd 7a05 	vstr	s15, [sp, #20]
 8009ef2:	d11e      	bne.n	8009f32 <__ieee754_rem_pio2f+0x222>
 8009ef4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8009ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009efc:	bf0c      	ite	eq
 8009efe:	2301      	moveq	r3, #1
 8009f00:	2302      	movne	r3, #2
 8009f02:	491a      	ldr	r1, [pc, #104]	@ (8009f6c <__ieee754_rem_pio2f+0x25c>)
 8009f04:	9101      	str	r1, [sp, #4]
 8009f06:	2102      	movs	r1, #2
 8009f08:	9100      	str	r1, [sp, #0]
 8009f0a:	a803      	add	r0, sp, #12
 8009f0c:	4621      	mov	r1, r4
 8009f0e:	f000 f837 	bl	8009f80 <__kernel_rem_pio2f>
 8009f12:	2e00      	cmp	r6, #0
 8009f14:	f6bf af2f 	bge.w	8009d76 <__ieee754_rem_pio2f+0x66>
 8009f18:	edd4 7a00 	vldr	s15, [r4]
 8009f1c:	eef1 7a67 	vneg.f32	s15, s15
 8009f20:	edc4 7a00 	vstr	s15, [r4]
 8009f24:	edd4 7a01 	vldr	s15, [r4, #4]
 8009f28:	eef1 7a67 	vneg.f32	s15, s15
 8009f2c:	edc4 7a01 	vstr	s15, [r4, #4]
 8009f30:	e782      	b.n	8009e38 <__ieee754_rem_pio2f+0x128>
 8009f32:	2303      	movs	r3, #3
 8009f34:	e7e5      	b.n	8009f02 <__ieee754_rem_pio2f+0x1f2>
 8009f36:	bf00      	nop
 8009f38:	3f490fd8 	.word	0x3f490fd8
 8009f3c:	4016cbe3 	.word	0x4016cbe3
 8009f40:	3fc90f80 	.word	0x3fc90f80
 8009f44:	3fc90fd0 	.word	0x3fc90fd0
 8009f48:	37354400 	.word	0x37354400
 8009f4c:	37354443 	.word	0x37354443
 8009f50:	2e85a308 	.word	0x2e85a308
 8009f54:	43490f80 	.word	0x43490f80
 8009f58:	3f22f984 	.word	0x3f22f984
 8009f5c:	0800a9ac 	.word	0x0800a9ac
 8009f60:	2e85a300 	.word	0x2e85a300
 8009f64:	248d3132 	.word	0x248d3132
 8009f68:	43800000 	.word	0x43800000
 8009f6c:	0800aa2c 	.word	0x0800aa2c

08009f70 <fabsf>:
 8009f70:	ee10 3a10 	vmov	r3, s0
 8009f74:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009f78:	ee00 3a10 	vmov	s0, r3
 8009f7c:	4770      	bx	lr
	...

08009f80 <__kernel_rem_pio2f>:
 8009f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f84:	ed2d 8b04 	vpush	{d8-d9}
 8009f88:	b0d9      	sub	sp, #356	@ 0x164
 8009f8a:	4690      	mov	r8, r2
 8009f8c:	9001      	str	r0, [sp, #4]
 8009f8e:	4ab6      	ldr	r2, [pc, #728]	@ (800a268 <__kernel_rem_pio2f+0x2e8>)
 8009f90:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8009f92:	f118 0f04 	cmn.w	r8, #4
 8009f96:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8009f9a:	460f      	mov	r7, r1
 8009f9c:	f103 3bff 	add.w	fp, r3, #4294967295
 8009fa0:	db26      	blt.n	8009ff0 <__kernel_rem_pio2f+0x70>
 8009fa2:	f1b8 0203 	subs.w	r2, r8, #3
 8009fa6:	bf48      	it	mi
 8009fa8:	f108 0204 	addmi.w	r2, r8, #4
 8009fac:	10d2      	asrs	r2, r2, #3
 8009fae:	1c55      	adds	r5, r2, #1
 8009fb0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8009fb2:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800a278 <__kernel_rem_pio2f+0x2f8>
 8009fb6:	00e8      	lsls	r0, r5, #3
 8009fb8:	eba2 060b 	sub.w	r6, r2, fp
 8009fbc:	9002      	str	r0, [sp, #8]
 8009fbe:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8009fc2:	eb0a 0c0b 	add.w	ip, sl, fp
 8009fc6:	ac1c      	add	r4, sp, #112	@ 0x70
 8009fc8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8009fcc:	2000      	movs	r0, #0
 8009fce:	4560      	cmp	r0, ip
 8009fd0:	dd10      	ble.n	8009ff4 <__kernel_rem_pio2f+0x74>
 8009fd2:	a91c      	add	r1, sp, #112	@ 0x70
 8009fd4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8009fd8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8009fdc:	2600      	movs	r6, #0
 8009fde:	4556      	cmp	r6, sl
 8009fe0:	dc24      	bgt.n	800a02c <__kernel_rem_pio2f+0xac>
 8009fe2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009fe6:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800a278 <__kernel_rem_pio2f+0x2f8>
 8009fea:	4684      	mov	ip, r0
 8009fec:	2400      	movs	r4, #0
 8009fee:	e016      	b.n	800a01e <__kernel_rem_pio2f+0x9e>
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	e7dc      	b.n	8009fae <__kernel_rem_pio2f+0x2e>
 8009ff4:	42c6      	cmn	r6, r0
 8009ff6:	bf5d      	ittte	pl
 8009ff8:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8009ffc:	ee07 1a90 	vmovpl	s15, r1
 800a000:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800a004:	eef0 7a47 	vmovmi.f32	s15, s14
 800a008:	ece4 7a01 	vstmia	r4!, {s15}
 800a00c:	3001      	adds	r0, #1
 800a00e:	e7de      	b.n	8009fce <__kernel_rem_pio2f+0x4e>
 800a010:	ecfe 6a01 	vldmia	lr!, {s13}
 800a014:	ed3c 7a01 	vldmdb	ip!, {s14}
 800a018:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a01c:	3401      	adds	r4, #1
 800a01e:	455c      	cmp	r4, fp
 800a020:	ddf6      	ble.n	800a010 <__kernel_rem_pio2f+0x90>
 800a022:	ece9 7a01 	vstmia	r9!, {s15}
 800a026:	3601      	adds	r6, #1
 800a028:	3004      	adds	r0, #4
 800a02a:	e7d8      	b.n	8009fde <__kernel_rem_pio2f+0x5e>
 800a02c:	a908      	add	r1, sp, #32
 800a02e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a032:	9104      	str	r1, [sp, #16]
 800a034:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800a036:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800a274 <__kernel_rem_pio2f+0x2f4>
 800a03a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800a270 <__kernel_rem_pio2f+0x2f0>
 800a03e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800a042:	9203      	str	r2, [sp, #12]
 800a044:	4654      	mov	r4, sl
 800a046:	00a2      	lsls	r2, r4, #2
 800a048:	9205      	str	r2, [sp, #20]
 800a04a:	aa58      	add	r2, sp, #352	@ 0x160
 800a04c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800a050:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800a054:	a944      	add	r1, sp, #272	@ 0x110
 800a056:	aa08      	add	r2, sp, #32
 800a058:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800a05c:	4694      	mov	ip, r2
 800a05e:	4626      	mov	r6, r4
 800a060:	2e00      	cmp	r6, #0
 800a062:	dc4c      	bgt.n	800a0fe <__kernel_rem_pio2f+0x17e>
 800a064:	4628      	mov	r0, r5
 800a066:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a06a:	f000 f9f1 	bl	800a450 <scalbnf>
 800a06e:	eeb0 8a40 	vmov.f32	s16, s0
 800a072:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800a076:	ee28 0a00 	vmul.f32	s0, s16, s0
 800a07a:	f000 fa4f 	bl	800a51c <floorf>
 800a07e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800a082:	eea0 8a67 	vfms.f32	s16, s0, s15
 800a086:	2d00      	cmp	r5, #0
 800a088:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a08c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800a090:	ee17 9a90 	vmov	r9, s15
 800a094:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a098:	ee38 8a67 	vsub.f32	s16, s16, s15
 800a09c:	dd41      	ble.n	800a122 <__kernel_rem_pio2f+0x1a2>
 800a09e:	f104 3cff 	add.w	ip, r4, #4294967295
 800a0a2:	a908      	add	r1, sp, #32
 800a0a4:	f1c5 0e08 	rsb	lr, r5, #8
 800a0a8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800a0ac:	fa46 f00e 	asr.w	r0, r6, lr
 800a0b0:	4481      	add	r9, r0
 800a0b2:	fa00 f00e 	lsl.w	r0, r0, lr
 800a0b6:	1a36      	subs	r6, r6, r0
 800a0b8:	f1c5 0007 	rsb	r0, r5, #7
 800a0bc:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800a0c0:	4106      	asrs	r6, r0
 800a0c2:	2e00      	cmp	r6, #0
 800a0c4:	dd3c      	ble.n	800a140 <__kernel_rem_pio2f+0x1c0>
 800a0c6:	f04f 0e00 	mov.w	lr, #0
 800a0ca:	f109 0901 	add.w	r9, r9, #1
 800a0ce:	4670      	mov	r0, lr
 800a0d0:	4574      	cmp	r4, lr
 800a0d2:	dc68      	bgt.n	800a1a6 <__kernel_rem_pio2f+0x226>
 800a0d4:	2d00      	cmp	r5, #0
 800a0d6:	dd03      	ble.n	800a0e0 <__kernel_rem_pio2f+0x160>
 800a0d8:	2d01      	cmp	r5, #1
 800a0da:	d074      	beq.n	800a1c6 <__kernel_rem_pio2f+0x246>
 800a0dc:	2d02      	cmp	r5, #2
 800a0de:	d07d      	beq.n	800a1dc <__kernel_rem_pio2f+0x25c>
 800a0e0:	2e02      	cmp	r6, #2
 800a0e2:	d12d      	bne.n	800a140 <__kernel_rem_pio2f+0x1c0>
 800a0e4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800a0e8:	ee30 8a48 	vsub.f32	s16, s0, s16
 800a0ec:	b340      	cbz	r0, 800a140 <__kernel_rem_pio2f+0x1c0>
 800a0ee:	4628      	mov	r0, r5
 800a0f0:	9306      	str	r3, [sp, #24]
 800a0f2:	f000 f9ad 	bl	800a450 <scalbnf>
 800a0f6:	9b06      	ldr	r3, [sp, #24]
 800a0f8:	ee38 8a40 	vsub.f32	s16, s16, s0
 800a0fc:	e020      	b.n	800a140 <__kernel_rem_pio2f+0x1c0>
 800a0fe:	ee60 7a28 	vmul.f32	s15, s0, s17
 800a102:	3e01      	subs	r6, #1
 800a104:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a108:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a10c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800a110:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a114:	ecac 0a01 	vstmia	ip!, {s0}
 800a118:	ed30 0a01 	vldmdb	r0!, {s0}
 800a11c:	ee37 0a80 	vadd.f32	s0, s15, s0
 800a120:	e79e      	b.n	800a060 <__kernel_rem_pio2f+0xe0>
 800a122:	d105      	bne.n	800a130 <__kernel_rem_pio2f+0x1b0>
 800a124:	1e60      	subs	r0, r4, #1
 800a126:	a908      	add	r1, sp, #32
 800a128:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800a12c:	11f6      	asrs	r6, r6, #7
 800a12e:	e7c8      	b.n	800a0c2 <__kernel_rem_pio2f+0x142>
 800a130:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800a134:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800a138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a13c:	da31      	bge.n	800a1a2 <__kernel_rem_pio2f+0x222>
 800a13e:	2600      	movs	r6, #0
 800a140:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800a144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a148:	f040 8098 	bne.w	800a27c <__kernel_rem_pio2f+0x2fc>
 800a14c:	1e60      	subs	r0, r4, #1
 800a14e:	2200      	movs	r2, #0
 800a150:	4550      	cmp	r0, sl
 800a152:	da4b      	bge.n	800a1ec <__kernel_rem_pio2f+0x26c>
 800a154:	2a00      	cmp	r2, #0
 800a156:	d065      	beq.n	800a224 <__kernel_rem_pio2f+0x2a4>
 800a158:	3c01      	subs	r4, #1
 800a15a:	ab08      	add	r3, sp, #32
 800a15c:	3d08      	subs	r5, #8
 800a15e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d0f8      	beq.n	800a158 <__kernel_rem_pio2f+0x1d8>
 800a166:	4628      	mov	r0, r5
 800a168:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800a16c:	f000 f970 	bl	800a450 <scalbnf>
 800a170:	1c63      	adds	r3, r4, #1
 800a172:	aa44      	add	r2, sp, #272	@ 0x110
 800a174:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800a274 <__kernel_rem_pio2f+0x2f4>
 800a178:	0099      	lsls	r1, r3, #2
 800a17a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800a17e:	4623      	mov	r3, r4
 800a180:	2b00      	cmp	r3, #0
 800a182:	f280 80a9 	bge.w	800a2d8 <__kernel_rem_pio2f+0x358>
 800a186:	4623      	mov	r3, r4
 800a188:	2b00      	cmp	r3, #0
 800a18a:	f2c0 80c7 	blt.w	800a31c <__kernel_rem_pio2f+0x39c>
 800a18e:	aa44      	add	r2, sp, #272	@ 0x110
 800a190:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800a194:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800a26c <__kernel_rem_pio2f+0x2ec>
 800a198:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800a278 <__kernel_rem_pio2f+0x2f8>
 800a19c:	2000      	movs	r0, #0
 800a19e:	1ae2      	subs	r2, r4, r3
 800a1a0:	e0b1      	b.n	800a306 <__kernel_rem_pio2f+0x386>
 800a1a2:	2602      	movs	r6, #2
 800a1a4:	e78f      	b.n	800a0c6 <__kernel_rem_pio2f+0x146>
 800a1a6:	f852 1b04 	ldr.w	r1, [r2], #4
 800a1aa:	b948      	cbnz	r0, 800a1c0 <__kernel_rem_pio2f+0x240>
 800a1ac:	b121      	cbz	r1, 800a1b8 <__kernel_rem_pio2f+0x238>
 800a1ae:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800a1b2:	f842 1c04 	str.w	r1, [r2, #-4]
 800a1b6:	2101      	movs	r1, #1
 800a1b8:	f10e 0e01 	add.w	lr, lr, #1
 800a1bc:	4608      	mov	r0, r1
 800a1be:	e787      	b.n	800a0d0 <__kernel_rem_pio2f+0x150>
 800a1c0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800a1c4:	e7f5      	b.n	800a1b2 <__kernel_rem_pio2f+0x232>
 800a1c6:	f104 3cff 	add.w	ip, r4, #4294967295
 800a1ca:	aa08      	add	r2, sp, #32
 800a1cc:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800a1d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a1d4:	a908      	add	r1, sp, #32
 800a1d6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800a1da:	e781      	b.n	800a0e0 <__kernel_rem_pio2f+0x160>
 800a1dc:	f104 3cff 	add.w	ip, r4, #4294967295
 800a1e0:	aa08      	add	r2, sp, #32
 800a1e2:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800a1e6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800a1ea:	e7f3      	b.n	800a1d4 <__kernel_rem_pio2f+0x254>
 800a1ec:	a908      	add	r1, sp, #32
 800a1ee:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800a1f2:	3801      	subs	r0, #1
 800a1f4:	430a      	orrs	r2, r1
 800a1f6:	e7ab      	b.n	800a150 <__kernel_rem_pio2f+0x1d0>
 800a1f8:	3201      	adds	r2, #1
 800a1fa:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800a1fe:	2e00      	cmp	r6, #0
 800a200:	d0fa      	beq.n	800a1f8 <__kernel_rem_pio2f+0x278>
 800a202:	9905      	ldr	r1, [sp, #20]
 800a204:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800a208:	eb0d 0001 	add.w	r0, sp, r1
 800a20c:	18e6      	adds	r6, r4, r3
 800a20e:	a91c      	add	r1, sp, #112	@ 0x70
 800a210:	f104 0c01 	add.w	ip, r4, #1
 800a214:	384c      	subs	r0, #76	@ 0x4c
 800a216:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800a21a:	4422      	add	r2, r4
 800a21c:	4562      	cmp	r2, ip
 800a21e:	da04      	bge.n	800a22a <__kernel_rem_pio2f+0x2aa>
 800a220:	4614      	mov	r4, r2
 800a222:	e710      	b.n	800a046 <__kernel_rem_pio2f+0xc6>
 800a224:	9804      	ldr	r0, [sp, #16]
 800a226:	2201      	movs	r2, #1
 800a228:	e7e7      	b.n	800a1fa <__kernel_rem_pio2f+0x27a>
 800a22a:	9903      	ldr	r1, [sp, #12]
 800a22c:	f8dd e004 	ldr.w	lr, [sp, #4]
 800a230:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800a234:	9105      	str	r1, [sp, #20]
 800a236:	ee07 1a90 	vmov	s15, r1
 800a23a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a23e:	2400      	movs	r4, #0
 800a240:	ece6 7a01 	vstmia	r6!, {s15}
 800a244:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800a278 <__kernel_rem_pio2f+0x2f8>
 800a248:	46b1      	mov	r9, r6
 800a24a:	455c      	cmp	r4, fp
 800a24c:	dd04      	ble.n	800a258 <__kernel_rem_pio2f+0x2d8>
 800a24e:	ece0 7a01 	vstmia	r0!, {s15}
 800a252:	f10c 0c01 	add.w	ip, ip, #1
 800a256:	e7e1      	b.n	800a21c <__kernel_rem_pio2f+0x29c>
 800a258:	ecfe 6a01 	vldmia	lr!, {s13}
 800a25c:	ed39 7a01 	vldmdb	r9!, {s14}
 800a260:	3401      	adds	r4, #1
 800a262:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a266:	e7f0      	b.n	800a24a <__kernel_rem_pio2f+0x2ca>
 800a268:	0800ad70 	.word	0x0800ad70
 800a26c:	0800ad44 	.word	0x0800ad44
 800a270:	43800000 	.word	0x43800000
 800a274:	3b800000 	.word	0x3b800000
 800a278:	00000000 	.word	0x00000000
 800a27c:	9b02      	ldr	r3, [sp, #8]
 800a27e:	eeb0 0a48 	vmov.f32	s0, s16
 800a282:	eba3 0008 	sub.w	r0, r3, r8
 800a286:	f000 f8e3 	bl	800a450 <scalbnf>
 800a28a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800a270 <__kernel_rem_pio2f+0x2f0>
 800a28e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800a292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a296:	db19      	blt.n	800a2cc <__kernel_rem_pio2f+0x34c>
 800a298:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800a274 <__kernel_rem_pio2f+0x2f4>
 800a29c:	ee60 7a27 	vmul.f32	s15, s0, s15
 800a2a0:	aa08      	add	r2, sp, #32
 800a2a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a2a6:	3508      	adds	r5, #8
 800a2a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a2ac:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800a2b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a2b4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a2b8:	ee10 3a10 	vmov	r3, s0
 800a2bc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800a2c0:	ee17 3a90 	vmov	r3, s15
 800a2c4:	3401      	adds	r4, #1
 800a2c6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800a2ca:	e74c      	b.n	800a166 <__kernel_rem_pio2f+0x1e6>
 800a2cc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a2d0:	aa08      	add	r2, sp, #32
 800a2d2:	ee10 3a10 	vmov	r3, s0
 800a2d6:	e7f6      	b.n	800a2c6 <__kernel_rem_pio2f+0x346>
 800a2d8:	a808      	add	r0, sp, #32
 800a2da:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800a2de:	9001      	str	r0, [sp, #4]
 800a2e0:	ee07 0a90 	vmov	s15, r0
 800a2e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a2e8:	3b01      	subs	r3, #1
 800a2ea:	ee67 7a80 	vmul.f32	s15, s15, s0
 800a2ee:	ee20 0a07 	vmul.f32	s0, s0, s14
 800a2f2:	ed62 7a01 	vstmdb	r2!, {s15}
 800a2f6:	e743      	b.n	800a180 <__kernel_rem_pio2f+0x200>
 800a2f8:	ecfc 6a01 	vldmia	ip!, {s13}
 800a2fc:	ecb5 7a01 	vldmia	r5!, {s14}
 800a300:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a304:	3001      	adds	r0, #1
 800a306:	4550      	cmp	r0, sl
 800a308:	dc01      	bgt.n	800a30e <__kernel_rem_pio2f+0x38e>
 800a30a:	4290      	cmp	r0, r2
 800a30c:	ddf4      	ble.n	800a2f8 <__kernel_rem_pio2f+0x378>
 800a30e:	a858      	add	r0, sp, #352	@ 0x160
 800a310:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800a314:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800a318:	3b01      	subs	r3, #1
 800a31a:	e735      	b.n	800a188 <__kernel_rem_pio2f+0x208>
 800a31c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800a31e:	2b02      	cmp	r3, #2
 800a320:	dc09      	bgt.n	800a336 <__kernel_rem_pio2f+0x3b6>
 800a322:	2b00      	cmp	r3, #0
 800a324:	dc27      	bgt.n	800a376 <__kernel_rem_pio2f+0x3f6>
 800a326:	d040      	beq.n	800a3aa <__kernel_rem_pio2f+0x42a>
 800a328:	f009 0007 	and.w	r0, r9, #7
 800a32c:	b059      	add	sp, #356	@ 0x164
 800a32e:	ecbd 8b04 	vpop	{d8-d9}
 800a332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a336:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800a338:	2b03      	cmp	r3, #3
 800a33a:	d1f5      	bne.n	800a328 <__kernel_rem_pio2f+0x3a8>
 800a33c:	aa30      	add	r2, sp, #192	@ 0xc0
 800a33e:	1f0b      	subs	r3, r1, #4
 800a340:	4413      	add	r3, r2
 800a342:	461a      	mov	r2, r3
 800a344:	4620      	mov	r0, r4
 800a346:	2800      	cmp	r0, #0
 800a348:	dc50      	bgt.n	800a3ec <__kernel_rem_pio2f+0x46c>
 800a34a:	4622      	mov	r2, r4
 800a34c:	2a01      	cmp	r2, #1
 800a34e:	dc5d      	bgt.n	800a40c <__kernel_rem_pio2f+0x48c>
 800a350:	ab30      	add	r3, sp, #192	@ 0xc0
 800a352:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800a278 <__kernel_rem_pio2f+0x2f8>
 800a356:	440b      	add	r3, r1
 800a358:	2c01      	cmp	r4, #1
 800a35a:	dc67      	bgt.n	800a42c <__kernel_rem_pio2f+0x4ac>
 800a35c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800a360:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800a364:	2e00      	cmp	r6, #0
 800a366:	d167      	bne.n	800a438 <__kernel_rem_pio2f+0x4b8>
 800a368:	edc7 6a00 	vstr	s13, [r7]
 800a36c:	ed87 7a01 	vstr	s14, [r7, #4]
 800a370:	edc7 7a02 	vstr	s15, [r7, #8]
 800a374:	e7d8      	b.n	800a328 <__kernel_rem_pio2f+0x3a8>
 800a376:	ab30      	add	r3, sp, #192	@ 0xc0
 800a378:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800a278 <__kernel_rem_pio2f+0x2f8>
 800a37c:	440b      	add	r3, r1
 800a37e:	4622      	mov	r2, r4
 800a380:	2a00      	cmp	r2, #0
 800a382:	da24      	bge.n	800a3ce <__kernel_rem_pio2f+0x44e>
 800a384:	b34e      	cbz	r6, 800a3da <__kernel_rem_pio2f+0x45a>
 800a386:	eef1 7a47 	vneg.f32	s15, s14
 800a38a:	edc7 7a00 	vstr	s15, [r7]
 800a38e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800a392:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a396:	aa31      	add	r2, sp, #196	@ 0xc4
 800a398:	2301      	movs	r3, #1
 800a39a:	429c      	cmp	r4, r3
 800a39c:	da20      	bge.n	800a3e0 <__kernel_rem_pio2f+0x460>
 800a39e:	b10e      	cbz	r6, 800a3a4 <__kernel_rem_pio2f+0x424>
 800a3a0:	eef1 7a67 	vneg.f32	s15, s15
 800a3a4:	edc7 7a01 	vstr	s15, [r7, #4]
 800a3a8:	e7be      	b.n	800a328 <__kernel_rem_pio2f+0x3a8>
 800a3aa:	ab30      	add	r3, sp, #192	@ 0xc0
 800a3ac:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800a278 <__kernel_rem_pio2f+0x2f8>
 800a3b0:	440b      	add	r3, r1
 800a3b2:	2c00      	cmp	r4, #0
 800a3b4:	da05      	bge.n	800a3c2 <__kernel_rem_pio2f+0x442>
 800a3b6:	b10e      	cbz	r6, 800a3bc <__kernel_rem_pio2f+0x43c>
 800a3b8:	eef1 7a67 	vneg.f32	s15, s15
 800a3bc:	edc7 7a00 	vstr	s15, [r7]
 800a3c0:	e7b2      	b.n	800a328 <__kernel_rem_pio2f+0x3a8>
 800a3c2:	ed33 7a01 	vldmdb	r3!, {s14}
 800a3c6:	3c01      	subs	r4, #1
 800a3c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a3cc:	e7f1      	b.n	800a3b2 <__kernel_rem_pio2f+0x432>
 800a3ce:	ed73 7a01 	vldmdb	r3!, {s15}
 800a3d2:	3a01      	subs	r2, #1
 800a3d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a3d8:	e7d2      	b.n	800a380 <__kernel_rem_pio2f+0x400>
 800a3da:	eef0 7a47 	vmov.f32	s15, s14
 800a3de:	e7d4      	b.n	800a38a <__kernel_rem_pio2f+0x40a>
 800a3e0:	ecb2 7a01 	vldmia	r2!, {s14}
 800a3e4:	3301      	adds	r3, #1
 800a3e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a3ea:	e7d6      	b.n	800a39a <__kernel_rem_pio2f+0x41a>
 800a3ec:	ed72 7a01 	vldmdb	r2!, {s15}
 800a3f0:	edd2 6a01 	vldr	s13, [r2, #4]
 800a3f4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a3f8:	3801      	subs	r0, #1
 800a3fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a3fe:	ed82 7a00 	vstr	s14, [r2]
 800a402:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a406:	edc2 7a01 	vstr	s15, [r2, #4]
 800a40a:	e79c      	b.n	800a346 <__kernel_rem_pio2f+0x3c6>
 800a40c:	ed73 7a01 	vldmdb	r3!, {s15}
 800a410:	edd3 6a01 	vldr	s13, [r3, #4]
 800a414:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a418:	3a01      	subs	r2, #1
 800a41a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a41e:	ed83 7a00 	vstr	s14, [r3]
 800a422:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a426:	edc3 7a01 	vstr	s15, [r3, #4]
 800a42a:	e78f      	b.n	800a34c <__kernel_rem_pio2f+0x3cc>
 800a42c:	ed33 7a01 	vldmdb	r3!, {s14}
 800a430:	3c01      	subs	r4, #1
 800a432:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a436:	e78f      	b.n	800a358 <__kernel_rem_pio2f+0x3d8>
 800a438:	eef1 6a66 	vneg.f32	s13, s13
 800a43c:	eeb1 7a47 	vneg.f32	s14, s14
 800a440:	edc7 6a00 	vstr	s13, [r7]
 800a444:	ed87 7a01 	vstr	s14, [r7, #4]
 800a448:	eef1 7a67 	vneg.f32	s15, s15
 800a44c:	e790      	b.n	800a370 <__kernel_rem_pio2f+0x3f0>
 800a44e:	bf00      	nop

0800a450 <scalbnf>:
 800a450:	ee10 3a10 	vmov	r3, s0
 800a454:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800a458:	d02b      	beq.n	800a4b2 <scalbnf+0x62>
 800a45a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800a45e:	d302      	bcc.n	800a466 <scalbnf+0x16>
 800a460:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a464:	4770      	bx	lr
 800a466:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800a46a:	d123      	bne.n	800a4b4 <scalbnf+0x64>
 800a46c:	4b24      	ldr	r3, [pc, #144]	@ (800a500 <scalbnf+0xb0>)
 800a46e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800a504 <scalbnf+0xb4>
 800a472:	4298      	cmp	r0, r3
 800a474:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a478:	db17      	blt.n	800a4aa <scalbnf+0x5a>
 800a47a:	ee10 3a10 	vmov	r3, s0
 800a47e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a482:	3a19      	subs	r2, #25
 800a484:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800a488:	4288      	cmp	r0, r1
 800a48a:	dd15      	ble.n	800a4b8 <scalbnf+0x68>
 800a48c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800a508 <scalbnf+0xb8>
 800a490:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800a50c <scalbnf+0xbc>
 800a494:	ee10 3a10 	vmov	r3, s0
 800a498:	eeb0 7a67 	vmov.f32	s14, s15
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	bfb8      	it	lt
 800a4a0:	eef0 7a66 	vmovlt.f32	s15, s13
 800a4a4:	ee27 0a87 	vmul.f32	s0, s15, s14
 800a4a8:	4770      	bx	lr
 800a4aa:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800a510 <scalbnf+0xc0>
 800a4ae:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a4b2:	4770      	bx	lr
 800a4b4:	0dd2      	lsrs	r2, r2, #23
 800a4b6:	e7e5      	b.n	800a484 <scalbnf+0x34>
 800a4b8:	4410      	add	r0, r2
 800a4ba:	28fe      	cmp	r0, #254	@ 0xfe
 800a4bc:	dce6      	bgt.n	800a48c <scalbnf+0x3c>
 800a4be:	2800      	cmp	r0, #0
 800a4c0:	dd06      	ble.n	800a4d0 <scalbnf+0x80>
 800a4c2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800a4c6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800a4ca:	ee00 3a10 	vmov	s0, r3
 800a4ce:	4770      	bx	lr
 800a4d0:	f110 0f16 	cmn.w	r0, #22
 800a4d4:	da09      	bge.n	800a4ea <scalbnf+0x9a>
 800a4d6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800a510 <scalbnf+0xc0>
 800a4da:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800a514 <scalbnf+0xc4>
 800a4de:	ee10 3a10 	vmov	r3, s0
 800a4e2:	eeb0 7a67 	vmov.f32	s14, s15
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	e7d9      	b.n	800a49e <scalbnf+0x4e>
 800a4ea:	3019      	adds	r0, #25
 800a4ec:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800a4f0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800a4f4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800a518 <scalbnf+0xc8>
 800a4f8:	ee07 3a90 	vmov	s15, r3
 800a4fc:	e7d7      	b.n	800a4ae <scalbnf+0x5e>
 800a4fe:	bf00      	nop
 800a500:	ffff3cb0 	.word	0xffff3cb0
 800a504:	4c000000 	.word	0x4c000000
 800a508:	7149f2ca 	.word	0x7149f2ca
 800a50c:	f149f2ca 	.word	0xf149f2ca
 800a510:	0da24260 	.word	0x0da24260
 800a514:	8da24260 	.word	0x8da24260
 800a518:	33000000 	.word	0x33000000

0800a51c <floorf>:
 800a51c:	ee10 3a10 	vmov	r3, s0
 800a520:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a524:	3a7f      	subs	r2, #127	@ 0x7f
 800a526:	2a16      	cmp	r2, #22
 800a528:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a52c:	dc2b      	bgt.n	800a586 <floorf+0x6a>
 800a52e:	2a00      	cmp	r2, #0
 800a530:	da12      	bge.n	800a558 <floorf+0x3c>
 800a532:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800a598 <floorf+0x7c>
 800a536:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a53a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a53e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a542:	dd06      	ble.n	800a552 <floorf+0x36>
 800a544:	2b00      	cmp	r3, #0
 800a546:	da24      	bge.n	800a592 <floorf+0x76>
 800a548:	2900      	cmp	r1, #0
 800a54a:	4b14      	ldr	r3, [pc, #80]	@ (800a59c <floorf+0x80>)
 800a54c:	bf08      	it	eq
 800a54e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800a552:	ee00 3a10 	vmov	s0, r3
 800a556:	4770      	bx	lr
 800a558:	4911      	ldr	r1, [pc, #68]	@ (800a5a0 <floorf+0x84>)
 800a55a:	4111      	asrs	r1, r2
 800a55c:	420b      	tst	r3, r1
 800a55e:	d0fa      	beq.n	800a556 <floorf+0x3a>
 800a560:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800a598 <floorf+0x7c>
 800a564:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a568:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a56c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a570:	ddef      	ble.n	800a552 <floorf+0x36>
 800a572:	2b00      	cmp	r3, #0
 800a574:	bfbe      	ittt	lt
 800a576:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800a57a:	fa40 f202 	asrlt.w	r2, r0, r2
 800a57e:	189b      	addlt	r3, r3, r2
 800a580:	ea23 0301 	bic.w	r3, r3, r1
 800a584:	e7e5      	b.n	800a552 <floorf+0x36>
 800a586:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800a58a:	d3e4      	bcc.n	800a556 <floorf+0x3a>
 800a58c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a590:	4770      	bx	lr
 800a592:	2300      	movs	r3, #0
 800a594:	e7dd      	b.n	800a552 <floorf+0x36>
 800a596:	bf00      	nop
 800a598:	7149f2ca 	.word	0x7149f2ca
 800a59c:	bf800000 	.word	0xbf800000
 800a5a0:	007fffff 	.word	0x007fffff

0800a5a4 <_init>:
 800a5a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5a6:	bf00      	nop
 800a5a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5aa:	bc08      	pop	{r3}
 800a5ac:	469e      	mov	lr, r3
 800a5ae:	4770      	bx	lr

0800a5b0 <_fini>:
 800a5b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5b2:	bf00      	nop
 800a5b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5b6:	bc08      	pop	{r3}
 800a5b8:	469e      	mov	lr, r3
 800a5ba:	4770      	bx	lr
