// Seed: 697271017
module module_0;
  wire id_1;
  generate
    logic id_2 = 1'b0;
  endgenerate
  logic [1 : 1] id_3;
endmodule
module module_0 #(
    parameter id_1 = 32'd37
) (
    _id_1,
    id_2,
    id_3,
    module_1,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  module_0 modCall_1 ();
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  always @(-1) id_7[id_1 :-1] = -1 + 1;
endmodule
