(NP (NP (NP (JJ Last) (NN level) (NN cache)) (NP (NML (NN management) (CC and) (NN core)) (NN interconnection) (NN network) (NN play))) (NP (NP (JJ important) (NNS roles)) (PP (IN in) (NP (NN performance)))) (CC and) (NP (NP (NN power) (NN consumption)) (PP (IN in) (NP (NN multicore) (NN system)))) (. .))
(S (NP (JJ Large) (NML (NN scale) (NN chip)) (NN multicore)) (VP (VBZ uses) (S (NP (NN mesh) (NN interconnect)) (ADJP (RB widely) (JJ due) (PP (IN to) (NP (NP (NN scalability) (CC and) (NN simplicity)) (PP (IN of) (NP (DT the) (NML (NN mesh) (NN interconnection)) (NN design)))))))) (. .))
(S (SBAR (IN As) (S (NP (NN interconnection) (NN network)) (VP (VP (VBD occupied) (NP (JJ significant) (NN area))) (CC and) (VP (VBZ consumes) (NP (NP (JJ significant) (NN percent)) (PP (IN of) (NP (NN system) (NN power)))))))) (, ,) (NP (JJ bufferless) (NN network)) (VP (VBZ is) (NP (DT an) (ADJP (JJ appealing)) (NN alternative) (NN design) (S (VP (TO to) (VP (VB reduce) (NP (NML (NN power) (NN consumption) (CC and) (NN hardware)) (NN cost))))))) (. .))
(S (NP (PRP We)) (VP (VBP have) (VP (VBN designed) (CC and) (VBN implemented) (NP (NP (DT a) (NN simulator)) (PP (IN for) (NP (NP (NN simulation)) (PP (IN of) (NP (NP (VBN distributed) (NN cache) (NN management)) (PP (IN of) (NP (NML (JJ large) (NN chip)) (NN multicore)))))))) (SBAR (WHADVP (WRB where)) (S (NP (NNS cores)) (VP (VBP are) (VP (VBN connected) (S (VP (VBG using) (NP (JJ bufferless) (NN interconnection) (NN network)))))))))) (. .))
(S (ADVP (RB Also)) (, ,) (NP (PRP we)) (VP (VBP have) (VP (VBN redesigned) (CC and) (VBN implemented) (NP (NP (DT the) (PRP$ our) (NN simulator)) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (NP (NP (ADJP (NP (DT a) (NN GPU)) (JJ compatible)) (JJ parallel) (NN version)) (PP (IN of) (NP (DT the) (JJ same) (NN simulator)))))))) (S (VP (VBG using) (NP (NNP CUDA) (NN programming) (NN model)))))) (. .))
(S (NP (PRP We)) (VP (VP (VBP have) (NP (NP (VBN simulated) (NN target) (NML (JJ large) (NN chip)) (NN multicore)) (PP (IN with) (NP (QP (RB up) (IN to) (CD 43,000)) (NNS cores))))) (CC and) (VP (VBD achieved) (PRT (RP up)) (PP (IN to) (NP (NP (QP (CD 25) (NNS times)) (NN speedup)) (PP (IN on) (NP (NNP NVIDIA) (NNP GeForce) (NNP GTX))))) (NP (NP (CD 690) (NN GPU)) (PP (IN over) (NP (JJ serial) (NN simulation)))))) (. .))
