

HI-TECH Software PICC Macro Assembler V9.60PL5 build 3884 
                                                      Sun Mar  1 17:27:04 2009


     1                           
     2                           	; HI-TECH C PRO for the PIC10/12/16 MCU family
                                  V9.60PL5
     3                           	; Copyright (C) 1984-2009 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for fina
                                 l link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; --chip=16F877A --ide=hitide --opt=none --sum
                                 mary=mem,file -G -M \
    11                           	; --asmlist --warn=0 --char=unsigned --double=
                                 24 --opt=+9 --opt=+asm \
    12                           	; --output=+intel --output=+mcof --runtime=+in
                                 it --runtime=+osccal \
    13                           	; --runtime=+clear --runtime=+clib --runtime=+
                                 keep -oPS2CommsTest.hex \
    14                           	; ps2comms.p1 main.p1 isr.p1 init.p1 fifo.p1
    15                           	;
    16                           
    17                           
    18                           	processor	16F877A
    19                           
    20                           	global	_main,start,_exit,reset_vec
    21                           	fnroot	_main
    22                           	psect	config,class=CONFIG,delta=2
    23                           	psect	idloc,class=IDLOC,delta=2
    24                           	psect	rbss_0,class=BANK0,space=1
    25                           	psect	rbss_1,class=BANK1,space=1
    26                           	psect	rbss_2,class=BANK2,space=1
    27                           	psect	rbss_3,class=BANK3,space=1
    28                           	psect	rdata_0,class=BANK0,space=1
    29                           	psect	rdata_1,class=BANK1,space=1
    30                           	psect	rdata_2,class=BANK2,space=1
    31                           	psect	rdata_3,class=BANK3,space=1
    32                           	psect	nvram,class=BANK0,space=1
    33                           	psect	nvram_1,class=BANK1,space=1
    34                           	psect	nvram_2,class=BANK2,space=1
    35                           	psect	nvram_3,class=BANK3,space=1
    36                           	psect	nvbit_0,class=BANK0,bit,space=1
    37                           	psect	nvbit_1,class=BANK1,bit,space=1
    38                           	psect	nvbit_2,class=BANK2,bit,space=1
    39                           	psect	nvbit_3,class=BANK3,bit,space=1
    40                           	psect	temp,ovrld,class=BANK0,space=1
    41                           	psect	struct,ovrld,class=BANK0,space=1
    42                           	psect	code,class=CODE,delta=2
    43                           	psect	rbit_0,class=BANK0,bit,space=1
    44                           	psect	ptbit_0,class=BANK0,bit,space=1
    45                           	psect	rbit_1,class=BANK1,bit,space=1
    46                           	psect	rbit_2,class=BANK2,bit,space=1
    47                           	psect	rbit_3,class=BANK3,bit,space=1
    48                           	psect	pstrings,class=CODE,delta=2
    49                           	psect	powerup,class=CODE,delta=2
    50                           	psect	reset_vec,class=CODE,delta=2
    51                           	psect	maintext,class=CODE,delta=2
    52  0000                     	C	set	0
    53  0000                     	Z	set	2
    54  0000                     	PCL	set	2
    55  0000                     	INDF	set	0
    56                           
    57                           	psect	fnautoc,class=COMMON,space=1
    58                           	psect	common,class=COMMON,space=1
    59                           	psect	fnauto0,class=BANK0,space=1
    60                           	psect	fnauto1,class=BANK1,space=1
    61                           	psect	fnauto2,class=BANK2,space=1
    62                           	psect	fnauto3,class=BANK3,space=1
    63  0000                     	STATUS	equ	3
    64  0000                     	PCLATH	equ	0Ah
    65                           
    66                           	psect	eeprom_data,class=EEDATA,delta=2,space=2
    67                           	psect	idata,class=CODE,delta=2
    68                           	psect	idata_0,class=CODE,delta=2
    69                           	psect	idata_1,class=CODE,delta=2
    70                           	psect	idata_2,class=CODE,delta=2
    71                           	psect	idata_3,class=CODE,delta=2
    72                           	psect	intcode,class=CODE,delta=2
    73                           	psect	intret,class=CODE,delta=2
    74                           	psect	intentry,class=CODE,delta=2
    75                           	global	intlevel0,intlevel1,intlevel2, intlevel
                                 3, intlevel4, intlevel5
    76  0004                     intlevel0:
    77  0004                     intlevel1:
    78  0004                     intlevel2:
    79  0004                     intlevel3:
    80  0004                     intlevel4:
    81  0004                     intlevel5:
    82                           	psect	intsave,class=BANK0,space=1
    83                           	psect	intsave_1,class=BANK1,space=1
    84                           	psect	intsave_2,class=BANK2,space=1
    85                           	psect	intsave_3,class=BANK3,space=1
    86                           	psect	init,class=CODE,delta=2
    87                           	psect	init23,class=CODE,delta=2
    88                           	psect	text,class=CODE,delta=2
    89                           	psect	end_init,class=CODE,delta=2
    90                           	psect	clrtext,class=CODE,delta=2
    91                           	psect	float_text0,class=CODE,delta=2,size=2048
    92                           	psect	float_text1,class=CODE,delta=2,size=2048
    93                           	psect	float_text2,class=CODE,delta=2,size=2048
    94                           	psect	float_text3,class=CODE,delta=2,size=2048
    95                           	psect	float_text4,class=CODE,delta=2,size=2048
    96  0000                     	FSR	set	4
    97                           	psect	strings,class=CODE,delta=2,reloc=256
    98                           
    99                           	psect	reset_vec
   100  0000                     reset_vec:
   101                           	; No powerup routine
   102                           	global start
   103                           
   104                           ; jump to start
   105  0000  3000               	movlw	start >>8
   106  0001  008A               	movwf	PCLATH
   107  0002  2812               	goto	start & 0x7FF | (reset_vec & not 0x7FF)
   108                           
   109                           
   110                           
   111                           	psect	init
   112  0012                     start
   113  0012                     _exit
   114                           
   115                           ;----------------------------------------------
                                 ---------------------------------
   116                           ;		Clear (zero) uninitialized global variables
   117                           
   118                           ;	32 bytes of RAM objects in bank 0 to zero
   119                           
   120                           	psect	init
   121                           	global	__Lrbss_0
   122  0012  3038               	movlw	low(__Lrbss_0)		;load the low address in
                                 to FSR
   123  0013  0084               	movwf	FSR
   124  0014  3058               	movlw	low(__Lrbss_0+32)		;load the high addres
                                 s+1 into W
   125  0015  120A  118A  2027   	fcall	clear_ram		;go and zero that range of ad
              120A  118A         dresses
   126                           
   127                           	psect	clrtext,class=CODE,delta=2
   128                           	global	clear_ram
   129                           ;	Called with FSR containing the base address, 
                                 and
   130                           ;	W with the last address+1
   131  0027                     clear_ram:
   132  0027  0064               	clrwdt			;clear the watchdog before getting in
                                 to this loop
   133  0028                     clrloop:
   134  0028  0180               	clrf	INDF		;clear RAM location pointed to by F
                                 SR
   135  0029  0A84               	incf	FSR,f		;increment pointer to next locatio
                                 n
   136  002A  0604               	xorwf	FSR,w		;XOR with final address
   137  002B  1903               	btfsc	STATUS,2	;have we reached the end yet?
   138  002C  3400               	retlw	0		;all done for this bank, return
   139  002D  0604               	xorwf	FSR,w		;XOR again to restore value
   140  002E  2828               	goto	clrloop		;go and do the next byte
   141                           
   142                           ;	No RAM objects to clear in bank 1
   143                           ;	No RAM objects to clear in bank 2
   144                           ;	No RAM objects to clear in bank 3
   145                           ;	3 bytes of RAM objects in common bank to zero
   146                           
   147                           	psect	init
   148  001A  1783               	bsf	STATUS,7		;select indirect bank 2/3
   149                           	global	__Lcommon
   150  001B  307B               	movlw	low(__Lcommon)		;load the low address in
                                 to FSR
   151  001C  0084               	movwf	FSR
   152  001D  307E               	movlw	low(__Lcommon+3)		;load the high address
                                 +1 into W
   153  001E  120A  118A  2027   	fcall	clear_ram		;go and zero that range of ad
              120A  118A         dresses
   154                           
   155                           
   156                           ;----------------------------------------------
                                 ---------------------------------
   157                           	psect	end_init
   158  0023  0183               	clrf	STATUS
   159  0024  120A  118A  282F   	ljmp _main


HI-TECH Software PICC Macro Assembler V9.60PL5 build 3884 
Symbol Table                                          Sun Mar  1 17:27:04 2009

  __Lrbss_0 0038          FSR 0004         INDF 0000        _main 002F  
      _exit 0012        start 0012    clear_ram 0027       PCLATH 000A  
     STATUS 0003    intlevel0 0004    intlevel1 0004    intlevel2 0004  
  intlevel3 0004    intlevel4 0004    intlevel5 0004    reset_vec 0000  
    clrloop 0028    __Lcommon 007B  
