# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../img_sim.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../img_sim.srcs/sources_1/imports/img_sim/VIP_matrix_generate.v" \
"../../../../img_sim.srcs/sources_1/imports/img_sim/line_shift_RAM_8bit1.v" \
"../../../../img_sim.srcs/sources_1/imports/img_sim/mean_filter.v" \
"../../../../img_sim.srcs/sim_1/new/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
