/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [4:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_13z;
  wire [34:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [22:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [18:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [18:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [21:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_7z;
  reg [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_23z = ~(celloutsig_0_3z | celloutsig_0_16z);
  assign celloutsig_0_3z = ~celloutsig_0_2z[0];
  assign celloutsig_0_4z = ~in_data[60];
  assign celloutsig_0_15z = ~celloutsig_0_0z[0];
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_1_9z = ~((in_data[134] | celloutsig_1_3z[13]) & 1'h1);
  assign celloutsig_0_21z = ~((celloutsig_0_18z | in_data[55]) & celloutsig_0_13z[2]);
  assign celloutsig_1_15z = ~((celloutsig_1_8z[2] | celloutsig_1_13z[15]) & (celloutsig_1_13z[15] | celloutsig_1_2z));
  assign celloutsig_0_18z = ~((celloutsig_0_13z[8] | celloutsig_0_5z) & (celloutsig_0_2z[2] | in_data[15]));
  assign celloutsig_1_0z = in_data[97] ^ in_data[124];
  assign celloutsig_1_1z = in_data[125:118] / { 1'h1, in_data[151:145] };
  assign celloutsig_0_10z = { celloutsig_0_0z[7:2], celloutsig_0_8z, celloutsig_0_6z } >= { celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_19z = in_data[51:43] >= celloutsig_0_7z[10:2];
  assign celloutsig_1_19z = { celloutsig_1_13z[8:0], celloutsig_1_17z } < { celloutsig_1_1z[6:1], celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_0_16z = { in_data[62:60], celloutsig_0_10z, celloutsig_0_3z } < celloutsig_0_14z[28:24];
  assign celloutsig_1_12z = 1'h0 & ~(celloutsig_1_1z[7]);
  assign celloutsig_0_6z = in_data[47] & ~(celloutsig_0_3z);
  assign celloutsig_0_0z = in_data[45:36] % { 1'h1, in_data[60:52] };
  assign celloutsig_0_1z = celloutsig_0_0z[8:2] % { 1'h1, in_data[61:56] };
  assign celloutsig_1_3z = in_data[149:128] % { 1'h1, in_data[156:145], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_16z[15:12], celloutsig_1_2z } * { celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_10z };
  assign celloutsig_0_17z = { celloutsig_0_14z[20:18], celloutsig_0_16z } * celloutsig_0_14z[28:25];
  assign celloutsig_1_16z = celloutsig_1_9z ? celloutsig_1_3z[21:3] : { celloutsig_1_13z[18:3], celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_12z };
  assign celloutsig_0_20z = celloutsig_0_11z[4] ? { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_4z, 1'h1, celloutsig_0_11z[3:0] } : { celloutsig_0_13z[5:2], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_10z = - in_data[101:99];
  assign celloutsig_0_7z = - { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_13z = ~ { in_data[36:29], celloutsig_0_5z };
  assign celloutsig_1_17z = | { celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_8z = celloutsig_0_4z & celloutsig_0_7z[8];
  assign celloutsig_0_9z = | celloutsig_0_2z;
  assign celloutsig_1_13z = { in_data[140:136], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z } - celloutsig_1_3z[21:3];
  assign celloutsig_0_14z = { celloutsig_0_0z[7:3], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_9z } - { celloutsig_0_7z[11:10], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_2z = celloutsig_0_0z[4:2] - celloutsig_0_0z[8:6];
  assign celloutsig_0_24z = { celloutsig_0_0z[5], celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_1z } ~^ { in_data[56:35], celloutsig_0_6z };
  assign celloutsig_0_5z = ~((celloutsig_0_4z & celloutsig_0_1z[6]) | in_data[49]);
  assign celloutsig_1_5z = ~((celloutsig_1_2z & in_data[101]) | 1'h1);
  always_latch
    if (clkin_data[32]) celloutsig_0_11z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_11z = { celloutsig_0_2z[1], celloutsig_0_2z, celloutsig_0_9z };
  always_latch
    if (clkin_data[64]) celloutsig_1_8z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_8z = { celloutsig_1_3z[4], 1'h1, celloutsig_1_2z };
  assign celloutsig_1_7z[1] = ~ celloutsig_1_1z[3];
  assign { celloutsig_1_7z[2], celloutsig_1_7z[0], celloutsig_1_7z[5:3] } = { celloutsig_1_5z, celloutsig_1_2z, in_data[115:113] } ~^ { celloutsig_1_1z[4], celloutsig_1_1z[2], celloutsig_1_1z[7:5] };
  assign { out_data[132:128], out_data[96], out_data[32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
