vhdl xil_defaultlib  \
"../../../bd/design_1/ipshared/bf16/hdl/gcc_core.vhd" \
"../../../bd/design_1/ipshared/bf16/hdl/gcc_customIp.vhd" \
"../../../bd/design_1/ipshared/bf16/hdl/gcc_customIp_M00_AXIS.vhd" \
"../../../bd/design_1/ipshared/bf16/hdl/gcc_customIp_S00_AXI.vhd" \
"../../../bd/design_1/ip/design_1_gcc_customIP_0_1/sim/design_1_gcc_customIP_0_1.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps8_0_99M_1/sim/design_1_rst_ps8_0_99M_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_fifo_mm_s_0_0/sim/design_1_axi_fifo_mm_s_0_0.vhd" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.vhd" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.vhd" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.vhd" \
"../../../bd/design_1/ip/design_1_vio_0_0/sim/design_1_vio_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
