5 18 101 23 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (always10.vcd) 2 -o (always10.cdd) 2 -v (always10.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 always10.v 1 29 1
2 1 1 6 110015 17 100c 0 0 1 1 clock
2 2 27 6 90015 23 100a 1 0 1 18 0 1 0 0 0 0
2 3 1 7 60006 3 100c 0 0 1 1 a
2 4 39 7 20008 b e 3 0
2 5 1 8 90009 1 1004 0 0 1 1 c
2 6 1 8 40004 0 1410 0 0 1 1 b
2 7 38 8 40009 1 16 5 6
2 8 3d 24 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 clock 1 3 1070005 1 0 0 0 1 17 0 1 0 1 1 0
1 a 2 4 70005 1 0 0 0 1 17 0 1 0 1 1 0
1 b 3 4 70008 1 0 0 0 1 17 0 1 0 0 0 0
1 c 4 4 7000b 1 0 0 0 1 17 0 1 0 0 0 0
4 2 6 9 1 4 0 2
4 4 7 2 4 7 2 2
4 7 8 4 6 2 2 2
4 8 24 8 1 0 0 8
3 1 main.$u0 "main.$u0" 0 always10.v 0 22 1
3 1 main.$u1 "main.$u1" 0 always10.v 0 27 1
2 9 0 25 9000c 1 21004 0 0 1 16 0 0
2 10 1 25 10005 0 1410 0 0 1 1 clock
2 11 37 25 1000c 1 16 9 10
2 12 68 26 10007 1 1002 0 0 1 18 0 1 0 0 0 0
2 13 0 26 b000b 1 1008 0 0 32 48 2 0
2 14 2c 26 9000c 2d 900a 13 0 32 18 0 ffffffff 0 0 0 0
2 15 1 26 17001b 16 101c 0 0 1 1 clock
2 16 1b 26 160016 16 102c 15 0 1 18 0 1 1 1 0 0
2 17 1 26 e0012 0 1410 0 0 1 1 clock
2 18 37 26 e001b 16 3e 16 17
4 11 25 1 11 12 12 11
4 12 26 1 0 0 14 11
4 14 26 9 0 18 0 11
4 18 26 14 6 14 14 11
