
---------- Begin Simulation Statistics ----------
simSeconds                                   0.006453                       # Number of seconds simulated (Second)
simTicks                                   6453428500                       # Number of ticks simulated (Tick)
finalTick                                269160523436000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     39.72                       # Real time elapsed on the host (Second)
hostTickRate                                162493269                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16930356                       # Number of bytes of host memory used (Byte)
simInsts                                     10000009                       # Number of instructions simulated (Count)
simOps                                       12243003                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   251793                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     308270                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                9                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::switch_cpus.data      4861026                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           4861026                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data      4861026                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          4861026                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data            1                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::switch_cpus.data        56627                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           56628                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data            1                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data        56627                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          56628                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data   3181053963                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   3181053963                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data   3181053963                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   3181053963                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data            1                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::switch_cpus.data      4917653                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4917654                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data            1                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data      4917653                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4917654                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.011515                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.011515                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.011515                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.011515                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 56175.569304                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 56174.577294                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 56175.569304                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 56174.577294                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          522                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          770                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           50                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            9                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      10.440000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    85.555556                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        18355                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             18355                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data        30088                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         30088                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data        30088                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        30088                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data        26539                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        26539                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher          193                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data        26539                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        26732                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data   1478343000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1478343000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher     17090903                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data   1478343000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1495433903                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.005397                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.005397                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.005397                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.005436                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 55704.548024                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 55704.548024                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 88553.901554                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 55704.548024                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 55941.714163                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  26223                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher          193                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total          193                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher     17090903                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total     17090903                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 88553.901554                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 88553.901554                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::switch_cpus.data            7                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            7                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::switch_cpus.data            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::switch_cpus.data       119000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       119000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::switch_cpus.data            9                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            9                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::switch_cpus.data     0.222222                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.222222                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::switch_cpus.data        59500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        59500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::switch_cpus.data            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::switch_cpus.data       115000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       115000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::switch_cpus.data     0.222222                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.222222                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus.data        57500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        57500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::switch_cpus.data      3140590                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3140590                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data            1                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data        38126                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         38127                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data   2097732000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2097732000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data            1                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data      3178716                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3178717                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.011994                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.011994                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 55021.035514                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 55019.592415                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data        17749                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        17749                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data        20377                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        20377                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data   1126882000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1126882000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.006410                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.006410                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 55301.663640                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 55301.663640                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::switch_cpus.data            8                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            8                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::switch_cpus.data            8                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            8                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::switch_cpus.data      1720436                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1720436                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data        18501                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        18501                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data   1083321963                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1083321963                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data      1738937                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1738937                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.010639                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.010639                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 58554.778823                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 58554.778823                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data        12339                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        12339                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data         6162                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         6162                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data    351461000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    351461000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.003544                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003544                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 57036.838689                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 57036.838689                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 269160523436000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses        26539                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued             347                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused             173                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful              20                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.057637                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.000753                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache          122                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR           32                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate               154                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified          512                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage            40                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 269160523436000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           505.440687                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1192741                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              26223                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              45.484536                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick        269154070010000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data     1.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher     4.190663                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data   500.250025                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.001953                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.008185                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.977051                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.987189                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           34                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          192                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          281                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           39368103                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          39368103                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 269160523436000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts            8                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps             8                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses            6                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts            1                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts            6                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads           10                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites            3                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads           24                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites            9                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            1                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs            1                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            1                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            9                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches            1                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            6     75.00%     75.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            1     12.50%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     87.50% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            1     12.50%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total            8                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst              8                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::switch_cpus.inst      1813349                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1813357                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst             8                       # number of overall hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst      1813349                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1813357                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            1                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::switch_cpus.inst          105                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             106                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            1                       # number of overall misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst          105                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            106                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst     10129000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     10129000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst     10129000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     10129000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst            9                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::switch_cpus.inst      1813454                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1813463                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst            9                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst      1813454                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1813463                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.111111                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.000058                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000058                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.111111                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.000058                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000058                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 96466.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 95556.603774                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 96466.666667                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 95556.603774                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs           26                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             26                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::switch_cpus.inst           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            17                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst           17                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           17                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst           88                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           88                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst           88                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           88                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst      8539000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      8539000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst      8539000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      8539000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000049                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000049                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000049                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000049                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 97034.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 97034.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 97034.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 97034.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst            8                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst      1813349                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1813357                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            1                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst          105                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           106                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst     10129000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     10129000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst            9                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst      1813454                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1813463                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.111111                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000058                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000058                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 96466.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 95556.603774                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst           17                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst           88                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           88                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst      8539000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      8539000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000049                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000049                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 97034.090909                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 97034.090909                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 269160523436000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            53.434293                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick        269154070009000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst     1.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst    52.434293                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.001953                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.102411                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.104364                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           89                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3           89                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.173828                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           14507793                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          14507793                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 269160523436000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 269160523436000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 269160523436000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 269160523436000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 269160523436000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.numTransitions               1                       # Number of power state transitions (Count)
system.cpu.power_state.pwrStateResidencyTicks::ON 269154070017500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF   6453418500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.dcache.prefetcher           33                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.inst              1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data          16138                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     16172                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.dcache.prefetcher           33                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.inst             1                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data         16138                       # number of overall hits (Count)
system.l2.overallHits::total                    16172                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                    1                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                    1                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.dcache.prefetcher          160                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.inst           87                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data        10403                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   10652                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                   1                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                   1                       # number of overall misses (Count)
system.l2.overallMisses::cpu.dcache.prefetcher          160                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.inst           87                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data        10403                       # number of overall misses (Count)
system.l2.overallMisses::total                  10652                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.dcache.prefetcher     16142938                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.inst      8250000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data   1054749000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1079141938                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.dcache.prefetcher     16142938                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst      8250000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data   1054749000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1079141938                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                  1                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                  1                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.dcache.prefetcher          193                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.inst           88                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data        26541                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 26824                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 1                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data                 1                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.dcache.prefetcher          193                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst           88                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data        26541                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                26824                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.dcache.prefetcher     0.829016                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.inst     0.988636                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.391960                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.397107                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.dcache.prefetcher     0.829016                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst     0.988636                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.391960                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.397107                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.dcache.prefetcher 100893.362500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.inst 94827.586207                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 101388.926271                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    101308.856365                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.dcache.prefetcher 100893.362500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 94827.586207                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 101388.926271                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   101308.856365                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                   73                       # number of writebacks (Count)
system.l2.writebacks::total                        73                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.dcache.prefetcher          160                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.inst           87                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data        10403                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               10650                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.dcache.prefetcher          160                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst           87                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data        10403                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              10650                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.dcache.prefetcher     12942938                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.inst      6510000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data    846689000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      866141938                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.dcache.prefetcher     12942938                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst      6510000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data    846689000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     866141938                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.dcache.prefetcher     0.829016                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.inst     0.988636                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.391960                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.397033                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.dcache.prefetcher     0.829016                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst     0.988636                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.391960                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.397033                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.dcache.prefetcher 80893.362500                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 74827.586207                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 81388.926271                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 81327.881502                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.dcache.prefetcher 80893.362500                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 74827.586207                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 81388.926271                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 81327.881502                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            128                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::switch_cpus.inst            1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst             1                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst           87                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               88                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst      8250000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      8250000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::switch_cpus.inst           88                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             89                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.988636                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.988764                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 94827.586207                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        93750                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst           87                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           87                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst      6510000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      6510000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.988636                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.977528                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 74827.586207                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 74827.586207                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data         3457                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  3457                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data         2705                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                2705                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data    260288000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      260288000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data         6162                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              6162                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.438981                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.438981                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 96224.768946                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 96224.768946                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data         2705                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            2705                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data    206188000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    206188000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.438981                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.438981                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 76224.768946                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 76224.768946                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.dcache.prefetcher           33                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus.data        12681                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             12714                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data            1                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.dcache.prefetcher          160                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data         7698                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            7859                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.dcache.prefetcher     16142938                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus.data    794461000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    810603938                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.dcache.prefetcher          193                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus.data        20379                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         20573                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.829016                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.377742                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.382006                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 100893.362500                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 103203.559366                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 103143.394579                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher          160                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data         7698                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         7858                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher     12942938                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data    640501000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    653443938                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.829016                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.377742                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.381957                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 80893.362500                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 83203.559366                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 83156.520489                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks        18355                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            18355                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        18355                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        18355                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 269160523436000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  6674.757374                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                          570                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                        128                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       4.453125                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                269154070009000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst         1.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data         1.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.dcache.prefetcher    99.931562                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst    51.899005                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data  6520.926808                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.dcache.prefetcher     0.006099                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.003168                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.398006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.407395                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022            155                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024          10369                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::2                    7                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::3                  148                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                   14                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  100                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1113                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 9142                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.009460                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.632874                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     859372                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    859372                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 269160523436000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples        73.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.dcache.prefetcher::samples       160.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples        87.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples     10400.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.005111945932                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               22812                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                 51                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       10650                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                         73                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     10650                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                       73                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       7.30                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 10650                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                   73                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    9010                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1596                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      40                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean    3536.333333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean   1238.779769                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   5326.512680                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511             1     33.33%     33.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            1     33.33%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-9727            1     33.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                3    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  681600                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 4672                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              105618277.16848493                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              723956.26603750                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    6453087000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     601798.66                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.dcache.prefetcher        10240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.inst         5568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data       665600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         3456                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.dcache.prefetcher 1586753.459808224346                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.inst 862797.193770722020                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 103138974.887534588575                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 535529.292685275665                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.dcache.prefetcher          160                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst           87                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data        10403                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks           73                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.dcache.prefetcher      4605868                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst      2050180                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data    312813838                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  39514900194                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.dcache.prefetcher     28786.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     23565.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     30069.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 541300002.66                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.dcache.prefetcher        10240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.inst         5568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data       665792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         681728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst         5568                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         5632                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         4672                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         4672                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.dcache.prefetcher          160                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.inst           87                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data        10403                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           10652                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks           73                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total             73                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst           9917                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data           9917                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.dcache.prefetcher      1586753                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.inst       862797                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data    103168727                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         105638112                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst         9917                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst       862797                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        872714                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks       723956                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total           723956                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks       723956                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst          9917                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data          9917                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.dcache.prefetcher      1586753                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst       862797                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data    103168727                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        106362068                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                10647                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                  54                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          570                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          713                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          700                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          619                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          677                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          692                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          652                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          604                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          785                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          786                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               140153112                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              39947544                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          319469886                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13163.62                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30005.62                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                5844                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 16                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            54.89                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           29.63                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         4836                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   141.511993                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   109.400580                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   127.154824                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2540     52.52%     52.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1472     30.44%     82.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          509     10.53%     93.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          156      3.23%     96.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           87      1.80%     98.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           39      0.81%     99.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           25      0.52%     99.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            5      0.10%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            3      0.06%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         4836                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                681408                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               3456                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              105.588526                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                0.535529                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.62                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.62                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               54.76                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 269160523436000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    24389951.040000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    12017828.592000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   34641375.552000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  152631.360000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 533735927.423994                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 2167997358.912004                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1042194525.791995                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  3815129598.671992                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   591.178720                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2327637784                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    215280000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3910500716                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    26612966.016000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    13130686.800000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   35826092.064000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  122105.088000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 533735927.423994                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 2211400810.079998                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1005646608.959995                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  3826475196.431995                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   592.936793                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2245288898                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    215280000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3992849602                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 269160523436000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                7947                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            73                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                55                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2705                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2705                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           7947                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        21432                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   21432                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       686400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   686400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              10652                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    10652    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                10652                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 269160523436000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            11070062                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           56032963                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          10780                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          128                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                  6453418                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded                15639315                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded               21                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued               14567561                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued          29367                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined      3396275                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined      8717225                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples      6448841                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       2.258942                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      2.259255                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0           2020307     31.33%     31.33% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1           1030477     15.98%     47.31% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2            920209     14.27%     61.58% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3            680576     10.55%     72.13% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4            588923      9.13%     81.26% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5            513717      7.97%     89.23% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6            330480      5.12%     94.35% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7            165435      2.57%     96.92% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8            198717      3.08%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total       6448841                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu           27827      6.23%      6.23% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult           5036      1.13%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead         247773     55.46%     62.82% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite        166106     37.18%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu      8231203     56.50%     56.50% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult       397123      2.73%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            4      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt           28      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc           20      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            8      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            8      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead      3965875     27.22%     86.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite      1973292     13.55%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total     14567561                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 2.257340                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                      446742                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.030667                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads         36060070                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites        19035843                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses     13725774                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads                0                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites               0                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses            15014303                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                   0                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts                  14414379                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts               3900134                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts            153180                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                           0                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                    5849243                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches                1594325                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts              1949109                       # Number of stores executed (Count)
system.switch_cpus.numRate                   2.233604                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.timesIdled                      74                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                    4577                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps              12242995                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                       0.645342                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                  0.645342                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                       1.549567                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                  1.549567                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.intRegfileReads           18705983                       # Number of integer regfile reads (Count)
system.switch_cpus.intRegfileWrites           9393412                       # Number of integer regfile writes (Count)
system.switch_cpus.vecRegfileReads                108                       # number of vector regfile reads (Count)
system.switch_cpus.vecRegfileWrites                76                       # number of vector regfile writes (Count)
system.switch_cpus.ccRegfileReads            52641111                       # number of cc regfile reads (Count)
system.switch_cpus.ccRegfileWrites            7558116                       # number of cc regfile writes (Count)
system.switch_cpus.miscRegfileReads           5187076                       # number of misc regfile reads (Count)
system.switch_cpus.miscRegfileWrites               81                       # number of misc regfile writes (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads      3750128                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores      2146039                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads       437459                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores       774978                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups         2164697                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted      1670595                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect       103437                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups       904214                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBHits          903984                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.999746                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed          191634                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups            1                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses            1                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.branchPred.loop_predictor.correct       782968                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.loop_predictor.wrong       253653                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.switch_cpus.branchPred.statistical_corrector.correct       641833                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.statistical_corrector.wrong       394788                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.switch_cpus.branchPred.tage.longestMatchProviderCorrect       574986                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.tage.altMatchProviderCorrect        24031                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect          618                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.tage.bimodalProviderCorrect       321738                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.switch_cpus.branchPred.tage.longestMatchProviderWrong        42160                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.switch_cpus.branchPred.tage.altMatchProviderWrong        15526                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong          144                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.switch_cpus.branchPred.tage.bimodalProviderWrong          730                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.switch_cpus.branchPred.tage.altMatchProviderWouldHaveHit        17367                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.switch_cpus.branchPred.tage.longestMatchProviderWouldHaveHit         9575                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::2        12771                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::4        27034                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::6        45924                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::7        58471                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::8        26432                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::9        72451                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::10        96221                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::11        26756                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::12        25529                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::13        23913                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::14        31662                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::15        32766                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::16        26355                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::17        31093                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::18        22931                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::19        23739                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::20        25055                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::22        14288                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::24        11844                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::26         9395                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::28         6699                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::30         5374                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::0       144019                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::2        36901                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::4        26984                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::6        51666                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::7        78936                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::8        35522                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::9        46108                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::10        53756                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::11        20784                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::12        25163                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::13        15871                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::14        22036                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::15        22816                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::16        20082                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::17        15789                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::18        12089                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::19         6670                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::20         7097                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::22         4966                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::24         4046                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::26         4025                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::28         1377                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.switch_cpus.commit.commitSquashedInsts      3396554                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls           16                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts       103393                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples      5933248                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     2.063456                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     2.781263                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0      2237359     37.71%     37.71% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1      1720919     29.00%     66.71% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2       541221      9.12%     75.84% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3       175536      2.96%     78.79% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4       130427      2.20%     80.99% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5       106272      1.79%     82.78% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6       127602      2.15%     84.93% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7        56950      0.96%     85.89% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8       836962     14.11%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total      5933248                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted     10000001                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted       12242995                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs             4772199                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads               3033223                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                   8                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches            1397722                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer            10991648                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls        152256                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu      7137235     58.30%     58.30% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult       333493      2.72%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            4      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt           28      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc           20      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            8      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            8      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead      3033223     24.78%     85.80% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite      1738976     14.20%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total     12242995                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples       836962                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.decode.idleCycles          1205510                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles       2676978                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles           1890085                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles        572685                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles         103556                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved       844773                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred            44                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts       16735625                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts           220                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.fetch.icacheStallCycles      1866452                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus.fetch.insts               14825746                       # Number of instructions fetch has processed (Count)
system.switch_cpus.fetch.branches             2164697                       # Number of branches that fetch encountered (Count)
system.switch_cpus.fetch.predictedBranches      1095618                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles               4478789                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles          207200                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.cacheLines           1813454                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes         34905                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples      6448841                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      2.759351                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     3.397225                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0          3415855     52.97%     52.97% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1           251512      3.90%     56.87% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2           225526      3.50%     60.37% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3           204919      3.18%     63.54% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4           283523      4.40%     67.94% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5           213964      3.32%     71.26% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6           171388      2.66%     73.92% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7           212177      3.29%     77.21% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8          1469977     22.79%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total      6448841                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.branchRate          0.335434                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                2.297348                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles            103556                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles             961942                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles            60398                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts       15639336                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts        23428                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts          3750128                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts         2146039                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts            12                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents             38813                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents            15228                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents          235                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect        54362                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect        68149                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts       122511                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit         13751728                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount        13725774                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst           8837112                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst          16995356                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                2.126900                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.519972                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads              164726                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads          716882                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation          235                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores         407053                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads       556625                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache             53                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples      3033221                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean      6.104489                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    11.657377                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9        2627510     86.62%     86.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19       315447     10.40%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29        40293      1.33%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39        20578      0.68%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49         2087      0.07%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59          215      0.01%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69          356      0.01%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79          349      0.01%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89          511      0.02%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99         6500      0.21%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109         8748      0.29%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119         3945      0.13%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129         4482      0.15%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139         1016      0.03%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149          182      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159           76      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169          135      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179           63      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189           71      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199           17      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209           33      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219           34      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229           36      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239           28      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249           31      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259           19      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269           40      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279           50      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289           31      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299           32      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows          306      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            1                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value          394                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total      3033221                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 269160523436000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 269160523436000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.l2_shared.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 269160523436000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 269160523436000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   6453428500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles         103556                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles          1460053                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles         1274366                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles          613                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles           2175647                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles       1434580                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts       16307937                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents          2963                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents         994149                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents         269415                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents          88782                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands     20374342                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups            76324386                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups         21726757                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups              108                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps      15207198                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps          5167035                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing              12                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing           12                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts           2914243                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                 20735835                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes                31799422                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts         10000001                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps           12242995                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp              20662                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        18428                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             7923                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              6162                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             6162                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             89                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         20573                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          178                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        79693                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  79871                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5696                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2885760                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 2891456                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             128                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      4672                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             26952                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000074                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.008614                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   26950     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       2      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               26952                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 269160523436000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           89830920                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            264000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          80202000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         53047                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        26223                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.197124                       # Number of seconds simulated (Second)
simTicks                                 197123913000                       # Number of ticks simulated (Tick)
finalTick                                269357647349000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1222.95                       # Real time elapsed on the host (Second)
hostTickRate                                161187777                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16932404                       # Number of bytes of host memory used (Byte)
simInsts                                    310000008                       # Number of instructions simulated (Count)
simOps                                      379436639                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   253486                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     310264                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::switch_cpus.data    146311155                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         146311155                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data    146311155                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        146311155                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data      1841194                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1841194                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data      1841194                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1841194                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data  77928478711                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  77928478711                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data  77928478711                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  77928478711                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data    148152349                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     148152349                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data    148152349                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    148152349                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.012428                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.012428                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.012428                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.012428                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 42324.968858                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 42324.968858                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 42324.968858                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 42324.968858                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         7185                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         1758                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          501                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           54                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      14.341317                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    32.555556                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       672515                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            672515                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data       886940                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        886940                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data       886940                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       886940                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data       954254                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       954254                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher         7514                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data       954254                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       961768                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data  38828410998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  38828410998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher    459539593                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data  38828410998                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  39287950591                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.006441                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.006441                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.006441                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.006492                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 40689.806905                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 40689.806905                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 61157.784536                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 40689.806905                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 40849.716970                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 961776                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher         7514                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total         7514                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher    459539593                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total    459539593                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 61157.784536                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 61157.784536                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::switch_cpus.data           60                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           60                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::switch_cpus.data            8                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            8                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::switch_cpus.data       208000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       208000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::switch_cpus.data           68                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           68                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::switch_cpus.data     0.117647                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.117647                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::switch_cpus.data        26000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        26000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::switch_cpus.data            8                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            8                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::switch_cpus.data       192000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       192000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::switch_cpus.data     0.117647                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.117647                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus.data        24000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        24000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::switch_cpus.data     94693191                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        94693191                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data      1580051                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1580051                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data  64747957000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  64747957000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data     96273242                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     96273242                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.016412                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.016412                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 40978.396900                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 40978.396900                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data       723758                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       723758                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data       856293                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       856293                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data  34392594000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  34392594000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.008894                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.008894                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 40164.516118                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 40164.516118                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::switch_cpus.data           68                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           68                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::switch_cpus.data           68                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           68                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::switch_cpus.data     51617964                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       51617964                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data       261143                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       261143                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data  13180521711                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  13180521711                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data     51879107                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     51879107                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.005034                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.005034                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 50472.429707                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 50472.429707                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data       163182                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       163182                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data        97961                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        97961                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data   4435816998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   4435816998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.001888                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001888                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 45281.458928                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 45281.458928                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses       954254                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued           12620                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused            6471                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful            1038                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.082250                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.001087                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache         4247                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR          859                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate              5106                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified        17216                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit           35                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand           10                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage          1322                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            150968094                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             962288                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             156.884523                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data            1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher     4.757060                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data   506.242940                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.001953                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.009291                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.988756                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022            1                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           72                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          335                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           99                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.001953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1186181656                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1186181656                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::switch_cpus.inst     56139535                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          56139535                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst     56139535                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         56139535                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst           51                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              51                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst           51                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             51                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst      5667000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      5667000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst      5667000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      5667000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst     56139586                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      56139586                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst     56139586                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     56139586                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000001                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 111117.647059                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 111117.647059                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 111117.647059                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 111117.647059                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::switch_cpus.inst            8                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             8                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst            8                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            8                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst           43                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           43                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst           43                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           43                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst      4723000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      4723000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst      4723000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      4723000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 109837.209302                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 109837.209302                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 109837.209302                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 109837.209302                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst     56139535                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        56139535                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst           51                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            51                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst      5667000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      5667000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst     56139586                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     56139586                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 111117.647059                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 111117.647059                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst            8                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            8                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst           43                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           43                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst      4723000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      4723000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 109837.209302                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 109837.209302                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           122.818983                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             57953024                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                132                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           439038.060606                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst            1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   121.818983                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.001953                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.237928                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.239881                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          132                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          132                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.257812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          449116731                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         449116731                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.dcache.prefetcher         4033                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data         761060                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    765093                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.dcache.prefetcher         4033                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data        761060                       # number of overall hits (Count)
system.l2.overallHits::total                   765093                       # number of overall hits (Count)
system.l2.demandMisses::cpu.dcache.prefetcher         3481                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.inst           43                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data       193200                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  196724                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.dcache.prefetcher         3481                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.inst           43                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data       193200                       # number of overall misses (Count)
system.l2.overallMisses::total                 196724                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.dcache.prefetcher    363306763                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.inst      4594000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data  19727872000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        20095772763                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.dcache.prefetcher    363306763                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst      4594000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data  19727872000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       20095772763                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.dcache.prefetcher         7514                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.inst           43                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data       954260                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                961817                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.dcache.prefetcher         7514                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst           43                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data       954260                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               961817                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.dcache.prefetcher     0.463269                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.inst            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.202461                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.204534                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.dcache.prefetcher     0.463269                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.202461                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.204534                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.dcache.prefetcher 104368.504165                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.inst 106837.209302                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 102111.138716                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    102152.115466                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.dcache.prefetcher 104368.504165                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 106837.209302                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 102111.138716                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   102152.115466                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               146662                       # number of writebacks (Count)
system.l2.writebacks::total                    146662                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.dcache.prefetcher         3481                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.inst           43                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data       193200                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              196724                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.dcache.prefetcher         3481                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst           43                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data       193200                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             196724                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.dcache.prefetcher    293686763                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.inst      3734000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data  15863872000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    16161292763                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.dcache.prefetcher    293686763                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst      3734000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data  15863872000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   16161292763                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.dcache.prefetcher     0.463269                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.202461                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.204534                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.dcache.prefetcher     0.463269                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.202461                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.204534                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.dcache.prefetcher 84368.504165                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 86837.209302                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 82111.138716                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 82152.115466                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.dcache.prefetcher 84368.504165                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 86837.209302                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 82111.138716                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 82152.115466                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         190867                       # number of replacements (Count)
system.l2.InvalidateReq.hits::switch_cpus.data            1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::switch_cpus.data            1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::switch_cpus.data            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::switch_cpus.data     0.500000                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.500000                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::switch_cpus.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data        29000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        29000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data     0.500000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.500000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data        29000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        29000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::switch_cpus.inst           43                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               43                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst      4594000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      4594000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus.inst           43                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             43                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 106837.209302                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 106837.209302                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst           43                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           43                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst      3734000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      3734000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 86837.209302                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 86837.209302                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data        71405                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 71405                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data        26554                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               26554                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data   2640572000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     2640572000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data        97959                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             97959                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.271073                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.271073                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 99441.590721                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 99441.590721                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data        26554                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           26554                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data   2109492000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   2109492000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.271073                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.271073                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 79441.590721                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 79441.590721                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.dcache.prefetcher         4033                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::switch_cpus.data       689655                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            693688                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.dcache.prefetcher         3481                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data       166646                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          170127                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.dcache.prefetcher    363306763                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::switch_cpus.data  17087300000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  17450606763                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.dcache.prefetcher         7514                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::switch_cpus.data       856301                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        863815                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.463269                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.194611                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.196948                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 104368.504165                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 102536.514528                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 102573.999206                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher         3481                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data       166646                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       170127                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher    293686763                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data  13754380000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  14048066763                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.463269                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.194611                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.196948                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 84368.504165                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 82536.514528                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 82573.999206                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks       672515                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           672515                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       672515                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       672515                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16177.843640                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1976054                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     207252                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       9.534547                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.598934                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         0.077420                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data         0.128646                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.dcache.prefetcher   478.489224                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst    26.698806                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 15671.850611                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000037                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.dcache.prefetcher     0.029205                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.001630                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.956534                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.987417                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022            443                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024          15941                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::2                   22                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::3                  111                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::4                  310                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                   16                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   72                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  914                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3803                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                11136                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.027039                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.972961                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   30974008                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  30974008                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    146662.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.dcache.prefetcher::samples      3474.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples        43.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples    190850.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002762873932                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         8172                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         8172                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              584195                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             138593                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      196724                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     146662                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    196724                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   146662                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   2357                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.56                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                196724                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               146662                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  187129                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    7060                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     168                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   7787                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   7868                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   8151                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   8188                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   8186                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   8184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   8180                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   8179                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   8182                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   8181                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   8188                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   8198                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   8214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   8281                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   8178                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   8172                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   8172                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   8172                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         8172                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      23.788179                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     23.336221                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      7.212514                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15              4      0.05%      0.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31          7920     96.92%     96.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47           205      2.51%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63            17      0.21%     99.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             4      0.05%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             7      0.09%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            6      0.07%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            3      0.04%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            1      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            2      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          8172                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         8172                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.946892                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.941331                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.435393                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              307      3.76%      3.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               77      0.94%      4.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             7536     92.22%     96.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              247      3.02%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                5      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          8172                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  150848                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                12590336                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              9386368                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              63870160.69430399                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              47616587.23769348                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  197124122000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     574059.87                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.dcache.prefetcher       222336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.inst         2752                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data     12214400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      9386368                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.dcache.prefetcher 1127899.688151989831                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.inst 13960.761828018298                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 61963055.694820746779                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 47616587.237693481147                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.dcache.prefetcher         3481                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst           43                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data       193200                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       146662                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.dcache.prefetcher    112839560                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst      1527256                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data   5989058862                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 4643778233945                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.dcache.prefetcher     32415.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     35517.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     30999.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  31663131.79                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.dcache.prefetcher       222784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.inst         2752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data     12364800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       12590336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst         2752                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         2752                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      9386368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      9386368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.dcache.prefetcher         3481                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.inst           43                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data       193200                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          196724                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       146662                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         146662                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.dcache.prefetcher      1130172                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.inst        13961                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data     62726028                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          63870161                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst        13961                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         13961                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     47616587                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         47616587                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     47616587                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.dcache.prefetcher      1130172                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst        13961                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data     62726028                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        111486748                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               194367                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              146662                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         9813                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        11889                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        10653                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        12031                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        12169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        15044                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        12914                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         8968                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        10309                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        13636                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        13345                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        13039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        12955                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        14954                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        13128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         9520                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         7631                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         8657                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         7745                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         8912                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         8723                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        11524                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         9952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         6905                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         7826                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        10699                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        10204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         9738                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         9673                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        11274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         9961                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         7238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              2829896664                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             729264984                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         6103425678                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                14559.55                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31401.55                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               76023                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              31332                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            39.11                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           21.36                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       233678                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    93.401690                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    81.683932                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    66.831393                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       172444     73.80%     73.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        50530     21.62%     95.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         7364      3.15%     98.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2276      0.97%     99.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          822      0.35%     99.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          195      0.08%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           28      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           16      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       233678                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              12439488                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            9386368                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               63.104916                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               47.616587                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.65                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.37                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               31.48                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    1192041736.704195                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    588395175.984139                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   618706615.967862                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  356389137.888014                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 16318266911.515734                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 68446558532.346313                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 29965683905.302517                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  117486042015.727859                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   596.000963                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  66862173332                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6581900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 123679839668                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    1269857796.480202                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    626793984.432140                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   667716815.807845                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  389784879.456013                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 16318266911.515734                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 70289462125.338974                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 28415969520.286655                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  117977852033.335602                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   598.495891                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  63366842981                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6581900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 127175170019                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              170170                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        146662                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             44065                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              26554                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             26554                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         170170                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              1                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       584176                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  584176                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     21976704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 21976704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             196725                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   196725    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               196725                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           974101206                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1026228312                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         387452                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       190728                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                197123913                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded               481730352                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded              204                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued              442726779                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued         812478                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined    114536908                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined    299235544                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved           68                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples    197122084                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       2.245952                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      2.269274                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0          63762683     32.35%     32.35% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1          30328778     15.39%     47.73% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2          27587386     14.00%     61.73% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3          20125523     10.21%     71.94% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4          18024862      9.14%     81.08% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5          16036696      8.14%     89.22% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6          10104785      5.13%     94.34% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7           5275946      2.68%     97.02% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8           5875425      2.98%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total     197122084                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu          822317      5.97%      5.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult         150547      1.09%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%      7.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead        7711634     55.98%     63.04% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite       5090856     36.96%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu    250325995     56.54%     56.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult     12245822      2.77%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd            2      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            2      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd           28      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt          197      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc          144      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult           56      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc           56      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead    120524239     27.22%     86.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite     59630238     13.47%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total    442726779                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 2.245931                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                    13775354                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.031115                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads       1097163473                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites       596272583                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses    416392197                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads                0                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites               0                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses           456502133                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                   0                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts                 437814383                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts             118413857                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts           4912395                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                           0                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                  177256098                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches               48425872                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts             58842241                       # Number of stores executed (Count)
system.switch_cpus.numRate                   2.221011                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.timesIdled                      30                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                    1829                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.committedInsts           299999999                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps             367193636                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                       0.657080                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                  0.657080                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                       1.521885                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                  1.521885                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.intRegfileReads          567485484                       # Number of integer regfile reads (Count)
system.switch_cpus.intRegfileWrites         284558067                       # Number of integer regfile writes (Count)
system.switch_cpus.vecRegfileReads               3871                       # number of vector regfile reads (Count)
system.switch_cpus.vecRegfileWrites              3650                       # number of vector regfile writes (Count)
system.switch_cpus.ccRegfileReads          1597940115                       # number of cc regfile reads (Count)
system.switch_cpus.ccRegfileWrites          228814229                       # number of cc regfile writes (Count)
system.switch_cpus.miscRegfileReads         156752209                       # number of misc regfile reads (Count)
system.switch_cpus.miscRegfileWrites              608                       # number of misc regfile writes (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads    115455964                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores     65822085                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads     12944385                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores     23975619                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups        66891621                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted     51680513                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect      3308262                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups     27747602                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBHits        27747123                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.999983                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed         5908193                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups            7                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses            7                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            3                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.branchPred.loop_predictor.correct     23456460                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.loop_predictor.wrong      7769683                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.switch_cpus.branchPred.statistical_corrector.correct     19412276                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.statistical_corrector.wrong     11813867                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.switch_cpus.branchPred.tage.longestMatchProviderCorrect     18325527                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.tage.altMatchProviderCorrect       732352                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect        11985                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.tage.bimodalProviderCorrect      9240668                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.switch_cpus.branchPred.tage.longestMatchProviderWrong      1512360                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.switch_cpus.branchPred.tage.altMatchProviderWrong       444079                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong         2761                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.switch_cpus.branchPred.tage.bimodalProviderWrong         5307                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.switch_cpus.branchPred.tage.altMatchProviderWouldHaveHit       708655                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.switch_cpus.branchPred.tage.longestMatchProviderWouldHaveHit       282011                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::2       526710                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::4       649923                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::6       839230                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::7      1460955                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::8       725374                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::9      3928220                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::10      3875783                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::11       622481                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::12       623185                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::13       726798                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::14       817167                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::15       991772                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::16      1004371                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::17       955620                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::18       917383                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::19       744897                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::20       763388                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::22       406573                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::24       213434                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::26       104496                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::28        78041                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.longestMatchProvider::30        38517                       # TAGE provider for longest match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::0      4690245                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::2      1103643                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::4      1531809                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::6      1114883                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::7      2828784                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::8      1346079                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::9      1992232                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::10      1924321                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::11       510735                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::12       538653                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::13       631359                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::14       591167                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::15       584451                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::16       584167                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::17       336140                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::18       321514                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::19       124083                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::20       113134                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::22        73858                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::24        45215                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::26        20511                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::28         7335                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.switch_cpus.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.switch_cpus.commit.commitSquashedInsts    114554090                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls          136                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts      3308241                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples    179931458                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     2.040742                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     2.778026                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0     69818480     38.80%     38.80% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1     50686758     28.17%     66.97% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2     16119285      8.96%     75.93% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3      5412617      3.01%     78.94% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4      4039120      2.24%     81.18% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5      3343898      1.86%     83.04% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6      3584900      1.99%     85.04% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7      1766113      0.98%     86.02% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8     25160287     13.98%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total    179931458                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted    299999999                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted      367193636                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs           142885322                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads              91004970                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                  68                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches           41949662                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer           329232945                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls       4501373                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu    214156176     58.32%     58.32% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult     10151659      2.76%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd           28      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt          196      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc          143      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult           56      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc           56      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead     91004970     24.78%     85.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite     51880352     14.13%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total    367193636                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples     25160287                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.decode.idleCycles         36898201                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles      81128588                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles          58674532                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles      17108731                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles        3312032                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved     25873118                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred            23                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts      516367858                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts           103                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.fetch.icacheStallCycles     57784559                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus.fetch.insts              458872990                       # Number of instructions fetch has processed (Count)
system.switch_cpus.fetch.branches            66891621                       # Number of branches that fetch encountered (Count)
system.switch_cpus.fetch.predictedBranches     33655316                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles             136025472                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles         6624106                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.cacheLines          56139586                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes       1081040                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples    197122084                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      2.797957                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     3.415528                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0        103478140     52.49%     52.49% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1          8132024      4.13%     56.62% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2          6685712      3.39%     60.01% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3          6076422      3.08%     63.09% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4          8361443      4.24%     67.34% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5          6613581      3.36%     70.69% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6          5043404      2.56%     73.25% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7          6818640      3.46%     76.71% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8         45912718     23.29%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total    197122084                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.branchRate          0.339338                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                2.327840                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles           3312032                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles           32010961                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles          1943481                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts      481730556                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts       613188                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts        115455964                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts        65822085                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts           108                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents           1440456                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents           220159                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents         5156                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect      1702618                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect      2186107                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts      3888725                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit        417291844                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount       416392197                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst         267709055                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst         513561815                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                2.112337                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.521279                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads             5016670                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads        24451002                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses         2603                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation         5156                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores       13941729                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads     17123408                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache            398                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples     91004972                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean      6.145672                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    11.073855                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9       78438332     86.19%     86.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19      9408545     10.34%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29      1381447      1.52%     98.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39       946343      1.04%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49       127615      0.14%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59         8473      0.01%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69        19751      0.02%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79        20792      0.02%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89        12163      0.01%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99       119018      0.13%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109       254574      0.28%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119       139264      0.15%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129        80238      0.09%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139        23379      0.03%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149         2087      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159         1623      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169         1759      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179         1108      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189         1062      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199          940      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209          926      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219          978      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229          926      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239          909      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249          941      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259          867      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269          939      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279          913      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289          887      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299          917      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows         7256      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            1                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value          425                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total     91004972                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.l2_shared.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles        3312032                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles         44477706                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles        41485490                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles         7646                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles          67103581                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles      40735629                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts      502645084                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents         28395                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents       29080319                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents        8284529                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents         959096                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands    626833985                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups          2353168935                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups        670188131                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups             4167                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps     455321884                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps        171512113                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing             118                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing          116                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts          85976341                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                636518897                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes               980833285                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts        299999999                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps          367193636                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp             863858                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       819177                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           333466                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             97959                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            97959                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             43                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        863815                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             2                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            2                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           86                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2885328                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2885414                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2752                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    104594496                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               104597248                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          190867                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   9386368                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1152686                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000134                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.011595                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1152531     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     155      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1152686                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 197123913000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3271064356                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            129000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2885324000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1923595                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       961776                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             140                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          140                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
