// Seed: 3604522049
module module_0 (
    output wire id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input id_5,
    input id_6
    , id_8,
    input id_7
);
  assign id_0[1'd0] = id_5 - 1'b0;
endmodule
