Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 11:18:11 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_103/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.091        0.000                      0                 2897        0.004        0.000                      0                 2897        2.098        0.000                       0                  2898  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.374}        4.747           210.659         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.091        0.000                      0                 2897        0.004        0.000                      0                 2897        2.098        0.000                       0                  2898  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 demux/sel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.374ns period=4.747ns})
  Destination:            demux/sel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.374ns period=4.747ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.747ns  (vclock rise@4.747ns - vclock rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.864ns (40.531%)  route 2.735ns (59.469%))
  Logic Levels:           19  (CARRY8=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 7.131 - 4.747 ) 
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.948ns (routing 1.064ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.967ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2897, routed)        1.948     2.909    demux/CLK
    SLICE_X131Y445       FDRE                                         r  demux/sel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y445       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.987 r  demux/sel_reg[5]/Q
                         net (fo=45, routed)          0.254     3.241    demux/sel[5]
    SLICE_X132Y445       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.394 r  demux/sel_reg[8]_i_6/CO[7]
                         net (fo=1, routed)           0.026     3.420    demux/sel_reg[8]_i_6_n_0
    SLICE_X132Y446       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.472 r  demux/sel_reg[8]_i_20/CO[0]
                         net (fo=39, routed)          0.206     3.678    p_1_in[9]
    SLICE_X134Y445       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097     3.775 r  sel[8]_i_231/O
                         net (fo=1, routed)           0.011     3.786    demux/S[1]
    SLICE_X134Y445       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.941 f  demux/sel_reg[8]_i_196/CO[7]
                         net (fo=1, routed)           0.026     3.967    demux/sel_reg[8]_i_196_n_0
    SLICE_X134Y446       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     4.044 f  demux/sel_reg[8]_i_171/CO[5]
                         net (fo=41, routed)          0.244     4.288    demux_n_10
    SLICE_X133Y448       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     4.398 r  sel[8]_i_138/O
                         net (fo=2, routed)           0.159     4.557    sel[8]_i_138_n_0
    SLICE_X133Y448       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     4.681 r  sel[8]_i_145/O
                         net (fo=1, routed)           0.014     4.695    demux/sel[8]_i_73_0[3]
    SLICE_X133Y448       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.851 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.877    demux/sel_reg[8]_i_81_n_0
    SLICE_X133Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     4.959 r  demux/sel_reg[8]_i_77/O[3]
                         net (fo=2, routed)           0.290     5.249    demux_n_87
    SLICE_X131Y448       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.068     5.317 r  sel[8]_i_30/O
                         net (fo=2, routed)           0.186     5.503    sel[8]_i_30_n_0
    SLICE_X131Y448       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     5.593 r  sel[8]_i_38/O
                         net (fo=1, routed)           0.015     5.608    demux/sel[8]_i_25_0[7]
    SLICE_X131Y448       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.725 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.751    demux/sel_reg[8]_i_19_n_0
    SLICE_X131Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.807 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.390     6.197    demux_n_104
    SLICE_X132Y450       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     6.329 r  sel_reg[8]_i_18/O[2]
                         net (fo=1, routed)           0.238     6.567    sel_reg[8]_i_18_n_13
    SLICE_X130Y449       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     6.602 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.011     6.613    demux/sel_reg[5]_0[4]
    SLICE_X130Y449       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.768 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.052     6.820    demux/sel_reg[8]_i_4_n_0
    SLICE_X130Y450       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.876 f  demux/sel_reg[8]_i_5/O[0]
                         net (fo=10, routed)          0.259     7.135    demux/sel_reg[8]_i_5_n_15
    SLICE_X130Y444       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     7.170 r  demux/sel[3]_i_3/O
                         net (fo=4, routed)           0.253     7.423    demux/sel[3]_i_3_n_0
    SLICE_X132Y449       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     7.459 r  demux/sel[3]_i_1/O
                         net (fo=1, routed)           0.049     7.508    demux/sel20_in[3]
    SLICE_X132Y449       FDRE                                         r  demux/sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.747     4.747 r  
    AR14                                              0.000     4.747 r  clk (IN)
                         net (fo=0)                   0.000     4.747    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.106 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.106    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.106 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.393    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.417 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2897, routed)        1.714     7.131    demux/CLK
    SLICE_X132Y449       FDRE                                         r  demux/sel_reg[3]/C
                         clock pessimism              0.478     7.609    
                         clock uncertainty           -0.035     7.574    
    SLICE_X132Y449       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.599    demux/sel_reg[3]
  -------------------------------------------------------------------
                         required time                          7.599    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  0.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 demux/genblk1[170].z_reg[170][3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.374ns period=4.747ns})
  Destination:            genblk1[170].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.374ns period=4.747ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.058ns (34.940%)  route 0.108ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      1.756ns (routing 0.967ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.992ns (routing 1.064ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2897, routed)        1.756     2.426    demux/CLK
    SLICE_X129Y422       FDRE                                         r  demux/genblk1[170].z_reg[170][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y422       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.484 r  demux/genblk1[170].z_reg[170][3]/Q
                         net (fo=1, routed)           0.108     2.592    genblk1[170].reg_in/D[3]
    SLICE_X128Y422       FDRE                                         r  genblk1[170].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2897, routed)        1.992     2.953    genblk1[170].reg_in/CLK
    SLICE_X128Y422       FDRE                                         r  genblk1[170].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.427     2.526    
    SLICE_X128Y422       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.588    genblk1[170].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.374 }
Period(ns):         4.747
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.747       3.457      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.373       2.098      SLICE_X124Y439  demux/genblk1[302].z_reg[302][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.373       2.098      SLICE_X123Y437  demux/genblk1[302].z_reg[302][3]/C



