

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Wed Jul  5 23:25:37 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.421 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       80|       80|  0.800 us|  0.800 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|   4433|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   44|    5494|   2862|    -|
|Memory           |       30|    -|       6|      6|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|    7206|   1312|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       30|   45|   12706|   8613|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       10|   20|      11|     16|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_12s_80ns_90_5_1_U93    |mul_12s_80ns_90_5_1    |        0|   4|  441|  256|    0|
    |mul_13s_71s_71_5_1_U95     |mul_13s_71s_71_5_1     |        0|   3|  441|  256|    0|
    |mul_40ns_40ns_80_2_1_U94   |mul_40ns_40ns_80_2_1   |        0|   4|  197|   81|    0|
    |mul_43ns_36ns_79_3_1_U96   |mul_43ns_36ns_79_3_1   |        0|   4|  230|  147|    0|
    |mul_49ns_44ns_93_5_1_U97   |mul_49ns_44ns_93_5_1   |        0|   4|  334|   84|    0|
    |mul_50ns_50ns_100_5_1_U98  |mul_50ns_50ns_100_5_1  |        0|   4|  340|   86|    0|
    |mul_54s_6ns_54_5_1_U85     |mul_54s_6ns_54_5_1     |        0|   2|  424|  160|    0|
    |mul_6ns_73ns_79_5_1_U87    |mul_6ns_73ns_79_5_1    |        0|   3|  441|  256|    0|
    |mul_6ns_77ns_83_5_1_U92    |mul_6ns_77ns_83_5_1    |        0|   3|  441|  256|    0|
    |mul_6ns_82ns_88_5_1_U91    |mul_6ns_82ns_88_5_1    |        0|   3|  441|  256|    0|
    |mul_6ns_87ns_93_5_1_U90    |mul_6ns_87ns_93_5_1    |        0|   3|  441|  256|    0|
    |mul_6ns_92ns_98_5_1_U89    |mul_6ns_92ns_98_5_1    |        0|   4|  441|  256|    0|
    |mul_71ns_4ns_75_5_1_U86    |mul_71ns_4ns_75_5_1    |        0|   0|  441|  256|    0|
    |mul_83ns_6ns_89_5_1_U88    |mul_83ns_6ns_89_5_1    |        0|   3|  441|  256|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                      |                       |        0|  44| 5494| 2862|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_15ns_19s_31_4_1_U99  |mac_muladd_16s_15ns_19s_31_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                                      Memory                                                     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_U  |pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud  |        4|  0|   0|    0|    64|  109|     1|         6976|
    |pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U                                        |pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb  |        0|  6|   6|    0|    64|    6|     1|          384|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_U          |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe  |        3|  0|   0|    0|    16|  105|     1|         1680|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_U          |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg  |        3|  0|   0|    0|    64|  102|     1|         6528|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_U         |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi  |        3|  0|   0|    0|    64|   97|     1|         6208|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_U         |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j  |        3|  0|   0|    0|    64|   92|     1|         5888|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_U         |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi  |        3|  0|   0|    0|    64|   87|     1|         5568|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_U         |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs  |        3|  0|   0|    0|    64|   82|     1|         5248|
    |pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_U         |pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC  |        3|  0|   0|    0|    64|   77|     1|         4928|
    |pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U                   |pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U                     |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U                     |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                                                            |                                                                                  |       30|  6|   6|    0|  1296|  883|    12|        75664|
    +-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |add_ln1199_6_fu_1985_p2     |         +|   0|  0|  112|         105|         105|
    |add_ln1199_7_fu_1991_p2     |         +|   0|  0|  113|         106|         106|
    |add_ln1199_fu_1559_p2       |         +|   0|  0|  109|         109|         109|
    |add_ln666_1_fu_1458_p2      |         +|   0|  0|  110|         103|         103|
    |add_ln666_2_fu_1497_p2      |         +|   0|  0|  109|         109|         109|
    |add_ln666_3_fu_1503_p2      |         +|   0|  0|  109|          93|          93|
    |add_ln666_4_fu_1464_p2      |         +|   0|  0|   90|          83|          83|
    |add_ln666_5_fu_1512_p2      |         +|   0|  0|  109|          93|          93|
    |add_ln666_7_fu_1812_p2      |         +|   0|  0|   43|          36|          36|
    |add_ln666_9_fu_1889_p2      |         +|   0|  0|   51|          44|          44|
    |add_ln666_fu_1489_p2        |         +|   0|  0|  109|         109|         109|
    |b_exp_1_fu_654_p2           |         +|   0|  0|   12|          12|          11|
    |b_exp_fu_594_p2             |         +|   0|  0|   12|          12|          11|
    |exp_Z1P_m_1_l_V_fu_1898_p2  |         +|   0|  0|   59|          52|          52|
    |exp_Z2P_m_1_V_fu_1821_p2    |         +|   0|  0|   51|          44|          44|
    |log_sum_V_1_fu_1551_p2      |         +|   0|  0|  109|         109|         109|
    |out_exp_V_fu_2137_p2        |         +|   0|  0|   12|          11|          10|
    |r_exp_V_fu_2005_p2          |         +|   0|  0|   14|          13|           2|
    |ret_V_15_fu_1575_p2         |         +|   0|  0|  127|         120|         120|
    |ret_V_17_fu_1649_p2         |         +|   0|  0|   14|          13|           1|
    |ret_V_22_fu_1979_p2         |         +|   0|  0|  114|         107|         107|
    |ret_V_23_fu_839_p2          |         +|   0|  0|  109|          76|          76|
    |ret_V_24_fu_922_p2          |         +|   0|  0|  109|          82|          82|
    |ret_V_25_fu_1003_p2         |         +|   0|  0|  109|         102|         102|
    |ret_V_26_fu_1094_p2         |         +|   0|  0|  109|         121|         121|
    |ret_V_27_fu_1181_p2         |         +|   0|  0|  109|         126|         126|
    |ret_V_28_fu_1268_p2         |         +|   0|  0|  109|         131|         131|
    |ret_V_29_fu_1372_p2         |         +|   0|  0|  109|         136|         136|
    |ret_V_32_fu_1765_p2         |         +|   0|  0|   43|          36|          36|
    |ret_V_34_fu_1936_p2         |         +|   0|  0|   65|          58|           5|
    |m_diff_V_fu_1690_p2         |         -|   0|  0|   66|          59|          59|
    |ret_V_10_fu_1198_p2         |         -|   0|  0|  109|         126|         126|
    |ret_V_12_fu_1285_p2         |         -|   0|  0|  109|         131|         131|
    |ret_V_14_fu_1389_p2         |         -|   0|  0|  109|         136|         136|
    |ret_V_2_fu_848_p2           |         -|   0|  0|  109|          76|          76|
    |ret_V_4_fu_939_p2           |         -|   0|  0|  109|          82|          82|
    |ret_V_6_fu_1020_p2          |         -|   0|  0|  109|         102|         102|
    |ret_V_8_fu_1111_p2          |         -|   0|  0|  109|         121|         121|
    |ret_V_fu_1532_p2            |         -|   0|  0|  125|         118|         118|
    |and_ln1038_1_fu_2186_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1038_fu_2180_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln407_1_fu_697_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln407_2_fu_715_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln407_fu_691_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln657_fu_2156_p2        |       and|   0|  0|    2|           1|           1|
    |x_is_1_fu_612_p2            |       and|   0|  0|    2|           1|           1|
    |x_is_NaN_fu_2042_p2         |       and|   0|  0|    2|           1|           1|
    |x_is_p1_fu_624_p2           |       and|   0|  0|    2|           1|           1|
    |icmp_ln1018_1_fu_630_p2     |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln1018_fu_606_p2       |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln1034_fu_2027_p2      |      icmp|   0|  0|    8|           3|           1|
    |icmp_ln1038_fu_2107_p2      |      icmp|   0|  0|   12|          13|          11|
    |icmp_ln369_fu_600_p2        |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln407_1_fu_685_p2      |      icmp|   0|  0|   11|          11|           1|
    |icmp_ln407_2_fu_703_p2      |      icmp|   0|  0|   11|          11|           1|
    |icmp_ln407_fu_679_p2        |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln856_fu_1643_p2       |      icmp|   0|  0|   13|          18|           1|
    |or_ln407_1_fu_2059_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln407_2_fu_2072_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln407_3_fu_709_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln407_fu_2047_p2         |        or|   0|  0|    2|           1|           1|
    |ap_return                   |    select|   0|  0|   64|           1|          64|
    |b_exp_2_fu_660_p3           |    select|   0|  0|   12|           1|          12|
    |grp_fu_751_p0               |    select|   0|  0|   54|           1|          54|
    |r_exp_V_2_fu_2010_p3        |    select|   0|  0|   13|           1|          13|
    |ret_V_31_fu_1663_p3         |    select|   0|  0|   13|           1|          13|
    |select_ln1038_fu_2191_p3    |    select|   0|  0|   64|           1|           1|
    |select_ln1340_fu_821_p3     |    select|   0|  0|   76|           1|          76|
    |select_ln369_fu_2199_p3     |    select|   0|  0|   64|           1|          64|
    |select_ln407_1_fu_2064_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln407_2_fu_2076_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln407_3_fu_2084_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln407_4_fu_2168_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln407_fu_2052_p3     |    select|   0|  0|   63|           1|          62|
    |select_ln657_fu_2160_p3     |    select|   0|  0|   64|           1|          64|
    |select_ln658_fu_2099_p3     |    select|   0|  0|   63|           1|           1|
    |select_ln855_fu_1655_p3     |    select|   0|  0|   13|           1|          13|
    |tmp_26_fu_2130_p3           |    select|   0|  0|   52|           1|          52|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |xor_ln1022_fu_2037_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln369_fu_673_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln657_fu_2175_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln964_fu_618_p2         |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 4433|        3479|        4012|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |Elog2_V_reg_2652                     |   90|   0|   90|          0|
    |Z2_V_reg_2709                        |    8|   0|    8|          0|
    |Z3_V_reg_2716                        |    8|   0|    8|          0|
    |Z3_V_reg_2716_pp0_iter63_reg         |    8|   0|    8|          0|
    |Z4_reg_2721                          |   35|   0|   35|          0|
    |a_1_reg_2345                         |    6|   0|    6|          0|
    |a_2_reg_2377                         |    6|   0|    6|          0|
    |a_reg_2308                           |    4|   0|    4|          0|
    |add_ln1199_6_reg_2851                |  105|   0|  105|          0|
    |add_ln1199_7_reg_2856                |  106|   0|  106|          0|
    |add_ln1199_reg_2657                  |  109|   0|  109|          0|
    |add_ln666_1_reg_2622                 |  103|   0|  103|          0|
    |add_ln666_2_reg_2637                 |  109|   0|  109|          0|
    |add_ln666_4_reg_2627                 |   83|   0|   83|          0|
    |add_ln666_5_reg_2642                 |   93|   0|   93|          0|
    |and_ln407_1_reg_2274                 |    1|   0|    1|          0|
    |and_ln407_2_reg_2280                 |    1|   0|    1|          0|
    |ap_CS_fsm                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter77             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter78             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter79             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter80             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |    1|   0|    1|          0|
    |b_exp_2_reg_2259                     |   12|   0|   12|          0|
    |b_frac_tilde_inverse_V_reg_2286      |    6|   0|    6|          0|
    |exp_Z1P_m_1_V_reg_2809               |   50|   0|   50|          0|
    |exp_Z1_V_reg_2804                    |   58|   0|   58|          0|
    |exp_Z1_hi_V_reg_2814                 |   50|   0|   50|          0|
    |exp_Z2P_m_1_V_reg_2772               |   44|   0|   44|          0|
    |f_Z3_reg_2742                        |   26|   0|   26|          0|
    |icmp_ln1018_1_reg_2248               |    1|   0|    1|          0|
    |icmp_ln1018_reg_2230                 |    1|   0|    1|          0|
    |icmp_ln1034_reg_2871                 |    1|   0|    1|          0|
    |log_sum_V_reg_2602                   |  109|   0|  109|          0|
    |logn_V_1_reg_2566                    |  102|   0|  102|          0|
    |logn_V_2_reg_2571                    |   97|   0|   97|          0|
    |logn_V_3_reg_2612                    |   92|   0|   92|          0|
    |logn_V_4_reg_2617                    |   87|   0|   87|          0|
    |logn_V_reg_2607                      |  105|   0|  105|          0|
    |m_diff_hi_V_reg_2704                 |    8|   0|    8|          0|
    |mul_ln691_reg_2301                   |   54|   0|   54|          0|
    |p_Result_12_reg_2667                 |    1|   0|    1|          0|
    |p_Result_12_reg_2667_pp0_iter54_reg  |    1|   0|    1|          0|
    |p_Result_s_reg_2254                  |    1|   0|    1|          0|
    |p_Result_s_reg_2254_pp0_iter1_reg    |    1|   0|    1|          0|
    |r_V_22_reg_2334                      |   75|   0|   75|          0|
    |r_V_23_reg_2366                      |   79|   0|   79|          0|
    |r_V_24_reg_2398                      |   89|   0|   89|          0|
    |r_V_25_reg_2430                      |   98|   0|   98|          0|
    |r_V_26_reg_2462                      |   93|   0|   93|          0|
    |r_V_27_reg_2494                      |   88|   0|   88|          0|
    |r_V_28_reg_2526                      |   83|   0|   83|          0|
    |r_V_reg_2834                         |  100|   0|  100|          0|
    |r_exp_V_2_reg_2866                   |   13|   0|   13|          0|
    |ret_V_15_reg_2662                    |  120|   0|  120|          0|
    |ret_V_31_reg_2687                    |   13|   0|   13|          0|
    |ret_V_32_reg_2736                    |   36|   0|   36|          0|
    |ret_V_33_reg_2747                    |   34|   0|   43|          9|
    |ret_V_34_reg_2829                    |   58|   0|   58|          0|
    |ret_V_4_reg_2371                     |   82|   0|   82|          0|
    |rhs_s_reg_2632                       |   79|   0|   79|          0|
    |tmp_10_reg_2467                      |   82|   0|   82|          0|
    |tmp_11_reg_2473                      |   76|   0|   76|          0|
    |tmp_12_reg_2478                      |    6|   0|    6|          0|
    |tmp_13_reg_2499                      |   77|   0|   77|          0|
    |tmp_14_reg_2505                      |   71|   0|   71|          0|
    |tmp_15_reg_2510                      |    6|   0|    6|          0|
    |tmp_16_reg_2546                      |   72|   0|   72|          0|
    |tmp_17_reg_2551                      |   40|   0|   40|          0|
    |tmp_18_reg_2778                      |   40|   0|   40|          0|
    |tmp_20_reg_2861                      |    1|   0|    1|          0|
    |tmp_25_reg_2224                      |   52|   0|   52|          0|
    |tmp_25_reg_2224_pp0_iter1_reg        |   52|   0|   52|          0|
    |tmp_3_reg_2351                       |   67|   0|   67|          0|
    |tmp_4_reg_2409                       |   86|   0|   86|          0|
    |tmp_5_reg_2414                       |    6|   0|    6|          0|
    |tmp_6_reg_2435                       |   87|   0|   87|          0|
    |tmp_7_reg_2441                       |   81|   0|   81|          0|
    |tmp_8_reg_2446                       |    6|   0|    6|          0|
    |tmp_9_reg_2319                       |    1|   0|    1|          0|
    |trunc_ln1199_2_reg_2846              |   56|   0|   56|          0|
    |trunc_ln1199_reg_2841                |   57|   0|   57|          0|
    |trunc_ln183_reg_2877                 |   11|   0|   11|          0|
    |trunc_ln3_reg_2647                   |   73|   0|   73|          0|
    |trunc_ln4_reg_2677                   |   59|   0|   59|          0|
    |trunc_ln666_1_reg_2699               |   59|   0|   59|          0|
    |trunc_ln666_2_reg_2799               |   36|   0|   36|          0|
    |trunc_ln666_3_reg_2383               |   76|   0|   76|          0|
    |trunc_ln666_reg_2314                 |   50|   0|   50|          0|
    |trunc_ln666_s_reg_2762               |   20|   0|   20|          0|
    |x_is_1_reg_2235                      |    1|   0|    1|          0|
    |x_is_p1_reg_2242                     |    1|   0|    1|          0|
    |z2_V_reg_2339                        |   73|   0|   73|          0|
    |z4_V_reg_2403                        |   92|   0|   92|          0|
    |zext_ln541_reg_2264                  |    6|   0|   64|         58|
    |Z2_V_reg_2709                        |   64|  32|    8|          0|
    |a_1_reg_2345                         |   64|  32|    6|          0|
    |a_2_reg_2377                         |   64|  32|    6|          0|
    |a_reg_2308                           |   64|  32|    4|          0|
    |and_ln407_1_reg_2274                 |   64|  32|    1|          0|
    |and_ln407_2_reg_2280                 |   64|  32|    1|          0|
    |b_exp_2_reg_2259                     |   64|  32|   12|          0|
    |exp_Z1_V_reg_2804                    |   64|  32|   58|          0|
    |exp_Z2P_m_1_V_reg_2772               |   64|  32|   44|          0|
    |icmp_ln1018_1_reg_2248               |   64|  32|    1|          0|
    |icmp_ln1018_reg_2230                 |   64|  32|    1|          0|
    |m_diff_hi_V_reg_2704                 |   64|  32|    8|          0|
    |mul_ln691_reg_2301                   |   64|  32|   54|          0|
    |ret_V_15_reg_2662                    |   64|  32|  120|          0|
    |ret_V_31_reg_2687                    |   64|  32|   13|          0|
    |ret_V_32_reg_2736                    |   64|  32|   36|          0|
    |ret_V_33_reg_2747                    |   64|  32|   43|          9|
    |ret_V_4_reg_2371                     |   64|  32|   82|          0|
    |tmp_10_reg_2467                      |   64|  32|   82|          0|
    |tmp_11_reg_2473                      |   64|  32|   76|          0|
    |tmp_12_reg_2478                      |   64|  32|    6|          0|
    |tmp_13_reg_2499                      |   64|  32|   77|          0|
    |tmp_14_reg_2505                      |   64|  32|   71|          0|
    |tmp_15_reg_2510                      |   64|  32|    6|          0|
    |tmp_16_reg_2546                      |   64|  32|   72|          0|
    |tmp_18_reg_2778                      |   64|  32|   40|          0|
    |tmp_3_reg_2351                       |   64|  32|   67|          0|
    |tmp_4_reg_2409                       |   64|  32|   86|          0|
    |tmp_5_reg_2414                       |   64|  32|    6|          0|
    |tmp_6_reg_2435                       |   64|  32|   87|          0|
    |tmp_7_reg_2441                       |   64|  32|   81|          0|
    |tmp_8_reg_2446                       |   64|  32|    6|          0|
    |tmp_9_reg_2319                       |   64|  32|    1|          0|
    |trunc_ln4_reg_2677                   |   64|  32|   59|          0|
    |trunc_ln666_3_reg_2383               |   64|  32|   76|          0|
    |trunc_ln666_reg_2314                 |   64|  32|   50|          0|
    |x_is_1_reg_2235                      |   64|  32|    1|          0|
    |x_is_p1_reg_2242                     |   64|  32|    1|          0|
    |z2_V_reg_2339                        |   64|  32|   73|          0|
    |z4_V_reg_2403                        |   64|  32|   92|          0|
    |zext_ln541_reg_2264                  |   64|  32|   64|         58|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 7206|1312| 6327|        134|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  pow_generic<double>|  return value|
|base_r     |   in|   64|     ap_none|               base_r|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 81


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 81
* Pipeline : 1
  Pipeline-0 : II = 1, D = 81, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.56>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486]   --->   Operation 82 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %base_read" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486]   --->   Operation 83 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 84 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 85 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i64 %data_V"   --->   Operation 86 'trunc' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i11 %tmp_24" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513]   --->   Operation 87 'zext' 'zext_ln513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.63ns)   --->   "%b_exp = add i12 %zext_ln513, i12 3073" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513]   --->   Operation 88 'add' 'b_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (1.99ns)   --->   "%icmp_ln369 = icmp_eq  i12 %b_exp, i12 0" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 89 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (2.89ns)   --->   "%icmp_ln1018 = icmp_eq  i52 %tmp_25, i52 0"   --->   Operation 90 'icmp' 'icmp_ln1018' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.97ns)   --->   "%x_is_1 = and i1 %icmp_ln369, i1 %icmp_ln1018" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 91 'and' 'x_is_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%xor_ln964 = xor i1 %p_Result_10, i1 1"   --->   Operation 92 'xor' 'xor_ln964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln964" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 93 'and' 'x_is_p1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (1.88ns)   --->   "%icmp_ln1018_1 = icmp_eq  i11 %tmp_24, i11 2047"   --->   Operation 94 'icmp' 'icmp_ln1018_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 51"   --->   Operation 95 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%index0 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_V, i32 46, i32 51"   --->   Operation 96 'partselect' 'index0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.63ns)   --->   "%b_exp_1 = add i12 %zext_ln513, i12 3074" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515]   --->   Operation 97 'add' 'b_exp_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.69ns)   --->   "%b_exp_2 = select i1 %p_Result_s, i12 %b_exp_1, i12 %b_exp" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 98 'select' 'b_exp_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i6 %index0"   --->   Operation 99 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i64 0, i64 %zext_ln541" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 100 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 101 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_1 : Operation 102 [1/1] (0.97ns)   --->   "%xor_ln369 = xor i1 %x_is_1, i1 1" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 102 'xor' 'xor_ln369' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (1.88ns)   --->   "%icmp_ln407 = icmp_ne  i11 %tmp_24, i11 2047" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 103 'icmp' 'icmp_ln407' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (1.88ns)   --->   "%icmp_ln407_1 = icmp_ne  i11 %tmp_24, i11 0" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 104 'icmp' 'icmp_ln407_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln407_1)   --->   "%and_ln407 = and i1 %icmp_ln407_1, i1 %xor_ln369" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 105 'and' 'and_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln407_1 = and i1 %and_ln407, i1 %icmp_ln407" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 106 'and' 'and_ln407_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (1.88ns)   --->   "%icmp_ln407_2 = icmp_eq  i11 %tmp_24, i11 0" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 107 'icmp' 'icmp_ln407_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln407_2)   --->   "%or_ln407_3 = or i1 %icmp_ln1018_1, i1 %icmp_ln407_2" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 108 'or' 'or_ln407_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln407_2 = and i1 %or_ln407_3, i1 %xor_ln369" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 109 'and' 'and_ln407_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 110 [1/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 110 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_11 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_25, i1 0"   --->   Operation 111 'bitconcatenate' 'p_Result_11' <Predicate = (!p_Result_s & !and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%r_V_21 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %tmp_25"   --->   Operation 112 'bitconcatenate' 'r_V_21' <Predicate = (p_Result_s & !and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1340_1 = zext i53 %r_V_21"   --->   Operation 113 'zext' 'zext_ln1340_1' <Predicate = (p_Result_s & !and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.94ns)   --->   "%b_frac_V_1 = select i1 %p_Result_s, i54 %zext_ln1340_1, i54 %p_Result_11" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 114 'select' 'b_frac_V_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i6 %b_frac_tilde_inverse_V"   --->   Operation 115 'zext' 'zext_ln691' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_3 : Operation 116 [5/5] (5.66ns)   --->   "%mul_ln691 = mul i54 %b_frac_V_1, i54 %zext_ln691"   --->   Operation 116 'mul' 'mul_ln691' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 117 [4/5] (5.66ns)   --->   "%mul_ln691 = mul i54 %b_frac_V_1, i54 %zext_ln691"   --->   Operation 117 'mul' 'mul_ln691' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.66>
ST_5 : Operation 118 [3/5] (5.66ns)   --->   "%mul_ln691 = mul i54 %b_frac_V_1, i54 %zext_ln691"   --->   Operation 118 'mul' 'mul_ln691' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.66>
ST_6 : Operation 119 [2/5] (5.66ns)   --->   "%mul_ln691 = mul i54 %b_frac_V_1, i54 %zext_ln691"   --->   Operation 119 'mul' 'mul_ln691' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.66>
ST_7 : Operation 120 [1/5] (5.66ns)   --->   "%mul_ln691 = mul i54 %b_frac_V_1, i54 %zext_ln691"   --->   Operation 120 'mul' 'mul_ln691' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%a = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln691, i32 50, i32 53"   --->   Operation 121 'partselect' 'a' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln666 = trunc i54 %mul_ln691"   --->   Operation 122 'trunc' 'trunc_ln666' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln691, i32 53"   --->   Operation 123 'bitselect' 'tmp_9' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%z1_V = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln691, i17 0"   --->   Operation 124 'bitconcatenate' 'z1_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1123 = zext i4 %a"   --->   Operation 125 'zext' 'zext_ln1123' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1125 = zext i71 %z1_V"   --->   Operation 126 'zext' 'zext_ln1125' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_8 : Operation 127 [5/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1125, i75 %zext_ln1123"   --->   Operation 127 'mul' 'r_V_22' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 128 [4/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1125, i75 %zext_ln1123"   --->   Operation 128 'mul' 'r_V_22' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 129 [3/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1125, i75 %zext_ln1123"   --->   Operation 129 'mul' 'r_V_22' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 130 [2/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1125, i75 %zext_ln1123"   --->   Operation 130 'mul' 'r_V_22' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 131 [1/5] (6.97ns)   --->   "%r_V_22 = mul i75 %zext_ln1125, i75 %zext_ln1123"   --->   Operation 131 'mul' 'r_V_22' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.81>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%sf = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i5.i54.i16, i5 16, i54 %mul_ln691, i16 0"   --->   Operation 132 'bitconcatenate' 'sf' <Predicate = (!tmp_9 & !and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i5.i54.i17, i5 16, i54 %mul_ln691, i17 0"   --->   Operation 133 'bitconcatenate' 'tmp_2' <Predicate = (tmp_9 & !and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1340 = zext i75 %sf"   --->   Operation 134 'zext' 'zext_ln1340' <Predicate = (!tmp_9 & !and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (1.15ns)   --->   "%select_ln1340 = select i1 %tmp_9, i76 %tmp_2, i76 %zext_ln1340"   --->   Operation 135 'select' 'select_ln1340' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 1.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%lhs = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln666, i25 0"   --->   Operation 136 'bitconcatenate' 'lhs' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1199 = zext i75 %lhs"   --->   Operation 137 'zext' 'zext_ln1199' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_23 = add i76 %select_ln1340, i76 %zext_ln1199"   --->   Operation 138 'add' 'ret_V_23' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1200 = zext i75 %r_V_22"   --->   Operation 139 'zext' 'zext_ln1200' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (5.65ns) (root node of TernaryAdder)   --->   "%ret_V_2 = sub i76 %ret_V_23, i76 %zext_ln1200"   --->   Operation 140 'sub' 'ret_V_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.65> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%z2_V = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %ret_V_2, i32 3, i32 75"   --->   Operation 141 'partselect' 'z2_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%a_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %ret_V_2, i32 70, i32 75"   --->   Operation 142 'partselect' 'a_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %ret_V_2, i32 3, i32 69"   --->   Operation 143 'partselect' 'tmp_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.97>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1123_1 = zext i6 %a_1"   --->   Operation 144 'zext' 'zext_ln1123_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1125_1 = zext i73 %z2_V"   --->   Operation 145 'zext' 'zext_ln1125_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_14 : Operation 146 [5/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1123_1, i79 %zext_ln1125_1"   --->   Operation 146 'mul' 'r_V_23' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 147 [4/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1123_1, i79 %zext_ln1125_1"   --->   Operation 147 'mul' 'r_V_23' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.97>
ST_16 : Operation 148 [3/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1123_1, i79 %zext_ln1125_1"   --->   Operation 148 'mul' 'r_V_23' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.97>
ST_17 : Operation 149 [2/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1123_1, i79 %zext_ln1125_1"   --->   Operation 149 'mul' 'r_V_23' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.97>
ST_18 : Operation 150 [1/5] (6.97ns)   --->   "%r_V_23 = mul i79 %zext_ln1123_1, i79 %zext_ln1125_1"   --->   Operation 150 'mul' 'r_V_23' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.83>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln671 = zext i73 %z2_V"   --->   Operation 151 'zext' 'zext_ln671' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%eZ = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i5.i76, i5 16, i76 %zext_ln671"   --->   Operation 152 'bitconcatenate' 'eZ' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_3, i14 0"   --->   Operation 153 'bitconcatenate' 'lhs_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1199_1 = zext i81 %lhs_2"   --->   Operation 154 'zext' 'zext_ln1199_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln666 = zext i81 %eZ"   --->   Operation 155 'zext' 'zext_ln666' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_24 = add i82 %zext_ln666, i82 %zext_ln1199_1"   --->   Operation 156 'add' 'ret_V_24' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%rhs_3 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %r_V_23, i1 0"   --->   Operation 157 'bitconcatenate' 'rhs_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln1200_1 = zext i80 %rhs_3"   --->   Operation 158 'zext' 'zext_ln1200_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (5.83ns) (root node of TernaryAdder)   --->   "%ret_V_4 = sub i82 %ret_V_24, i82 %zext_ln1200_1"   --->   Operation 159 'sub' 'ret_V_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%a_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %ret_V_4, i32 76, i32 81"   --->   Operation 160 'partselect' 'a_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln666_3 = trunc i82 %ret_V_4"   --->   Operation 161 'trunc' 'trunc_ln666_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.97>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%z3_V = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %ret_V_4, i1 0"   --->   Operation 162 'bitconcatenate' 'z3_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1123_2 = zext i6 %a_2"   --->   Operation 163 'zext' 'zext_ln1123_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln1125_2 = zext i83 %z3_V"   --->   Operation 164 'zext' 'zext_ln1125_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_20 : Operation 165 [5/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1125_2, i89 %zext_ln1123_2"   --->   Operation 165 'mul' 'r_V_24' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.97>
ST_21 : Operation 166 [4/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1125_2, i89 %zext_ln1123_2"   --->   Operation 166 'mul' 'r_V_24' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.97>
ST_22 : Operation 167 [3/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1125_2, i89 %zext_ln1123_2"   --->   Operation 167 'mul' 'r_V_24' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.97>
ST_23 : Operation 168 [2/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1125_2, i89 %zext_ln1123_2"   --->   Operation 168 'mul' 'r_V_24' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.97>
ST_24 : Operation 169 [1/5] (6.97ns)   --->   "%r_V_24 = mul i89 %zext_ln1125_2, i89 %zext_ln1123_2"   --->   Operation 169 'mul' 'r_V_24' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%eZ_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i13.i82.i1, i13 4096, i82 %ret_V_4, i1 0"   --->   Operation 170 'bitconcatenate' 'eZ_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln666_3, i25 0"   --->   Operation 171 'bitconcatenate' 'lhs_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1199_2 = zext i101 %lhs_4"   --->   Operation 172 'zext' 'zext_ln1199_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln666_1 = zext i96 %eZ_1"   --->   Operation 173 'zext' 'zext_ln666_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_25 = add i102 %zext_ln1199_2, i102 %zext_ln666_1"   --->   Operation 174 'add' 'ret_V_25' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%rhs_6 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %r_V_24, i6 0"   --->   Operation 175 'bitconcatenate' 'rhs_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1200_2 = zext i95 %rhs_6"   --->   Operation 176 'zext' 'zext_ln1200_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (6.41ns) (root node of TernaryAdder)   --->   "%ret_V_6 = sub i102 %ret_V_25, i102 %zext_ln1200_2"   --->   Operation 177 'sub' 'ret_V_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.41> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%z4_V = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %ret_V_6, i32 10, i32 101"   --->   Operation 178 'partselect' 'z4_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %ret_V_6, i32 10, i32 95"   --->   Operation 179 'partselect' 'tmp_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %ret_V_6, i32 96, i32 101"   --->   Operation 180 'partselect' 'tmp_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 6.97>
ST_26 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1123_4 = zext i6 %tmp_5"   --->   Operation 181 'zext' 'zext_ln1123_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_26 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln1125_6 = zext i92 %z4_V"   --->   Operation 182 'zext' 'zext_ln1125_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_26 : Operation 183 [5/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1123_4, i98 %zext_ln1125_6"   --->   Operation 183 'mul' 'r_V_25' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.97>
ST_27 : Operation 184 [4/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1123_4, i98 %zext_ln1125_6"   --->   Operation 184 'mul' 'r_V_25' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.97>
ST_28 : Operation 185 [3/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1123_4, i98 %zext_ln1125_6"   --->   Operation 185 'mul' 'r_V_25' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.97>
ST_29 : Operation 186 [2/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1123_4, i98 %zext_ln1125_6"   --->   Operation 186 'mul' 'r_V_25' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.97>
ST_30 : Operation 187 [1/5] (6.97ns)   --->   "%r_V_25 = mul i98 %zext_ln1123_4, i98 %zext_ln1125_6"   --->   Operation 187 'mul' 'r_V_25' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.97>
ST_31 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln671_1 = zext i92 %z4_V"   --->   Operation 188 'zext' 'zext_ln671_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_31 : Operation 189 [1/1] (0.00ns)   --->   "%eZ_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i102, i8 128, i102 %zext_ln671_1"   --->   Operation 189 'bitconcatenate' 'eZ_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_31 : Operation 190 [1/1] (0.00ns)   --->   "%lhs_6 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_4, i34 0"   --->   Operation 190 'bitconcatenate' 'lhs_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_31 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1199_3 = zext i120 %lhs_6"   --->   Operation 191 'zext' 'zext_ln1199_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_31 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln666_2 = zext i110 %eZ_2"   --->   Operation 192 'zext' 'zext_ln666_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_31 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_26 = add i121 %zext_ln1199_3, i121 %zext_ln666_2"   --->   Operation 193 'add' 'ret_V_26' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 194 [1/1] (0.00ns)   --->   "%rhs_9 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i98.i11, i98 %r_V_25, i11 0"   --->   Operation 194 'bitconcatenate' 'rhs_9' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_31 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1200_3 = zext i109 %rhs_9"   --->   Operation 195 'zext' 'zext_ln1200_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_31 : Operation 196 [1/1] (6.97ns) (root node of TernaryAdder)   --->   "%ret_V_8 = sub i121 %ret_V_26, i121 %zext_ln1200_3"   --->   Operation 196 'sub' 'ret_V_8' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %ret_V_8, i32 34, i32 120"   --->   Operation 197 'partselect' 'tmp_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_31 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %ret_V_8, i32 34, i32 114"   --->   Operation 198 'partselect' 'tmp_7' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_31 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %ret_V_8, i32 115, i32 120"   --->   Operation 199 'partselect' 'tmp_8' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 6.97>
ST_32 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1123_5 = zext i6 %tmp_8"   --->   Operation 200 'zext' 'zext_ln1123_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_32 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln1125_7 = zext i87 %tmp_6"   --->   Operation 201 'zext' 'zext_ln1125_7' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_32 : Operation 202 [5/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1123_5, i93 %zext_ln1125_7"   --->   Operation 202 'mul' 'r_V_26' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.97>
ST_33 : Operation 203 [4/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1123_5, i93 %zext_ln1125_7"   --->   Operation 203 'mul' 'r_V_26' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.97>
ST_34 : Operation 204 [3/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1123_5, i93 %zext_ln1125_7"   --->   Operation 204 'mul' 'r_V_26' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.97>
ST_35 : Operation 205 [2/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1123_5, i93 %zext_ln1125_7"   --->   Operation 205 'mul' 'r_V_26' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.97>
ST_36 : Operation 206 [1/5] (6.97ns)   --->   "%r_V_26 = mul i93 %zext_ln1123_5, i93 %zext_ln1125_7"   --->   Operation 206 'mul' 'r_V_26' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.12>
ST_37 : Operation 207 [1/1] (0.00ns)   --->   "%eZ_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i23.i87, i23 4194304, i87 %tmp_6"   --->   Operation 207 'bitconcatenate' 'eZ_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_37 : Operation 208 [1/1] (0.00ns)   --->   "%lhs_8 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_7, i44 0"   --->   Operation 208 'bitconcatenate' 'lhs_8' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_37 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln1199_4 = zext i125 %lhs_8"   --->   Operation 209 'zext' 'zext_ln1199_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_37 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln666_3 = zext i110 %eZ_3"   --->   Operation 210 'zext' 'zext_ln666_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_37 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_27 = add i126 %zext_ln1199_4, i126 %zext_ln666_3"   --->   Operation 211 'add' 'ret_V_27' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 212 [1/1] (0.00ns)   --->   "%rhs_12 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i93.i16, i93 %r_V_26, i16 0"   --->   Operation 212 'bitconcatenate' 'rhs_12' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_37 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1200_4 = zext i109 %rhs_12"   --->   Operation 213 'zext' 'zext_ln1200_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_37 : Operation 214 [1/1] (7.12ns) (root node of TernaryAdder)   --->   "%ret_V_10 = sub i126 %ret_V_27, i126 %zext_ln1200_4"   --->   Operation 214 'sub' 'ret_V_10' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 7.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %ret_V_10, i32 44, i32 125"   --->   Operation 215 'partselect' 'tmp_10' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_37 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %ret_V_10, i32 44, i32 119"   --->   Operation 216 'partselect' 'tmp_11' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_37 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %ret_V_10, i32 120, i32 125"   --->   Operation 217 'partselect' 'tmp_12' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 6.97>
ST_38 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln1123_6 = zext i6 %tmp_12"   --->   Operation 218 'zext' 'zext_ln1123_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_38 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln1125_8 = zext i82 %tmp_10"   --->   Operation 219 'zext' 'zext_ln1125_8' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_38 : Operation 220 [5/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1123_6, i88 %zext_ln1125_8"   --->   Operation 220 'mul' 'r_V_27' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.97>
ST_39 : Operation 221 [4/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1123_6, i88 %zext_ln1125_8"   --->   Operation 221 'mul' 'r_V_27' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.97>
ST_40 : Operation 222 [3/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1123_6, i88 %zext_ln1125_8"   --->   Operation 222 'mul' 'r_V_27' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.97>
ST_41 : Operation 223 [2/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1123_6, i88 %zext_ln1125_8"   --->   Operation 223 'mul' 'r_V_27' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.97>
ST_42 : Operation 224 [1/5] (6.97ns)   --->   "%r_V_27 = mul i88 %zext_ln1123_6, i88 %zext_ln1125_8"   --->   Operation 224 'mul' 'r_V_27' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.26>
ST_43 : Operation 225 [1/1] (0.00ns)   --->   "%eZ_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i28.i82, i28 134217728, i82 %tmp_10"   --->   Operation 225 'bitconcatenate' 'eZ_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_43 : Operation 226 [1/1] (0.00ns)   --->   "%lhs_10 = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_11, i54 0"   --->   Operation 226 'bitconcatenate' 'lhs_10' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_43 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln1199_5 = zext i130 %lhs_10"   --->   Operation 227 'zext' 'zext_ln1199_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_43 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln666_4 = zext i110 %eZ_4"   --->   Operation 228 'zext' 'zext_ln666_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_43 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_28 = add i131 %zext_ln1199_5, i131 %zext_ln666_4"   --->   Operation 229 'add' 'ret_V_28' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 230 [1/1] (0.00ns)   --->   "%rhs_15 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i88.i21, i88 %r_V_27, i21 0"   --->   Operation 230 'bitconcatenate' 'rhs_15' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_43 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln1200_5 = zext i109 %rhs_15"   --->   Operation 231 'zext' 'zext_ln1200_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_43 : Operation 232 [1/1] (7.26ns) (root node of TernaryAdder)   --->   "%ret_V_12 = sub i131 %ret_V_28, i131 %zext_ln1200_5"   --->   Operation 232 'sub' 'ret_V_12' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 7.26> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %ret_V_12, i32 54, i32 130"   --->   Operation 233 'partselect' 'tmp_13' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_43 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %ret_V_12, i32 54, i32 124"   --->   Operation 234 'partselect' 'tmp_14' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_43 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %ret_V_12, i32 125, i32 130"   --->   Operation 235 'partselect' 'tmp_15' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 6.97>
ST_44 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln1123_7 = zext i6 %tmp_15"   --->   Operation 236 'zext' 'zext_ln1123_7' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_44 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln1125_9 = zext i77 %tmp_13"   --->   Operation 237 'zext' 'zext_ln1125_9' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_44 : Operation 238 [5/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1123_7, i83 %zext_ln1125_9"   --->   Operation 238 'mul' 'r_V_28' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.97>
ST_45 : Operation 239 [4/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1123_7, i83 %zext_ln1125_9"   --->   Operation 239 'mul' 'r_V_28' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.97>
ST_46 : Operation 240 [3/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1123_7, i83 %zext_ln1125_9"   --->   Operation 240 'mul' 'r_V_28' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.97>
ST_47 : Operation 241 [2/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1123_7, i83 %zext_ln1125_9"   --->   Operation 241 'mul' 'r_V_28' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.97>
ST_48 : Operation 242 [1/5] (6.97ns)   --->   "%r_V_28 = mul i83 %zext_ln1123_7, i83 %zext_ln1125_9"   --->   Operation 242 'mul' 'r_V_28' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.42>
ST_49 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln666 = sext i12 %b_exp_2"   --->   Operation 243 'sext' 'sext_ln666' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_49 : Operation 244 [5/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln666, i90 418981761686000620659953"   --->   Operation 244 'mul' 'Elog2_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln541_6 = zext i6 %a_1"   --->   Operation 245 'zext' 'zext_ln541_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_49 : Operation 246 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i64 0, i64 %zext_ln541_6" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 246 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_49 : Operation 247 [2/2] (3.25ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 247 'load' 'logn_V_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_49 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln541_7 = zext i6 %a_2"   --->   Operation 248 'zext' 'zext_ln541_7' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_49 : Operation 249 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i64 0, i64 %zext_ln541_7" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 249 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_49 : Operation 250 [2/2] (3.25ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 250 'load' 'logn_V_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_49 : Operation 251 [1/1] (0.00ns)   --->   "%eZ_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i33.i77, i33 4294967296, i77 %tmp_13"   --->   Operation 251 'bitconcatenate' 'eZ_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_49 : Operation 252 [1/1] (0.00ns)   --->   "%lhs_12 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_14, i64 0"   --->   Operation 252 'bitconcatenate' 'lhs_12' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_49 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln1199_6 = zext i135 %lhs_12"   --->   Operation 253 'zext' 'zext_ln1199_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_49 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln666_5 = zext i110 %eZ_5"   --->   Operation 254 'zext' 'zext_ln666_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_49 : Operation 255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = add i136 %zext_ln1199_6, i136 %zext_ln666_5"   --->   Operation 255 'add' 'ret_V_29' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 256 [1/1] (0.00ns)   --->   "%rhs_18 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i83.i26, i83 %r_V_28, i26 0"   --->   Operation 256 'bitconcatenate' 'rhs_18' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_49 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln1200_6 = zext i109 %rhs_18"   --->   Operation 257 'zext' 'zext_ln1200_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_49 : Operation 258 [1/1] (7.42ns) (root node of TernaryAdder)   --->   "%ret_V_14 = sub i136 %ret_V_29, i136 %zext_ln1200_6"   --->   Operation 258 'sub' 'ret_V_14' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 7.42> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %ret_V_14, i32 64, i32 135"   --->   Operation 259 'partselect' 'tmp_16' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_49 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %ret_V_14, i32 96, i32 135"   --->   Operation 260 'partselect' 'tmp_17' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 6.97>
ST_50 : Operation 261 [4/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln666, i90 418981761686000620659953"   --->   Operation 261 'mul' 'Elog2_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 262 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i64 0, i64 %zext_ln541" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 262 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_50 : Operation 263 [2/2] (3.25ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 263 'load' 'log_sum_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_50 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i4 %a"   --->   Operation 264 'zext' 'zext_ln541_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_50 : Operation 265 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i64 0, i64 %zext_ln541_1" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 265 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_50 : Operation 266 [2/2] (3.25ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 266 'load' 'logn_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_50 : Operation 267 [1/2] (3.25ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 267 'load' 'logn_V_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_50 : Operation 268 [1/2] (3.25ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 268 'load' 'logn_V_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_50 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln541_8 = zext i6 %tmp_5"   --->   Operation 269 'zext' 'zext_ln541_8' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_50 : Operation 270 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i64 0, i64 %zext_ln541_8" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 270 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_50 : Operation 271 [2/2] (3.25ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 271 'load' 'logn_V_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_50 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln541_9 = zext i6 %tmp_8"   --->   Operation 272 'zext' 'zext_ln541_9' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_50 : Operation 273 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i64 0, i64 %zext_ln541_9" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 273 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_50 : Operation 274 [2/2] (3.25ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 274 'load' 'logn_V_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_50 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln541_10 = zext i6 %tmp_12"   --->   Operation 275 'zext' 'zext_ln541_10' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_50 : Operation 276 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i64 0, i64 %zext_ln541_10" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 276 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_50 : Operation 277 [2/2] (3.25ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 277 'load' 'logn_V_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_50 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln541_11 = zext i6 %tmp_15"   --->   Operation 278 'zext' 'zext_ln541_11' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_50 : Operation 279 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i64 0, i64 %zext_ln541_11" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 279 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_50 : Operation 280 [2/2] (3.25ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 280 'load' 'logn_V_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_50 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln1122_2 = zext i40 %tmp_17"   --->   Operation 281 'zext' 'zext_ln1122_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_50 : Operation 282 [2/2] (6.91ns)   --->   "%r_V_29 = mul i80 %zext_ln1122_2, i80 %zext_ln1122_2"   --->   Operation 282 'mul' 'r_V_29' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.28>
ST_51 : Operation 283 [3/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln666, i90 418981761686000620659953"   --->   Operation 283 'mul' 'Elog2_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 284 [1/2] (3.25ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 284 'load' 'log_sum_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_51 : Operation 285 [1/2] (3.25ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 285 'load' 'logn_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_51 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i102 %logn_V_1" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 286 'zext' 'zext_ln223' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_51 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i97 %logn_V_2" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 287 'zext' 'zext_ln223_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_51 : Operation 288 [1/2] (3.25ns)   --->   "%logn_V_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 288 'load' 'logn_V_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_51 : Operation 289 [1/2] (3.25ns)   --->   "%logn_V_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 289 'load' 'logn_V_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_51 : Operation 290 [1/2] (3.25ns)   --->   "%logn_V_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 290 'load' 'logn_V_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_51 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln223_4 = zext i82 %logn_V_5" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 291 'zext' 'zext_ln223_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_51 : Operation 292 [1/2] (3.25ns)   --->   "%logn_V_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 292 'load' 'logn_V_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_51 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln223_5 = zext i77 %logn_V_6" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 293 'zext' 'zext_ln223_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_51 : Operation 294 [1/1] (4.60ns)   --->   "%add_ln666_1 = add i103 %zext_ln223, i103 %zext_ln223_1"   --->   Operation 294 'add' 'add_ln666_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 4.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 295 [1/1] (4.03ns)   --->   "%add_ln666_4 = add i83 %zext_ln223_4, i83 %zext_ln223_5"   --->   Operation 295 'add' 'add_ln666_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 4.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 296 [1/2] (6.91ns)   --->   "%r_V_29 = mul i80 %zext_ln1122_2, i80 %zext_ln1122_2"   --->   Operation 296 'mul' 'r_V_29' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 297 [1/1] (0.00ns)   --->   "%rhs_s = partselect i79 @_ssdm_op_PartSelect.i79.i80.i32.i32, i80 %r_V_29, i32 1, i32 79"   --->   Operation 297 'partselect' 'rhs_s' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 52 <SV = 51> <Delay = 6.97>
ST_52 : Operation 298 [2/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln666, i90 418981761686000620659953"   --->   Operation 298 'mul' 'Elog2_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 299 [1/1] (0.00ns)   --->   "%logn_V_i_cast = zext i105 %logn_V" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75]   --->   Operation 299 'zext' 'logn_V_i_cast' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_52 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i92 %logn_V_3" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 300 'zext' 'zext_ln223_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_52 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln223_3 = zext i87 %logn_V_4" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:223->/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 301 'zext' 'zext_ln223_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_52 : Operation 302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln666 = add i109 %log_sum_V, i109 %logn_V_i_cast"   --->   Operation 302 'add' 'add_ln666' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln666_6 = zext i103 %add_ln666_1"   --->   Operation 303 'zext' 'zext_ln666_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_52 : Operation 304 [1/1] (6.62ns) (root node of TernaryAdder)   --->   "%add_ln666_2 = add i109 %zext_ln666_6, i109 %add_ln666"   --->   Operation 304 'add' 'add_ln666_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.62> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln666_3 = add i93 %zext_ln223_2, i93 %zext_ln223_3"   --->   Operation 305 'add' 'add_ln666_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln666_7 = zext i83 %add_ln666_4"   --->   Operation 306 'zext' 'zext_ln666_7' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_52 : Operation 307 [1/1] (6.15ns) (root node of TernaryAdder)   --->   "%add_ln666_5 = add i93 %zext_ln666_7, i93 %add_ln666_3"   --->   Operation 307 'add' 'add_ln666_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 308 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_16, i45 0"   --->   Operation 308 'bitconcatenate' 'lhs_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_52 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln1200_7 = zext i117 %lhs_V"   --->   Operation 309 'zext' 'zext_ln1200_7' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_52 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln1200_8 = zext i79 %rhs_s"   --->   Operation 310 'zext' 'zext_ln1200_8' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_52 : Operation 311 [1/1] (5.03ns)   --->   "%ret_V = sub i118 %zext_ln1200_7, i118 %zext_ln1200_8"   --->   Operation 311 'sub' 'ret_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i73 @_ssdm_op_PartSelect.i73.i118.i32.i32, i118 %ret_V, i32 45, i32 117"   --->   Operation 312 'partselect' 'trunc_ln3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 53 <SV = 52> <Delay = 6.97>
ST_53 : Operation 313 [1/5] (6.97ns)   --->   "%Elog2_V = mul i90 %sext_ln666, i90 418981761686000620659953"   --->   Operation 313 'mul' 'Elog2_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln666_8 = zext i93 %add_ln666_5"   --->   Operation 314 'zext' 'zext_ln666_8' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_53 : Operation 315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%log_sum_V_1 = add i109 %zext_ln666_8, i109 %add_ln666_2"   --->   Operation 315 'add' 'log_sum_V_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1199 = sext i73 %trunc_ln3"   --->   Operation 316 'sext' 'sext_ln1199' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_53 : Operation 317 [1/1] (6.62ns) (root node of TernaryAdder)   --->   "%add_ln1199 = add i109 %log_sum_V_1, i109 %sext_ln1199"   --->   Operation 317 'add' 'add_ln1199' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.62> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.31> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 53> <Delay = 6.17>
ST_54 : Operation 318 [1/1] (0.00ns)   --->   "%lhs_V_2 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2_V, i30 0"   --->   Operation 318 'bitconcatenate' 'lhs_V_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_54 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1199_1 = sext i109 %add_ln1199"   --->   Operation 319 'sext' 'sext_ln1199_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_54 : Operation 320 [1/1] (5.12ns)   --->   "%ret_V_15 = add i120 %sext_ln1199_1, i120 %lhs_V_2"   --->   Operation 320 'add' 'ret_V_15' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 321 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i120.i32.i32, i120 %ret_V_15, i32 104, i32 119"   --->   Operation 321 'partselect' 'm_fix_hi_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_54 : Operation 322 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %ret_V_15, i32 119"   --->   Operation 322 'bitselect' 'p_Result_12' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_54 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1123 = sext i16 %m_fix_hi_V"   --->   Operation 323 'sext' 'sext_ln1123' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_54 : Operation 324 [3/3] (1.05ns) (grouped into DSP with root node ret_V_30)   --->   "%r_V_30 = mul i31 %sext_ln1123, i31 23637"   --->   Operation 324 'mul' 'r_V_30' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i59 @_ssdm_op_PartSelect.i59.i120.i32.i32, i120 %ret_V_15, i32 49, i32 107"   --->   Operation 325 'partselect' 'trunc_ln4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 55 <SV = 54> <Delay = 1.05>
ST_55 : Operation 326 [2/3] (1.05ns) (grouped into DSP with root node ret_V_30)   --->   "%r_V_30 = mul i31 %sext_ln1123, i31 23637"   --->   Operation 326 'mul' 'r_V_30' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 55> <Delay = 2.10>
ST_56 : Operation 327 [1/3] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%r_V_30 = mul i31 %sext_ln1123, i31 23637"   --->   Operation 327 'mul' 'r_V_30' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 328 [1/1] (0.00ns)   --->   "%rhs_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_12, i18 131072"   --->   Operation 328 'bitconcatenate' 'rhs_19' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_56 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1199_2 = sext i19 %rhs_19"   --->   Operation 329 'sext' 'sext_ln1199_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_56 : Operation 330 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_30 = add i31 %r_V_30, i31 %sext_ln1199_2"   --->   Operation 330 'add' 'ret_V_30' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 57 <SV = 56> <Delay = 5.23>
ST_57 : Operation 331 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_30 = add i31 %r_V_30, i31 %sext_ln1199_2"   --->   Operation 331 'add' 'ret_V_30' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_30, i32 18, i32 30"   --->   Operation 332 'partselect' 'trunc_ln' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_57 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node ret_V_31)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_30, i32 30"   --->   Operation 333 'bitselect' 'p_Result_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_57 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln856 = trunc i31 %ret_V_30"   --->   Operation 334 'trunc' 'trunc_ln856' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_57 : Operation 335 [1/1] (2.43ns)   --->   "%icmp_ln856 = icmp_eq  i18 %trunc_ln856, i18 0"   --->   Operation 335 'icmp' 'icmp_ln856' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 336 [1/1] (1.67ns)   --->   "%ret_V_17 = add i13 %trunc_ln, i13 1"   --->   Operation 336 'add' 'ret_V_17' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node ret_V_31)   --->   "%select_ln855 = select i1 %icmp_ln856, i13 %trunc_ln, i13 %ret_V_17"   --->   Operation 337 'select' 'select_ln855' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 338 [1/1] (0.69ns) (out node of the LUT)   --->   "%ret_V_31 = select i1 %p_Result_4, i13 %select_ln855, i13 %trunc_ln"   --->   Operation 338 'select' 'ret_V_31' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.97>
ST_58 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln1122 = sext i13 %ret_V_31"   --->   Operation 339 'sext' 'sext_ln1122' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_58 : Operation 340 [5/5] (6.97ns)   --->   "%r_V_16 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 340 'mul' 'r_V_16' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.97>
ST_59 : Operation 341 [4/5] (6.97ns)   --->   "%r_V_16 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 341 'mul' 'r_V_16' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.97>
ST_60 : Operation 342 [3/5] (6.97ns)   --->   "%r_V_16 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 342 'mul' 'r_V_16' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.97>
ST_61 : Operation 343 [2/5] (6.97ns)   --->   "%r_V_16 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 343 'mul' 'r_V_16' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.97>
ST_62 : Operation 344 [1/5] (6.97ns)   --->   "%r_V_16 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 344 'mul' 'r_V_16' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln666_1 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %r_V_16, i32 12, i32 70"   --->   Operation 345 'partselect' 'trunc_ln666_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 63 <SV = 62> <Delay = 6.64>
ST_63 : Operation 346 [1/1] (3.39ns)   --->   "%m_diff_V = sub i59 %trunc_ln4, i59 %trunc_ln666_1"   --->   Operation 346 'sub' 'm_diff_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 347 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58"   --->   Operation 347 'partselect' 'm_diff_hi_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_63 : Operation 348 [1/1] (0.00ns)   --->   "%Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50"   --->   Operation 348 'partselect' 'Z2_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_63 : Operation 349 [1/1] (0.00ns)   --->   "%Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42"   --->   Operation 349 'partselect' 'Z3_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_63 : Operation 350 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff_V"   --->   Operation 350 'trunc' 'Z4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_63 : Operation 351 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34"   --->   Operation 351 'partselect' 'Z4_ind' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_63 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i8 %Z4_ind"   --->   Operation 352 'zext' 'zext_ln541_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_63 : Operation 353 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541_3"   --->   Operation 353 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_63 : Operation 354 [2/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 354 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_63 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln541_4 = zext i8 %Z3_V"   --->   Operation 355 'zext' 'zext_ln541_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_63 : Operation 356 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541_4"   --->   Operation 356 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_63 : Operation 357 [2/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 357 'load' 'f_Z3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 64 <SV = 63> <Delay = 5.92>
ST_64 : Operation 358 [1/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 358 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_64 : Operation 359 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32 16, i32 25"   --->   Operation 359 'partselect' 'r' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_64 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln666_9 = zext i35 %Z4"   --->   Operation 360 'zext' 'zext_ln666_9' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_64 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln666_10 = zext i10 %r"   --->   Operation 361 'zext' 'zext_ln666_10' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_64 : Operation 362 [1/1] (2.67ns)   --->   "%ret_V_32 = add i36 %zext_ln666_9, i36 %zext_ln666_10"   --->   Operation 362 'add' 'ret_V_32' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 363 [1/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 363 'load' 'f_Z3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 65 <SV = 64> <Delay = 7.08>
ST_65 : Operation 364 [1/1] (0.00ns)   --->   "%ret_V_33 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3"   --->   Operation 364 'bitconcatenate' 'ret_V_33' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_65 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln1122 = zext i43 %ret_V_33"   --->   Operation 365 'zext' 'zext_ln1122' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_65 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln1125_3 = zext i36 %ret_V_32"   --->   Operation 366 'zext' 'zext_ln1125_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_65 : Operation 367 [3/3] (7.08ns)   --->   "%r_V_18 = mul i79 %zext_ln1122, i79 %zext_ln1125_3"   --->   Operation 367 'mul' 'r_V_18' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.08>
ST_66 : Operation 368 [2/3] (7.08ns)   --->   "%r_V_18 = mul i79 %zext_ln1122, i79 %zext_ln1125_3"   --->   Operation 368 'mul' 'r_V_18' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.08>
ST_67 : Operation 369 [1/3] (7.08ns)   --->   "%r_V_18 = mul i79 %zext_ln1122, i79 %zext_ln1125_3"   --->   Operation 369 'mul' 'r_V_18' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln666_s = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_18, i32 59, i32 78"   --->   Operation 370 'partselect' 'trunc_ln666_s' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_67 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln541_5 = zext i8 %Z2_V"   --->   Operation 371 'zext' 'zext_ln541_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_67 : Operation 372 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541_5"   --->   Operation 372 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_67 : Operation 373 [2/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 373 'load' 'f_Z2_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 68 <SV = 67> <Delay = 5.67>
ST_68 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln1199_7 = zext i43 %ret_V_33"   --->   Operation 374 'zext' 'zext_ln1199_7' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_68 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln666_11 = zext i20 %trunc_ln666_s"   --->   Operation 375 'zext' 'zext_ln666_11' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_68 : Operation 376 [1/1] (2.71ns)   --->   "%add_ln666_7 = add i36 %ret_V_32, i36 %zext_ln666_11"   --->   Operation 376 'add' 'add_ln666_7' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln666_12 = zext i36 %add_ln666_7"   --->   Operation 377 'zext' 'zext_ln666_12' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_68 : Operation 378 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln666_12, i44 %zext_ln1199_7"   --->   Operation 378 'add' 'exp_Z2P_m_1_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 2.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 379 [1/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 379 'load' 'f_Z2_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_68 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41"   --->   Operation 380 'partselect' 'tmp_18' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 69 <SV = 68> <Delay = 5.66>
ST_69 : Operation 381 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_18"   --->   Operation 381 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_69 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln1122_1 = zext i49 %exp_Z2_m_1_V"   --->   Operation 382 'zext' 'zext_ln1122_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_69 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln1125_4 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 383 'zext' 'zext_ln1125_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_69 : Operation 384 [5/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1122_1, i93 %zext_ln1125_4"   --->   Operation 384 'mul' 'r_V_19' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.66>
ST_70 : Operation 385 [4/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1122_1, i93 %zext_ln1125_4"   --->   Operation 385 'mul' 'r_V_19' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.66>
ST_71 : Operation 386 [3/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1122_1, i93 %zext_ln1125_4"   --->   Operation 386 'mul' 'r_V_19' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.66>
ST_72 : Operation 387 [2/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1122_1, i93 %zext_ln1125_4"   --->   Operation 387 'mul' 'r_V_19' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.66>
ST_73 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i8 %m_diff_hi_V"   --->   Operation 388 'zext' 'zext_ln541_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_73 : Operation 389 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541_2" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 389 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_73 : Operation 390 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 390 'load' 'exp_Z1_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_73 : Operation 391 [1/5] (5.66ns)   --->   "%r_V_19 = mul i93 %zext_ln1122_1, i93 %zext_ln1125_4"   --->   Operation 391 'mul' 'r_V_19' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln666_2 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_19, i32 57, i32 92"   --->   Operation 392 'partselect' 'trunc_ln666_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 74 <SV = 73> <Delay = 6.17>
ST_74 : Operation 393 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 393 'load' 'exp_Z1_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_74 : Operation 394 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_18, i2 0"   --->   Operation 394 'bitconcatenate' 'lhs_V_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_74 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln1199_8 = zext i51 %lhs_V_4"   --->   Operation 395 'zext' 'zext_ln1199_8' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_74 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln666_13 = zext i36 %trunc_ln666_2"   --->   Operation 396 'zext' 'zext_ln666_13' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_74 : Operation 397 [1/1] (2.98ns)   --->   "%add_ln666_9 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln666_13"   --->   Operation 397 'add' 'add_ln666_9' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln666_14 = zext i44 %add_ln666_9"   --->   Operation 398 'zext' 'zext_ln666_14' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_74 : Operation 399 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln666_14, i52 %zext_ln1199_8"   --->   Operation 399 'add' 'exp_Z1P_m_1_l_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 400 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51"   --->   Operation 400 'partselect' 'exp_Z1P_m_1_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_74 : Operation 401 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57"   --->   Operation 401 'partselect' 'exp_Z1_hi_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 75 <SV = 74> <Delay = 5.66>
ST_75 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln1123_3 = zext i50 %exp_Z1_hi_V"   --->   Operation 402 'zext' 'zext_ln1123_3' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_75 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln1125_5 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 403 'zext' 'zext_ln1125_5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_75 : Operation 404 [5/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1123_3, i100 %zext_ln1125_5"   --->   Operation 404 'mul' 'r_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.66>
ST_76 : Operation 405 [4/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1123_3, i100 %zext_ln1125_5"   --->   Operation 405 'mul' 'r_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.66>
ST_77 : Operation 406 [3/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1123_3, i100 %zext_ln1125_5"   --->   Operation 406 'mul' 'r_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.66>
ST_78 : Operation 407 [2/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1123_3, i100 %zext_ln1125_5"   --->   Operation 407 'mul' 'r_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.66>
ST_79 : Operation 408 [1/1] (3.36ns)   --->   "%ret_V_34 = add i58 %exp_Z1_V, i58 16"   --->   Operation 408 'add' 'ret_V_34' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 409 [1/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1123_3, i100 %zext_ln1125_5"   --->   Operation 409 'mul' 'r_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln1199 = trunc i58 %ret_V_34"   --->   Operation 410 'trunc' 'trunc_ln1199' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_79 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln1199_2 = trunc i58 %ret_V_34"   --->   Operation 411 'trunc' 'trunc_ln1199_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 80 <SV = 79> <Delay = 6.58>
ST_80 : Operation 412 [1/1] (0.00ns)   --->   "%lhs_V_7 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_34, i49 0"   --->   Operation 412 'bitconcatenate' 'lhs_V_7' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_80 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln1199_9 = zext i100 %r_V"   --->   Operation 413 'zext' 'zext_ln1199_9' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_80 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln5 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1199, i49 0"   --->   Operation 414 'bitconcatenate' 'trunc_ln5' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_80 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln1199_10 = zext i100 %r_V"   --->   Operation 415 'zext' 'zext_ln1199_10' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_80 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln1199_1 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1199_2, i49 0"   --->   Operation 416 'bitconcatenate' 'trunc_ln1199_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_80 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln1199_11 = zext i100 %r_V"   --->   Operation 417 'zext' 'zext_ln1199_11' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_80 : Operation 418 [1/1] (4.75ns)   --->   "%ret_V_22 = add i107 %lhs_V_7, i107 %zext_ln1199_9"   --->   Operation 418 'add' 'ret_V_22' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 4.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 419 [1/1] (4.69ns)   --->   "%add_ln1199_6 = add i105 %trunc_ln1199_1, i105 %zext_ln1199_11"   --->   Operation 419 'add' 'add_ln1199_6' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 4.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 420 [1/1] (4.72ns)   --->   "%add_ln1199_7 = add i106 %trunc_ln5, i106 %zext_ln1199_10"   --->   Operation 420 'add' 'add_ln1199_7' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 4.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_22, i32 106"   --->   Operation 421 'bitselect' 'tmp_20' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_80 : Operation 422 [1/1] (1.67ns)   --->   "%r_exp_V = add i13 %ret_V_31, i13 8191"   --->   Operation 422 'add' 'r_exp_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 423 [1/1] (0.69ns)   --->   "%r_exp_V_2 = select i1 %tmp_20, i13 %ret_V_31, i13 %r_exp_V" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 423 'select' 'r_exp_V_2' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_2, i32 10, i32 12"   --->   Operation 424 'partselect' 'tmp_21' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_80 : Operation 425 [1/1] (1.13ns)   --->   "%icmp_ln1034 = icmp_sgt  i3 %tmp_21, i3 0"   --->   Operation 425 'icmp' 'icmp_ln1034' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln183 = trunc i13 %r_exp_V_2"   --->   Operation 426 'trunc' 'trunc_ln183' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>

State 81 <SV = 80> <Delay = 6.90>
ST_81 : Operation 427 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3"   --->   Operation 427 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node x_is_NaN)   --->   "%xor_ln1022 = xor i1 %icmp_ln1018, i1 1"   --->   Operation 428 'xor' 'xor_ln1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 429 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_NaN = and i1 %icmp_ln1018_1, i1 %xor_ln1022" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 429 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%or_ln407 = or i1 %x_is_p1, i1 %x_is_NaN" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 430 'or' 'or_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_1)   --->   "%select_ln407 = select i1 %x_is_p1, i64 1, i64 nan" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 431 'select' 'select_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%or_ln407_1 = or i1 %x_is_1, i1 %x_is_NaN" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 432 'or' 'or_ln407_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 433 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64 1" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 433 'select' 'select_ln407_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%or_ln407_2 = or i1 %x_is_1, i1 %icmp_ln1018_1" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 434 'or' 'or_ln407_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%select_ln407_2 = select i1 %or_ln407_1, i64 %select_ln407_1, i64 inf" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 435 'select' 'select_ln407_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 436 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln407_3 = select i1 %or_ln407_2, i64 %select_ln407_2, i64 0" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 436 'select' 'select_ln407_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %ret_V_15, i32 119"   --->   Operation 437 'bitselect' 'tmp_22' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_81 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%select_ln658 = select i1 %tmp_22, i64 0, i64 inf" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:658]   --->   Operation 438 'select' 'select_ln658' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 439 [1/1] (2.09ns)   --->   "%icmp_ln1038 = icmp_slt  i13 %r_exp_V_2, i13 7170"   --->   Operation 439 'icmp' 'icmp_ln1038' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1199_7, i32 54, i32 105"   --->   Operation 440 'partselect' 'tmp' <Predicate = (tmp_20 & !and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_81 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_s = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1199_6, i32 53, i32 104"   --->   Operation 441 'partselect' 'tmp_s' <Predicate = (!tmp_20 & !and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_81 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_26 = select i1 %tmp_20, i52 %tmp, i52 %tmp_s" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 442 'select' 'tmp_26' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 443 [1/1] (1.63ns)   --->   "%out_exp_V = add i11 %trunc_ln183, i11 1023"   --->   Operation 443 'add' 'out_exp_V' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%p_Result_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 0, i11 %out_exp_V, i52 %tmp_26"   --->   Operation 444 'bitconcatenate' 'p_Result_13' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_81 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%bitcast_ln524 = bitcast i64 %p_Result_13" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:524]   --->   Operation 445 'bitcast' 'bitcast_ln524' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00>
ST_81 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%and_ln657 = and i1 %and_ln407_1, i1 %icmp_ln1034" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 446 'and' 'and_ln657' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 447 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln657 = select i1 %and_ln657, i64 %select_ln658, i64 %bitcast_ln524" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 447 'select' 'select_ln657' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln1038)   --->   "%select_ln407_4 = select i1 %and_ln407_2, i64 %select_ln407_3, i64 %select_ln657" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 448 'select' 'select_ln407_4' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node select_ln1038)   --->   "%xor_ln657 = xor i1 %icmp_ln1034, i1 1" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 449 'xor' 'xor_ln657' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node select_ln1038)   --->   "%and_ln1038 = and i1 %icmp_ln1038, i1 %xor_ln657"   --->   Operation 450 'and' 'and_ln1038' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node select_ln1038)   --->   "%and_ln1038_1 = and i1 %and_ln1038, i1 %and_ln407_1"   --->   Operation 451 'and' 'and_ln1038_1' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 452 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln1038 = select i1 %and_ln1038_1, i64 0, i64 %select_ln407_4"   --->   Operation 452 'select' 'select_ln1038' <Predicate = (!and_ln407_2 & !x_is_1)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_5)   --->   "%select_ln369 = select i1 %x_is_1, i64 %select_ln407_1, i64 %select_ln1038" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 453 'select' 'select_ln369' <Predicate = (!and_ln407_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 454 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln407_5 = select i1 %and_ln407_2, i64 %select_ln407_3, i64 %select_ln369" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 454 'select' 'select_ln407_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 455 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i64 %select_ln407_5" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690]   --->   Operation 455 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ base_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
base_read                                                                                                          (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V                                                                                                             (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_10                                                                                                        (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24                                                                                                             (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25                                                                                                             (trunc         ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln513                                                                                                         (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_exp                                                                                                              (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln369                                                                                                         (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1018                                                                                                        (icmp          ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_is_1                                                                                                             (and           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
xor_ln964                                                                                                          (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_p1                                                                                                            (and           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln1018_1                                                                                                      (icmp          ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_Result_s                                                                                                         (bitselect     ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000]
index0                                                                                                             (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_exp_1                                                                                                            (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_exp_2                                                                                                            (select        ) [ 0111111111111111111111111111111111111111111111111100000000000000000000000000000000]
zext_ln541                                                                                                         (zext          ) [ 0111111111111111111111111111111111111111111111111110000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr                                       (getelementptr ) [ 0110000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln369                                                                                                          (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln407                                                                                                         (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln407_1                                                                                                       (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln407                                                                                                          (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln407_1                                                                                                        (and           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln407_2                                                                                                       (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln407_3                                                                                                         (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln407_2                                                                                                        (and           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
b_frac_tilde_inverse_V                                                                                             (load          ) [ 0101000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_11                                                                                                        (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_21                                                                                                             (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1340_1                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_frac_V_1                                                                                                         (select        ) [ 0100111100000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln691                                                                                                         (zext          ) [ 0100111100000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln691                                                                                                          (mul           ) [ 0100000011111100000000000000000000000000000000000000000000000000000000000000000000]
a                                                                                                                  (partselect    ) [ 0100000011111111111111111111111111111111111111111110000000000000000000000000000000]
trunc_ln666                                                                                                        (trunc         ) [ 0100000011111100000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                                                                                                              (bitselect     ) [ 0100000011111100000000000000000000000000000000000000000000000000000000000000000000]
z1_V                                                                                                               (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1123                                                                                                        (zext          ) [ 0100000001111000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1125                                                                                                        (zext          ) [ 0100000001111000000000000000000000000000000000000000000000000000000000000000000000]
r_V_22                                                                                                             (mul           ) [ 0100000000000100000000000000000000000000000000000000000000000000000000000000000000]
sf                                                                                                                 (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                                                                                                              (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1340                                                                                                        (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1340                                                                                                      (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs                                                                                                                (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199                                                                                                        (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_23                                                                                                           (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1200                                                                                                        (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_2                                                                                                            (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
z2_V                                                                                                               (partselect    ) [ 0100000000000011111100000000000000000000000000000000000000000000000000000000000000]
a_1                                                                                                                (partselect    ) [ 0100000000000011111111111111111111111111111111111100000000000000000000000000000000]
tmp_3                                                                                                              (partselect    ) [ 0100000000000011111100000000000000000000000000000000000000000000000000000000000000]
zext_ln1123_1                                                                                                      (zext          ) [ 0100000000000001111000000000000000000000000000000000000000000000000000000000000000]
zext_ln1125_1                                                                                                      (zext          ) [ 0100000000000001111000000000000000000000000000000000000000000000000000000000000000]
r_V_23                                                                                                             (mul           ) [ 0100000000000000000100000000000000000000000000000000000000000000000000000000000000]
zext_ln671                                                                                                         (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eZ                                                                                                                 (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_2                                                                                                              (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199_1                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666                                                                                                         (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_24                                                                                                           (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_3                                                                                                              (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1200_1                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_4                                                                                                            (sub           ) [ 0100000000000000000011111100000000000000000000000000000000000000000000000000000000]
a_2                                                                                                                (partselect    ) [ 0100000000000000000011111111111111111111111111111100000000000000000000000000000000]
trunc_ln666_3                                                                                                      (trunc         ) [ 0100000000000000000011111100000000000000000000000000000000000000000000000000000000]
z3_V                                                                                                               (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1123_2                                                                                                      (zext          ) [ 0100000000000000000001111000000000000000000000000000000000000000000000000000000000]
zext_ln1125_2                                                                                                      (zext          ) [ 0100000000000000000001111000000000000000000000000000000000000000000000000000000000]
r_V_24                                                                                                             (mul           ) [ 0100000000000000000000000100000000000000000000000000000000000000000000000000000000]
eZ_1                                                                                                               (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_4                                                                                                              (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199_2                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_1                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_25                                                                                                           (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_6                                                                                                              (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1200_2                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_6                                                                                                            (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
z4_V                                                                                                               (partselect    ) [ 0100000000000000000000000011111100000000000000000000000000000000000000000000000000]
tmp_4                                                                                                              (partselect    ) [ 0100000000000000000000000011111100000000000000000000000000000000000000000000000000]
tmp_5                                                                                                              (partselect    ) [ 0100000000000000000000000011111111111111111111111110000000000000000000000000000000]
zext_ln1123_4                                                                                                      (zext          ) [ 0100000000000000000000000001111000000000000000000000000000000000000000000000000000]
zext_ln1125_6                                                                                                      (zext          ) [ 0100000000000000000000000001111000000000000000000000000000000000000000000000000000]
r_V_25                                                                                                             (mul           ) [ 0100000000000000000000000000000100000000000000000000000000000000000000000000000000]
zext_ln671_1                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eZ_2                                                                                                               (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_6                                                                                                              (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199_3                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_2                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_26                                                                                                           (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_9                                                                                                              (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1200_3                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_8                                                                                                            (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                                                                                                              (partselect    ) [ 0100000000000000000000000000000011111100000000000000000000000000000000000000000000]
tmp_7                                                                                                              (partselect    ) [ 0100000000000000000000000000000011111100000000000000000000000000000000000000000000]
tmp_8                                                                                                              (partselect    ) [ 0100000000000000000000000000000011111111111111111110000000000000000000000000000000]
zext_ln1123_5                                                                                                      (zext          ) [ 0100000000000000000000000000000001111000000000000000000000000000000000000000000000]
zext_ln1125_7                                                                                                      (zext          ) [ 0100000000000000000000000000000001111000000000000000000000000000000000000000000000]
r_V_26                                                                                                             (mul           ) [ 0100000000000000000000000000000000000100000000000000000000000000000000000000000000]
eZ_3                                                                                                               (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_8                                                                                                              (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199_4                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_3                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_27                                                                                                           (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_12                                                                                                             (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1200_4                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_10                                                                                                           (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                                                                                                             (partselect    ) [ 0100000000000000000000000000000000000011111100000000000000000000000000000000000000]
tmp_11                                                                                                             (partselect    ) [ 0100000000000000000000000000000000000011111100000000000000000000000000000000000000]
tmp_12                                                                                                             (partselect    ) [ 0100000000000000000000000000000000000011111111111110000000000000000000000000000000]
zext_ln1123_6                                                                                                      (zext          ) [ 0100000000000000000000000000000000000001111000000000000000000000000000000000000000]
zext_ln1125_8                                                                                                      (zext          ) [ 0100000000000000000000000000000000000001111000000000000000000000000000000000000000]
r_V_27                                                                                                             (mul           ) [ 0100000000000000000000000000000000000000000100000000000000000000000000000000000000]
eZ_4                                                                                                               (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_10                                                                                                             (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199_5                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_4                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_28                                                                                                           (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_15                                                                                                             (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1200_5                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_12                                                                                                           (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13                                                                                                             (partselect    ) [ 0100000000000000000000000000000000000000000011111100000000000000000000000000000000]
tmp_14                                                                                                             (partselect    ) [ 0100000000000000000000000000000000000000000011111100000000000000000000000000000000]
tmp_15                                                                                                             (partselect    ) [ 0100000000000000000000000000000000000000000011111110000000000000000000000000000000]
zext_ln1123_7                                                                                                      (zext          ) [ 0100000000000000000000000000000000000000000001111000000000000000000000000000000000]
zext_ln1125_9                                                                                                      (zext          ) [ 0100000000000000000000000000000000000000000001111000000000000000000000000000000000]
r_V_28                                                                                                             (mul           ) [ 0100000000000000000000000000000000000000000000000100000000000000000000000000000000]
sext_ln666                                                                                                         (sext          ) [ 0100000000000000000000000000000000000000000000000011110000000000000000000000000000]
zext_ln541_6                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr         (getelementptr ) [ 0100000000000000000000000000000000000000000000000010000000000000000000000000000000]
zext_ln541_7                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr        (getelementptr ) [ 0100000000000000000000000000000000000000000000000010000000000000000000000000000000]
eZ_5                                                                                                               (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lhs_12                                                                                                             (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199_6                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_5                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_29                                                                                                           (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_18                                                                                                             (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1200_6                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_14                                                                                                           (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16                                                                                                             (partselect    ) [ 0100000000000000000000000000000000000000000000000011100000000000000000000000000000]
tmp_17                                                                                                             (partselect    ) [ 0100000000000000000000000000000000000000000000000010000000000000000000000000000000]
pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr (getelementptr ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000]
zext_ln541_1                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr         (getelementptr ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000]
logn_V_1                                                                                                           (load          ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000]
logn_V_2                                                                                                           (load          ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000]
zext_ln541_8                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr        (getelementptr ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000]
zext_ln541_9                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr        (getelementptr ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000]
zext_ln541_10                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr        (getelementptr ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000]
zext_ln541_11                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr        (getelementptr ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000]
zext_ln1122_2                                                                                                      (zext          ) [ 0100000000000000000000000000000000000000000000000001000000000000000000000000000000]
log_sum_V                                                                                                          (load          ) [ 0100000000000000000000000000000000000000000000000000100000000000000000000000000000]
logn_V                                                                                                             (load          ) [ 0100000000000000000000000000000000000000000000000000100000000000000000000000000000]
zext_ln223                                                                                                         (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_1                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
logn_V_3                                                                                                           (load          ) [ 0100000000000000000000000000000000000000000000000000100000000000000000000000000000]
logn_V_4                                                                                                           (load          ) [ 0100000000000000000000000000000000000000000000000000100000000000000000000000000000]
logn_V_5                                                                                                           (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_4                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
logn_V_6                                                                                                           (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_5                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln666_1                                                                                                        (add           ) [ 0100000000000000000000000000000000000000000000000000100000000000000000000000000000]
add_ln666_4                                                                                                        (add           ) [ 0100000000000000000000000000000000000000000000000000100000000000000000000000000000]
r_V_29                                                                                                             (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rhs_s                                                                                                              (partselect    ) [ 0100000000000000000000000000000000000000000000000000100000000000000000000000000000]
logn_V_i_cast                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_2                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln223_3                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln666                                                                                                          (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_6                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln666_2                                                                                                        (add           ) [ 0100000000000000000000000000000000000000000000000000010000000000000000000000000000]
add_ln666_3                                                                                                        (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_7                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln666_5                                                                                                        (add           ) [ 0100000000000000000000000000000000000000000000000000010000000000000000000000000000]
lhs_V                                                                                                              (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1200_7                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1200_8                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V                                                                                                              (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln3                                                                                                          (partselect    ) [ 0100000000000000000000000000000000000000000000000000010000000000000000000000000000]
Elog2_V                                                                                                            (mul           ) [ 0100000000000000000000000000000000000000000000000000001000000000000000000000000000]
zext_ln666_8                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
log_sum_V_1                                                                                                        (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1199                                                                                                        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1199                                                                                                         (add           ) [ 0100000000000000000000000000000000000000000000000000001000000000000000000000000000]
lhs_V_2                                                                                                            (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1199_1                                                                                                      (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_15                                                                                                           (add           ) [ 0100000000000000000000000000000000000000000000000000000111111111111111111111111111]
m_fix_hi_V                                                                                                         (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_12                                                                                                        (bitselect     ) [ 0100000000000000000000000000000000000000000000000000000110000000000000000000000000]
sext_ln1123                                                                                                        (sext          ) [ 0100000000000000000000000000000000000000000000000000000110000000000000000000000000]
trunc_ln4                                                                                                          (partselect    ) [ 0100000000000000000000000000000000000000000000000000000111111111000000000000000000]
r_V_30                                                                                                             (mul           ) [ 0100000000000000000000000000000000000000000000000000000001000000000000000000000000]
rhs_19                                                                                                             (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1199_2                                                                                                      (sext          ) [ 0100000000000000000000000000000000000000000000000000000001000000000000000000000000]
ret_V_30                                                                                                           (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln                                                                                                           (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_4                                                                                                         (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln856                                                                                                        (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln856                                                                                                         (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_17                                                                                                           (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln855                                                                                                       (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_31                                                                                                           (select        ) [ 0100000000000000000000000000000000000000000000000000000000111111111111111111111110]
sext_ln1122                                                                                                        (sext          ) [ 0100000000000000000000000000000000000000000000000000000000011110000000000000000000]
r_V_16                                                                                                             (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln666_1                                                                                                      (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000001000000000000000000]
m_diff_V                                                                                                           (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_diff_hi_V                                                                                                        (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000111111111100000000]
Z2_V                                                                                                               (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000111111111110000000]
Z3_V                                                                                                               (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000110000000000000000]
Z4                                                                                                                 (trunc         ) [ 0100000000000000000000000000000000000000000000000000000000000000100000000000000000]
Z4_ind                                                                                                             (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln541_3                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr                    (getelementptr ) [ 0100000000000000000000000000000000000000000000000000000000000000100000000000000000]
zext_ln541_4                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1                  (getelementptr ) [ 0100000000000000000000000000000000000000000000000000000000000000100000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load                    (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r                                                                                                                  (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_9                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_10                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_32                                                                                                           (add           ) [ 0100000000000000000000000000000000000000000000000000000000000000011110000000000000]
f_Z3                                                                                                               (load          ) [ 0100000000000000000000000000000000000000000000000000000000000000010000000000000000]
ret_V_33                                                                                                           (bitconcatenate) [ 0100000000000000000000000000000000000000000000000000000000000000001110000000000000]
zext_ln1122                                                                                                        (zext          ) [ 0100000000000000000000000000000000000000000000000000000000000000001100000000000000]
zext_ln1125_3                                                                                                      (zext          ) [ 0100000000000000000000000000000000000000000000000000000000000000001100000000000000]
r_V_18                                                                                                             (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln666_s                                                                                                      (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000010000000000000]
zext_ln541_5                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr                    (getelementptr ) [ 0100000000000000000000000000000000000000000000000000000000000000000010000000000000]
zext_ln1199_7                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_11                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln666_7                                                                                                        (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_12                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z2P_m_1_V                                                                                                      (add           ) [ 0100000000000000000000000000000000000000000000000000000000000000000001111110000000]
f_Z2_V                                                                                                             (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18                                                                                                             (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000001111110000000]
exp_Z2_m_1_V                                                                                                       (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1122_1                                                                                                      (zext          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000111100000000]
zext_ln1125_4                                                                                                      (zext          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000111100000000]
zext_ln541_2                                                                                                       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr                  (getelementptr ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000010000000]
r_V_19                                                                                                             (mul           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln666_2                                                                                                      (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000010000000]
exp_Z1_V                                                                                                           (load          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000001111100]
lhs_V_4                                                                                                            (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199_8                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_13                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln666_9                                                                                                        (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln666_14                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z1P_m_1_l_V                                                                                                    (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_Z1P_m_1_V                                                                                                      (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000001000000]
exp_Z1_hi_V                                                                                                        (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000001000000]
zext_ln1123_3                                                                                                      (zext          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000111100]
zext_ln1125_5                                                                                                      (zext          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000111100]
ret_V_34                                                                                                           (add           ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000010]
r_V                                                                                                                (mul           ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000010]
trunc_ln1199                                                                                                       (trunc         ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000010]
trunc_ln1199_2                                                                                                     (trunc         ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000010]
lhs_V_7                                                                                                            (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199_9                                                                                                      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5                                                                                                          (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199_10                                                                                                     (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1199_1                                                                                                     (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1199_11                                                                                                     (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_V_22                                                                                                           (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1199_6                                                                                                       (add           ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000001]
add_ln1199_7                                                                                                       (add           ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_20                                                                                                             (bitselect     ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000001]
r_exp_V                                                                                                            (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_exp_V_2                                                                                                          (select        ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_21                                                                                                             (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1034                                                                                                        (icmp          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000001]
trunc_ln183                                                                                                        (trunc         ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000001]
specpipeline_ln0                                                                                                   (specpipeline  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln1022                                                                                                         (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_is_NaN                                                                                                           (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln407                                                                                                           (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407                                                                                                       (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln407_1                                                                                                         (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407_1                                                                                                     (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln407_2                                                                                                         (or            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407_2                                                                                                     (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407_3                                                                                                     (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22                                                                                                             (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln658                                                                                                       (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1038                                                                                                        (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                                                                                                                (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                                                                                                              (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26                                                                                                             (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_exp_V                                                                                                          (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_13                                                                                                        (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln524                                                                                                      (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln657                                                                                                          (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln657                                                                                                       (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407_4                                                                                                     (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln657                                                                                                          (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln1038                                                                                                         (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln1038_1                                                                                                       (and           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1038                                                                                                      (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln369                                                                                                       (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln407_5                                                                                                     (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln690                                                                                                          (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="base_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i54.i17"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i5.i54.i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i76.i5.i54.i17"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i50.i25"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i73.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i67.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i5.i76"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i67.i14"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i80.i79.i1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i82.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i83.i82.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i13.i82.i1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i101.i76.i25"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i95.i89.i6"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i92.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i86.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i102.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i8.i102"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i86.i34"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i98.i11"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i87.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i81.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i23.i87"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i125.i81.i44"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i93.i16"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i82.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i76.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i28.i82"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i130.i76.i54"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i88.i21"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i77.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i131.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i33.i77"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i135.i71.i64"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i83.i26"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i72.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i79.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i117.i72.i45"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i73.i118.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i90.i30"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i120.i32"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i106.i57.i49"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i105.i56.i49"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i106.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i105.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="390" class="1004" name="base_read_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="0"/>
<pin id="393" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_read/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_access_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="0"/>
<pin id="405" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse_V/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr_gep_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="102" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="6" slack="0"/>
<pin id="413" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr/49 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_access_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="0" index="1" bw="102" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="3" bw="102" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_1/49 "/>
</bind>
</comp>

<comp id="422" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="97" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr/49 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_access_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="0"/>
<pin id="431" dir="0" index="1" bw="97" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="3" bw="97" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_2/49 "/>
</bind>
</comp>

<comp id="435" class="1004" name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="109" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="6" slack="49"/>
<pin id="439" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr/50 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_access_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="0" index="1" bw="109" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="3" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum_V/50 "/>
</bind>
</comp>

<comp id="448" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="105" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="4" slack="0"/>
<pin id="452" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr/50 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_access_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="0"/>
<pin id="457" dir="0" index="1" bw="105" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="3" bw="105" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V/50 "/>
</bind>
</comp>

<comp id="461" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr_gep_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="92" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="6" slack="0"/>
<pin id="465" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr/50 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_access_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="0" index="1" bw="92" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="3" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_3/50 "/>
</bind>
</comp>

<comp id="474" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="87" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="6" slack="0"/>
<pin id="478" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr/50 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_access_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="0" index="1" bw="87" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="3" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_4/50 "/>
</bind>
</comp>

<comp id="487" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="82" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="6" slack="0"/>
<pin id="491" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr/50 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_access_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="82" slack="2147483647"/>
<pin id="497" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="3" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_5/50 "/>
</bind>
</comp>

<comp id="500" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="77" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="6" slack="0"/>
<pin id="504" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr/50 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_access_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="0"/>
<pin id="509" dir="0" index="1" bw="77" slack="2147483647"/>
<pin id="510" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="3" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_6/50 "/>
</bind>
</comp>

<comp id="513" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="26" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="8" slack="0"/>
<pin id="517" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/63 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_access_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="0" slack="0"/>
<pin id="525" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="526" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="527" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="3" bw="26" slack="1"/>
<pin id="528" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load/63 f_Z3/63 "/>
</bind>
</comp>

<comp id="530" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_gep_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="26" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="8" slack="0"/>
<pin id="534" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1/63 "/>
</bind>
</comp>

<comp id="538" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="42" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="0" index="2" bw="8" slack="0"/>
<pin id="542" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/67 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_access_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="548" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="549" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2_V/67 "/>
</bind>
</comp>

<comp id="551" class="1004" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="58" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="0" index="2" bw="8" slack="0"/>
<pin id="555" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/73 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_access_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="561" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="562" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/73 "/>
</bind>
</comp>

<comp id="564" class="1004" name="data_V_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="0"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="p_Result_10_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="64" slack="0"/>
<pin id="571" dir="0" index="2" bw="7" slack="0"/>
<pin id="572" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_24_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="11" slack="0"/>
<pin id="578" dir="0" index="1" bw="64" slack="0"/>
<pin id="579" dir="0" index="2" bw="7" slack="0"/>
<pin id="580" dir="0" index="3" bw="7" slack="0"/>
<pin id="581" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_25_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="0"/>
<pin id="588" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln513_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="11" slack="0"/>
<pin id="592" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="b_exp_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="11" slack="0"/>
<pin id="596" dir="0" index="1" bw="11" slack="0"/>
<pin id="597" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln369_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="12" slack="0"/>
<pin id="602" dir="0" index="1" bw="12" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="icmp_ln1018_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="52" slack="0"/>
<pin id="608" dir="0" index="1" bw="52" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1018/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="x_is_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_1/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="xor_ln964_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln964/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="x_is_p1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="80"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_p1/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln1018_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="11" slack="0"/>
<pin id="632" dir="0" index="1" bw="11" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1018_1/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="p_Result_s_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="64" slack="0"/>
<pin id="639" dir="0" index="2" bw="7" slack="0"/>
<pin id="640" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="index0_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="6" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="0"/>
<pin id="647" dir="0" index="2" bw="7" slack="0"/>
<pin id="648" dir="0" index="3" bw="7" slack="0"/>
<pin id="649" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index0/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="b_exp_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="11" slack="0"/>
<pin id="656" dir="0" index="1" bw="11" slack="0"/>
<pin id="657" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp_1/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="b_exp_2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="12" slack="0"/>
<pin id="663" dir="0" index="2" bw="12" slack="0"/>
<pin id="664" dir="1" index="3" bw="12" slack="48"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_exp_2/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln541_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="0"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/1 "/>
</bind>
</comp>

<comp id="673" class="1004" name="xor_ln369_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln369/1 "/>
</bind>
</comp>

<comp id="679" class="1004" name="icmp_ln407_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="11" slack="0"/>
<pin id="681" dir="0" index="1" bw="11" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407/1 "/>
</bind>
</comp>

<comp id="685" class="1004" name="icmp_ln407_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="11" slack="0"/>
<pin id="687" dir="0" index="1" bw="11" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407_1/1 "/>
</bind>
</comp>

<comp id="691" class="1004" name="and_ln407_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln407/1 "/>
</bind>
</comp>

<comp id="697" class="1004" name="and_ln407_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="80"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln407_1/1 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln407_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="11" slack="0"/>
<pin id="705" dir="0" index="1" bw="11" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407_2/1 "/>
</bind>
</comp>

<comp id="709" class="1004" name="or_ln407_3_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_3/1 "/>
</bind>
</comp>

<comp id="715" class="1004" name="and_ln407_2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln407_2/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="p_Result_11_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="54" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="0" index="2" bw="52" slack="2"/>
<pin id="725" dir="0" index="3" bw="1" slack="0"/>
<pin id="726" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_11/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="r_V_21_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="53" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="0" index="2" bw="52" slack="2"/>
<pin id="734" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_21/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln1340_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="53" slack="0"/>
<pin id="739" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1340_1/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="b_frac_V_1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="2"/>
<pin id="743" dir="0" index="1" bw="54" slack="0"/>
<pin id="744" dir="0" index="2" bw="54" slack="0"/>
<pin id="745" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_frac_V_1/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln691_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="6" slack="1"/>
<pin id="750" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln691/3 "/>
</bind>
</comp>

<comp id="751" class="1004" name="grp_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="54" slack="0"/>
<pin id="753" dir="0" index="1" bw="6" slack="0"/>
<pin id="754" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="a_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="4" slack="0"/>
<pin id="759" dir="0" index="1" bw="54" slack="0"/>
<pin id="760" dir="0" index="2" bw="7" slack="0"/>
<pin id="761" dir="0" index="3" bw="7" slack="0"/>
<pin id="762" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a/7 "/>
</bind>
</comp>

<comp id="767" class="1004" name="trunc_ln666_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="54" slack="0"/>
<pin id="769" dir="1" index="1" bw="50" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln666/7 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_9_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="54" slack="0"/>
<pin id="774" dir="0" index="2" bw="7" slack="0"/>
<pin id="775" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="779" class="1004" name="z1_V_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="71" slack="0"/>
<pin id="781" dir="0" index="1" bw="54" slack="1"/>
<pin id="782" dir="0" index="2" bw="1" slack="0"/>
<pin id="783" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z1_V/8 "/>
</bind>
</comp>

<comp id="786" class="1004" name="zext_ln1123_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="4" slack="1"/>
<pin id="788" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1123/8 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln1125_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="71" slack="0"/>
<pin id="791" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125/8 "/>
</bind>
</comp>

<comp id="793" class="1004" name="grp_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="71" slack="0"/>
<pin id="795" dir="0" index="1" bw="4" slack="0"/>
<pin id="796" dir="1" index="2" bw="75" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/8 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sf_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="75" slack="0"/>
<pin id="801" dir="0" index="1" bw="5" slack="0"/>
<pin id="802" dir="0" index="2" bw="54" slack="6"/>
<pin id="803" dir="0" index="3" bw="1" slack="0"/>
<pin id="804" dir="1" index="4" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sf/13 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_2_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="76" slack="0"/>
<pin id="810" dir="0" index="1" bw="5" slack="0"/>
<pin id="811" dir="0" index="2" bw="54" slack="6"/>
<pin id="812" dir="0" index="3" bw="1" slack="0"/>
<pin id="813" dir="1" index="4" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln1340_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="75" slack="0"/>
<pin id="819" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1340/13 "/>
</bind>
</comp>

<comp id="821" class="1004" name="select_ln1340_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="6"/>
<pin id="823" dir="0" index="1" bw="76" slack="0"/>
<pin id="824" dir="0" index="2" bw="76" slack="0"/>
<pin id="825" dir="1" index="3" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1340/13 "/>
</bind>
</comp>

<comp id="828" class="1004" name="lhs_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="75" slack="0"/>
<pin id="830" dir="0" index="1" bw="50" slack="6"/>
<pin id="831" dir="0" index="2" bw="1" slack="0"/>
<pin id="832" dir="1" index="3" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs/13 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln1199_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="75" slack="0"/>
<pin id="837" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199/13 "/>
</bind>
</comp>

<comp id="839" class="1004" name="ret_V_23_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="76" slack="0"/>
<pin id="841" dir="0" index="1" bw="75" slack="0"/>
<pin id="842" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_23/13 "/>
</bind>
</comp>

<comp id="845" class="1004" name="zext_ln1200_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="75" slack="1"/>
<pin id="847" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1200/13 "/>
</bind>
</comp>

<comp id="848" class="1004" name="ret_V_2_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="76" slack="0"/>
<pin id="850" dir="0" index="1" bw="75" slack="0"/>
<pin id="851" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/13 "/>
</bind>
</comp>

<comp id="854" class="1004" name="z2_V_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="73" slack="0"/>
<pin id="856" dir="0" index="1" bw="76" slack="0"/>
<pin id="857" dir="0" index="2" bw="3" slack="0"/>
<pin id="858" dir="0" index="3" bw="8" slack="0"/>
<pin id="859" dir="1" index="4" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z2_V/13 "/>
</bind>
</comp>

<comp id="864" class="1004" name="a_1_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="6" slack="0"/>
<pin id="866" dir="0" index="1" bw="76" slack="0"/>
<pin id="867" dir="0" index="2" bw="8" slack="0"/>
<pin id="868" dir="0" index="3" bw="8" slack="0"/>
<pin id="869" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_1/13 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_3_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="67" slack="0"/>
<pin id="876" dir="0" index="1" bw="76" slack="0"/>
<pin id="877" dir="0" index="2" bw="3" slack="0"/>
<pin id="878" dir="0" index="3" bw="8" slack="0"/>
<pin id="879" dir="1" index="4" bw="67" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="884" class="1004" name="zext_ln1123_1_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="6" slack="1"/>
<pin id="886" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1123_1/14 "/>
</bind>
</comp>

<comp id="887" class="1004" name="zext_ln1125_1_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="73" slack="1"/>
<pin id="889" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_1/14 "/>
</bind>
</comp>

<comp id="890" class="1004" name="grp_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="6" slack="0"/>
<pin id="892" dir="0" index="1" bw="73" slack="0"/>
<pin id="893" dir="1" index="2" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/14 "/>
</bind>
</comp>

<comp id="896" class="1004" name="zext_ln671_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="73" slack="6"/>
<pin id="898" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln671/19 "/>
</bind>
</comp>

<comp id="899" class="1004" name="eZ_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="81" slack="0"/>
<pin id="901" dir="0" index="1" bw="5" slack="0"/>
<pin id="902" dir="0" index="2" bw="73" slack="0"/>
<pin id="903" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ/19 "/>
</bind>
</comp>

<comp id="907" class="1004" name="lhs_2_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="81" slack="0"/>
<pin id="909" dir="0" index="1" bw="67" slack="6"/>
<pin id="910" dir="0" index="2" bw="1" slack="0"/>
<pin id="911" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_2/19 "/>
</bind>
</comp>

<comp id="914" class="1004" name="zext_ln1199_1_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="81" slack="0"/>
<pin id="916" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_1/19 "/>
</bind>
</comp>

<comp id="918" class="1004" name="zext_ln666_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="81" slack="0"/>
<pin id="920" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666/19 "/>
</bind>
</comp>

<comp id="922" class="1004" name="ret_V_24_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="81" slack="0"/>
<pin id="924" dir="0" index="1" bw="81" slack="0"/>
<pin id="925" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_24/19 "/>
</bind>
</comp>

<comp id="928" class="1004" name="rhs_3_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="80" slack="0"/>
<pin id="930" dir="0" index="1" bw="79" slack="1"/>
<pin id="931" dir="0" index="2" bw="1" slack="0"/>
<pin id="932" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_3/19 "/>
</bind>
</comp>

<comp id="935" class="1004" name="zext_ln1200_1_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="80" slack="0"/>
<pin id="937" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1200_1/19 "/>
</bind>
</comp>

<comp id="939" class="1004" name="ret_V_4_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="82" slack="0"/>
<pin id="941" dir="0" index="1" bw="80" slack="0"/>
<pin id="942" dir="1" index="2" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4/19 "/>
</bind>
</comp>

<comp id="945" class="1004" name="a_2_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="6" slack="0"/>
<pin id="947" dir="0" index="1" bw="82" slack="0"/>
<pin id="948" dir="0" index="2" bw="8" slack="0"/>
<pin id="949" dir="0" index="3" bw="8" slack="0"/>
<pin id="950" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_2/19 "/>
</bind>
</comp>

<comp id="955" class="1004" name="trunc_ln666_3_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="82" slack="0"/>
<pin id="957" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln666_3/19 "/>
</bind>
</comp>

<comp id="959" class="1004" name="z3_V_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="83" slack="0"/>
<pin id="961" dir="0" index="1" bw="82" slack="1"/>
<pin id="962" dir="0" index="2" bw="1" slack="0"/>
<pin id="963" dir="1" index="3" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z3_V/20 "/>
</bind>
</comp>

<comp id="966" class="1004" name="zext_ln1123_2_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="6" slack="1"/>
<pin id="968" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1123_2/20 "/>
</bind>
</comp>

<comp id="969" class="1004" name="zext_ln1125_2_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="83" slack="0"/>
<pin id="971" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_2/20 "/>
</bind>
</comp>

<comp id="973" class="1004" name="grp_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="83" slack="0"/>
<pin id="975" dir="0" index="1" bw="6" slack="0"/>
<pin id="976" dir="1" index="2" bw="89" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/20 "/>
</bind>
</comp>

<comp id="979" class="1004" name="eZ_1_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="96" slack="0"/>
<pin id="981" dir="0" index="1" bw="13" slack="0"/>
<pin id="982" dir="0" index="2" bw="82" slack="6"/>
<pin id="983" dir="0" index="3" bw="1" slack="0"/>
<pin id="984" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_1/25 "/>
</bind>
</comp>

<comp id="988" class="1004" name="lhs_4_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="101" slack="0"/>
<pin id="990" dir="0" index="1" bw="76" slack="6"/>
<pin id="991" dir="0" index="2" bw="1" slack="0"/>
<pin id="992" dir="1" index="3" bw="101" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_4/25 "/>
</bind>
</comp>

<comp id="995" class="1004" name="zext_ln1199_2_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="101" slack="0"/>
<pin id="997" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_2/25 "/>
</bind>
</comp>

<comp id="999" class="1004" name="zext_ln666_1_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="96" slack="0"/>
<pin id="1001" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_1/25 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="ret_V_25_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="101" slack="0"/>
<pin id="1005" dir="0" index="1" bw="96" slack="0"/>
<pin id="1006" dir="1" index="2" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_25/25 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="rhs_6_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="95" slack="0"/>
<pin id="1011" dir="0" index="1" bw="89" slack="1"/>
<pin id="1012" dir="0" index="2" bw="1" slack="0"/>
<pin id="1013" dir="1" index="3" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_6/25 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="zext_ln1200_2_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="95" slack="0"/>
<pin id="1018" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1200_2/25 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="ret_V_6_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="102" slack="0"/>
<pin id="1022" dir="0" index="1" bw="95" slack="0"/>
<pin id="1023" dir="1" index="2" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_6/25 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="z4_V_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="92" slack="0"/>
<pin id="1028" dir="0" index="1" bw="102" slack="0"/>
<pin id="1029" dir="0" index="2" bw="5" slack="0"/>
<pin id="1030" dir="0" index="3" bw="8" slack="0"/>
<pin id="1031" dir="1" index="4" bw="92" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z4_V/25 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="tmp_4_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="86" slack="0"/>
<pin id="1038" dir="0" index="1" bw="102" slack="0"/>
<pin id="1039" dir="0" index="2" bw="5" slack="0"/>
<pin id="1040" dir="0" index="3" bw="8" slack="0"/>
<pin id="1041" dir="1" index="4" bw="86" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/25 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="tmp_5_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="6" slack="0"/>
<pin id="1048" dir="0" index="1" bw="102" slack="0"/>
<pin id="1049" dir="0" index="2" bw="8" slack="0"/>
<pin id="1050" dir="0" index="3" bw="8" slack="0"/>
<pin id="1051" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/25 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="zext_ln1123_4_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="6" slack="1"/>
<pin id="1058" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1123_4/26 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="zext_ln1125_6_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="92" slack="1"/>
<pin id="1061" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_6/26 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="grp_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="6" slack="0"/>
<pin id="1064" dir="0" index="1" bw="92" slack="0"/>
<pin id="1065" dir="1" index="2" bw="98" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/26 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="zext_ln671_1_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="92" slack="6"/>
<pin id="1070" dir="1" index="1" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln671_1/31 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="eZ_2_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="110" slack="0"/>
<pin id="1073" dir="0" index="1" bw="8" slack="0"/>
<pin id="1074" dir="0" index="2" bw="92" slack="0"/>
<pin id="1075" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_2/31 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="lhs_6_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="120" slack="0"/>
<pin id="1081" dir="0" index="1" bw="86" slack="6"/>
<pin id="1082" dir="0" index="2" bw="1" slack="0"/>
<pin id="1083" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_6/31 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="zext_ln1199_3_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="120" slack="0"/>
<pin id="1088" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_3/31 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="zext_ln666_2_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="110" slack="0"/>
<pin id="1092" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_2/31 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="ret_V_26_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="120" slack="0"/>
<pin id="1096" dir="0" index="1" bw="110" slack="0"/>
<pin id="1097" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_26/31 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="rhs_9_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="109" slack="0"/>
<pin id="1102" dir="0" index="1" bw="98" slack="1"/>
<pin id="1103" dir="0" index="2" bw="1" slack="0"/>
<pin id="1104" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_9/31 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="zext_ln1200_3_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="109" slack="0"/>
<pin id="1109" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1200_3/31 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="ret_V_8_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="121" slack="0"/>
<pin id="1113" dir="0" index="1" bw="109" slack="0"/>
<pin id="1114" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_8/31 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="tmp_6_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="87" slack="0"/>
<pin id="1119" dir="0" index="1" bw="121" slack="0"/>
<pin id="1120" dir="0" index="2" bw="7" slack="0"/>
<pin id="1121" dir="0" index="3" bw="8" slack="0"/>
<pin id="1122" dir="1" index="4" bw="87" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/31 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="tmp_7_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="81" slack="0"/>
<pin id="1129" dir="0" index="1" bw="121" slack="0"/>
<pin id="1130" dir="0" index="2" bw="7" slack="0"/>
<pin id="1131" dir="0" index="3" bw="8" slack="0"/>
<pin id="1132" dir="1" index="4" bw="81" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/31 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="tmp_8_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="6" slack="0"/>
<pin id="1139" dir="0" index="1" bw="121" slack="0"/>
<pin id="1140" dir="0" index="2" bw="8" slack="0"/>
<pin id="1141" dir="0" index="3" bw="8" slack="0"/>
<pin id="1142" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/31 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="zext_ln1123_5_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="6" slack="1"/>
<pin id="1149" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1123_5/32 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="zext_ln1125_7_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="87" slack="1"/>
<pin id="1152" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_7/32 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="grp_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="6" slack="0"/>
<pin id="1155" dir="0" index="1" bw="87" slack="0"/>
<pin id="1156" dir="1" index="2" bw="93" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/32 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="eZ_3_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="110" slack="0"/>
<pin id="1161" dir="0" index="1" bw="23" slack="0"/>
<pin id="1162" dir="0" index="2" bw="87" slack="6"/>
<pin id="1163" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_3/37 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="lhs_8_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="125" slack="0"/>
<pin id="1168" dir="0" index="1" bw="81" slack="6"/>
<pin id="1169" dir="0" index="2" bw="1" slack="0"/>
<pin id="1170" dir="1" index="3" bw="125" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_8/37 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="zext_ln1199_4_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="125" slack="0"/>
<pin id="1175" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_4/37 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="zext_ln666_3_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="110" slack="0"/>
<pin id="1179" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_3/37 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="ret_V_27_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="125" slack="0"/>
<pin id="1183" dir="0" index="1" bw="110" slack="0"/>
<pin id="1184" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_27/37 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="rhs_12_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="109" slack="0"/>
<pin id="1189" dir="0" index="1" bw="93" slack="1"/>
<pin id="1190" dir="0" index="2" bw="1" slack="0"/>
<pin id="1191" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_12/37 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="zext_ln1200_4_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="109" slack="0"/>
<pin id="1196" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1200_4/37 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="ret_V_10_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="126" slack="0"/>
<pin id="1200" dir="0" index="1" bw="109" slack="0"/>
<pin id="1201" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_10/37 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="tmp_10_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="82" slack="0"/>
<pin id="1206" dir="0" index="1" bw="126" slack="0"/>
<pin id="1207" dir="0" index="2" bw="7" slack="0"/>
<pin id="1208" dir="0" index="3" bw="8" slack="0"/>
<pin id="1209" dir="1" index="4" bw="82" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/37 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="tmp_11_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="76" slack="0"/>
<pin id="1216" dir="0" index="1" bw="126" slack="0"/>
<pin id="1217" dir="0" index="2" bw="7" slack="0"/>
<pin id="1218" dir="0" index="3" bw="8" slack="0"/>
<pin id="1219" dir="1" index="4" bw="76" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/37 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="tmp_12_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="6" slack="0"/>
<pin id="1226" dir="0" index="1" bw="126" slack="0"/>
<pin id="1227" dir="0" index="2" bw="8" slack="0"/>
<pin id="1228" dir="0" index="3" bw="8" slack="0"/>
<pin id="1229" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/37 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="zext_ln1123_6_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="6" slack="1"/>
<pin id="1236" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1123_6/38 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="zext_ln1125_8_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="82" slack="1"/>
<pin id="1239" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_8/38 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="grp_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="6" slack="0"/>
<pin id="1242" dir="0" index="1" bw="82" slack="0"/>
<pin id="1243" dir="1" index="2" bw="88" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/38 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="eZ_4_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="110" slack="0"/>
<pin id="1248" dir="0" index="1" bw="28" slack="0"/>
<pin id="1249" dir="0" index="2" bw="82" slack="6"/>
<pin id="1250" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_4/43 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="lhs_10_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="130" slack="0"/>
<pin id="1255" dir="0" index="1" bw="76" slack="6"/>
<pin id="1256" dir="0" index="2" bw="1" slack="0"/>
<pin id="1257" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_10/43 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="zext_ln1199_5_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="130" slack="0"/>
<pin id="1262" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_5/43 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="zext_ln666_4_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="110" slack="0"/>
<pin id="1266" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_4/43 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="ret_V_28_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="130" slack="0"/>
<pin id="1270" dir="0" index="1" bw="110" slack="0"/>
<pin id="1271" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_28/43 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="rhs_15_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="109" slack="0"/>
<pin id="1276" dir="0" index="1" bw="88" slack="1"/>
<pin id="1277" dir="0" index="2" bw="1" slack="0"/>
<pin id="1278" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_15/43 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="zext_ln1200_5_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="109" slack="0"/>
<pin id="1283" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1200_5/43 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="ret_V_12_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="131" slack="0"/>
<pin id="1287" dir="0" index="1" bw="109" slack="0"/>
<pin id="1288" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_12/43 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="tmp_13_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="77" slack="0"/>
<pin id="1293" dir="0" index="1" bw="131" slack="0"/>
<pin id="1294" dir="0" index="2" bw="7" slack="0"/>
<pin id="1295" dir="0" index="3" bw="9" slack="0"/>
<pin id="1296" dir="1" index="4" bw="77" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/43 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="tmp_14_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="71" slack="0"/>
<pin id="1303" dir="0" index="1" bw="131" slack="0"/>
<pin id="1304" dir="0" index="2" bw="7" slack="0"/>
<pin id="1305" dir="0" index="3" bw="8" slack="0"/>
<pin id="1306" dir="1" index="4" bw="71" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/43 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="tmp_15_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="6" slack="0"/>
<pin id="1313" dir="0" index="1" bw="131" slack="0"/>
<pin id="1314" dir="0" index="2" bw="8" slack="0"/>
<pin id="1315" dir="0" index="3" bw="9" slack="0"/>
<pin id="1316" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/43 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="zext_ln1123_7_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="6" slack="1"/>
<pin id="1323" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1123_7/44 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="zext_ln1125_9_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="77" slack="1"/>
<pin id="1326" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_9/44 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="grp_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="6" slack="0"/>
<pin id="1329" dir="0" index="1" bw="77" slack="0"/>
<pin id="1330" dir="1" index="2" bw="83" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_28/44 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="sext_ln666_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="12" slack="48"/>
<pin id="1335" dir="1" index="1" bw="90" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln666/49 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="grp_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="12" slack="0"/>
<pin id="1338" dir="0" index="1" bw="80" slack="0"/>
<pin id="1339" dir="1" index="2" bw="90" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="Elog2_V/49 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="zext_ln541_6_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="6" slack="36"/>
<pin id="1344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_6/49 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="zext_ln541_7_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="6" slack="30"/>
<pin id="1348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_7/49 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="eZ_5_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="110" slack="0"/>
<pin id="1352" dir="0" index="1" bw="33" slack="0"/>
<pin id="1353" dir="0" index="2" bw="77" slack="6"/>
<pin id="1354" dir="1" index="3" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_5/49 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="lhs_12_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="135" slack="0"/>
<pin id="1359" dir="0" index="1" bw="71" slack="6"/>
<pin id="1360" dir="0" index="2" bw="1" slack="0"/>
<pin id="1361" dir="1" index="3" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_12/49 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="zext_ln1199_6_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="135" slack="0"/>
<pin id="1366" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_6/49 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="zext_ln666_5_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="110" slack="0"/>
<pin id="1370" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_5/49 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="ret_V_29_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="135" slack="0"/>
<pin id="1374" dir="0" index="1" bw="110" slack="0"/>
<pin id="1375" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_29/49 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="rhs_18_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="109" slack="0"/>
<pin id="1380" dir="0" index="1" bw="83" slack="1"/>
<pin id="1381" dir="0" index="2" bw="1" slack="0"/>
<pin id="1382" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_18/49 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="zext_ln1200_6_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="109" slack="0"/>
<pin id="1387" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1200_6/49 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="ret_V_14_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="136" slack="0"/>
<pin id="1391" dir="0" index="1" bw="109" slack="0"/>
<pin id="1392" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_14/49 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="tmp_16_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="72" slack="0"/>
<pin id="1397" dir="0" index="1" bw="136" slack="0"/>
<pin id="1398" dir="0" index="2" bw="8" slack="0"/>
<pin id="1399" dir="0" index="3" bw="9" slack="0"/>
<pin id="1400" dir="1" index="4" bw="72" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/49 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="tmp_17_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="40" slack="0"/>
<pin id="1407" dir="0" index="1" bw="136" slack="0"/>
<pin id="1408" dir="0" index="2" bw="8" slack="0"/>
<pin id="1409" dir="0" index="3" bw="9" slack="0"/>
<pin id="1410" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/49 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="zext_ln541_1_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="4" slack="43"/>
<pin id="1417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/50 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="zext_ln541_8_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="6" slack="25"/>
<pin id="1421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_8/50 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="zext_ln541_9_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="6" slack="19"/>
<pin id="1425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_9/50 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="zext_ln541_10_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="6" slack="13"/>
<pin id="1429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_10/50 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="zext_ln541_11_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="6" slack="7"/>
<pin id="1433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_11/50 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="zext_ln1122_2_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="40" slack="1"/>
<pin id="1437" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1122_2/50 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="grp_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="40" slack="0"/>
<pin id="1440" dir="0" index="1" bw="40" slack="0"/>
<pin id="1441" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/50 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="zext_ln223_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="102" slack="1"/>
<pin id="1446" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/51 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="zext_ln223_1_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="97" slack="1"/>
<pin id="1449" dir="1" index="1" bw="103" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_1/51 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="zext_ln223_4_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="82" slack="0"/>
<pin id="1452" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_4/51 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="zext_ln223_5_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="77" slack="0"/>
<pin id="1456" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_5/51 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="add_ln666_1_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="102" slack="0"/>
<pin id="1460" dir="0" index="1" bw="97" slack="0"/>
<pin id="1461" dir="1" index="2" bw="103" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666_1/51 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="add_ln666_4_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="82" slack="0"/>
<pin id="1466" dir="0" index="1" bw="77" slack="0"/>
<pin id="1467" dir="1" index="2" bw="83" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666_4/51 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="rhs_s_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="79" slack="0"/>
<pin id="1472" dir="0" index="1" bw="80" slack="0"/>
<pin id="1473" dir="0" index="2" bw="1" slack="0"/>
<pin id="1474" dir="0" index="3" bw="8" slack="0"/>
<pin id="1475" dir="1" index="4" bw="79" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_s/51 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="logn_V_i_cast_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="105" slack="1"/>
<pin id="1482" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="logn_V_i_cast/52 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="zext_ln223_2_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="92" slack="1"/>
<pin id="1485" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_2/52 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="zext_ln223_3_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="87" slack="1"/>
<pin id="1488" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_3/52 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="add_ln666_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="109" slack="1"/>
<pin id="1491" dir="0" index="1" bw="105" slack="0"/>
<pin id="1492" dir="1" index="2" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666/52 "/>
</bind>
</comp>

<comp id="1494" class="1004" name="zext_ln666_6_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="103" slack="1"/>
<pin id="1496" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_6/52 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="add_ln666_2_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="103" slack="0"/>
<pin id="1499" dir="0" index="1" bw="109" slack="0"/>
<pin id="1500" dir="1" index="2" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666_2/52 "/>
</bind>
</comp>

<comp id="1503" class="1004" name="add_ln666_3_fu_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="92" slack="0"/>
<pin id="1505" dir="0" index="1" bw="87" slack="0"/>
<pin id="1506" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666_3/52 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="zext_ln666_7_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="83" slack="1"/>
<pin id="1511" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_7/52 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="add_ln666_5_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="83" slack="0"/>
<pin id="1514" dir="0" index="1" bw="93" slack="0"/>
<pin id="1515" dir="1" index="2" bw="93" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666_5/52 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="lhs_V_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="117" slack="0"/>
<pin id="1520" dir="0" index="1" bw="72" slack="3"/>
<pin id="1521" dir="0" index="2" bw="1" slack="0"/>
<pin id="1522" dir="1" index="3" bw="117" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/52 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="zext_ln1200_7_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="117" slack="0"/>
<pin id="1527" dir="1" index="1" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1200_7/52 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="zext_ln1200_8_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="79" slack="1"/>
<pin id="1531" dir="1" index="1" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1200_8/52 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="ret_V_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="117" slack="0"/>
<pin id="1534" dir="0" index="1" bw="79" slack="0"/>
<pin id="1535" dir="1" index="2" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/52 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="trunc_ln3_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="73" slack="0"/>
<pin id="1540" dir="0" index="1" bw="118" slack="0"/>
<pin id="1541" dir="0" index="2" bw="7" slack="0"/>
<pin id="1542" dir="0" index="3" bw="8" slack="0"/>
<pin id="1543" dir="1" index="4" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/52 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="zext_ln666_8_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="93" slack="1"/>
<pin id="1550" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_8/53 "/>
</bind>
</comp>

<comp id="1551" class="1004" name="log_sum_V_1_fu_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="93" slack="0"/>
<pin id="1553" dir="0" index="1" bw="109" slack="1"/>
<pin id="1554" dir="1" index="2" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_sum_V_1/53 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="sext_ln1199_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="73" slack="1"/>
<pin id="1558" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1199/53 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="add_ln1199_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="109" slack="0"/>
<pin id="1561" dir="0" index="1" bw="73" slack="0"/>
<pin id="1562" dir="1" index="2" bw="109" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1199/53 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="lhs_V_2_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="120" slack="0"/>
<pin id="1567" dir="0" index="1" bw="90" slack="1"/>
<pin id="1568" dir="0" index="2" bw="1" slack="0"/>
<pin id="1569" dir="1" index="3" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/54 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="sext_ln1199_1_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="109" slack="1"/>
<pin id="1574" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1199_1/54 "/>
</bind>
</comp>

<comp id="1575" class="1004" name="ret_V_15_fu_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="109" slack="0"/>
<pin id="1577" dir="0" index="1" bw="120" slack="0"/>
<pin id="1578" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_15/54 "/>
</bind>
</comp>

<comp id="1581" class="1004" name="m_fix_hi_V_fu_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="16" slack="0"/>
<pin id="1583" dir="0" index="1" bw="120" slack="0"/>
<pin id="1584" dir="0" index="2" bw="8" slack="0"/>
<pin id="1585" dir="0" index="3" bw="8" slack="0"/>
<pin id="1586" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/54 "/>
</bind>
</comp>

<comp id="1591" class="1004" name="p_Result_12_fu_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="1" slack="0"/>
<pin id="1593" dir="0" index="1" bw="120" slack="0"/>
<pin id="1594" dir="0" index="2" bw="8" slack="0"/>
<pin id="1595" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/54 "/>
</bind>
</comp>

<comp id="1599" class="1004" name="sext_ln1123_fu_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="16" slack="0"/>
<pin id="1601" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1123/54 "/>
</bind>
</comp>

<comp id="1603" class="1004" name="trunc_ln4_fu_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="59" slack="0"/>
<pin id="1605" dir="0" index="1" bw="120" slack="0"/>
<pin id="1606" dir="0" index="2" bw="7" slack="0"/>
<pin id="1607" dir="0" index="3" bw="8" slack="0"/>
<pin id="1608" dir="1" index="4" bw="59" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/54 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="rhs_19_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="19" slack="0"/>
<pin id="1615" dir="0" index="1" bw="1" slack="2"/>
<pin id="1616" dir="0" index="2" bw="18" slack="0"/>
<pin id="1617" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_19/56 "/>
</bind>
</comp>

<comp id="1620" class="1004" name="sext_ln1199_2_fu_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="19" slack="0"/>
<pin id="1622" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1199_2/56 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="trunc_ln_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="13" slack="0"/>
<pin id="1626" dir="0" index="1" bw="31" slack="0"/>
<pin id="1627" dir="0" index="2" bw="6" slack="0"/>
<pin id="1628" dir="0" index="3" bw="6" slack="0"/>
<pin id="1629" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/57 "/>
</bind>
</comp>

<comp id="1633" class="1004" name="p_Result_4_fu_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="1" slack="0"/>
<pin id="1635" dir="0" index="1" bw="31" slack="0"/>
<pin id="1636" dir="0" index="2" bw="6" slack="0"/>
<pin id="1637" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/57 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="trunc_ln856_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="31" slack="0"/>
<pin id="1642" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln856/57 "/>
</bind>
</comp>

<comp id="1643" class="1004" name="icmp_ln856_fu_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="18" slack="0"/>
<pin id="1645" dir="0" index="1" bw="18" slack="0"/>
<pin id="1646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln856/57 "/>
</bind>
</comp>

<comp id="1649" class="1004" name="ret_V_17_fu_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="13" slack="0"/>
<pin id="1651" dir="0" index="1" bw="1" slack="0"/>
<pin id="1652" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_17/57 "/>
</bind>
</comp>

<comp id="1655" class="1004" name="select_ln855_fu_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="1" slack="0"/>
<pin id="1657" dir="0" index="1" bw="13" slack="0"/>
<pin id="1658" dir="0" index="2" bw="13" slack="0"/>
<pin id="1659" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln855/57 "/>
</bind>
</comp>

<comp id="1663" class="1004" name="ret_V_31_fu_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="1" slack="0"/>
<pin id="1665" dir="0" index="1" bw="13" slack="0"/>
<pin id="1666" dir="0" index="2" bw="13" slack="0"/>
<pin id="1667" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_31/57 "/>
</bind>
</comp>

<comp id="1671" class="1004" name="sext_ln1122_fu_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="13" slack="1"/>
<pin id="1673" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1122/58 "/>
</bind>
</comp>

<comp id="1674" class="1004" name="grp_fu_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="13" slack="0"/>
<pin id="1676" dir="0" index="1" bw="71" slack="0"/>
<pin id="1677" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/58 "/>
</bind>
</comp>

<comp id="1680" class="1004" name="trunc_ln666_1_fu_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="59" slack="0"/>
<pin id="1682" dir="0" index="1" bw="71" slack="0"/>
<pin id="1683" dir="0" index="2" bw="5" slack="0"/>
<pin id="1684" dir="0" index="3" bw="8" slack="0"/>
<pin id="1685" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln666_1/62 "/>
</bind>
</comp>

<comp id="1690" class="1004" name="m_diff_V_fu_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="59" slack="9"/>
<pin id="1692" dir="0" index="1" bw="59" slack="1"/>
<pin id="1693" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_diff_V/63 "/>
</bind>
</comp>

<comp id="1694" class="1004" name="m_diff_hi_V_fu_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="8" slack="0"/>
<pin id="1696" dir="0" index="1" bw="59" slack="0"/>
<pin id="1697" dir="0" index="2" bw="7" slack="0"/>
<pin id="1698" dir="0" index="3" bw="7" slack="0"/>
<pin id="1699" dir="1" index="4" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/63 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="Z2_V_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="8" slack="0"/>
<pin id="1706" dir="0" index="1" bw="59" slack="0"/>
<pin id="1707" dir="0" index="2" bw="7" slack="0"/>
<pin id="1708" dir="0" index="3" bw="7" slack="0"/>
<pin id="1709" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_V/63 "/>
</bind>
</comp>

<comp id="1714" class="1004" name="Z3_V_fu_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="8" slack="0"/>
<pin id="1716" dir="0" index="1" bw="59" slack="0"/>
<pin id="1717" dir="0" index="2" bw="7" slack="0"/>
<pin id="1718" dir="0" index="3" bw="7" slack="0"/>
<pin id="1719" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3_V/63 "/>
</bind>
</comp>

<comp id="1724" class="1004" name="Z4_fu_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="59" slack="0"/>
<pin id="1726" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/63 "/>
</bind>
</comp>

<comp id="1728" class="1004" name="Z4_ind_fu_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="8" slack="0"/>
<pin id="1730" dir="0" index="1" bw="59" slack="0"/>
<pin id="1731" dir="0" index="2" bw="6" slack="0"/>
<pin id="1732" dir="0" index="3" bw="7" slack="0"/>
<pin id="1733" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind/63 "/>
</bind>
</comp>

<comp id="1738" class="1004" name="zext_ln541_3_fu_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="8" slack="0"/>
<pin id="1740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_3/63 "/>
</bind>
</comp>

<comp id="1743" class="1004" name="zext_ln541_4_fu_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="8" slack="0"/>
<pin id="1745" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_4/63 "/>
</bind>
</comp>

<comp id="1748" class="1004" name="r_fu_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="10" slack="0"/>
<pin id="1750" dir="0" index="1" bw="26" slack="0"/>
<pin id="1751" dir="0" index="2" bw="6" slack="0"/>
<pin id="1752" dir="0" index="3" bw="6" slack="0"/>
<pin id="1753" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/64 "/>
</bind>
</comp>

<comp id="1758" class="1004" name="zext_ln666_9_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="35" slack="1"/>
<pin id="1760" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_9/64 "/>
</bind>
</comp>

<comp id="1761" class="1004" name="zext_ln666_10_fu_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="10" slack="0"/>
<pin id="1763" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_10/64 "/>
</bind>
</comp>

<comp id="1765" class="1004" name="ret_V_32_fu_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="35" slack="0"/>
<pin id="1767" dir="0" index="1" bw="10" slack="0"/>
<pin id="1768" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_32/64 "/>
</bind>
</comp>

<comp id="1771" class="1004" name="ret_V_33_fu_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="43" slack="0"/>
<pin id="1773" dir="0" index="1" bw="8" slack="2"/>
<pin id="1774" dir="0" index="2" bw="1" slack="0"/>
<pin id="1775" dir="0" index="3" bw="26" slack="1"/>
<pin id="1776" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_33/65 "/>
</bind>
</comp>

<comp id="1779" class="1004" name="zext_ln1122_fu_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="43" slack="0"/>
<pin id="1781" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1122/65 "/>
</bind>
</comp>

<comp id="1783" class="1004" name="zext_ln1125_3_fu_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="36" slack="1"/>
<pin id="1785" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_3/65 "/>
</bind>
</comp>

<comp id="1786" class="1004" name="grp_fu_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="43" slack="0"/>
<pin id="1788" dir="0" index="1" bw="36" slack="0"/>
<pin id="1789" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/65 "/>
</bind>
</comp>

<comp id="1792" class="1004" name="trunc_ln666_s_fu_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="20" slack="0"/>
<pin id="1794" dir="0" index="1" bw="79" slack="0"/>
<pin id="1795" dir="0" index="2" bw="7" slack="0"/>
<pin id="1796" dir="0" index="3" bw="8" slack="0"/>
<pin id="1797" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln666_s/67 "/>
</bind>
</comp>

<comp id="1802" class="1004" name="zext_ln541_5_fu_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="8" slack="4"/>
<pin id="1804" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_5/67 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="zext_ln1199_7_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="43" slack="3"/>
<pin id="1808" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_7/68 "/>
</bind>
</comp>

<comp id="1809" class="1004" name="zext_ln666_11_fu_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="20" slack="1"/>
<pin id="1811" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_11/68 "/>
</bind>
</comp>

<comp id="1812" class="1004" name="add_ln666_7_fu_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="36" slack="4"/>
<pin id="1814" dir="0" index="1" bw="20" slack="0"/>
<pin id="1815" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666_7/68 "/>
</bind>
</comp>

<comp id="1817" class="1004" name="zext_ln666_12_fu_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="36" slack="0"/>
<pin id="1819" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_12/68 "/>
</bind>
</comp>

<comp id="1821" class="1004" name="exp_Z2P_m_1_V_fu_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="36" slack="0"/>
<pin id="1823" dir="0" index="1" bw="43" slack="0"/>
<pin id="1824" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/68 "/>
</bind>
</comp>

<comp id="1827" class="1004" name="tmp_18_fu_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="40" slack="0"/>
<pin id="1829" dir="0" index="1" bw="42" slack="0"/>
<pin id="1830" dir="0" index="2" bw="3" slack="0"/>
<pin id="1831" dir="0" index="3" bw="7" slack="0"/>
<pin id="1832" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/68 "/>
</bind>
</comp>

<comp id="1837" class="1004" name="exp_Z2_m_1_V_fu_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="49" slack="0"/>
<pin id="1839" dir="0" index="1" bw="8" slack="6"/>
<pin id="1840" dir="0" index="2" bw="1" slack="0"/>
<pin id="1841" dir="0" index="3" bw="40" slack="1"/>
<pin id="1842" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1_V/69 "/>
</bind>
</comp>

<comp id="1845" class="1004" name="zext_ln1122_1_fu_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="49" slack="0"/>
<pin id="1847" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1122_1/69 "/>
</bind>
</comp>

<comp id="1849" class="1004" name="zext_ln1125_4_fu_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="44" slack="1"/>
<pin id="1851" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_4/69 "/>
</bind>
</comp>

<comp id="1852" class="1004" name="grp_fu_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="49" slack="0"/>
<pin id="1854" dir="0" index="1" bw="44" slack="0"/>
<pin id="1855" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/69 "/>
</bind>
</comp>

<comp id="1858" class="1004" name="zext_ln541_2_fu_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="8" slack="10"/>
<pin id="1860" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_2/73 "/>
</bind>
</comp>

<comp id="1862" class="1004" name="trunc_ln666_2_fu_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="36" slack="0"/>
<pin id="1864" dir="0" index="1" bw="93" slack="0"/>
<pin id="1865" dir="0" index="2" bw="7" slack="0"/>
<pin id="1866" dir="0" index="3" bw="8" slack="0"/>
<pin id="1867" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln666_2/73 "/>
</bind>
</comp>

<comp id="1872" class="1004" name="lhs_V_4_fu_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="51" slack="0"/>
<pin id="1874" dir="0" index="1" bw="8" slack="11"/>
<pin id="1875" dir="0" index="2" bw="1" slack="0"/>
<pin id="1876" dir="0" index="3" bw="40" slack="6"/>
<pin id="1877" dir="0" index="4" bw="1" slack="0"/>
<pin id="1878" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/74 "/>
</bind>
</comp>

<comp id="1882" class="1004" name="zext_ln1199_8_fu_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="51" slack="0"/>
<pin id="1884" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_8/74 "/>
</bind>
</comp>

<comp id="1886" class="1004" name="zext_ln666_13_fu_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="36" slack="1"/>
<pin id="1888" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_13/74 "/>
</bind>
</comp>

<comp id="1889" class="1004" name="add_ln666_9_fu_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="44" slack="6"/>
<pin id="1891" dir="0" index="1" bw="36" slack="0"/>
<pin id="1892" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666_9/74 "/>
</bind>
</comp>

<comp id="1894" class="1004" name="zext_ln666_14_fu_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="44" slack="0"/>
<pin id="1896" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_14/74 "/>
</bind>
</comp>

<comp id="1898" class="1004" name="exp_Z1P_m_1_l_V_fu_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="44" slack="0"/>
<pin id="1900" dir="0" index="1" bw="51" slack="0"/>
<pin id="1901" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/74 "/>
</bind>
</comp>

<comp id="1904" class="1004" name="exp_Z1P_m_1_V_fu_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="50" slack="0"/>
<pin id="1906" dir="0" index="1" bw="52" slack="0"/>
<pin id="1907" dir="0" index="2" bw="3" slack="0"/>
<pin id="1908" dir="0" index="3" bw="7" slack="0"/>
<pin id="1909" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/74 "/>
</bind>
</comp>

<comp id="1914" class="1004" name="exp_Z1_hi_V_fu_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="50" slack="0"/>
<pin id="1916" dir="0" index="1" bw="58" slack="0"/>
<pin id="1917" dir="0" index="2" bw="5" slack="0"/>
<pin id="1918" dir="0" index="3" bw="7" slack="0"/>
<pin id="1919" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/74 "/>
</bind>
</comp>

<comp id="1924" class="1004" name="zext_ln1123_3_fu_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="50" slack="1"/>
<pin id="1926" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1123_3/75 "/>
</bind>
</comp>

<comp id="1927" class="1004" name="zext_ln1125_5_fu_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="50" slack="1"/>
<pin id="1929" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1125_5/75 "/>
</bind>
</comp>

<comp id="1930" class="1004" name="grp_fu_1930">
<pin_list>
<pin id="1931" dir="0" index="0" bw="50" slack="0"/>
<pin id="1932" dir="0" index="1" bw="50" slack="0"/>
<pin id="1933" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/75 "/>
</bind>
</comp>

<comp id="1936" class="1004" name="ret_V_34_fu_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="58" slack="5"/>
<pin id="1938" dir="0" index="1" bw="6" slack="0"/>
<pin id="1939" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/79 "/>
</bind>
</comp>

<comp id="1941" class="1004" name="trunc_ln1199_fu_1941">
<pin_list>
<pin id="1942" dir="0" index="0" bw="58" slack="0"/>
<pin id="1943" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1199/79 "/>
</bind>
</comp>

<comp id="1945" class="1004" name="trunc_ln1199_2_fu_1945">
<pin_list>
<pin id="1946" dir="0" index="0" bw="58" slack="0"/>
<pin id="1947" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1199_2/79 "/>
</bind>
</comp>

<comp id="1949" class="1004" name="lhs_V_7_fu_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="107" slack="0"/>
<pin id="1951" dir="0" index="1" bw="58" slack="1"/>
<pin id="1952" dir="0" index="2" bw="1" slack="0"/>
<pin id="1953" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/80 "/>
</bind>
</comp>

<comp id="1956" class="1004" name="zext_ln1199_9_fu_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="100" slack="1"/>
<pin id="1958" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_9/80 "/>
</bind>
</comp>

<comp id="1959" class="1004" name="trunc_ln5_fu_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="106" slack="0"/>
<pin id="1961" dir="0" index="1" bw="57" slack="1"/>
<pin id="1962" dir="0" index="2" bw="1" slack="0"/>
<pin id="1963" dir="1" index="3" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln5/80 "/>
</bind>
</comp>

<comp id="1966" class="1004" name="zext_ln1199_10_fu_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="100" slack="1"/>
<pin id="1968" dir="1" index="1" bw="106" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_10/80 "/>
</bind>
</comp>

<comp id="1969" class="1004" name="trunc_ln1199_1_fu_1969">
<pin_list>
<pin id="1970" dir="0" index="0" bw="105" slack="0"/>
<pin id="1971" dir="0" index="1" bw="56" slack="1"/>
<pin id="1972" dir="0" index="2" bw="1" slack="0"/>
<pin id="1973" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1199_1/80 "/>
</bind>
</comp>

<comp id="1976" class="1004" name="zext_ln1199_11_fu_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="100" slack="1"/>
<pin id="1978" dir="1" index="1" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1199_11/80 "/>
</bind>
</comp>

<comp id="1979" class="1004" name="ret_V_22_fu_1979">
<pin_list>
<pin id="1980" dir="0" index="0" bw="107" slack="0"/>
<pin id="1981" dir="0" index="1" bw="100" slack="0"/>
<pin id="1982" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_22/80 "/>
</bind>
</comp>

<comp id="1985" class="1004" name="add_ln1199_6_fu_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="105" slack="0"/>
<pin id="1987" dir="0" index="1" bw="100" slack="0"/>
<pin id="1988" dir="1" index="2" bw="105" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1199_6/80 "/>
</bind>
</comp>

<comp id="1991" class="1004" name="add_ln1199_7_fu_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="106" slack="0"/>
<pin id="1993" dir="0" index="1" bw="100" slack="0"/>
<pin id="1994" dir="1" index="2" bw="106" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1199_7/80 "/>
</bind>
</comp>

<comp id="1997" class="1004" name="tmp_20_fu_1997">
<pin_list>
<pin id="1998" dir="0" index="0" bw="1" slack="0"/>
<pin id="1999" dir="0" index="1" bw="107" slack="0"/>
<pin id="2000" dir="0" index="2" bw="8" slack="0"/>
<pin id="2001" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/80 "/>
</bind>
</comp>

<comp id="2005" class="1004" name="r_exp_V_fu_2005">
<pin_list>
<pin id="2006" dir="0" index="0" bw="13" slack="23"/>
<pin id="2007" dir="0" index="1" bw="1" slack="0"/>
<pin id="2008" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/80 "/>
</bind>
</comp>

<comp id="2010" class="1004" name="r_exp_V_2_fu_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="1" slack="0"/>
<pin id="2012" dir="0" index="1" bw="13" slack="23"/>
<pin id="2013" dir="0" index="2" bw="13" slack="0"/>
<pin id="2014" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/80 "/>
</bind>
</comp>

<comp id="2017" class="1004" name="tmp_21_fu_2017">
<pin_list>
<pin id="2018" dir="0" index="0" bw="3" slack="0"/>
<pin id="2019" dir="0" index="1" bw="13" slack="0"/>
<pin id="2020" dir="0" index="2" bw="5" slack="0"/>
<pin id="2021" dir="0" index="3" bw="5" slack="0"/>
<pin id="2022" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/80 "/>
</bind>
</comp>

<comp id="2027" class="1004" name="icmp_ln1034_fu_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="3" slack="0"/>
<pin id="2029" dir="0" index="1" bw="3" slack="0"/>
<pin id="2030" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1034/80 "/>
</bind>
</comp>

<comp id="2033" class="1004" name="trunc_ln183_fu_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="13" slack="0"/>
<pin id="2035" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln183/80 "/>
</bind>
</comp>

<comp id="2037" class="1004" name="xor_ln1022_fu_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="1" slack="80"/>
<pin id="2039" dir="0" index="1" bw="1" slack="0"/>
<pin id="2040" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1022/81 "/>
</bind>
</comp>

<comp id="2042" class="1004" name="x_is_NaN_fu_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="1" slack="80"/>
<pin id="2044" dir="0" index="1" bw="1" slack="0"/>
<pin id="2045" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_NaN/81 "/>
</bind>
</comp>

<comp id="2047" class="1004" name="or_ln407_fu_2047">
<pin_list>
<pin id="2048" dir="0" index="0" bw="1" slack="80"/>
<pin id="2049" dir="0" index="1" bw="1" slack="0"/>
<pin id="2050" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407/81 "/>
</bind>
</comp>

<comp id="2052" class="1004" name="select_ln407_fu_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="1" slack="80"/>
<pin id="2054" dir="0" index="1" bw="64" slack="0"/>
<pin id="2055" dir="0" index="2" bw="64" slack="0"/>
<pin id="2056" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407/81 "/>
</bind>
</comp>

<comp id="2059" class="1004" name="or_ln407_1_fu_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="1" slack="80"/>
<pin id="2061" dir="0" index="1" bw="1" slack="0"/>
<pin id="2062" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_1/81 "/>
</bind>
</comp>

<comp id="2064" class="1004" name="select_ln407_1_fu_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="1" slack="0"/>
<pin id="2066" dir="0" index="1" bw="64" slack="0"/>
<pin id="2067" dir="0" index="2" bw="64" slack="0"/>
<pin id="2068" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_1/81 "/>
</bind>
</comp>

<comp id="2072" class="1004" name="or_ln407_2_fu_2072">
<pin_list>
<pin id="2073" dir="0" index="0" bw="1" slack="80"/>
<pin id="2074" dir="0" index="1" bw="1" slack="80"/>
<pin id="2075" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_2/81 "/>
</bind>
</comp>

<comp id="2076" class="1004" name="select_ln407_2_fu_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="1" slack="0"/>
<pin id="2078" dir="0" index="1" bw="64" slack="0"/>
<pin id="2079" dir="0" index="2" bw="64" slack="0"/>
<pin id="2080" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_2/81 "/>
</bind>
</comp>

<comp id="2084" class="1004" name="select_ln407_3_fu_2084">
<pin_list>
<pin id="2085" dir="0" index="0" bw="1" slack="0"/>
<pin id="2086" dir="0" index="1" bw="64" slack="0"/>
<pin id="2087" dir="0" index="2" bw="64" slack="0"/>
<pin id="2088" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_3/81 "/>
</bind>
</comp>

<comp id="2092" class="1004" name="tmp_22_fu_2092">
<pin_list>
<pin id="2093" dir="0" index="0" bw="1" slack="0"/>
<pin id="2094" dir="0" index="1" bw="120" slack="27"/>
<pin id="2095" dir="0" index="2" bw="8" slack="0"/>
<pin id="2096" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/81 "/>
</bind>
</comp>

<comp id="2099" class="1004" name="select_ln658_fu_2099">
<pin_list>
<pin id="2100" dir="0" index="0" bw="1" slack="0"/>
<pin id="2101" dir="0" index="1" bw="64" slack="0"/>
<pin id="2102" dir="0" index="2" bw="64" slack="0"/>
<pin id="2103" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln658/81 "/>
</bind>
</comp>

<comp id="2107" class="1004" name="icmp_ln1038_fu_2107">
<pin_list>
<pin id="2108" dir="0" index="0" bw="13" slack="1"/>
<pin id="2109" dir="0" index="1" bw="13" slack="0"/>
<pin id="2110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1038/81 "/>
</bind>
</comp>

<comp id="2112" class="1004" name="tmp_fu_2112">
<pin_list>
<pin id="2113" dir="0" index="0" bw="52" slack="0"/>
<pin id="2114" dir="0" index="1" bw="106" slack="1"/>
<pin id="2115" dir="0" index="2" bw="7" slack="0"/>
<pin id="2116" dir="0" index="3" bw="8" slack="0"/>
<pin id="2117" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/81 "/>
</bind>
</comp>

<comp id="2121" class="1004" name="tmp_s_fu_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="52" slack="0"/>
<pin id="2123" dir="0" index="1" bw="105" slack="1"/>
<pin id="2124" dir="0" index="2" bw="7" slack="0"/>
<pin id="2125" dir="0" index="3" bw="8" slack="0"/>
<pin id="2126" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/81 "/>
</bind>
</comp>

<comp id="2130" class="1004" name="tmp_26_fu_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="1" slack="1"/>
<pin id="2132" dir="0" index="1" bw="52" slack="0"/>
<pin id="2133" dir="0" index="2" bw="52" slack="0"/>
<pin id="2134" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_26/81 "/>
</bind>
</comp>

<comp id="2137" class="1004" name="out_exp_V_fu_2137">
<pin_list>
<pin id="2138" dir="0" index="0" bw="11" slack="1"/>
<pin id="2139" dir="0" index="1" bw="11" slack="0"/>
<pin id="2140" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/81 "/>
</bind>
</comp>

<comp id="2142" class="1004" name="p_Result_13_fu_2142">
<pin_list>
<pin id="2143" dir="0" index="0" bw="64" slack="0"/>
<pin id="2144" dir="0" index="1" bw="1" slack="0"/>
<pin id="2145" dir="0" index="2" bw="11" slack="0"/>
<pin id="2146" dir="0" index="3" bw="52" slack="0"/>
<pin id="2147" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/81 "/>
</bind>
</comp>

<comp id="2152" class="1004" name="bitcast_ln524_fu_2152">
<pin_list>
<pin id="2153" dir="0" index="0" bw="64" slack="0"/>
<pin id="2154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln524/81 "/>
</bind>
</comp>

<comp id="2156" class="1004" name="and_ln657_fu_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="1" slack="80"/>
<pin id="2158" dir="0" index="1" bw="1" slack="1"/>
<pin id="2159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln657/81 "/>
</bind>
</comp>

<comp id="2160" class="1004" name="select_ln657_fu_2160">
<pin_list>
<pin id="2161" dir="0" index="0" bw="1" slack="0"/>
<pin id="2162" dir="0" index="1" bw="64" slack="0"/>
<pin id="2163" dir="0" index="2" bw="64" slack="0"/>
<pin id="2164" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln657/81 "/>
</bind>
</comp>

<comp id="2168" class="1004" name="select_ln407_4_fu_2168">
<pin_list>
<pin id="2169" dir="0" index="0" bw="1" slack="80"/>
<pin id="2170" dir="0" index="1" bw="64" slack="0"/>
<pin id="2171" dir="0" index="2" bw="64" slack="0"/>
<pin id="2172" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_4/81 "/>
</bind>
</comp>

<comp id="2175" class="1004" name="xor_ln657_fu_2175">
<pin_list>
<pin id="2176" dir="0" index="0" bw="1" slack="1"/>
<pin id="2177" dir="0" index="1" bw="1" slack="0"/>
<pin id="2178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln657/81 "/>
</bind>
</comp>

<comp id="2180" class="1004" name="and_ln1038_fu_2180">
<pin_list>
<pin id="2181" dir="0" index="0" bw="1" slack="0"/>
<pin id="2182" dir="0" index="1" bw="1" slack="0"/>
<pin id="2183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1038/81 "/>
</bind>
</comp>

<comp id="2186" class="1004" name="and_ln1038_1_fu_2186">
<pin_list>
<pin id="2187" dir="0" index="0" bw="1" slack="0"/>
<pin id="2188" dir="0" index="1" bw="1" slack="80"/>
<pin id="2189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1038_1/81 "/>
</bind>
</comp>

<comp id="2191" class="1004" name="select_ln1038_fu_2191">
<pin_list>
<pin id="2192" dir="0" index="0" bw="1" slack="0"/>
<pin id="2193" dir="0" index="1" bw="64" slack="0"/>
<pin id="2194" dir="0" index="2" bw="64" slack="0"/>
<pin id="2195" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1038/81 "/>
</bind>
</comp>

<comp id="2199" class="1004" name="select_ln369_fu_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="1" slack="80"/>
<pin id="2201" dir="0" index="1" bw="64" slack="0"/>
<pin id="2202" dir="0" index="2" bw="64" slack="0"/>
<pin id="2203" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln369/81 "/>
</bind>
</comp>

<comp id="2206" class="1004" name="select_ln407_5_fu_2206">
<pin_list>
<pin id="2207" dir="0" index="0" bw="1" slack="80"/>
<pin id="2208" dir="0" index="1" bw="64" slack="0"/>
<pin id="2209" dir="0" index="2" bw="64" slack="0"/>
<pin id="2210" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_5/81 "/>
</bind>
</comp>

<comp id="2213" class="1007" name="grp_fu_2213">
<pin_list>
<pin id="2214" dir="0" index="0" bw="16" slack="0"/>
<pin id="2215" dir="0" index="1" bw="15" slack="0"/>
<pin id="2216" dir="0" index="2" bw="19" slack="0"/>
<pin id="2217" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_30/54 ret_V_30/56 "/>
</bind>
</comp>

<comp id="2224" class="1005" name="tmp_25_reg_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="52" slack="2"/>
<pin id="2226" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="2230" class="1005" name="icmp_ln1018_reg_2230">
<pin_list>
<pin id="2231" dir="0" index="0" bw="1" slack="80"/>
<pin id="2232" dir="1" index="1" bw="1" slack="80"/>
</pin_list>
<bind>
<opset="icmp_ln1018 "/>
</bind>
</comp>

<comp id="2235" class="1005" name="x_is_1_reg_2235">
<pin_list>
<pin id="2236" dir="0" index="0" bw="1" slack="2"/>
<pin id="2237" dir="1" index="1" bw="1" slack="80"/>
</pin_list>
<bind>
<opset="x_is_1 "/>
</bind>
</comp>

<comp id="2242" class="1005" name="x_is_p1_reg_2242">
<pin_list>
<pin id="2243" dir="0" index="0" bw="1" slack="80"/>
<pin id="2244" dir="1" index="1" bw="1" slack="80"/>
</pin_list>
<bind>
<opset="x_is_p1 "/>
</bind>
</comp>

<comp id="2248" class="1005" name="icmp_ln1018_1_reg_2248">
<pin_list>
<pin id="2249" dir="0" index="0" bw="1" slack="80"/>
<pin id="2250" dir="1" index="1" bw="1" slack="80"/>
</pin_list>
<bind>
<opset="icmp_ln1018_1 "/>
</bind>
</comp>

<comp id="2254" class="1005" name="p_Result_s_reg_2254">
<pin_list>
<pin id="2255" dir="0" index="0" bw="1" slack="2"/>
<pin id="2256" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="2259" class="1005" name="b_exp_2_reg_2259">
<pin_list>
<pin id="2260" dir="0" index="0" bw="12" slack="48"/>
<pin id="2261" dir="1" index="1" bw="12" slack="48"/>
</pin_list>
<bind>
<opset="b_exp_2 "/>
</bind>
</comp>

<comp id="2264" class="1005" name="zext_ln541_reg_2264">
<pin_list>
<pin id="2265" dir="0" index="0" bw="64" slack="49"/>
<pin id="2266" dir="1" index="1" bw="64" slack="49"/>
</pin_list>
<bind>
<opset="zext_ln541 "/>
</bind>
</comp>

<comp id="2269" class="1005" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr_reg_2269">
<pin_list>
<pin id="2270" dir="0" index="0" bw="6" slack="1"/>
<pin id="2271" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr "/>
</bind>
</comp>

<comp id="2274" class="1005" name="and_ln407_1_reg_2274">
<pin_list>
<pin id="2275" dir="0" index="0" bw="1" slack="80"/>
<pin id="2276" dir="1" index="1" bw="1" slack="80"/>
</pin_list>
<bind>
<opset="and_ln407_1 "/>
</bind>
</comp>

<comp id="2280" class="1005" name="and_ln407_2_reg_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="1" slack="2"/>
<pin id="2282" dir="1" index="1" bw="1" slack="80"/>
</pin_list>
<bind>
<opset="and_ln407_2 "/>
</bind>
</comp>

<comp id="2286" class="1005" name="b_frac_tilde_inverse_V_reg_2286">
<pin_list>
<pin id="2287" dir="0" index="0" bw="6" slack="1"/>
<pin id="2288" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_tilde_inverse_V "/>
</bind>
</comp>

<comp id="2291" class="1005" name="b_frac_V_1_reg_2291">
<pin_list>
<pin id="2292" dir="0" index="0" bw="54" slack="1"/>
<pin id="2293" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_V_1 "/>
</bind>
</comp>

<comp id="2296" class="1005" name="zext_ln691_reg_2296">
<pin_list>
<pin id="2297" dir="0" index="0" bw="54" slack="1"/>
<pin id="2298" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln691 "/>
</bind>
</comp>

<comp id="2301" class="1005" name="mul_ln691_reg_2301">
<pin_list>
<pin id="2302" dir="0" index="0" bw="54" slack="1"/>
<pin id="2303" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln691 "/>
</bind>
</comp>

<comp id="2308" class="1005" name="a_reg_2308">
<pin_list>
<pin id="2309" dir="0" index="0" bw="4" slack="1"/>
<pin id="2310" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="2314" class="1005" name="trunc_ln666_reg_2314">
<pin_list>
<pin id="2315" dir="0" index="0" bw="50" slack="6"/>
<pin id="2316" dir="1" index="1" bw="50" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln666 "/>
</bind>
</comp>

<comp id="2319" class="1005" name="tmp_9_reg_2319">
<pin_list>
<pin id="2320" dir="0" index="0" bw="1" slack="6"/>
<pin id="2321" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="2324" class="1005" name="zext_ln1123_reg_2324">
<pin_list>
<pin id="2325" dir="0" index="0" bw="75" slack="1"/>
<pin id="2326" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1123 "/>
</bind>
</comp>

<comp id="2329" class="1005" name="zext_ln1125_reg_2329">
<pin_list>
<pin id="2330" dir="0" index="0" bw="75" slack="1"/>
<pin id="2331" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125 "/>
</bind>
</comp>

<comp id="2334" class="1005" name="r_V_22_reg_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="75" slack="1"/>
<pin id="2336" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="r_V_22 "/>
</bind>
</comp>

<comp id="2339" class="1005" name="z2_V_reg_2339">
<pin_list>
<pin id="2340" dir="0" index="0" bw="73" slack="1"/>
<pin id="2341" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="z2_V "/>
</bind>
</comp>

<comp id="2345" class="1005" name="a_1_reg_2345">
<pin_list>
<pin id="2346" dir="0" index="0" bw="6" slack="1"/>
<pin id="2347" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_1 "/>
</bind>
</comp>

<comp id="2351" class="1005" name="tmp_3_reg_2351">
<pin_list>
<pin id="2352" dir="0" index="0" bw="67" slack="6"/>
<pin id="2353" dir="1" index="1" bw="67" slack="6"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="2356" class="1005" name="zext_ln1123_1_reg_2356">
<pin_list>
<pin id="2357" dir="0" index="0" bw="79" slack="1"/>
<pin id="2358" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1123_1 "/>
</bind>
</comp>

<comp id="2361" class="1005" name="zext_ln1125_1_reg_2361">
<pin_list>
<pin id="2362" dir="0" index="0" bw="79" slack="1"/>
<pin id="2363" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125_1 "/>
</bind>
</comp>

<comp id="2366" class="1005" name="r_V_23_reg_2366">
<pin_list>
<pin id="2367" dir="0" index="0" bw="79" slack="1"/>
<pin id="2368" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="2371" class="1005" name="ret_V_4_reg_2371">
<pin_list>
<pin id="2372" dir="0" index="0" bw="82" slack="1"/>
<pin id="2373" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="2377" class="1005" name="a_2_reg_2377">
<pin_list>
<pin id="2378" dir="0" index="0" bw="6" slack="1"/>
<pin id="2379" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_2 "/>
</bind>
</comp>

<comp id="2383" class="1005" name="trunc_ln666_3_reg_2383">
<pin_list>
<pin id="2384" dir="0" index="0" bw="76" slack="6"/>
<pin id="2385" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln666_3 "/>
</bind>
</comp>

<comp id="2388" class="1005" name="zext_ln1123_2_reg_2388">
<pin_list>
<pin id="2389" dir="0" index="0" bw="89" slack="1"/>
<pin id="2390" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1123_2 "/>
</bind>
</comp>

<comp id="2393" class="1005" name="zext_ln1125_2_reg_2393">
<pin_list>
<pin id="2394" dir="0" index="0" bw="89" slack="1"/>
<pin id="2395" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125_2 "/>
</bind>
</comp>

<comp id="2398" class="1005" name="r_V_24_reg_2398">
<pin_list>
<pin id="2399" dir="0" index="0" bw="89" slack="1"/>
<pin id="2400" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="r_V_24 "/>
</bind>
</comp>

<comp id="2403" class="1005" name="z4_V_reg_2403">
<pin_list>
<pin id="2404" dir="0" index="0" bw="92" slack="1"/>
<pin id="2405" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="z4_V "/>
</bind>
</comp>

<comp id="2409" class="1005" name="tmp_4_reg_2409">
<pin_list>
<pin id="2410" dir="0" index="0" bw="86" slack="6"/>
<pin id="2411" dir="1" index="1" bw="86" slack="6"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="2414" class="1005" name="tmp_5_reg_2414">
<pin_list>
<pin id="2415" dir="0" index="0" bw="6" slack="1"/>
<pin id="2416" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="2420" class="1005" name="zext_ln1123_4_reg_2420">
<pin_list>
<pin id="2421" dir="0" index="0" bw="98" slack="1"/>
<pin id="2422" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1123_4 "/>
</bind>
</comp>

<comp id="2425" class="1005" name="zext_ln1125_6_reg_2425">
<pin_list>
<pin id="2426" dir="0" index="0" bw="98" slack="1"/>
<pin id="2427" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125_6 "/>
</bind>
</comp>

<comp id="2430" class="1005" name="r_V_25_reg_2430">
<pin_list>
<pin id="2431" dir="0" index="0" bw="98" slack="1"/>
<pin id="2432" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="r_V_25 "/>
</bind>
</comp>

<comp id="2435" class="1005" name="tmp_6_reg_2435">
<pin_list>
<pin id="2436" dir="0" index="0" bw="87" slack="1"/>
<pin id="2437" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="2441" class="1005" name="tmp_7_reg_2441">
<pin_list>
<pin id="2442" dir="0" index="0" bw="81" slack="6"/>
<pin id="2443" dir="1" index="1" bw="81" slack="6"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="2446" class="1005" name="tmp_8_reg_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="6" slack="1"/>
<pin id="2448" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="2452" class="1005" name="zext_ln1123_5_reg_2452">
<pin_list>
<pin id="2453" dir="0" index="0" bw="93" slack="1"/>
<pin id="2454" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1123_5 "/>
</bind>
</comp>

<comp id="2457" class="1005" name="zext_ln1125_7_reg_2457">
<pin_list>
<pin id="2458" dir="0" index="0" bw="93" slack="1"/>
<pin id="2459" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125_7 "/>
</bind>
</comp>

<comp id="2462" class="1005" name="r_V_26_reg_2462">
<pin_list>
<pin id="2463" dir="0" index="0" bw="93" slack="1"/>
<pin id="2464" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="r_V_26 "/>
</bind>
</comp>

<comp id="2467" class="1005" name="tmp_10_reg_2467">
<pin_list>
<pin id="2468" dir="0" index="0" bw="82" slack="1"/>
<pin id="2469" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="2473" class="1005" name="tmp_11_reg_2473">
<pin_list>
<pin id="2474" dir="0" index="0" bw="76" slack="6"/>
<pin id="2475" dir="1" index="1" bw="76" slack="6"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="2478" class="1005" name="tmp_12_reg_2478">
<pin_list>
<pin id="2479" dir="0" index="0" bw="6" slack="1"/>
<pin id="2480" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="2484" class="1005" name="zext_ln1123_6_reg_2484">
<pin_list>
<pin id="2485" dir="0" index="0" bw="88" slack="1"/>
<pin id="2486" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1123_6 "/>
</bind>
</comp>

<comp id="2489" class="1005" name="zext_ln1125_8_reg_2489">
<pin_list>
<pin id="2490" dir="0" index="0" bw="88" slack="1"/>
<pin id="2491" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125_8 "/>
</bind>
</comp>

<comp id="2494" class="1005" name="r_V_27_reg_2494">
<pin_list>
<pin id="2495" dir="0" index="0" bw="88" slack="1"/>
<pin id="2496" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="r_V_27 "/>
</bind>
</comp>

<comp id="2499" class="1005" name="tmp_13_reg_2499">
<pin_list>
<pin id="2500" dir="0" index="0" bw="77" slack="1"/>
<pin id="2501" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="2505" class="1005" name="tmp_14_reg_2505">
<pin_list>
<pin id="2506" dir="0" index="0" bw="71" slack="6"/>
<pin id="2507" dir="1" index="1" bw="71" slack="6"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="2510" class="1005" name="tmp_15_reg_2510">
<pin_list>
<pin id="2511" dir="0" index="0" bw="6" slack="1"/>
<pin id="2512" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="2516" class="1005" name="zext_ln1123_7_reg_2516">
<pin_list>
<pin id="2517" dir="0" index="0" bw="83" slack="1"/>
<pin id="2518" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1123_7 "/>
</bind>
</comp>

<comp id="2521" class="1005" name="zext_ln1125_9_reg_2521">
<pin_list>
<pin id="2522" dir="0" index="0" bw="83" slack="1"/>
<pin id="2523" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125_9 "/>
</bind>
</comp>

<comp id="2526" class="1005" name="r_V_28_reg_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="83" slack="1"/>
<pin id="2528" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="r_V_28 "/>
</bind>
</comp>

<comp id="2531" class="1005" name="sext_ln666_reg_2531">
<pin_list>
<pin id="2532" dir="0" index="0" bw="90" slack="1"/>
<pin id="2533" dir="1" index="1" bw="90" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln666 "/>
</bind>
</comp>

<comp id="2536" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr_reg_2536">
<pin_list>
<pin id="2537" dir="0" index="0" bw="6" slack="1"/>
<pin id="2538" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2541" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr_reg_2541">
<pin_list>
<pin id="2542" dir="0" index="0" bw="6" slack="1"/>
<pin id="2543" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2546" class="1005" name="tmp_16_reg_2546">
<pin_list>
<pin id="2547" dir="0" index="0" bw="72" slack="3"/>
<pin id="2548" dir="1" index="1" bw="72" slack="3"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="2551" class="1005" name="tmp_17_reg_2551">
<pin_list>
<pin id="2552" dir="0" index="0" bw="40" slack="1"/>
<pin id="2553" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="2556" class="1005" name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr_reg_2556">
<pin_list>
<pin id="2557" dir="0" index="0" bw="6" slack="1"/>
<pin id="2558" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr "/>
</bind>
</comp>

<comp id="2561" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_reg_2561">
<pin_list>
<pin id="2562" dir="0" index="0" bw="4" slack="1"/>
<pin id="2563" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr "/>
</bind>
</comp>

<comp id="2566" class="1005" name="logn_V_1_reg_2566">
<pin_list>
<pin id="2567" dir="0" index="0" bw="102" slack="1"/>
<pin id="2568" dir="1" index="1" bw="102" slack="1"/>
</pin_list>
<bind>
<opset="logn_V_1 "/>
</bind>
</comp>

<comp id="2571" class="1005" name="logn_V_2_reg_2571">
<pin_list>
<pin id="2572" dir="0" index="0" bw="97" slack="1"/>
<pin id="2573" dir="1" index="1" bw="97" slack="1"/>
</pin_list>
<bind>
<opset="logn_V_2 "/>
</bind>
</comp>

<comp id="2576" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr_reg_2576">
<pin_list>
<pin id="2577" dir="0" index="0" bw="6" slack="1"/>
<pin id="2578" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2581" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr_reg_2581">
<pin_list>
<pin id="2582" dir="0" index="0" bw="6" slack="1"/>
<pin id="2583" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2586" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr_reg_2586">
<pin_list>
<pin id="2587" dir="0" index="0" bw="6" slack="1"/>
<pin id="2588" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2591" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr_reg_2591">
<pin_list>
<pin id="2592" dir="0" index="0" bw="6" slack="1"/>
<pin id="2593" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="2596" class="1005" name="zext_ln1122_2_reg_2596">
<pin_list>
<pin id="2597" dir="0" index="0" bw="80" slack="1"/>
<pin id="2598" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1122_2 "/>
</bind>
</comp>

<comp id="2602" class="1005" name="log_sum_V_reg_2602">
<pin_list>
<pin id="2603" dir="0" index="0" bw="109" slack="1"/>
<pin id="2604" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="log_sum_V "/>
</bind>
</comp>

<comp id="2607" class="1005" name="logn_V_reg_2607">
<pin_list>
<pin id="2608" dir="0" index="0" bw="105" slack="1"/>
<pin id="2609" dir="1" index="1" bw="105" slack="1"/>
</pin_list>
<bind>
<opset="logn_V "/>
</bind>
</comp>

<comp id="2612" class="1005" name="logn_V_3_reg_2612">
<pin_list>
<pin id="2613" dir="0" index="0" bw="92" slack="1"/>
<pin id="2614" dir="1" index="1" bw="92" slack="1"/>
</pin_list>
<bind>
<opset="logn_V_3 "/>
</bind>
</comp>

<comp id="2617" class="1005" name="logn_V_4_reg_2617">
<pin_list>
<pin id="2618" dir="0" index="0" bw="87" slack="1"/>
<pin id="2619" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="logn_V_4 "/>
</bind>
</comp>

<comp id="2622" class="1005" name="add_ln666_1_reg_2622">
<pin_list>
<pin id="2623" dir="0" index="0" bw="103" slack="1"/>
<pin id="2624" dir="1" index="1" bw="103" slack="1"/>
</pin_list>
<bind>
<opset="add_ln666_1 "/>
</bind>
</comp>

<comp id="2627" class="1005" name="add_ln666_4_reg_2627">
<pin_list>
<pin id="2628" dir="0" index="0" bw="83" slack="1"/>
<pin id="2629" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="add_ln666_4 "/>
</bind>
</comp>

<comp id="2632" class="1005" name="rhs_s_reg_2632">
<pin_list>
<pin id="2633" dir="0" index="0" bw="79" slack="1"/>
<pin id="2634" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="rhs_s "/>
</bind>
</comp>

<comp id="2637" class="1005" name="add_ln666_2_reg_2637">
<pin_list>
<pin id="2638" dir="0" index="0" bw="109" slack="1"/>
<pin id="2639" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="add_ln666_2 "/>
</bind>
</comp>

<comp id="2642" class="1005" name="add_ln666_5_reg_2642">
<pin_list>
<pin id="2643" dir="0" index="0" bw="93" slack="1"/>
<pin id="2644" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="add_ln666_5 "/>
</bind>
</comp>

<comp id="2647" class="1005" name="trunc_ln3_reg_2647">
<pin_list>
<pin id="2648" dir="0" index="0" bw="73" slack="1"/>
<pin id="2649" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="2652" class="1005" name="Elog2_V_reg_2652">
<pin_list>
<pin id="2653" dir="0" index="0" bw="90" slack="1"/>
<pin id="2654" dir="1" index="1" bw="90" slack="1"/>
</pin_list>
<bind>
<opset="Elog2_V "/>
</bind>
</comp>

<comp id="2657" class="1005" name="add_ln1199_reg_2657">
<pin_list>
<pin id="2658" dir="0" index="0" bw="109" slack="1"/>
<pin id="2659" dir="1" index="1" bw="109" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1199 "/>
</bind>
</comp>

<comp id="2662" class="1005" name="ret_V_15_reg_2662">
<pin_list>
<pin id="2663" dir="0" index="0" bw="120" slack="27"/>
<pin id="2664" dir="1" index="1" bw="120" slack="27"/>
</pin_list>
<bind>
<opset="ret_V_15 "/>
</bind>
</comp>

<comp id="2667" class="1005" name="p_Result_12_reg_2667">
<pin_list>
<pin id="2668" dir="0" index="0" bw="1" slack="2"/>
<pin id="2669" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="2672" class="1005" name="sext_ln1123_reg_2672">
<pin_list>
<pin id="2673" dir="0" index="0" bw="31" slack="1"/>
<pin id="2674" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1123 "/>
</bind>
</comp>

<comp id="2677" class="1005" name="trunc_ln4_reg_2677">
<pin_list>
<pin id="2678" dir="0" index="0" bw="59" slack="9"/>
<pin id="2679" dir="1" index="1" bw="59" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="2682" class="1005" name="sext_ln1199_2_reg_2682">
<pin_list>
<pin id="2683" dir="0" index="0" bw="31" slack="1"/>
<pin id="2684" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1199_2 "/>
</bind>
</comp>

<comp id="2687" class="1005" name="ret_V_31_reg_2687">
<pin_list>
<pin id="2688" dir="0" index="0" bw="13" slack="1"/>
<pin id="2689" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_31 "/>
</bind>
</comp>

<comp id="2694" class="1005" name="sext_ln1122_reg_2694">
<pin_list>
<pin id="2695" dir="0" index="0" bw="71" slack="1"/>
<pin id="2696" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1122 "/>
</bind>
</comp>

<comp id="2699" class="1005" name="trunc_ln666_1_reg_2699">
<pin_list>
<pin id="2700" dir="0" index="0" bw="59" slack="1"/>
<pin id="2701" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln666_1 "/>
</bind>
</comp>

<comp id="2704" class="1005" name="m_diff_hi_V_reg_2704">
<pin_list>
<pin id="2705" dir="0" index="0" bw="8" slack="10"/>
<pin id="2706" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="2709" class="1005" name="Z2_V_reg_2709">
<pin_list>
<pin id="2710" dir="0" index="0" bw="8" slack="4"/>
<pin id="2711" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="Z2_V "/>
</bind>
</comp>

<comp id="2716" class="1005" name="Z3_V_reg_2716">
<pin_list>
<pin id="2717" dir="0" index="0" bw="8" slack="2"/>
<pin id="2718" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z3_V "/>
</bind>
</comp>

<comp id="2721" class="1005" name="Z4_reg_2721">
<pin_list>
<pin id="2722" dir="0" index="0" bw="35" slack="1"/>
<pin id="2723" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="2726" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2726">
<pin_list>
<pin id="2727" dir="0" index="0" bw="8" slack="1"/>
<pin id="2728" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="2731" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_2731">
<pin_list>
<pin id="2732" dir="0" index="0" bw="8" slack="1"/>
<pin id="2733" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 "/>
</bind>
</comp>

<comp id="2736" class="1005" name="ret_V_32_reg_2736">
<pin_list>
<pin id="2737" dir="0" index="0" bw="36" slack="1"/>
<pin id="2738" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_32 "/>
</bind>
</comp>

<comp id="2742" class="1005" name="f_Z3_reg_2742">
<pin_list>
<pin id="2743" dir="0" index="0" bw="26" slack="1"/>
<pin id="2744" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="f_Z3 "/>
</bind>
</comp>

<comp id="2747" class="1005" name="ret_V_33_reg_2747">
<pin_list>
<pin id="2748" dir="0" index="0" bw="43" slack="3"/>
<pin id="2749" dir="1" index="1" bw="43" slack="3"/>
</pin_list>
<bind>
<opset="ret_V_33 "/>
</bind>
</comp>

<comp id="2752" class="1005" name="zext_ln1122_reg_2752">
<pin_list>
<pin id="2753" dir="0" index="0" bw="79" slack="1"/>
<pin id="2754" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1122 "/>
</bind>
</comp>

<comp id="2757" class="1005" name="zext_ln1125_3_reg_2757">
<pin_list>
<pin id="2758" dir="0" index="0" bw="79" slack="1"/>
<pin id="2759" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125_3 "/>
</bind>
</comp>

<comp id="2762" class="1005" name="trunc_ln666_s_reg_2762">
<pin_list>
<pin id="2763" dir="0" index="0" bw="20" slack="1"/>
<pin id="2764" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln666_s "/>
</bind>
</comp>

<comp id="2767" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2767">
<pin_list>
<pin id="2768" dir="0" index="0" bw="8" slack="1"/>
<pin id="2769" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="2772" class="1005" name="exp_Z2P_m_1_V_reg_2772">
<pin_list>
<pin id="2773" dir="0" index="0" bw="44" slack="1"/>
<pin id="2774" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1_V "/>
</bind>
</comp>

<comp id="2778" class="1005" name="tmp_18_reg_2778">
<pin_list>
<pin id="2779" dir="0" index="0" bw="40" slack="1"/>
<pin id="2780" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="2784" class="1005" name="zext_ln1122_1_reg_2784">
<pin_list>
<pin id="2785" dir="0" index="0" bw="93" slack="1"/>
<pin id="2786" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1122_1 "/>
</bind>
</comp>

<comp id="2789" class="1005" name="zext_ln1125_4_reg_2789">
<pin_list>
<pin id="2790" dir="0" index="0" bw="93" slack="1"/>
<pin id="2791" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125_4 "/>
</bind>
</comp>

<comp id="2794" class="1005" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2794">
<pin_list>
<pin id="2795" dir="0" index="0" bw="8" slack="1"/>
<pin id="2796" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="2799" class="1005" name="trunc_ln666_2_reg_2799">
<pin_list>
<pin id="2800" dir="0" index="0" bw="36" slack="1"/>
<pin id="2801" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln666_2 "/>
</bind>
</comp>

<comp id="2804" class="1005" name="exp_Z1_V_reg_2804">
<pin_list>
<pin id="2805" dir="0" index="0" bw="58" slack="5"/>
<pin id="2806" dir="1" index="1" bw="58" slack="5"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="2809" class="1005" name="exp_Z1P_m_1_V_reg_2809">
<pin_list>
<pin id="2810" dir="0" index="0" bw="50" slack="1"/>
<pin id="2811" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="2814" class="1005" name="exp_Z1_hi_V_reg_2814">
<pin_list>
<pin id="2815" dir="0" index="0" bw="50" slack="1"/>
<pin id="2816" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi_V "/>
</bind>
</comp>

<comp id="2819" class="1005" name="zext_ln1123_3_reg_2819">
<pin_list>
<pin id="2820" dir="0" index="0" bw="100" slack="1"/>
<pin id="2821" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1123_3 "/>
</bind>
</comp>

<comp id="2824" class="1005" name="zext_ln1125_5_reg_2824">
<pin_list>
<pin id="2825" dir="0" index="0" bw="100" slack="1"/>
<pin id="2826" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1125_5 "/>
</bind>
</comp>

<comp id="2829" class="1005" name="ret_V_34_reg_2829">
<pin_list>
<pin id="2830" dir="0" index="0" bw="58" slack="1"/>
<pin id="2831" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_34 "/>
</bind>
</comp>

<comp id="2834" class="1005" name="r_V_reg_2834">
<pin_list>
<pin id="2835" dir="0" index="0" bw="100" slack="1"/>
<pin id="2836" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="2841" class="1005" name="trunc_ln1199_reg_2841">
<pin_list>
<pin id="2842" dir="0" index="0" bw="57" slack="1"/>
<pin id="2843" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1199 "/>
</bind>
</comp>

<comp id="2846" class="1005" name="trunc_ln1199_2_reg_2846">
<pin_list>
<pin id="2847" dir="0" index="0" bw="56" slack="1"/>
<pin id="2848" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1199_2 "/>
</bind>
</comp>

<comp id="2851" class="1005" name="add_ln1199_6_reg_2851">
<pin_list>
<pin id="2852" dir="0" index="0" bw="105" slack="1"/>
<pin id="2853" dir="1" index="1" bw="105" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1199_6 "/>
</bind>
</comp>

<comp id="2856" class="1005" name="add_ln1199_7_reg_2856">
<pin_list>
<pin id="2857" dir="0" index="0" bw="106" slack="1"/>
<pin id="2858" dir="1" index="1" bw="106" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1199_7 "/>
</bind>
</comp>

<comp id="2861" class="1005" name="tmp_20_reg_2861">
<pin_list>
<pin id="2862" dir="0" index="0" bw="1" slack="1"/>
<pin id="2863" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="2866" class="1005" name="r_exp_V_2_reg_2866">
<pin_list>
<pin id="2867" dir="0" index="0" bw="13" slack="1"/>
<pin id="2868" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V_2 "/>
</bind>
</comp>

<comp id="2871" class="1005" name="icmp_ln1034_reg_2871">
<pin_list>
<pin id="2872" dir="0" index="0" bw="1" slack="1"/>
<pin id="2873" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1034 "/>
</bind>
</comp>

<comp id="2877" class="1005" name="trunc_ln183_reg_2877">
<pin_list>
<pin id="2878" dir="0" index="0" bw="11" slack="1"/>
<pin id="2879" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln183 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="394"><net_src comp="26" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="0" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="2" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="56" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="396" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="414"><net_src comp="8" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="56" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="409" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="427"><net_src comp="10" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="56" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="422" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="440"><net_src comp="4" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="56" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="447"><net_src comp="435" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="453"><net_src comp="6" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="56" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="448" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="466"><net_src comp="12" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="56" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="473"><net_src comp="461" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="14" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="56" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="474" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="492"><net_src comp="16" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="56" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="499"><net_src comp="487" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="505"><net_src comp="18" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="56" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="500" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="518"><net_src comp="22" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="56" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="529"><net_src comp="513" pin="3"/><net_sink comp="520" pin=2"/></net>

<net id="535"><net_src comp="22" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="56" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="530" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="543"><net_src comp="24" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="56" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="550"><net_src comp="538" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="556"><net_src comp="20" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="56" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="563"><net_src comp="551" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="390" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="28" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="564" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="30" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="582"><net_src comp="32" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="564" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="34" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="36" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="589"><net_src comp="564" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="576" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="38" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="40" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="586" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="42" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="600" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="606" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="568" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="44" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="612" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="618" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="576" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="46" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="28" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="564" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="48" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="650"><net_src comp="50" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="564" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="652"><net_src comp="52" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="653"><net_src comp="48" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="658"><net_src comp="590" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="54" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="636" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="594" pin="2"/><net_sink comp="660" pin=2"/></net>

<net id="671"><net_src comp="644" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="677"><net_src comp="612" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="44" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="576" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="46" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="576" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="58" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="685" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="673" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="691" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="679" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="576" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="58" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="630" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="703" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="673" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="727"><net_src comp="60" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="44" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="62" pin="0"/><net_sink comp="721" pin=3"/></net>

<net id="735"><net_src comp="64" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="44" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="730" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="737" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="747"><net_src comp="721" pin="4"/><net_sink comp="741" pin=2"/></net>

<net id="755"><net_src comp="741" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="748" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="763"><net_src comp="66" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="751" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="765"><net_src comp="68" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="766"><net_src comp="70" pin="0"/><net_sink comp="757" pin=3"/></net>

<net id="770"><net_src comp="751" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="776"><net_src comp="72" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="751" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="778"><net_src comp="70" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="784"><net_src comp="74" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="76" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="792"><net_src comp="779" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="789" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="786" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="805"><net_src comp="78" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="80" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="807"><net_src comp="82" pin="0"/><net_sink comp="799" pin=3"/></net>

<net id="814"><net_src comp="84" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="80" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="816"><net_src comp="76" pin="0"/><net_sink comp="808" pin=3"/></net>

<net id="820"><net_src comp="799" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="826"><net_src comp="808" pin="4"/><net_sink comp="821" pin=1"/></net>

<net id="827"><net_src comp="817" pin="1"/><net_sink comp="821" pin=2"/></net>

<net id="833"><net_src comp="86" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="88" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="838"><net_src comp="828" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="821" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="835" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="852"><net_src comp="839" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="845" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="860"><net_src comp="90" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="848" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="862"><net_src comp="92" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="863"><net_src comp="94" pin="0"/><net_sink comp="854" pin=3"/></net>

<net id="870"><net_src comp="96" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="871"><net_src comp="848" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="872"><net_src comp="98" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="873"><net_src comp="94" pin="0"/><net_sink comp="864" pin=3"/></net>

<net id="880"><net_src comp="100" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="848" pin="2"/><net_sink comp="874" pin=1"/></net>

<net id="882"><net_src comp="92" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="883"><net_src comp="102" pin="0"/><net_sink comp="874" pin=3"/></net>

<net id="894"><net_src comp="884" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="887" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="904"><net_src comp="104" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="80" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="906"><net_src comp="896" pin="1"/><net_sink comp="899" pin=2"/></net>

<net id="912"><net_src comp="106" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="108" pin="0"/><net_sink comp="907" pin=2"/></net>

<net id="917"><net_src comp="907" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="899" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="926"><net_src comp="918" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="914" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="933"><net_src comp="110" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="934"><net_src comp="62" pin="0"/><net_sink comp="928" pin=2"/></net>

<net id="938"><net_src comp="928" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="943"><net_src comp="922" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="935" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="951"><net_src comp="112" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="952"><net_src comp="939" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="953"><net_src comp="114" pin="0"/><net_sink comp="945" pin=2"/></net>

<net id="954"><net_src comp="116" pin="0"/><net_sink comp="945" pin=3"/></net>

<net id="958"><net_src comp="939" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="964"><net_src comp="118" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="62" pin="0"/><net_sink comp="959" pin=2"/></net>

<net id="972"><net_src comp="959" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="977"><net_src comp="969" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="966" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="985"><net_src comp="120" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="986"><net_src comp="122" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="987"><net_src comp="62" pin="0"/><net_sink comp="979" pin=3"/></net>

<net id="993"><net_src comp="124" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="994"><net_src comp="88" pin="0"/><net_sink comp="988" pin=2"/></net>

<net id="998"><net_src comp="988" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="979" pin="4"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="995" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1014"><net_src comp="126" pin="0"/><net_sink comp="1009" pin=0"/></net>

<net id="1015"><net_src comp="128" pin="0"/><net_sink comp="1009" pin=2"/></net>

<net id="1019"><net_src comp="1009" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1024"><net_src comp="1003" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="1016" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1032"><net_src comp="130" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="1020" pin="2"/><net_sink comp="1026" pin=1"/></net>

<net id="1034"><net_src comp="132" pin="0"/><net_sink comp="1026" pin=2"/></net>

<net id="1035"><net_src comp="134" pin="0"/><net_sink comp="1026" pin=3"/></net>

<net id="1042"><net_src comp="136" pin="0"/><net_sink comp="1036" pin=0"/></net>

<net id="1043"><net_src comp="1020" pin="2"/><net_sink comp="1036" pin=1"/></net>

<net id="1044"><net_src comp="132" pin="0"/><net_sink comp="1036" pin=2"/></net>

<net id="1045"><net_src comp="138" pin="0"/><net_sink comp="1036" pin=3"/></net>

<net id="1052"><net_src comp="140" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="1020" pin="2"/><net_sink comp="1046" pin=1"/></net>

<net id="1054"><net_src comp="142" pin="0"/><net_sink comp="1046" pin=2"/></net>

<net id="1055"><net_src comp="134" pin="0"/><net_sink comp="1046" pin=3"/></net>

<net id="1066"><net_src comp="1056" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="1059" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1076"><net_src comp="144" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1077"><net_src comp="146" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1078"><net_src comp="1068" pin="1"/><net_sink comp="1071" pin=2"/></net>

<net id="1084"><net_src comp="148" pin="0"/><net_sink comp="1079" pin=0"/></net>

<net id="1085"><net_src comp="150" pin="0"/><net_sink comp="1079" pin=2"/></net>

<net id="1089"><net_src comp="1079" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1093"><net_src comp="1071" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1098"><net_src comp="1086" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="1090" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1105"><net_src comp="152" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="58" pin="0"/><net_sink comp="1100" pin=2"/></net>

<net id="1110"><net_src comp="1100" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1115"><net_src comp="1094" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1116"><net_src comp="1107" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1123"><net_src comp="154" pin="0"/><net_sink comp="1117" pin=0"/></net>

<net id="1124"><net_src comp="1111" pin="2"/><net_sink comp="1117" pin=1"/></net>

<net id="1125"><net_src comp="156" pin="0"/><net_sink comp="1117" pin=2"/></net>

<net id="1126"><net_src comp="158" pin="0"/><net_sink comp="1117" pin=3"/></net>

<net id="1133"><net_src comp="160" pin="0"/><net_sink comp="1127" pin=0"/></net>

<net id="1134"><net_src comp="1111" pin="2"/><net_sink comp="1127" pin=1"/></net>

<net id="1135"><net_src comp="156" pin="0"/><net_sink comp="1127" pin=2"/></net>

<net id="1136"><net_src comp="162" pin="0"/><net_sink comp="1127" pin=3"/></net>

<net id="1143"><net_src comp="164" pin="0"/><net_sink comp="1137" pin=0"/></net>

<net id="1144"><net_src comp="1111" pin="2"/><net_sink comp="1137" pin=1"/></net>

<net id="1145"><net_src comp="166" pin="0"/><net_sink comp="1137" pin=2"/></net>

<net id="1146"><net_src comp="158" pin="0"/><net_sink comp="1137" pin=3"/></net>

<net id="1157"><net_src comp="1147" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1158"><net_src comp="1150" pin="1"/><net_sink comp="1153" pin=1"/></net>

<net id="1164"><net_src comp="168" pin="0"/><net_sink comp="1159" pin=0"/></net>

<net id="1165"><net_src comp="170" pin="0"/><net_sink comp="1159" pin=1"/></net>

<net id="1171"><net_src comp="172" pin="0"/><net_sink comp="1166" pin=0"/></net>

<net id="1172"><net_src comp="174" pin="0"/><net_sink comp="1166" pin=2"/></net>

<net id="1176"><net_src comp="1166" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1180"><net_src comp="1159" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1185"><net_src comp="1173" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="1177" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1192"><net_src comp="176" pin="0"/><net_sink comp="1187" pin=0"/></net>

<net id="1193"><net_src comp="82" pin="0"/><net_sink comp="1187" pin=2"/></net>

<net id="1197"><net_src comp="1187" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1202"><net_src comp="1181" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="1194" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1210"><net_src comp="178" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1211"><net_src comp="1198" pin="2"/><net_sink comp="1204" pin=1"/></net>

<net id="1212"><net_src comp="180" pin="0"/><net_sink comp="1204" pin=2"/></net>

<net id="1213"><net_src comp="182" pin="0"/><net_sink comp="1204" pin=3"/></net>

<net id="1220"><net_src comp="184" pin="0"/><net_sink comp="1214" pin=0"/></net>

<net id="1221"><net_src comp="1198" pin="2"/><net_sink comp="1214" pin=1"/></net>

<net id="1222"><net_src comp="180" pin="0"/><net_sink comp="1214" pin=2"/></net>

<net id="1223"><net_src comp="186" pin="0"/><net_sink comp="1214" pin=3"/></net>

<net id="1230"><net_src comp="188" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1231"><net_src comp="1198" pin="2"/><net_sink comp="1224" pin=1"/></net>

<net id="1232"><net_src comp="158" pin="0"/><net_sink comp="1224" pin=2"/></net>

<net id="1233"><net_src comp="182" pin="0"/><net_sink comp="1224" pin=3"/></net>

<net id="1244"><net_src comp="1234" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1245"><net_src comp="1237" pin="1"/><net_sink comp="1240" pin=1"/></net>

<net id="1251"><net_src comp="190" pin="0"/><net_sink comp="1246" pin=0"/></net>

<net id="1252"><net_src comp="192" pin="0"/><net_sink comp="1246" pin=1"/></net>

<net id="1258"><net_src comp="194" pin="0"/><net_sink comp="1253" pin=0"/></net>

<net id="1259"><net_src comp="196" pin="0"/><net_sink comp="1253" pin=2"/></net>

<net id="1263"><net_src comp="1253" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1267"><net_src comp="1246" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1272"><net_src comp="1260" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1273"><net_src comp="1264" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1279"><net_src comp="198" pin="0"/><net_sink comp="1274" pin=0"/></net>

<net id="1280"><net_src comp="200" pin="0"/><net_sink comp="1274" pin=2"/></net>

<net id="1284"><net_src comp="1274" pin="3"/><net_sink comp="1281" pin=0"/></net>

<net id="1289"><net_src comp="1268" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1290"><net_src comp="1281" pin="1"/><net_sink comp="1285" pin=1"/></net>

<net id="1297"><net_src comp="202" pin="0"/><net_sink comp="1291" pin=0"/></net>

<net id="1298"><net_src comp="1285" pin="2"/><net_sink comp="1291" pin=1"/></net>

<net id="1299"><net_src comp="204" pin="0"/><net_sink comp="1291" pin=2"/></net>

<net id="1300"><net_src comp="206" pin="0"/><net_sink comp="1291" pin=3"/></net>

<net id="1307"><net_src comp="208" pin="0"/><net_sink comp="1301" pin=0"/></net>

<net id="1308"><net_src comp="1285" pin="2"/><net_sink comp="1301" pin=1"/></net>

<net id="1309"><net_src comp="204" pin="0"/><net_sink comp="1301" pin=2"/></net>

<net id="1310"><net_src comp="210" pin="0"/><net_sink comp="1301" pin=3"/></net>

<net id="1317"><net_src comp="212" pin="0"/><net_sink comp="1311" pin=0"/></net>

<net id="1318"><net_src comp="1285" pin="2"/><net_sink comp="1311" pin=1"/></net>

<net id="1319"><net_src comp="182" pin="0"/><net_sink comp="1311" pin=2"/></net>

<net id="1320"><net_src comp="206" pin="0"/><net_sink comp="1311" pin=3"/></net>

<net id="1331"><net_src comp="1321" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1332"><net_src comp="1324" pin="1"/><net_sink comp="1327" pin=1"/></net>

<net id="1340"><net_src comp="1333" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1341"><net_src comp="214" pin="0"/><net_sink comp="1336" pin=1"/></net>

<net id="1345"><net_src comp="1342" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="1349"><net_src comp="1346" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1355"><net_src comp="216" pin="0"/><net_sink comp="1350" pin=0"/></net>

<net id="1356"><net_src comp="218" pin="0"/><net_sink comp="1350" pin=1"/></net>

<net id="1362"><net_src comp="220" pin="0"/><net_sink comp="1357" pin=0"/></net>

<net id="1363"><net_src comp="56" pin="0"/><net_sink comp="1357" pin=2"/></net>

<net id="1367"><net_src comp="1357" pin="3"/><net_sink comp="1364" pin=0"/></net>

<net id="1371"><net_src comp="1350" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1376"><net_src comp="1364" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1377"><net_src comp="1368" pin="1"/><net_sink comp="1372" pin=1"/></net>

<net id="1383"><net_src comp="222" pin="0"/><net_sink comp="1378" pin=0"/></net>

<net id="1384"><net_src comp="224" pin="0"/><net_sink comp="1378" pin=2"/></net>

<net id="1388"><net_src comp="1378" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1393"><net_src comp="1372" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1394"><net_src comp="1385" pin="1"/><net_sink comp="1389" pin=1"/></net>

<net id="1401"><net_src comp="226" pin="0"/><net_sink comp="1395" pin=0"/></net>

<net id="1402"><net_src comp="1389" pin="2"/><net_sink comp="1395" pin=1"/></net>

<net id="1403"><net_src comp="228" pin="0"/><net_sink comp="1395" pin=2"/></net>

<net id="1404"><net_src comp="230" pin="0"/><net_sink comp="1395" pin=3"/></net>

<net id="1411"><net_src comp="232" pin="0"/><net_sink comp="1405" pin=0"/></net>

<net id="1412"><net_src comp="1389" pin="2"/><net_sink comp="1405" pin=1"/></net>

<net id="1413"><net_src comp="142" pin="0"/><net_sink comp="1405" pin=2"/></net>

<net id="1414"><net_src comp="230" pin="0"/><net_sink comp="1405" pin=3"/></net>

<net id="1418"><net_src comp="1415" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="1422"><net_src comp="1419" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="1426"><net_src comp="1423" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1430"><net_src comp="1427" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1434"><net_src comp="1431" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="1442"><net_src comp="1435" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1443"><net_src comp="1435" pin="1"/><net_sink comp="1438" pin=1"/></net>

<net id="1453"><net_src comp="494" pin="3"/><net_sink comp="1450" pin=0"/></net>

<net id="1457"><net_src comp="507" pin="3"/><net_sink comp="1454" pin=0"/></net>

<net id="1462"><net_src comp="1444" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="1463"><net_src comp="1447" pin="1"/><net_sink comp="1458" pin=1"/></net>

<net id="1468"><net_src comp="1450" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="1469"><net_src comp="1454" pin="1"/><net_sink comp="1464" pin=1"/></net>

<net id="1476"><net_src comp="234" pin="0"/><net_sink comp="1470" pin=0"/></net>

<net id="1477"><net_src comp="1438" pin="2"/><net_sink comp="1470" pin=1"/></net>

<net id="1478"><net_src comp="236" pin="0"/><net_sink comp="1470" pin=2"/></net>

<net id="1479"><net_src comp="238" pin="0"/><net_sink comp="1470" pin=3"/></net>

<net id="1493"><net_src comp="1480" pin="1"/><net_sink comp="1489" pin=1"/></net>

<net id="1501"><net_src comp="1494" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1502"><net_src comp="1489" pin="2"/><net_sink comp="1497" pin=1"/></net>

<net id="1507"><net_src comp="1483" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="1508"><net_src comp="1486" pin="1"/><net_sink comp="1503" pin=1"/></net>

<net id="1516"><net_src comp="1509" pin="1"/><net_sink comp="1512" pin=0"/></net>

<net id="1517"><net_src comp="1503" pin="2"/><net_sink comp="1512" pin=1"/></net>

<net id="1523"><net_src comp="240" pin="0"/><net_sink comp="1518" pin=0"/></net>

<net id="1524"><net_src comp="242" pin="0"/><net_sink comp="1518" pin=2"/></net>

<net id="1528"><net_src comp="1518" pin="3"/><net_sink comp="1525" pin=0"/></net>

<net id="1536"><net_src comp="1525" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1537"><net_src comp="1529" pin="1"/><net_sink comp="1532" pin=1"/></net>

<net id="1544"><net_src comp="244" pin="0"/><net_sink comp="1538" pin=0"/></net>

<net id="1545"><net_src comp="1532" pin="2"/><net_sink comp="1538" pin=1"/></net>

<net id="1546"><net_src comp="246" pin="0"/><net_sink comp="1538" pin=2"/></net>

<net id="1547"><net_src comp="248" pin="0"/><net_sink comp="1538" pin=3"/></net>

<net id="1555"><net_src comp="1548" pin="1"/><net_sink comp="1551" pin=0"/></net>

<net id="1563"><net_src comp="1551" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1564"><net_src comp="1556" pin="1"/><net_sink comp="1559" pin=1"/></net>

<net id="1570"><net_src comp="250" pin="0"/><net_sink comp="1565" pin=0"/></net>

<net id="1571"><net_src comp="252" pin="0"/><net_sink comp="1565" pin=2"/></net>

<net id="1579"><net_src comp="1572" pin="1"/><net_sink comp="1575" pin=0"/></net>

<net id="1580"><net_src comp="1565" pin="3"/><net_sink comp="1575" pin=1"/></net>

<net id="1587"><net_src comp="254" pin="0"/><net_sink comp="1581" pin=0"/></net>

<net id="1588"><net_src comp="1575" pin="2"/><net_sink comp="1581" pin=1"/></net>

<net id="1589"><net_src comp="256" pin="0"/><net_sink comp="1581" pin=2"/></net>

<net id="1590"><net_src comp="186" pin="0"/><net_sink comp="1581" pin=3"/></net>

<net id="1596"><net_src comp="258" pin="0"/><net_sink comp="1591" pin=0"/></net>

<net id="1597"><net_src comp="1575" pin="2"/><net_sink comp="1591" pin=1"/></net>

<net id="1598"><net_src comp="186" pin="0"/><net_sink comp="1591" pin=2"/></net>

<net id="1602"><net_src comp="1581" pin="4"/><net_sink comp="1599" pin=0"/></net>

<net id="1609"><net_src comp="262" pin="0"/><net_sink comp="1603" pin=0"/></net>

<net id="1610"><net_src comp="1575" pin="2"/><net_sink comp="1603" pin=1"/></net>

<net id="1611"><net_src comp="264" pin="0"/><net_sink comp="1603" pin=2"/></net>

<net id="1612"><net_src comp="266" pin="0"/><net_sink comp="1603" pin=3"/></net>

<net id="1618"><net_src comp="268" pin="0"/><net_sink comp="1613" pin=0"/></net>

<net id="1619"><net_src comp="270" pin="0"/><net_sink comp="1613" pin=2"/></net>

<net id="1623"><net_src comp="1613" pin="3"/><net_sink comp="1620" pin=0"/></net>

<net id="1630"><net_src comp="272" pin="0"/><net_sink comp="1624" pin=0"/></net>

<net id="1631"><net_src comp="274" pin="0"/><net_sink comp="1624" pin=2"/></net>

<net id="1632"><net_src comp="276" pin="0"/><net_sink comp="1624" pin=3"/></net>

<net id="1638"><net_src comp="278" pin="0"/><net_sink comp="1633" pin=0"/></net>

<net id="1639"><net_src comp="276" pin="0"/><net_sink comp="1633" pin=2"/></net>

<net id="1647"><net_src comp="1640" pin="1"/><net_sink comp="1643" pin=0"/></net>

<net id="1648"><net_src comp="280" pin="0"/><net_sink comp="1643" pin=1"/></net>

<net id="1653"><net_src comp="1624" pin="4"/><net_sink comp="1649" pin=0"/></net>

<net id="1654"><net_src comp="282" pin="0"/><net_sink comp="1649" pin=1"/></net>

<net id="1660"><net_src comp="1643" pin="2"/><net_sink comp="1655" pin=0"/></net>

<net id="1661"><net_src comp="1624" pin="4"/><net_sink comp="1655" pin=1"/></net>

<net id="1662"><net_src comp="1649" pin="2"/><net_sink comp="1655" pin=2"/></net>

<net id="1668"><net_src comp="1633" pin="3"/><net_sink comp="1663" pin=0"/></net>

<net id="1669"><net_src comp="1655" pin="3"/><net_sink comp="1663" pin=1"/></net>

<net id="1670"><net_src comp="1624" pin="4"/><net_sink comp="1663" pin=2"/></net>

<net id="1678"><net_src comp="1671" pin="1"/><net_sink comp="1674" pin=0"/></net>

<net id="1679"><net_src comp="284" pin="0"/><net_sink comp="1674" pin=1"/></net>

<net id="1686"><net_src comp="286" pin="0"/><net_sink comp="1680" pin=0"/></net>

<net id="1687"><net_src comp="1674" pin="2"/><net_sink comp="1680" pin=1"/></net>

<net id="1688"><net_src comp="288" pin="0"/><net_sink comp="1680" pin=2"/></net>

<net id="1689"><net_src comp="98" pin="0"/><net_sink comp="1680" pin=3"/></net>

<net id="1700"><net_src comp="290" pin="0"/><net_sink comp="1694" pin=0"/></net>

<net id="1701"><net_src comp="1690" pin="2"/><net_sink comp="1694" pin=1"/></net>

<net id="1702"><net_src comp="48" pin="0"/><net_sink comp="1694" pin=2"/></net>

<net id="1703"><net_src comp="292" pin="0"/><net_sink comp="1694" pin=3"/></net>

<net id="1710"><net_src comp="290" pin="0"/><net_sink comp="1704" pin=0"/></net>

<net id="1711"><net_src comp="1690" pin="2"/><net_sink comp="1704" pin=1"/></net>

<net id="1712"><net_src comp="294" pin="0"/><net_sink comp="1704" pin=2"/></net>

<net id="1713"><net_src comp="68" pin="0"/><net_sink comp="1704" pin=3"/></net>

<net id="1720"><net_src comp="290" pin="0"/><net_sink comp="1714" pin=0"/></net>

<net id="1721"><net_src comp="1690" pin="2"/><net_sink comp="1714" pin=1"/></net>

<net id="1722"><net_src comp="296" pin="0"/><net_sink comp="1714" pin=2"/></net>

<net id="1723"><net_src comp="298" pin="0"/><net_sink comp="1714" pin=3"/></net>

<net id="1727"><net_src comp="1690" pin="2"/><net_sink comp="1724" pin=0"/></net>

<net id="1734"><net_src comp="290" pin="0"/><net_sink comp="1728" pin=0"/></net>

<net id="1735"><net_src comp="1690" pin="2"/><net_sink comp="1728" pin=1"/></net>

<net id="1736"><net_src comp="300" pin="0"/><net_sink comp="1728" pin=2"/></net>

<net id="1737"><net_src comp="156" pin="0"/><net_sink comp="1728" pin=3"/></net>

<net id="1741"><net_src comp="1728" pin="4"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="1746"><net_src comp="1714" pin="4"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="1754"><net_src comp="302" pin="0"/><net_sink comp="1748" pin=0"/></net>

<net id="1755"><net_src comp="520" pin="7"/><net_sink comp="1748" pin=1"/></net>

<net id="1756"><net_src comp="304" pin="0"/><net_sink comp="1748" pin=2"/></net>

<net id="1757"><net_src comp="306" pin="0"/><net_sink comp="1748" pin=3"/></net>

<net id="1764"><net_src comp="1748" pin="4"/><net_sink comp="1761" pin=0"/></net>

<net id="1769"><net_src comp="1758" pin="1"/><net_sink comp="1765" pin=0"/></net>

<net id="1770"><net_src comp="1761" pin="1"/><net_sink comp="1765" pin=1"/></net>

<net id="1777"><net_src comp="308" pin="0"/><net_sink comp="1771" pin=0"/></net>

<net id="1778"><net_src comp="310" pin="0"/><net_sink comp="1771" pin=2"/></net>

<net id="1782"><net_src comp="1771" pin="4"/><net_sink comp="1779" pin=0"/></net>

<net id="1790"><net_src comp="1779" pin="1"/><net_sink comp="1786" pin=0"/></net>

<net id="1791"><net_src comp="1783" pin="1"/><net_sink comp="1786" pin=1"/></net>

<net id="1798"><net_src comp="312" pin="0"/><net_sink comp="1792" pin=0"/></net>

<net id="1799"><net_src comp="1786" pin="2"/><net_sink comp="1792" pin=1"/></net>

<net id="1800"><net_src comp="314" pin="0"/><net_sink comp="1792" pin=2"/></net>

<net id="1801"><net_src comp="316" pin="0"/><net_sink comp="1792" pin=3"/></net>

<net id="1805"><net_src comp="1802" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="1816"><net_src comp="1809" pin="1"/><net_sink comp="1812" pin=1"/></net>

<net id="1820"><net_src comp="1812" pin="2"/><net_sink comp="1817" pin=0"/></net>

<net id="1825"><net_src comp="1817" pin="1"/><net_sink comp="1821" pin=0"/></net>

<net id="1826"><net_src comp="1806" pin="1"/><net_sink comp="1821" pin=1"/></net>

<net id="1833"><net_src comp="318" pin="0"/><net_sink comp="1827" pin=0"/></net>

<net id="1834"><net_src comp="545" pin="3"/><net_sink comp="1827" pin=1"/></net>

<net id="1835"><net_src comp="320" pin="0"/><net_sink comp="1827" pin=2"/></net>

<net id="1836"><net_src comp="322" pin="0"/><net_sink comp="1827" pin=3"/></net>

<net id="1843"><net_src comp="324" pin="0"/><net_sink comp="1837" pin=0"/></net>

<net id="1844"><net_src comp="62" pin="0"/><net_sink comp="1837" pin=2"/></net>

<net id="1848"><net_src comp="1837" pin="4"/><net_sink comp="1845" pin=0"/></net>

<net id="1856"><net_src comp="1845" pin="1"/><net_sink comp="1852" pin=0"/></net>

<net id="1857"><net_src comp="1849" pin="1"/><net_sink comp="1852" pin=1"/></net>

<net id="1861"><net_src comp="1858" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="1868"><net_src comp="326" pin="0"/><net_sink comp="1862" pin=0"/></net>

<net id="1869"><net_src comp="1852" pin="2"/><net_sink comp="1862" pin=1"/></net>

<net id="1870"><net_src comp="328" pin="0"/><net_sink comp="1862" pin=2"/></net>

<net id="1871"><net_src comp="330" pin="0"/><net_sink comp="1862" pin=3"/></net>

<net id="1879"><net_src comp="332" pin="0"/><net_sink comp="1872" pin=0"/></net>

<net id="1880"><net_src comp="62" pin="0"/><net_sink comp="1872" pin=2"/></net>

<net id="1881"><net_src comp="334" pin="0"/><net_sink comp="1872" pin=4"/></net>

<net id="1885"><net_src comp="1872" pin="5"/><net_sink comp="1882" pin=0"/></net>

<net id="1893"><net_src comp="1886" pin="1"/><net_sink comp="1889" pin=1"/></net>

<net id="1897"><net_src comp="1889" pin="2"/><net_sink comp="1894" pin=0"/></net>

<net id="1902"><net_src comp="1894" pin="1"/><net_sink comp="1898" pin=0"/></net>

<net id="1903"><net_src comp="1882" pin="1"/><net_sink comp="1898" pin=1"/></net>

<net id="1910"><net_src comp="336" pin="0"/><net_sink comp="1904" pin=0"/></net>

<net id="1911"><net_src comp="1898" pin="2"/><net_sink comp="1904" pin=1"/></net>

<net id="1912"><net_src comp="320" pin="0"/><net_sink comp="1904" pin=2"/></net>

<net id="1913"><net_src comp="48" pin="0"/><net_sink comp="1904" pin=3"/></net>

<net id="1920"><net_src comp="338" pin="0"/><net_sink comp="1914" pin=0"/></net>

<net id="1921"><net_src comp="558" pin="3"/><net_sink comp="1914" pin=1"/></net>

<net id="1922"><net_src comp="340" pin="0"/><net_sink comp="1914" pin=2"/></net>

<net id="1923"><net_src comp="328" pin="0"/><net_sink comp="1914" pin=3"/></net>

<net id="1934"><net_src comp="1924" pin="1"/><net_sink comp="1930" pin=0"/></net>

<net id="1935"><net_src comp="1927" pin="1"/><net_sink comp="1930" pin=1"/></net>

<net id="1940"><net_src comp="342" pin="0"/><net_sink comp="1936" pin=1"/></net>

<net id="1944"><net_src comp="1936" pin="2"/><net_sink comp="1941" pin=0"/></net>

<net id="1948"><net_src comp="1936" pin="2"/><net_sink comp="1945" pin=0"/></net>

<net id="1954"><net_src comp="344" pin="0"/><net_sink comp="1949" pin=0"/></net>

<net id="1955"><net_src comp="346" pin="0"/><net_sink comp="1949" pin=2"/></net>

<net id="1964"><net_src comp="348" pin="0"/><net_sink comp="1959" pin=0"/></net>

<net id="1965"><net_src comp="346" pin="0"/><net_sink comp="1959" pin=2"/></net>

<net id="1974"><net_src comp="350" pin="0"/><net_sink comp="1969" pin=0"/></net>

<net id="1975"><net_src comp="346" pin="0"/><net_sink comp="1969" pin=2"/></net>

<net id="1983"><net_src comp="1949" pin="3"/><net_sink comp="1979" pin=0"/></net>

<net id="1984"><net_src comp="1956" pin="1"/><net_sink comp="1979" pin=1"/></net>

<net id="1989"><net_src comp="1969" pin="3"/><net_sink comp="1985" pin=0"/></net>

<net id="1990"><net_src comp="1976" pin="1"/><net_sink comp="1985" pin=1"/></net>

<net id="1995"><net_src comp="1959" pin="3"/><net_sink comp="1991" pin=0"/></net>

<net id="1996"><net_src comp="1966" pin="1"/><net_sink comp="1991" pin=1"/></net>

<net id="2002"><net_src comp="352" pin="0"/><net_sink comp="1997" pin=0"/></net>

<net id="2003"><net_src comp="1979" pin="2"/><net_sink comp="1997" pin=1"/></net>

<net id="2004"><net_src comp="354" pin="0"/><net_sink comp="1997" pin=2"/></net>

<net id="2009"><net_src comp="356" pin="0"/><net_sink comp="2005" pin=1"/></net>

<net id="2015"><net_src comp="1997" pin="3"/><net_sink comp="2010" pin=0"/></net>

<net id="2016"><net_src comp="2005" pin="2"/><net_sink comp="2010" pin=2"/></net>

<net id="2023"><net_src comp="358" pin="0"/><net_sink comp="2017" pin=0"/></net>

<net id="2024"><net_src comp="2010" pin="3"/><net_sink comp="2017" pin=1"/></net>

<net id="2025"><net_src comp="132" pin="0"/><net_sink comp="2017" pin=2"/></net>

<net id="2026"><net_src comp="288" pin="0"/><net_sink comp="2017" pin=3"/></net>

<net id="2031"><net_src comp="2017" pin="4"/><net_sink comp="2027" pin=0"/></net>

<net id="2032"><net_src comp="360" pin="0"/><net_sink comp="2027" pin=1"/></net>

<net id="2036"><net_src comp="2010" pin="3"/><net_sink comp="2033" pin=0"/></net>

<net id="2041"><net_src comp="44" pin="0"/><net_sink comp="2037" pin=1"/></net>

<net id="2046"><net_src comp="2037" pin="2"/><net_sink comp="2042" pin=1"/></net>

<net id="2051"><net_src comp="2042" pin="2"/><net_sink comp="2047" pin=1"/></net>

<net id="2057"><net_src comp="370" pin="0"/><net_sink comp="2052" pin=1"/></net>

<net id="2058"><net_src comp="372" pin="0"/><net_sink comp="2052" pin=2"/></net>

<net id="2063"><net_src comp="2042" pin="2"/><net_sink comp="2059" pin=1"/></net>

<net id="2069"><net_src comp="2047" pin="2"/><net_sink comp="2064" pin=0"/></net>

<net id="2070"><net_src comp="2052" pin="3"/><net_sink comp="2064" pin=1"/></net>

<net id="2071"><net_src comp="370" pin="0"/><net_sink comp="2064" pin=2"/></net>

<net id="2081"><net_src comp="2059" pin="2"/><net_sink comp="2076" pin=0"/></net>

<net id="2082"><net_src comp="2064" pin="3"/><net_sink comp="2076" pin=1"/></net>

<net id="2083"><net_src comp="374" pin="0"/><net_sink comp="2076" pin=2"/></net>

<net id="2089"><net_src comp="2072" pin="2"/><net_sink comp="2084" pin=0"/></net>

<net id="2090"><net_src comp="2076" pin="3"/><net_sink comp="2084" pin=1"/></net>

<net id="2091"><net_src comp="376" pin="0"/><net_sink comp="2084" pin=2"/></net>

<net id="2097"><net_src comp="258" pin="0"/><net_sink comp="2092" pin=0"/></net>

<net id="2098"><net_src comp="186" pin="0"/><net_sink comp="2092" pin=2"/></net>

<net id="2104"><net_src comp="2092" pin="3"/><net_sink comp="2099" pin=0"/></net>

<net id="2105"><net_src comp="376" pin="0"/><net_sink comp="2099" pin=1"/></net>

<net id="2106"><net_src comp="374" pin="0"/><net_sink comp="2099" pin=2"/></net>

<net id="2111"><net_src comp="378" pin="0"/><net_sink comp="2107" pin=1"/></net>

<net id="2118"><net_src comp="380" pin="0"/><net_sink comp="2112" pin=0"/></net>

<net id="2119"><net_src comp="204" pin="0"/><net_sink comp="2112" pin=2"/></net>

<net id="2120"><net_src comp="382" pin="0"/><net_sink comp="2112" pin=3"/></net>

<net id="2127"><net_src comp="384" pin="0"/><net_sink comp="2121" pin=0"/></net>

<net id="2128"><net_src comp="70" pin="0"/><net_sink comp="2121" pin=2"/></net>

<net id="2129"><net_src comp="256" pin="0"/><net_sink comp="2121" pin=3"/></net>

<net id="2135"><net_src comp="2112" pin="4"/><net_sink comp="2130" pin=1"/></net>

<net id="2136"><net_src comp="2121" pin="4"/><net_sink comp="2130" pin=2"/></net>

<net id="2141"><net_src comp="386" pin="0"/><net_sink comp="2137" pin=1"/></net>

<net id="2148"><net_src comp="388" pin="0"/><net_sink comp="2142" pin=0"/></net>

<net id="2149"><net_src comp="62" pin="0"/><net_sink comp="2142" pin=1"/></net>

<net id="2150"><net_src comp="2137" pin="2"/><net_sink comp="2142" pin=2"/></net>

<net id="2151"><net_src comp="2130" pin="3"/><net_sink comp="2142" pin=3"/></net>

<net id="2155"><net_src comp="2142" pin="4"/><net_sink comp="2152" pin=0"/></net>

<net id="2165"><net_src comp="2156" pin="2"/><net_sink comp="2160" pin=0"/></net>

<net id="2166"><net_src comp="2099" pin="3"/><net_sink comp="2160" pin=1"/></net>

<net id="2167"><net_src comp="2152" pin="1"/><net_sink comp="2160" pin=2"/></net>

<net id="2173"><net_src comp="2084" pin="3"/><net_sink comp="2168" pin=1"/></net>

<net id="2174"><net_src comp="2160" pin="3"/><net_sink comp="2168" pin=2"/></net>

<net id="2179"><net_src comp="44" pin="0"/><net_sink comp="2175" pin=1"/></net>

<net id="2184"><net_src comp="2107" pin="2"/><net_sink comp="2180" pin=0"/></net>

<net id="2185"><net_src comp="2175" pin="2"/><net_sink comp="2180" pin=1"/></net>

<net id="2190"><net_src comp="2180" pin="2"/><net_sink comp="2186" pin=0"/></net>

<net id="2196"><net_src comp="2186" pin="2"/><net_sink comp="2191" pin=0"/></net>

<net id="2197"><net_src comp="376" pin="0"/><net_sink comp="2191" pin=1"/></net>

<net id="2198"><net_src comp="2168" pin="3"/><net_sink comp="2191" pin=2"/></net>

<net id="2204"><net_src comp="2064" pin="3"/><net_sink comp="2199" pin=1"/></net>

<net id="2205"><net_src comp="2191" pin="3"/><net_sink comp="2199" pin=2"/></net>

<net id="2211"><net_src comp="2084" pin="3"/><net_sink comp="2206" pin=1"/></net>

<net id="2212"><net_src comp="2199" pin="3"/><net_sink comp="2206" pin=2"/></net>

<net id="2218"><net_src comp="1599" pin="1"/><net_sink comp="2213" pin=0"/></net>

<net id="2219"><net_src comp="260" pin="0"/><net_sink comp="2213" pin=1"/></net>

<net id="2220"><net_src comp="1620" pin="1"/><net_sink comp="2213" pin=2"/></net>

<net id="2221"><net_src comp="2213" pin="3"/><net_sink comp="1624" pin=1"/></net>

<net id="2222"><net_src comp="2213" pin="3"/><net_sink comp="1633" pin=1"/></net>

<net id="2223"><net_src comp="2213" pin="3"/><net_sink comp="1640" pin=0"/></net>

<net id="2227"><net_src comp="586" pin="1"/><net_sink comp="2224" pin=0"/></net>

<net id="2228"><net_src comp="2224" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="2229"><net_src comp="2224" pin="1"/><net_sink comp="730" pin=2"/></net>

<net id="2233"><net_src comp="606" pin="2"/><net_sink comp="2230" pin=0"/></net>

<net id="2234"><net_src comp="2230" pin="1"/><net_sink comp="2037" pin=0"/></net>

<net id="2238"><net_src comp="612" pin="2"/><net_sink comp="2235" pin=0"/></net>

<net id="2239"><net_src comp="2235" pin="1"/><net_sink comp="2059" pin=0"/></net>

<net id="2240"><net_src comp="2235" pin="1"/><net_sink comp="2072" pin=0"/></net>

<net id="2241"><net_src comp="2235" pin="1"/><net_sink comp="2199" pin=0"/></net>

<net id="2245"><net_src comp="624" pin="2"/><net_sink comp="2242" pin=0"/></net>

<net id="2246"><net_src comp="2242" pin="1"/><net_sink comp="2047" pin=0"/></net>

<net id="2247"><net_src comp="2242" pin="1"/><net_sink comp="2052" pin=0"/></net>

<net id="2251"><net_src comp="630" pin="2"/><net_sink comp="2248" pin=0"/></net>

<net id="2252"><net_src comp="2248" pin="1"/><net_sink comp="2042" pin=0"/></net>

<net id="2253"><net_src comp="2248" pin="1"/><net_sink comp="2072" pin=1"/></net>

<net id="2257"><net_src comp="636" pin="3"/><net_sink comp="2254" pin=0"/></net>

<net id="2258"><net_src comp="2254" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="2262"><net_src comp="660" pin="3"/><net_sink comp="2259" pin=0"/></net>

<net id="2263"><net_src comp="2259" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="2267"><net_src comp="668" pin="1"/><net_sink comp="2264" pin=0"/></net>

<net id="2268"><net_src comp="2264" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="2272"><net_src comp="396" pin="3"/><net_sink comp="2269" pin=0"/></net>

<net id="2273"><net_src comp="2269" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="2277"><net_src comp="697" pin="2"/><net_sink comp="2274" pin=0"/></net>

<net id="2278"><net_src comp="2274" pin="1"/><net_sink comp="2156" pin=0"/></net>

<net id="2279"><net_src comp="2274" pin="1"/><net_sink comp="2186" pin=1"/></net>

<net id="2283"><net_src comp="715" pin="2"/><net_sink comp="2280" pin=0"/></net>

<net id="2284"><net_src comp="2280" pin="1"/><net_sink comp="2168" pin=0"/></net>

<net id="2285"><net_src comp="2280" pin="1"/><net_sink comp="2206" pin=0"/></net>

<net id="2289"><net_src comp="403" pin="3"/><net_sink comp="2286" pin=0"/></net>

<net id="2290"><net_src comp="2286" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="2294"><net_src comp="741" pin="3"/><net_sink comp="2291" pin=0"/></net>

<net id="2295"><net_src comp="2291" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="2299"><net_src comp="748" pin="1"/><net_sink comp="2296" pin=0"/></net>

<net id="2300"><net_src comp="2296" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="2304"><net_src comp="751" pin="2"/><net_sink comp="2301" pin=0"/></net>

<net id="2305"><net_src comp="2301" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="2306"><net_src comp="2301" pin="1"/><net_sink comp="799" pin=2"/></net>

<net id="2307"><net_src comp="2301" pin="1"/><net_sink comp="808" pin=2"/></net>

<net id="2311"><net_src comp="757" pin="4"/><net_sink comp="2308" pin=0"/></net>

<net id="2312"><net_src comp="2308" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="2313"><net_src comp="2308" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="2317"><net_src comp="767" pin="1"/><net_sink comp="2314" pin=0"/></net>

<net id="2318"><net_src comp="2314" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="2322"><net_src comp="771" pin="3"/><net_sink comp="2319" pin=0"/></net>

<net id="2323"><net_src comp="2319" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="2327"><net_src comp="786" pin="1"/><net_sink comp="2324" pin=0"/></net>

<net id="2328"><net_src comp="2324" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="2332"><net_src comp="789" pin="1"/><net_sink comp="2329" pin=0"/></net>

<net id="2333"><net_src comp="2329" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="2337"><net_src comp="793" pin="2"/><net_sink comp="2334" pin=0"/></net>

<net id="2338"><net_src comp="2334" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="2342"><net_src comp="854" pin="4"/><net_sink comp="2339" pin=0"/></net>

<net id="2343"><net_src comp="2339" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="2344"><net_src comp="2339" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="2348"><net_src comp="864" pin="4"/><net_sink comp="2345" pin=0"/></net>

<net id="2349"><net_src comp="2345" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="2350"><net_src comp="2345" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="2354"><net_src comp="874" pin="4"/><net_sink comp="2351" pin=0"/></net>

<net id="2355"><net_src comp="2351" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="2359"><net_src comp="884" pin="1"/><net_sink comp="2356" pin=0"/></net>

<net id="2360"><net_src comp="2356" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="2364"><net_src comp="887" pin="1"/><net_sink comp="2361" pin=0"/></net>

<net id="2365"><net_src comp="2361" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="2369"><net_src comp="890" pin="2"/><net_sink comp="2366" pin=0"/></net>

<net id="2370"><net_src comp="2366" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="2374"><net_src comp="939" pin="2"/><net_sink comp="2371" pin=0"/></net>

<net id="2375"><net_src comp="2371" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="2376"><net_src comp="2371" pin="1"/><net_sink comp="979" pin=2"/></net>

<net id="2380"><net_src comp="945" pin="4"/><net_sink comp="2377" pin=0"/></net>

<net id="2381"><net_src comp="2377" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="2382"><net_src comp="2377" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="2386"><net_src comp="955" pin="1"/><net_sink comp="2383" pin=0"/></net>

<net id="2387"><net_src comp="2383" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="2391"><net_src comp="966" pin="1"/><net_sink comp="2388" pin=0"/></net>

<net id="2392"><net_src comp="2388" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="2396"><net_src comp="969" pin="1"/><net_sink comp="2393" pin=0"/></net>

<net id="2397"><net_src comp="2393" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="2401"><net_src comp="973" pin="2"/><net_sink comp="2398" pin=0"/></net>

<net id="2402"><net_src comp="2398" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="2406"><net_src comp="1026" pin="4"/><net_sink comp="2403" pin=0"/></net>

<net id="2407"><net_src comp="2403" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="2408"><net_src comp="2403" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="2412"><net_src comp="1036" pin="4"/><net_sink comp="2409" pin=0"/></net>

<net id="2413"><net_src comp="2409" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="2417"><net_src comp="1046" pin="4"/><net_sink comp="2414" pin=0"/></net>

<net id="2418"><net_src comp="2414" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="2419"><net_src comp="2414" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="2423"><net_src comp="1056" pin="1"/><net_sink comp="2420" pin=0"/></net>

<net id="2424"><net_src comp="2420" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="2428"><net_src comp="1059" pin="1"/><net_sink comp="2425" pin=0"/></net>

<net id="2429"><net_src comp="2425" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="2433"><net_src comp="1062" pin="2"/><net_sink comp="2430" pin=0"/></net>

<net id="2434"><net_src comp="2430" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="2438"><net_src comp="1117" pin="4"/><net_sink comp="2435" pin=0"/></net>

<net id="2439"><net_src comp="2435" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="2440"><net_src comp="2435" pin="1"/><net_sink comp="1159" pin=2"/></net>

<net id="2444"><net_src comp="1127" pin="4"/><net_sink comp="2441" pin=0"/></net>

<net id="2445"><net_src comp="2441" pin="1"/><net_sink comp="1166" pin=1"/></net>

<net id="2449"><net_src comp="1137" pin="4"/><net_sink comp="2446" pin=0"/></net>

<net id="2450"><net_src comp="2446" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="2451"><net_src comp="2446" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="2455"><net_src comp="1147" pin="1"/><net_sink comp="2452" pin=0"/></net>

<net id="2456"><net_src comp="2452" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="2460"><net_src comp="1150" pin="1"/><net_sink comp="2457" pin=0"/></net>

<net id="2461"><net_src comp="2457" pin="1"/><net_sink comp="1153" pin=1"/></net>

<net id="2465"><net_src comp="1153" pin="2"/><net_sink comp="2462" pin=0"/></net>

<net id="2466"><net_src comp="2462" pin="1"/><net_sink comp="1187" pin=1"/></net>

<net id="2470"><net_src comp="1204" pin="4"/><net_sink comp="2467" pin=0"/></net>

<net id="2471"><net_src comp="2467" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="2472"><net_src comp="2467" pin="1"/><net_sink comp="1246" pin=2"/></net>

<net id="2476"><net_src comp="1214" pin="4"/><net_sink comp="2473" pin=0"/></net>

<net id="2477"><net_src comp="2473" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="2481"><net_src comp="1224" pin="4"/><net_sink comp="2478" pin=0"/></net>

<net id="2482"><net_src comp="2478" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="2483"><net_src comp="2478" pin="1"/><net_sink comp="1427" pin=0"/></net>

<net id="2487"><net_src comp="1234" pin="1"/><net_sink comp="2484" pin=0"/></net>

<net id="2488"><net_src comp="2484" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="2492"><net_src comp="1237" pin="1"/><net_sink comp="2489" pin=0"/></net>

<net id="2493"><net_src comp="2489" pin="1"/><net_sink comp="1240" pin=1"/></net>

<net id="2497"><net_src comp="1240" pin="2"/><net_sink comp="2494" pin=0"/></net>

<net id="2498"><net_src comp="2494" pin="1"/><net_sink comp="1274" pin=1"/></net>

<net id="2502"><net_src comp="1291" pin="4"/><net_sink comp="2499" pin=0"/></net>

<net id="2503"><net_src comp="2499" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="2504"><net_src comp="2499" pin="1"/><net_sink comp="1350" pin=2"/></net>

<net id="2508"><net_src comp="1301" pin="4"/><net_sink comp="2505" pin=0"/></net>

<net id="2509"><net_src comp="2505" pin="1"/><net_sink comp="1357" pin=1"/></net>

<net id="2513"><net_src comp="1311" pin="4"/><net_sink comp="2510" pin=0"/></net>

<net id="2514"><net_src comp="2510" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="2515"><net_src comp="2510" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="2519"><net_src comp="1321" pin="1"/><net_sink comp="2516" pin=0"/></net>

<net id="2520"><net_src comp="2516" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="2524"><net_src comp="1324" pin="1"/><net_sink comp="2521" pin=0"/></net>

<net id="2525"><net_src comp="2521" pin="1"/><net_sink comp="1327" pin=1"/></net>

<net id="2529"><net_src comp="1327" pin="2"/><net_sink comp="2526" pin=0"/></net>

<net id="2530"><net_src comp="2526" pin="1"/><net_sink comp="1378" pin=1"/></net>

<net id="2534"><net_src comp="1333" pin="1"/><net_sink comp="2531" pin=0"/></net>

<net id="2535"><net_src comp="2531" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="2539"><net_src comp="409" pin="3"/><net_sink comp="2536" pin=0"/></net>

<net id="2540"><net_src comp="2536" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="2544"><net_src comp="422" pin="3"/><net_sink comp="2541" pin=0"/></net>

<net id="2545"><net_src comp="2541" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="2549"><net_src comp="1395" pin="4"/><net_sink comp="2546" pin=0"/></net>

<net id="2550"><net_src comp="2546" pin="1"/><net_sink comp="1518" pin=1"/></net>

<net id="2554"><net_src comp="1405" pin="4"/><net_sink comp="2551" pin=0"/></net>

<net id="2555"><net_src comp="2551" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="2559"><net_src comp="435" pin="3"/><net_sink comp="2556" pin=0"/></net>

<net id="2560"><net_src comp="2556" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="2564"><net_src comp="448" pin="3"/><net_sink comp="2561" pin=0"/></net>

<net id="2565"><net_src comp="2561" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="2569"><net_src comp="416" pin="3"/><net_sink comp="2566" pin=0"/></net>

<net id="2570"><net_src comp="2566" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="2574"><net_src comp="429" pin="3"/><net_sink comp="2571" pin=0"/></net>

<net id="2575"><net_src comp="2571" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="2579"><net_src comp="461" pin="3"/><net_sink comp="2576" pin=0"/></net>

<net id="2580"><net_src comp="2576" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="2584"><net_src comp="474" pin="3"/><net_sink comp="2581" pin=0"/></net>

<net id="2585"><net_src comp="2581" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="2589"><net_src comp="487" pin="3"/><net_sink comp="2586" pin=0"/></net>

<net id="2590"><net_src comp="2586" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="2594"><net_src comp="500" pin="3"/><net_sink comp="2591" pin=0"/></net>

<net id="2595"><net_src comp="2591" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="2599"><net_src comp="1435" pin="1"/><net_sink comp="2596" pin=0"/></net>

<net id="2600"><net_src comp="2596" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="2601"><net_src comp="2596" pin="1"/><net_sink comp="1438" pin=1"/></net>

<net id="2605"><net_src comp="442" pin="3"/><net_sink comp="2602" pin=0"/></net>

<net id="2606"><net_src comp="2602" pin="1"/><net_sink comp="1489" pin=0"/></net>

<net id="2610"><net_src comp="455" pin="3"/><net_sink comp="2607" pin=0"/></net>

<net id="2611"><net_src comp="2607" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="2615"><net_src comp="468" pin="3"/><net_sink comp="2612" pin=0"/></net>

<net id="2616"><net_src comp="2612" pin="1"/><net_sink comp="1483" pin=0"/></net>

<net id="2620"><net_src comp="481" pin="3"/><net_sink comp="2617" pin=0"/></net>

<net id="2621"><net_src comp="2617" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="2625"><net_src comp="1458" pin="2"/><net_sink comp="2622" pin=0"/></net>

<net id="2626"><net_src comp="2622" pin="1"/><net_sink comp="1494" pin=0"/></net>

<net id="2630"><net_src comp="1464" pin="2"/><net_sink comp="2627" pin=0"/></net>

<net id="2631"><net_src comp="2627" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="2635"><net_src comp="1470" pin="4"/><net_sink comp="2632" pin=0"/></net>

<net id="2636"><net_src comp="2632" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="2640"><net_src comp="1497" pin="2"/><net_sink comp="2637" pin=0"/></net>

<net id="2641"><net_src comp="2637" pin="1"/><net_sink comp="1551" pin=1"/></net>

<net id="2645"><net_src comp="1512" pin="2"/><net_sink comp="2642" pin=0"/></net>

<net id="2646"><net_src comp="2642" pin="1"/><net_sink comp="1548" pin=0"/></net>

<net id="2650"><net_src comp="1538" pin="4"/><net_sink comp="2647" pin=0"/></net>

<net id="2651"><net_src comp="2647" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="2655"><net_src comp="1336" pin="2"/><net_sink comp="2652" pin=0"/></net>

<net id="2656"><net_src comp="2652" pin="1"/><net_sink comp="1565" pin=1"/></net>

<net id="2660"><net_src comp="1559" pin="2"/><net_sink comp="2657" pin=0"/></net>

<net id="2661"><net_src comp="2657" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="2665"><net_src comp="1575" pin="2"/><net_sink comp="2662" pin=0"/></net>

<net id="2666"><net_src comp="2662" pin="1"/><net_sink comp="2092" pin=1"/></net>

<net id="2670"><net_src comp="1591" pin="3"/><net_sink comp="2667" pin=0"/></net>

<net id="2671"><net_src comp="2667" pin="1"/><net_sink comp="1613" pin=1"/></net>

<net id="2675"><net_src comp="1599" pin="1"/><net_sink comp="2672" pin=0"/></net>

<net id="2676"><net_src comp="2672" pin="1"/><net_sink comp="2213" pin=0"/></net>

<net id="2680"><net_src comp="1603" pin="4"/><net_sink comp="2677" pin=0"/></net>

<net id="2681"><net_src comp="2677" pin="1"/><net_sink comp="1690" pin=0"/></net>

<net id="2685"><net_src comp="1620" pin="1"/><net_sink comp="2682" pin=0"/></net>

<net id="2686"><net_src comp="2682" pin="1"/><net_sink comp="2213" pin=1"/></net>

<net id="2690"><net_src comp="1663" pin="3"/><net_sink comp="2687" pin=0"/></net>

<net id="2691"><net_src comp="2687" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="2692"><net_src comp="2687" pin="1"/><net_sink comp="2005" pin=0"/></net>

<net id="2693"><net_src comp="2687" pin="1"/><net_sink comp="2010" pin=1"/></net>

<net id="2697"><net_src comp="1671" pin="1"/><net_sink comp="2694" pin=0"/></net>

<net id="2698"><net_src comp="2694" pin="1"/><net_sink comp="1674" pin=0"/></net>

<net id="2702"><net_src comp="1680" pin="4"/><net_sink comp="2699" pin=0"/></net>

<net id="2703"><net_src comp="2699" pin="1"/><net_sink comp="1690" pin=1"/></net>

<net id="2707"><net_src comp="1694" pin="4"/><net_sink comp="2704" pin=0"/></net>

<net id="2708"><net_src comp="2704" pin="1"/><net_sink comp="1858" pin=0"/></net>

<net id="2712"><net_src comp="1704" pin="4"/><net_sink comp="2709" pin=0"/></net>

<net id="2713"><net_src comp="2709" pin="1"/><net_sink comp="1802" pin=0"/></net>

<net id="2714"><net_src comp="2709" pin="1"/><net_sink comp="1837" pin=1"/></net>

<net id="2715"><net_src comp="2709" pin="1"/><net_sink comp="1872" pin=1"/></net>

<net id="2719"><net_src comp="1714" pin="4"/><net_sink comp="2716" pin=0"/></net>

<net id="2720"><net_src comp="2716" pin="1"/><net_sink comp="1771" pin=1"/></net>

<net id="2724"><net_src comp="1724" pin="1"/><net_sink comp="2721" pin=0"/></net>

<net id="2725"><net_src comp="2721" pin="1"/><net_sink comp="1758" pin=0"/></net>

<net id="2729"><net_src comp="513" pin="3"/><net_sink comp="2726" pin=0"/></net>

<net id="2730"><net_src comp="2726" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="2734"><net_src comp="530" pin="3"/><net_sink comp="2731" pin=0"/></net>

<net id="2735"><net_src comp="2731" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="2739"><net_src comp="1765" pin="2"/><net_sink comp="2736" pin=0"/></net>

<net id="2740"><net_src comp="2736" pin="1"/><net_sink comp="1783" pin=0"/></net>

<net id="2741"><net_src comp="2736" pin="1"/><net_sink comp="1812" pin=0"/></net>

<net id="2745"><net_src comp="520" pin="3"/><net_sink comp="2742" pin=0"/></net>

<net id="2746"><net_src comp="2742" pin="1"/><net_sink comp="1771" pin=3"/></net>

<net id="2750"><net_src comp="1771" pin="4"/><net_sink comp="2747" pin=0"/></net>

<net id="2751"><net_src comp="2747" pin="1"/><net_sink comp="1806" pin=0"/></net>

<net id="2755"><net_src comp="1779" pin="1"/><net_sink comp="2752" pin=0"/></net>

<net id="2756"><net_src comp="2752" pin="1"/><net_sink comp="1786" pin=0"/></net>

<net id="2760"><net_src comp="1783" pin="1"/><net_sink comp="2757" pin=0"/></net>

<net id="2761"><net_src comp="2757" pin="1"/><net_sink comp="1786" pin=1"/></net>

<net id="2765"><net_src comp="1792" pin="4"/><net_sink comp="2762" pin=0"/></net>

<net id="2766"><net_src comp="2762" pin="1"/><net_sink comp="1809" pin=0"/></net>

<net id="2770"><net_src comp="538" pin="3"/><net_sink comp="2767" pin=0"/></net>

<net id="2771"><net_src comp="2767" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="2775"><net_src comp="1821" pin="2"/><net_sink comp="2772" pin=0"/></net>

<net id="2776"><net_src comp="2772" pin="1"/><net_sink comp="1849" pin=0"/></net>

<net id="2777"><net_src comp="2772" pin="1"/><net_sink comp="1889" pin=0"/></net>

<net id="2781"><net_src comp="1827" pin="4"/><net_sink comp="2778" pin=0"/></net>

<net id="2782"><net_src comp="2778" pin="1"/><net_sink comp="1837" pin=3"/></net>

<net id="2783"><net_src comp="2778" pin="1"/><net_sink comp="1872" pin=3"/></net>

<net id="2787"><net_src comp="1845" pin="1"/><net_sink comp="2784" pin=0"/></net>

<net id="2788"><net_src comp="2784" pin="1"/><net_sink comp="1852" pin=0"/></net>

<net id="2792"><net_src comp="1849" pin="1"/><net_sink comp="2789" pin=0"/></net>

<net id="2793"><net_src comp="2789" pin="1"/><net_sink comp="1852" pin=1"/></net>

<net id="2797"><net_src comp="551" pin="3"/><net_sink comp="2794" pin=0"/></net>

<net id="2798"><net_src comp="2794" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="2802"><net_src comp="1862" pin="4"/><net_sink comp="2799" pin=0"/></net>

<net id="2803"><net_src comp="2799" pin="1"/><net_sink comp="1886" pin=0"/></net>

<net id="2807"><net_src comp="558" pin="3"/><net_sink comp="2804" pin=0"/></net>

<net id="2808"><net_src comp="2804" pin="1"/><net_sink comp="1936" pin=0"/></net>

<net id="2812"><net_src comp="1904" pin="4"/><net_sink comp="2809" pin=0"/></net>

<net id="2813"><net_src comp="2809" pin="1"/><net_sink comp="1927" pin=0"/></net>

<net id="2817"><net_src comp="1914" pin="4"/><net_sink comp="2814" pin=0"/></net>

<net id="2818"><net_src comp="2814" pin="1"/><net_sink comp="1924" pin=0"/></net>

<net id="2822"><net_src comp="1924" pin="1"/><net_sink comp="2819" pin=0"/></net>

<net id="2823"><net_src comp="2819" pin="1"/><net_sink comp="1930" pin=0"/></net>

<net id="2827"><net_src comp="1927" pin="1"/><net_sink comp="2824" pin=0"/></net>

<net id="2828"><net_src comp="2824" pin="1"/><net_sink comp="1930" pin=1"/></net>

<net id="2832"><net_src comp="1936" pin="2"/><net_sink comp="2829" pin=0"/></net>

<net id="2833"><net_src comp="2829" pin="1"/><net_sink comp="1949" pin=1"/></net>

<net id="2837"><net_src comp="1930" pin="2"/><net_sink comp="2834" pin=0"/></net>

<net id="2838"><net_src comp="2834" pin="1"/><net_sink comp="1956" pin=0"/></net>

<net id="2839"><net_src comp="2834" pin="1"/><net_sink comp="1966" pin=0"/></net>

<net id="2840"><net_src comp="2834" pin="1"/><net_sink comp="1976" pin=0"/></net>

<net id="2844"><net_src comp="1941" pin="1"/><net_sink comp="2841" pin=0"/></net>

<net id="2845"><net_src comp="2841" pin="1"/><net_sink comp="1959" pin=1"/></net>

<net id="2849"><net_src comp="1945" pin="1"/><net_sink comp="2846" pin=0"/></net>

<net id="2850"><net_src comp="2846" pin="1"/><net_sink comp="1969" pin=1"/></net>

<net id="2854"><net_src comp="1985" pin="2"/><net_sink comp="2851" pin=0"/></net>

<net id="2855"><net_src comp="2851" pin="1"/><net_sink comp="2121" pin=1"/></net>

<net id="2859"><net_src comp="1991" pin="2"/><net_sink comp="2856" pin=0"/></net>

<net id="2860"><net_src comp="2856" pin="1"/><net_sink comp="2112" pin=1"/></net>

<net id="2864"><net_src comp="1997" pin="3"/><net_sink comp="2861" pin=0"/></net>

<net id="2865"><net_src comp="2861" pin="1"/><net_sink comp="2130" pin=0"/></net>

<net id="2869"><net_src comp="2010" pin="3"/><net_sink comp="2866" pin=0"/></net>

<net id="2870"><net_src comp="2866" pin="1"/><net_sink comp="2107" pin=0"/></net>

<net id="2874"><net_src comp="2027" pin="2"/><net_sink comp="2871" pin=0"/></net>

<net id="2875"><net_src comp="2871" pin="1"/><net_sink comp="2156" pin=1"/></net>

<net id="2876"><net_src comp="2871" pin="1"/><net_sink comp="2175" pin=0"/></net>

<net id="2880"><net_src comp="2033" pin="1"/><net_sink comp="2877" pin=0"/></net>

<net id="2881"><net_src comp="2877" pin="1"/><net_sink comp="2137" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: base_r | {}
	Port: pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
 - Input state : 
	Port: pow_generic<double> : base_r | {1 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {1 2 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V | {50 51 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V | {50 51 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V | {49 50 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V | {50 51 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V | {50 51 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V | {50 51 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V | {50 51 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {73 74 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {63 64 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {67 68 }
  - Chain level:
	State 1
		p_Result_10 : 1
		tmp_24 : 1
		tmp_25 : 1
		zext_ln513 : 2
		b_exp : 3
		icmp_ln369 : 4
		icmp_ln1018 : 2
		x_is_1 : 5
		xor_ln964 : 2
		x_is_p1 : 5
		icmp_ln1018_1 : 2
		p_Result_s : 1
		index0 : 1
		b_exp_1 : 3
		b_exp_2 : 4
		zext_ln541 : 2
		pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr : 3
		b_frac_tilde_inverse_V : 4
		xor_ln369 : 5
		icmp_ln407 : 2
		icmp_ln407_1 : 2
		and_ln407 : 5
		and_ln407_1 : 5
		icmp_ln407_2 : 2
		or_ln407_3 : 3
		and_ln407_2 : 5
	State 2
	State 3
		zext_ln1340_1 : 1
		b_frac_V_1 : 2
		mul_ln691 : 3
	State 4
	State 5
	State 6
	State 7
		a : 1
		trunc_ln666 : 1
		tmp_9 : 1
	State 8
		zext_ln1125 : 1
		r_V_22 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
		zext_ln1340 : 1
		select_ln1340 : 2
		zext_ln1199 : 1
		ret_V_23 : 3
		ret_V_2 : 4
		z2_V : 5
		a_1 : 5
		tmp_3 : 5
	State 14
		r_V_23 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
		eZ : 1
		zext_ln1199_1 : 1
		zext_ln666 : 2
		ret_V_24 : 3
		zext_ln1200_1 : 1
		ret_V_4 : 4
		a_2 : 5
		trunc_ln666_3 : 5
	State 20
		zext_ln1125_2 : 1
		r_V_24 : 2
	State 21
	State 22
	State 23
	State 24
	State 25
		zext_ln1199_2 : 1
		zext_ln666_1 : 1
		ret_V_25 : 2
		zext_ln1200_2 : 1
		ret_V_6 : 3
		z4_V : 4
		tmp_4 : 4
		tmp_5 : 4
	State 26
		r_V_25 : 1
	State 27
	State 28
	State 29
	State 30
	State 31
		eZ_2 : 1
		zext_ln1199_3 : 1
		zext_ln666_2 : 2
		ret_V_26 : 3
		zext_ln1200_3 : 1
		ret_V_8 : 4
		tmp_6 : 5
		tmp_7 : 5
		tmp_8 : 5
	State 32
		r_V_26 : 1
	State 33
	State 34
	State 35
	State 36
	State 37
		zext_ln1199_4 : 1
		zext_ln666_3 : 1
		ret_V_27 : 2
		zext_ln1200_4 : 1
		ret_V_10 : 3
		tmp_10 : 4
		tmp_11 : 4
		tmp_12 : 4
	State 38
		r_V_27 : 1
	State 39
	State 40
	State 41
	State 42
	State 43
		zext_ln1199_5 : 1
		zext_ln666_4 : 1
		ret_V_28 : 2
		zext_ln1200_5 : 1
		ret_V_12 : 3
		tmp_13 : 4
		tmp_14 : 4
		tmp_15 : 4
	State 44
		r_V_28 : 1
	State 45
	State 46
	State 47
	State 48
	State 49
		Elog2_V : 1
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr : 1
		logn_V_1 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr : 1
		logn_V_2 : 2
		zext_ln1199_6 : 1
		zext_ln666_5 : 1
		ret_V_29 : 2
		zext_ln1200_6 : 1
		ret_V_14 : 3
		tmp_16 : 4
		tmp_17 : 4
	State 50
		log_sum_V : 1
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr : 1
		logn_V : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr : 1
		logn_V_3 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr : 1
		logn_V_4 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr : 1
		logn_V_5 : 2
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr : 1
		logn_V_6 : 2
		r_V_29 : 1
	State 51
		zext_ln223_4 : 1
		zext_ln223_5 : 1
		add_ln666_1 : 1
		add_ln666_4 : 2
		rhs_s : 1
	State 52
		add_ln666 : 1
		add_ln666_2 : 2
		add_ln666_3 : 1
		add_ln666_5 : 2
		zext_ln1200_7 : 1
		ret_V : 2
		trunc_ln3 : 3
	State 53
		log_sum_V_1 : 1
		add_ln1199 : 2
	State 54
		ret_V_15 : 1
		m_fix_hi_V : 2
		p_Result_12 : 2
		sext_ln1123 : 3
		r_V_30 : 4
		trunc_ln4 : 2
	State 55
	State 56
		sext_ln1199_2 : 1
		ret_V_30 : 2
	State 57
		trunc_ln : 1
		p_Result_4 : 1
		trunc_ln856 : 1
		icmp_ln856 : 2
		ret_V_17 : 2
		select_ln855 : 3
		ret_V_31 : 4
	State 58
		r_V_16 : 1
	State 59
	State 60
	State 61
	State 62
		trunc_ln666_1 : 1
	State 63
		m_diff_hi_V : 1
		Z2_V : 1
		Z3_V : 1
		Z4 : 1
		Z4_ind : 1
		zext_ln541_3 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 3
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load : 4
		zext_ln541_4 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 : 3
		f_Z3 : 4
	State 64
		r : 1
		zext_ln666_10 : 2
		ret_V_32 : 3
	State 65
		zext_ln1122 : 1
		r_V_18 : 2
	State 66
	State 67
		trunc_ln666_s : 1
		pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		f_Z2_V : 2
	State 68
		add_ln666_7 : 1
		zext_ln666_12 : 2
		exp_Z2P_m_1_V : 3
		tmp_18 : 1
	State 69
		zext_ln1122_1 : 1
		r_V_19 : 2
	State 70
	State 71
	State 72
	State 73
		pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		exp_Z1_V : 2
		trunc_ln666_2 : 1
	State 74
		zext_ln1199_8 : 1
		add_ln666_9 : 1
		zext_ln666_14 : 2
		exp_Z1P_m_1_l_V : 3
		exp_Z1P_m_1_V : 4
		exp_Z1_hi_V : 1
	State 75
		r_V : 1
	State 76
	State 77
	State 78
	State 79
		trunc_ln1199 : 1
		trunc_ln1199_2 : 1
	State 80
		ret_V_22 : 1
		add_ln1199_6 : 1
		add_ln1199_7 : 1
		tmp_20 : 2
		r_exp_V_2 : 3
		tmp_21 : 4
		icmp_ln1034 : 5
		trunc_ln183 : 4
	State 81
		select_ln407_2 : 1
		select_ln407_3 : 2
		select_ln658 : 1
		tmp_26 : 1
		p_Result_13 : 2
		bitcast_ln524 : 3
		select_ln657 : 4
		select_ln407_4 : 3
		select_ln1038 : 4
		select_ln369 : 5
		select_ln407_5 : 6
		ret_ln690 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_751       |    2    |   424   |   160   |
|          |        grp_fu_793       |    0    |   441   |   256   |
|          |        grp_fu_890       |    3    |   441   |   256   |
|          |        grp_fu_973       |    3    |   441   |   256   |
|          |       grp_fu_1062       |    4    |   441   |   256   |
|          |       grp_fu_1153       |    3    |   441   |   256   |
|    mul   |       grp_fu_1240       |    3    |   441   |   256   |
|          |       grp_fu_1327       |    3    |   441   |   256   |
|          |       grp_fu_1336       |    4    |   441   |   256   |
|          |       grp_fu_1438       |    4    |   197   |    81   |
|          |       grp_fu_1674       |    3    |   441   |   256   |
|          |       grp_fu_1786       |    4    |   230   |   147   |
|          |       grp_fu_1852       |    4    |   334   |    84   |
|          |       grp_fu_1930       |    4    |   340   |    86   |
|----------|-------------------------|---------|---------|---------|
|          |       b_exp_fu_594      |    0    |    0    |    12   |
|          |      b_exp_1_fu_654     |    0    |    0    |    12   |
|          |     ret_V_23_fu_839     |    0    |    0    |   109   |
|          |     ret_V_24_fu_922     |    0    |    0    |   109   |
|          |     ret_V_25_fu_1003    |    0    |    0    |   109   |
|          |     ret_V_26_fu_1094    |    0    |    0    |   109   |
|          |     ret_V_27_fu_1181    |    0    |    0    |   109   |
|          |     ret_V_28_fu_1268    |    0    |    0    |   109   |
|          |     ret_V_29_fu_1372    |    0    |    0    |   109   |
|          |   add_ln666_1_fu_1458   |    0    |    0    |   109   |
|          |   add_ln666_4_fu_1464   |    0    |    0    |    89   |
|          |    add_ln666_fu_1489    |    0    |    0    |   109   |
|          |   add_ln666_2_fu_1497   |    0    |    0    |   109   |
|          |   add_ln666_3_fu_1503   |    0    |    0    |   109   |
|    add   |   add_ln666_5_fu_1512   |    0    |    0    |   109   |
|          |   log_sum_V_1_fu_1551   |    0    |    0    |   109   |
|          |    add_ln1199_fu_1559   |    0    |    0    |   109   |
|          |     ret_V_15_fu_1575    |    0    |    0    |   127   |
|          |     ret_V_17_fu_1649    |    0    |    0    |    14   |
|          |     ret_V_32_fu_1765    |    0    |    0    |    42   |
|          |   add_ln666_7_fu_1812   |    0    |    0    |    43   |
|          |  exp_Z2P_m_1_V_fu_1821  |    0    |    0    |    50   |
|          |   add_ln666_9_fu_1889   |    0    |    0    |    51   |
|          | exp_Z1P_m_1_l_V_fu_1898 |    0    |    0    |    58   |
|          |     ret_V_34_fu_1936    |    0    |    0    |    65   |
|          |     ret_V_22_fu_1979    |    0    |    0    |   114   |
|          |   add_ln1199_6_fu_1985  |    0    |    0    |   112   |
|          |   add_ln1199_7_fu_1991  |    0    |    0    |   113   |
|          |     r_exp_V_fu_2005     |    0    |    0    |    14   |
|          |    out_exp_V_fu_2137    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |      ret_V_2_fu_848     |    0    |    0    |   109   |
|          |      ret_V_4_fu_939     |    0    |    0    |   109   |
|          |     ret_V_6_fu_1020     |    0    |    0    |   109   |
|          |     ret_V_8_fu_1111     |    0    |    0    |   109   |
|    sub   |     ret_V_10_fu_1198    |    0    |    0    |   109   |
|          |     ret_V_12_fu_1285    |    0    |    0    |   109   |
|          |     ret_V_14_fu_1389    |    0    |    0    |   109   |
|          |      ret_V_fu_1532      |    0    |    0    |   124   |
|          |     m_diff_V_fu_1690    |    0    |    0    |    66   |
|----------|-------------------------|---------|---------|---------|
|          |      b_exp_2_fu_660     |    0    |    0    |    12   |
|          |    b_frac_V_1_fu_741    |    0    |    0    |    54   |
|          |   select_ln1340_fu_821  |    0    |    0    |    76   |
|          |   select_ln855_fu_1655  |    0    |    0    |    13   |
|          |     ret_V_31_fu_1663    |    0    |    0    |    13   |
|          |    r_exp_V_2_fu_2010    |    0    |    0    |    13   |
|          |   select_ln407_fu_2052  |    0    |    0    |    64   |
|          |  select_ln407_1_fu_2064 |    0    |    0    |    64   |
|  select  |  select_ln407_2_fu_2076 |    0    |    0    |    64   |
|          |  select_ln407_3_fu_2084 |    0    |    0    |    64   |
|          |   select_ln658_fu_2099  |    0    |    0    |    64   |
|          |      tmp_26_fu_2130     |    0    |    0    |    52   |
|          |   select_ln657_fu_2160  |    0    |    0    |    64   |
|          |  select_ln407_4_fu_2168 |    0    |    0    |    64   |
|          |  select_ln1038_fu_2191  |    0    |    0    |    64   |
|          |   select_ln369_fu_2199  |    0    |    0    |    64   |
|          |  select_ln407_5_fu_2206 |    0    |    0    |    64   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln369_fu_600    |    0    |    0    |    12   |
|          |    icmp_ln1018_fu_606   |    0    |    0    |    24   |
|          |   icmp_ln1018_1_fu_630  |    0    |    0    |    11   |
|          |    icmp_ln407_fu_679    |    0    |    0    |    11   |
|   icmp   |   icmp_ln407_1_fu_685   |    0    |    0    |    11   |
|          |   icmp_ln407_2_fu_703   |    0    |    0    |    11   |
|          |    icmp_ln856_fu_1643   |    0    |    0    |    13   |
|          |   icmp_ln1034_fu_2027   |    0    |    0    |    8    |
|          |   icmp_ln1038_fu_2107   |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |      x_is_1_fu_612      |    0    |    0    |    2    |
|          |      x_is_p1_fu_624     |    0    |    0    |    2    |
|          |     and_ln407_fu_691    |    0    |    0    |    2    |
|          |    and_ln407_1_fu_697   |    0    |    0    |    2    |
|    and   |    and_ln407_2_fu_715   |    0    |    0    |    2    |
|          |     x_is_NaN_fu_2042    |    0    |    0    |    2    |
|          |    and_ln657_fu_2156    |    0    |    0    |    2    |
|          |    and_ln1038_fu_2180   |    0    |    0    |    2    |
|          |   and_ln1038_1_fu_2186  |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln964_fu_618    |    0    |    0    |    2    |
|    xor   |     xor_ln369_fu_673    |    0    |    0    |    2    |
|          |    xor_ln1022_fu_2037   |    0    |    0    |    2    |
|          |    xor_ln657_fu_2175    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |    or_ln407_3_fu_709    |    0    |    0    |    2    |
|    or    |     or_ln407_fu_2047    |    0    |    0    |    2    |
|          |    or_ln407_1_fu_2059   |    0    |    0    |    2    |
|          |    or_ln407_2_fu_2072   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |       grp_fu_2213       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |  base_read_read_fu_390  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_10_fu_568   |    0    |    0    |    0    |
|          |    p_Result_s_fu_636    |    0    |    0    |    0    |
|          |       tmp_9_fu_771      |    0    |    0    |    0    |
| bitselect|   p_Result_12_fu_1591   |    0    |    0    |    0    |
|          |    p_Result_4_fu_1633   |    0    |    0    |    0    |
|          |      tmp_20_fu_1997     |    0    |    0    |    0    |
|          |      tmp_22_fu_2092     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_24_fu_576      |    0    |    0    |    0    |
|          |      index0_fu_644      |    0    |    0    |    0    |
|          |         a_fu_757        |    0    |    0    |    0    |
|          |       z2_V_fu_854       |    0    |    0    |    0    |
|          |        a_1_fu_864       |    0    |    0    |    0    |
|          |       tmp_3_fu_874      |    0    |    0    |    0    |
|          |        a_2_fu_945       |    0    |    0    |    0    |
|          |       z4_V_fu_1026      |    0    |    0    |    0    |
|          |      tmp_4_fu_1036      |    0    |    0    |    0    |
|          |      tmp_5_fu_1046      |    0    |    0    |    0    |
|          |      tmp_6_fu_1117      |    0    |    0    |    0    |
|          |      tmp_7_fu_1127      |    0    |    0    |    0    |
|          |      tmp_8_fu_1137      |    0    |    0    |    0    |
|          |      tmp_10_fu_1204     |    0    |    0    |    0    |
|          |      tmp_11_fu_1214     |    0    |    0    |    0    |
|          |      tmp_12_fu_1224     |    0    |    0    |    0    |
|          |      tmp_13_fu_1291     |    0    |    0    |    0    |
|          |      tmp_14_fu_1301     |    0    |    0    |    0    |
|          |      tmp_15_fu_1311     |    0    |    0    |    0    |
|partselect|      tmp_16_fu_1395     |    0    |    0    |    0    |
|          |      tmp_17_fu_1405     |    0    |    0    |    0    |
|          |      rhs_s_fu_1470      |    0    |    0    |    0    |
|          |    trunc_ln3_fu_1538    |    0    |    0    |    0    |
|          |    m_fix_hi_V_fu_1581   |    0    |    0    |    0    |
|          |    trunc_ln4_fu_1603    |    0    |    0    |    0    |
|          |     trunc_ln_fu_1624    |    0    |    0    |    0    |
|          |  trunc_ln666_1_fu_1680  |    0    |    0    |    0    |
|          |   m_diff_hi_V_fu_1694   |    0    |    0    |    0    |
|          |       Z2_V_fu_1704      |    0    |    0    |    0    |
|          |       Z3_V_fu_1714      |    0    |    0    |    0    |
|          |      Z4_ind_fu_1728     |    0    |    0    |    0    |
|          |        r_fu_1748        |    0    |    0    |    0    |
|          |  trunc_ln666_s_fu_1792  |    0    |    0    |    0    |
|          |      tmp_18_fu_1827     |    0    |    0    |    0    |
|          |  trunc_ln666_2_fu_1862  |    0    |    0    |    0    |
|          |  exp_Z1P_m_1_V_fu_1904  |    0    |    0    |    0    |
|          |   exp_Z1_hi_V_fu_1914   |    0    |    0    |    0    |
|          |      tmp_21_fu_2017     |    0    |    0    |    0    |
|          |       tmp_fu_2112       |    0    |    0    |    0    |
|          |      tmp_s_fu_2121      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_25_fu_586      |    0    |    0    |    0    |
|          |    trunc_ln666_fu_767   |    0    |    0    |    0    |
|          |   trunc_ln666_3_fu_955  |    0    |    0    |    0    |
|   trunc  |   trunc_ln856_fu_1640   |    0    |    0    |    0    |
|          |        Z4_fu_1724       |    0    |    0    |    0    |
|          |   trunc_ln1199_fu_1941  |    0    |    0    |    0    |
|          |  trunc_ln1199_2_fu_1945 |    0    |    0    |    0    |
|          |   trunc_ln183_fu_2033   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln513_fu_590    |    0    |    0    |    0    |
|          |    zext_ln541_fu_668    |    0    |    0    |    0    |
|          |   zext_ln1340_1_fu_737  |    0    |    0    |    0    |
|          |    zext_ln691_fu_748    |    0    |    0    |    0    |
|          |    zext_ln1123_fu_786   |    0    |    0    |    0    |
|          |    zext_ln1125_fu_789   |    0    |    0    |    0    |
|          |    zext_ln1340_fu_817   |    0    |    0    |    0    |
|          |    zext_ln1199_fu_835   |    0    |    0    |    0    |
|          |    zext_ln1200_fu_845   |    0    |    0    |    0    |
|          |   zext_ln1123_1_fu_884  |    0    |    0    |    0    |
|          |   zext_ln1125_1_fu_887  |    0    |    0    |    0    |
|          |    zext_ln671_fu_896    |    0    |    0    |    0    |
|          |   zext_ln1199_1_fu_914  |    0    |    0    |    0    |
|          |    zext_ln666_fu_918    |    0    |    0    |    0    |
|          |   zext_ln1200_1_fu_935  |    0    |    0    |    0    |
|          |   zext_ln1123_2_fu_966  |    0    |    0    |    0    |
|          |   zext_ln1125_2_fu_969  |    0    |    0    |    0    |
|          |   zext_ln1199_2_fu_995  |    0    |    0    |    0    |
|          |   zext_ln666_1_fu_999   |    0    |    0    |    0    |
|          |  zext_ln1200_2_fu_1016  |    0    |    0    |    0    |
|          |  zext_ln1123_4_fu_1056  |    0    |    0    |    0    |
|          |  zext_ln1125_6_fu_1059  |    0    |    0    |    0    |
|          |   zext_ln671_1_fu_1068  |    0    |    0    |    0    |
|          |  zext_ln1199_3_fu_1086  |    0    |    0    |    0    |
|          |   zext_ln666_2_fu_1090  |    0    |    0    |    0    |
|          |  zext_ln1200_3_fu_1107  |    0    |    0    |    0    |
|          |  zext_ln1123_5_fu_1147  |    0    |    0    |    0    |
|          |  zext_ln1125_7_fu_1150  |    0    |    0    |    0    |
|          |  zext_ln1199_4_fu_1173  |    0    |    0    |    0    |
|          |   zext_ln666_3_fu_1177  |    0    |    0    |    0    |
|          |  zext_ln1200_4_fu_1194  |    0    |    0    |    0    |
|          |  zext_ln1123_6_fu_1234  |    0    |    0    |    0    |
|          |  zext_ln1125_8_fu_1237  |    0    |    0    |    0    |
|          |  zext_ln1199_5_fu_1260  |    0    |    0    |    0    |
|          |   zext_ln666_4_fu_1264  |    0    |    0    |    0    |
|          |  zext_ln1200_5_fu_1281  |    0    |    0    |    0    |
|          |  zext_ln1123_7_fu_1321  |    0    |    0    |    0    |
|          |  zext_ln1125_9_fu_1324  |    0    |    0    |    0    |
|          |   zext_ln541_6_fu_1342  |    0    |    0    |    0    |
|          |   zext_ln541_7_fu_1346  |    0    |    0    |    0    |
|   zext   |  zext_ln1199_6_fu_1364  |    0    |    0    |    0    |
|          |   zext_ln666_5_fu_1368  |    0    |    0    |    0    |
|          |  zext_ln1200_6_fu_1385  |    0    |    0    |    0    |
|          |   zext_ln541_1_fu_1415  |    0    |    0    |    0    |
|          |   zext_ln541_8_fu_1419  |    0    |    0    |    0    |
|          |   zext_ln541_9_fu_1423  |    0    |    0    |    0    |
|          |  zext_ln541_10_fu_1427  |    0    |    0    |    0    |
|          |  zext_ln541_11_fu_1431  |    0    |    0    |    0    |
|          |  zext_ln1122_2_fu_1435  |    0    |    0    |    0    |
|          |    zext_ln223_fu_1444   |    0    |    0    |    0    |
|          |   zext_ln223_1_fu_1447  |    0    |    0    |    0    |
|          |   zext_ln223_4_fu_1450  |    0    |    0    |    0    |
|          |   zext_ln223_5_fu_1454  |    0    |    0    |    0    |
|          |  logn_V_i_cast_fu_1480  |    0    |    0    |    0    |
|          |   zext_ln223_2_fu_1483  |    0    |    0    |    0    |
|          |   zext_ln223_3_fu_1486  |    0    |    0    |    0    |
|          |   zext_ln666_6_fu_1494  |    0    |    0    |    0    |
|          |   zext_ln666_7_fu_1509  |    0    |    0    |    0    |
|          |  zext_ln1200_7_fu_1525  |    0    |    0    |    0    |
|          |  zext_ln1200_8_fu_1529  |    0    |    0    |    0    |
|          |   zext_ln666_8_fu_1548  |    0    |    0    |    0    |
|          |   zext_ln541_3_fu_1738  |    0    |    0    |    0    |
|          |   zext_ln541_4_fu_1743  |    0    |    0    |    0    |
|          |   zext_ln666_9_fu_1758  |    0    |    0    |    0    |
|          |  zext_ln666_10_fu_1761  |    0    |    0    |    0    |
|          |   zext_ln1122_fu_1779   |    0    |    0    |    0    |
|          |  zext_ln1125_3_fu_1783  |    0    |    0    |    0    |
|          |   zext_ln541_5_fu_1802  |    0    |    0    |    0    |
|          |  zext_ln1199_7_fu_1806  |    0    |    0    |    0    |
|          |  zext_ln666_11_fu_1809  |    0    |    0    |    0    |
|          |  zext_ln666_12_fu_1817  |    0    |    0    |    0    |
|          |  zext_ln1122_1_fu_1845  |    0    |    0    |    0    |
|          |  zext_ln1125_4_fu_1849  |    0    |    0    |    0    |
|          |   zext_ln541_2_fu_1858  |    0    |    0    |    0    |
|          |  zext_ln1199_8_fu_1882  |    0    |    0    |    0    |
|          |  zext_ln666_13_fu_1886  |    0    |    0    |    0    |
|          |  zext_ln666_14_fu_1894  |    0    |    0    |    0    |
|          |  zext_ln1123_3_fu_1924  |    0    |    0    |    0    |
|          |  zext_ln1125_5_fu_1927  |    0    |    0    |    0    |
|          |  zext_ln1199_9_fu_1956  |    0    |    0    |    0    |
|          |  zext_ln1199_10_fu_1966 |    0    |    0    |    0    |
|          |  zext_ln1199_11_fu_1976 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_11_fu_721   |    0    |    0    |    0    |
|          |      r_V_21_fu_730      |    0    |    0    |    0    |
|          |       z1_V_fu_779       |    0    |    0    |    0    |
|          |        sf_fu_799        |    0    |    0    |    0    |
|          |       tmp_2_fu_808      |    0    |    0    |    0    |
|          |        lhs_fu_828       |    0    |    0    |    0    |
|          |        eZ_fu_899        |    0    |    0    |    0    |
|          |       lhs_2_fu_907      |    0    |    0    |    0    |
|          |       rhs_3_fu_928      |    0    |    0    |    0    |
|          |       z3_V_fu_959       |    0    |    0    |    0    |
|          |       eZ_1_fu_979       |    0    |    0    |    0    |
|          |       lhs_4_fu_988      |    0    |    0    |    0    |
|          |      rhs_6_fu_1009      |    0    |    0    |    0    |
|          |       eZ_2_fu_1071      |    0    |    0    |    0    |
|          |      lhs_6_fu_1079      |    0    |    0    |    0    |
|          |      rhs_9_fu_1100      |    0    |    0    |    0    |
|          |       eZ_3_fu_1159      |    0    |    0    |    0    |
|bitconcatenate|      lhs_8_fu_1166      |    0    |    0    |    0    |
|          |      rhs_12_fu_1187     |    0    |    0    |    0    |
|          |       eZ_4_fu_1246      |    0    |    0    |    0    |
|          |      lhs_10_fu_1253     |    0    |    0    |    0    |
|          |      rhs_15_fu_1274     |    0    |    0    |    0    |
|          |       eZ_5_fu_1350      |    0    |    0    |    0    |
|          |      lhs_12_fu_1357     |    0    |    0    |    0    |
|          |      rhs_18_fu_1378     |    0    |    0    |    0    |
|          |      lhs_V_fu_1518      |    0    |    0    |    0    |
|          |     lhs_V_2_fu_1565     |    0    |    0    |    0    |
|          |      rhs_19_fu_1613     |    0    |    0    |    0    |
|          |     ret_V_33_fu_1771    |    0    |    0    |    0    |
|          |   exp_Z2_m_1_V_fu_1837  |    0    |    0    |    0    |
|          |     lhs_V_4_fu_1872     |    0    |    0    |    0    |
|          |     lhs_V_7_fu_1949     |    0    |    0    |    0    |
|          |    trunc_ln5_fu_1959    |    0    |    0    |    0    |
|          |  trunc_ln1199_1_fu_1969 |    0    |    0    |    0    |
|          |   p_Result_13_fu_2142   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln666_fu_1333   |    0    |    0    |    0    |
|          |   sext_ln1199_fu_1556   |    0    |    0    |    0    |
|   sext   |  sext_ln1199_1_fu_1572  |    0    |    0    |    0    |
|          |   sext_ln1123_fu_1599   |    0    |    0    |    0    |
|          |  sext_ln1199_2_fu_1620  |    0    |    0    |    0    |
|          |   sext_ln1122_fu_1671   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    45   |   5494  |   7289  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------------------------------------------------------+--------+
|                                                                                                                           |   FF   |
+---------------------------------------------------------------------------------------------------------------------------+--------+
|                                                      Elog2_V_reg_2652                                                     |   90   |
|                                                       Z2_V_reg_2709                                                       |    8   |
|                                                       Z3_V_reg_2716                                                       |    8   |
|                                                        Z4_reg_2721                                                        |   35   |
|                                                        a_1_reg_2345                                                       |    6   |
|                                                        a_2_reg_2377                                                       |    6   |
|                                                         a_reg_2308                                                        |    4   |
|                                                   add_ln1199_6_reg_2851                                                   |   105  |
|                                                   add_ln1199_7_reg_2856                                                   |   106  |
|                                                    add_ln1199_reg_2657                                                    |   109  |
|                                                    add_ln666_1_reg_2622                                                   |   103  |
|                                                    add_ln666_2_reg_2637                                                   |   109  |
|                                                    add_ln666_4_reg_2627                                                   |   83   |
|                                                    add_ln666_5_reg_2642                                                   |   93   |
|                                                    and_ln407_1_reg_2274                                                   |    1   |
|                                                    and_ln407_2_reg_2280                                                   |    1   |
|                                                      b_exp_2_reg_2259                                                     |   12   |
|                                                    b_frac_V_1_reg_2291                                                    |   54   |
|                                              b_frac_tilde_inverse_V_reg_2286                                              |    6   |
|                                                   exp_Z1P_m_1_V_reg_2809                                                  |   50   |
|                                                     exp_Z1_V_reg_2804                                                     |   58   |
|                                                    exp_Z1_hi_V_reg_2814                                                   |   50   |
|                                                   exp_Z2P_m_1_V_reg_2772                                                  |   44   |
|                                                       f_Z3_reg_2742                                                       |   26   |
|                                                   icmp_ln1018_1_reg_2248                                                  |    1   |
|                                                    icmp_ln1018_reg_2230                                                   |    1   |
|                                                    icmp_ln1034_reg_2871                                                   |    1   |
|                                                     log_sum_V_reg_2602                                                    |   109  |
|                                                     logn_V_1_reg_2566                                                     |   102  |
|                                                     logn_V_2_reg_2571                                                     |   97   |
|                                                     logn_V_3_reg_2612                                                     |   92   |
|                                                     logn_V_4_reg_2617                                                     |   87   |
|                                                      logn_V_reg_2607                                                      |   105  |
|                                                    m_diff_hi_V_reg_2704                                                   |    8   |
|                                                     mul_ln691_reg_2301                                                    |   54   |
|                                                    p_Result_12_reg_2667                                                   |    1   |
|                                                    p_Result_s_reg_2254                                                    |    1   |
|pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_addr_reg_2556|    6   |
|                   pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr_reg_2269                   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr_reg_2541   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_addr_reg_2576   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_addr_reg_2581   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_addr_reg_2586   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_addr_reg_2591   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_reg_2561    |    4   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr_reg_2536    |    6   |
|         pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2794        |    8   |
|          pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2767         |    8   |
|         pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1_reg_2731        |    8   |
|          pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_2726         |    8   |
|                                                      r_V_22_reg_2334                                                      |   75   |
|                                                      r_V_23_reg_2366                                                      |   79   |
|                                                      r_V_24_reg_2398                                                      |   89   |
|                                                      r_V_25_reg_2430                                                      |   98   |
|                                                      r_V_26_reg_2462                                                      |   93   |
|                                                      r_V_27_reg_2494                                                      |   88   |
|                                                      r_V_28_reg_2526                                                      |   83   |
|                                                        r_V_reg_2834                                                       |   100  |
|                                                     r_exp_V_2_reg_2866                                                    |   13   |
|                                                     ret_V_15_reg_2662                                                     |   120  |
|                                                     ret_V_31_reg_2687                                                     |   13   |
|                                                     ret_V_32_reg_2736                                                     |   36   |
|                                                     ret_V_33_reg_2747                                                     |   43   |
|                                                     ret_V_34_reg_2829                                                     |   58   |
|                                                      ret_V_4_reg_2371                                                     |   82   |
|                                                       rhs_s_reg_2632                                                      |   79   |
|                                                    sext_ln1122_reg_2694                                                   |   71   |
|                                                    sext_ln1123_reg_2672                                                   |   31   |
|                                                   sext_ln1199_2_reg_2682                                                  |   31   |
|                                                    sext_ln666_reg_2531                                                    |   90   |
|                                                      tmp_10_reg_2467                                                      |   82   |
|                                                      tmp_11_reg_2473                                                      |   76   |
|                                                      tmp_12_reg_2478                                                      |    6   |
|                                                      tmp_13_reg_2499                                                      |   77   |
|                                                      tmp_14_reg_2505                                                      |   71   |
|                                                      tmp_15_reg_2510                                                      |    6   |
|                                                      tmp_16_reg_2546                                                      |   72   |
|                                                      tmp_17_reg_2551                                                      |   40   |
|                                                      tmp_18_reg_2778                                                      |   40   |
|                                                      tmp_20_reg_2861                                                      |    1   |
|                                                      tmp_25_reg_2224                                                      |   52   |
|                                                       tmp_3_reg_2351                                                      |   67   |
|                                                       tmp_4_reg_2409                                                      |   86   |
|                                                       tmp_5_reg_2414                                                      |    6   |
|                                                       tmp_6_reg_2435                                                      |   87   |
|                                                       tmp_7_reg_2441                                                      |   81   |
|                                                       tmp_8_reg_2446                                                      |    6   |
|                                                       tmp_9_reg_2319                                                      |    1   |
|                                                  trunc_ln1199_2_reg_2846                                                  |   56   |
|                                                   trunc_ln1199_reg_2841                                                   |   57   |
|                                                    trunc_ln183_reg_2877                                                   |   11   |
|                                                     trunc_ln3_reg_2647                                                    |   73   |
|                                                     trunc_ln4_reg_2677                                                    |   59   |
|                                                   trunc_ln666_1_reg_2699                                                  |   59   |
|                                                   trunc_ln666_2_reg_2799                                                  |   36   |
|                                                   trunc_ln666_3_reg_2383                                                  |   76   |
|                                                    trunc_ln666_reg_2314                                                   |   50   |
|                                                   trunc_ln666_s_reg_2762                                                  |   20   |
|                                                      x_is_1_reg_2235                                                      |    1   |
|                                                      x_is_p1_reg_2242                                                     |    1   |
|                                                       z2_V_reg_2339                                                       |   73   |
|                                                       z4_V_reg_2403                                                       |   92   |
|                                                   zext_ln1122_1_reg_2784                                                  |   93   |
|                                                   zext_ln1122_2_reg_2596                                                  |   80   |
|                                                    zext_ln1122_reg_2752                                                   |   79   |
|                                                   zext_ln1123_1_reg_2356                                                  |   79   |
|                                                   zext_ln1123_2_reg_2388                                                  |   89   |
|                                                   zext_ln1123_3_reg_2819                                                  |   100  |
|                                                   zext_ln1123_4_reg_2420                                                  |   98   |
|                                                   zext_ln1123_5_reg_2452                                                  |   93   |
|                                                   zext_ln1123_6_reg_2484                                                  |   88   |
|                                                   zext_ln1123_7_reg_2516                                                  |   83   |
|                                                    zext_ln1123_reg_2324                                                   |   75   |
|                                                   zext_ln1125_1_reg_2361                                                  |   79   |
|                                                   zext_ln1125_2_reg_2393                                                  |   89   |
|                                                   zext_ln1125_3_reg_2757                                                  |   79   |
|                                                   zext_ln1125_4_reg_2789                                                  |   93   |
|                                                   zext_ln1125_5_reg_2824                                                  |   100  |
|                                                   zext_ln1125_6_reg_2425                                                  |   98   |
|                                                   zext_ln1125_7_reg_2457                                                  |   93   |
|                                                   zext_ln1125_8_reg_2489                                                  |   88   |
|                                                   zext_ln1125_9_reg_2521                                                  |   83   |
|                                                    zext_ln1125_reg_2329                                                   |   75   |
|                                                    zext_ln541_reg_2264                                                    |   64   |
|                                                    zext_ln691_reg_2296                                                    |   54   |
+---------------------------------------------------------------------------------------------------------------------------+--------+
|                                                           Total                                                           |  6755  |
+---------------------------------------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_403 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_416 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_429 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_442 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_455 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_468 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_481 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_494 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_507 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_520 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_520 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_545 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_558 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_751    |  p0  |   2  |  54  |   108  ||    9    |
|     grp_fu_751    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_793    |  p0  |   2  |  71  |   142  ||    9    |
|     grp_fu_793    |  p1  |   2  |   4  |    8   ||    9    |
|     grp_fu_890    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_890    |  p1  |   2  |  73  |   146  ||    9    |
|     grp_fu_973    |  p0  |   2  |  83  |   166  ||    9    |
|     grp_fu_973    |  p1  |   2  |   6  |   12   ||    9    |
|    grp_fu_1062    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_1062    |  p1  |   2  |  92  |   184  ||    9    |
|    grp_fu_1153    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_1153    |  p1  |   2  |  87  |   174  ||    9    |
|    grp_fu_1240    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_1240    |  p1  |   2  |  82  |   164  ||    9    |
|    grp_fu_1327    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_1327    |  p1  |   2  |  77  |   154  ||    9    |
|    grp_fu_1336    |  p0  |   2  |  12  |   24   ||    9    |
|    grp_fu_1438    |  p0  |   2  |  40  |   80   ||    9    |
|    grp_fu_1438    |  p1  |   2  |  40  |   80   ||    9    |
|    grp_fu_1674    |  p0  |   2  |  13  |   26   ||    9    |
|    grp_fu_1786    |  p0  |   2  |  43  |   86   ||    9    |
|    grp_fu_1786    |  p1  |   2  |  36  |   72   ||    9    |
|    grp_fu_1852    |  p0  |   2  |  49  |   98   ||    9    |
|    grp_fu_1852    |  p1  |   2  |  44  |   88   ||    9    |
|    grp_fu_1930    |  p0  |   2  |  50  |   100  ||    9    |
|    grp_fu_1930    |  p1  |   2  |  50  |   100  ||    9    |
|    grp_fu_2213    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_2213    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2298  ||  65.108 ||   369   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   45   |    -   |  5494  |  7289  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   65   |    -   |   369  |
|  Register |    -   |    -   |  6755  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   45   |   65   |  12249 |  7658  |
+-----------+--------+--------+--------+--------+
