// Seed: 3317045724
module module_0 ();
  assign id_1[1] = 1;
  uwire id_2, id_3, id_4 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output tri0 id_2,
    input supply1 id_3,
    output wand id_4,
    input wor id_5,
    output wire id_6,
    input uwire id_7,
    output wire id_8
);
  assign id_2 = id_3 == 1;
  wire id_10;
  wire id_11 = id_10;
  wire id_12;
  wire id_13;
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
