[1] EEMBC, Embedded Microprocessor Benchmark Consortium.
http://www.eembc.org.

[2] International Technology Roadmap for  Semi-
conductors 2.0 2015 Edition Executive Report.
http://www.semiconductors.org/main/2015_international_-
technology_roadmap_for_semiconductors_itrs/.

[3] Microcontroller Sales Regain Momentum After Slump.
www.icinsights.com/news/bulletins/Microcontroller-Sales-
Regian-Momentum-A fter-Slump.

[4] Intel corporation: Intel pentium 4 processor in the 423-pin
package thermal design guidelines, 2000.

[5] Battery energy. http://www.allaboutbatteries.com/Battery-
Energy.html, 2015.

[6] ARM. ARM mbed IoT Device Platform. URL https:
//waw mbed.com/en/.

[7] H. Blodget, M. Ballve, T. Danova, C. Smith, J. Heggestuen,
M. Hoelzel, E. Adler, C. Weissman, H. King, N. Quah,
J. Greenough, and J. Smith. The internet of everything: 2015.
BI Intelligence, 2014.

[8] J. Borgeson. Ultra-low-power pioneers: TI slashes total MCU
power by 50 percent with new “Wolverine” MCU platform.
Texas Instruments White Paper, 2012. URL http://www.
ti.com/lit/wp/slay019a/slay019a.pdf.

[9] R. E. Bryant. Symbolic Simulation — Techniques and Appli-
cations. In Proceedings of the 27th ACM/IEEE Design Au-
tomation Conference, pages 517-521. ACM, 1991.

[10] I. Buchmann. The Secrets of Battery Runtime. Battery
University, 2016.

[11] C. Cadar and K. Sen. Symbolic execution for software test-
ing: Three decades later. Commun. ACM, 56(2):82-90, Feb.
2013. ISSN 0001-0782. doi: 10.1145/2408776.2408795.
URL http: //doi.acm. org/10.1145/2408776 . 2408795.

[12] Cadence. Encounter Digital Implementation User Guide.
URL http: //www.cadence.com/.

[13] B. Calhoun, S. Khanna, Y. Zhang, J. Ryan, and B. Otis. Sys-
tem design principles combining sub-threshold circuit and
architectures with energy scavenging mechanisms. In Cir-
cuits and Systems (ISCAS), Proceedings of 2010 IEEE In-
ternational Symposium on, pages 269-272, May 2010. doi:
10.1109/ISCAS.2010.5537887.

[14] H. Cherupalli, R. Kumar, and J. Sartori. Exploiting dynamic
timing slack for energy efficiency in ultra-low-power embed-
ded systems. In Computer Architecture (ISCA), 2016 43th
Annual International Symposium on. TEEE, 2016.

[15] C. Compiling. Cloud Compiling. URL http://www.
cloudcompiling.com/.

[16] A. Dunkels, J. Eriksson, N. Finne, F. Osterlind, N. Tsiftes,
J. Abeillé, and M. Durvy. Low-Power IPv6 for the internet
of things. In Networked Sensing Systems (INSS), 2012 Ninth
International Conference on, pages 1-6. IEEE, 2012.

[17] D. Evans. The internet of things: How the next evolution of
the internet is changing everything. April 2011.

[18] T. Feng, L. C. Wang, K.-T. Cheng, M. Pandey, and M. S.
Abadir. Enhanced symbolic simulation for efficient verifi-
cation of embedded array systems. In Design Automation
Conference, 2003. Proceedings of the ASP-DAC 2003. Asia
and South Pacific, pages 302-307, Jan 2003. doi: 10.1109/
ASPDAC.2003.1195032.

[19] K. Furset and P. Hoffman. High pulse drain impact on CR2032
coin cell battery capacity. Nordic Semiconductor and Ener-
gizer, 2011.

[20] O. Girard. OpenMSP430 project. available at opencores.org,
2013.

[21] K. Hamaguchi. Symbolic simulation heuristics for high-level
design descriptions with uninterpreted functions. In High-
Level Design Validation and Test Workshop, 2001. Proceed-
ings. Sixth IEEE International, pages 25-30, 2001.

[22] M. S. Hsiao. Peak power estimation using genetic spot op-
timization for large vlsi circuits. In Proceedings of the con-
ference on Design, automation and test in Europe, page 38.
ACM, 1999.

[23] M. S. Hsiao, E. M. Rudnick, and J. H. Patel. K2: an estimator
for peak sustainable power of visi circuits. In Low Power Elec-
tronics and Design, 1997. Proceedings., 1997 International
Symposium on, pages 178-183. IEEE.

[24] N. Instruments. Compile Faster with the LabVIEW FPGA
Compile Cloud Service. URL http://www.ni.com/
white-paper/52328/en/.

[25] T. Instruments. eZ430-RF2500-SEH Solar Energy Harvesting
Development Tool User’s Guide. 2013.

[26] P. Jain and G. Gopalakrishnan. Efficient symbolic simulation-
based verification using the parametric form of boolean ex-
pressions. IEEE Transactions on Computer-Aided Design of
Integrated Circuits and Systems, 13(8):1005-1015, Aug 1994.
ISSN 0278-0070. doi: 10.1109/43.298036.

[27] R. Jayaseelan, T. Mitra, and X. Li. Estimating the worst-
case energy consumption of embedded software. In 12th
IEEE Real-Time and Embedded Technology and Applications
Symposium (RTAS’06), pages 81-90. IEEE, 2006.

[28] Y. Kim, L. K. John, S. Pant, S$. Manne, M. Schulte, W. L.
Bircher, and M. S. S. Govindan. Audit: Stress testing the
automatic way. In Proceedings of the 2012 45th Annual
IEEE/ACM International Symposium on Microarchitecture,
MICRO-45, pages 212-223, Washington, DC, USA, 2012.
IEEE Computer Society. ISBN 978-0-7695-4924-8. doi:
10.1109/MICRO.2012.28. URL http://dx.doi.org/10.
1109/MICRO.2012.28.

[29] A. Kolbi, J. Kukula, and R. Damiano. Symbolic RTL simu-
lation. In Design Automation Conference, 2001. Proceedings,
pages 47-52, 2001. doi: 10.1109/DAC.2001.156106.

[30] V. Kontorinis, A. Shayan, D. M. Tullsen, and R. Kumar.
Reducing peak power with a table-driven adaptive proces-
sor core. In Proceedings of the 42Nd Annual IEEE/ACM
International Symposium on Microarchitecture, MICRO 42,
pages 189-200, New York, NY, USA, 2009. ACM. ISBN
978-1-60558-798-1. doi: 10.1145/1669112.1669137. URL
http: //doi.acm. org/10.1145/1669112.1669137.

[31] L. Liu and S. Vasudevan. Efficient validation input generation
in RTL by hybridized source code analysis. In Design, Au-
tomation Test in Europe Conference Exhibition (DATE), 2011,
pages 1-6, March 2011. doi: 10.1109/DATE.2011.5763253.

[32] M. Magno, L. Benini, C. Spagnol, and E. Popovici. Wearable
low power dry surface wireless sensor node for healthcare
monitoring application. In Wireless and Mobile Computing,
Networking and Communications (WiMob), 2013 IEEE 9th
International Conference on, pages 189-195. IEEE, 2013.

[33] J. Morse, S. Kerrison, and K. Eder. On the infeasibility
of analysing worst-case dynamic energy. arXiv preprint
arXiv: 1603.02580, 2016.

[34] K. Najeeb, V. Vardhan, R. Konda, S. Kumar, S. Hari, V. Ka-
makoti, and V. M. Vedula. Power virus generation using be-
havioral models of circuits. In VLSI Test Symposium, 2007.
25th IEEE, pages 35-42, May 2007. doi: 10.1109/VTS.2007.
49.
[35] J. A. Paradiso and T. Starner. Energy scavenging for mobile
and wireless electronics. IEEE Pervasive Computing, 4(1):
18-27, Jan 2005. doi: 10.1109/MPRV.2005.9.

[36] C. Park, P. H. Chou, Y. Bai, R. Matthews, and A. Hibbs. An
ultra-wearable, wireless, low power ECG monitoring system.
In Biomedical Circuits and Systems Conference, 2006. Bio-
CAS 2006. IEEE, pages 241-244. TEEE, 2006.

[37] G. Press. Internet of Things By The Numbers: Market Esti-
mates And Forecasts. Forbes, 2014.

[38] S. Sambamurthy, S. Gurumurthy, R. Vemu, and J. A. Abra-
ham. Functionally valid gate-level peak power estimation for
processors. In Quality of Electronic Design, 2009. ISQED
2009. Quality Electronic Design, pages 753-758. IEEE, 2009.

[39] J. Sartori and R. Kumar. Distributed peak power management
for many-core architectures. In Design, Automation Test in
Europe Conference Exhibition, 2009. DATE ’09., pages 1556—
1559, April 2009. doi: 10.1109/DATE.2009.5090910.

[40] K. Seth, A. Anantaraman, F. Mueller, and E. Rotenberg. Fast:
Frequency-aware static timing analysis. ACM Transactions on
Embedded Computing Systems (TECS), 5(1):200-224, 2006.

[41] Synopsys. Design Compiler User Guide, . URL http:
//woa.synopsys.com/.

[42] Synopsys. PrimeTime User Guide, .
synopsys.com/.

[43] R. Tessier, D. Jasinski, A. Maheshwari, A. Natarajan, W. Xu,
and W. Burleson. An energy-aware active smart card. Very

Large Scale Integration (VLSI) Systems, IEEE Transactions
on, 13(10):1190-1199, 2005.

URL http://www.

[44] P. Wagemann, T. Distler, T. Hénig, H. Janker, R. Kapitza,
and W. Schréder-Preikschat. Worst-case energy consumption
analysis for energy-constrained embedded systems. In 20/5
27th Euromicro Conference on Real-Time Systems, pages
105-114. TEEE, 2015.

[45] C.-Y. Wang and K. Roy. Maximum power estimation for cmos
circuits using deterministic and statistical approaches. Very
Large Scale Integration (VLSI) Systems, IEEE Transactions
on, 6(1):134-140, 1998.

[46] Wikipedia. List of wireless sensor nodes, 2016.
URL https: //en.wikipedia.org/wiki/List_of_
wireless_sensor_nodes. [Online; accessed 7-April-
2016].

[47] R. Yu and T. Watteyne. Reliable, Low Power Wireless Sensor
Networks for the Internet of Things: Making Wireless Sen-
sors as Accessible as Web Servers. Linear Technology, 2013.
URL http://cds.linear.com/docs/en/white-paper/
wp003 .pdf.

[48] B. Zhai, S. Pant, L. Nazhandali, S. Hanson, J. Olson,
A. Reeves, M. Minuth, R. Helfand, T. Austin, D. Sylvester,
et al. Energy-efficient subthreshold processor design. Very
Large Scale Integration (VLSI) Systems, IEEE Transactions
on, 17(8):1127-1137, 2009.

[49] Y. Zhang, Z. Chen, and J. Wang. Speculative symbolic execu-
tion. In Software Reliability Engineering (ISSRE), 2012 IEEE
23rd International Symposium on, pages 101-110, 2012. doi:
10.1109/ISSRE.2012.8.