{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606988404268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606988404268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 11:40:04 2020 " "Processing started: Thu Dec 03 11:40:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606988404268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606988404268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606988404268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606988404674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606988404674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/clock_my/clock_my.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/clock_my/clock_my.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_my " "Found entity 1: clock_my" {  } { { "hw/clock_my/clock_my.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab4/hw/clock_my/clock_my.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606988410722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606988410722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/clock_my/counter_my.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/clock_my/counter_my.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_my " "Found entity 1: counter_my" {  } { { "hw/clock_my/counter_my.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab4/hw/clock_my/counter_my.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606988410723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606988410723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/dec_7seg_demo_1/dec_7seg_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/dec_7seg_demo_1/dec_7seg_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg_demo_1 " "Found entity 1: dec_7seg_demo_1" {  } { { "hw/dec_7seg_demo_1/dec_7seg_demo.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab4/hw/dec_7seg_demo_1/dec_7seg_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606988410725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606988410725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/dec_7seg_demo_1/const_div.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/dec_7seg_demo_1/const_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 const_div " "Found entity 1: const_div" {  } { { "hw/dec_7seg_demo_1/const_div.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab4/hw/dec_7seg_demo_1/const_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606988410726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606988410726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/dec_7seg_demo_0/dec_7seg_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/dec_7seg_demo_0/dec_7seg_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg_demo_0 " "Found entity 1: dec_7seg_demo_0" {  } { { "hw/dec_7seg_demo_0/dec_7seg_demo.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab4/hw/dec_7seg_demo_0/dec_7seg_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606988410728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606988410728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/clock/dec_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/clock/dec_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "hw/clock/dec_7seg.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab4/hw/clock/dec_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606988410729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606988410729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/clock/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/clock/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "hw/clock/counter.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab4/hw/clock/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606988410731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606988410731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/clock/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/clock/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "hw/clock/clock.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab4/hw/clock/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606988410732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606988410732 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606988410762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:freq_div " "Elaborating entity \"counter\" for hierarchy \"counter:freq_div\"" {  } { { "hw/clock/clock.v" "freq_div" { Text "C:/Users/don/Documents/KPI/Circuitry/lab4/hw/clock/clock.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606988410763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:sec_0 " "Elaborating entity \"counter\" for hierarchy \"counter:sec_0\"" {  } { { "hw/clock/clock.v" "sec_0" { Text "C:/Users/don/Documents/KPI/Circuitry/lab4/hw/clock/clock.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606988410764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:sec_1 " "Elaborating entity \"counter\" for hierarchy \"counter:sec_1\"" {  } { { "hw/clock/clock.v" "sec_1" { Text "C:/Users/don/Documents/KPI/Circuitry/lab4/hw/clock/clock.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606988410765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg dec_7seg:dec_sec_0 " "Elaborating entity \"dec_7seg\" for hierarchy \"dec_7seg:dec_sec_0\"" {  } { { "hw/clock/clock.v" "dec_sec_0" { Text "C:/Users/don/Documents/KPI/Circuitry/lab4/hw/clock/clock.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606988410767 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606988411250 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606988411637 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606988411637 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "hw/clock/clock.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab4/hw/clock/clock.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606988411703 "|clock|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606988411703 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606988411703 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606988411703 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606988411703 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606988411703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606988411731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 11:40:11 2020 " "Processing ended: Thu Dec 03 11:40:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606988411731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606988411731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606988411731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606988411731 ""}
