#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x241a340 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x241a4d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x240b2d0 .functor NOT 1, L_0x24799d0, C4<0>, C4<0>, C4<0>;
L_0x24797b0 .functor XOR 2, L_0x2479670, L_0x2479710, C4<00>, C4<00>;
L_0x24798c0 .functor XOR 2, L_0x24797b0, L_0x2479820, C4<00>, C4<00>;
v0x24707c0_0 .net *"_ivl_10", 1 0, L_0x2479820;  1 drivers
v0x24708c0_0 .net *"_ivl_12", 1 0, L_0x24798c0;  1 drivers
v0x24709a0_0 .net *"_ivl_2", 1 0, L_0x2473b80;  1 drivers
v0x2470a60_0 .net *"_ivl_4", 1 0, L_0x2479670;  1 drivers
v0x2470b40_0 .net *"_ivl_6", 1 0, L_0x2479710;  1 drivers
v0x2470c70_0 .net *"_ivl_8", 1 0, L_0x24797b0;  1 drivers
v0x2470d50_0 .net "a", 0 0, v0x246af40_0;  1 drivers
v0x2470df0_0 .net "b", 0 0, v0x246afe0_0;  1 drivers
v0x2470e90_0 .net "c", 0 0, v0x246b080_0;  1 drivers
v0x2470f30_0 .var "clk", 0 0;
v0x2470fd0_0 .net "d", 0 0, v0x246b1c0_0;  1 drivers
v0x2471070_0 .net "out_pos_dut", 0 0, L_0x24792b0;  1 drivers
v0x2471110_0 .net "out_pos_ref", 0 0, L_0x2472640;  1 drivers
v0x24711b0_0 .net "out_sop_dut", 0 0, L_0x24735a0;  1 drivers
v0x2471250_0 .net "out_sop_ref", 0 0, L_0x24456f0;  1 drivers
v0x24712f0_0 .var/2u "stats1", 223 0;
v0x2471390_0 .var/2u "strobe", 0 0;
v0x2471430_0 .net "tb_match", 0 0, L_0x24799d0;  1 drivers
v0x2471500_0 .net "tb_mismatch", 0 0, L_0x240b2d0;  1 drivers
v0x24715a0_0 .net "wavedrom_enable", 0 0, v0x246b490_0;  1 drivers
v0x2471670_0 .net "wavedrom_title", 511 0, v0x246b530_0;  1 drivers
L_0x2473b80 .concat [ 1 1 0 0], L_0x2472640, L_0x24456f0;
L_0x2479670 .concat [ 1 1 0 0], L_0x2472640, L_0x24456f0;
L_0x2479710 .concat [ 1 1 0 0], L_0x24792b0, L_0x24735a0;
L_0x2479820 .concat [ 1 1 0 0], L_0x2472640, L_0x24456f0;
L_0x24799d0 .cmp/eeq 2, L_0x2473b80, L_0x24798c0;
S_0x241a660 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x241a4d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x240b6b0 .functor AND 1, v0x246b080_0, v0x246b1c0_0, C4<1>, C4<1>;
L_0x240ba90 .functor NOT 1, v0x246af40_0, C4<0>, C4<0>, C4<0>;
L_0x240be70 .functor NOT 1, v0x246afe0_0, C4<0>, C4<0>, C4<0>;
L_0x240c0f0 .functor AND 1, L_0x240ba90, L_0x240be70, C4<1>, C4<1>;
L_0x2424fe0 .functor AND 1, L_0x240c0f0, v0x246b080_0, C4<1>, C4<1>;
L_0x24456f0 .functor OR 1, L_0x240b6b0, L_0x2424fe0, C4<0>, C4<0>;
L_0x2471ac0 .functor NOT 1, v0x246afe0_0, C4<0>, C4<0>, C4<0>;
L_0x2471b30 .functor OR 1, L_0x2471ac0, v0x246b1c0_0, C4<0>, C4<0>;
L_0x2471c40 .functor AND 1, v0x246b080_0, L_0x2471b30, C4<1>, C4<1>;
L_0x2471d00 .functor NOT 1, v0x246af40_0, C4<0>, C4<0>, C4<0>;
L_0x2471dd0 .functor OR 1, L_0x2471d00, v0x246afe0_0, C4<0>, C4<0>;
L_0x2471e40 .functor AND 1, L_0x2471c40, L_0x2471dd0, C4<1>, C4<1>;
L_0x2471fc0 .functor NOT 1, v0x246afe0_0, C4<0>, C4<0>, C4<0>;
L_0x2472030 .functor OR 1, L_0x2471fc0, v0x246b1c0_0, C4<0>, C4<0>;
L_0x2471f50 .functor AND 1, v0x246b080_0, L_0x2472030, C4<1>, C4<1>;
L_0x24721c0 .functor NOT 1, v0x246af40_0, C4<0>, C4<0>, C4<0>;
L_0x24722c0 .functor OR 1, L_0x24721c0, v0x246b1c0_0, C4<0>, C4<0>;
L_0x2472380 .functor AND 1, L_0x2471f50, L_0x24722c0, C4<1>, C4<1>;
L_0x2472530 .functor XNOR 1, L_0x2471e40, L_0x2472380, C4<0>, C4<0>;
v0x240ac00_0 .net *"_ivl_0", 0 0, L_0x240b6b0;  1 drivers
v0x240b000_0 .net *"_ivl_12", 0 0, L_0x2471ac0;  1 drivers
v0x240b3e0_0 .net *"_ivl_14", 0 0, L_0x2471b30;  1 drivers
v0x240b7c0_0 .net *"_ivl_16", 0 0, L_0x2471c40;  1 drivers
v0x240bba0_0 .net *"_ivl_18", 0 0, L_0x2471d00;  1 drivers
v0x240bf80_0 .net *"_ivl_2", 0 0, L_0x240ba90;  1 drivers
v0x240c200_0 .net *"_ivl_20", 0 0, L_0x2471dd0;  1 drivers
v0x24694b0_0 .net *"_ivl_24", 0 0, L_0x2471fc0;  1 drivers
v0x2469590_0 .net *"_ivl_26", 0 0, L_0x2472030;  1 drivers
v0x2469670_0 .net *"_ivl_28", 0 0, L_0x2471f50;  1 drivers
v0x2469750_0 .net *"_ivl_30", 0 0, L_0x24721c0;  1 drivers
v0x2469830_0 .net *"_ivl_32", 0 0, L_0x24722c0;  1 drivers
v0x2469910_0 .net *"_ivl_36", 0 0, L_0x2472530;  1 drivers
L_0x7ff53ed45018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x24699d0_0 .net *"_ivl_38", 0 0, L_0x7ff53ed45018;  1 drivers
v0x2469ab0_0 .net *"_ivl_4", 0 0, L_0x240be70;  1 drivers
v0x2469b90_0 .net *"_ivl_6", 0 0, L_0x240c0f0;  1 drivers
v0x2469c70_0 .net *"_ivl_8", 0 0, L_0x2424fe0;  1 drivers
v0x2469d50_0 .net "a", 0 0, v0x246af40_0;  alias, 1 drivers
v0x2469e10_0 .net "b", 0 0, v0x246afe0_0;  alias, 1 drivers
v0x2469ed0_0 .net "c", 0 0, v0x246b080_0;  alias, 1 drivers
v0x2469f90_0 .net "d", 0 0, v0x246b1c0_0;  alias, 1 drivers
v0x246a050_0 .net "out_pos", 0 0, L_0x2472640;  alias, 1 drivers
v0x246a110_0 .net "out_sop", 0 0, L_0x24456f0;  alias, 1 drivers
v0x246a1d0_0 .net "pos0", 0 0, L_0x2471e40;  1 drivers
v0x246a290_0 .net "pos1", 0 0, L_0x2472380;  1 drivers
L_0x2472640 .functor MUXZ 1, L_0x7ff53ed45018, L_0x2471e40, L_0x2472530, C4<>;
S_0x246a410 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x241a4d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x246af40_0 .var "a", 0 0;
v0x246afe0_0 .var "b", 0 0;
v0x246b080_0 .var "c", 0 0;
v0x246b120_0 .net "clk", 0 0, v0x2470f30_0;  1 drivers
v0x246b1c0_0 .var "d", 0 0;
v0x246b2b0_0 .var/2u "fail", 0 0;
v0x246b350_0 .var/2u "fail1", 0 0;
v0x246b3f0_0 .net "tb_match", 0 0, L_0x24799d0;  alias, 1 drivers
v0x246b490_0 .var "wavedrom_enable", 0 0;
v0x246b530_0 .var "wavedrom_title", 511 0;
E_0x2418cb0/0 .event negedge, v0x246b120_0;
E_0x2418cb0/1 .event posedge, v0x246b120_0;
E_0x2418cb0 .event/or E_0x2418cb0/0, E_0x2418cb0/1;
S_0x246a740 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x246a410;
 .timescale -12 -12;
v0x246a980_0 .var/2s "i", 31 0;
E_0x2418b50 .event posedge, v0x246b120_0;
S_0x246aa80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x246a410;
 .timescale -12 -12;
v0x246ac80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x246ad60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x246a410;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x246b710 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x241a4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24727f0 .functor NOT 1, v0x246af40_0, C4<0>, C4<0>, C4<0>;
L_0x2472880 .functor NOT 1, v0x246afe0_0, C4<0>, C4<0>, C4<0>;
L_0x2472a20 .functor AND 1, L_0x24727f0, L_0x2472880, C4<1>, C4<1>;
L_0x2472b30 .functor AND 1, L_0x2472a20, v0x246b080_0, C4<1>, C4<1>;
L_0x2472d30 .functor NOT 1, v0x246b1c0_0, C4<0>, C4<0>, C4<0>;
L_0x2472eb0 .functor AND 1, L_0x2472b30, L_0x2472d30, C4<1>, C4<1>;
L_0x2473000 .functor NOT 1, v0x246af40_0, C4<0>, C4<0>, C4<0>;
L_0x2473180 .functor AND 1, L_0x2473000, v0x246afe0_0, C4<1>, C4<1>;
L_0x2473290 .functor AND 1, L_0x2473180, v0x246b080_0, C4<1>, C4<1>;
L_0x2473350 .functor AND 1, L_0x2473290, v0x246b1c0_0, C4<1>, C4<1>;
L_0x2473470 .functor OR 1, L_0x2472eb0, L_0x2473350, C4<0>, C4<0>;
L_0x2473530 .functor AND 1, v0x246af40_0, v0x246afe0_0, C4<1>, C4<1>;
L_0x2473610 .functor AND 1, L_0x2473530, v0x246b080_0, C4<1>, C4<1>;
L_0x24736d0 .functor AND 1, L_0x2473610, v0x246b1c0_0, C4<1>, C4<1>;
L_0x24735a0 .functor OR 1, L_0x2473470, L_0x24736d0, C4<0>, C4<0>;
L_0x2473900 .functor NOT 1, v0x246af40_0, C4<0>, C4<0>, C4<0>;
L_0x2473a00 .functor NOT 1, v0x246afe0_0, C4<0>, C4<0>, C4<0>;
L_0x2473a70 .functor OR 1, L_0x2473900, L_0x2473a00, C4<0>, C4<0>;
L_0x2473c20 .functor OR 1, L_0x2473a70, v0x246b080_0, C4<0>, C4<0>;
L_0x2473ce0 .functor NOT 1, v0x246b1c0_0, C4<0>, C4<0>, C4<0>;
L_0x2473e00 .functor OR 1, L_0x2473c20, L_0x2473ce0, C4<0>, C4<0>;
L_0x2473f10 .functor NOT 1, v0x246af40_0, C4<0>, C4<0>, C4<0>;
L_0x2474040 .functor OR 1, L_0x2473f10, v0x246afe0_0, C4<0>, C4<0>;
L_0x2474100 .functor NOT 1, v0x246b080_0, C4<0>, C4<0>, C4<0>;
L_0x2474240 .functor OR 1, L_0x2474040, L_0x2474100, C4<0>, C4<0>;
L_0x2474350 .functor NOT 1, v0x246b1c0_0, C4<0>, C4<0>, C4<0>;
L_0x24744a0 .functor OR 1, L_0x2474240, L_0x2474350, C4<0>, C4<0>;
L_0x24745b0 .functor AND 1, L_0x2473e00, L_0x24744a0, C4<1>, C4<1>;
L_0x24747b0 .functor NOT 1, v0x246af40_0, C4<0>, C4<0>, C4<0>;
L_0x2474820 .functor OR 1, L_0x24747b0, v0x246afe0_0, C4<0>, C4<0>;
L_0x24749e0 .functor NOT 1, v0x246b080_0, C4<0>, C4<0>, C4<0>;
L_0x2474a50 .functor OR 1, L_0x2474820, L_0x24749e0, C4<0>, C4<0>;
L_0x2474c70 .functor OR 1, L_0x2474a50, v0x246b1c0_0, C4<0>, C4<0>;
L_0x2474d30 .functor AND 1, L_0x24745b0, L_0x2474c70, C4<1>, C4<1>;
L_0x2474f60 .functor NOT 1, v0x246af40_0, C4<0>, C4<0>, C4<0>;
L_0x2474fd0 .functor OR 1, L_0x2474f60, v0x246afe0_0, C4<0>, C4<0>;
L_0x24751c0 .functor OR 1, L_0x2474fd0, v0x246b080_0, C4<0>, C4<0>;
L_0x2475280 .functor NOT 1, v0x246b1c0_0, C4<0>, C4<0>, C4<0>;
L_0x2475090 .functor OR 1, L_0x24751c0, L_0x2475280, C4<0>, C4<0>;
L_0x2475430 .functor AND 1, L_0x2474d30, L_0x2475090, C4<1>, C4<1>;
L_0x2475690 .functor NOT 1, v0x246af40_0, C4<0>, C4<0>, C4<0>;
L_0x2475700 .functor OR 1, L_0x2475690, v0x246afe0_0, C4<0>, C4<0>;
L_0x2475920 .functor OR 1, L_0x2475700, v0x246b080_0, C4<0>, C4<0>;
L_0x24759e0 .functor OR 1, L_0x2475920, v0x246b1c0_0, C4<0>, C4<0>;
L_0x2475c10 .functor AND 1, L_0x2475430, L_0x24759e0, C4<1>, C4<1>;
L_0x2475d20 .functor NOT 1, v0x246afe0_0, C4<0>, C4<0>, C4<0>;
L_0x2475f10 .functor OR 1, v0x246af40_0, L_0x2475d20, C4<0>, C4<0>;
L_0x2475fd0 .functor NOT 1, v0x246b080_0, C4<0>, C4<0>, C4<0>;
L_0x24763e0 .functor OR 1, L_0x2475f10, L_0x2475fd0, C4<0>, C4<0>;
L_0x24764f0 .functor NOT 1, v0x246b1c0_0, C4<0>, C4<0>, C4<0>;
L_0x2476910 .functor OR 1, L_0x24763e0, L_0x24764f0, C4<0>, C4<0>;
L_0x2476a20 .functor AND 1, L_0x2475c10, L_0x2476910, C4<1>, C4<1>;
L_0x2476ce0 .functor NOT 1, v0x246afe0_0, C4<0>, C4<0>, C4<0>;
L_0x2476d50 .functor OR 1, v0x246af40_0, L_0x2476ce0, C4<0>, C4<0>;
L_0x24771e0 .functor OR 1, L_0x2476d50, v0x246b080_0, C4<0>, C4<0>;
L_0x24772a0 .functor NOT 1, v0x246b1c0_0, C4<0>, C4<0>, C4<0>;
L_0x24774e0 .functor OR 1, L_0x24771e0, L_0x24772a0, C4<0>, C4<0>;
L_0x24775f0 .functor AND 1, L_0x2476a20, L_0x24774e0, C4<1>, C4<1>;
L_0x24778e0 .functor OR 1, v0x246af40_0, v0x246afe0_0, C4<0>, C4<0>;
L_0x2477950 .functor OR 1, L_0x24778e0, v0x246b080_0, C4<0>, C4<0>;
L_0x2477c00 .functor NOT 1, v0x246b1c0_0, C4<0>, C4<0>, C4<0>;
L_0x2477c70 .functor OR 1, L_0x2477950, L_0x2477c00, C4<0>, C4<0>;
L_0x2477f80 .functor AND 1, L_0x24775f0, L_0x2477c70, C4<1>, C4<1>;
L_0x2478090 .functor OR 1, v0x246af40_0, v0x246afe0_0, C4<0>, C4<0>;
L_0x2478310 .functor NOT 1, v0x246b080_0, C4<0>, C4<0>, C4<0>;
L_0x2478380 .functor OR 1, L_0x2478090, L_0x2478310, C4<0>, C4<0>;
L_0x24786b0 .functor OR 1, L_0x2478380, v0x246b1c0_0, C4<0>, C4<0>;
L_0x2478770 .functor AND 1, L_0x2477f80, L_0x24786b0, C4<1>, C4<1>;
L_0x2478ab0 .functor OR 1, v0x246af40_0, v0x246afe0_0, C4<0>, C4<0>;
L_0x2478b20 .functor NOT 1, v0x246b080_0, C4<0>, C4<0>, C4<0>;
L_0x2478dd0 .functor OR 1, L_0x2478ab0, L_0x2478b20, C4<0>, C4<0>;
L_0x2478ee0 .functor NOT 1, v0x246b1c0_0, C4<0>, C4<0>, C4<0>;
L_0x24791a0 .functor OR 1, L_0x2478dd0, L_0x2478ee0, C4<0>, C4<0>;
L_0x24792b0 .functor AND 1, L_0x2478770, L_0x24791a0, C4<1>, C4<1>;
v0x246b8d0_0 .net *"_ivl_0", 0 0, L_0x24727f0;  1 drivers
v0x246b9b0_0 .net *"_ivl_10", 0 0, L_0x2472eb0;  1 drivers
v0x246ba90_0 .net *"_ivl_100", 0 0, L_0x2476910;  1 drivers
v0x246bb80_0 .net *"_ivl_102", 0 0, L_0x2476a20;  1 drivers
v0x246bc60_0 .net *"_ivl_104", 0 0, L_0x2476ce0;  1 drivers
v0x246bd90_0 .net *"_ivl_106", 0 0, L_0x2476d50;  1 drivers
v0x246be70_0 .net *"_ivl_108", 0 0, L_0x24771e0;  1 drivers
v0x246bf50_0 .net *"_ivl_110", 0 0, L_0x24772a0;  1 drivers
v0x246c030_0 .net *"_ivl_112", 0 0, L_0x24774e0;  1 drivers
v0x246c1a0_0 .net *"_ivl_114", 0 0, L_0x24775f0;  1 drivers
v0x246c280_0 .net *"_ivl_116", 0 0, L_0x24778e0;  1 drivers
v0x246c360_0 .net *"_ivl_118", 0 0, L_0x2477950;  1 drivers
v0x246c440_0 .net *"_ivl_12", 0 0, L_0x2473000;  1 drivers
v0x246c520_0 .net *"_ivl_120", 0 0, L_0x2477c00;  1 drivers
v0x246c600_0 .net *"_ivl_122", 0 0, L_0x2477c70;  1 drivers
v0x246c6e0_0 .net *"_ivl_124", 0 0, L_0x2477f80;  1 drivers
v0x246c7c0_0 .net *"_ivl_126", 0 0, L_0x2478090;  1 drivers
v0x246c9b0_0 .net *"_ivl_128", 0 0, L_0x2478310;  1 drivers
v0x246ca90_0 .net *"_ivl_130", 0 0, L_0x2478380;  1 drivers
v0x246cb70_0 .net *"_ivl_132", 0 0, L_0x24786b0;  1 drivers
v0x246cc50_0 .net *"_ivl_134", 0 0, L_0x2478770;  1 drivers
v0x246cd30_0 .net *"_ivl_136", 0 0, L_0x2478ab0;  1 drivers
v0x246ce10_0 .net *"_ivl_138", 0 0, L_0x2478b20;  1 drivers
v0x246cef0_0 .net *"_ivl_14", 0 0, L_0x2473180;  1 drivers
v0x246cfd0_0 .net *"_ivl_140", 0 0, L_0x2478dd0;  1 drivers
v0x246d0b0_0 .net *"_ivl_142", 0 0, L_0x2478ee0;  1 drivers
v0x246d190_0 .net *"_ivl_144", 0 0, L_0x24791a0;  1 drivers
v0x246d270_0 .net *"_ivl_16", 0 0, L_0x2473290;  1 drivers
v0x246d350_0 .net *"_ivl_18", 0 0, L_0x2473350;  1 drivers
v0x246d430_0 .net *"_ivl_2", 0 0, L_0x2472880;  1 drivers
v0x246d510_0 .net *"_ivl_20", 0 0, L_0x2473470;  1 drivers
v0x246d5f0_0 .net *"_ivl_22", 0 0, L_0x2473530;  1 drivers
v0x246d6d0_0 .net *"_ivl_24", 0 0, L_0x2473610;  1 drivers
v0x246d9c0_0 .net *"_ivl_26", 0 0, L_0x24736d0;  1 drivers
v0x246daa0_0 .net *"_ivl_30", 0 0, L_0x2473900;  1 drivers
v0x246db80_0 .net *"_ivl_32", 0 0, L_0x2473a00;  1 drivers
v0x246dc60_0 .net *"_ivl_34", 0 0, L_0x2473a70;  1 drivers
v0x246dd40_0 .net *"_ivl_36", 0 0, L_0x2473c20;  1 drivers
v0x246de20_0 .net *"_ivl_38", 0 0, L_0x2473ce0;  1 drivers
v0x246df00_0 .net *"_ivl_4", 0 0, L_0x2472a20;  1 drivers
v0x246dfe0_0 .net *"_ivl_40", 0 0, L_0x2473e00;  1 drivers
v0x246e0c0_0 .net *"_ivl_42", 0 0, L_0x2473f10;  1 drivers
v0x246e1a0_0 .net *"_ivl_44", 0 0, L_0x2474040;  1 drivers
v0x246e280_0 .net *"_ivl_46", 0 0, L_0x2474100;  1 drivers
v0x246e360_0 .net *"_ivl_48", 0 0, L_0x2474240;  1 drivers
v0x246e440_0 .net *"_ivl_50", 0 0, L_0x2474350;  1 drivers
v0x246e520_0 .net *"_ivl_52", 0 0, L_0x24744a0;  1 drivers
v0x246e600_0 .net *"_ivl_54", 0 0, L_0x24745b0;  1 drivers
v0x246e6e0_0 .net *"_ivl_56", 0 0, L_0x24747b0;  1 drivers
v0x246e7c0_0 .net *"_ivl_58", 0 0, L_0x2474820;  1 drivers
v0x246e8a0_0 .net *"_ivl_6", 0 0, L_0x2472b30;  1 drivers
v0x246e980_0 .net *"_ivl_60", 0 0, L_0x24749e0;  1 drivers
v0x246ea60_0 .net *"_ivl_62", 0 0, L_0x2474a50;  1 drivers
v0x246eb40_0 .net *"_ivl_64", 0 0, L_0x2474c70;  1 drivers
v0x246ec20_0 .net *"_ivl_66", 0 0, L_0x2474d30;  1 drivers
v0x246ed00_0 .net *"_ivl_68", 0 0, L_0x2474f60;  1 drivers
v0x246ede0_0 .net *"_ivl_70", 0 0, L_0x2474fd0;  1 drivers
v0x246eec0_0 .net *"_ivl_72", 0 0, L_0x24751c0;  1 drivers
v0x246efa0_0 .net *"_ivl_74", 0 0, L_0x2475280;  1 drivers
v0x246f080_0 .net *"_ivl_76", 0 0, L_0x2475090;  1 drivers
v0x246f160_0 .net *"_ivl_78", 0 0, L_0x2475430;  1 drivers
v0x246f240_0 .net *"_ivl_8", 0 0, L_0x2472d30;  1 drivers
v0x246f320_0 .net *"_ivl_80", 0 0, L_0x2475690;  1 drivers
v0x246f400_0 .net *"_ivl_82", 0 0, L_0x2475700;  1 drivers
v0x246f4e0_0 .net *"_ivl_84", 0 0, L_0x2475920;  1 drivers
v0x246f9d0_0 .net *"_ivl_86", 0 0, L_0x24759e0;  1 drivers
v0x246fab0_0 .net *"_ivl_88", 0 0, L_0x2475c10;  1 drivers
v0x246fb90_0 .net *"_ivl_90", 0 0, L_0x2475d20;  1 drivers
v0x246fc70_0 .net *"_ivl_92", 0 0, L_0x2475f10;  1 drivers
v0x246fd50_0 .net *"_ivl_94", 0 0, L_0x2475fd0;  1 drivers
v0x246fe30_0 .net *"_ivl_96", 0 0, L_0x24763e0;  1 drivers
v0x246ff10_0 .net *"_ivl_98", 0 0, L_0x24764f0;  1 drivers
v0x246fff0_0 .net "a", 0 0, v0x246af40_0;  alias, 1 drivers
v0x2470090_0 .net "b", 0 0, v0x246afe0_0;  alias, 1 drivers
v0x2470180_0 .net "c", 0 0, v0x246b080_0;  alias, 1 drivers
v0x2470270_0 .net "d", 0 0, v0x246b1c0_0;  alias, 1 drivers
v0x2470360_0 .net "out_pos", 0 0, L_0x24792b0;  alias, 1 drivers
v0x2470420_0 .net "out_sop", 0 0, L_0x24735a0;  alias, 1 drivers
S_0x24705a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x241a4d0;
 .timescale -12 -12;
E_0x24009f0 .event anyedge, v0x2471390_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2471390_0;
    %nor/r;
    %assign/vec4 v0x2471390_0, 0;
    %wait E_0x24009f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x246a410;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246b2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246b350_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x246a410;
T_4 ;
    %wait E_0x2418cb0;
    %load/vec4 v0x246b3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x246b2b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x246a410;
T_5 ;
    %wait E_0x2418b50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246afe0_0, 0;
    %assign/vec4 v0x246af40_0, 0;
    %wait E_0x2418b50;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246afe0_0, 0;
    %assign/vec4 v0x246af40_0, 0;
    %wait E_0x2418b50;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246afe0_0, 0;
    %assign/vec4 v0x246af40_0, 0;
    %wait E_0x2418b50;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246afe0_0, 0;
    %assign/vec4 v0x246af40_0, 0;
    %wait E_0x2418b50;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246afe0_0, 0;
    %assign/vec4 v0x246af40_0, 0;
    %wait E_0x2418b50;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246afe0_0, 0;
    %assign/vec4 v0x246af40_0, 0;
    %wait E_0x2418b50;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246afe0_0, 0;
    %assign/vec4 v0x246af40_0, 0;
    %wait E_0x2418b50;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246afe0_0, 0;
    %assign/vec4 v0x246af40_0, 0;
    %wait E_0x2418b50;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246afe0_0, 0;
    %assign/vec4 v0x246af40_0, 0;
    %wait E_0x2418b50;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246afe0_0, 0;
    %assign/vec4 v0x246af40_0, 0;
    %wait E_0x2418b50;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246afe0_0, 0;
    %assign/vec4 v0x246af40_0, 0;
    %wait E_0x2418b50;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x246b1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246afe0_0, 0;
    %assign/vec4 v0x246af40_0, 0;
    %wait E_0x2418b50;
    %load/vec4 v0x246b2b0_0;
    %store/vec4 v0x246b350_0, 0, 1;
    %fork t_1, S_0x246a740;
    %jmp t_0;
    .scope S_0x246a740;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x246a980_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x246a980_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2418b50;
    %load/vec4 v0x246a980_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x246b1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246afe0_0, 0;
    %assign/vec4 v0x246af40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x246a980_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x246a980_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x246a410;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2418cb0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x246b1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246b080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x246afe0_0, 0;
    %assign/vec4 v0x246af40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x246b2b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x246b350_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x241a4d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2470f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2471390_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x241a4d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2470f30_0;
    %inv;
    %store/vec4 v0x2470f30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x241a4d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x246b120_0, v0x2471500_0, v0x2470d50_0, v0x2470df0_0, v0x2470e90_0, v0x2470fd0_0, v0x2471250_0, v0x24711b0_0, v0x2471110_0, v0x2471070_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x241a4d0;
T_9 ;
    %load/vec4 v0x24712f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x24712f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24712f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x24712f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x24712f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24712f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x24712f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24712f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24712f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24712f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x241a4d0;
T_10 ;
    %wait E_0x2418cb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24712f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24712f0_0, 4, 32;
    %load/vec4 v0x2471430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x24712f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24712f0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24712f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24712f0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2471250_0;
    %load/vec4 v0x2471250_0;
    %load/vec4 v0x24711b0_0;
    %xor;
    %load/vec4 v0x2471250_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x24712f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24712f0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x24712f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24712f0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2471110_0;
    %load/vec4 v0x2471110_0;
    %load/vec4 v0x2471070_0;
    %xor;
    %load/vec4 v0x2471110_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x24712f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24712f0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x24712f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24712f0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter3/response3/top_module.sv";
