
---------- Begin Simulation Statistics ----------
simSeconds                                   0.170715                       # Number of seconds simulated (Second)
simTicks                                 170714767244                       # Number of ticks simulated (Tick)
finalTick                                170714767244                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1557.10                       # Real time elapsed on the host (Second)
hostTickRate                                109636423                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8601400                       # Number of bytes of host memory used (Byte)
simInsts                                    321262526                       # Number of instructions simulated (Count)
simOps                                      330133304                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   206321                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     212018                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           476                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        358644470                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.115100                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.896780                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       428374045                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2217                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      407444022                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 432409                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             98242957                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          52941418                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 515                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           358397015                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.136851                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.281997                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 160617233     44.82%     44.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  77315397     21.57%     66.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  51773517     14.45%     80.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  50954355     14.22%     95.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  15173517      4.23%     99.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2387851      0.67%     99.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    146775      0.04%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     22407      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      5963      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             358397015                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                16630613     99.86%     99.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   8779      0.05%     99.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                     243      0.00%     99.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                  3613      0.02%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     5      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 1      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    1      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                  10425      0.06%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      5      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     80      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                   227      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                  347      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       261730      0.06%      0.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     309823120     76.04%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        32964      0.01%     76.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           623      0.00%     76.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         4916      0.00%     76.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp         8893      0.00%     76.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        14691      0.00%     76.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult        23270      0.01%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc         4588      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv         4506      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        21013      0.01%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       735643      0.18%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          128      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          108      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            2      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         3080      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift       267220      0.07%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     72342383     17.76%     94.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     23895144      5.86%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      407444022                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.136067                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            16654339                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.040875                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1183226997                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               523091466                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       381310096                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  7144810                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 3545103                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         3446808                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   420518795                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     3317836                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                  16837037                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1731                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          247455                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       73805735                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      25446855                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      3475827                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       302740                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        535577      0.61%      0.61% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       903043      1.03%      1.64% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          552      0.00%      1.64% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     78594758     89.79%     91.43% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      7493336      8.56%     99.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         6418      0.01%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       87533684                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       139777      0.43%      0.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       507683      1.55%      1.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          108      0.00%      1.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     28669268     87.63%     89.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      3398902     10.39%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         1062      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      32716800                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            9      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         1446      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          102      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      7794414     99.95%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         2254      0.03%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          122      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      7798347                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       395800      0.72%      0.72% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       395360      0.72%      1.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          444      0.00%      1.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     49925488     91.08%     92.52% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      4094434      7.47%     99.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         5356      0.01%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     54816882                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          927      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           93      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      6843107     99.97%     99.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         1178      0.02%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          118      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      6845423                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     48038077     54.88%     54.88% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     38953893     44.50%     99.38% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       535577      0.61%     99.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         6137      0.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     87533684                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch      4363998     55.96%     55.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return      3434340     44.04%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            9      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      7798347                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          78594758                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     30695409                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           7798347                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           6767                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted      4364007                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted       3434340                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             87533684                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              4363774                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                82334401                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.940602                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           10117                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            6970                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               6137                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              833                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       535577      0.61%      0.61% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       903043      1.03%      1.64% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          552      0.00%      1.64% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     78594758     89.79%     91.43% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      7493336      8.56%     99.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         6418      0.01%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     87533684                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       535577     10.30%     10.30% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         3220      0.06%     10.36% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          552      0.01%     10.37% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      4649750     89.43%     99.80% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         3766      0.07%     99.88% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.88% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         6418      0.12%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       5199283                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         1446      0.03%      0.03% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.03% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond      4360074     99.92%     99.95% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         2254      0.05%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total      4363774                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         1446      0.03%      0.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond      4360074     99.92%     99.95% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         2254      0.05%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total      4363774                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         6970                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         6137                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          833                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          224                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         7194                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1043372                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1043368                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             647568                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 395800                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              395800                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        91045931                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1702                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           7794666                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    342903258                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.963817                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.411444                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       200838459     58.57%     58.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        55804901     16.27%     74.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        29068319      8.48%     83.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        12211757      3.56%     86.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        44979822     13.12%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    342903258                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1620                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                395804                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       261707      0.08%      0.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    249966702     75.63%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        31065      0.01%     75.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          380      0.00%     75.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         4859      0.00%     75.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp         8876      0.00%     75.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        13848      0.00%     75.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult        23268      0.01%     75.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc         4586      0.00%     75.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv         4301      0.00%     75.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc        14423      0.00%     75.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     75.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       735611      0.22%     75.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          108      0.00%     75.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           92      0.00%     75.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            2      0.00%     75.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         2557      0.00%     75.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     75.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift       267199      0.08%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     58474761     17.69%     93.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     20681753      6.26%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    330496098                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      44979822                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            321625320                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              330496098                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      321262526                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        330133304                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.115100                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.896780                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           79156514                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         287857901                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         58474761                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        20681753                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts           3436395                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       261707      0.08%      0.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    249966702     75.63%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        31065      0.01%     75.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          380      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         4859      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp         8876      0.00%     75.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt        13848      0.00%     75.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult        23268      0.01%     75.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc         4586      0.00%     75.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv         4301      0.00%     75.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc        14423      0.00%     75.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd       735611      0.22%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          108      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           92      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            2      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         2557      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift       267199      0.08%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     76.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     58474761     17.69%     93.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     20681753      6.26%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    330496098                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     54816882                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     54415282                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       401600                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     49925488                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      4891394                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       395804                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       395800                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       84644874                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          84644874                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      84648431                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         84648431                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      2780861                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         2780861                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      2781140                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        2781140                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  54912010339                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  54912010339                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  54912010339                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  54912010339                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     87425735                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      87425735                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     87429571                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     87429571                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.031808                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.031808                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.031810                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.031810                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 19746.406001                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 19746.406001                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 19744.425070                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 19744.425070                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       526822                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           12                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        47067                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      11.193023                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           12                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1519316                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1519316                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      1725323                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       1725323                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      1725323                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      1725323                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1055538                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1055538                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1055814                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher       765212                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1821026                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  18176016517                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  18176016517                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  18199710845                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher  17609090122                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  35808800967                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.012074                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.012074                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.012076                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.020828                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 17219.670459                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 17219.670459                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 17237.610834                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 23012.041267                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 19664.080011                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1792935                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher       765212                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total       765212                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher  17609090122                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total  17609090122                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 23012.041267                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 23012.041267                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data         1810                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total         1810                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data          280                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total          280                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data      3586184                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total      3586184                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data         2090                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total         2090                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.133971                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.133971                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 12807.800000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 12807.800000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data          277                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total          277                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            3                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            3                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       331772                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       331772                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.001435                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.001435                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 110590.666667                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 110590.666667                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     65273510                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        65273510                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1405854                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1405854                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  26547875648                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  26547875648                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     66679364                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     66679364                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.021084                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.021084                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 18883.807030                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 18883.807030                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       750508                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       750508                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       655346                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       655346                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  10409290332                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  10409290332                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.009828                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.009828                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 15883.655858                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 15883.655858                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data         3557                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total          3557                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data          279                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total          279                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data         3836                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         3836                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.072732                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.072732                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data          276                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total          276                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data     23694328                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total     23694328                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.071950                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.071950                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 85849.014493                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 85849.014493                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data         1616                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total         1616                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.misses::cpu.data            3                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.misses::total            3                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.missLatency::cpu.data        27132                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.missLatency::total        27132                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.accesses::cpu.data         1619                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total         1619                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.missRate::cpu.data     0.001853                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.missRate::total     0.001853                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMissLatency::cpu.data         9044                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMissLatency::total         9044                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.mshrMisses::cpu.data            3                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMisses::total            3                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMissLatency::cpu.data        21420                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissLatency::total        21420                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissRate::cpu.data     0.001853                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.mshrMissRate::total     0.001853                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::cpu.data         7140                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::total         7140                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data        15869                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total        15869                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data       118134                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total       118134                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data   7229188477                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total   7229188477                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data       134003                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total       134003                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.881577                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.881577                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 61194.816708                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 61194.816708                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::cpu.data        27238                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total        27238                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data        90896                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total        90896                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data   3855777461                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total   3855777461                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.678313                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.678313                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 42419.660502                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 42419.660502                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     19355495                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       19355495                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1256873                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1256873                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  21134946214                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  21134946214                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     20612368                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     20612368                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.060977                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.060977                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 16815.498634                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 16815.498634                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       947577                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       947577                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       309296                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       309296                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   3910948724                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   3910948724                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.015005                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.015005                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 12644.679285                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 12644.679285                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses      1055538                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued         2363757                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused          100608                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful          568978                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss          235                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.240709                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.350245                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache      1241473                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR       357011                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB             61                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate           1598545                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified      3325210                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit       571500                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand       183292                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull          272                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage        648654                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage       247389                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           255.978884                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             86568646                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1793191                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              48.276311                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              199444                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   169.213185                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher    86.765700                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.660989                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.338929                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999918                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022           21                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          235                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::1           21                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           68                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          148                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.082031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.917969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          351526311                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         351526311                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                145147537                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              48537485                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 142110510                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              14788765                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                7812718                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             35924204                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  4283                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              469408639                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts              26344614                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           390606985                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                549594                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         64811274                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        69225856                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       23379635                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.089120                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      158665974                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     165447090                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     431466666                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    256136136                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          92605491                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     37910998                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites        66171                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecRegReads       3777404                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites      2559851                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           39495607                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     179306006                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                15632836                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           175                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 166585218                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               2998009                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          358397015                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.440596                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.746548                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                190764051     53.23%     53.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 31268515      8.72%     61.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 23450122      6.54%     68.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 13520843      3.77%     72.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 99393484     27.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                4                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            358397015                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             504906450                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.407819                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           87533684                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.244068                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    171274358                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      166582451                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         166582451                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     166582451                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        166582451                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2767                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2767                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2767                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2767                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    256893867                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    256893867                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    256893867                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    256893867                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    166585218                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     166585218                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    166585218                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    166585218                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000017                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 92842.019154                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 92842.019154                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 92842.019154                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 92842.019154                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1332                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      95.142857                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          577                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           577                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          577                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          577                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2190                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2190                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2190                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2190                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    211863315                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    211863315                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    211863315                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    211863315                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000013                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000013                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000013                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000013                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 96741.239726                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 96741.239726                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 96741.239726                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 96741.239726                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1184                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    166582451                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       166582451                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2767                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2767                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    256893867                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    256893867                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    166585218                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    166585218                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000017                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 92842.019154                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 92842.019154                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          577                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          577                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2190                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2190                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    211863315                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    211863315                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 96741.239726                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 96741.239726                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses         2190                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued               0                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUseful               0                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy             nan                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage               0                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate                 0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           965.959372                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            166584640                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2189                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           76100.794884                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               96628                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   965.959372                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.943320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.943320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1005                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          111                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           82                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          556                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.981445                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          666343061                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         666343061                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   7812718                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   14925448                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1200437                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              428925856                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 73805735                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                25446855                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  2216                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    947171                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   152956                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          17428                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        3764782                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      4656831                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              8421613                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                385579381                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               384756904                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 251323215                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 401669609                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.072809                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.625696                       # Average fanout of values written-back ((Count/Count))
system.cpu.l2bus.transDist::ReadResp          1420685                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::WritebackDirty      2156754                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::CleanEvict         451163                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::HardPFReq          288110                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::HardPFResp              1                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::UpgradeReq          27595                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::SCUpgradeReq            3                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::UpgradeResp         27598                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadExReq          279953                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadExResp         279953                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadCleanReq         2190                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadSharedReq      1418496                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::InvalidateReq        95133                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::InvalidateResp        95133                       # Transaction distribution (Count)
system.cpu.l2bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         5563                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      5435296                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktCount::total              5440859                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port       140096                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    205937024                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.pktSize::total             206077120                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.snoops                       1101909                       # Total snoops (Count)
system.cpu.l2bus.snoopTraffic                40796096                       # Total snoop traffic (Byte)
system.cpu.l2bus.snoopFanout::samples         2925596                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::mean           0.001864                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::stdev          0.043137                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::0               2920142     99.81%     99.81% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::1                  5454      0.19%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::2                     0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::overflows             0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::min_value             0                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::max_value             1                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::total           2925596                       # Request fanout histogram (Count)
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2bus.reqLayer0.occupancy       3324402483                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.reqLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.respLayer0.occupancy         3128267                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.respLayer0.utilization           0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.respLayer1.occupancy      2483805128                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.respLayer1.utilization           0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.snoopLayer0.occupancy           1433                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.snoop_filter.totRequests      3622057                       # Total number of requests made to the snoop filter. (Count)
system.cpu.l2bus.snoop_filter.hitSingleRequests      1826358                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.l2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.l2bus.snoop_filter.totSnoops          5451                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.l2bus.snoop_filter.hitSingleSnoops         5451                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.l2cache.demandHits::cpu.inst            15                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data        836206                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.dcache.prefetcher       613878                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total          1450099                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.inst           15                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data       836206                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.dcache.prefetcher       613878                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total         1450099                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.inst         2175                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data        97496                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.dcache.prefetcher       150869                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total         250540                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst         2175                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data        97496                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.dcache.prefetcher       150869                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total        250540                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.inst    208624610                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data   7087146861                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.dcache.prefetcher  13237275701                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total  20533047172                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst    208624610                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data   7087146861                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.dcache.prefetcher  13237275701                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total  20533047172                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.inst         2190                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data       933702                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.dcache.prefetcher       764747                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total      1700639                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst         2190                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data       933702                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.dcache.prefetcher       764747                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total      1700639                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.inst     0.993151                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.104419                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.dcache.prefetcher     0.197280                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.147321                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.993151                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.104419                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.dcache.prefetcher     0.197280                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.147321                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 95919.360920                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 72691.667976                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 87740.196468                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::total 81955.165530                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 95919.360920                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 72691.667976                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 87740.196468                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::total 81955.165530                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks       386492                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total           386492                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrHits::cpu.inst            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::cpu.data        14767                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::cpu.dcache.prefetcher        68165                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::total        82933                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::cpu.inst            1                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::cpu.data        14767                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::cpu.dcache.prefetcher        68165                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::total        82933                       # number of overall MSHR hits (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst         2174                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data        82729                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.dcache.prefetcher        82704                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total       167607                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst         2174                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data        82729                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.dcache.prefetcher        82704                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.l2cache.prefetcher       287732                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total       455339                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst    199236939                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data   5686267096                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher   6001697019                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total  11887201054                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst    199236939                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data   5686267096                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher   6001697019                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.l2cache.prefetcher  30727332663                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total  42614533717                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.992694                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.088603                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.108146                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.098555                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.992694                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.088603                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.108146                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.267746                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 91645.326127                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 68733.661666                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 72568.400791                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 70923.058428                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 91645.326127                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 68733.661666                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 72568.400791                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.l2cache.prefetcher 106791.502728                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 93588.587222                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.replacements                495004                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks         1415                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total         1415                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.HardPFReq.mshrMisses::cpu.l2cache.prefetcher       287732                       # number of HardPFReq MSHR misses (Count)
system.cpu.l2cache.HardPFReq.mshrMisses::total       287732                       # number of HardPFReq MSHR misses (Count)
system.cpu.l2cache.HardPFReq.mshrMissLatency::cpu.l2cache.prefetcher  30727332663                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq.mshrMissLatency::total  30727332663                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq.mshrMissRate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l2cache.HardPFReq.avgMshrMissLatency::cpu.l2cache.prefetcher 106791.502728                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.HardPFReq.avgMshrMissLatency::total 106791.502728                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.hits::cpu.data        46872                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.hits::cpu.dcache.prefetcher          360                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.hits::total        47232                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.misses::cpu.data        47796                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::cpu.dcache.prefetcher          105                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::total        47901                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.missLatency::cpu.data    705252548                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.missLatency::cpu.dcache.prefetcher      4932312                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.missLatency::total    710184860                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.accesses::cpu.data        94668                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::cpu.dcache.prefetcher          465                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::total        95133                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.missRate::cpu.data     0.504880                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::cpu.dcache.prefetcher     0.225806                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::total     0.503516                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMissLatency::cpu.data 14755.472173                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMissLatency::cpu.dcache.prefetcher 46974.400000                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMissLatency::total 14826.096741                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.mshrHits::cpu.data         4469                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrHits::cpu.dcache.prefetcher           35                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrHits::total         4504                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::cpu.data        43327                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::cpu.dcache.prefetcher           70                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::total        43397                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::cpu.data   2056745327                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::cpu.dcache.prefetcher      2892137                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::total   2059637464                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissRate::cpu.data     0.457673                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::cpu.dcache.prefetcher     0.150538                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::total     0.456172                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::cpu.data 47470.291666                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::cpu.dcache.prefetcher 41316.242857                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::total 47460.365094                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::cpu.inst           15                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total           15                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst         2175                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total         2175                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst    208624610                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total    208624610                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst         2190                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total         2190                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst     0.993151                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.993151                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 95919.360920                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 95919.360920                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrHits::cpu.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.cpu.l2cache.ReadCleanReq.mshrHits::total            1                       # number of ReadCleanReq MSHR hits (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst         2174                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total         2174                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst    199236939                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total    199236939                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.992694                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.992694                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 91645.326127                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 91645.326127                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data       262833                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::cpu.dcache.prefetcher            2                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total       262835                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data        17118                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total        17118                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data   1352480693                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total   1352480693                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data       279951                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::cpu.dcache.prefetcher            2                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total       279953                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.061146                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.061146                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 79009.270534                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 79009.270534                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrHits::cpu.data         9509                       # number of ReadExReq MSHR hits (Count)
system.cpu.l2cache.ReadExReq.mshrHits::total         9509                       # number of ReadExReq MSHR hits (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data         7609                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total         7609                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data    706391628                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total    706391628                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.027180                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.027180                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 92836.329084                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 92836.329084                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.data       573373                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher       613876                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total      1187249                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data        80378                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher       150869                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total       231247                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data   5734666168                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher  13237275701                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total  18971941869                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data       653751                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher       764745                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total      1418496                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.122949                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.197280                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.163023                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 71346.216228                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 87740.196468                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 82041.894031                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrHits::cpu.data         5258                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher        68165                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrHits::total        73423                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data        75120                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher        82704                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total       157824                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   4979875468                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher   6001697019                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total  10981572487                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.114906                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.108146                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.111262                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 66292.271938                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 72568.400791                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 69581.131431                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.SCUpgradeReq.hits::cpu.data            3                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.hits::total            3                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::cpu.data            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.hits::cpu.data        27595                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total        27595                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data        27595                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total        27595                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks      1519316                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total      1519316                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks      1519316                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total      1519316                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.prefetcher.demandMshrMisses       167607                       # demands not covered by prefetchs (Count)
system.cpu.l2cache.prefetcher.pfIssued         943092                       # number of hwpf issued (Count)
system.cpu.l2cache.prefetcher.pfUnused          16594                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l2cache.prefetcher.pfUseful         183032                       # number of useful prefetch (Count)
system.cpu.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l2cache.prefetcher.accuracy       0.194077                       # accuracy of the prefetcher (Count)
system.cpu.l2cache.prefetcher.coverage       0.521996                       # coverage brought by this prefetcher (Count)
system.cpu.l2cache.prefetcher.pfHitInCache       352490                       # number of prefetches hitting in cache (Count)
system.cpu.l2cache.prefetcher.pfHitInMSHR       302870                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l2cache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l2cache.prefetcher.pfLate           655360                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l2cache.prefetcher.pfIdentified      1005919                       # number of prefetch candidates identified (Count)
system.cpu.l2cache.prefetcher.pfBufferHit        36800                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l2cache.prefetcher.pfRemovedDemand        12855                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l2cache.prefetcher.pfRemovedFull            4                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l2cache.prefetcher.pfSpanPage       113005                       # number of prefetches that crossed the page (Count)
system.cpu.l2cache.prefetcher.pfUsefulSpanPage        59537                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         4090.565366                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs             3772370                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs            550834                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              6.848470                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick              91868                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks   324.658814                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst    11.303635                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  1172.584064                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.dcache.prefetcher   365.248714                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.l2cache.prefetcher  2216.770139                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.079262                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.002760                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.286275                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.089172                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.l2cache.prefetcher     0.541204                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.998673                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1022         2400                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.occupanciesTaskId::1024         1696                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1022::1          186                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::2         2214                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0          174                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1          873                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2          649                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1022     0.585938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.ratioOccsTaskId::1024     0.414062                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses           7785806                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses          7785806                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1861486                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                15330974                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                38575                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               17428                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                4765102                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1034                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  39264                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           58470970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.924052                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            12.721735                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               57123389     97.70%     97.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               407056      0.70%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               670005      1.15%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                35947      0.06%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                20163      0.03%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                44877      0.08%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                56437      0.10%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 2102      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1693      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1184      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1037      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1067      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1174      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1954      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1817      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1755      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               4608      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               4782      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               7355      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               5104      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               5493      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              11959      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               5294      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               6416      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              10646      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               2651      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1930      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1508      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               1682      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2151      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            27734      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1387                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             58470970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         5                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         5                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   5                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  5                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  5                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                7812718                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                162394368                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                28405462                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles         774581                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 138142913                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              20866973                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              444851257                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts              14759181                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 22226                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               16253795                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                 140593                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           538279628                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   706516167                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                490019392                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  3822873                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             398804913                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                139474715                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   10410                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                2335                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  38681008                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        719442520                       # The number of ROB reads (Count)
system.cpu.rob.writes                       858609016                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                321262526                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  330133304                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    81                       # Number of system calls (Count)
system.l3cache.demandHits::cpu.inst                 2                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data             41500                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.dcache.prefetcher        45500                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.l2cache.prefetcher        58999                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total               146001                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst                2                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data            41500                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.dcache.prefetcher        45500                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.l2cache.prefetcher        58999                       # number of overall hits (Count)
system.l3cache.overallHits::total              146001                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst            2172                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data           41229                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.dcache.prefetcher        37239                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.l2cache.prefetcher       228099                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total             308739                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst           2172                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data          41229                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.dcache.prefetcher        37239                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.l2cache.prefetcher       228099                       # number of overall misses (Count)
system.l3cache.overallMisses::total            308739                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst    188800148                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data   4698453224                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.dcache.prefetcher   4928663760                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.l2cache.prefetcher  29857292844                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total   39673209976                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst    188800148                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data   4698453224                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.dcache.prefetcher   4928663760                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.l2cache.prefetcher  29857292844                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total  39673209976                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst          2174                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data         82729                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.dcache.prefetcher        82739                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.l2cache.prefetcher       287098                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total           454740                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst         2174                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data        82729                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.dcache.prefetcher        82739                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.l2cache.prefetcher       287098                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total          454740                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.999080                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.498362                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.dcache.prefetcher     0.450078                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.l2cache.prefetcher     0.794499                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.678935                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.999080                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.498362                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.dcache.prefetcher     0.450078                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.l2cache.prefetcher     0.794499                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.678935                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 86924.561694                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.data 113959.912295                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.dcache.prefetcher 132352.204946                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.l2cache.prefetcher 130896.202281                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 128500.804809                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 86924.561694                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.data 113959.912295                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.dcache.prefetcher 132352.204946                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.l2cache.prefetcher 130896.202281                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 128500.804809                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks          250946                       # number of writebacks (Count)
system.l3cache.writebacks::total               250946                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst         2172                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data        41229                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.dcache.prefetcher        37239                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.l2cache.prefetcher       228099                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total         308739                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst         2172                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data        41229                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.dcache.prefetcher        37239                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.l2cache.prefetcher       228099                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total        308739                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst    157797793                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data   4109702629                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.dcache.prefetcher   4396549790                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.l2cache.prefetcher  26598938074                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total  35262988286                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst    157797793                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data   4109702629                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.dcache.prefetcher   4396549790                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.l2cache.prefetcher  26598938074                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total  35262988286                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.999080                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.498362                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.dcache.prefetcher     0.450078                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.l2cache.prefetcher     0.794499                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.678935                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.999080                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.498362                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.dcache.prefetcher     0.450078                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.l2cache.prefetcher     0.794499                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.678935                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 72650.917587                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 99679.900774                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 118063.046537                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.l2cache.prefetcher 116611.375210                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 114216.177049                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 72650.917587                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 99679.900774                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 118063.046537                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.l2cache.prefetcher 116611.375210                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 114216.177049                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                    318794                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks         1129                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total         1129                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.InvalidateReq.hits::cpu.data          733                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.hits::cpu.dcache.prefetcher            4                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.hits::total          737                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.misses::cpu.data        42596                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.misses::cpu.dcache.prefetcher           66                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.misses::total        42662                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.accesses::cpu.data        43329                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.accesses::cpu.dcache.prefetcher           70                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.accesses::total        43399                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.missRate::cpu.data     0.983083                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.missRate::cpu.dcache.prefetcher     0.942857                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.missRate::total     0.983018                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMisses::cpu.data        42596                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMisses::cpu.dcache.prefetcher           66                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMisses::total        42662                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMissLatency::cpu.data    835829449                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissLatency::cpu.dcache.prefetcher      1319810                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissLatency::total    837149259                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissRate::cpu.data     0.983083                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMissRate::cpu.dcache.prefetcher     0.942857                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMissRate::total     0.983018                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.avgMshrMissLatency::cpu.data 19622.252066                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.InvalidateReq.avgMshrMissLatency::cpu.dcache.prefetcher 19997.121212                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.InvalidateReq.avgMshrMissLatency::total 19622.832005                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.hits::cpu.data          2474                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total             2474                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data         5135                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total           5135                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data    633639859                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total    633639859                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data         7609                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total         7609                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.674859                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.674859                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 123396.272444                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 123396.272444                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data         5135                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total         5135                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data    560311584                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total    560311584                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.674859                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.674859                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 109116.179942                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 109116.179942                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst            2                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data        39026                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.dcache.prefetcher        45500                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.l2cache.prefetcher        58999                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total       143527                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst         2172                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data        36094                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.dcache.prefetcher        37239                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.l2cache.prefetcher       228099                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total       303604                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst    188800148                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data   4064813365                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher   4928663760                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.l2cache.prefetcher  29857292844                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total  39039570117                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst         2174                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data        75120                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.dcache.prefetcher        82739                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.l2cache.prefetcher       287098                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total       447131                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.999080                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.480485                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.450078                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.l2cache.prefetcher     0.794499                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.679005                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 86924.561694                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 112617.425749                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 132352.204946                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.l2cache.prefetcher 130896.202281                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 128587.140212                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst         2172                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data        36094                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher        37239                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.l2cache.prefetcher       228099                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total       303604                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst    157797793                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data   3549391045                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher   4396549790                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.l2cache.prefetcher  26598938074                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total  34702676702                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.999080                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.480485                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.450078                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.l2cache.prefetcher     0.794499                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.679005                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 72650.917587                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 98337.425749                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 118063.046537                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.l2cache.prefetcher 116611.375210                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 114302.435745                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks       386492                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total       386492                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks       386492                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total       386492                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse            32723.483148                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                  947736                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                352299                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  2.690147                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                  77588                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks   269.951830                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst   154.244939                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data  9049.290201                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.dcache.prefetcher  5341.131266                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.l2cache.prefetcher 17908.864912                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.008238                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.004707                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.276162                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.dcache.prefetcher     0.162998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.l2cache.prefetcher     0.546535                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.998641                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1022        26386                       # Occupied blocks per task id (Count)
system.l3cache.tags.occupanciesTaskId::1024         6382                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1022::1              18                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::2           18007                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::3            2978                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::4            5383                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::0             159                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             293                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2            3551                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3             739                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4            1640                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1022     0.805237                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.ratioOccsTaskId::1024     0.194763                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses              16216747                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses             16216747                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    250946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      2171.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     41202.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.dcache.prefetcher::samples     37219.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l2cache.prefetcher::samples    228091.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.005294559556                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         14300                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         14300                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               680469                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              238460                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       308738                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      250946                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     308738                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    250946                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      55                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.32                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.25                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                         90                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                        740                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 308738                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                250946                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    60788                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    53323                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    45367                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    33372                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                    21012                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                    16976                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                    14223                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                    12663                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                    10703                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     7962                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                    5442                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                    4466                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                    3582                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                    3008                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                    2680                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                    2055                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                    1938                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                    1749                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                    1608                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                    1509                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                    1409                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                    1242                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                     300                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                     246                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                     214                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                     206                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                     193                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                     190                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                      68                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                      40                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                      32                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                     117                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1352                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1494                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    3335                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    5507                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    7415                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    8877                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   10026                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   11814                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   13298                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   14162                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   15666                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   16183                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   16154                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   18725                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   21880                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   17689                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   20675                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   21674                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                    2948                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                    2506                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                    2100                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                    2137                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                    1464                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                    1096                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                    1027                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                     834                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                     802                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                     792                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                     683                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                     615                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                     530                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                     519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                     474                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                     536                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                     495                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                     414                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                     404                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                     358                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                     356                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                     346                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                     339                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                     375                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                     313                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                     360                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                     302                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                     413                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                     220                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                     365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                     882                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        14300                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       21.470000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     105.801121                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511          14294     99.96%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023            2      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-2047            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2559            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11776-12287            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          14300                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        14300                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.546643                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.956947                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       9.145894                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16-19          12875     90.03%     90.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20-23            754      5.27%     95.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24-27            375      2.62%     97.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::28-31            135      0.94%     98.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::32-35             48      0.34%     99.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::36-39              9      0.06%     99.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::40-43              4      0.03%     99.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::44-47              3      0.02%     99.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::52-55              5      0.03%     99.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::60-63              7      0.05%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::64-67              2      0.01%     99.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::68-71              4      0.03%     99.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::72-75              3      0.02%     99.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::76-79              7      0.05%     99.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::80-83              3      0.02%     99.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::84-87              2      0.01%     99.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::92-95              5      0.03%     99.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::96-99              3      0.02%     99.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::100-103            6      0.04%     99.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::104-107            7      0.05%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::108-111            4      0.03%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::112-115            3      0.02%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::116-119            3      0.02%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::120-123            3      0.02%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::124-127            1      0.01%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::128-131            3      0.02%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::132-135            2      0.01%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::136-139            2      0.01%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::140-143            1      0.01%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::144-147            2      0.01%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::148-151            3      0.02%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::168-171            3      0.02%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::172-175            2      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::176-179            1      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::184-187            2      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::188-191            2      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::192-195            1      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::212-215            1      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::232-235            1      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::240-243            1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::244-247            1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::252-255            1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          14300                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     3520                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 19759232                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              16060544                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               115744128.75342198                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               94078235.05417612                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   170714656812                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      305019.72                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       138944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      2636928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.dcache.prefetcher      2382016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l2cache.prefetcher     14597824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     16058688                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 813895.612213848275                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 15446396.598081519827                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 13953192.441726034507                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l2cache.prefetcher 85510024.912698701024                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 94067363.118315145373                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         2171                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        41229                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.dcache.prefetcher        37239                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l2cache.prefetcher       228099                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       250946                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     72381472                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   2483329874                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher   2914969354                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l2cache.prefetcher  17467713460                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 4018058871412                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     33340.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     60232.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     78277.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l2cache.prefetcher     76579.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  16011647.41                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       138944                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      2638656                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.dcache.prefetcher      2383296                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l2cache.prefetcher     14598336                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        19759232                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       138944                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       138944                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     16060544                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     16060544                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          2171                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         41229                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.dcache.prefetcher        37239                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l2cache.prefetcher       228099                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           308738                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       250946                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          250946                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          813896                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        15456519                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher     13960690                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l2cache.prefetcher     85513024                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          115744129                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       813896                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         813896                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     94078235                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          94078235                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     94078235                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         813896                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       15456519                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher     13960690                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l2cache.prefetcher     85513024                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         209822364                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                308683                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               250917                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         19239                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         19181                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         19033                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         19282                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         19735                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         19309                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         18710                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         18536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         18979                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         19308                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        19563                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        19559                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        19427                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        19466                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        19679                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        19677                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         15829                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         15726                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         15790                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         15962                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         16196                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         15623                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         15051                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         14710                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         15017                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         15497                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        15842                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        15907                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        15809                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        15832                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        16114                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        16012                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              17150587910                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1543415000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         22938394160                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 55560.52                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            74310.52                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               256381                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              196637                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             83.06                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            78.37                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       106577                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   336.033478                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   205.966205                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   329.713032                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        31907     29.94%     29.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        28566     26.80%     56.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        11791     11.06%     67.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         5660      5.31%     73.12% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         6247      5.86%     78.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4315      4.05%     83.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         3034      2.85%     85.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         2756      2.59%     88.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        12301     11.54%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       106577                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           19755712                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        16058688                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               115.723510                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                94.067363                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.64                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.90                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.73                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                80.95                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        378727020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        201286800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      1092598500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      651910140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 13475982000.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  11295642120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  56042351040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    83138497620                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    487.002378                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 145535637454                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   5700500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  19478629790                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        382268460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        203172915                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1111398120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      657876600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 13475982000.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  11546588040                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  55831028160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    83208314295                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    487.411345                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 144983061682                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   5700500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  20031205562                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              303603                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        250946                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             67112                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               5135                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              5135                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         303603                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          42662                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port       978196                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  978196                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port     35819776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 35819776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             351490                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   351490    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               351490                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 170714767244                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           797062576                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          806206876                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         670288                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       318798                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
