<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › xtensa › variants › fsf › include › variant › tie.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>tie.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This header file describes this specific Xtensa processor&#39;s TIE extensions</span>
<span class="cm"> * that extend basic Xtensa core functionality.  It is customized to this</span>
<span class="cm"> * Xtensa processor configuration.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1999-2007 Tensilica Inc.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _XTENSA_CORE_TIE_H</span>
<span class="cp">#define _XTENSA_CORE_TIE_H</span>

<span class="cp">#define XCHAL_CP_NUM			0	</span><span class="cm">/* number of coprocessors */</span><span class="cp"></span>
<span class="cp">#define XCHAL_CP_MAX			0	</span><span class="cm">/* max CP ID + 1 (0 if none) */</span><span class="cp"></span>
<span class="cp">#define XCHAL_CP_MASK			0x00	</span><span class="cm">/* bitmask of all CPs by ID */</span><span class="cp"></span>
<span class="cp">#define XCHAL_CP_PORT_MASK		0x00	</span><span class="cm">/* bitmask of only port CPs */</span><span class="cp"></span>

<span class="cm">/*  Basic parameters of each coprocessor:  */</span>
<span class="cp">#define XCHAL_CP7_NAME			&quot;XTIOP&quot;</span>
<span class="cp">#define XCHAL_CP7_IDENT			XTIOP</span>
<span class="cp">#define XCHAL_CP7_SA_SIZE		0	</span><span class="cm">/* size of state save area */</span><span class="cp"></span>
<span class="cp">#define XCHAL_CP7_SA_ALIGN		1	</span><span class="cm">/* min alignment of save area */</span><span class="cp"></span>
<span class="cp">#define XCHAL_CP_ID_XTIOP		7	</span><span class="cm">/* coprocessor ID (0..7) */</span><span class="cp"></span>

<span class="cm">/*  Filler info for unassigned coprocessors, to simplify arrays etc:  */</span>
<span class="cp">#define XCHAL_NCP_SA_SIZE		0</span>
<span class="cp">#define XCHAL_NCP_SA_ALIGN		1</span>
<span class="cp">#define XCHAL_CP0_SA_SIZE		0</span>
<span class="cp">#define XCHAL_CP0_SA_ALIGN		1</span>
<span class="cp">#define XCHAL_CP1_SA_SIZE		0</span>
<span class="cp">#define XCHAL_CP1_SA_ALIGN		1</span>
<span class="cp">#define XCHAL_CP2_SA_SIZE		0</span>
<span class="cp">#define XCHAL_CP2_SA_ALIGN		1</span>
<span class="cp">#define XCHAL_CP3_SA_SIZE		0</span>
<span class="cp">#define XCHAL_CP3_SA_ALIGN		1</span>
<span class="cp">#define XCHAL_CP4_SA_SIZE		0</span>
<span class="cp">#define XCHAL_CP4_SA_ALIGN		1</span>
<span class="cp">#define XCHAL_CP5_SA_SIZE		0</span>
<span class="cp">#define XCHAL_CP5_SA_ALIGN		1</span>
<span class="cp">#define XCHAL_CP6_SA_SIZE		0</span>
<span class="cp">#define XCHAL_CP6_SA_ALIGN		1</span>

<span class="cm">/*  Save area for non-coprocessor optional and custom (TIE) state:  */</span>
<span class="cp">#define XCHAL_NCP_SA_SIZE		0</span>
<span class="cp">#define XCHAL_NCP_SA_ALIGN		1</span>

<span class="cm">/*  Total save area for optional and custom state (NCP + CPn):  */</span>
<span class="cp">#define XCHAL_TOTAL_SA_SIZE		0	</span><span class="cm">/* with 16-byte align padding */</span><span class="cp"></span>
<span class="cp">#define XCHAL_TOTAL_SA_ALIGN		1	</span><span class="cm">/* actual minimum alignment */</span><span class="cp"></span>

<span class="cp">#define XCHAL_NCP_SA_NUM	0</span>
<span class="cp">#define XCHAL_NCP_SA_LIST(s)</span>
<span class="cp">#define XCHAL_CP0_SA_NUM	0</span>
<span class="cp">#define XCHAL_CP0_SA_LIST(s)</span>
<span class="cp">#define XCHAL_CP1_SA_NUM	0</span>
<span class="cp">#define XCHAL_CP1_SA_LIST(s)</span>
<span class="cp">#define XCHAL_CP2_SA_NUM	0</span>
<span class="cp">#define XCHAL_CP2_SA_LIST(s)</span>
<span class="cp">#define XCHAL_CP3_SA_NUM	0</span>
<span class="cp">#define XCHAL_CP3_SA_LIST(s)</span>
<span class="cp">#define XCHAL_CP4_SA_NUM	0</span>
<span class="cp">#define XCHAL_CP4_SA_LIST(s)</span>
<span class="cp">#define XCHAL_CP5_SA_NUM	0</span>
<span class="cp">#define XCHAL_CP5_SA_LIST(s)</span>
<span class="cp">#define XCHAL_CP6_SA_NUM	0</span>
<span class="cp">#define XCHAL_CP6_SA_LIST(s)</span>
<span class="cp">#define XCHAL_CP7_SA_NUM	0</span>
<span class="cp">#define XCHAL_CP7_SA_LIST(s)</span>

<span class="cm">/* Byte length of instruction from its first nibble (op0 field), per FLIX.  */</span>
<span class="cp">#define XCHAL_OP0_FORMAT_LENGTHS	3,3,3,3,3,3,3,3,2,2,2,2,2,2,3,3</span>

<span class="cp">#endif </span><span class="cm">/*_XTENSA_CORE_TIE_H*/</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
