// Seed: 2839842290
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input uwire id_2
    , id_38,
    input wor id_3,
    input wor id_4,
    input uwire id_5,
    input uwire id_6,
    input tri id_7,
    input supply0 id_8,
    input tri id_9,
    output tri id_10,
    input supply1 id_11,
    input wire id_12,
    input wire id_13,
    input tri1 id_14,
    output supply1 id_15,
    input tri1 id_16,
    input tri id_17,
    output wand id_18,
    output wire id_19,
    input wor id_20,
    output supply0 id_21,
    input supply1 id_22,
    input wand id_23,
    input supply1 id_24,
    input supply0 id_25,
    input supply1 id_26,
    output tri id_27,
    output wor id_28,
    output tri1 id_29,
    input tri id_30,
    output wand id_31,
    output supply1 id_32,
    output wand id_33,
    input wire id_34,
    output wand id_35,
    output tri id_36
);
  wire id_39;
endmodule
module module_1 (
    output tri0 id_0,
    input  wire id_1,
    output tri0 id_2
);
  tri0 id_4, id_5;
  module_0(
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2
  );
  wire id_6;
  assign id_5 = 1;
  tri id_7 = 1;
endmodule
