
---------- Begin Simulation Statistics ----------
final_tick                               1983463718500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 203635                       # Simulator instruction rate (inst/s)
host_mem_usage                                4683948                       # Number of bytes of host memory used
host_op_rate                                   420709                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7366.14                       # Real time elapsed on the host
host_tick_rate                              108687246                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    3099000482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.800605                       # Number of seconds simulated
sim_ticks                                800605174500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   110                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3971691                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7941957                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    222313176                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect       346603                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     25788591                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    188574941                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     44986218                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    222313176                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    177326958                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       249527865                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        22929684                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     24107330                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         525666737                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        300756649                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     25816324                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          112614158                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      38771723                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         9622                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    495312875                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1032584838                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   1007569698                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.024827                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.985510                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    695068795     68.98%     68.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     79402917      7.88%     76.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     56647668      5.62%     82.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     79829579      7.92%     90.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     25666506      2.55%     92.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     13604486      1.35%     94.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10510559      1.04%     95.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      8067465      0.80%     96.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     38771723      3.85%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1007569698                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            3726123                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     12807154                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        1028681813                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             149680730                       # Number of loads committed
system.switch_cpus.commit.membars                5990                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      2213208      0.21%      0.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    787286315     76.24%     76.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       993444      0.10%     76.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      2146902      0.21%     76.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       126851      0.01%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd         6150      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       297938      0.03%     76.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt        96022      0.01%     76.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       977705      0.09%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift         8988      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    149418900     14.47%     91.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     86926920      8.42%     99.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       261830      0.03%     99.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1823664      0.18%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1032584837                       # Class of committed instruction
system.switch_cpus.commit.refs              238431314                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1032584837                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.202421                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.202421                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     176989041                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1757743320                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        433846379                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         438194776                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       25959695                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      11071708                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           187652995                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               3216776                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses           106149303                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                530163                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           249527865                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         143272193                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             486375635                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes      11453157                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles    123999222                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1072759379                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles     36149513                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles          205                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles       236362                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        51919390                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                217                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.155837                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    413340762                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     67915902                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.669968                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   1086061611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.025318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.185885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        729761983     67.19%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         17152184      1.58%     68.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         19015081      1.75%     70.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         16407288      1.51%     72.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         55349245      5.10%     77.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         18835064      1.73%     78.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         20294624      1.87%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         16092779      1.48%     82.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        193153363     17.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1086061611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           6822439                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2885163                       # number of floating regfile writes
system.switch_cpus.idleCycles               515148738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     30118731                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        131410361                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.824859                       # Inst execution rate
system.switch_cpus.iew.exec_refs            309257433                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          106139024                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       131457673                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     220203482                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         7888                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1724919                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    126551661                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1529926954                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     203118409                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     49244738                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1320773127                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         511967                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3574919                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       25959695                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4522018                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      2864929                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     11231932                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       229148                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       121043                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       393628                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     70522748                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     37801076                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       121043                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     27627762                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2490969                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1371918568                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1285663099                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.638665                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         876197005                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.802932                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1293812968                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2009481448                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1047203402                       # number of integer regfile writes
system.switch_cpus.ipc                       0.312264                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.312264                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      9567727      0.70%      0.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1032003642     75.33%     76.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1177762      0.09%     76.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       2200537      0.16%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       134680      0.01%     76.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     76.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         8282      0.00%     76.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       305309      0.02%     76.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       116802      0.01%     76.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      1004430      0.07%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        11646      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           11      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    210335759     15.35%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    106818458      7.80%     99.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2424695      0.18%     99.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      3908127      0.29%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1370017867                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         8042585                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     16401029                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      6722353                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     12705117                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1352407555                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3840078507                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1278940746                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2014678642                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1529899180                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1370017867                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        27774                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    497342087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     30382193                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18152                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    681655647                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1086061611                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.261455                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.657899                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    639897300     58.92%     58.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     52570403      4.84%     63.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     80909460      7.45%     71.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     95109248      8.76%     79.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    217575200     20.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1086061611                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.855614                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           143311143                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses               1372728                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      5671344                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5947404                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    220203482                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    126551661                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       591165022                       # number of misc regfile reads
system.switch_cpus.numCycles               1601210349                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       147908514                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1087006426                       # Number of HB maps that are committed
system.switch_cpus.rename.FullRegisterEvents          184                       # Number of times there has been no free registers
system.switch_cpus.rename.IQFullEvents        5262458                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        453871720                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1327434                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        436483                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4126402381                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1683199303                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1767891007                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         427877182                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       23050629                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       25959695                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      30409899                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        680884540                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8135035                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2618775551                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        34590                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          14367594                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          313                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2495925152                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3135011016                       # The number of ROB writes
system.switch_cpus.timesIdled                13042506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests        57312                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        12387                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23831465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1025294                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     47398170                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1037681                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1983463718500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3510404                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       633153                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3337096                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1087                       # Transaction distribution
system.membus.trans_dist::ReadExReq            460217                       # Transaction distribution
system.membus.trans_dist::ReadExResp           460217                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3510404                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11912578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     11912578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11912578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    294641536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    294641536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               294641536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3971708                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3971708    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3971708                       # Request fanout histogram
system.membus.reqLayer2.occupancy         11825678705                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        21514918479                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1983463718500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1983463718500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1983463718500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1983463718500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21682602                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1956620                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     19308384                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5820346                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4576                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           4576                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           839612                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          839612                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      19312555                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2370048                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     57928031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9638132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              67566163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   2471390464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    290120128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2761510592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4572768                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40871360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28131049                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.039240                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.196421                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               27039565     96.12%     96.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1079097      3.84%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  12387      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28131049                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        45469746576                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4821980075                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       28976800824                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1983463718500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     17021074                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      1525038                       # number of demand (read+write) hits
system.l2.demand_hits::total                 18546112                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     17021074                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      1525038                       # number of overall hits
system.l2.overall_hits::total                18546112                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst      2286019                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1684622                       # number of demand (read+write) misses
system.l2.demand_misses::total                3970641                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst      2286019                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1684622                       # number of overall misses
system.l2.overall_misses::total               3970641                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst 184354127197                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 145699080518                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     330053207715                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst 184354127197                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 145699080518                       # number of overall miss cycles
system.l2.overall_miss_latency::total    330053207715                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     19307093                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3209660                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             22516753                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     19307093                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3209660                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            22516753                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.118403                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.524860                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.176342                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.118403                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.524860                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.176342                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80644.179771                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 86487.699032                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83123.406955                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80644.179771                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86487.699032                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83123.406955                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          580038284                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   3971709                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     146.042493                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              633153                       # number of writebacks
system.l2.writebacks::total                    633153                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst      2286019                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1684622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3970641                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst      2286019                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1684622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3970641                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst 161493947197                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 128852859021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 290346806218                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst 161493947197                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 128852859021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 290346806218                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.118403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.524860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.176342                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.118403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.524860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.176342                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70644.184146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76487.698143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73123.409096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70644.184146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76487.698143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73123.409096                       # average overall mshr miss latency
system.l2.replacements                        4567306                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1323467                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1323467                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1323467                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1323467                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     19299011                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         19299011                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     19299011                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     19299011                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       431026                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        431026                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data         3508                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3508                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data         1068                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1068                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data      4069440                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4069440                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data         4576                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4576                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.233392                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.233392                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  3810.337079                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3810.337079                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data         1068                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1068                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data     21477000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     21477000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.233392                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.233392                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 20109.550562                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20109.550562                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       379376                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                379376                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       460236                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              460236                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  37042293129                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   37042293129                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       839612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            839612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.548153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.548153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80485.431668                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80485.431668                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       460236                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         460236                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  32439931632                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  32439931632                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.548153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.548153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70485.428415                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70485.428415                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     17021074                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           17021074                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst      2286019                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2286019                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst 184354127197                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 184354127197                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     19307093                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       19307093                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.118403                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.118403                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80644.179771                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80644.179771                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst      2286019                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2286019                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst 161493947197                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 161493947197                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.118403                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.118403                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70644.184146                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70644.184146                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1145662                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1145662                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1224386                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1224386                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 108656787389                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 108656787389                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2370048                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2370048                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.516608                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.516608                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88743.898892                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88743.898892                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1224386                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1224386                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  96412927389                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  96412927389                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.516608                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.516608                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78743.898892                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78743.898892                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1983463718500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    45393336                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4567306                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.938755                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     329.962405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.505353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.005427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   985.815376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   726.711438                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.161114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.481355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.354840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          734                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1039                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 725028282                       # Number of tag accesses
system.l2.tags.data_accesses                725028282                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1983463718500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst    146305152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    107814592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          254119744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst    146305152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     146305152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     40521792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40521792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      2286018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1684603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3970621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       633153                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             633153                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst    182743201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    134666369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             317409570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    182743201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        182743201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50613952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50613952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50613952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    182743201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    134666369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            368023522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    631596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   2286018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1635476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003327647750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        38018                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        38018                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8652632                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             594072                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3970621                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     633153                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3970621                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   633153                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  49127                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1557                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            231701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            170793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            192655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            271572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            305455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            237381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            304903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            291290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            272319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            306232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           243175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           199656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           229541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           256837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           219520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           188464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             28689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             25999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             61886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            28176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            81316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            46342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26868                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  52927237021                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19607470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            126455249521                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13496.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32246.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2028041                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  364609                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3970621                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               633153                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3921494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  38039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  38057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  38127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  38076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  38172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  38041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  38021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  38019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  38019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  38018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  38018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2160400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.879674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.971448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   149.075380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1334864     61.79%     61.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       533042     24.67%     86.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       145134      6.72%     93.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        61736      2.86%     96.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        33108      1.53%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17384      0.80%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12140      0.56%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6604      0.31%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16388      0.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2160400                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        38018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     103.144852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     89.228662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     68.154230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         38013     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         38018                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        38018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.612263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.587225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.926748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26266     69.09%     69.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              508      1.34%     70.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10969     28.85%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              270      0.71%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         38018                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              250975616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3144128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40420160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               254119744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40521792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       313.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        50.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    317.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  800605049000                       # Total gap between requests
system.mem_ctrls.avgGap                     173901.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst    146305152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    104670464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     40420160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 182743200.593690395355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 130739179.977658256888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 50487008.187579482794                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      2286018                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1684603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       633153                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  66981037721                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  59474211800                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 19244702081226                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29300.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     35304.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30395026.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7974644580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4238608935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13678412160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1631114280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     63198514080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     325943215710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      32953874400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       449618384145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.598149                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  82843876800                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  26733720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 691027577700                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7450675680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3960109065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14321055000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1665655020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     63198514080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     322228209930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      36081872160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       448906090935                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.708456                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  90998218791                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  26733720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 682873235709                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1182858544000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   800605174500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1983463718500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1274736957                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    123350312                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1398087269                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1274736957                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    123350312                       # number of overall hits
system.cpu.icache.overall_hits::total      1398087269                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     24582752                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     19312555                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       43895307                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     24582752                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     19312555                       # number of overall misses
system.cpu.icache.overall_misses::total      43895307                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 490371922959                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 490371922959                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 490371922959                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 490371922959                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1299319709                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    142662867                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1441982576                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1299319709                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    142662867                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1441982576                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018920                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.135372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.030441                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018920                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.135372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.030441                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 25391.354120                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11171.397502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 25391.354120                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11171.397502                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    939958289                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs          19312555                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.670841                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     43890624                       # number of writebacks
system.cpu.icache.writebacks::total          43890624                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     19312555                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     19312555                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     19312555                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     19312555                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 471059368959                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 471059368959                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 471059368959                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 471059368959                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.135372                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013393                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.135372                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013393                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 24391.354171                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24391.354171                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 24391.354171                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24391.354171                       # average overall mshr miss latency
system.cpu.icache.replacements               43890624                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1274736957                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    123350312                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1398087269                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     24582752                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     19312555                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      43895307                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 490371922959                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 490371922959                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1299319709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    142662867                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1441982576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018920                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.135372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.030441                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 25391.354120                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11171.397502                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     19312555                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     19312555                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 471059368959                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 471059368959                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.135372                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013393                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 24391.354171                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24391.354171                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1983463718500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.966714                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1441975158                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          43894794                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             32.850710                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   305.366132                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   206.600582                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.596418                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.403517                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5811825610                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5811825610                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1983463718500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1983463718500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1983463718500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1983463718500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1983463718500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1983463718500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1983463718500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    466705304                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    257916925                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        724622229                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    466717839                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    258242994                       # number of overall hits
system.cpu.dcache.overall_hits::total       724960833                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6104649                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3202656                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9307305                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6110750                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3214236                       # number of overall misses
system.cpu.dcache.overall_misses::total       9324986                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 193127494933                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 193127494933                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 193127494933                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 193127494933                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    472809953                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    261119581                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    733929534                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    472828589                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    261457230                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    734285819                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012911                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.012265                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012681                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012924                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.012294                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012699                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60302.291265                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20750.098437                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60085.038850                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20710.754411                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    381299641                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3214236                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   118.628390                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4042034                       # number of writebacks
system.cpu.dcache.writebacks::total           4042034                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3202656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3202656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3214236                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3214236                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 189924838933                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 189924838933                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 190663566933                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 190663566933                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012265                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004364                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012294                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004377                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59302.291265                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59302.291265                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59318.471616                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59318.471616                       # average overall mshr miss latency
system.cpu.dcache.replacements                9319898                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    289269326                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    170008912                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       459278238                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4306224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2358468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6664692                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 145473790000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 145473790000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    293575550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    172367380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    465942930                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014668                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013683                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014304                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61681.477128                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21827.533816                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2358468                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2358468                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 143115322000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 143115322000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013683                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005062                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 60681.477128                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60681.477128                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    177435978                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     87908013                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      265343991                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1798425                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       844188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2642613                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  47653704933                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47653704933                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    179234403                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     88752201                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    267986604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.009512                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009861                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 56449.161719                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18032.797437                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       844188                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       844188                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  46809516933                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  46809516933                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.009512                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 55449.161719                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55449.161719                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        12535                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       326069                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        338604                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6101                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        11580                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        17681                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        18636                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       337649                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       356285                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.327377                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.034296                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.049626                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        11580                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        11580                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    738728000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    738728000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.034296                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032502                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 63793.436960                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63793.436960                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1983463718500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995537                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           732938800                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9319898                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.642363                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   305.642227                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   206.353310                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.596957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.403034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2946463686                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2946463686                       # Number of data accesses

---------- End Simulation Statistics   ----------
