MDF Database:  version 1.0
MDF_INFO | RAMCtrl | XC95144XL-10-TQ100
MACROCELL | 4 | 16 | CIIN_mux0000
ATTRIBUTES | 4622102 | 0
OUTPUTMC | 4 | 4 | 16 | 4 | 14 | 4 | 15 | 4 | 17
INPUTS | 22 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | CIIN  | BASEADR_4MB<0>  | BASEADR_4MB<1>  | BASEADR_4MB<2>  | A<23>  | A<22>  | A<21>  | SHUT_UP<0>  | EXP28_.EXP  | AUTO_CONFIG_CYCLE.EXP  | nAS  | STERM  | AUTO_CONFIG_CYCLE  | IDE_CYCLE
INPUTMC | 10 | 4 | 16 | 2 | 6 | 2 | 0 | 2 | 1 | 2 | 17 | 4 | 15 | 4 | 17 | 3 | 5 | 4 | 17 | 6 | 16
INPUTP | 12 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 123 | 125 | 127 | 2
IMPORTS | 2 | 4 | 15 | 4 | 17
EQ | 54 | 
   CIIN.T = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & BASEADR_4MB<0> & BASEADR_4MB<1> & 
	BASEADR_4MB<2> & A<23> & A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & BASEADR_4MB<0> & BASEADR_4MB<1> & 
	!BASEADR_4MB<2> & !A<23> & A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & BASEADR_4MB<0> & !BASEADR_4MB<1> & 
	BASEADR_4MB<2> & A<23> & !A<22> & A<21> & !SHUT_UP<0>
;Imported pterms FB5_16
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & BASEADR_4MB<0> & !BASEADR_4MB<1> & 
	!BASEADR_4MB<2> & !A<23> & !A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & !BASEADR_4MB<0> & BASEADR_4MB<1> & 
	BASEADR_4MB<2> & A<23> & A<22> & !A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & !BASEADR_4MB<0> & BASEADR_4MB<1> & 
	!BASEADR_4MB<2> & !A<23> & A<22> & !A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & !BASEADR_4MB<0> & !BASEADR_4MB<1> & 
	BASEADR_4MB<2> & A<23> & !A<22> & !A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & !BASEADR_4MB<0> & !BASEADR_4MB<1> & 
	!BASEADR_4MB<2> & !A<23> & !A<22> & !A<21> & !SHUT_UP<0>
;Imported pterms FB5_15
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & BASEADR<0> & BASEADR<1> & 
	!BASEADR<2> & !A<23> & A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & BASEADR<0> & !BASEADR<1> & 
	!BASEADR<2> & !A<23> & !A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & !BASEADR<0> & BASEADR<1> & 
	!BASEADR<2> & !A<23> & A<22> & !A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & !BASEADR<0> & !BASEADR<1> & 
	BASEADR<2> & A<23> & !A<22> & !A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & !BASEADR<0> & !BASEADR<1> & 
	!BASEADR<2> & !A<23> & !A<22> & !A<21> & !SHUT_UP<0>
;Imported pterms FB5_18
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & BASEADR<0> & BASEADR<1> & 
	BASEADR<2> & A<23> & A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & BASEADR<0> & !BASEADR<1> & 
	BASEADR<2> & A<23> & !A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & !BASEADR<0> & BASEADR<1> & 
	BASEADR<2> & A<23> & A<22> & !A<21> & !SHUT_UP<0>;
   CIIN.CLK = clk;	// GCK
   CIIN.AR = nAS;
   !CIIN.OE = STERM & AUTO_CONFIG_CYCLE & IDE_CYCLE;
GLOBALS | 1 | 2 | clk

MACROCELL | 3 | 1 | AUTO_CONFIG_DONE<0>
ATTRIBUTES | 8561472 | 0
OUTPUTMC | 33 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 0 | 16 | 2 | 9 | 6 | 1 | 4 | 12 | 2 | 17 | 4 | 17 | 5 | 7 | 4 | 13 | 5 | 16 | 5 | 13 | 4 | 4 | 2 | 10 | 0 | 15 | 5 | 1 | 5 | 2 | 6 | 4 | 3 | 0
INPUTS | 17 | AUTO_CONFIG_DONE_CYCLE<0>  | nAS  | nAS_D0  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | BASEADR_4MB<0>  | BASEADR_4MB<1>  | BASEADR_4MB<2>  | A<23>  | A<22>  | A<21>
INPUTMC | 5 | 5 | 15 | 3 | 17 | 2 | 6 | 2 | 0 | 2 | 1
INPUTP | 12 | 2 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 123 | 125 | 127
EXPORTS | 1 | 3 | 0
EQ | 13 | 
   AUTO_CONFIG_DONE<0>.D = AUTO_CONFIG_DONE_CYCLE<0>;
   AUTO_CONFIG_DONE<0>.CLK = clk;	// GCK
   !AUTO_CONFIG_DONE<0>.AR = reset;	// GSR
   AUTO_CONFIG_DONE<0>.CE = nAS & !nAS_D0;
    AUTO_CONFIG_DONE<0>.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & BASEADR_4MB<0> & !BASEADR_4MB<1> & 
	!BASEADR_4MB<2> & !A<23> & !A<22> & A<21>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR_4MB<0> & BASEADR_4MB<1> & 
	!BASEADR_4MB<2> & !A<23> & A<22> & !A<21>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR_4MB<0> & !BASEADR_4MB<1> & 
	!BASEADR_4MB<2> & !A<23> & !A<22> & !A<21>
GLOBALS | 2 | 2 | clk | 4 | reset

MACROCELL | 1 | 15 | AUTO_CONFIG_DONE<1>
ATTRIBUTES | 8561472 | 0
OUTPUTMC | 18 | 5 | 14 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 4 | 12 | 5 | 7 | 4 | 13 | 5 | 16 | 5 | 13 | 5 | 8 | 4 | 4 | 4 | 0 | 1 | 14
INPUTS | 23 | AUTO_CONFIG_DONE_CYCLE<1>  | nAS  | nAS_D0  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | RW  | ROM_EN  | SHUT_UP<1>  | IDE_DSACK<3>  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0000_D
INPUTMC | 13 | 5 | 14 | 3 | 17 | 1 | 13 | 5 | 7 | 1 | 10 | 1 | 16 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12 | 3 | 3 | 3 | 4 | 3 | 2
INPUTP | 10 | 2 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 17
EXPORTS | 1 | 1 | 14
EQ | 15 | 
   AUTO_CONFIG_DONE<1>.D = AUTO_CONFIG_DONE_CYCLE<1>;
   AUTO_CONFIG_DONE<1>.CLK = clk;	// GCK
   !AUTO_CONFIG_DONE<1>.AR = reset;	// GSR
   AUTO_CONFIG_DONE<1>.CE = nAS & !nAS_D0;
    AUTO_CONFIG_DONE<1>.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !ROM_EN & !SHUT_UP<1> & 
	!IDE_DSACK<3> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0000_D
GLOBALS | 2 | 2 | clk | 4 | reset

MACROCELL | 5 | 15 | AUTO_CONFIG_DONE_CYCLE<0>
ATTRIBUTES | 8561472 | 0
OUTPUTMC | 2 | 3 | 1 | 5 | 15
INPUTS | 22 | AUTO_CONFIG_DONE_CYCLE<0>  | AUTO_CONFIG_DONE_CYCLE_0_mux00006/AUTO_CONFIG_DONE_CYCLE_0_mux00006_D2  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nDS  | nAS  | RW  | AUTO_CONFIG_DONE<0>  | A<23>  | A<22>  | A<21>  | A<19>  | A<17>  | A<18>  | A<16>
INPUTMC | 3 | 5 | 15 | 4 | 1 | 3 | 1
INPUTP | 19 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 15 | 2 | 17 | 123 | 125 | 127 | 96 | 114 | 118 | 109
EQ | 8 | 
   !AUTO_CONFIG_DONE_CYCLE<0>.D = !AUTO_CONFIG_DONE_CYCLE<0> & 
	!AUTO_CONFIG_DONE_CYCLE_0_mux00006/AUTO_CONFIG_DONE_CYCLE_0_mux00006_D2;
   AUTO_CONFIG_DONE_CYCLE<0>.CLK = clk;	// GCK
   !AUTO_CONFIG_DONE_CYCLE<0>.AR = reset;	// GSR
   AUTO_CONFIG_DONE_CYCLE<0>.CE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nDS & !nAS & !RW & 
	!AUTO_CONFIG_DONE<0> & A<23> & A<22> & A<21> & A<19> & !A<17> & !A<18> & 
	!A<16>;
GLOBALS | 2 | 2 | clk | 4 | reset

MACROCELL | 5 | 14 | AUTO_CONFIG_DONE_CYCLE<1>
ATTRIBUTES | 8561472 | 0
OUTPUTMC | 2 | 1 | 15 | 5 | 14
INPUTS | 23 | AUTO_CONFIG_DONE_CYCLE<1>  | AUTO_CONFIG_DONE_CYCLE_1_mux00006/AUTO_CONFIG_DONE_CYCLE_1_mux00006_D2  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nDS  | nAS  | RW  | AUTO_CONFIG_DONE<0>  | AUTO_CONFIG_DONE<1>  | A<23>  | A<22>  | A<21>  | A<19>  | A<17>  | A<18>  | A<16>
INPUTMC | 4 | 5 | 14 | 4 | 0 | 3 | 1 | 1 | 15
INPUTP | 19 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 15 | 2 | 17 | 123 | 125 | 127 | 96 | 114 | 118 | 109
EQ | 8 | 
   !AUTO_CONFIG_DONE_CYCLE<1>.D = !AUTO_CONFIG_DONE_CYCLE<1> & 
	!AUTO_CONFIG_DONE_CYCLE_1_mux00006/AUTO_CONFIG_DONE_CYCLE_1_mux00006_D2;
   AUTO_CONFIG_DONE_CYCLE<1>.CLK = clk;	// GCK
   !AUTO_CONFIG_DONE_CYCLE<1>.AR = reset;	// GSR
   AUTO_CONFIG_DONE_CYCLE<1>.CE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nDS & !nAS & !RW & 
	AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & A<23> & A<22> & A<21> & 
	A<19> & !A<17> & !A<18> & !A<16>;
GLOBALS | 2 | 2 | clk | 4 | reset

MACROCELL | 2 | 2 | BASEADR<0>
ATTRIBUTES | 8557376 | 0
OUTPUTMC | 9 | 4 | 14 | 2 | 14 | 2 | 13 | 2 | 11 | 3 | 9 | 2 | 12 | 3 | 6 | 3 | 7 | 4 | 17
INPUTS | 25 | D<1>.PIN  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nDS  | nAS  | RW  | AUTO_CONFIG_DONE<0>  | A<23>  | A<22>  | A<21>  | A<19>  | A<3>  | A<6>  | A<17>  | A<18>  | A<16>  | IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2  | IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2
INPUTMC | 3 | 3 | 1 | 7 | 5 | 7 | 4
INPUTP | 22 | 47 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 15 | 2 | 17 | 123 | 125 | 127 | 96 | 92 | 97 | 114 | 118 | 109
EQ | 8 | 
   BASEADR<0>.D = D<1>.PIN;
   BASEADR<0>.CLK = clk;	// GCK
   !BASEADR<0>.AP = reset;	// GSR
   BASEADR<0>.CE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nDS & !nAS & !RW & 
	!AUTO_CONFIG_DONE<0> & A<23> & A<22> & A<21> & A<19> & A<3> & A<6> & 
	!A<17> & !A<18> & !A<16> & 
	IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2 & IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2;
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 2 | 3 | BASEADR<1>
ATTRIBUTES | 8557376 | 0
OUTPUTMC | 9 | 4 | 14 | 2 | 14 | 2 | 13 | 2 | 11 | 3 | 12 | 2 | 12 | 3 | 6 | 3 | 7 | 4 | 17
INPUTS | 25 | D<2>.PIN  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nDS  | nAS  | RW  | AUTO_CONFIG_DONE<0>  | A<23>  | A<22>  | A<21>  | A<19>  | A<3>  | A<6>  | A<17>  | A<18>  | A<16>  | IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2  | IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2
INPUTMC | 3 | 3 | 1 | 7 | 5 | 7 | 4
INPUTP | 22 | 37 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 15 | 2 | 17 | 123 | 125 | 127 | 96 | 92 | 97 | 114 | 118 | 109
EQ | 8 | 
   BASEADR<1>.D = D<2>.PIN;
   BASEADR<1>.CLK = clk;	// GCK
   !BASEADR<1>.AP = reset;	// GSR
   BASEADR<1>.CE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nDS & !nAS & !RW & 
	!AUTO_CONFIG_DONE<0> & A<23> & A<22> & A<21> & A<19> & A<3> & A<6> & 
	!A<17> & !A<18> & !A<16> & 
	IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2 & IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2;
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 2 | 4 | BASEADR<2>
ATTRIBUTES | 8557376 | 0
OUTPUTMC | 9 | 4 | 14 | 2 | 14 | 2 | 13 | 2 | 11 | 3 | 15 | 2 | 12 | 3 | 6 | 3 | 7 | 4 | 17
INPUTS | 25 | D<3>.PIN  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nDS  | nAS  | RW  | AUTO_CONFIG_DONE<0>  | A<23>  | A<22>  | A<21>  | A<19>  | A<3>  | A<6>  | A<17>  | A<18>  | A<16>  | IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2  | IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2
INPUTMC | 3 | 3 | 1 | 7 | 5 | 7 | 4
INPUTP | 22 | 30 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 15 | 2 | 17 | 123 | 125 | 127 | 96 | 92 | 97 | 114 | 118 | 109
EQ | 8 | 
   BASEADR<2>.D = D<3>.PIN;
   BASEADR<2>.CLK = clk;	// GCK
   !BASEADR<2>.AP = reset;	// GSR
   BASEADR<2>.CE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nDS & !nAS & !RW & 
	!AUTO_CONFIG_DONE<0> & A<23> & A<22> & A<21> & A<19> & A<3> & A<6> & 
	!A<17> & !A<18> & !A<16> & 
	IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2 & IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2;
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 2 | 6 | BASEADR_4MB<0>
ATTRIBUTES | 8557376 | 0
OUTPUTMC | 12 | 4 | 16 | 3 | 5 | 2 | 16 | 2 | 14 | 3 | 0 | 2 | 15 | 2 | 17 | 3 | 1 | 3 | 4 | 3 | 6 | 4 | 15 | 2 | 7
INPUTS | 26 | D<1>.PIN  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nDS  | nAS  | RW  | AUTO_CONFIG_DONE<0>  | A<23>  | A<22>  | A<21>  | A<19>  | A<3>  | A<6>  | A<17>  | A<18>  | A<16>  | IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2  | IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2  | Dout2<0>
INPUTMC | 4 | 3 | 1 | 7 | 5 | 7 | 4 | 7 | 17
INPUTP | 22 | 47 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 15 | 2 | 17 | 123 | 125 | 127 | 96 | 92 | 97 | 114 | 118 | 109
EXPORTS | 1 | 2 | 7
EQ | 11 | 
   BASEADR_4MB<0>.D = !D<1>.PIN;
   BASEADR_4MB<0>.CLK = clk;	// GCK
   !BASEADR_4MB<0>.AP = reset;	// GSR
   BASEADR_4MB<0>.CE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nDS & !nAS & !RW & 
	!AUTO_CONFIG_DONE<0> & A<23> & A<22> & A<21> & A<19> & A<3> & A<6> & 
	!A<17> & !A<18> & !A<16> & 
	IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2 & IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2;
    BASEADR_4MB<0>.EXP  =  A<31> & Dout2<0>
	# Dout2<0> & A<18>
	# Dout2<0> & A<16>
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 2 | 0 | BASEADR_4MB<1>
ATTRIBUTES | 8557376 | 0
OUTPUTMC | 11 | 4 | 16 | 3 | 5 | 2 | 16 | 2 | 14 | 3 | 0 | 2 | 15 | 2 | 17 | 3 | 1 | 3 | 4 | 3 | 6 | 4 | 15
INPUTS | 26 | D<1>.PIN  | D<2>.PIN  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nDS  | nAS  | RW  | AUTO_CONFIG_DONE<0>  | A<23>  | A<22>  | A<21>  | A<19>  | A<3>  | A<6>  | A<17>  | A<18>  | A<16>  | IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2  | IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2
INPUTMC | 3 | 3 | 1 | 7 | 5 | 7 | 4
INPUTP | 23 | 47 | 37 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 15 | 2 | 17 | 123 | 125 | 127 | 96 | 92 | 97 | 114 | 118 | 109
EQ | 9 | 
   BASEADR_4MB<1>.D = D<1>.PIN
	$ D<2>.PIN;
   BASEADR_4MB<1>.CLK = clk;	// GCK
   !BASEADR_4MB<1>.AP = reset;	// GSR
   BASEADR_4MB<1>.CE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nDS & !nAS & !RW & 
	!AUTO_CONFIG_DONE<0> & A<23> & A<22> & A<21> & A<19> & A<3> & A<6> & 
	!A<17> & !A<18> & !A<16> & 
	IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2 & IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2;
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 2 | 1 | BASEADR_4MB<2>
ATTRIBUTES | 8557376 | 0
OUTPUTMC | 11 | 4 | 16 | 3 | 5 | 2 | 16 | 2 | 14 | 3 | 0 | 2 | 15 | 2 | 17 | 3 | 1 | 3 | 4 | 3 | 6 | 4 | 15
INPUTS | 27 | D<3>.PIN  | D<1>.PIN  | D<2>.PIN  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nDS  | nAS  | RW  | AUTO_CONFIG_DONE<0>  | A<23>  | A<22>  | A<21>  | A<19>  | A<3>  | A<6>  | A<17>  | A<18>  | A<16>  | IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2  | IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2
INPUTMC | 3 | 3 | 1 | 7 | 5 | 7 | 4
INPUTP | 24 | 30 | 47 | 37 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 15 | 2 | 17 | 123 | 125 | 127 | 96 | 92 | 97 | 114 | 118 | 109
EQ | 9 | 
   BASEADR_4MB<2>.D = D<3>.PIN
	$ D<1>.PIN & D<2>.PIN;
   BASEADR_4MB<2>.CLK = clk;	// GCK
   !BASEADR_4MB<2>.AP = reset;	// GSR
   BASEADR_4MB<2>.CE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nDS & !nAS & !RW & 
	!AUTO_CONFIG_DONE<0> & A<23> & A<22> & A<21> & A<19> & A<3> & A<6> & 
	!A<17> & !A<18> & !A<16> & 
	IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2 & IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2;
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 4 | 9 | IDE_BASEADR<0>
ATTRIBUTES | 8557376 | 0
OUTPUTMC | 29 | 1 | 13 | 3 | 14 | 3 | 17 | 6 | 12 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 16 | 0 | 8 | 1 | 3 | 0 | 1 | 1 | 12 | 3 | 2 | 0 | 7 | 0 | 9 | 1 | 1 | 1 | 2 | 1 | 5 | 1 | 6 | 1 | 7 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 14 | 1 | 16 | 1 | 17 | 3 | 13 | 3 | 15 | 6 | 17
INPUTS | 25 | D<0>.PIN  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nAS  | AUTO_CONFIG_DONE<0>  | AUTO_CONFIG_DONE<1>  | A<23>  | A<22>  | A<21>  | A<19>  | A<3>  | A<1>  | A<5>  | A<4>  | A<2>  | A<17>  | AUTO_CONFIG_and000016/AUTO_CONFIG_and000016_D2  | IDE_BASEADR_0_not00019/IDE_BASEADR_0_not00019_D2
INPUTMC | 4 | 3 | 1 | 1 | 15 | 1 | 2 | 5 | 8
INPUTP | 21 | 44 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 2 | 123 | 125 | 127 | 96 | 92 | 82 | 88 | 90 | 79 | 114
EQ | 8 | 
   IDE_BASEADR<0>.D = D<0>.PIN;
   IDE_BASEADR<0>.CLK = clk;	// GCK
   !IDE_BASEADR<0>.AP = reset;	// GSR
   IDE_BASEADR<0>.CE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & AUTO_CONFIG_DONE<0> & 
	!AUTO_CONFIG_DONE<1> & A<23> & A<22> & A<21> & A<19> & A<3> & A<1> & 
	!A<5> & !A<4> & !A<2> & !A<17> & 
	AUTO_CONFIG_and000016/AUTO_CONFIG_and000016_D2 & IDE_BASEADR_0_not00019/IDE_BASEADR_0_not00019_D2;
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 4 | 7 | IDE_BASEADR<1>
ATTRIBUTES | 8557376 | 0
OUTPUTMC | 27 | 1 | 13 | 3 | 14 | 6 | 9 | 6 | 14 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 16 | 0 | 8 | 1 | 3 | 3 | 3 | 0 | 7 | 0 | 9 | 1 | 1 | 1 | 2 | 1 | 5 | 1 | 6 | 1 | 7 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 14 | 1 | 16 | 1 | 17 | 3 | 13 | 3 | 15 | 3 | 17
INPUTS | 25 | D<1>.PIN  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nAS  | AUTO_CONFIG_DONE<0>  | AUTO_CONFIG_DONE<1>  | A<23>  | A<22>  | A<21>  | A<19>  | A<3>  | A<1>  | A<5>  | A<4>  | A<2>  | A<17>  | AUTO_CONFIG_and000016/AUTO_CONFIG_and000016_D2  | IDE_BASEADR_0_not00019/IDE_BASEADR_0_not00019_D2
INPUTMC | 4 | 3 | 1 | 1 | 15 | 1 | 2 | 5 | 8
INPUTP | 21 | 47 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 2 | 123 | 125 | 127 | 96 | 92 | 82 | 88 | 90 | 79 | 114
EQ | 8 | 
   IDE_BASEADR<1>.D = D<1>.PIN;
   IDE_BASEADR<1>.CLK = clk;	// GCK
   !IDE_BASEADR<1>.AP = reset;	// GSR
   IDE_BASEADR<1>.CE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & AUTO_CONFIG_DONE<0> & 
	!AUTO_CONFIG_DONE<1> & A<23> & A<22> & A<21> & A<19> & A<3> & A<1> & 
	!A<5> & !A<4> & !A<2> & !A<17> & 
	AUTO_CONFIG_and000016/AUTO_CONFIG_and000016_D2 & IDE_BASEADR_0_not00019/IDE_BASEADR_0_not00019_D2;
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 4 | 6 | IDE_BASEADR<2>
ATTRIBUTES | 8557376 | 0
OUTPUTMC | 28 | 1 | 13 | 3 | 14 | 6 | 9 | 6 | 14 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 16 | 0 | 8 | 1 | 3 | 3 | 4 | 0 | 7 | 0 | 9 | 1 | 1 | 1 | 2 | 1 | 5 | 1 | 6 | 1 | 7 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 14 | 1 | 16 | 1 | 17 | 3 | 13 | 3 | 15 | 3 | 17 | 6 | 13
INPUTS | 25 | D<2>.PIN  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nAS  | AUTO_CONFIG_DONE<0>  | AUTO_CONFIG_DONE<1>  | A<23>  | A<22>  | A<21>  | A<19>  | A<3>  | A<1>  | A<5>  | A<4>  | A<2>  | A<17>  | AUTO_CONFIG_and000016/AUTO_CONFIG_and000016_D2  | IDE_BASEADR_0_not00019/IDE_BASEADR_0_not00019_D2
INPUTMC | 4 | 3 | 1 | 1 | 15 | 1 | 2 | 5 | 8
INPUTP | 21 | 37 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 2 | 123 | 125 | 127 | 96 | 92 | 82 | 88 | 90 | 79 | 114
EQ | 8 | 
   IDE_BASEADR<2>.D = D<2>.PIN;
   IDE_BASEADR<2>.CLK = clk;	// GCK
   !IDE_BASEADR<2>.AP = reset;	// GSR
   IDE_BASEADR<2>.CE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & AUTO_CONFIG_DONE<0> & 
	!AUTO_CONFIG_DONE<1> & A<23> & A<22> & A<21> & A<19> & A<3> & A<1> & 
	!A<5> & !A<4> & !A<2> & !A<17> & 
	AUTO_CONFIG_and000016/AUTO_CONFIG_and000016_D2 & IDE_BASEADR_0_not00019/IDE_BASEADR_0_not00019_D2;
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 4 | 5 | IDE_BASEADR<3>
ATTRIBUTES | 8557376 | 0
OUTPUTMC | 15 | 6 | 0 | 6 | 14 | 1 | 4 | 1 | 0 | 1 | 10 | 1 | 16 | 1 | 1 | 1 | 2 | 1 | 3 | 1 | 5 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 17 | 6 | 13
INPUTS | 25 | D<3>.PIN  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nAS  | AUTO_CONFIG_DONE<0>  | AUTO_CONFIG_DONE<1>  | A<23>  | A<22>  | A<21>  | A<19>  | A<3>  | A<1>  | A<5>  | A<4>  | A<2>  | A<17>  | AUTO_CONFIG_and000016/AUTO_CONFIG_and000016_D2  | IDE_BASEADR_0_not00019/IDE_BASEADR_0_not00019_D2
INPUTMC | 4 | 3 | 1 | 1 | 15 | 1 | 2 | 5 | 8
INPUTP | 21 | 30 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 2 | 123 | 125 | 127 | 96 | 92 | 82 | 88 | 90 | 79 | 114
EQ | 8 | 
   IDE_BASEADR<3>.D = D<3>.PIN;
   IDE_BASEADR<3>.CLK = clk;	// GCK
   !IDE_BASEADR<3>.AP = reset;	// GSR
   IDE_BASEADR<3>.CE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & AUTO_CONFIG_DONE<0> & 
	!AUTO_CONFIG_DONE<1> & A<23> & A<22> & A<21> & A<19> & A<3> & A<1> & 
	!A<5> & !A<4> & !A<2> & !A<17> & 
	AUTO_CONFIG_and000016/AUTO_CONFIG_and000016_D2 & IDE_BASEADR_0_not00019/IDE_BASEADR_0_not00019_D2;
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 5 | 12 | IDE_BASEADR<4>
ATTRIBUTES | 8557376 | 0
OUTPUTMC | 3 | 6 | 0 | 6 | 13 | 5 | 9
INPUTS | 25 | D<0>.PIN  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nDS  | nAS  | RW  | AUTO_CONFIG_DONE<0>  | AUTO_CONFIG_DONE<1>  | A<23>  | A<22>  | A<21>  | A<19>  | A<17>  | A<18>  | A<16>  | IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2  | IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2  | IDE_BASEADR_4_and00001/IDE_BASEADR_4_and00001_D2
INPUTMC | 5 | 3 | 1 | 1 | 15 | 7 | 5 | 7 | 4 | 7 | 6
INPUTP | 20 | 44 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 15 | 2 | 17 | 123 | 125 | 127 | 96 | 114 | 118 | 109
EQ | 9 | 
   IDE_BASEADR<4>.D = D<0>.PIN;
   IDE_BASEADR<4>.CLK = clk;	// GCK
   !IDE_BASEADR<4>.AP = reset;	// GSR
   IDE_BASEADR<4>.CE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nDS & !nAS & !RW & 
	AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & A<23> & A<22> & A<21> & 
	A<19> & !A<17> & !A<18> & !A<16> & 
	IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2 & IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2 & 
	IDE_BASEADR_4_and00001/IDE_BASEADR_4_and00001_D2;
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 2 | 12 | IDE_BASEADR<5>
ATTRIBUTES | 8557376 | 0
OUTPUTMC | 2 | 7 | 14 | 2 | 11
INPUTS | 29 | D<1>.PIN  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nDS  | nAS  | RW  | AUTO_CONFIG_DONE<0>  | AUTO_CONFIG_DONE<1>  | A<23>  | A<22>  | A<21>  | A<19>  | A<17>  | A<18>  | A<16>  | IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2  | IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2  | IDE_BASEADR_4_and00001/IDE_BASEADR_4_and00001_D2  | BASEADR<0>  | BASEADR<1>  | BASEADR<2>  | SHUT_UP<0>
INPUTMC | 9 | 3 | 1 | 1 | 15 | 7 | 5 | 7 | 4 | 7 | 6 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 17
INPUTP | 20 | 47 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 15 | 2 | 17 | 123 | 125 | 127 | 96 | 114 | 118 | 109
EXPORTS | 1 | 2 | 11
EQ | 18 | 
   IDE_BASEADR<5>.D = D<1>.PIN;
   IDE_BASEADR<5>.CLK = clk;	// GCK
   !IDE_BASEADR<5>.AP = reset;	// GSR
   IDE_BASEADR<5>.CE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nDS & !nAS & !RW & 
	AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & A<23> & A<22> & A<21> & 
	A<19> & !A<17> & !A<18> & !A<16> & 
	IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2 & IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2 & 
	IDE_BASEADR_4_and00001/IDE_BASEADR_4_and00001_D2;
    IDE_BASEADR<5>.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & BASEADR<0> & !BASEADR<1> & 
	!BASEADR<2> & !A<23> & !A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !BASEADR<0> & BASEADR<1> & 
	!BASEADR<2> & !A<23> & A<22> & !A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !BASEADR<0> & !BASEADR<1> & 
	!BASEADR<2> & !A<23> & !A<22> & !A<21> & !SHUT_UP<0>
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 5 | 11 | IDE_BASEADR<6>
ATTRIBUTES | 8557376 | 0
OUTPUTMC | 1 | 7 | 13
INPUTS | 25 | D<2>.PIN  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nDS  | nAS  | RW  | AUTO_CONFIG_DONE<0>  | AUTO_CONFIG_DONE<1>  | A<23>  | A<22>  | A<21>  | A<19>  | A<17>  | A<18>  | A<16>  | IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2  | IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2  | IDE_BASEADR_4_and00001/IDE_BASEADR_4_and00001_D2
INPUTMC | 5 | 3 | 1 | 1 | 15 | 7 | 5 | 7 | 4 | 7 | 6
INPUTP | 20 | 37 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 15 | 2 | 17 | 123 | 125 | 127 | 96 | 114 | 118 | 109
EQ | 9 | 
   IDE_BASEADR<6>.D = D<2>.PIN;
   IDE_BASEADR<6>.CLK = clk;	// GCK
   !IDE_BASEADR<6>.AP = reset;	// GSR
   IDE_BASEADR<6>.CE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nDS & !nAS & !RW & 
	AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & A<23> & A<22> & A<21> & 
	A<19> & !A<17> & !A<18> & !A<16> & 
	IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2 & IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2 & 
	IDE_BASEADR_4_and00001/IDE_BASEADR_4_and00001_D2;
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 5 | 10 | IDE_BASEADR<7>
ATTRIBUTES | 8557376 | 0
OUTPUTMC | 1 | 7 | 12
INPUTS | 25 | D<3>.PIN  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nDS  | nAS  | RW  | AUTO_CONFIG_DONE<0>  | AUTO_CONFIG_DONE<1>  | A<23>  | A<22>  | A<21>  | A<19>  | A<17>  | A<18>  | A<16>  | IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2  | IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2  | IDE_BASEADR_4_and00001/IDE_BASEADR_4_and00001_D2
INPUTMC | 5 | 3 | 1 | 1 | 15 | 7 | 5 | 7 | 4 | 7 | 6
INPUTP | 20 | 30 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 15 | 2 | 17 | 123 | 125 | 127 | 96 | 114 | 118 | 109
EQ | 9 | 
   IDE_BASEADR<7>.D = D<3>.PIN;
   IDE_BASEADR<7>.CLK = clk;	// GCK
   !IDE_BASEADR<7>.AP = reset;	// GSR
   IDE_BASEADR<7>.CE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nDS & !nAS & !RW & 
	AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & A<23> & A<22> & A<21> & 
	A<19> & !A<17> & !A<18> & !A<16> & 
	IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2 & IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2 & 
	IDE_BASEADR_4_and00001/IDE_BASEADR_4_and00001_D2;
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 1 | 13 | IDE_ENABLE
ATTRIBUTES | 4629250 | 0
OUTPUTMC | 11 | 1 | 13 | 3 | 14 | 1 | 14 | 0 | 8 | 0 | 9 | 0 | 7 | 1 | 6 | 1 | 7 | 1 | 15 | 3 | 13 | 3 | 15
INPUTS | 24 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | RW  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | ROM_EN  | SHUT_UP<1>  | A<17>  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D  | DSACK_16BIT.EXP
INPUTMC | 11 | 4 | 9 | 4 | 7 | 4 | 6 | 1 | 13 | 5 | 7 | 1 | 16 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12 | 1 | 14
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 17 | 114 | 118 | 109
IMPORTS | 1 | 1 | 14
EQ | 75 | 
   ROM_EN.T = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & IDE_BASEADR<0> & 
	IDE_BASEADR<1> & IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & A<17> & 
	A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & IDE_BASEADR<0> & 
	IDE_BASEADR<1> & !IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & A<17> & 
	!A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & !A<17> & 
	A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !IDE_BASEADR<0> & 
	IDE_BASEADR<1> & IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & A<17> & 
	A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & !A<17> & 
	A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB2_15
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & !A<17> & 
	!A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !IDE_BASEADR<0> & 
	IDE_BASEADR<1> & !IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & A<17> & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & !A<17> & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D;
   ROM_EN.CLK = clk;	// GCK
   !ROM_EN.AR = reset;	// GSR
GLOBALS | 2 | 2 | clk | 4 | reset

MACROCELL | 3 | 5 | DSACK_32BIT<0>
ATTRIBUTES | 4621186 | 0
OUTPUTMC | 5 | 4 | 16 | 3 | 5 | 3 | 4 | 3 | 6 | 3 | 7
INPUTS | 19 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | BASEADR_4MB<0>  | BASEADR_4MB<1>  | BASEADR_4MB<2>  | A<23>  | A<22>  | A<21>  | STERM  | SHUT_UP<0>  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D.EXP  | EXP27_.EXP  | nAS
INPUTMC | 7 | 2 | 6 | 2 | 0 | 2 | 1 | 3 | 5 | 2 | 17 | 3 | 4 | 3 | 6
INPUTP | 12 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 123 | 125 | 127 | 2
IMPORTS | 2 | 3 | 4 | 3 | 6
EQ | 53 | 
   STERM.T = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & BASEADR_4MB<0> & BASEADR_4MB<1> & 
	BASEADR_4MB<2> & A<23> & A<22> & A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & BASEADR_4MB<0> & BASEADR_4MB<1> & 
	!BASEADR_4MB<2> & !A<23> & A<22> & A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & BASEADR_4MB<0> & !BASEADR_4MB<1> & 
	BASEADR_4MB<2> & A<23> & !A<22> & A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & BASEADR_4MB<0> & !BASEADR_4MB<1> & 
	!BASEADR_4MB<2> & !A<23> & !A<22> & A<21> & STERM & !SHUT_UP<0>
;Imported pterms FB4_5
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR_4MB<0> & BASEADR_4MB<1> & 
	BASEADR_4MB<2> & A<23> & A<22> & !A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR_4MB<0> & BASEADR_4MB<1> & 
	!BASEADR_4MB<2> & !A<23> & A<22> & !A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR_4MB<0> & !BASEADR_4MB<1> & 
	BASEADR_4MB<2> & A<23> & !A<22> & !A<21> & STERM & !SHUT_UP<0>
;Imported pterms FB4_7
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & BASEADR<0> & BASEADR<1> & BASEADR<2> & 
	A<23> & A<22> & A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & BASEADR<0> & !BASEADR<1> & BASEADR<2> & 
	A<23> & !A<22> & A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR<0> & BASEADR<1> & BASEADR<2> & 
	A<23> & A<22> & !A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR<0> & !BASEADR<1> & BASEADR<2> & 
	A<23> & !A<22> & !A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR_4MB<0> & !BASEADR_4MB<1> & 
	!BASEADR_4MB<2> & !A<23> & !A<22> & !A<21> & STERM & !SHUT_UP<0>
;Imported pterms FB4_8
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & BASEADR<0> & BASEADR<1> & !BASEADR<2> & 
	!A<23> & A<22> & A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & BASEADR<0> & !BASEADR<1> & !BASEADR<2> & 
	!A<23> & !A<22> & A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR<0> & BASEADR<1> & !BASEADR<2> & 
	!A<23> & A<22> & !A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR<0> & !BASEADR<1> & !BASEADR<2> & 
	!A<23> & !A<22> & !A<21> & STERM & !SHUT_UP<0>;
   STERM.CLK = clk;	// GCK
   STERM.AP = nAS;
GLOBALS | 1 | 2 | clk

MACROCELL | 3 | 14 | IDE_R_S
ATTRIBUTES | 8688386 | 0
INPUTS | 25 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | RW  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | ROM_EN  | SHUT_UP<1>  | A<17>  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D  | IDE_A_1_OBUF$BUF0.EXP  | Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D.EXP
INPUTMC | 12 | 4 | 9 | 4 | 7 | 4 | 6 | 1 | 13 | 5 | 7 | 1 | 16 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12 | 3 | 13 | 3 | 15
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 17 | 114 | 118 | 109
IMPORTS | 2 | 3 | 13 | 3 | 15
EQ | 76 | 
   !IDE_R.D = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & IDE_BASEADR<0> & 
	IDE_BASEADR<1> & IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & A<17> & 
	A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & IDE_BASEADR<0> & 
	IDE_BASEADR<1> & !IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & A<17> & 
	!A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & !A<17> & 
	A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	IDE_BASEADR<1> & IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & A<17> & 
	A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & !A<17> & 
	A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB4_14
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & !A<17> & 
	!A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	IDE_BASEADR<1> & !IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & A<17> & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB4_16
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & !A<17> & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D;
   IDE_R.CLK = clk;	// GCK
   !IDE_R.AP = reset;	// GSR
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 2 | 8 | D_0_IOBUFE
ATTRIBUTES | 265986 | 0
INPUTS | 22 | A<24>  | Dout2<0>  | A<25>  | A<26>  | A<27>  | A<28>  | A<29>  | A<30>  | A<20>  | A<21>  | A<22>  | A<23>  | A<19>  | EXP24_.EXP  | A<17>  | A<16>  | A<18>  | A<31>  | RW  | nAS  | EXP25_.EXP  | $OpTx$AUTO_CONFIG_and000015/AUTO_CONFIG_and000015_D2_INV$69
INPUTMC | 4 | 7 | 17 | 2 | 7 | 2 | 9 | 4 | 4
INPUTP | 18 | 135 | 6 | 130 | 139 | 140 | 136 | 143 | 116 | 127 | 125 | 123 | 96 | 114 | 109 | 118 | 141 | 17 | 2
IMPORTS | 2 | 2 | 7 | 2 | 9
EQ | 31 | 
   D<0> = A<27> & Dout2<0>
	# A<26> & Dout2<0>
	# A<25> & Dout2<0>
	# A<24> & Dout2<0>
;Imported pterms FB3_8
	# A<30> & Dout2<0>
	# A<29> & Dout2<0>
	# A<28> & Dout2<0>
	# A<20> & Dout2<0>
	# !A<21> & Dout2<0>
;Imported pterms FB3_7
	# A<31> & Dout2<0>
	# Dout2<0> & A<18>
	# Dout2<0> & A<16>
;Imported pterms FB3_10
	# AUTO_CONFIG_DONE<0> & Dout2<0>
	# !A<23> & Dout2<0>
	# !A<22> & Dout2<0>
	# !A<19> & Dout2<0>
	# Dout2<0> & A<17>
;Imported pterms FB3_11
	# nAS & Dout2<0>
	# !RW & Dout2<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & RW & !AUTO_CONFIG_DONE<0> & 
	A<23> & A<22> & A<21> & A<19> & Dout1<0> & !A<17> & 
	!A<18> & !A<16>;
   D<0>.OE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & RW & A<23> & A<22> & 
	A<21> & A<19> & !A<17> & !A<18> & !A<16> & 
	!$OpTx$AUTO_CONFIG_and000015/AUTO_CONFIG_and000015_D2_INV$69;

MACROCELL | 5 | 0 | D<1>_BUFR.MC
ATTRIBUTES | 133888 | 0
OUTPUTMC | 1 | 2 | 10
INPUTS | 8 | A<24>  | Dout2<1>  | A<25>  | A<26>  | A<27>  | A<28>  | EXP29_.EXP  | EXP31_.EXP
INPUTMC | 3 | 6 | 7 | 5 | 1 | 5 | 17
INPUTP | 5 | 135 | 6 | 130 | 139 | 140
IMPORTS | 2 | 5 | 1 | 5 | 17
EQ | 27 | 
   D<1>_BUFR = A<28> & Dout2<1>
	# A<27> & Dout2<1>
	# A<26> & Dout2<1>
	# A<25> & Dout2<1>
	# A<24> & Dout2<1>
;Imported pterms FB6_2
	# AUTO_CONFIG_DONE<0> & Dout2<1>
	# !A<23> & Dout2<1>
	# !A<19> & Dout2<1>
	# Dout2<1> & A<17>
	# Dout2<1> & A<16>
;Imported pterms FB6_3
	# A<31> & Dout2<1>
	# nAS & Dout2<1>
	# !RW & Dout2<1>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & RW & !AUTO_CONFIG_DONE<0> & 
	A<23> & A<22> & A<21> & A<19> & Dout1<1> & !A<17> & 
	!A<18> & !A<16>
;Imported pterms FB6_18
	# A<30> & Dout2<1>
	# A<29> & Dout2<1>
	# A<20> & Dout2<1>
	# !A<22> & Dout2<1>
	# !A<21> & Dout2<1>
;Imported pterms FB6_17
	# Dout2<1> & A<18>;

MACROCELL | 6 | 3 | D<2>_BUFR.MC
ATTRIBUTES | 133888 | 0
OUTPUTMC | 1 | 2 | 5
INPUTS | 8 | A<24>  | Dout2<2>  | A<25>  | A<26>  | A<27>  | A<28>  | EXP34_.EXP  | EXP35_.EXP
INPUTMC | 3 | 7 | 16 | 6 | 2 | 6 | 4
INPUTP | 5 | 135 | 6 | 130 | 139 | 140
IMPORTS | 2 | 6 | 2 | 6 | 4
EQ | 26 | 
   D<2>_BUFR = A<28> & Dout2<2>
	# A<27> & Dout2<2>
	# A<26> & Dout2<2>
	# A<25> & Dout2<2>
	# A<24> & Dout2<2>
;Imported pterms FB7_3
	# A<30> & Dout2<2>
	# A<29> & Dout2<2>
	# A<20> & Dout2<2>
	# !A<22> & Dout2<2>
	# !A<21> & Dout2<2>
;Imported pterms FB7_2
	# A<31> & Dout2<2>
	# nAS & Dout2<2>
	# !RW & Dout2<2>
	# Dout2<2> & A<18>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & RW & !AUTO_CONFIG_DONE<0> & 
	A<23> & A<22> & A<21> & A<19> & Dout1<2> & !A<17> & 
	!A<18> & !A<16>
;Imported pterms FB7_5
	# AUTO_CONFIG_DONE<0> & Dout2<2>
	# !A<23> & Dout2<2>
	# !A<19> & Dout2<2>
	# Dout2<2> & A<17>
	# Dout2<2> & A<16>;

MACROCELL | 0 | 14 | D_3_IOBUFE
ATTRIBUTES | 265986 | 0
INPUTS | 22 | A<24>  | Dout2<3>  | A<25>  | A<26>  | A<27>  | A<28>  | A<29>  | A<30>  | A<20>  | A<21>  | A<22>  | A<23>  | A<19>  | EXP14_.EXP  | A<17>  | A<16>  | A<18>  | A<31>  | RW  | nAS  | EXP15_.EXP  | $OpTx$AUTO_CONFIG_and000015/AUTO_CONFIG_and000015_D2_INV$69
INPUTMC | 4 | 6 | 6 | 0 | 13 | 0 | 15 | 4 | 4
INPUTP | 18 | 135 | 6 | 130 | 139 | 140 | 136 | 143 | 116 | 127 | 125 | 123 | 96 | 114 | 109 | 118 | 141 | 17 | 2
IMPORTS | 2 | 0 | 13 | 0 | 15
EQ | 31 | 
   D<3> = A<27> & Dout2<3>
	# A<26> & Dout2<3>
	# A<25> & Dout2<3>
	# A<24> & Dout2<3>
;Imported pterms FB1_14
	# A<30> & Dout2<3>
	# A<29> & Dout2<3>
	# A<28> & Dout2<3>
	# A<20> & Dout2<3>
	# !A<21> & Dout2<3>
;Imported pterms FB1_13
	# A<31> & Dout2<3>
	# Dout2<3> & A<18>
	# Dout2<3> & A<16>
;Imported pterms FB1_16
	# AUTO_CONFIG_DONE<0> & Dout2<3>
	# !A<23> & Dout2<3>
	# !A<22> & Dout2<3>
	# !A<19> & Dout2<3>
	# Dout2<3> & A<17>
;Imported pterms FB1_17
	# nAS & Dout2<3>
	# !RW & Dout2<3>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & RW & !AUTO_CONFIG_DONE<0> & 
	A<23> & A<22> & A<21> & A<19> & Dout1<3> & !A<17> & 
	!A<18> & !A<16>;
   D<3>.OE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & RW & A<23> & A<22> & 
	A<21> & A<19> & !A<17> & !A<18> & !A<16> & 
	!$OpTx$AUTO_CONFIG_and000015/AUTO_CONFIG_and000015_D2_INV$69;

MACROCELL | 0 | 2 | DSACK_1_OBUFE
ATTRIBUTES | 265986 | 0
INPUTS | 3 | AUTO_CONFIG_D0  | DSACK_16BIT  | nRAM_SEL_OBUF/nRAM_SEL_OBUF_D2
INPUTMC | 3 | 4 | 13 | 1 | 14 | 1 | 12
EQ | 2 | 
   DSACK<1> = !AUTO_CONFIG_D0 & DSACK_16BIT;
   DSACK<1>.OE = nRAM_SEL_OBUF/nRAM_SEL_OBUF_D2;

MACROCELL | 2 | 17 | SHUT_UP<0>
ATTRIBUTES | 8557376 | 0
OUTPUTMC | 17 | 4 | 16 | 3 | 5 | 2 | 13 | 2 | 16 | 2 | 11 | 2 | 14 | 0 | 1 | 1 | 12 | 2 | 12 | 2 | 15 | 2 | 17 | 3 | 4 | 3 | 6 | 3 | 7 | 4 | 14 | 4 | 15 | 4 | 17
INPUTS | 28 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nDS  | nAS  | RW  | AUTO_CONFIG_DONE<0>  | A<23>  | A<22>  | A<21>  | A<19>  | A<3>  | A<6>  | A<17>  | A<18>  | A<16>  | IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2  | IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2  | BASEADR_4MB<0>  | BASEADR_4MB<1>  | BASEADR_4MB<2>  | SHUT_UP<0>
INPUTMC | 7 | 3 | 1 | 7 | 5 | 7 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 2 | 17
INPUTP | 21 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 15 | 2 | 17 | 123 | 125 | 127 | 96 | 92 | 97 | 114 | 118 | 109
EXPORTS | 1 | 2 | 16
EQ | 24 | 
   SHUT_UP<0>.D = Gnd;
   SHUT_UP<0>.CLK = clk;	// GCK
   !SHUT_UP<0>.AP = reset;	// GSR
   SHUT_UP<0>.CE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nDS & !nAS & !RW & 
	!AUTO_CONFIG_DONE<0> & A<23> & A<22> & A<21> & A<19> & A<3> & A<6> & 
	!A<17> & !A<18> & !A<16> & 
	IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2 & IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2;
    SHUT_UP<0>.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !BASEADR_4MB<0> & 
	BASEADR_4MB<1> & BASEADR_4MB<2> & A<23> & A<22> & !A<21> & 
	!SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !BASEADR_4MB<0> & 
	BASEADR_4MB<1> & !BASEADR_4MB<2> & !A<23> & A<22> & !A<21> & 
	!SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !BASEADR_4MB<0> & 
	!BASEADR_4MB<1> & BASEADR_4MB<2> & A<23> & !A<22> & !A<21> & 
	!SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !BASEADR_4MB<0> & 
	!BASEADR_4MB<1> & !BASEADR_4MB<2> & !A<23> & !A<22> & !A<21> & 
	!SHUT_UP<0>
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 6 | 11 | IDE_DSACK<0>
ATTRIBUTES | 8557312 | 0
OUTPUTMC | 5 | 1 | 14 | 1 | 4 | 1 | 2 | 1 | 3 | 1 | 5
INPUTS | 7 | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D  | A<29>  | SHUT_UP<1>  | EXP38_.EXP  | EXP39_.EXP
INPUTMC | 6 | 7 | 14 | 7 | 13 | 7 | 12 | 5 | 7 | 6 | 10 | 6 | 12
INPUTP | 1 | 136
IMPORTS | 2 | 6 | 10 | 6 | 12
EQ | 32 | 
   IDE_DSACK<0>.D = A<29>
	# SHUT_UP<1>
	# 
	Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D
	# 
	Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D
	# 
	Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB7_11
	# A<28>
	# A<27>
	# A<26>
	# A<25>
	# A<24>
;Imported pterms FB7_10
	# IDE_BASEADR<1> & !A<17>
	# !IDE_BASEADR<1> & A<17>
	# !IDE_BASEADR<2> & A<18>
;Imported pterms FB7_13
	# A<30>
	# A<31>
	# nAS
	# IDE_BASEADR<0> & !A<16>
	# !IDE_BASEADR<0> & A<16>
;Imported pterms FB7_14
	# A<20> & !IDE_BASEADR<4>
	# !A<20> & IDE_BASEADR<4>
	# IDE_BASEADR<2> & !A<18>
	# IDE_BASEADR<3> & !A<19>
	# !IDE_BASEADR<3> & A<19>;
   IDE_DSACK<0>.CLK = clk;	// GCK
   !IDE_DSACK<0>.AP = reset;	// GSR
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 4 | 17 | AUTO_CONFIG_CYCLE
ATTRIBUTES | 4359040 | 0
OUTPUTMC | 3 | 4 | 16 | 4 | 17 | 4 | 0
INPUTS | 25 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | AUTO_CONFIG_DONE<0>  | A<23>  | A<22>  | A<21>  | A<19>  | AUTO_CONFIG_CYCLE  | A<17>  | A<18>  | A<16>  | CIIN  | nAS  | BASEADR<0>  | BASEADR<1>  | BASEADR<2>  | SHUT_UP<0>  | AUTO_CONFIG_DONE_CYCLE_1_mux00006/AUTO_CONFIG_DONE_CYCLE_1_mux00006_D2.EXP
INPUTMC | 8 | 3 | 1 | 4 | 17 | 4 | 16 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 17 | 4 | 0
INPUTP | 17 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 123 | 125 | 127 | 96 | 114 | 118 | 109 | 2
EXPORTS | 1 | 4 | 16
IMPORTS | 1 | 4 | 0
EQ | 20 | 
   AUTO_CONFIG_CYCLE.T = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !AUTO_CONFIG_DONE<0> & A<23> & 
	A<22> & A<21> & A<19> & AUTO_CONFIG_CYCLE & !A<17> & 
	!A<18> & !A<16>
;Imported pterms FB5_1
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !AUTO_CONFIG_DONE<1> & A<23> & 
	A<22> & A<21> & A<19> & AUTO_CONFIG_CYCLE & !A<17> & 
	!A<18> & !A<16>;
   AUTO_CONFIG_CYCLE.CLK = clk;	// GCK
   AUTO_CONFIG_CYCLE.AP = nAS;
    AUTO_CONFIG_CYCLE.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & BASEADR<0> & BASEADR<1> & 
	BASEADR<2> & A<23> & A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & BASEADR<0> & !BASEADR<1> & 
	BASEADR<2> & A<23> & !A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & !BASEADR<0> & BASEADR<1> & 
	BASEADR<2> & A<23> & A<22> & !A<21> & !SHUT_UP<0>
GLOBALS | 1 | 2 | clk

MACROCELL | 6 | 16 | IDE_CYCLE
ATTRIBUTES | 8553344 | 0
OUTPUTMC | 6 | 4 | 16 | 6 | 16 | 6 | 0 | 6 | 14 | 6 | 15 | 6 | 17
INPUTS | 8 | IDE_CYCLE  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D  | A<29>  | EXP42_.EXP  | EXP43_.EXP  | nAS
INPUTMC | 6 | 6 | 16 | 7 | 14 | 7 | 13 | 7 | 12 | 6 | 15 | 6 | 17
INPUTP | 2 | 136 | 2
IMPORTS | 2 | 6 | 15 | 6 | 17
EQ | 31 | 
   IDE_CYCLE.D = A<29> & IDE_CYCLE
	# IDE_CYCLE & 
	Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D
	# IDE_CYCLE & 
	Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D
	# IDE_CYCLE & 
	Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB7_16
	# A<27> & IDE_CYCLE
	# A<26> & IDE_CYCLE
	# A<25> & IDE_CYCLE
	# A<24> & IDE_CYCLE
	# IDE_CYCLE & SHUT_UP<1>
;Imported pterms FB7_15
	# IDE_BASEADR<1> & IDE_CYCLE & !A<17>
	# !IDE_BASEADR<1> & IDE_CYCLE & A<17>
	# IDE_BASEADR<2> & IDE_CYCLE & !A<18>
	# !IDE_BASEADR<2> & IDE_CYCLE & A<18>
	# !IDE_BASEADR<3> & A<19> & IDE_CYCLE
;Imported pterms FB7_18
	# A<30> & IDE_CYCLE
	# A<28> & IDE_CYCLE
	# A<31> & IDE_CYCLE
	# IDE_BASEADR<0> & IDE_CYCLE & !A<16>
	# !IDE_BASEADR<0> & IDE_CYCLE & A<16>
;Imported pterms FB7_1
	# A<20> & !IDE_BASEADR<4> & IDE_CYCLE
	# !A<20> & IDE_BASEADR<4> & IDE_CYCLE
	# IDE_BASEADR<3> & !A<19> & IDE_CYCLE;
   IDE_CYCLE.CLK = clk;	// GCK
   IDE_CYCLE.AP = nAS;
GLOBALS | 1 | 2 | clk

MACROCELL | 5 | 7 | SHUT_UP<1>
ATTRIBUTES | 8557376 | 0
OUTPUTMC | 29 | 1 | 13 | 3 | 14 | 6 | 11 | 6 | 15 | 1 | 14 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 16 | 0 | 8 | 1 | 3 | 0 | 1 | 1 | 12 | 0 | 7 | 0 | 9 | 1 | 1 | 1 | 2 | 1 | 5 | 1 | 6 | 1 | 7 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 15 | 1 | 16 | 1 | 17 | 3 | 13 | 3 | 15 | 3 | 17
INPUTS | 24 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nDS  | nAS  | RW  | AUTO_CONFIG_DONE<0>  | AUTO_CONFIG_DONE<1>  | A<23>  | A<22>  | A<21>  | A<19>  | A<17>  | A<18>  | A<16>  | IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2  | IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2  | IDE_BASEADR_4_and00001/IDE_BASEADR_4_and00001_D2
INPUTMC | 5 | 3 | 1 | 1 | 15 | 7 | 5 | 7 | 4 | 7 | 6
INPUTP | 19 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 15 | 2 | 17 | 123 | 125 | 127 | 96 | 114 | 118 | 109
EQ | 9 | 
   SHUT_UP<1>.D = Gnd;
   SHUT_UP<1>.CLK = clk;	// GCK
   !SHUT_UP<1>.AP = reset;	// GSR
   SHUT_UP<1>.CE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nDS & !nAS & !RW & 
	AUTO_CONFIG_DONE<0> & !AUTO_CONFIG_DONE<1> & A<23> & A<22> & A<21> & 
	A<19> & !A<17> & !A<18> & !A<16> & 
	IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2 & IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2 & 
	IDE_BASEADR_4_and00001/IDE_BASEADR_4_and00001_D2;
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 4 | 13 | AUTO_CONFIG_D0
ATTRIBUTES | 8561408 | 0
OUTPUTMC | 2 | 0 | 2 | 4 | 14
INPUTS | 19 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nAS  | AUTO_CONFIG_DONE<0>  | A<23>  | A<22>  | A<21>  | A<19>  | A<17>  | A<18>  | A<16>  | AUTO_CONFIG_DONE<1>
INPUTMC | 2 | 3 | 1 | 1 | 15
INPUTP | 17 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 2 | 123 | 125 | 127 | 96 | 114 | 118 | 109
EXPORTS | 1 | 4 | 14
EQ | 14 | 
   AUTO_CONFIG_D0.D = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & !AUTO_CONFIG_DONE<0> & 
	A<23> & A<22> & A<21> & A<19> & !A<17> & !A<18> & !A<16>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & !AUTO_CONFIG_DONE<1> & 
	A<23> & A<22> & A<21> & A<19> & !A<17> & !A<18> & !A<16>;
   AUTO_CONFIG_D0.CLK = clk;	// GCK
   !AUTO_CONFIG_D0.AR = reset;	// GSR
    AUTO_CONFIG_D0.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !AUTO_CONFIG_DONE<0> & A<23> & 
	A<22> & A<21> & A<19> & !A<17> & !A<18> & !A<16>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !AUTO_CONFIG_DONE<1> & A<23> & 
	A<22> & A<21> & A<19> & !A<17> & !A<18> & !A<16>
GLOBALS | 2 | 2 | clk | 4 | reset

MACROCELL | 1 | 14 | DSACK_16BIT
ATTRIBUTES | 8557312 | 0
OUTPUTMC | 2 | 0 | 2 | 1 | 13
INPUTS | 29 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | ROM_EN  | IDE_DSACK<0>  | SHUT_UP<1>  | IDE_WAIT  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0000_D  | RW  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | A<17>  | A<18>  | A<16>  | AUTO_CONFIG_DONE<1>.EXP
INPUTMC | 15 | 1 | 13 | 6 | 11 | 5 | 7 | 1 | 16 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12 | 3 | 3 | 3 | 4 | 3 | 2 | 4 | 9 | 4 | 7 | 4 | 6 | 1 | 15
INPUTP | 14 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 62 | 17 | 114 | 118 | 109
EXPORTS | 1 | 1 | 13
IMPORTS | 1 | 1 | 15
EQ | 63 | 
   !DSACK_16BIT.D = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !IDE_DSACK<0> & !SHUT_UP<1> & 
	IDE_WAIT & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0000_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & ROM_EN & !IDE_DSACK<0> & 
	!SHUT_UP<1> & IDE_WAIT & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0000_D
;Imported pterms FB2_16
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !ROM_EN & !SHUT_UP<1> & 
	!IDE_DSACK<3> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0000_D;
   DSACK_16BIT.CLK = clk;	// GCK
   !DSACK_16BIT.AP = reset;	// GSR
    DSACK_16BIT.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & !A<17> & 
	!A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !IDE_BASEADR<0> & 
	IDE_BASEADR<1> & !IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & A<17> & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & !A<17> & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 6 | 5 | Dout1<0>
ATTRIBUTES | 8557312 | 0
OUTPUTMC | 2 | 2 | 10 | 6 | 6
INPUTS | 7 | A<3>  | A<1>  | A<5>  | A<4>  | A<2>  | Dout1_and0000/Dout1_and0000_D2  | A<6>
INPUTMC | 1 | 4 | 12
INPUTP | 6 | 92 | 82 | 88 | 90 | 79 | 97
EXPORTS | 1 | 6 | 6
EQ | 12 | 
   !Dout1<0>.D = !A<3> & !A<1> & !A<5> & !A<4> & !A<2> & 
	Dout1_and0000/Dout1_and0000_D2
	# !A<3> & !A<5> & !A<4> & !A<2> & A<6> & 
	Dout1_and0000/Dout1_and0000_D2
	# !A<3> & A<1> & A<5> & !A<4> & A<2> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2
	# !A<3> & !A<1> & !A<5> & A<4> & A<2> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2;
   Dout1<0>.CLK = clk;	// GCK
   !Dout1<0>.AP = reset;	// GSR
    Dout1<0>.EXP  =  !A<3> & !A<1> & A<5> & !A<4> & A<2> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 7 | 15 | Dout1<1>
ATTRIBUTES | 8557312 | 0
OUTPUTMC | 1 | 5 | 2
INPUTS | 7 | A<3>  | A<5>  | A<4>  | A<2>  | A<6>  | Dout1_and0000/Dout1_and0000_D2  | A<1>
INPUTMC | 1 | 4 | 12
INPUTP | 6 | 92 | 88 | 90 | 79 | 97 | 82
EQ | 8 | 
   !Dout1<1>.D = !A<3> & !A<5> & !A<4> & !A<2> & A<6> & 
	Dout1_and0000/Dout1_and0000_D2
	# !A<3> & A<1> & !A<5> & A<4> & !A<2> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2
	# !A<3> & A<1> & !A<5> & !A<4> & A<2> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2;
   Dout1<1>.CLK = clk;	// GCK
   !Dout1<1>.AP = reset;	// GSR
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 5 | 16 | Dout1<2>
ATTRIBUTES | 8557312 | 0
OUTPUTMC | 2 | 6 | 1 | 5 | 17
INPUTS | 24 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nAS  | AUTO_CONFIG_DONE<0>  | A<23>  | A<22>  | A<21>  | A<19>  | A<6>  | A<17>  | A<18>  | A<16>  | $OpTx$Dout1_mux0002<1>1/Dout1_mux0002<1>1_D2_INV$71  | $OpTx$Dout1_mux0002<1>9/Dout1_mux0002<1>9_D2_INV$73  | AUTO_CONFIG_DONE<1>  | $OpTx$Dout1_mux0002<1>2/Dout1_mux0002<1>2_D2_INV$72  | Dout2<1>
INPUTMC | 6 | 3 | 1 | 7 | 11 | 4 | 2 | 1 | 15 | 7 | 10 | 6 | 7
INPUTP | 18 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 2 | 123 | 125 | 127 | 96 | 97 | 114 | 118 | 109
EXPORTS | 1 | 5 | 17
EQ | 27 | 
   !Dout1<2>.D = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & !AUTO_CONFIG_DONE<0> & 
	A<23> & A<22> & A<21> & A<19> & A<6> & !A<17> & !A<18> & 
	!A<16> & 
	$OpTx$Dout1_mux0002<1>1/Dout1_mux0002<1>1_D2_INV$71 & 
	$OpTx$Dout1_mux0002<1>2/Dout1_mux0002<1>2_D2_INV$72
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & !AUTO_CONFIG_DONE<0> & 
	A<23> & A<22> & A<21> & A<19> & !A<6> & !A<17> & !A<18> & 
	!A<16> & 
	$OpTx$Dout1_mux0002<1>1/Dout1_mux0002<1>1_D2_INV$71 & 
	$OpTx$Dout1_mux0002<1>9/Dout1_mux0002<1>9_D2_INV$73
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & !AUTO_CONFIG_DONE<1> & 
	A<23> & A<22> & A<21> & A<19> & A<6> & !A<17> & !A<18> & 
	!A<16> & 
	$OpTx$Dout1_mux0002<1>1/Dout1_mux0002<1>1_D2_INV$71 & 
	$OpTx$Dout1_mux0002<1>2/Dout1_mux0002<1>2_D2_INV$72
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & !AUTO_CONFIG_DONE<1> & 
	A<23> & A<22> & A<21> & A<19> & !A<6> & !A<17> & !A<18> & 
	!A<16> & 
	$OpTx$Dout1_mux0002<1>1/Dout1_mux0002<1>1_D2_INV$71 & 
	$OpTx$Dout1_mux0002<1>9/Dout1_mux0002<1>9_D2_INV$73;
   Dout1<2>.CLK = clk;	// GCK
   !Dout1<2>.AP = reset;	// GSR
    Dout1<2>.EXP  =  Dout2<1> & A<18>
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 5 | 13 | Dout1<3>
ATTRIBUTES | 8557312 | 0
OUTPUTMC | 1 | 0 | 16
INPUTS | 23 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nAS  | AUTO_CONFIG_DONE<0>  | A<23>  | A<22>  | A<21>  | A<19>  | A<17>  | A<18>  | A<16>  | Dout1_mux0002<0>8/Dout1_mux0002<0>8_D2  | $OpTx$Dout1_mux0002<0>1/Dout1_mux0002<0>1_D2_INV$70  | Dout1_mux0002<0>7/Dout1_mux0002<0>7_D2  | Dout1_mux0002<0>2/Dout1_mux0002<0>2_D2  | AUTO_CONFIG_DONE<1>
INPUTMC | 6 | 3 | 1 | 7 | 7 | 4 | 3 | 7 | 8 | 7 | 9 | 1 | 15
INPUTP | 17 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 2 | 123 | 125 | 127 | 96 | 114 | 118 | 109
EQ | 14 | 
   !Dout1<3>.D = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & !AUTO_CONFIG_DONE<0> & 
	A<23> & A<22> & A<21> & A<19> & !A<17> & !A<18> & !A<16> & 
	!Dout1_mux0002<0>8/Dout1_mux0002<0>8_D2 & 
	$OpTx$Dout1_mux0002<0>1/Dout1_mux0002<0>1_D2_INV$70 & !Dout1_mux0002<0>7/Dout1_mux0002<0>7_D2 & 
	!Dout1_mux0002<0>2/Dout1_mux0002<0>2_D2
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & !AUTO_CONFIG_DONE<1> & 
	A<23> & A<22> & A<21> & A<19> & !A<17> & !A<18> & !A<16> & 
	!Dout1_mux0002<0>8/Dout1_mux0002<0>8_D2 & 
	$OpTx$Dout1_mux0002<0>1/Dout1_mux0002<0>1_D2_INV$70 & !Dout1_mux0002<0>7/Dout1_mux0002<0>7_D2 & 
	!Dout1_mux0002<0>2/Dout1_mux0002<0>2_D2;
   Dout1<3>.CLK = clk;	// GCK
   !Dout1<3>.AP = reset;	// GSR
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 7 | 17 | Dout2<0>
ATTRIBUTES | 8557312 | 0
OUTPUTMC | 5 | 2 | 8 | 2 | 6 | 2 | 7 | 2 | 9 | 2 | 10
INPUTS | 7 | A<3>  | A<5>  | A<4>  | A<2>  | A<6>  | Dout1_and0000/Dout1_and0000_D2  | A<1>
INPUTMC | 1 | 4 | 12
INPUTP | 6 | 92 | 88 | 90 | 79 | 97 | 82
EQ | 12 | 
   !Dout2<0>.D = A<3> & A<1> & !A<5> & A<4> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2
	# A<3> & !A<5> & A<4> & !A<2> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2
	# !A<3> & A<5> & !A<4> & A<2> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2
	# !A<3> & !A<5> & !A<4> & !A<2> & A<6> & 
	Dout1_and0000/Dout1_and0000_D2
	# A<1> & A<5> & !A<4> & A<2> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2;
   Dout2<0>.CLK = clk;	// GCK
   !Dout2<0>.AP = reset;	// GSR
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 6 | 7 | Dout2<1>
ATTRIBUTES | 8557312 | 0
OUTPUTMC | 5 | 5 | 0 | 5 | 1 | 5 | 2 | 5 | 16 | 5 | 17
INPUTS | 8 | A<3>  | A<5>  | A<4>  | A<2>  | Dout1_and0000/Dout1_and0000_D2  | A<1>  | A<6>  | EXP36_.EXP
INPUTMC | 2 | 4 | 12 | 6 | 8
INPUTP | 6 | 92 | 88 | 90 | 79 | 82 | 97
IMPORTS | 1 | 6 | 8
EQ | 15 | 
   !Dout2<1>.D = !A<3> & !A<5> & !A<4> & !A<2> & 
	Dout1_and0000/Dout1_and0000_D2
	# A<3> & !A<1> & !A<5> & A<4> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2
	# A<3> & !A<5> & A<4> & A<2> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2
	# !A<3> & A<1> & !A<5> & !A<4> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2
	# !A<1> & !A<5> & A<4> & A<2> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2
;Imported pterms FB7_9
	# !A<3> & !A<1> & A<5> & !A<4> & A<2> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2;
   Dout2<1>.CLK = clk;	// GCK
   !Dout2<1>.AP = reset;	// GSR
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 7 | 16 | Dout2<2>
ATTRIBUTES | 8557312 | 0
OUTPUTMC | 4 | 6 | 3 | 6 | 1 | 6 | 2 | 6 | 4
INPUTS | 7 | A<3>  | A<1>  | A<5>  | A<4>  | A<2>  | Dout1_and0000/Dout1_and0000_D2  | A<6>
INPUTMC | 1 | 4 | 12
INPUTP | 6 | 92 | 82 | 88 | 90 | 79 | 97
EQ | 12 | 
   !Dout2<2>.D = !A<3> & A<1> & !A<5> & !A<4> & !A<2> & 
	Dout1_and0000/Dout1_and0000_D2
	# !A<3> & A<1> & !A<5> & A<2> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2
	# !A<3> & A<1> & !A<4> & A<2> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2
	# !A<3> & !A<5> & !A<4> & !A<2> & A<6> & 
	Dout1_and0000/Dout1_and0000_D2
	# A<3> & !A<1> & !A<5> & A<4> & A<2> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2;
   Dout2<2>.CLK = clk;	// GCK
   !Dout2<2>.AP = reset;	// GSR
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 6 | 6 | Dout2<3>
ATTRIBUTES | 8557312 | 0
OUTPUTMC | 5 | 0 | 14 | 0 | 12 | 0 | 13 | 0 | 15 | 0 | 16
INPUTS | 8 | A<3>  | A<1>  | A<5>  | A<4>  | A<2>  | Dout1_and0000/Dout1_and0000_D2  | A<6>  | Dout1<0>.EXP
INPUTMC | 2 | 4 | 12 | 6 | 5
INPUTP | 6 | 92 | 82 | 88 | 90 | 79 | 97
IMPORTS | 1 | 6 | 5
EQ | 15 | 
   !Dout2<3>.D = !A<3> & A<1> & !A<5> & A<4> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2
	# !A<3> & A<1> & !A<5> & !A<4> & !A<2> & 
	Dout1_and0000/Dout1_and0000_D2
	# !A<3> & !A<5> & !A<4> & !A<2> & A<6> & 
	Dout1_and0000/Dout1_and0000_D2
	# A<1> & !A<5> & A<4> & A<2> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2
	# A<3> & !A<1> & !A<5> & A<4> & !A<2> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2
;Imported pterms FB7_6
	# !A<3> & !A<1> & A<5> & !A<4> & A<2> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2;
   Dout2<3>.CLK = clk;	// GCK
   !Dout2<3>.AP = reset;	// GSR
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 1 | 4 | IDE_DSACK<1>
ATTRIBUTES | 8557312 | 0
OUTPUTMC | 4 | 1 | 0 | 1 | 1 | 1 | 16 | 1 | 17
INPUTS | 25 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | IDE_BASEADR<3>  | A<19>  | IDE_DSACK<0>  | SHUT_UP<1>  | A<17>  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D  | EXP18_.EXP  | IDE_R_S$BUF0.EXP
INPUTMC | 12 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 6 | 11 | 5 | 7 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12 | 1 | 3 | 1 | 5
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 96 | 114 | 118 | 109
IMPORTS | 2 | 1 | 3 | 1 | 5
EQ | 133 | 
   !IDE_DSACK<1>.D = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & IDE_BASEADR<1> & 
	IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & A<17> & A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & !A<17> & A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & A<17> & A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & !A<17> & A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB2_4
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & A<17> & A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & !A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & A<17> & A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & !A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB2_3
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & !A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB2_6
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & !A<17> & A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & !A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & !A<17> & A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D;
   IDE_DSACK<1>.CLK = clk;	// GCK
   !IDE_DSACK<1>.AP = reset;	// GSR
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 1 | 0 | IDE_DSACK<2>
ATTRIBUTES | 8557312 | 0
OUTPUTMC | 4 | 1 | 10 | 1 | 8 | 1 | 9 | 1 | 11
INPUTS | 25 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | IDE_BASEADR<3>  | A<19>  | SHUT_UP<1>  | IDE_DSACK<1>  | A<17>  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D  | EXP17_.EXP  | EXP23_.EXP
INPUTMC | 12 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 7 | 1 | 4 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12 | 1 | 1 | 1 | 17
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 96 | 114 | 118 | 109
IMPORTS | 2 | 1 | 1 | 1 | 17
EQ | 133 | 
   !IDE_DSACK<2>.D = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & IDE_BASEADR<1> & 
	IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & A<17> & A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & !A<17> & A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & A<17> & A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & !A<17> & A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB2_2
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & !A<17> & A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & !A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & !A<17> & A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB2_18
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & A<17> & A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & !A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & A<17> & A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & !A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB2_17
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & !A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D;
   IDE_DSACK<2>.CLK = clk;	// GCK
   !IDE_DSACK<2>.AP = reset;	// GSR
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 1 | 10 | IDE_DSACK<3>
ATTRIBUTES | 8557312 | 0
OUTPUTMC | 1 | 1 | 15
INPUTS | 25 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | IDE_BASEADR<3>  | A<19>  | SHUT_UP<1>  | IDE_DSACK<2>  | A<17>  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D  | EXP22_.EXP  | INT2_OBUF.EXP
INPUTMC | 12 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 7 | 1 | 0 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12 | 1 | 9 | 1 | 11
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 96 | 114 | 118 | 109
IMPORTS | 2 | 1 | 9 | 1 | 11
EQ | 133 | 
   !IDE_DSACK<3>.D = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & IDE_BASEADR<1> & 
	IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & A<17> & A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & !A<17> & A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & A<17> & A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & !A<17> & A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB2_10
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & A<17> & A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & !A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & A<17> & A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & !A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB2_9
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & !A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & !A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB2_12
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & !A<17> & A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & !A<17> & A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D;
   IDE_DSACK<3>.CLK = clk;	// GCK
   !IDE_DSACK<3>.AP = reset;	// GSR
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 3 | 17 | nAS_D0
ATTRIBUTES | 8557312 | 0
OUTPUTMC | 3 | 3 | 1 | 1 | 15 | 3 | 16
INPUTS | 23 | nAS  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | RW  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | SHUT_UP<1>  | A<17>  | IDE_WAIT  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
INPUTMC | 9 | 4 | 9 | 4 | 7 | 4 | 6 | 5 | 7 | 1 | 16 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12
INPUTP | 14 | 2 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 17 | 114 | 62 | 118 | 109
EXPORTS | 1 | 3 | 16
EQ | 30 | 
   nAS_D0.D = nAS;
   nAS_D0.CLK = clk;	// GCK
   !nAS_D0.AP = reset;	// GSR
    nAS_D0.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & !SHUT_UP<1> & !A<17> & IDE_WAIT & 
	!A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !IDE_BASEADR<0> & 
	IDE_BASEADR<1> & !IDE_BASEADR<2> & !SHUT_UP<1> & A<17> & IDE_WAIT & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & !SHUT_UP<1> & !A<17> & IDE_WAIT & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 3 | 16 | IDE_W_S
ATTRIBUTES | 8688386 | 0
INPUTS | 24 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | RW  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | SHUT_UP<1>  | A<17>  | IDE_WAIT  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D  | nAS_D0.EXP
INPUTMC | 10 | 4 | 9 | 4 | 7 | 4 | 6 | 5 | 7 | 1 | 16 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12 | 3 | 17
INPUTP | 14 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 17 | 114 | 62 | 118 | 109
IMPORTS | 1 | 3 | 17
EQ | 75 | 
   !IDE_W.D = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & IDE_BASEADR<0> & 
	IDE_BASEADR<1> & IDE_BASEADR<2> & !SHUT_UP<1> & A<17> & IDE_WAIT & 
	A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & IDE_BASEADR<0> & 
	IDE_BASEADR<1> & !IDE_BASEADR<2> & !SHUT_UP<1> & A<17> & IDE_WAIT & 
	!A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & IDE_BASEADR<2> & !SHUT_UP<1> & !A<17> & IDE_WAIT & 
	A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !IDE_BASEADR<0> & 
	IDE_BASEADR<1> & IDE_BASEADR<2> & !SHUT_UP<1> & A<17> & IDE_WAIT & 
	A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & IDE_BASEADR<2> & !SHUT_UP<1> & !A<17> & IDE_WAIT & 
	A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB4_18
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & !SHUT_UP<1> & !A<17> & IDE_WAIT & 
	!A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !IDE_BASEADR<0> & 
	IDE_BASEADR<1> & !IDE_BASEADR<2> & !SHUT_UP<1> & A<17> & IDE_WAIT & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & !SHUT_UP<1> & !A<17> & IDE_WAIT & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D;
   IDE_W.CLK = clk;	// GCK
   !IDE_W.AP = reset;	// GSR
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 0 | 8 | ROM_OE_S
ATTRIBUTES | 8688386 | 0
INPUTS | 25 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | RW  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | ROM_EN  | SHUT_UP<1>  | A<17>  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D  | BYTE_1_OBUF.EXP  | EXP12_.EXP
INPUTMC | 12 | 4 | 9 | 4 | 7 | 4 | 6 | 1 | 13 | 5 | 7 | 1 | 16 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12 | 0 | 7 | 0 | 9
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 17 | 114 | 118 | 109
IMPORTS | 2 | 0 | 7 | 0 | 9
EQ | 76 | 
   !ROM_OE.D = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & IDE_BASEADR<0> & 
	IDE_BASEADR<1> & IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & A<17> & 
	A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & IDE_BASEADR<0> & 
	IDE_BASEADR<1> & !IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & A<17> & 
	!A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & !A<17> & 
	A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	IDE_BASEADR<1> & IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & A<17> & 
	A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & !A<17> & 
	A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB1_8
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	IDE_BASEADR<1> & !IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & A<17> & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB1_10
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & !A<17> & 
	!A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & !A<17> & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D;
   ROM_OE.CLK = clk;	// GCK
   !ROM_OE.AP = reset;	// GSR
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 0 | 5 | BYTE_0_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 5 | RW  | SIZ<0>  | SIZ<1>  | A<0>  | A<1>
INPUTP | 5 | 17 | 11 | 8 | 86 | 82
EQ | 4 | 
   BYTE<0> = !RW & !A<1> & SIZ<0> & !SIZ<1>
	# !RW & !A<1> & SIZ<0> & !A<0>
	# !RW & !A<1> & !SIZ<0> & SIZ<1>
	# !RW & SIZ<0> & !SIZ<1> & !A<0>;

MACROCELL | 0 | 7 | BYTE_1_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 0 | 8
INPUTS | 27 | RW  | A<1>  | A<0>  | SIZ<0>  | SIZ<1>  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | ROM_EN  | SHUT_UP<1>  | A<17>  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
INPUTMC | 10 | 4 | 9 | 4 | 7 | 4 | 6 | 1 | 13 | 5 | 7 | 1 | 16 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12
INPUTP | 17 | 17 | 82 | 86 | 11 | 8 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 114 | 118 | 109
EXPORTS | 1 | 0 | 8
EQ | 12 | 
   BYTE<1> = !RW & A<1> & A<0>
	# !RW & !A<1> & SIZ<0> & !SIZ<1>
	# !RW & !A<1> & !SIZ<0> & SIZ<1> & !A<0>;
    BYTE_1_OBUF.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	IDE_BASEADR<1> & !IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & A<17> & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D

MACROCELL | 0 | 11 | BYTE_2_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 5 | RW  | A<1>  | SIZ<0>  | SIZ<1>  | A<0>
INPUTP | 5 | 17 | 82 | 11 | 8 | 86
EQ | 2 | 
   BYTE<2> = !RW & A<1>
	# !RW & SIZ<0> & !SIZ<1> & !A<0>;

MACROCELL | 0 | 10 | BYTE_3_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 3 | RW  | A<1>  | A<0>
INPUTP | 3 | 17 | 82 | 86
EQ | 2 | 
   BYTE<3> = !RW & A<1>
	# !RW & A<0>;

MACROCELL | 0 | 4 | INT2_OBUF$BUF1
ATTRIBUTES | 265986 | 0
INPUTS | 1 | nRAM_SEL_OBUF/nRAM_SEL_OBUF_D2
INPUTMC | 1 | 1 | 12
EQ | 2 | 
   DSACK<0> = Vcc;
   DSACK<0>.OE = nRAM_SEL_OBUF/nRAM_SEL_OBUF_D2;

MACROCELL | 3 | 10 | IDE_A_0_OBUF$BUF0
ATTRIBUTES | 264962 | 0
INPUTS | 1 | A<9>
INPUTP | 1 | 103
EQ | 1 | 
   IDE_A<0> = A<9>;

MACROCELL | 3 | 13 | IDE_A_1_OBUF$BUF0
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 3 | 14
INPUTS | 24 | A<10>  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | RW  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | ROM_EN  | SHUT_UP<1>  | A<17>  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
INPUTMC | 10 | 4 | 9 | 4 | 7 | 4 | 6 | 1 | 13 | 5 | 7 | 1 | 16 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12
INPUTP | 14 | 102 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 17 | 114 | 118 | 109
EXPORTS | 1 | 3 | 14
EQ | 19 | 
   IDE_A<1> = A<10>;
    IDE_A_1_OBUF$BUF0.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & !A<17> & 
	!A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	IDE_BASEADR<1> & !IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & A<17> & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D

MACROCELL | 3 | 11 | IDE_A_2_OBUF$BUF0
ATTRIBUTES | 264962 | 0
INPUTS | 1 | A<11>
INPUTP | 1 | 98
EQ | 1 | 
   IDE_A<2> = A<11>;

MACROCELL | 3 | 7 | IDE_CS_0_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 3 | 6
INPUTS | 17 | A<12>  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | BASEADR<0>  | BASEADR<1>  | BASEADR<2>  | A<23>  | A<22>  | A<21>  | STERM  | SHUT_UP<0>
INPUTMC | 5 | 2 | 2 | 2 | 3 | 2 | 4 | 3 | 5 | 2 | 17
INPUTP | 12 | 107 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 123 | 125 | 127
EXPORTS | 1 | 3 | 6
EQ | 13 | 
   IDE_CS<0> = !A<12>;
    IDE_CS_0_OBUF.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & BASEADR<0> & BASEADR<1> & !BASEADR<2> & 
	!A<23> & A<22> & A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & BASEADR<0> & !BASEADR<1> & !BASEADR<2> & 
	!A<23> & !A<22> & A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR<0> & BASEADR<1> & !BASEADR<2> & 
	!A<23> & A<22> & !A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR<0> & !BASEADR<1> & !BASEADR<2> & 
	!A<23> & !A<22> & !A<21> & STERM & !SHUT_UP<0>

MACROCELL | 3 | 8 | IDE_CS_1_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 1 | A<13>
INPUTP | 1 | 105
EQ | 1 | 
   IDE_CS<1> = !A<13>;

MACROCELL | 1 | 5 | IDE_R_S$BUF0
ATTRIBUTES | 8688386 | 0
OUTPUTMC | 1 | 1 | 4
INPUTS | 24 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | IDE_BASEADR<3>  | A<19>  | IDE_DSACK<0>  | SHUT_UP<1>  | A<17>  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D  | EXP19_.EXP
INPUTMC | 11 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 6 | 11 | 5 | 7 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12 | 1 | 6
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 96 | 114 | 118 | 109
EXPORTS | 1 | 1 | 4
IMPORTS | 1 | 1 | 6
EQ | 116 | 
   !IDE_DIR.D = ;Imported pterms FB2_7
	  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & IDE_BASEADR<0> & 
	IDE_BASEADR<1> & IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & A<17> & 
	A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & IDE_BASEADR<0> & 
	IDE_BASEADR<1> & !IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & A<17> & 
	!A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & !A<17> & 
	A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	IDE_BASEADR<1> & IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & A<17> & 
	A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & !A<17> & 
	A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB2_8
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & !A<17> & 
	!A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	IDE_BASEADR<1> & !IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & A<17> & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & !A<17> & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D;
   IDE_DIR.CLK = clk;	// GCK
   !IDE_DIR.AP = reset;	// GSR
    IDE_R_S$BUF0.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & !A<17> & A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & !A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & !A<17> & A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
GLOBALS | 2 | 2 | clk | 1 | reset

MACROCELL | 4 | 8 | IO4_OBUF$BUF0
ATTRIBUTES | 264962 | 0
INPUTS | 1 | A<2>
INPUTP | 1 | 79
EQ | 1 | 
   IO4 = A<2>;

MACROCELL | 4 | 10 | IO5_OBUF$BUF0
ATTRIBUTES | 264962 | 0
INPUTS | 1 | A<3>
INPUTP | 1 | 92
EQ | 1 | 
   IO5 = A<3>;

MACROCELL | 2 | 13 | OE_0_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 18 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | RW  | BASEADR<0>  | BASEADR<1>  | BASEADR<2>  | A<23>  | A<22>  | A<21>  | SHUT_UP<0>  | WE_1_OBUF.EXP
INPUTMC | 5 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 17 | 2 | 14
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 17 | 123 | 125 | 127
IMPORTS | 1 | 2 | 14
EQ | 25 | 
   !OE<0> = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & BASEADR<0> & BASEADR<1> & 
	BASEADR<2> & A<23> & A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & BASEADR<0> & BASEADR<1> & 
	!BASEADR<2> & !A<23> & A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & BASEADR<0> & !BASEADR<1> & 
	BASEADR<2> & A<23> & !A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !BASEADR<0> & BASEADR<1> & 
	BASEADR<2> & A<23> & A<22> & !A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !BASEADR<0> & !BASEADR<1> & 
	BASEADR<2> & A<23> & !A<22> & !A<21> & !SHUT_UP<0>
;Imported pterms FB3_15
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & BASEADR<0> & !BASEADR<1> & 
	!BASEADR<2> & !A<23> & !A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !BASEADR<0> & BASEADR<1> & 
	!BASEADR<2> & !A<23> & A<22> & !A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !BASEADR<0> & !BASEADR<1> & 
	!BASEADR<2> & !A<23> & !A<22> & !A<21> & !SHUT_UP<0>;

MACROCELL | 2 | 16 | OE_1_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 2 | 15
INPUTS | 18 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | RW  | BASEADR_4MB<0>  | BASEADR_4MB<1>  | BASEADR_4MB<2>  | A<23>  | A<22>  | A<21>  | SHUT_UP<0>  | SHUT_UP<0>.EXP
INPUTMC | 5 | 2 | 6 | 2 | 0 | 2 | 1 | 2 | 17 | 2 | 17
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 17 | 123 | 125 | 127
EXPORTS | 1 | 2 | 15
IMPORTS | 1 | 2 | 17
EQ | 37 | 
   !OE<1> = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & BASEADR_4MB<0> & 
	BASEADR_4MB<1> & BASEADR_4MB<2> & A<23> & A<22> & A<21> & 
	!SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & BASEADR_4MB<0> & 
	BASEADR_4MB<1> & !BASEADR_4MB<2> & !A<23> & A<22> & A<21> & 
	!SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & BASEADR_4MB<0> & 
	!BASEADR_4MB<1> & BASEADR_4MB<2> & A<23> & !A<22> & A<21> & 
	!SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & BASEADR_4MB<0> & 
	!BASEADR_4MB<1> & !BASEADR_4MB<2> & !A<23> & !A<22> & A<21> & 
	!SHUT_UP<0>
;Imported pterms FB3_18
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !BASEADR_4MB<0> & 
	BASEADR_4MB<1> & BASEADR_4MB<2> & A<23> & A<22> & !A<21> & 
	!SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !BASEADR_4MB<0> & 
	BASEADR_4MB<1> & !BASEADR_4MB<2> & !A<23> & A<22> & !A<21> & 
	!SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !BASEADR_4MB<0> & 
	!BASEADR_4MB<1> & BASEADR_4MB<2> & A<23> & !A<22> & !A<21> & 
	!SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !BASEADR_4MB<0> & 
	!BASEADR_4MB<1> & !BASEADR_4MB<2> & !A<23> & !A<22> & !A<21> & 
	!SHUT_UP<0>;
    OE_1_OBUF.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !BASEADR_4MB<0> & 
	!BASEADR_4MB<1> & !BASEADR_4MB<2> & !A<23> & !A<22> & !A<21> & 
	!SHUT_UP<0>

MACROCELL | 2 | 11 | WE_0_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 18 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | RW  | BASEADR<0>  | BASEADR<1>  | BASEADR<2>  | A<23>  | A<22>  | A<21>  | SHUT_UP<0>  | IDE_BASEADR<5>.EXP
INPUTMC | 5 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 17 | 2 | 12
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 17 | 123 | 125 | 127
IMPORTS | 1 | 2 | 12
EQ | 25 | 
   !WE<0> = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & BASEADR<0> & BASEADR<1> & 
	BASEADR<2> & A<23> & A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & BASEADR<0> & BASEADR<1> & 
	!BASEADR<2> & !A<23> & A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & BASEADR<0> & !BASEADR<1> & 
	BASEADR<2> & A<23> & !A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !BASEADR<0> & BASEADR<1> & 
	BASEADR<2> & A<23> & A<22> & !A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !BASEADR<0> & !BASEADR<1> & 
	BASEADR<2> & A<23> & !A<22> & !A<21> & !SHUT_UP<0>
;Imported pterms FB3_13
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & BASEADR<0> & !BASEADR<1> & 
	!BASEADR<2> & !A<23> & !A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !BASEADR<0> & BASEADR<1> & 
	!BASEADR<2> & !A<23> & A<22> & !A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !BASEADR<0> & !BASEADR<1> & 
	!BASEADR<2> & !A<23> & !A<22> & !A<21> & !SHUT_UP<0>;

MACROCELL | 2 | 14 | WE_1_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 2 | 13
INPUTS | 21 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | RW  | BASEADR_4MB<0>  | BASEADR_4MB<1>  | BASEADR_4MB<2>  | A<23>  | A<22>  | A<21>  | SHUT_UP<0>  | BASEADR<0>  | BASEADR<1>  | BASEADR<2>  | EXP26_.EXP
INPUTMC | 8 | 2 | 6 | 2 | 0 | 2 | 1 | 2 | 17 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 15
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 17 | 123 | 125 | 127
EXPORTS | 1 | 2 | 13
IMPORTS | 1 | 2 | 15
EQ | 43 | 
   !WE<1> = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & BASEADR_4MB<0> & 
	BASEADR_4MB<1> & BASEADR_4MB<2> & A<23> & A<22> & A<21> & 
	!SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & BASEADR_4MB<0> & 
	!BASEADR_4MB<1> & BASEADR_4MB<2> & A<23> & !A<22> & A<21> & 
	!SHUT_UP<0>
;Imported pterms FB3_16
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & BASEADR_4MB<0> & 
	BASEADR_4MB<1> & !BASEADR_4MB<2> & !A<23> & A<22> & A<21> & 
	!SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & BASEADR_4MB<0> & 
	!BASEADR_4MB<1> & !BASEADR_4MB<2> & !A<23> & !A<22> & A<21> & 
	!SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !BASEADR_4MB<0> & 
	BASEADR_4MB<1> & BASEADR_4MB<2> & A<23> & A<22> & !A<21> & 
	!SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !BASEADR_4MB<0> & 
	BASEADR_4MB<1> & !BASEADR_4MB<2> & !A<23> & A<22> & !A<21> & 
	!SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !BASEADR_4MB<0> & 
	!BASEADR_4MB<1> & BASEADR_4MB<2> & A<23> & !A<22> & !A<21> & 
	!SHUT_UP<0>
;Imported pterms FB3_17
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !BASEADR_4MB<0> & 
	!BASEADR_4MB<1> & !BASEADR_4MB<2> & !A<23> & !A<22> & !A<21> & 
	!SHUT_UP<0>;
    WE_1_OBUF.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & BASEADR<0> & !BASEADR<1> & 
	!BASEADR<2> & !A<23> & !A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !BASEADR<0> & BASEADR<1> & 
	!BASEADR<2> & !A<23> & A<22> & !A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !BASEADR<0> & !BASEADR<1> & 
	!BASEADR<2> & !A<23> & !A<22> & !A<21> & !SHUT_UP<0>

MACROCELL | 0 | 1 | nRAM_SEL_OBUF
ATTRIBUTES | 264962 | 0
INPUTS | 24 | AUTO_CONFIG/AUTO_CONFIG_D2  | SHUT_UP<0>  | Mcompar_RAM4MB_cmp_eq0000_AEB_or0000/Mcompar_RAM4MB_cmp_eq0000_AEB_or0000_D2  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | Mcompar_RAM2MB_cmp_eq0000_or0000_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0000_xor0000_D  | Mcompar_RAM2MB_cmp_eq0000_or0000_xor0001/Mcompar_RAM2MB_cmp_eq0000_or0000_xor0001_D  | Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D  | IDE_BASEADR<0>  | SHUT_UP<1>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D
INPUTMC | 15 | 4 | 14 | 2 | 17 | 3 | 0 | 3 | 9 | 3 | 12 | 3 | 15 | 4 | 9 | 5 | 7 | 1 | 16 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12 | 3 | 3 | 3 | 4
INPUTP | 9 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 109
EQ | 26 | 
   !nRAM_SEL = AUTO_CONFIG/AUTO_CONFIG_D2
	# !SHUT_UP<0> & 
	Mcompar_RAM4MB_cmp_eq0000_AEB_or0000/Mcompar_RAM4MB_cmp_eq0000_AEB_or0000_D2
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !SHUT_UP<0> & 
	!Mcompar_RAM2MB_cmp_eq0000_or0000_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0000_xor0000_D & 
	!Mcompar_RAM2MB_cmp_eq0000_or0000_xor0001/Mcompar_RAM2MB_cmp_eq0000_or0000_xor0001_D & 
	!Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & IDE_BASEADR<0> & !SHUT_UP<1> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !IDE_BASEADR<0> & !SHUT_UP<1> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D;

MACROCELL | 1 | 11 | INT2_OBUF
ATTRIBUTES | 264962 | 0
OUTPUTMC | 1 | 1 | 10
INPUTS | 23 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | IDE_BASEADR<3>  | A<19>  | SHUT_UP<1>  | IDE_DSACK<2>  | A<17>  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
INPUTMC | 10 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 7 | 1 | 0 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 96 | 114 | 118 | 109
EXPORTS | 1 | 1 | 10
EQ | 33 | 
   ROM_WE = Vcc;
    INT2_OBUF.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & !A<17> & A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & !A<17> & A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D

MACROCELL | 4 | 11 | INT2_OBUF$BUF0
ATTRIBUTES | 264962 | 0
INPUTS | 0
EQ | 1 | 
   INT2 = Vcc;

MACROCELL | 4 | 1 | AUTO_CONFIG_DONE_CYCLE_0_mux00006/AUTO_CONFIG_DONE_CYCLE_0_mux00006_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 1 | 5 | 15
INPUTS | 5 | A<3>  | A<1>  | A<5>  | A<4>  | A<6>
INPUTP | 5 | 92 | 82 | 88 | 90 | 97
EQ | 1 | 
   AUTO_CONFIG_DONE_CYCLE_0_mux00006/AUTO_CONFIG_DONE_CYCLE_0_mux00006_D2 = A<3> & !A<1> & !A<5> & !A<4> & A<6>;

MACROCELL | 4 | 0 | AUTO_CONFIG_DONE_CYCLE_1_mux00006/AUTO_CONFIG_DONE_CYCLE_1_mux00006_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 2 | 5 | 14 | 4 | 17
INPUTS | 23 | A<3>  | A<1>  | A<5>  | A<4>  | A<6>  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | AUTO_CONFIG_DONE<1>  | A<23>  | A<22>  | A<21>  | A<19>  | AUTO_CONFIG_CYCLE  | A<17>  | A<18>  | A<16>
INPUTMC | 2 | 1 | 15 | 4 | 17
INPUTP | 21 | 92 | 82 | 88 | 90 | 97 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 123 | 125 | 127 | 96 | 114 | 118 | 109
EXPORTS | 1 | 4 | 17
EQ | 5 | 
   AUTO_CONFIG_DONE_CYCLE_1_mux00006/AUTO_CONFIG_DONE_CYCLE_1_mux00006_D2 = A<3> & !A<1> & !A<5> & !A<4> & A<6>;
    AUTO_CONFIG_DONE_CYCLE_1_mux00006/AUTO_CONFIG_DONE_CYCLE_1_mux00006_D2.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !AUTO_CONFIG_DONE<1> & A<23> & 
	A<22> & A<21> & A<19> & AUTO_CONFIG_CYCLE & !A<17> & 
	!A<18> & !A<16>

MACROCELL | 7 | 5 | IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 12 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 2 | 17 | 5 | 7
INPUTS | 2 | A<1>  | A<2>
INPUTP | 2 | 82 | 79
EQ | 1 | 
   IDE_BASEADR_4_and00006/IDE_BASEADR_4_and00006_D2 = !A<1> & !A<2>;

MACROCELL | 7 | 4 | IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 12 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 2 | 17 | 5 | 7
INPUTS | 2 | A<5>  | A<4>
INPUTP | 2 | 88 | 90
EQ | 1 | 
   IDE_BASEADR_4_and00007/IDE_BASEADR_4_and00007_D2 = !A<5> & !A<4>;

MACROCELL | 1 | 2 | AUTO_CONFIG_and000016/AUTO_CONFIG_and000016_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 5 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 1 | 3
INPUTS | 23 | A<18>  | A<16>  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | IDE_BASEADR<3>  | A<19>  | IDE_DSACK<0>  | SHUT_UP<1>  | A<17>  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
INPUTMC | 10 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 6 | 11 | 5 | 7 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12
INPUTP | 13 | 118 | 109 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 96 | 114
EXPORTS | 1 | 1 | 3
EQ | 9 | 
   AUTO_CONFIG_and000016/AUTO_CONFIG_and000016_D2 = !A<18> & !A<16>;
    AUTO_CONFIG_and000016/AUTO_CONFIG_and000016_D2.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & !A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D

MACROCELL | 5 | 8 | IDE_BASEADR_0_not00019/IDE_BASEADR_0_not00019_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 4 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5
INPUTS | 4 | nDS  | RW  | AUTO_CONFIG_DONE<1>  | A<6>
INPUTMC | 1 | 1 | 15
INPUTP | 3 | 15 | 17 | 97
EQ | 1 | 
   IDE_BASEADR_0_not00019/IDE_BASEADR_0_not00019_D2 = !nDS & !RW & !AUTO_CONFIG_DONE<1> & A<6>;

MACROCELL | 7 | 6 | IDE_BASEADR_4_and00001/IDE_BASEADR_4_and00001_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 5 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 5 | 7
INPUTS | 2 | A<3>  | A<6>
INPUTP | 2 | 92 | 97
EQ | 1 | 
   IDE_BASEADR_4_and00001/IDE_BASEADR_4_and00001_D2 = A<3> & A<6>;

MACROCELL | 1 | 16 | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 16 | 1 | 13 | 3 | 14 | 1 | 14 | 3 | 16 | 0 | 8 | 0 | 9 | 0 | 1 | 1 | 12 | 0 | 7 | 1 | 6 | 1 | 7 | 1 | 15 | 3 | 13 | 3 | 15 | 3 | 17 | 1 | 17
INPUTS | 23 | IDE_BASEADR<3>  | A<19>  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | SHUT_UP<1>  | IDE_DSACK<1>  | A<17>  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
INPUTMC | 10 | 4 | 5 | 4 | 9 | 4 | 7 | 4 | 6 | 5 | 7 | 1 | 4 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12
INPUTP | 13 | 96 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 114 | 118 | 109
EXPORTS | 1 | 1 | 17
EQ | 10 | 
   Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D = IDE_BASEADR<3>
	$ A<19>;
    Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & !A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D

MACROCELL | 5 | 9 | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 27 | 1 | 13 | 3 | 14 | 1 | 14 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 16 | 0 | 8 | 1 | 3 | 0 | 1 | 1 | 12 | 0 | 7 | 0 | 9 | 1 | 1 | 1 | 2 | 1 | 5 | 1 | 6 | 1 | 7 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 15 | 1 | 16 | 1 | 17 | 3 | 13 | 3 | 15 | 3 | 17
INPUTS | 2 | IDE_BASEADR<4>  | A<20>
INPUTMC | 1 | 5 | 12
INPUTP | 1 | 116
EQ | 2 | 
   Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D = IDE_BASEADR<4>
	$ A<20>;

MACROCELL | 7 | 14 | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 29 | 1 | 13 | 3 | 14 | 6 | 11 | 6 | 16 | 1 | 14 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 16 | 0 | 8 | 1 | 3 | 0 | 1 | 1 | 12 | 0 | 7 | 0 | 9 | 1 | 1 | 1 | 2 | 1 | 5 | 1 | 6 | 1 | 7 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 15 | 1 | 16 | 1 | 17 | 3 | 13 | 3 | 15 | 3 | 17
INPUTS | 2 | IDE_BASEADR<5>  | A<21>
INPUTMC | 1 | 2 | 12
INPUTP | 1 | 127
EQ | 2 | 
   Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D = IDE_BASEADR<5>
	$ A<21>;

MACROCELL | 7 | 13 | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 29 | 1 | 13 | 3 | 14 | 6 | 11 | 6 | 16 | 1 | 14 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 16 | 0 | 8 | 1 | 3 | 0 | 1 | 1 | 12 | 0 | 7 | 0 | 9 | 1 | 1 | 1 | 2 | 1 | 5 | 1 | 6 | 1 | 7 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 15 | 1 | 16 | 1 | 17 | 3 | 13 | 3 | 15 | 3 | 17
INPUTS | 2 | IDE_BASEADR<6>  | A<22>
INPUTMC | 1 | 5 | 11
INPUTP | 1 | 125
EQ | 2 | 
   Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D = IDE_BASEADR<6>
	$ A<22>;

MACROCELL | 7 | 12 | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 29 | 1 | 13 | 3 | 14 | 6 | 11 | 6 | 16 | 1 | 14 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 16 | 0 | 8 | 1 | 3 | 0 | 1 | 1 | 12 | 0 | 7 | 0 | 9 | 1 | 1 | 1 | 2 | 1 | 5 | 1 | 6 | 1 | 7 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 15 | 1 | 16 | 1 | 17 | 3 | 13 | 3 | 15 | 3 | 17
INPUTS | 2 | IDE_BASEADR<7>  | A<23>
INPUTMC | 1 | 5 | 10
INPUTP | 1 | 123
EQ | 2 | 
   Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D = IDE_BASEADR<7>
	$ A<23>;

MACROCELL | 4 | 4 | $OpTx$AUTO_CONFIG_and000015/AUTO_CONFIG_and000015_D2_INV$69
ATTRIBUTES | 133888 | 0
OUTPUTMC | 4 | 2 | 8 | 2 | 10 | 2 | 5 | 0 | 14
INPUTS | 2 | AUTO_CONFIG_DONE<0>  | AUTO_CONFIG_DONE<1>
INPUTMC | 2 | 3 | 1 | 1 | 15
EQ | 1 | 
   $OpTx$AUTO_CONFIG_and000015/AUTO_CONFIG_and000015_D2_INV$69 = AUTO_CONFIG_DONE<0> & AUTO_CONFIG_DONE<1>;

MACROCELL | 1 | 12 | nRAM_SEL_OBUF/nRAM_SEL_OBUF_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 2 | 0 | 2 | 0 | 4
INPUTS | 24 | AUTO_CONFIG/AUTO_CONFIG_D2  | SHUT_UP<0>  | Mcompar_RAM4MB_cmp_eq0000_AEB_or0000/Mcompar_RAM4MB_cmp_eq0000_AEB_or0000_D2  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | Mcompar_RAM2MB_cmp_eq0000_or0000_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0000_xor0000_D  | Mcompar_RAM2MB_cmp_eq0000_or0000_xor0001/Mcompar_RAM2MB_cmp_eq0000_or0000_xor0001_D  | Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D  | IDE_BASEADR<0>  | SHUT_UP<1>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D
INPUTMC | 15 | 4 | 14 | 2 | 17 | 3 | 0 | 3 | 9 | 3 | 12 | 3 | 15 | 4 | 9 | 5 | 7 | 1 | 16 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12 | 3 | 3 | 3 | 4
INPUTP | 9 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 109
EQ | 26 | 
   nRAM_SEL_OBUF/nRAM_SEL_OBUF_D2 = AUTO_CONFIG/AUTO_CONFIG_D2
	# !SHUT_UP<0> & 
	Mcompar_RAM4MB_cmp_eq0000_AEB_or0000/Mcompar_RAM4MB_cmp_eq0000_AEB_or0000_D2
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !SHUT_UP<0> & 
	!Mcompar_RAM2MB_cmp_eq0000_or0000_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0000_xor0000_D & 
	!Mcompar_RAM2MB_cmp_eq0000_or0000_xor0001/Mcompar_RAM2MB_cmp_eq0000_or0000_xor0001_D & 
	!Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & IDE_BASEADR<0> & !SHUT_UP<1> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !IDE_BASEADR<0> & !SHUT_UP<1> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D;

MACROCELL | 3 | 3 | Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 4 | 1 | 14 | 0 | 1 | 1 | 12 | 1 | 15
INPUTS | 2 | IDE_BASEADR<1>  | A<17>
INPUTMC | 1 | 4 | 7
INPUTP | 1 | 114
EQ | 2 | 
   Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0001_D = IDE_BASEADR<1>
	$ A<17>;

MACROCELL | 3 | 4 | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 5 | 1 | 14 | 0 | 1 | 1 | 12 | 1 | 15 | 3 | 5
INPUTS | 18 | IDE_BASEADR<2>  | A<18>  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | BASEADR_4MB<0>  | BASEADR_4MB<1>  | BASEADR_4MB<2>  | A<23>  | A<22>  | A<21>  | STERM  | SHUT_UP<0>
INPUTMC | 6 | 4 | 6 | 2 | 6 | 2 | 0 | 2 | 1 | 3 | 5 | 2 | 17
INPUTP | 12 | 118 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 123 | 125 | 127
EXPORTS | 1 | 3 | 5
EQ | 11 | 
   Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D = IDE_BASEADR<2>
	$ A<18>;
    Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0000_D.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR_4MB<0> & BASEADR_4MB<1> & 
	BASEADR_4MB<2> & A<23> & A<22> & !A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR_4MB<0> & BASEADR_4MB<1> & 
	!BASEADR_4MB<2> & !A<23> & A<22> & !A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR_4MB<0> & !BASEADR_4MB<1> & 
	BASEADR_4MB<2> & A<23> & !A<22> & !A<21> & STERM & !SHUT_UP<0>

MACROCELL | 3 | 0 | Mcompar_RAM4MB_cmp_eq0000_AEB_or0000/Mcompar_RAM4MB_cmp_eq0000_AEB_or0000_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 2 | 0 | 1 | 1 | 12
INPUTS | 15 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | BASEADR_4MB<0>  | BASEADR_4MB<1>  | BASEADR_4MB<2>  | A<23>  | A<22>  | A<21>  | AUTO_CONFIG_DONE<0>.EXP
INPUTMC | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 3 | 1
INPUTP | 11 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 123 | 125 | 127
IMPORTS | 1 | 3 | 1
EQ | 25 | 
   Mcompar_RAM4MB_cmp_eq0000_AEB_or0000/Mcompar_RAM4MB_cmp_eq0000_AEB_or0000_D2 = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & BASEADR_4MB<0> & BASEADR_4MB<1> & 
	BASEADR_4MB<2> & A<23> & A<22> & A<21>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & BASEADR_4MB<0> & BASEADR_4MB<1> & 
	!BASEADR_4MB<2> & !A<23> & A<22> & A<21>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & BASEADR_4MB<0> & !BASEADR_4MB<1> & 
	BASEADR_4MB<2> & A<23> & !A<22> & A<21>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR_4MB<0> & BASEADR_4MB<1> & 
	BASEADR_4MB<2> & A<23> & A<22> & !A<21>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR_4MB<0> & !BASEADR_4MB<1> & 
	BASEADR_4MB<2> & A<23> & !A<22> & !A<21>
;Imported pterms FB4_2
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & BASEADR_4MB<0> & !BASEADR_4MB<1> & 
	!BASEADR_4MB<2> & !A<23> & !A<22> & A<21>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR_4MB<0> & BASEADR_4MB<1> & 
	!BASEADR_4MB<2> & !A<23> & A<22> & !A<21>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR_4MB<0> & !BASEADR_4MB<1> & 
	!BASEADR_4MB<2> & !A<23> & !A<22> & !A<21>;

MACROCELL | 4 | 14 | AUTO_CONFIG/AUTO_CONFIG_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 3 | 0 | 1 | 1 | 12 | 4 | 15
INPUTS | 17 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | CIIN  | BASEADR<0>  | BASEADR<1>  | BASEADR<2>  | A<23>  | A<22>  | A<21>  | SHUT_UP<0>  | AUTO_CONFIG_D0.EXP
INPUTMC | 6 | 4 | 16 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 17 | 4 | 13
INPUTP | 11 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 123 | 125 | 127
EXPORTS | 1 | 4 | 15
IMPORTS | 1 | 4 | 13
EQ | 22 | 
   AUTO_CONFIG/AUTO_CONFIG_D2 = ;Imported pterms FB5_14
	  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !AUTO_CONFIG_DONE<0> & A<23> & 
	A<22> & A<21> & A<19> & !A<17> & !A<18> & !A<16>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !AUTO_CONFIG_DONE<1> & A<23> & 
	A<22> & A<21> & A<19> & !A<17> & !A<18> & !A<16>;
    AUTO_CONFIG/AUTO_CONFIG_D2.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & BASEADR<0> & BASEADR<1> & 
	!BASEADR<2> & !A<23> & A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & BASEADR<0> & !BASEADR<1> & 
	!BASEADR<2> & !A<23> & !A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & !BASEADR<0> & BASEADR<1> & 
	!BASEADR<2> & !A<23> & A<22> & !A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & !BASEADR<0> & !BASEADR<1> & 
	BASEADR<2> & A<23> & !A<22> & !A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & !BASEADR<0> & !BASEADR<1> & 
	!BASEADR<2> & !A<23> & !A<22> & !A<21> & !SHUT_UP<0>

MACROCELL | 3 | 9 | Mcompar_RAM2MB_cmp_eq0000_or0000_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0000_xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 2 | 0 | 1 | 1 | 12
INPUTS | 2 | BASEADR<0>  | A<21>
INPUTMC | 1 | 2 | 2
INPUTP | 1 | 127
EQ | 2 | 
   Mcompar_RAM2MB_cmp_eq0000_or0000_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0000_xor0000_D = BASEADR<0>
	$ A<21>;

MACROCELL | 3 | 12 | Mcompar_RAM2MB_cmp_eq0000_or0000_xor0001/Mcompar_RAM2MB_cmp_eq0000_or0000_xor0001_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 2 | 0 | 1 | 1 | 12
INPUTS | 2 | BASEADR<1>  | A<22>
INPUTMC | 1 | 2 | 3
INPUTP | 1 | 125
EQ | 2 | 
   Mcompar_RAM2MB_cmp_eq0000_or0000_xor0001/Mcompar_RAM2MB_cmp_eq0000_or0000_xor0001_D = BASEADR<1>
	$ A<22>;

MACROCELL | 3 | 15 | Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 3 | 0 | 1 | 1 | 12 | 3 | 14
INPUTS | 25 | BASEADR<2>  | A<23>  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | RW  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | ROM_EN  | SHUT_UP<1>  | A<17>  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
INPUTMC | 11 | 2 | 4 | 4 | 9 | 4 | 7 | 4 | 6 | 1 | 13 | 5 | 7 | 1 | 16 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12
INPUTP | 14 | 123 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 17 | 114 | 118 | 109
EXPORTS | 1 | 3 | 14
EQ | 11 | 
   Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D = BASEADR<2>
	$ A<23>;
    Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000/Mcompar_RAM2MB_cmp_eq0000_or0001_xor0000_D.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & !A<17> & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D

MACROCELL | 3 | 2 | Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0000_D
ATTRIBUTES | 133888 | 0
OUTPUTMC | 2 | 1 | 14 | 1 | 15
INPUTS | 2 | IDE_BASEADR<0>  | A<16>
INPUTMC | 1 | 4 | 9
INPUTP | 1 | 109
EQ | 2 | 
   Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0000_xor0000_D = IDE_BASEADR<0>
	$ A<16>;

MACROCELL | 4 | 12 | Dout1_and0000/Dout1_and0000_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 7 | 6 | 5 | 7 | 15 | 7 | 17 | 6 | 7 | 7 | 16 | 6 | 6 | 6 | 8
INPUTS | 19 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nAS  | AUTO_CONFIG_DONE<0>  | A<23>  | A<22>  | A<21>  | A<19>  | A<17>  | A<18>  | A<16>  | AUTO_CONFIG_DONE<1>
INPUTMC | 2 | 3 | 1 | 1 | 15
INPUTP | 17 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 2 | 123 | 125 | 127 | 96 | 114 | 118 | 109
EQ | 6 | 
   Dout1_and0000/Dout1_and0000_D2 = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & !AUTO_CONFIG_DONE<0> & 
	A<23> & A<22> & A<21> & A<19> & !A<17> & !A<18> & !A<16>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & !AUTO_CONFIG_DONE<1> & 
	A<23> & A<22> & A<21> & A<19> & !A<17> & !A<18> & !A<16>;

MACROCELL | 7 | 11 | $OpTx$Dout1_mux0002<1>1/Dout1_mux0002<1>1_D2_INV$71
ATTRIBUTES | 133888 | 0
OUTPUTMC | 1 | 5 | 16
INPUTS | 2 | A<3>  | A<5>
INPUTP | 2 | 92 | 88
EQ | 1 | 
   $OpTx$Dout1_mux0002<1>1/Dout1_mux0002<1>1_D2_INV$71 = !A<3> & !A<5>;

MACROCELL | 4 | 2 | $OpTx$Dout1_mux0002<1>9/Dout1_mux0002<1>9_D2_INV$73
ATTRIBUTES | 133888 | 0
OUTPUTMC | 1 | 5 | 16
INPUTS | 3 | A<1>  | A<4>  | A<2>
INPUTP | 3 | 82 | 90 | 79
EQ | 1 | 
   $OpTx$Dout1_mux0002<1>9/Dout1_mux0002<1>9_D2_INV$73 = A<1> & A<4> & A<2>;

MACROCELL | 7 | 10 | $OpTx$Dout1_mux0002<1>2/Dout1_mux0002<1>2_D2_INV$72
ATTRIBUTES | 133888 | 0
OUTPUTMC | 1 | 5 | 16
INPUTS | 2 | A<4>  | A<2>
INPUTP | 2 | 90 | 79
EQ | 1 | 
   $OpTx$Dout1_mux0002<1>2/Dout1_mux0002<1>2_D2_INV$72 = !A<4> & !A<2>;

MACROCELL | 7 | 7 | Dout1_mux0002<0>8/Dout1_mux0002<0>8_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 1 | 5 | 13
INPUTS | 2 | A<1>  | A<6>
INPUTP | 2 | 82 | 97
EQ | 1 | 
   Dout1_mux0002<0>8/Dout1_mux0002<0>8_D2 = !A<1> & !A<6>;

MACROCELL | 4 | 3 | $OpTx$Dout1_mux0002<0>1/Dout1_mux0002<0>1_D2_INV$70
ATTRIBUTES | 133888 | 0
OUTPUTMC | 1 | 5 | 13
INPUTS | 2 | A<3>  | A<5>
INPUTP | 2 | 92 | 88
EQ | 1 | 
   $OpTx$Dout1_mux0002<0>1/Dout1_mux0002<0>1_D2_INV$70 = !A<3> & !A<5>;

MACROCELL | 7 | 8 | Dout1_mux0002<0>7/Dout1_mux0002<0>7_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 1 | 5 | 13
INPUTS | 2 | A<4>  | A<2>
INPUTP | 2 | 90 | 79
EQ | 1 | 
   Dout1_mux0002<0>7/Dout1_mux0002<0>7_D2 = !A<4> & A<2>;

MACROCELL | 7 | 9 | Dout1_mux0002<0>2/Dout1_mux0002<0>2_D2
ATTRIBUTES | 133888 | 0
OUTPUTMC | 1 | 5 | 13
INPUTS | 2 | A<4>  | A<6>
INPUTP | 2 | 90 | 97
EQ | 1 | 
   Dout1_mux0002<0>2/Dout1_mux0002<0>2_D2 = A<4> & A<6>;

MACROCELL | 2 | 5 | _10_
ATTRIBUTES | 265986 | 0
INPUTS | 20 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nAS  | RW  | A<23>  | A<22>  | A<21>  | A<19>  | A<17>  | A<18>  | A<16>  | $OpTx$AUTO_CONFIG_and000015/AUTO_CONFIG_and000015_D2_INV$69  | D<2>_BUFR
INPUTMC | 2 | 4 | 4 | 6 | 3
INPUTP | 18 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 2 | 17 | 123 | 125 | 127 | 96 | 114 | 118 | 109
EQ | 5 | 
   D<2> = D<2>_BUFR;
   D<2>.OE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & RW & A<23> & A<22> & 
	A<21> & A<19> & !A<17> & !A<18> & !A<16> & 
	!$OpTx$AUTO_CONFIG_and000015/AUTO_CONFIG_and000015_D2_INV$69;

MACROCELL | 2 | 10 | _11_
ATTRIBUTES | 265986 | 0
OUTPUTMC | 1 | 2 | 9
INPUTS | 23 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | nAS  | RW  | A<23>  | A<22>  | A<21>  | A<19>  | A<17>  | A<18>  | A<16>  | $OpTx$AUTO_CONFIG_and000015/AUTO_CONFIG_and000015_D2_INV$69  | D<1>_BUFR  | Dout2<0>  | AUTO_CONFIG_DONE<0>  | Dout1<0>
INPUTMC | 5 | 4 | 4 | 5 | 0 | 7 | 17 | 3 | 1 | 6 | 5
INPUTP | 18 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 2 | 17 | 123 | 125 | 127 | 96 | 114 | 118 | 109
EXPORTS | 1 | 2 | 9
EQ | 11 | 
   D<1> = D<1>_BUFR;
   D<1>.OE = !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & RW & A<23> & A<22> & 
	A<21> & A<19> & !A<17> & !A<18> & !A<16> & 
	!$OpTx$AUTO_CONFIG_and000015/AUTO_CONFIG_and000015_D2_INV$69;
    _11_.EXP  =  nAS & Dout2<0>
	# !RW & Dout2<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & RW & !AUTO_CONFIG_DONE<0> & 
	A<23> & A<22> & A<21> & A<19> & Dout1<0> & !A<17> & 
	!A<18> & !A<16>

MACROCELL | 0 | 9 | EXP12_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 8
INPUTS | 23 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | RW  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | ROM_EN  | SHUT_UP<1>  | A<17>  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
INPUTMC | 10 | 4 | 9 | 4 | 7 | 4 | 6 | 1 | 13 | 5 | 7 | 1 | 16 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 17 | 114 | 118 | 109
EXPORTS | 1 | 0 | 8
EQ | 18 | 
       EXP12_.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & !A<17> & 
	!A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & !ROM_EN & !SHUT_UP<1> & !A<17> & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D

MACROCELL | 0 | 12 | EXP13_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 13
INPUTS | 4 | A<31>  | Dout2<3>  | A<18>  | A<16>
INPUTMC | 1 | 6 | 6
INPUTP | 3 | 141 | 118 | 109
EXPORTS | 1 | 0 | 13
EQ | 3 | 
       EXP13_.EXP  =  A<31> & Dout2<3>
	# Dout2<3> & A<18>
	# Dout2<3> & A<16>

MACROCELL | 0 | 13 | EXP14_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 14
INPUTS | 7 | A<30>  | Dout2<3>  | A<29>  | A<28>  | A<20>  | A<21>  | EXP13_.EXP
INPUTMC | 2 | 6 | 6 | 0 | 12
INPUTP | 5 | 143 | 136 | 140 | 116 | 127
EXPORTS | 1 | 0 | 14
IMPORTS | 1 | 0 | 12
EQ | 9 | 
       EXP14_.EXP  =  A<30> & Dout2<3>
	# A<29> & Dout2<3>
	# A<28> & Dout2<3>
	# A<20> & Dout2<3>
	# !A<21> & Dout2<3>
;Imported pterms FB1_13
	# A<31> & Dout2<3>
	# Dout2<3> & A<18>
	# Dout2<3> & A<16>

MACROCELL | 0 | 15 | EXP15_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 14
INPUTS | 7 | AUTO_CONFIG_DONE<0>  | Dout2<3>  | A<23>  | A<22>  | A<19>  | A<17>  | EXP16_.EXP
INPUTMC | 3 | 3 | 1 | 6 | 6 | 0 | 16
INPUTP | 4 | 123 | 125 | 96 | 114
EXPORTS | 1 | 0 | 14
IMPORTS | 1 | 0 | 16
EQ | 12 | 
       EXP15_.EXP  =  AUTO_CONFIG_DONE<0> & Dout2<3>
	# !A<23> & Dout2<3>
	# !A<22> & Dout2<3>
	# !A<19> & Dout2<3>
	# Dout2<3> & A<17>
;Imported pterms FB1_17
	# nAS & Dout2<3>
	# !RW & Dout2<3>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & RW & !AUTO_CONFIG_DONE<0> & 
	A<23> & A<22> & A<21> & A<19> & Dout1<3> & !A<17> & 
	!A<18> & !A<16>

MACROCELL | 0 | 16 | EXP16_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 0 | 15
INPUTS | 21 | nAS  | Dout2<3>  | RW  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | A<31>  | AUTO_CONFIG_DONE<0>  | A<23>  | A<22>  | A<21>  | A<19>  | Dout1<3>  | A<17>  | A<18>  | A<16>
INPUTMC | 3 | 6 | 6 | 3 | 1 | 5 | 13
INPUTP | 18 | 2 | 17 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 141 | 123 | 125 | 127 | 96 | 114 | 118 | 109
EXPORTS | 1 | 0 | 15
EQ | 6 | 
       EXP16_.EXP  =  nAS & Dout2<3>
	# !RW & Dout2<3>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & RW & !AUTO_CONFIG_DONE<0> & 
	A<23> & A<22> & A<21> & A<19> & Dout1<3> & !A<17> & 
	!A<18> & !A<16>

MACROCELL | 1 | 1 | EXP17_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 0
INPUTS | 23 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | IDE_BASEADR<3>  | A<19>  | SHUT_UP<1>  | IDE_DSACK<1>  | A<17>  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
INPUTMC | 10 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 7 | 1 | 4 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 96 | 114 | 118 | 109
EXPORTS | 1 | 1 | 0
EQ | 40 | 
       EXP17_.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & !A<17> & A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & !A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & !A<17> & A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D

MACROCELL | 1 | 3 | EXP18_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 4
INPUTS | 24 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | IDE_BASEADR<3>  | A<19>  | IDE_DSACK<0>  | SHUT_UP<1>  | A<17>  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D  | AUTO_CONFIG_and000016/AUTO_CONFIG_and000016_D2.EXP
INPUTMC | 11 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 6 | 11 | 5 | 7 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12 | 1 | 2
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 96 | 114 | 118 | 109
EXPORTS | 1 | 1 | 4
IMPORTS | 1 | 1 | 2
EQ | 49 | 
       EXP18_.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & A<17> & A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & !A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & A<17> & A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & !A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB2_3
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !IDE_DSACK<0> & 
	!SHUT_UP<1> & !A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D

MACROCELL | 1 | 6 | EXP19_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 5
INPUTS | 24 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | RW  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | ROM_EN  | SHUT_UP<1>  | A<17>  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D  | EXP20_.EXP
INPUTMC | 11 | 4 | 9 | 4 | 7 | 4 | 6 | 1 | 13 | 5 | 7 | 1 | 16 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12 | 1 | 7
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 17 | 114 | 118 | 109
EXPORTS | 1 | 1 | 5
IMPORTS | 1 | 1 | 7
EQ | 73 | 
       EXP19_.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & IDE_BASEADR<0> & 
	IDE_BASEADR<1> & IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & A<17> & 
	A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & IDE_BASEADR<0> & 
	IDE_BASEADR<1> & !IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & A<17> & 
	!A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & !A<17> & 
	A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	IDE_BASEADR<1> & IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & A<17> & 
	A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & !A<17> & 
	A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB2_8
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & !A<17> & 
	!A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	IDE_BASEADR<1> & !IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & A<17> & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & !A<17> & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D

MACROCELL | 1 | 7 | EXP20_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 6
INPUTS | 23 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | RW  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | ROM_EN  | SHUT_UP<1>  | A<17>  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
INPUTMC | 10 | 4 | 9 | 4 | 7 | 4 | 6 | 1 | 13 | 5 | 7 | 1 | 16 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 17 | 114 | 118 | 109
EXPORTS | 1 | 1 | 6
EQ | 27 | 
       EXP20_.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & !A<17> & 
	!A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	IDE_BASEADR<1> & !IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & A<17> & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & RW & !IDE_BASEADR<0> & 
	!IDE_BASEADR<1> & !IDE_BASEADR<2> & ROM_EN & !SHUT_UP<1> & !A<17> & 
	!A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D

MACROCELL | 1 | 8 | EXP21_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 9
INPUTS | 23 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | IDE_BASEADR<3>  | A<19>  | SHUT_UP<1>  | IDE_DSACK<2>  | A<17>  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
INPUTMC | 10 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 7 | 1 | 0 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 96 | 114 | 118 | 109
EXPORTS | 1 | 1 | 9
EQ | 16 | 
       EXP21_.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & !A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & !A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D

MACROCELL | 1 | 9 | EXP22_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 10
INPUTS | 24 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | IDE_BASEADR<3>  | A<19>  | SHUT_UP<1>  | IDE_DSACK<2>  | A<17>  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D  | EXP21_.EXP
INPUTMC | 11 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 7 | 1 | 0 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12 | 1 | 8
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 96 | 114 | 118 | 109
EXPORTS | 1 | 1 | 10
IMPORTS | 1 | 1 | 8
EQ | 57 | 
       EXP22_.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & A<17> & A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & !A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & A<17> & A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & !A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB2_9
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & !A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<2> & !A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D

MACROCELL | 1 | 17 | EXP23_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 1 | 0
INPUTS | 24 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | IDE_BASEADR<0>  | IDE_BASEADR<1>  | IDE_BASEADR<2>  | IDE_BASEADR<3>  | A<19>  | SHUT_UP<1>  | IDE_DSACK<1>  | A<17>  | A<18>  | A<16>  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D  | Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0001_xor0001_D.EXP
INPUTMC | 11 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 7 | 1 | 4 | 5 | 9 | 7 | 14 | 7 | 13 | 7 | 12 | 1 | 16
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 96 | 114 | 118 | 109
EXPORTS | 1 | 1 | 0
IMPORTS | 1 | 1 | 16
EQ | 49 | 
       EXP23_.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & A<17> & A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & !A<17> & !A<18> & A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & A<17> & A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & IDE_BASEADR<3> & A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & !A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D
;Imported pterms FB2_17
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !IDE_BASEADR<0> & !IDE_BASEADR<1> & 
	!IDE_BASEADR<2> & !IDE_BASEADR<3> & !A<19> & !SHUT_UP<1> & 
	!IDE_DSACK<1> & !A<17> & !A<18> & !A<16> & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0002_xor0001_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0000_D & 
	!Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001/Mcompar_IDE_SPACE_cmp_eq0000_or0003_xor0001_D

MACROCELL | 2 | 7 | EXP24_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 2 | 8
INPUTS | 7 | A<30>  | Dout2<0>  | A<29>  | A<28>  | A<20>  | A<21>  | BASEADR_4MB<0>.EXP
INPUTMC | 2 | 7 | 17 | 2 | 6
INPUTP | 5 | 143 | 136 | 140 | 116 | 127
EXPORTS | 1 | 2 | 8
IMPORTS | 1 | 2 | 6
EQ | 9 | 
       EXP24_.EXP  =  A<30> & Dout2<0>
	# A<29> & Dout2<0>
	# A<28> & Dout2<0>
	# A<20> & Dout2<0>
	# !A<21> & Dout2<0>
;Imported pterms FB3_7
	# A<31> & Dout2<0>
	# Dout2<0> & A<18>
	# Dout2<0> & A<16>

MACROCELL | 2 | 9 | EXP25_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 2 | 8
INPUTS | 7 | AUTO_CONFIG_DONE<0>  | Dout2<0>  | A<23>  | A<22>  | A<19>  | A<17>  | _11_.EXP
INPUTMC | 3 | 3 | 1 | 7 | 17 | 2 | 10
INPUTP | 4 | 123 | 125 | 96 | 114
EXPORTS | 1 | 2 | 8
IMPORTS | 1 | 2 | 10
EQ | 12 | 
       EXP25_.EXP  =  AUTO_CONFIG_DONE<0> & Dout2<0>
	# !A<23> & Dout2<0>
	# !A<22> & Dout2<0>
	# !A<19> & Dout2<0>
	# Dout2<0> & A<17>
;Imported pterms FB3_11
	# nAS & Dout2<0>
	# !RW & Dout2<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & RW & !AUTO_CONFIG_DONE<0> & 
	A<23> & A<22> & A<21> & A<19> & Dout1<0> & !A<17> & 
	!A<18> & !A<16>

MACROCELL | 2 | 15 | EXP26_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 2 | 14
INPUTS | 18 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | nAS  | RW  | BASEADR_4MB<0>  | BASEADR_4MB<1>  | BASEADR_4MB<2>  | A<23>  | A<22>  | A<21>  | SHUT_UP<0>  | OE_1_OBUF.EXP
INPUTMC | 5 | 2 | 6 | 2 | 0 | 2 | 1 | 2 | 17 | 2 | 16
INPUTP | 13 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 2 | 17 | 123 | 125 | 127
EXPORTS | 1 | 2 | 14
IMPORTS | 1 | 2 | 16
EQ | 25 | 
       EXP26_.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & BASEADR_4MB<0> & 
	BASEADR_4MB<1> & !BASEADR_4MB<2> & !A<23> & A<22> & A<21> & 
	!SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & BASEADR_4MB<0> & 
	!BASEADR_4MB<1> & !BASEADR_4MB<2> & !A<23> & !A<22> & A<21> & 
	!SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !BASEADR_4MB<0> & 
	BASEADR_4MB<1> & BASEADR_4MB<2> & A<23> & A<22> & !A<21> & 
	!SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !BASEADR_4MB<0> & 
	BASEADR_4MB<1> & !BASEADR_4MB<2> & !A<23> & A<22> & !A<21> & 
	!SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !BASEADR_4MB<0> & 
	!BASEADR_4MB<1> & BASEADR_4MB<2> & A<23> & !A<22> & !A<21> & 
	!SHUT_UP<0>
;Imported pterms FB3_17
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !nAS & !RW & !BASEADR_4MB<0> & 
	!BASEADR_4MB<1> & !BASEADR_4MB<2> & !A<23> & !A<22> & !A<21> & 
	!SHUT_UP<0>

MACROCELL | 3 | 6 | EXP27_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 3 | 5
INPUTS | 20 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | BASEADR<0>  | BASEADR<1>  | BASEADR<2>  | A<23>  | A<22>  | A<21>  | STERM  | SHUT_UP<0>  | BASEADR_4MB<0>  | BASEADR_4MB<1>  | BASEADR_4MB<2>  | IDE_CS_0_OBUF.EXP
INPUTMC | 9 | 2 | 2 | 2 | 3 | 2 | 4 | 3 | 5 | 2 | 17 | 2 | 6 | 2 | 0 | 2 | 1 | 3 | 7
INPUTP | 11 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 123 | 125 | 127
EXPORTS | 1 | 3 | 5
IMPORTS | 1 | 3 | 7
EQ | 28 | 
       EXP27_.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & BASEADR<0> & BASEADR<1> & BASEADR<2> & 
	A<23> & A<22> & A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & BASEADR<0> & !BASEADR<1> & BASEADR<2> & 
	A<23> & !A<22> & A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR<0> & BASEADR<1> & BASEADR<2> & 
	A<23> & A<22> & !A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR<0> & !BASEADR<1> & BASEADR<2> & 
	A<23> & !A<22> & !A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR_4MB<0> & !BASEADR_4MB<1> & 
	!BASEADR_4MB<2> & !A<23> & !A<22> & !A<21> & STERM & !SHUT_UP<0>
;Imported pterms FB4_8
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & BASEADR<0> & BASEADR<1> & !BASEADR<2> & 
	!A<23> & A<22> & A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & BASEADR<0> & !BASEADR<1> & !BASEADR<2> & 
	!A<23> & !A<22> & A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR<0> & BASEADR<1> & !BASEADR<2> & 
	!A<23> & A<22> & !A<21> & STERM & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !BASEADR<0> & !BASEADR<1> & !BASEADR<2> & 
	!A<23> & !A<22> & !A<21> & STERM & !SHUT_UP<0>

MACROCELL | 4 | 15 | EXP28_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 4 | 16
INPUTS | 17 | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<31>  | CIIN  | BASEADR_4MB<0>  | BASEADR_4MB<1>  | BASEADR_4MB<2>  | A<23>  | A<22>  | A<21>  | SHUT_UP<0>  | AUTO_CONFIG/AUTO_CONFIG_D2.EXP
INPUTMC | 6 | 4 | 16 | 2 | 6 | 2 | 0 | 2 | 1 | 2 | 17 | 4 | 14
INPUTP | 11 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 141 | 123 | 125 | 127
EXPORTS | 1 | 4 | 16
IMPORTS | 1 | 4 | 14
EQ | 31 | 
       EXP28_.EXP  =  !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & BASEADR_4MB<0> & !BASEADR_4MB<1> & 
	!BASEADR_4MB<2> & !A<23> & !A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & !BASEADR_4MB<0> & BASEADR_4MB<1> & 
	BASEADR_4MB<2> & A<23> & A<22> & !A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & !BASEADR_4MB<0> & BASEADR_4MB<1> & 
	!BASEADR_4MB<2> & !A<23> & A<22> & !A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & !BASEADR_4MB<0> & !BASEADR_4MB<1> & 
	BASEADR_4MB<2> & A<23> & !A<22> & !A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & !BASEADR_4MB<0> & !BASEADR_4MB<1> & 
	!BASEADR_4MB<2> & !A<23> & !A<22> & !A<21> & !SHUT_UP<0>
;Imported pterms FB5_15
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & BASEADR<0> & BASEADR<1> & 
	!BASEADR<2> & !A<23> & A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & BASEADR<0> & !BASEADR<1> & 
	!BASEADR<2> & !A<23> & !A<22> & A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & !BASEADR<0> & BASEADR<1> & 
	!BASEADR<2> & !A<23> & A<22> & !A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & !BASEADR<0> & !BASEADR<1> & 
	BASEADR<2> & A<23> & !A<22> & !A<21> & !SHUT_UP<0>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<31> & !CIIN & !BASEADR<0> & !BASEADR<1> & 
	!BASEADR<2> & !A<23> & !A<22> & !A<21> & !SHUT_UP<0>

MACROCELL | 5 | 1 | EXP29_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 5 | 0
INPUTS | 7 | AUTO_CONFIG_DONE<0>  | Dout2<1>  | A<23>  | A<19>  | A<17>  | A<16>  | EXP30_.EXP
INPUTMC | 3 | 3 | 1 | 6 | 7 | 5 | 2
INPUTP | 4 | 123 | 96 | 114 | 109
EXPORTS | 1 | 5 | 0
IMPORTS | 1 | 5 | 2
EQ | 13 | 
       EXP29_.EXP  =  AUTO_CONFIG_DONE<0> & Dout2<1>
	# !A<23> & Dout2<1>
	# !A<19> & Dout2<1>
	# Dout2<1> & A<17>
	# Dout2<1> & A<16>
;Imported pterms FB6_3
	# A<31> & Dout2<1>
	# nAS & Dout2<1>
	# !RW & Dout2<1>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & RW & !AUTO_CONFIG_DONE<0> & 
	A<23> & A<22> & A<21> & A<19> & Dout1<1> & !A<17> & 
	!A<18> & !A<16>

MACROCELL | 5 | 2 | EXP30_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 5 | 1
INPUTS | 21 | A<31>  | Dout2<1>  | nAS  | RW  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | AUTO_CONFIG_DONE<0>  | A<23>  | A<22>  | A<21>  | A<19>  | Dout1<1>  | A<17>  | A<18>  | A<16>
INPUTMC | 3 | 6 | 7 | 3 | 1 | 7 | 15
INPUTP | 18 | 141 | 2 | 17 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 123 | 125 | 127 | 96 | 114 | 118 | 109
EXPORTS | 1 | 5 | 1
EQ | 7 | 
       EXP30_.EXP  =  A<31> & Dout2<1>
	# nAS & Dout2<1>
	# !RW & Dout2<1>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & RW & !AUTO_CONFIG_DONE<0> & 
	A<23> & A<22> & A<21> & A<19> & Dout1<1> & !A<17> & 
	!A<18> & !A<16>

MACROCELL | 5 | 17 | EXP31_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 5 | 0
INPUTS | 7 | A<30>  | Dout2<1>  | A<29>  | A<20>  | A<22>  | A<21>  | Dout1<2>.EXP
INPUTMC | 2 | 6 | 7 | 5 | 16
INPUTP | 5 | 143 | 136 | 116 | 125 | 127
EXPORTS | 1 | 5 | 0
IMPORTS | 1 | 5 | 16
EQ | 7 | 
       EXP31_.EXP  =  A<30> & Dout2<1>
	# A<29> & Dout2<1>
	# A<20> & Dout2<1>
	# !A<22> & Dout2<1>
	# !A<21> & Dout2<1>
;Imported pterms FB6_17
	# Dout2<1> & A<18>

MACROCELL | 6 | 0 | EXP32_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 6 | 17
INPUTS | 5 | A<20>  | IDE_BASEADR<4>  | IDE_CYCLE  | IDE_BASEADR<3>  | A<19>
INPUTMC | 3 | 5 | 12 | 6 | 16 | 4 | 5
INPUTP | 2 | 116 | 96
EXPORTS | 1 | 6 | 17
EQ | 3 | 
       EXP32_.EXP  =  A<20> & !IDE_BASEADR<4> & IDE_CYCLE
	# !A<20> & IDE_BASEADR<4> & IDE_CYCLE
	# IDE_BASEADR<3> & !A<19> & IDE_CYCLE

MACROCELL | 6 | 1 | EXP33_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 6 | 2
INPUTS | 21 | A<31>  | Dout2<2>  | nAS  | RW  | A<18>  | A<30>  | A<29>  | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | A<20>  | AUTO_CONFIG_DONE<0>  | A<23>  | A<22>  | A<21>  | A<19>  | Dout1<2>  | A<17>  | A<16>
INPUTMC | 3 | 7 | 16 | 3 | 1 | 5 | 16
INPUTP | 18 | 141 | 2 | 17 | 118 | 143 | 136 | 140 | 139 | 130 | 6 | 135 | 116 | 123 | 125 | 127 | 96 | 114 | 109
EXPORTS | 1 | 6 | 2
EQ | 8 | 
       EXP33_.EXP  =  A<31> & Dout2<2>
	# nAS & Dout2<2>
	# !RW & Dout2<2>
	# Dout2<2> & A<18>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & RW & !AUTO_CONFIG_DONE<0> & 
	A<23> & A<22> & A<21> & A<19> & Dout1<2> & !A<17> & 
	!A<18> & !A<16>

MACROCELL | 6 | 2 | EXP34_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 6 | 3
INPUTS | 7 | A<30>  | Dout2<2>  | A<29>  | A<20>  | A<22>  | A<21>  | EXP33_.EXP
INPUTMC | 2 | 7 | 16 | 6 | 1
INPUTP | 5 | 143 | 136 | 116 | 125 | 127
EXPORTS | 1 | 6 | 3
IMPORTS | 1 | 6 | 1
EQ | 14 | 
       EXP34_.EXP  =  A<30> & Dout2<2>
	# A<29> & Dout2<2>
	# A<20> & Dout2<2>
	# !A<22> & Dout2<2>
	# !A<21> & Dout2<2>
;Imported pterms FB7_2
	# A<31> & Dout2<2>
	# nAS & Dout2<2>
	# !RW & Dout2<2>
	# Dout2<2> & A<18>
	# !A<30> & !A<29> & !A<28> & !A<27> & !A<26> & !A<25> & 
	!A<24> & !A<20> & !A<31> & !nAS & RW & !AUTO_CONFIG_DONE<0> & 
	A<23> & A<22> & A<21> & A<19> & Dout1<2> & !A<17> & 
	!A<18> & !A<16>

MACROCELL | 6 | 4 | EXP35_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 6 | 3
INPUTS | 6 | AUTO_CONFIG_DONE<0>  | Dout2<2>  | A<23>  | A<19>  | A<17>  | A<16>
INPUTMC | 2 | 3 | 1 | 7 | 16
INPUTP | 4 | 123 | 96 | 114 | 109
EXPORTS | 1 | 6 | 3
EQ | 5 | 
       EXP35_.EXP  =  AUTO_CONFIG_DONE<0> & Dout2<2>
	# !A<23> & Dout2<2>
	# !A<19> & Dout2<2>
	# Dout2<2> & A<17>
	# Dout2<2> & A<16>

MACROCELL | 6 | 8 | EXP36_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 6 | 7
INPUTS | 7 | A<3>  | A<1>  | A<5>  | A<4>  | A<2>  | A<6>  | Dout1_and0000/Dout1_and0000_D2
INPUTMC | 1 | 4 | 12
INPUTP | 6 | 92 | 82 | 88 | 90 | 79 | 97
EXPORTS | 1 | 6 | 7
EQ | 2 | 
       EXP36_.EXP  =  !A<3> & !A<1> & A<5> & !A<4> & A<2> & !A<6> & 
	Dout1_and0000/Dout1_and0000_D2

MACROCELL | 6 | 9 | EXP37_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 6 | 10
INPUTS | 4 | IDE_BASEADR<1>  | A<17>  | IDE_BASEADR<2>  | A<18>
INPUTMC | 2 | 4 | 7 | 4 | 6
INPUTP | 2 | 114 | 118
EXPORTS | 1 | 6 | 10
EQ | 3 | 
       EXP37_.EXP  =  IDE_BASEADR<1> & !A<17>
	# !IDE_BASEADR<1> & A<17>
	# !IDE_BASEADR<2> & A<18>

MACROCELL | 6 | 10 | EXP38_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 6 | 11
INPUTS | 6 | A<28>  | A<27>  | A<26>  | A<25>  | A<24>  | EXP37_.EXP
INPUTMC | 1 | 6 | 9
INPUTP | 5 | 140 | 139 | 130 | 6 | 135
EXPORTS | 1 | 6 | 11
IMPORTS | 1 | 6 | 9
EQ | 9 | 
       EXP38_.EXP  =  A<28>
	# A<27>
	# A<26>
	# A<25>
	# A<24>
;Imported pterms FB7_10
	# IDE_BASEADR<1> & !A<17>
	# !IDE_BASEADR<1> & A<17>
	# !IDE_BASEADR<2> & A<18>

MACROCELL | 6 | 12 | EXP39_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 6 | 11
INPUTS | 6 | A<30>  | A<31>  | nAS  | IDE_BASEADR<0>  | A<16>  | EXP40_.EXP
INPUTMC | 2 | 4 | 9 | 6 | 13
INPUTP | 4 | 143 | 141 | 2 | 109
EXPORTS | 1 | 6 | 11
IMPORTS | 1 | 6 | 13
EQ | 11 | 
       EXP39_.EXP  =  A<30>
	# A<31>
	# nAS
	# IDE_BASEADR<0> & !A<16>
	# !IDE_BASEADR<0> & A<16>
;Imported pterms FB7_14
	# A<20> & !IDE_BASEADR<4>
	# !A<20> & IDE_BASEADR<4>
	# IDE_BASEADR<2> & !A<18>
	# IDE_BASEADR<3> & !A<19>
	# !IDE_BASEADR<3> & A<19>

MACROCELL | 6 | 13 | EXP40_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 6 | 12
INPUTS | 6 | A<20>  | IDE_BASEADR<4>  | IDE_BASEADR<2>  | A<18>  | IDE_BASEADR<3>  | A<19>
INPUTMC | 3 | 5 | 12 | 4 | 6 | 4 | 5
INPUTP | 3 | 116 | 118 | 96
EXPORTS | 1 | 6 | 12
EQ | 5 | 
       EXP40_.EXP  =  A<20> & !IDE_BASEADR<4>
	# !A<20> & IDE_BASEADR<4>
	# IDE_BASEADR<2> & !A<18>
	# IDE_BASEADR<3> & !A<19>
	# !IDE_BASEADR<3> & A<19>

MACROCELL | 6 | 14 | EXP41_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 6 | 15
INPUTS | 7 | IDE_BASEADR<1>  | IDE_CYCLE  | A<17>  | IDE_BASEADR<2>  | A<18>  | IDE_BASEADR<3>  | A<19>
INPUTMC | 4 | 4 | 7 | 6 | 16 | 4 | 6 | 4 | 5
INPUTP | 3 | 114 | 118 | 96
EXPORTS | 1 | 6 | 15
EQ | 5 | 
       EXP41_.EXP  =  IDE_BASEADR<1> & IDE_CYCLE & !A<17>
	# !IDE_BASEADR<1> & IDE_CYCLE & A<17>
	# IDE_BASEADR<2> & IDE_CYCLE & !A<18>
	# !IDE_BASEADR<2> & IDE_CYCLE & A<18>
	# !IDE_BASEADR<3> & A<19> & IDE_CYCLE

MACROCELL | 6 | 15 | EXP42_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 6 | 16
INPUTS | 7 | A<27>  | IDE_CYCLE  | A<26>  | A<25>  | A<24>  | SHUT_UP<1>  | EXP41_.EXP
INPUTMC | 3 | 6 | 16 | 5 | 7 | 6 | 14
INPUTP | 4 | 139 | 130 | 6 | 135
EXPORTS | 1 | 6 | 16
IMPORTS | 1 | 6 | 14
EQ | 11 | 
       EXP42_.EXP  =  A<27> & IDE_CYCLE
	# A<26> & IDE_CYCLE
	# A<25> & IDE_CYCLE
	# A<24> & IDE_CYCLE
	# IDE_CYCLE & SHUT_UP<1>
;Imported pterms FB7_15
	# IDE_BASEADR<1> & IDE_CYCLE & !A<17>
	# !IDE_BASEADR<1> & IDE_CYCLE & A<17>
	# IDE_BASEADR<2> & IDE_CYCLE & !A<18>
	# !IDE_BASEADR<2> & IDE_CYCLE & A<18>
	# !IDE_BASEADR<3> & A<19> & IDE_CYCLE

MACROCELL | 6 | 17 | EXP43_
ATTRIBUTES | 2048 | 0
OUTPUTMC | 1 | 6 | 16
INPUTS | 7 | A<30>  | IDE_CYCLE  | A<28>  | A<31>  | IDE_BASEADR<0>  | A<16>  | EXP32_.EXP
INPUTMC | 3 | 6 | 16 | 4 | 9 | 6 | 0
INPUTP | 4 | 143 | 140 | 141 | 109
EXPORTS | 1 | 6 | 16
IMPORTS | 1 | 6 | 0
EQ | 9 | 
       EXP43_.EXP  =  A<30> & IDE_CYCLE
	# A<28> & IDE_CYCLE
	# A<31> & IDE_CYCLE
	# IDE_BASEADR<0> & IDE_CYCLE & !A<16>
	# !IDE_BASEADR<0> & IDE_CYCLE & A<16>
;Imported pterms FB7_1
	# A<20> & !IDE_BASEADR<4> & IDE_CYCLE
	# !A<20> & IDE_BASEADR<4> & IDE_CYCLE
	# IDE_BASEADR<3> & !A<19> & IDE_CYCLE

PIN | A<30> | 64 | 0 | N/A | 143 | 78 | 4 | 16 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 1 | 13 | 3 | 5 | 3 | 14 | 2 | 8 | 4 | 15 | 6 | 2 | 0 | 14 | 2 | 17 | 6 | 1 | 4 | 17 | 6 | 12 | 5 | 7 | 4 | 13 | 1 | 14 | 5 | 16 | 5 | 13 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 16 | 0 | 8 | 1 | 3 | 2 | 13 | 2 | 16 | 2 | 11 | 2 | 14 | 0 | 1 | 1 | 12 | 3 | 0 | 4 | 0 | 4 | 12 | 2 | 5 | 2 | 10 | 0 | 7 | 0 | 9 | 0 | 13 | 0 | 16 | 1 | 1 | 1 | 2 | 1 | 5 | 1 | 6 | 1 | 7 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 15 | 1 | 16 | 1 | 17 | 2 | 7 | 2 | 15 | 3 | 1 | 3 | 4 | 3 | 6 | 3 | 7 | 3 | 13 | 3 | 15 | 3 | 17 | 4 | 14 | 5 | 2 | 5 | 17 | 6 | 17
PIN | A<29> | 64 | 0 | N/A | 136 | 78 | 4 | 16 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 1 | 13 | 3 | 5 | 3 | 14 | 2 | 8 | 4 | 15 | 6 | 2 | 0 | 14 | 2 | 17 | 6 | 11 | 4 | 17 | 6 | 16 | 5 | 7 | 4 | 13 | 1 | 14 | 5 | 16 | 5 | 13 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 16 | 0 | 8 | 1 | 3 | 2 | 13 | 2 | 16 | 2 | 11 | 2 | 14 | 0 | 1 | 1 | 12 | 3 | 0 | 4 | 0 | 4 | 12 | 2 | 5 | 2 | 10 | 0 | 7 | 0 | 9 | 0 | 13 | 0 | 16 | 1 | 1 | 1 | 2 | 1 | 5 | 1 | 6 | 1 | 7 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 15 | 1 | 16 | 1 | 17 | 2 | 7 | 2 | 15 | 3 | 1 | 3 | 4 | 3 | 6 | 3 | 7 | 3 | 13 | 3 | 15 | 3 | 17 | 4 | 14 | 5 | 2 | 5 | 17 | 6 | 1
PIN | A<28> | 64 | 0 | N/A | 140 | 78 | 4 | 16 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 1 | 13 | 3 | 5 | 3 | 14 | 2 | 8 | 5 | 0 | 6 | 3 | 0 | 14 | 2 | 17 | 6 | 10 | 4 | 17 | 6 | 1 | 5 | 7 | 4 | 13 | 1 | 14 | 5 | 16 | 5 | 13 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 16 | 0 | 8 | 1 | 3 | 2 | 13 | 2 | 16 | 2 | 11 | 2 | 14 | 0 | 1 | 1 | 12 | 3 | 0 | 4 | 0 | 4 | 12 | 2 | 5 | 2 | 10 | 0 | 7 | 0 | 9 | 0 | 13 | 0 | 16 | 1 | 1 | 1 | 2 | 1 | 5 | 1 | 6 | 1 | 7 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 15 | 1 | 16 | 1 | 17 | 2 | 7 | 2 | 15 | 3 | 1 | 3 | 4 | 3 | 6 | 3 | 7 | 3 | 13 | 3 | 15 | 3 | 17 | 4 | 14 | 4 | 15 | 5 | 2 | 6 | 17
PIN | A<27> | 64 | 0 | N/A | 139 | 76 | 4 | 16 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 1 | 13 | 3 | 5 | 3 | 14 | 2 | 8 | 5 | 0 | 6 | 3 | 0 | 14 | 2 | 17 | 6 | 10 | 4 | 17 | 6 | 15 | 5 | 7 | 4 | 13 | 1 | 14 | 5 | 16 | 5 | 13 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 16 | 0 | 8 | 1 | 3 | 2 | 13 | 2 | 16 | 2 | 11 | 2 | 14 | 0 | 1 | 1 | 12 | 3 | 0 | 4 | 0 | 4 | 12 | 2 | 5 | 2 | 10 | 0 | 7 | 0 | 9 | 0 | 16 | 1 | 1 | 1 | 2 | 1 | 5 | 1 | 6 | 1 | 7 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 15 | 1 | 16 | 1 | 17 | 2 | 15 | 3 | 1 | 3 | 4 | 3 | 6 | 3 | 7 | 3 | 13 | 3 | 15 | 3 | 17 | 4 | 14 | 4 | 15 | 5 | 2 | 6 | 1
PIN | A<26> | 64 | 0 | N/A | 130 | 76 | 4 | 16 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 1 | 13 | 3 | 5 | 3 | 14 | 2 | 8 | 5 | 0 | 6 | 3 | 0 | 14 | 2 | 17 | 6 | 10 | 4 | 17 | 6 | 15 | 5 | 7 | 4 | 13 | 1 | 14 | 5 | 16 | 5 | 13 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 16 | 0 | 8 | 1 | 3 | 2 | 13 | 2 | 16 | 2 | 11 | 2 | 14 | 0 | 1 | 1 | 12 | 3 | 0 | 4 | 0 | 4 | 12 | 2 | 5 | 2 | 10 | 0 | 7 | 0 | 9 | 0 | 16 | 1 | 1 | 1 | 2 | 1 | 5 | 1 | 6 | 1 | 7 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 15 | 1 | 16 | 1 | 17 | 2 | 15 | 3 | 1 | 3 | 4 | 3 | 6 | 3 | 7 | 3 | 13 | 3 | 15 | 3 | 17 | 4 | 14 | 4 | 15 | 5 | 2 | 6 | 1
PIN | A<25> | 64 | 0 | N/A | 6 | 76 | 4 | 16 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 1 | 13 | 3 | 5 | 3 | 14 | 2 | 8 | 5 | 0 | 6 | 3 | 0 | 14 | 2 | 17 | 6 | 10 | 4 | 17 | 6 | 15 | 5 | 7 | 4 | 13 | 1 | 14 | 5 | 16 | 5 | 13 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 16 | 0 | 8 | 1 | 3 | 2 | 13 | 2 | 16 | 2 | 11 | 2 | 14 | 0 | 1 | 1 | 12 | 3 | 0 | 4 | 0 | 4 | 12 | 2 | 5 | 2 | 10 | 0 | 7 | 0 | 9 | 0 | 16 | 1 | 1 | 1 | 2 | 1 | 5 | 1 | 6 | 1 | 7 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 15 | 1 | 16 | 1 | 17 | 2 | 15 | 3 | 1 | 3 | 4 | 3 | 6 | 3 | 7 | 3 | 13 | 3 | 15 | 3 | 17 | 4 | 14 | 4 | 15 | 5 | 2 | 6 | 1
PIN | A<24> | 64 | 0 | N/A | 135 | 76 | 4 | 16 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 1 | 13 | 3 | 5 | 3 | 14 | 2 | 8 | 5 | 0 | 6 | 3 | 0 | 14 | 2 | 17 | 6 | 10 | 4 | 17 | 6 | 15 | 5 | 7 | 4 | 13 | 1 | 14 | 5 | 16 | 5 | 13 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 16 | 0 | 8 | 1 | 3 | 2 | 13 | 2 | 16 | 2 | 11 | 2 | 14 | 0 | 1 | 1 | 12 | 3 | 0 | 4 | 0 | 4 | 12 | 2 | 5 | 2 | 10 | 0 | 7 | 0 | 9 | 0 | 16 | 1 | 1 | 1 | 2 | 1 | 5 | 1 | 6 | 1 | 7 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 15 | 1 | 16 | 1 | 17 | 2 | 15 | 3 | 1 | 3 | 4 | 3 | 6 | 3 | 7 | 3 | 13 | 3 | 15 | 3 | 17 | 4 | 14 | 4 | 15 | 5 | 2 | 6 | 1
PIN | A<20> | 64 | 0 | N/A | 116 | 38 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 2 | 8 | 2 | 7 | 6 | 2 | 0 | 14 | 2 | 17 | 6 | 1 | 4 | 17 | 6 | 13 | 5 | 7 | 4 | 13 | 5 | 16 | 5 | 13 | 5 | 9 | 4 | 0 | 4 | 12 | 2 | 5 | 2 | 10 | 0 | 13 | 0 | 16 | 5 | 2 | 5 | 17 | 6 | 0
PIN | A<31> | 64 | 0 | N/A | 141 | 75 | 4 | 16 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 1 | 13 | 3 | 5 | 3 | 14 | 2 | 8 | 4 | 15 | 6 | 1 | 0 | 14 | 2 | 17 | 5 | 2 | 4 | 17 | 6 | 12 | 5 | 7 | 4 | 13 | 1 | 14 | 5 | 16 | 5 | 13 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 16 | 0 | 8 | 1 | 3 | 2 | 13 | 2 | 16 | 2 | 11 | 2 | 14 | 0 | 1 | 1 | 12 | 3 | 0 | 4 | 0 | 4 | 12 | 2 | 5 | 2 | 10 | 0 | 7 | 0 | 9 | 0 | 12 | 0 | 16 | 1 | 1 | 1 | 2 | 1 | 5 | 1 | 6 | 1 | 7 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 15 | 1 | 16 | 1 | 17 | 2 | 15 | 3 | 1 | 3 | 4 | 3 | 6 | 3 | 7 | 3 | 13 | 3 | 15 | 3 | 17 | 4 | 14 | 6 | 17
PIN | nDS | 64 | 0 | N/A | 15 | 15 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 2 | 17 | 5 | 7 | 5 | 8
PIN | nAS | 64 | 0 | N/A | 2 | 65 | 4 | 16 | 3 | 1 | 1 | 15 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 1 | 13 | 3 | 5 | 3 | 14 | 2 | 8 | 3 | 15 | 6 | 1 | 0 | 14 | 2 | 17 | 5 | 2 | 4 | 17 | 6 | 16 | 5 | 7 | 4 | 13 | 1 | 14 | 5 | 16 | 5 | 13 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 17 | 3 | 16 | 0 | 8 | 1 | 3 | 2 | 13 | 2 | 16 | 2 | 11 | 2 | 14 | 4 | 12 | 2 | 5 | 2 | 10 | 0 | 7 | 0 | 9 | 0 | 16 | 1 | 1 | 1 | 2 | 1 | 5 | 1 | 6 | 1 | 7 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 16 | 1 | 17 | 2 | 15 | 3 | 13 | 6 | 12
PIN | RW | 64 | 0 | N/A | 17 | 43 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 1 | 13 | 3 | 14 | 2 | 8 | 3 | 17 | 6 | 1 | 0 | 14 | 2 | 17 | 5 | 7 | 1 | 14 | 3 | 16 | 0 | 8 | 0 | 5 | 0 | 7 | 0 | 11 | 0 | 10 | 0 | 16 | 2 | 13 | 2 | 16 | 2 | 11 | 2 | 14 | 5 | 8 | 2 | 5 | 2 | 10 | 0 | 9 | 1 | 6 | 1 | 7 | 1 | 15 | 2 | 15 | 3 | 13 | 3 | 15 | 5 | 2
PIN | clk | 4096 | 0 | N/A | 33 | 44 | 4 | 16 | 3 | 1 | 1 | 15 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 1 | 13 | 3 | 5 | 3 | 14 | 2 | 17 | 6 | 11 | 4 | 17 | 6 | 16 | 5 | 7 | 4 | 13 | 1 | 14 | 6 | 5 | 7 | 15 | 5 | 16 | 5 | 13 | 7 | 17 | 6 | 7 | 7 | 16 | 6 | 6 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 17 | 3 | 16 | 0 | 8 | 1 | 5
PIN | A<21> | 64 | 0 | N/A | 127 | 51 | 4 | 16 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 3 | 5 | 2 | 8 | 4 | 15 | 6 | 2 | 0 | 14 | 2 | 17 | 4 | 17 | 5 | 7 | 4 | 13 | 5 | 16 | 5 | 13 | 2 | 13 | 2 | 16 | 2 | 11 | 2 | 14 | 7 | 14 | 3 | 0 | 4 | 0 | 3 | 9 | 4 | 12 | 2 | 5 | 2 | 10 | 0 | 13 | 0 | 16 | 2 | 7 | 2 | 15 | 3 | 1 | 3 | 4 | 3 | 6 | 3 | 7 | 4 | 14 | 5 | 2 | 5 | 17 | 6 | 1
PIN | A<22> | 64 | 0 | N/A | 125 | 51 | 4 | 16 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 3 | 5 | 2 | 8 | 4 | 15 | 6 | 2 | 0 | 14 | 2 | 17 | 4 | 17 | 5 | 7 | 4 | 13 | 5 | 16 | 5 | 13 | 2 | 13 | 2 | 16 | 2 | 11 | 2 | 14 | 7 | 13 | 3 | 0 | 4 | 0 | 3 | 12 | 4 | 12 | 2 | 5 | 2 | 10 | 0 | 15 | 0 | 16 | 2 | 9 | 2 | 15 | 3 | 1 | 3 | 4 | 3 | 6 | 3 | 7 | 4 | 14 | 5 | 2 | 5 | 17 | 6 | 1
PIN | A<23> | 64 | 0 | N/A | 123 | 51 | 4 | 16 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 3 | 5 | 2 | 8 | 4 | 15 | 6 | 1 | 0 | 14 | 2 | 17 | 4 | 17 | 5 | 7 | 4 | 13 | 5 | 16 | 5 | 13 | 2 | 13 | 2 | 16 | 2 | 11 | 2 | 14 | 7 | 12 | 3 | 0 | 4 | 0 | 3 | 15 | 4 | 12 | 2 | 5 | 2 | 10 | 0 | 15 | 0 | 16 | 2 | 9 | 2 | 15 | 3 | 1 | 3 | 4 | 3 | 6 | 3 | 7 | 4 | 14 | 5 | 1 | 5 | 2 | 6 | 4
PIN | reset | 65536 | 0 | N/A | 160 | 40 | 3 | 1 | 1 | 15 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 1 | 13 | 3 | 14 | 2 | 17 | 6 | 11 | 5 | 7 | 4 | 13 | 1 | 14 | 6 | 5 | 7 | 15 | 5 | 16 | 5 | 13 | 7 | 17 | 6 | 7 | 7 | 16 | 6 | 6 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 17 | 3 | 16 | 0 | 8 | 1 | 5
PIN | A<16> | 64 | 0 | N/A | 109 | 59 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 1 | 13 | 3 | 14 | 2 | 8 | 3 | 17 | 6 | 1 | 0 | 14 | 2 | 17 | 6 | 4 | 4 | 17 | 6 | 12 | 5 | 7 | 4 | 13 | 5 | 16 | 5 | 13 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 16 | 0 | 8 | 1 | 3 | 0 | 1 | 1 | 2 | 1 | 12 | 4 | 0 | 3 | 2 | 4 | 12 | 2 | 5 | 2 | 10 | 0 | 7 | 0 | 9 | 0 | 12 | 0 | 16 | 1 | 1 | 1 | 5 | 1 | 6 | 1 | 7 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 14 | 1 | 16 | 1 | 17 | 3 | 13 | 3 | 15 | 5 | 1 | 5 | 2 | 6 | 17
PIN | A<17> | 64 | 0 | N/A | 114 | 62 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 1 | 13 | 3 | 14 | 2 | 8 | 3 | 17 | 6 | 1 | 0 | 14 | 2 | 17 | 6 | 9 | 4 | 17 | 6 | 14 | 5 | 7 | 4 | 13 | 5 | 16 | 5 | 13 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 16 | 0 | 8 | 1 | 3 | 3 | 3 | 4 | 0 | 4 | 12 | 2 | 5 | 2 | 10 | 0 | 7 | 0 | 9 | 0 | 15 | 0 | 16 | 1 | 1 | 1 | 2 | 1 | 5 | 1 | 6 | 1 | 7 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 14 | 1 | 16 | 1 | 17 | 2 | 9 | 3 | 13 | 3 | 15 | 5 | 1 | 5 | 2 | 6 | 4
PIN | A<18> | 64 | 0 | N/A | 118 | 56 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 1 | 13 | 3 | 14 | 2 | 8 | 3 | 17 | 6 | 1 | 0 | 14 | 2 | 17 | 6 | 9 | 4 | 17 | 6 | 14 | 5 | 7 | 4 | 13 | 5 | 16 | 5 | 13 | 1 | 4 | 1 | 0 | 1 | 10 | 3 | 16 | 0 | 8 | 1 | 3 | 1 | 2 | 3 | 4 | 4 | 0 | 4 | 12 | 2 | 5 | 2 | 10 | 0 | 7 | 0 | 9 | 0 | 12 | 0 | 16 | 1 | 1 | 1 | 5 | 1 | 6 | 1 | 7 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 14 | 1 | 16 | 1 | 17 | 3 | 13 | 3 | 15 | 5 | 2 | 6 | 13
PIN | A<19> | 64 | 0 | N/A | 96 | 50 | 5 | 15 | 5 | 14 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 5 | 12 | 2 | 12 | 5 | 11 | 5 | 10 | 2 | 8 | 2 | 9 | 6 | 1 | 0 | 14 | 2 | 17 | 6 | 4 | 4 | 17 | 6 | 14 | 5 | 7 | 4 | 13 | 5 | 16 | 5 | 13 | 1 | 4 | 1 | 0 | 1 | 10 | 1 | 16 | 4 | 0 | 4 | 12 | 2 | 5 | 2 | 10 | 0 | 15 | 0 | 16 | 1 | 1 | 1 | 2 | 1 | 3 | 1 | 5 | 1 | 8 | 1 | 9 | 1 | 11 | 1 | 17 | 5 | 1 | 5 | 2 | 6 | 0 | 6 | 13
PIN | A<6> | 64 | 0 | N/A | 97 | 21 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 2 | 17 | 6 | 5 | 7 | 15 | 5 | 16 | 7 | 17 | 6 | 7 | 7 | 16 | 6 | 6 | 4 | 1 | 4 | 0 | 5 | 8 | 7 | 6 | 7 | 7 | 7 | 9 | 6 | 8
PIN | A<3> | 64 | 0 | N/A | 92 | 24 | 2 | 2 | 2 | 3 | 2 | 4 | 2 | 6 | 2 | 0 | 2 | 1 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 2 | 17 | 6 | 5 | 7 | 15 | 7 | 17 | 6 | 7 | 7 | 16 | 6 | 6 | 4 | 10 | 4 | 1 | 4 | 0 | 7 | 6 | 7 | 11 | 4 | 3 | 6 | 8
PIN | A<2> | 64 | 0 | N/A | 79 | 16 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 6 | 5 | 7 | 15 | 7 | 17 | 6 | 7 | 7 | 16 | 6 | 6 | 4 | 8 | 7 | 5 | 4 | 2 | 7 | 10 | 7 | 8 | 6 | 8
PIN | A<1> | 64 | 0 | N/A | 82 | 20 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 6 | 5 | 7 | 15 | 7 | 17 | 6 | 7 | 7 | 16 | 6 | 6 | 0 | 5 | 0 | 7 | 0 | 11 | 0 | 10 | 4 | 1 | 4 | 0 | 7 | 5 | 4 | 2 | 7 | 7 | 6 | 8
PIN | A<4> | 64 | 0 | N/A | 90 | 18 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 6 | 5 | 7 | 15 | 7 | 17 | 6 | 7 | 7 | 16 | 6 | 6 | 4 | 1 | 4 | 0 | 7 | 4 | 4 | 2 | 7 | 10 | 7 | 8 | 7 | 9 | 6 | 8
PIN | A<5> | 64 | 0 | N/A | 88 | 16 | 4 | 9 | 4 | 7 | 4 | 6 | 4 | 5 | 6 | 5 | 7 | 15 | 7 | 17 | 6 | 7 | 7 | 16 | 6 | 6 | 4 | 1 | 4 | 0 | 7 | 4 | 7 | 11 | 4 | 3 | 6 | 8
PIN | IDE_WAIT | 64 | 0 | N/A | 62 | 3 | 1 | 14 | 3 | 16 | 3 | 17
PIN | SIZ<0> | 64 | 0 | N/A | 11 | 3 | 0 | 5 | 0 | 7 | 0 | 11
PIN | SIZ<1> | 64 | 0 | N/A | 8 | 3 | 0 | 5 | 0 | 7 | 0 | 11
PIN | A<0> | 64 | 0 | N/A | 86 | 4 | 0 | 5 | 0 | 7 | 0 | 11 | 0 | 10
PIN | A<9> | 64 | 0 | N/A | 103 | 1 | 3 | 10
PIN | A<10> | 64 | 0 | N/A | 102 | 1 | 3 | 13
PIN | A<11> | 64 | 0 | N/A | 98 | 1 | 3 | 11
PIN | A<12> | 64 | 0 | N/A | 107 | 1 | 3 | 7
PIN | A<13> | 64 | 0 | N/A | 105 | 1 | 3 | 8
PIN | CIIN | 536871040 | 0 | N/A | 77
PIN | ROM_EN | 536871040 | 0 | N/A | 13
PIN | STERM | 536871040 | 0 | N/A | 144
PIN | IDE_R | 536871040 | 0 | N/A | 155
PIN | DSACK<1> | 536871040 | 0 | N/A | 19
PIN | IDE_W | 536871040 | 0 | N/A | 157
PIN | ROM_OE | 536871040 | 0 | N/A | 24
PIN | BYTE<0> | 536871040 | 0 | N/A | 22
PIN | BYTE<1> | 536871040 | 0 | N/A | 23
PIN | BYTE<2> | 536871040 | 0 | N/A | 28
PIN | BYTE<3> | 536871040 | 0 | N/A | 26
PIN | DSACK<0> | 536871040 | 0 | N/A | 21
PIN | IDE_A<0> | 536871040 | 0 | N/A | 147
PIN | IDE_A<1> | 536871040 | 0 | N/A | 153
PIN | IDE_A<2> | 536871040 | 0 | N/A | 149
PIN | IDE_CS<0> | 536871040 | 0 | N/A | 145
PIN | IDE_CS<1> | 536871040 | 0 | N/A | 146
PIN | IDE_DIR | 536871040 | 0 | N/A | 4
PIN | IO4 | 536871040 | 0 | N/A | 63
PIN | IO5 | 536871040 | 0 | N/A | 64
PIN | OE<0> | 536871040 | 0 | N/A | 54
PIN | OE<1> | 536871040 | 0 | N/A | 57
PIN | WE<0> | 536871040 | 0 | N/A | 49
PIN | WE<1> | 536871040 | 0 | N/A | 56
PIN | nRAM_SEL | 536871040 | 0 | N/A | 18
PIN | ROM_WE | 536871040 | 0 | N/A | 12
PIN | INT2 | 536871040 | 0 | N/A | 68
PIN | D<0> | 536870976 | 0 | N/A | 44 | 2 | 4 | 9 | 5 | 12
PIN | D<1> | 536870976 | 0 | N/A | 47 | 6 | 2 | 2 | 2 | 6 | 2 | 0 | 2 | 1 | 4 | 7 | 2 | 12
PIN | D<2> | 536870976 | 0 | N/A | 37 | 5 | 2 | 3 | 2 | 0 | 2 | 1 | 4 | 6 | 5 | 11
PIN | D<3> | 536870976 | 0 | N/A | 30 | 4 | 2 | 4 | 2 | 1 | 4 | 5 | 5 | 10
