# ABOUTME: Runs the DE1-SoC top-level XOR demo testbench in ModelSim 18.1 from WSL.
# ABOUTME: It fails unless the board-level testbench prints REGRESSION PASS.
set -eu

SCRIPT_DIR=$(CDPATH= cd -- "$(dirname -- "$0")" && pwd)
PROJECT_DIR=$(CDPATH= cd -- "$SCRIPT_DIR/.." && pwd)
RTL_DIR="$PROJECT_DIR/rtl"
MODELSIM_DIR=${MODELSIM_DIR:-/mnt/c/intelFPGA/18.1/modelsim_ase/win32aloem}
WORK_DIR="/tmp/de1_soc_tiny_tpu_xor_top_tb_$$"
LOG_FILE="$WORK_DIR/vsim.log"

mkdir -p "$WORK_DIR"
cd "$WORK_DIR"

"$MODELSIM_DIR/vlib.exe" work >/dev/null
"$MODELSIM_DIR/vlog.exe" \
    "$RTL_DIR/fixedpoint_simple.v" \
    "$RTL_DIR/control_unit.v" \
    "$RTL_DIR/loss_child.v" \
    "$RTL_DIR/loss_parent.v" \
    "$RTL_DIR/leaky_relu_derivative_child.v" \
    "$RTL_DIR/leaky_relu_derivative_parent.v" \
    "$RTL_DIR/leaky_relu_child.v" \
    "$RTL_DIR/leaky_relu_parent.v" \
    "$RTL_DIR/bias_child.v" \
    "$RTL_DIR/bias_parent.v" \
    "$RTL_DIR/vpu.v" \
    "$RTL_DIR/gradient_descent.v" \
    "$RTL_DIR/unified_buffer.v" \
    "$RTL_DIR/pe.v" \
    "$RTL_DIR/systolic.v" \
    "$RTL_DIR/tpu.v" \
    "$PROJECT_DIR/fpga/de1_soc_tiny_tpu_xor_top.v" \
    "$SCRIPT_DIR/de1_soc_tiny_tpu_xor_top_tb.v" >/dev/null

"$MODELSIM_DIR/vsim.exe" -c work.de1_soc_tiny_tpu_xor_top_tb -do "run -all; quit -f" >"$LOG_FILE"
cat "$LOG_FILE"

if ! grep -q "REGRESSION PASS" "$LOG_FILE"; then
    exit 1
fi
