Yosys 0.62+0 (git sha1 776b4d06a, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3)
Using ABC speed script.
Extracting clock period from SDC file: ./results/ihp-sg13g2/i2c-gpio-expander_I2cDeviceCtrl/base/clock_period.txt
Setting clock period to 20000
1. Executing Liberty frontend: /home/nanocoh/dev/ORFS-K/OpenROAD-flow-scripts-KF/flow/platforms/ihp-sg13g2/lib/sg13g2_stdcell_typ_1p20V_25C.lib
2. Executing Liberty frontend: /home/nanocoh/dev/ORFS-K/OpenROAD-flow-scripts-KF/flow/platforms/ihp-sg13g2/lib/sg13g2_stdcell_typ_1p20V_25C.lib
3. Executing Verilog-2005 frontend: /home/nanocoh/dev/ORFS-K/OpenROAD-flow-scripts-KF/flow/designs/ihp-sg13g2/i2c-gpio-expander/I2cGpioExpander.v
4. Executing Verilog-2005 frontend: /home/nanocoh/dev/ORFS-K/OpenROAD-flow-scripts-KF/flow/platforms/ihp-sg13g2/cells_clkgate.v
5. Executing HIERARCHY pass (managing design hierarchy).
6. Executing AST frontend in derive mode using pre-parsed AST for module `\I2cDeviceCtrl'.
6.1. Analyzing design hierarchy..
6.2. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_1'.
6.3. Analyzing design hierarchy..
6.4. Analyzing design hierarchy..
7. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module I2cDeviceCtrl because it contains processes (run 'proc' command first).
Warning: Ignoring module BufferCC_1 because it contains processes (run 'proc' command first).
8. Executing RTLIL backend.
Warnings: 2 unique messages, 2 total
End of script. Logfile hash: a1d67becab, CPU: user 0.04s system 0.00s, MEM: 23.62 MB peak
Yosys 0.62+0 (git sha1 776b4d06a, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3)
Time spent: 56% 4x read_liberty (0 sec), 17% 4x read_verilog (0 sec), ...
Elapsed time: 0:00.10[h:]min:sec. CPU time: user 0.09 sys 0.00 (99%). Peak memory: 28448KB.
