<div class="content" id="experiment-article-section-1-content">
<!-- <font size="3"> -->
<h3>DEFINITION OF NAND GATE</h3>
<b>NAND</b> gate has 1 output and 2 or more input<br/>
The output of the NAND gate is low only when all the inputs are high else it is low.<br/>
A NAND gate could be veiwed as an AND gate with inverter at the output<br/><br/>
<h3>SCHEMATIC OF NAND GATE</h3><br/> <br/>
<img align="left" height="100" src="../../vlsi_images/nand_shematic.jpg" width="150"/>
<center>
<table border="1" color="#000000">
<tr>
<td align="center"><b>Input A</b></td>
<td align="center"><b>Input B</b></td>
<td align="center"><b>Output</b></td>
</tr>
<tr>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
</tr>
</table>
</center><br/><br/>
<h3>DEFINITION OF NOR GATE</h3>
<p><b>NOR</b> gate has 1 output and 2 or more input <br/>
The output of NOR gate is high only when all the inputs are low else it is high<br/>
A NOR gate could be viewed as an OR gate with inverter at the output<br/></p><br/><br/>
<h3>SCHEMATIC OF NOR GATE</h3><br/><br/>
<img align="left" height="100" src="../../vlsi_images/nor_schematic.jpg" width="150"/>
<center>
<table border="1" color="#000000">
<tr>
<td align="center"><b>Input A</b></td>
<td align="center"><b>Input B</b></td>
<td align="center"><b>Output</b></td>
</tr>
<tr>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
</tr>
</table>
</center>
<!-- </font> -->
</div>