$date
	Tue Jan 24 20:50:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$scope module uut $end
$var wire 4 ! A [3:0] $end
$var wire 1 " CLK $end
$var wire 1 # RST $end
$var wire 1 $ isNotEnd $end
$var wire 24 % s [23:0] $end
$var wire 1 & userWins $end
$var reg 24 ' nextstate [23:0] $end
$var reg 24 ( state [23:0] $end
$upscope $end
$upscope $end
$scope module test $end
$var reg 1 " CLK $end
$upscope $end
$scope module test $end
$var reg 1 # RST $end
$upscope $end
$scope module test $end
$var wire 24 ) s [23:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
bx (
bx '
x&
bx %
x$
0#
0"
b1000 !
$end
#5
1"
#10
0"
#15
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
1$
b10 '
b1 !
0&
b1 %
b1 )
b1 (
0"
1#
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
0#
#105
b10000 '
b10 !
b10 %
b10 )
b10 (
1"
#110
0"
#115
0$
b100 !
b10000 %
b10000 )
b10000 (
1"
#120
0"
#125
1"
#130
0"
