<html>

<head>
<meta http-equiv=Content-Type content="text/html; charset=windows-1252">
<meta name=Generator content="Microsoft Word 11 (filtered)">
<title>Programma del Corso di Calcolatori Elettronici I</title>
<style>
<!--
 /* Font Definitions */
 @font-face
	{font-family:"Arial Unicode MS";
	panose-1:2 11 6 4 2 2 2 2 2 4;}
@font-face
	{font-family:Times;
	panose-1:2 2 6 3 5 4 5 2 3 4;}
@font-face
	{font-family:"\@Arial Unicode MS";
	panose-1:2 11 6 4 2 2 2 2 2 4;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{margin:0cm;
	margin-bottom:.0001pt;
	font-size:12.0pt;
	font-family:"Times New Roman";}
h1
	{margin:0cm;
	margin-bottom:.0001pt;
	page-break-after:avoid;
	font-size:12.0pt;
	font-family:"Times New Roman";
	font-weight:normal;
	font-style:italic;}
h2
	{margin:0cm;
	margin-bottom:.0001pt;
	text-align:center;
	page-break-after:avoid;
	font-size:16.0pt;
	font-family:Times;
	font-weight:normal;}
@page Section1
	{size:595.3pt 841.9pt;
	margin:70.85pt 2.0cm 2.0cm 2.0cm;}
div.Section1
	{page:Section1;}
-->
</style>

</head>

<body lang=IT>

<div class=Section1>

<p class=MsoNormal align=center style='text-align:center'><span
style='font-size:10.0pt;font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:16.0pt;font-family:Times'>Programma preliminare del corso</span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:16.0pt;font-family:Times'>Calcolatori Elettronici I </span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:16.0pt;font-family:Times'>(C.L. Ing. Informatica)</span></b></p>

<p class=MsoNormal align=center style='text-align:center'><b><span
style='font-size:16.0pt;font-family:Times'>A/A 2004/2005</span></b></p>

<h2>Docente: Prof. Bruno Ciciani</h2>

<p class=MsoNormal align=center style='text-align:center'><span
style='font-size:16.0pt'>Tutor: Ing. Paolo Romano</span></p>

<p class=MsoNormal><span style='font-size:10.0pt;font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><span style='font-size:10.0pt;font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><b><span style='font-family:Times'>1. Sistemi numerici e
codici</span></b></p>

<p class=MsoNormal><span style='font-family:Times'>            Richiami di
sistemi di numerazione</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Rappresentazione
dei numeri relativi</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Rappresentazione
dei numeri in virgola mobile</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Operazioni
aritmetiche</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Addizione</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Sottrazione</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Codici</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Codici
binari irridondanti: BCD, ASCII</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Codici
binari ridondanti: parità, di Hamming</span></p>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><b><span style='font-family:Times'>2. Algebra di
commutazione</span></b></p>

<p class=MsoNormal><span style='font-family:Times'>            Algebra di Boole</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Operatori
fondamentali</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Funzioni di
commutazione</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Tabelle
di verità</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Forme
canoniche, mintermine, maxtermine</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Forme
semplificate di una espressione</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Mappe di
Karnaugh</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Rappresentazione
di una funzione</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Semplificazione
di una espressione</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Funzioni
parzialmente specificate</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Operatori
Universali</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        </span><span
lang=EN-GB style='font-family:Times'>NAND</span></p>

<p class=MsoNormal><span lang=EN-GB style='font-family:Times'>                        NOR</span></p>

<p class=MsoNormal><span lang=EN-GB style='font-family:Times'>            OR
esclusivo</span></p>

<p class=MsoNormal><span lang=EN-GB style='font-family:Times'>            </span><span
style='font-family:Times'>Porte logiche e loro simboli grafici</span></p>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><b><span style='font-family:Times'>3. Elementi di reti
combinatorie</span></b></p>

<p class=MsoNormal><span style='font-family:Times'>            Sintesi di reti
combinatorie</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Reti
combinatorie standard: multiplatori, decodificatori, addizionatori, comparatori</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Sintesi di reti
combinatorie con  ROM e PLA</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Reti
combinatorie iterative: addizionatori, comparatori</span></p>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><b><span style='font-family:Times'>4. Elementi di reti
sequenziali</span></b></p>

<p class=MsoNormal><span style='font-family:Times'>            Macchine
sequenziali e loro rappresentazioni</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Reti sequenziali
</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Elementi di
memorizzazione: flip/flop, registri, banco di registri, memoria RAM</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Reti sequenziali
sincronizzate, reti Level Level Clocked (LLC)</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Interconnessione
di reti LLC</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Strutture
pipeline e tecniche di sincronizzazione</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Sistemi digitali
complessi e loro organizzazione:</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Sottosistema
di Calcolo</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Sottosistema
di Controllo (microprogrammazione)</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Interazione
asincrona tra due sistemi digitali complessi</span></p>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><b><span style='font-family:Times'>5. Organizzazione e
programmazione del processore didattico “PD32” (di tipo CISC)</span></b></p>

<p class=MsoNormal><span style='font-family:Times'>            Macchina di Von
Neumann</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Set delle
istruzioni e metodi di indirizzamento della memoria</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Implementazione
del SCA</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Organizzazione
a blocchi: registri, bus, shifter, ALU, flags </span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Organizzazione
della memoria del PD32</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Bus
di comunicazione PD32-memoria</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Organizzazione
delle porte di I/O</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Bus
di comunicazione PD32-dispositivi di I/O</span></p>

<p class=MsoNormal><span style='font-family:Times'>            Implementazione
del SCO </span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Formato
dell’istruzione</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Passi
elementari dell’esecuzione di una istruzione</span></p>

<p class=MsoNormal><span style='font-family:Times'>                                   Notazione</span></p>

<p class=MsoNormal><span style='font-family:Times'>                                   Fetch
dell’istruzione</span></p>

<p class=MsoNormal><span style='font-family:Times'>                                   Decodifica
ed esecuzione dell’istruzione</span></p>

<p class=MsoNormal><span style='font-family:Times'>                        Architettura
del SCO</span></p>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><b><span style='font-family:Times'>Esercitazioni in
laboratorio</span></b></p>

<p class=MsoNormal><span style='font-family:Times'>            Simulazione di circuiti
combinatori e sequenziali</span></p>

<p class=MsoNormal><span style='font-family:Times'>            PD32: simulatore
e esercizi assembler</span></p>

<p class=MsoNormal>&nbsp;</p>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal style='text-align:justify'><b><span style='font-family:Times'>Testi
consigliati:</span></b></p>

<p class=MsoNormal style='text-align:justify'><b><span style='font-family:Times'>&nbsp;</span></b></p>

<p class=MsoNormal style='text-align:justify'><span style='font-family:Times'>Ciciani:
<i>Dispense “Complementi sull’architettura del PD32”,  http://www.dis.uniroma1.it/~ciciani/</i></span></p>

<p class=MsoNormal style='text-align:justify'><span style='font-family:Times'>Cioffi:<i>
Reti combinatorie</i>, Siderea</span></p>

<p class=MsoNormal style='text-align:justify'><span style='font-family:Times'>Cioffi,
Ciciani: <i>Reti sequenziali </i> Mc Graw Hill</span></p>

<p class=MsoNormal><span style='font-family:Times'>Cioffi, Jorno, Villani:<i>
Il Processore PD32</i>, Masson</span></p>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal><span style='font-family:Times'>&nbsp;</span></p>

<p class=MsoNormal>&nbsp;</p>

</div>

</body>

</html>
