Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon May 24 11:42:57 2021
| Host         : DESKTOP-437TBDQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/adder5_timing_routed.rpt
| Design       : adder5
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.843        0.000                      0                  234        0.121        0.000                      0                  234        4.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.843        0.000                      0                  234        0.121        0.000                      0                  234        4.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 A_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_1_payload_B_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 2.192ns (57.274%)  route 1.635ns (42.726%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.973     0.973    ap_clk
    SLICE_X27Y74         FDRE                                         r  A_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  A_0_sel_rd_reg/Q
                         net (fo=34, routed)          0.652     2.081    A_0_sel
    SLICE_X29Y72         LUT3 (Prop_lut3_I2_O)        0.124     2.205 r  B_1_payload_A[4]_i_2/O
                         net (fo=1, routed)           0.477     2.682    A_0_data_out[0]
    SLICE_X28Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.262 r  B_1_payload_A_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.262    B_1_payload_A_reg[4]_i_1_n_2
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.376 r  B_1_payload_A_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.376    B_1_payload_A_reg[8]_i_1_n_2
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.490 r  B_1_payload_A_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.490    B_1_payload_A_reg[12]_i_1_n_2
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  B_1_payload_A_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.613    B_1_payload_A_reg[16]_i_1_n_2
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.727 r  B_1_payload_A_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.727    B_1_payload_A_reg[20]_i_1_n_2
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.841 r  B_1_payload_A_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.841    B_1_payload_A_reg[24]_i_1_n_2
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.955 r  B_1_payload_A_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.955    B_1_payload_A_reg[28]_i_1_n_2
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.303 r  B_1_payload_A_reg[31]_i_2/O[1]
                         net (fo=2, routed)           0.498     4.800    tmp_1_fu_74_p2[30]
    SLICE_X27Y78         FDRE                                         r  B_1_payload_B_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.924    10.924    ap_clk
    SLICE_X27Y78         FDRE                                         r  B_1_payload_B_reg[30]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y78         FDRE (Setup_fdre_C_D)       -0.246    10.643    B_1_payload_B_reg[30]
  -------------------------------------------------------------------
                         required time                         10.643    
                         arrival time                          -4.800    
  -------------------------------------------------------------------
                         slack                                  5.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_reg_51_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_1_reg_84_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.410     0.410    ap_clk
    SLICE_X31Y75         FDRE                                         r  i_reg_51_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i_reg_51_reg[2]/Q
                         net (fo=5, routed)           0.077     0.629    i_reg_51_reg_n_2_[2]
    SLICE_X30Y75         LUT6 (Prop_lut6_I3_O)        0.045     0.674 r  i_1_reg_84[5]_i_2/O
                         net (fo=1, routed)           0.000     0.674    i_1_fu_68_p2[5]
    SLICE_X30Y75         FDRE                                         r  i_1_reg_84_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.432     0.432    ap_clk
    SLICE_X30Y75         FDRE                                         r  i_1_reg_84_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.121     0.553    i_1_reg_84_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y72  A_0_payload_A_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y72  A_0_payload_A_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y72  A_0_payload_A_reg[0]/C



