// Seed: 377629423
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2
);
  wire id_4;
  assign module_1.id_3 = 0;
  wire id_5;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input wire id_2,
    output supply0 id_3,
    output supply0 id_4,
    input tri id_5,
    input wand id_6
);
  id_8 :
  assert property (@(posedge id_0) -1'b0)
  else $signed(38);
  ;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
endmodule
