INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/output_port_lookup_ip/hdl/small_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/output_port_lookup_ip/hdl/fallthrough_small_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/output_port_lookup_ip/hdl/output_port_lookup_cpu_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_port_lookup_cpu_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/output_port_lookup_ip/hdl/eth_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/output_port_lookup_ip/hdl/mac_cam_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_cam_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/output_port_lookup_ip/hdl/switch_lite_output_port_lookup.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_lite_output_port_lookup
INFO: [VRFC 10-2458] undeclared symbol lut_hit, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/output_port_lookup_ip/hdl/switch_lite_output_port_lookup.v:239]
INFO: [VRFC 10-2458] undeclared symbol lut_miss, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/output_port_lookup_ip/hdl/switch_lite_output_port_lookup.v:240]
INFO: [VRFC 10-2458] undeclared symbol resetn_sync, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/output_port_lookup_ip/hdl/switch_lite_output_port_lookup.v:358]
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/output_port_lookup_ip/sim/output_port_lookup_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_port_lookup_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/input_arbiter_ip/hdl/small_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_fifo
WARNING: [VRFC 10-1195] overwriting previous definition of module small_fifo [/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/input_arbiter_ip/hdl/small_fifo.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/input_arbiter_ip/hdl/fallthrough_small_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo
WARNING: [VRFC 10-1195] overwriting previous definition of module fallthrough_small_fifo [/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/input_arbiter_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/input_arbiter_ip/hdl/input_arbiter_cpu_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_arbiter_cpu_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/input_arbiter_ip/hdl/input_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_arbiter
INFO: [VRFC 10-2458] undeclared symbol resetn_sync, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/input_arbiter_ip/hdl/input_arbiter.v:382]
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/input_arbiter_ip/sim/input_arbiter_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_arbiter_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/output_queues_ip/hdl/small_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_fifo
WARNING: [VRFC 10-1195] overwriting previous definition of module small_fifo [/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/output_queues_ip/hdl/small_fifo.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/output_queues_ip/hdl/fallthrough_small_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo
WARNING: [VRFC 10-1195] overwriting previous definition of module fallthrough_small_fifo [/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/output_queues_ip/hdl/fallthrough_small_fifo.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/output_queues_ip/hdl/output_queues_cpu_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_queues_cpu_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/output_queues_ip/hdl/output_queues.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_queues
INFO: [VRFC 10-2458] undeclared symbol resetn_sync, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/output_queues_ip/hdl/output_queues.v:650]
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/output_queues_ip/sim/output_queues_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_queues_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/MACsec/hdl/small_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_fifo
WARNING: [VRFC 10-1195] overwriting previous definition of module small_fifo [/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/MACsec/hdl/small_fifo.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/MACsec/hdl/fallthrough_small_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo
WARNING: [VRFC 10-1195] overwriting previous definition of module fallthrough_small_fifo [/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/MACsec/hdl/fallthrough_small_fifo.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/MACsec/hdl/crypto_cpu_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_cpu_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/MACsec/hdl/crypto.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto
INFO: [VRFC 10-2458] undeclared symbol resetn_sync, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/MACsec/hdl/crypto.v:368]
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/MACsec/sim/MACsec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MACsec
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_ip_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_out1_clk_wiz_ip_en_clk, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip_clk_wiz.v:202]
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/clk_wiz_ip/clk_wiz_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/identifier_ip/sim/identifier_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module identifier_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/barrier_ip/hdl/barrier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrier
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/barrier_ip/sim/barrier_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrier_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_record_ip0/hdl/axis_sim_record.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_sim_record
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_record_ip0/sim/axis_sim_record_ip0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_sim_record_ip0
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_record_ip1/hdl/axis_sim_record.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_sim_record
WARNING: [VRFC 10-1195] overwriting previous definition of module axis_sim_record [/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_record_ip1/hdl/axis_sim_record.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_record_ip1/sim/axis_sim_record_ip1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_sim_record_ip1
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_record_ip2/hdl/axis_sim_record.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_sim_record
WARNING: [VRFC 10-1195] overwriting previous definition of module axis_sim_record [/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_record_ip2/hdl/axis_sim_record.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_record_ip2/sim/axis_sim_record_ip2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_sim_record_ip2
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_record_ip3/hdl/axis_sim_record.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_sim_record
WARNING: [VRFC 10-1195] overwriting previous definition of module axis_sim_record [/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_record_ip3/hdl/axis_sim_record.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_record_ip3/sim/axis_sim_record_ip3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_sim_record_ip3
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_record_ip4/hdl/axis_sim_record.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_sim_record
WARNING: [VRFC 10-1195] overwriting previous definition of module axis_sim_record [/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_record_ip4/hdl/axis_sim_record.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_record_ip4/sim/axis_sim_record_ip4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_sim_record_ip4
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.ip_user_files/bd/control_sub/ip/control_sub_xbar_0/sim/control_sub_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.ip_user_files/bd/control_sub/ip/control_sub_axi_clock_converter_0_0/sim/control_sub_axi_clock_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_axi_clock_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.ip_user_files/bd/control_sub/ip/control_sub_s00_data_fifo_0/sim/control_sub_s00_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_s00_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.ip_user_files/bd/control_sub/ip/control_sub_m00_data_fifo_0/sim/control_sub_m00_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_m00_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.ip_user_files/bd/control_sub/ip/control_sub_m01_data_fifo_0/sim/control_sub_m01_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_m01_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.ip_user_files/bd/control_sub/ip/control_sub_m02_data_fifo_0/sim/control_sub_m02_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_m02_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.ip_user_files/bd/control_sub/ip/control_sub_m03_data_fifo_0/sim/control_sub_m03_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_m03_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.ip_user_files/bd/control_sub/ip/control_sub_m04_data_fifo_0/sim/control_sub_m04_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_m04_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.ip_user_files/bd/control_sub/ip/control_sub_m05_data_fifo_0/sim/control_sub_m05_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_m05_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.ip_user_files/bd/control_sub/ip/control_sub_m06_data_fifo_0/sim/control_sub_m06_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_m06_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.ip_user_files/bd/control_sub/ip/control_sub_m07_data_fifo_0/sim/control_sub_m07_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_m07_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.ip_user_files/bd/control_sub/ip/control_sub_auto_pc_0/sim/control_sub_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.ip_user_files/bd/control_sub/ip/control_sub_s00_mmu_0/sim/control_sub_s00_mmu_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub_s00_mmu_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.ip_user_files/bd/control_sub/hdl/control_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_sub
INFO: [VRFC 10-311] analyzing module control_sub_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_35MSE9
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_159MA5B
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1UHPQGS
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_V7OM1U
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_73P722
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1194TWK
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_1YASCCN
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_RC6YHL
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1S77UJ5
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/hdl/axi_clocking.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clocking
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/hdl/axi_clocking.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/hdl/nf_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nf_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/hdl/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/hdl/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol pcie_7x_mgt_rxn, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/hdl/top_tb.v:115]
INFO: [VRFC 10-2458] undeclared symbol pcie_7x_mgt_rxp, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/hdl/top_tb.v:116]
INFO: [VRFC 10-2458] undeclared symbol pcie_7x_mgt_txn, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/hdl/top_tb.v:117]
INFO: [VRFC 10-2458] undeclared symbol pcie_7x_mgt_txp, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/hdl/top_tb.v:118]
INFO: [VRFC 10-2458] undeclared symbol rxp, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/hdl/top_tb.v:121]
INFO: [VRFC 10-2458] undeclared symbol rxn, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/hdl/top_tb.v:122]
INFO: [VRFC 10-2458] undeclared symbol txp, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/hdl/top_tb.v:123]
INFO: [VRFC 10-2458] undeclared symbol txn, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/hdl/top_tb.v:124]
INFO: [VRFC 10-2458] undeclared symbol i2c_clk, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/hdl/top_tb.v:137]
INFO: [VRFC 10-2458] undeclared symbol i2c_data, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/hdl/top_tb.v:138]
INFO: [VRFC 10-2458] undeclared symbol si5324_rst_n, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/hdl/top_tb.v:139]
INFO: [VRFC 10-2458] undeclared symbol led_0, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/hdl/top_tb.v:146]
INFO: [VRFC 10-2458] undeclared symbol led_1, assumed default net type wire [/root/NetFPGA-SUME-live/projects/MACsec/hw/hdl/top_tb.v:147]
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_pkg/axis_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_stim_ip0/hdl/axis_sim_stim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axis_sim_stim
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_stim_ip0/sim/axis_sim_stim_ip0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axis_sim_stim_ip0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_stim_ip1/hdl/axis_sim_pkg/axis_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_stim_ip1/hdl/axis_sim_stim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axis_sim_stim
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_stim_ip1/sim/axis_sim_stim_ip1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axis_sim_stim_ip1
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_stim_ip2/hdl/axis_sim_pkg/axis_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_stim_ip2/hdl/axis_sim_stim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axis_sim_stim
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_stim_ip2/sim/axis_sim_stim_ip2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axis_sim_stim_ip2
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_stim_ip3/hdl/axis_sim_pkg/axis_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_stim_ip3/hdl/axis_sim_stim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axis_sim_stim
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_stim_ip3/sim/axis_sim_stim_ip3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axis_sim_stim_ip3
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_pkg/axis_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_stim_ip4/hdl/axis_sim_stim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axis_sim_stim
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axis_sim_stim_ip4/sim/axis_sim_stim_ip4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axis_sim_stim_ip4
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.ip_user_files/ipstatic/lib_pkg_v1_0_2/hdl/lib_pkg_v1_0_rfs.vhd" into library lib_pkg_v1_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.ip_user_files/ipstatic/lib_srl_fifo_v1_0_2/hdl/lib_srl_fifo_v1_0_rfs.vhd" into library lib_srl_fifo_v1_0_2
INFO: [VRFC 10-307] analyzing entity cntr_incr_decr_addn_f
INFO: [VRFC 10-307] analyzing entity dynshreg_f
INFO: [VRFC 10-307] analyzing entity srl_fifo_rbu_f
INFO: [VRFC 10-307] analyzing entity srl_fifo_f
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axis_sim_pkg/axis_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/transactor_fifos.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transactor_fifos
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axi_sim_transactor_ip/hdl/axi_sim_transactor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_sim_transactor
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-live/projects/MACsec/hw/project/MACsec.srcs/sources_1/ip/axi_sim_transactor_ip/sim/axi_sim_transactor_ip.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_sim_transactor_ip
