{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462465541947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462465541947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 17:25:41 2016 " "Processing started: Thu May 05 17:25:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462465541947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462465541947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_D5M -c DE0_D5M --generate_symbol=C:/workspace/EIE-1stYear-project-fpga/fpga_files/quartus_proj/DE0_CAMERA_MOUSE/DE0_D5M.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_D5M -c DE0_D5M --generate_symbol=C:/workspace/EIE-1stYear-project-fpga/fpga_files/quartus_proj/DE0_CAMERA_MOUSE/DE0_D5M.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462465541947 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "VGA_R de0_d5m.v(118) " "Verilog HDL warning at de0_d5m.v(118): the port and data declarations for array port \"VGA_R\" do not specify the same range for each dimension" {  } { { "de0_d5m.v" "" { Text "C:/workspace/EIE-1stYear-project-fpga/fpga_files/quartus_proj/DE0_CAMERA_MOUSE/de0_d5m.v" 118 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Quartus II" 0 -1 1462465542650 ""}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "VGA_R de0_d5m.v(166) " "HDL warning at de0_d5m.v(166): see declaration for object \"VGA_R\"" {  } { { "de0_d5m.v" "" { Text "C:/workspace/EIE-1stYear-project-fpga/fpga_files/quartus_proj/DE0_CAMERA_MOUSE/de0_d5m.v" 166 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462465542651 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "VGA_G de0_d5m.v(119) " "Verilog HDL warning at de0_d5m.v(119): the port and data declarations for array port \"VGA_G\" do not specify the same range for each dimension" {  } { { "de0_d5m.v" "" { Text "C:/workspace/EIE-1stYear-project-fpga/fpga_files/quartus_proj/DE0_CAMERA_MOUSE/de0_d5m.v" 119 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Quartus II" 0 -1 1462465542651 ""}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "VGA_G de0_d5m.v(167) " "HDL warning at de0_d5m.v(167): see declaration for object \"VGA_G\"" {  } { { "de0_d5m.v" "" { Text "C:/workspace/EIE-1stYear-project-fpga/fpga_files/quartus_proj/DE0_CAMERA_MOUSE/de0_d5m.v" 167 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462465542651 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "VGA_B de0_d5m.v(120) " "Verilog HDL warning at de0_d5m.v(120): the port and data declarations for array port \"VGA_B\" do not specify the same range for each dimension" {  } { { "de0_d5m.v" "" { Text "C:/workspace/EIE-1stYear-project-fpga/fpga_files/quartus_proj/DE0_CAMERA_MOUSE/de0_d5m.v" 120 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Quartus II" 0 -1 1462465542651 ""}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "VGA_B de0_d5m.v(168) " "HDL warning at de0_d5m.v(168): see declaration for object \"VGA_B\"" {  } { { "de0_d5m.v" "" { Text "C:/workspace/EIE-1stYear-project-fpga/fpga_files/quartus_proj/DE0_CAMERA_MOUSE/de0_d5m.v" 168 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462465542651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Create Symbol File was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462465542657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 17:25:42 2016 " "Processing ended: Thu May 05 17:25:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462465542657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462465542657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462465542657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462465542657 ""}
