

================================================================
== Vitis HLS Report for 'GRAYMat2AXIvideo_0_2160_3840_2_3_s'
================================================================
* Date:           Sun Sep 11 10:32:33 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hud3.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.180 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |        3|  4160163|  9.900 ns|  13.729 ms|    3|  4160163|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+-----------+----------+-----+------+---------+
        |                                                                       |                                                            |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |                                Instance                               |                           Module                           |   min   |   max   |    min    |    max   | min |  max |   Type  |
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+-----------+----------+-----+------+---------+
        |grp_GRAYMat2AXIvideo_0_2160_3840_2_3_Pipeline_loop_col_mat2axi_fu_100  |GRAYMat2AXIvideo_0_2160_3840_2_3_Pipeline_loop_col_mat2axi  |        4|     1923|  13.200 ns|  6.346 us|    4|  1923|       no|
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+-----------+----------+-----+------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_row_mat2axi  |        0|  4160160|  2 ~ 1926|          -|          -|  0 ~ 2160|        no|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      37|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|      18|      91|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      65|    -|
|Register         |        -|    -|      69|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      87|     193|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+----+----+-----+
    |                                Instance                               |                           Module                           | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+----+----+-----+
    |grp_GRAYMat2AXIvideo_0_2160_3840_2_3_Pipeline_loop_col_mat2axi_fu_100  |GRAYMat2AXIvideo_0_2160_3840_2_3_Pipeline_loop_col_mat2axi  |        0|   0|  18|  91|    0|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+----+----+-----+
    |Total                                                                  |                                                            |        0|   0|  18|  91|    0|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                     Variable Name                                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |i_4_fu_165_p2                                                                         |         +|   0|  0|  12|          12|           1|
    |sub_fu_146_p2                                                                         |         +|   0|  0|  12|          12|           2|
    |ap_block_state5_on_subcall_done                                                       |       and|   0|  0|   1|           1|           1|
    |grp_GRAYMat2AXIvideo_0_2160_3840_2_3_Pipeline_loop_col_mat2axi_fu_100_lef_ptr_TREADY  |       and|   0|  0|   1|           1|           1|
    |cmp45_fu_152_p2                                                                       |      icmp|   0|  0|   5|          11|           1|
    |icmp_ln121_fu_160_p2                                                                  |      icmp|   0|  0|   5|          12|          12|
    |ap_block_state1                                                                       |        or|   0|  0|   1|           1|           1|
    +--------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                 |          |   0|  0|  37|          50|          19|
    +--------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |LEF_Img_data157_read  |   9|          2|    1|          2|
    |ap_NS_fsm             |  29|          7|    1|          7|
    |ap_done               |   9|          2|    1|          2|
    |gray_mat_rows_blk_n   |   9|          2|    1|          2|
    |i_fu_80               |   9|          2|   12|         24|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  65|         15|   16|         37|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                        | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                           |   6|   0|    6|          0|
    |ap_done_reg                                                                         |   1|   0|    1|          0|
    |cmp45_reg_215                                                                       |   1|   0|    1|          0|
    |cols_reg_198                                                                        |  11|   0|   11|          0|
    |grp_GRAYMat2AXIvideo_0_2160_3840_2_3_Pipeline_loop_col_mat2axi_fu_100_ap_start_reg  |   1|   0|    1|          0|
    |i_4_reg_222                                                                         |  12|   0|   12|          0|
    |i_fu_80                                                                             |  12|   0|   12|          0|
    |rows_reg_205                                                                        |  12|   0|   12|          0|
    |sof_fu_84                                                                           |   1|   0|    1|          0|
    |sub_reg_210                                                                         |  12|   0|   12|          0|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                               |  69|   0|   69|          0|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+---------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+--------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  GRAYMat2AXIvideo<0, 2160, 3840, 2, 3>|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  GRAYMat2AXIvideo<0, 2160, 3840, 2, 3>|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  GRAYMat2AXIvideo<0, 2160, 3840, 2, 3>|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  GRAYMat2AXIvideo<0, 2160, 3840, 2, 3>|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  GRAYMat2AXIvideo<0, 2160, 3840, 2, 3>|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  GRAYMat2AXIvideo<0, 2160, 3840, 2, 3>|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  GRAYMat2AXIvideo<0, 2160, 3840, 2, 3>|  return value|
|gray_mat_rows_dout              |   in|   12|     ap_fifo|                          gray_mat_rows|       pointer|
|gray_mat_rows_num_data_valid    |   in|    2|     ap_fifo|                          gray_mat_rows|       pointer|
|gray_mat_rows_fifo_cap          |   in|    2|     ap_fifo|                          gray_mat_rows|       pointer|
|gray_mat_rows_empty_n           |   in|    1|     ap_fifo|                          gray_mat_rows|       pointer|
|gray_mat_rows_read              |  out|    1|     ap_fifo|                          gray_mat_rows|       pointer|
|p_read                          |   in|   12|     ap_none|                                 p_read|        scalar|
|LEF_Img_data157_dout            |   in|   16|     ap_fifo|                        LEF_Img_data157|       pointer|
|LEF_Img_data157_num_data_valid  |   in|    3|     ap_fifo|                        LEF_Img_data157|       pointer|
|LEF_Img_data157_fifo_cap        |   in|    3|     ap_fifo|                        LEF_Img_data157|       pointer|
|LEF_Img_data157_empty_n         |   in|    1|     ap_fifo|                        LEF_Img_data157|       pointer|
|LEF_Img_data157_read            |  out|    1|     ap_fifo|                        LEF_Img_data157|       pointer|
|lef_ptr_TDATA                   |  out|   16|        axis|                       lef_ptr_V_data_V|       pointer|
|lef_ptr_TVALID                  |  out|    1|        axis|                       lef_ptr_V_dest_V|       pointer|
|lef_ptr_TREADY                  |   in|    1|        axis|                       lef_ptr_V_dest_V|       pointer|
|lef_ptr_TDEST                   |  out|    1|        axis|                       lef_ptr_V_dest_V|       pointer|
|lef_ptr_TKEEP                   |  out|    2|        axis|                       lef_ptr_V_keep_V|       pointer|
|lef_ptr_TSTRB                   |  out|    2|        axis|                       lef_ptr_V_strb_V|       pointer|
|lef_ptr_TUSER                   |  out|    1|        axis|                       lef_ptr_V_user_V|       pointer|
|lef_ptr_TLAST                   |  out|    1|        axis|                       lef_ptr_V_last_V|       pointer|
|lef_ptr_TID                     |  out|    1|        axis|                         lef_ptr_V_id_V|       pointer|
+--------------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 5 
4 --> 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sof = alloca i32 1"   --->   Operation 8 'alloca' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.20ns)   --->   "%p_read_5 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_read"   --->   Operation 9 'read' 'p_read_5' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cols = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %p_read_5, i32 1, i32 11" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:109]   --->   Operation 10 'partselect' 'cols' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%store_ln121 = store i1 1, i1 %sof" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:121]   --->   Operation 11 'store' 'store_ln121' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln121 = store i12 0, i12 %i" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:121]   --->   Operation 12 'store' 'store_ln121' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %gray_mat_rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.20ns)   --->   "%rows = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %gray_mat_rows"   --->   Operation 14 'read' 'rows' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %LEF_Img_data157, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lef_ptr_V_dest_V, i1 %lef_ptr_V_id_V, i1 %lef_ptr_V_last_V, i1 %lef_ptr_V_user_V, i2 %lef_ptr_V_strb_V, i2 %lef_ptr_V_keep_V, i16 %lef_ptr_V_data_V, void @empty_20, i32 1, i32 1, void @empty_19, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i11 %cols" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:109]   --->   Operation 17 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.48ns)   --->   "%sub = add i12 %zext_ln109, i12 4095" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:109]   --->   Operation 18 'add' 'sub' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.88ns)   --->   "%cmp45 = icmp_eq  i11 %cols, i11 0" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:109]   --->   Operation 19 'icmp' 'cmp45' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln121 = br void %loop_col_mat2axi" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:121]   --->   Operation 20 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%i_3 = load i12 %i" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:121]   --->   Operation 21 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.82ns)   --->   "%icmp_ln121 = icmp_eq  i12 %i_3, i12 %rows" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:121]   --->   Operation 22 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (1.54ns)   --->   "%i_4 = add i12 %i_3, i12 1" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:121]   --->   Operation 23 'add' 'i_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %loop_col_mat2axi.split, void %for.end42.loopexit" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:121]   --->   Operation 24 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln123 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2160, i64 2160" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:123]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln123' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:118]   --->   Operation 26 'specloopname' 'specloopname_ln118' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %cmp45, void %for.body6.preheader, void %for.inc40" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:126]   --->   Operation 27 'br' 'br_ln126' <Predicate = (!icmp_ln121)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.18>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%sof_load = load i1 %sof"   --->   Operation 28 'load' 'sof_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 29 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (3.18ns)   --->   "%call_ln109 = call void @GRAYMat2AXIvideo<0, 2160, 3840, 2, 3>_Pipeline_loop_col_mat2axi, i1 %sof_load, i11 %cols, i12 %sub, i16 %LEF_Img_data157, i16 %lef_ptr_V_data_V, i2 %lef_ptr_V_keep_V, i2 %lef_ptr_V_strb_V, i1 %lef_ptr_V_user_V, i1 %lef_ptr_V_last_V, i1 %lef_ptr_V_id_V, i1 %lef_ptr_V_dest_V" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:109]   --->   Operation 30 'call' 'call_ln109' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 31 [1/2] (1.20ns)   --->   "%call_ln109 = call void @GRAYMat2AXIvideo<0, 2160, 3840, 2, 3>_Pipeline_loop_col_mat2axi, i1 %sof_load, i11 %cols, i12 %sub, i16 %LEF_Img_data157, i16 %lef_ptr_V_data_V, i2 %lef_ptr_V_keep_V, i2 %lef_ptr_V_strb_V, i1 %lef_ptr_V_user_V, i1 %lef_ptr_V_last_V, i1 %lef_ptr_V_id_V, i1 %lef_ptr_V_dest_V" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:109]   --->   Operation 31 'call' 'call_ln109' <Predicate = (!cmp45)> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 32 [1/1] (1.29ns)   --->   "%store_ln0 = store i1 0, i1 %sof"   --->   Operation 32 'store' 'store_ln0' <Predicate = (!cmp45)> <Delay = 1.29>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc40"   --->   Operation 33 'br' 'br_ln0' <Predicate = (!cmp45)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (1.29ns)   --->   "%store_ln121 = store i12 %i_4, i12 %i" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:121]   --->   Operation 34 'store' 'store_ln121' <Predicate = true> <Delay = 1.29>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln121 = br void %loop_col_mat2axi" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:121]   --->   Operation 35 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln164 = ret" [/home/trevor/Documents/xilinx/basys3_pong2/vitis/hud3/xf_hud_accel.cpp:164]   --->   Operation 36 'ret' 'ret_ln164' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gray_mat_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LEF_Img_data157]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lef_ptr_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ lef_ptr_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ lef_ptr_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ lef_ptr_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ lef_ptr_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ lef_ptr_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ lef_ptr_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0111110]
sof                     (alloca           ) [ 0111110]
p_read_5                (read             ) [ 0000000]
cols                    (partselect       ) [ 0011110]
store_ln121             (store            ) [ 0000000]
store_ln121             (store            ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
rows                    (read             ) [ 0001110]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
zext_ln109              (zext             ) [ 0000000]
sub                     (add              ) [ 0001110]
cmp45                   (icmp             ) [ 0001110]
br_ln121                (br               ) [ 0000000]
i_3                     (load             ) [ 0000000]
icmp_ln121              (icmp             ) [ 0001110]
i_4                     (add              ) [ 0000110]
br_ln121                (br               ) [ 0000000]
speclooptripcount_ln123 (speclooptripcount) [ 0000000]
specloopname_ln118      (specloopname     ) [ 0000000]
br_ln126                (br               ) [ 0000000]
sof_load                (load             ) [ 0001010]
empty                   (wait             ) [ 0000000]
call_ln109              (call             ) [ 0000000]
store_ln0               (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
store_ln121             (store            ) [ 0000000]
br_ln121                (br               ) [ 0000000]
ret_ln164               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gray_mat_rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray_mat_rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="LEF_Img_data157">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LEF_Img_data157"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lef_ptr_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lef_ptr_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lef_ptr_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lef_ptr_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="lef_ptr_V_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lef_ptr_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lef_ptr_V_user_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lef_ptr_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="lef_ptr_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lef_ptr_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="lef_ptr_V_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lef_ptr_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="lef_ptr_V_dest_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lef_ptr_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GRAYMat2AXIvideo<0, 2160, 3840, 2, 3>_Pipeline_loop_col_mat2axi"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sof_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read_5_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="12" slack="0"/>
<pin id="90" dir="0" index="1" bw="12" slack="0"/>
<pin id="91" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="rows_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="12" slack="0"/>
<pin id="96" dir="0" index="1" bw="12" slack="0"/>
<pin id="97" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_GRAYMat2AXIvideo_0_2160_3840_2_3_Pipeline_loop_col_mat2axi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="11" slack="3"/>
<pin id="104" dir="0" index="3" bw="12" slack="2"/>
<pin id="105" dir="0" index="4" bw="16" slack="0"/>
<pin id="106" dir="0" index="5" bw="16" slack="0"/>
<pin id="107" dir="0" index="6" bw="2" slack="0"/>
<pin id="108" dir="0" index="7" bw="2" slack="0"/>
<pin id="109" dir="0" index="8" bw="1" slack="0"/>
<pin id="110" dir="0" index="9" bw="1" slack="0"/>
<pin id="111" dir="0" index="10" bw="1" slack="0"/>
<pin id="112" dir="0" index="11" bw="1" slack="0"/>
<pin id="113" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln109/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="cols_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="0" index="1" bw="12" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="0" index="3" bw="5" slack="0"/>
<pin id="128" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln121_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln121_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="12" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln109_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="1"/>
<pin id="145" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sub_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="cmp45_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="1"/>
<pin id="154" dir="0" index="1" bw="11" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp45/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_3_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="12" slack="2"/>
<pin id="159" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln121_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="0" index="1" bw="12" slack="1"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_4_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="12" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sof_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="3"/>
<pin id="173" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_load/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln0_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="4"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln121_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="12" slack="2"/>
<pin id="182" dir="0" index="1" bw="12" slack="4"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/5 "/>
</bind>
</comp>

<comp id="184" class="1005" name="i_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="0"/>
<pin id="186" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="191" class="1005" name="sof_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof "/>
</bind>
</comp>

<comp id="198" class="1005" name="cols_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="1"/>
<pin id="200" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

<comp id="205" class="1005" name="rows_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="1"/>
<pin id="207" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="rows "/>
</bind>
</comp>

<comp id="210" class="1005" name="sub_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="2"/>
<pin id="212" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="215" class="1005" name="cmp45_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp45 "/>
</bind>
</comp>

<comp id="222" class="1005" name="i_4_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="12" slack="2"/>
<pin id="224" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="48" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="114"><net_src comp="76" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="100" pin=5"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="100" pin=6"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="100" pin=7"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="100" pin=8"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="100" pin=9"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="100" pin=10"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="100" pin=11"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="88" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="123" pin=3"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="58" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="60" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="157" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="62" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="171" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="179"><net_src comp="78" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="187"><net_src comp="80" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="190"><net_src comp="184" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="194"><net_src comp="84" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="201"><net_src comp="123" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="208"><net_src comp="94" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="213"><net_src comp="146" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="100" pin=3"/></net>

<net id="218"><net_src comp="152" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="165" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="180" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lef_ptr_V_data_V | {4 5 }
	Port: lef_ptr_V_keep_V | {4 5 }
	Port: lef_ptr_V_strb_V | {4 5 }
	Port: lef_ptr_V_user_V | {4 5 }
	Port: lef_ptr_V_last_V | {4 5 }
	Port: lef_ptr_V_id_V | {4 5 }
	Port: lef_ptr_V_dest_V | {4 5 }
 - Input state : 
	Port: GRAYMat2AXIvideo<0, 2160, 3840, 2, 3> : gray_mat_rows | {2 }
	Port: GRAYMat2AXIvideo<0, 2160, 3840, 2, 3> : p_read | {1 }
	Port: GRAYMat2AXIvideo<0, 2160, 3840, 2, 3> : LEF_Img_data157 | {4 5 }
	Port: GRAYMat2AXIvideo<0, 2160, 3840, 2, 3> : lef_ptr_V_data_V | {}
	Port: GRAYMat2AXIvideo<0, 2160, 3840, 2, 3> : lef_ptr_V_keep_V | {}
	Port: GRAYMat2AXIvideo<0, 2160, 3840, 2, 3> : lef_ptr_V_strb_V | {}
	Port: GRAYMat2AXIvideo<0, 2160, 3840, 2, 3> : lef_ptr_V_user_V | {}
	Port: GRAYMat2AXIvideo<0, 2160, 3840, 2, 3> : lef_ptr_V_last_V | {}
	Port: GRAYMat2AXIvideo<0, 2160, 3840, 2, 3> : lef_ptr_V_id_V | {}
	Port: GRAYMat2AXIvideo<0, 2160, 3840, 2, 3> : lef_ptr_V_dest_V | {}
  - Chain level:
	State 1
		store_ln121 : 1
		store_ln121 : 1
	State 2
		sub : 1
	State 3
		icmp_ln121 : 1
		i_4 : 1
		br_ln121 : 2
	State 4
		call_ln109 : 1
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------|---------|---------|
| Operation|                            Functional Unit                            |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------|---------|---------|
|   call   | grp_GRAYMat2AXIvideo_0_2160_3840_2_3_Pipeline_loop_col_mat2axi_fu_100 |    15   |    21   |
|----------|-----------------------------------------------------------------------|---------|---------|
|    add   |                               sub_fu_146                              |    0    |    11   |
|          |                               i_4_fu_165                              |    0    |    12   |
|----------|-----------------------------------------------------------------------|---------|---------|
|   icmp   |                              cmp45_fu_152                             |    0    |    5    |
|          |                           icmp_ln121_fu_160                           |    0    |    5    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   read   |                          p_read_5_read_fu_88                          |    0    |    0    |
|          |                            rows_read_fu_94                            |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|partselect|                              cols_fu_123                              |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   zext   |                           zext_ln109_fu_143                           |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   Total  |                                                                       |    15   |    54   |
|----------|-----------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|cmp45_reg_215|    1   |
| cols_reg_198|   11   |
| i_4_reg_222 |   12   |
|  i_reg_184  |   12   |
| rows_reg_205|   12   |
| sof_reg_191 |    1   |
| sub_reg_210 |   12   |
+-------------+--------+
|    Total    |   61   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   15   |   54   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   61   |    -   |
+-----------+--------+--------+
|   Total   |   76   |   54   |
+-----------+--------+--------+
