INFO: [VRFC 10-2263] Analyzing Verilog file "F:/100 rtl days challenge/Day_7/Day_7.srcs/sources_1/new/day_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phone
