Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/Modules/CRenc4bin.vhd" in Library work.
Architecture behavioral of Entity crenc4bin is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/Modules/keyCR4b.vhd" in Library work.
Architecture behavioral of Entity keycr4b is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/Modules/ProgramC/sRAM32x8_pgmC_instr.vhd" in Library work.
Architecture behavioral of Entity sram32x8_pgmc_instr is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/Modules/bin2BCD3en.vhd" in Library work.
Architecture behavioral of Entity bin2bcd3en is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/Modules/mux4SSD.vhd" in Library work.
Architecture behavioral of Entity mux4ssd is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/Modules/sel_strobeB.vhd" in Library work.
Architecture behavioral of Entity sel_strobeb is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/Modules/ProgramC/sRAM32x8_pgmC_data.vhd" in Library work.
Architecture behavioral of Entity sram32x8_pgmc_data is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/Modules/addsub8.vhd" in Library work.
Architecture minimalist of Entity fulladd is up to date.
Architecture corinthian of Entity iod8 is up to date.
Architecture postmodern of Entity fa8 is up to date.
Architecture behavioral of Entity addsub8 is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/Modules/SSD_1dig.vhd" in Library work.
Architecture behavioral of Entity ssd_1dig is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/Modules/DCM_50M.vhd" in Library work.
Architecture behavioral of Entity dcm_50m is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf" in Library work.
Entity <m2_1_mxilinx_toplevel> compiled.
Entity <m2_1_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <mux8x2to1_muser_toplevel> compiled.
Entity <mux8x2to1_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <add8_mxilinx_toplevel> compiled.
Entity <add8_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <Force2sComplement_MUSER_toplevel> compiled.
Entity <Force2sComplement_MUSER_toplevel> (Architecture <BEHAVIORAL>) compiled.
Entity <twoscomp_muser_toplevel> compiled.
Entity <twoscomp_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <adsu8_mxilinx_toplevel> compiled.
Entity <adsu8_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <fjkc_mxilinx_toplevel> compiled.
Entity <fjkc_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <addsub_alu_muser_toplevel> compiled.
Entity <addsub_alu_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <instructionmem_muser_toplevel> compiled.
Entity <instructionmem_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <fd8ce_mxilinx_toplevel> compiled.
Entity <fd8ce_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <registergeneric_muser_toplevel> compiled.
Entity <registergeneric_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <registerc_muser_toplevel> compiled.
Entity <registerc_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <demux1to16_muser_toplevel> compiled.
Entity <demux1to16_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <instructiondecode_muser_toplevel> compiled.
Entity <instructiondecode_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <registera_muser_toplevel> compiled.
Entity <registera_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <inputstate_muser_toplevel> compiled.
Entity <inputstate_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <datamem_muser_toplevel> compiled.
Entity <datamem_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <mux4x2to1_muser_toplevel> compiled.
Entity <mux4x2to1_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <displaynumbers_muser_toplevel> compiled.
Entity <displaynumbers_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <m2_1b1_mxilinx_toplevel> compiled.
Entity <m2_1b1_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <ftclex_mxilinx_toplevel> compiled.
Entity <ftclex_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <cb8cled_mxilinx_toplevel> compiled.
Entity <cb8cled_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <programcounter_muser_toplevel> compiled.
Entity <programcounter_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <m2_1e_mxilinx_toplevel> compiled.
Entity <m2_1e_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <m4_1e_mxilinx_toplevel> compiled.
Entity <m4_1e_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <fd4ce_mxilinx_toplevel> compiled.
Entity <fd4ce_mxilinx_toplevel> (Architecture <behavioral>) compiled.
Entity <keypad_muser_toplevel> compiled.
Entity <keypad_muser_toplevel> (Architecture <behavioral>) compiled.
Entity <toplevel> compiled.
Entity <toplevel> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/AddSub_ALU.vhf" in Library work.
Entity <m2_1_mxilinx_addsub_alu> compiled.
Entity <m2_1_mxilinx_addsub_alu> (Architecture <behavioral>) compiled.
Entity <mux8x2to1_muser_addsub_alu> compiled.
Entity <mux8x2to1_muser_addsub_alu> (Architecture <behavioral>) compiled.
Entity <add8_mxilinx_addsub_alu> compiled.
Entity <add8_mxilinx_addsub_alu> (Architecture <behavioral>) compiled.
Entity <Force2sComplement_MUSER_AddSub_ALU> compiled.
Entity <Force2sComplement_MUSER_AddSub_ALU> (Architecture <BEHAVIORAL>) compiled.
Entity <twoscomp_muser_addsub_alu> compiled.
Entity <twoscomp_muser_addsub_alu> (Architecture <behavioral>) compiled.
Entity <adsu8_mxilinx_addsub_alu> compiled.
Entity <adsu8_mxilinx_addsub_alu> (Architecture <behavioral>) compiled.
Entity <fjkc_mxilinx_addsub_alu> compiled.
Entity <fjkc_mxilinx_addsub_alu> (Architecture <behavioral>) compiled.
Entity <addsub_alu> compiled.
Entity <addsub_alu> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/DataMem.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_datamem is up to date.
Architecture behavioral of Entity mux8x2to1_muser_datamem is up to date.
Architecture behavioral of Entity datamem is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/DisplayNumbers.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_displaynumbers is up to date.
Architecture behavioral of Entity mux8x2to1_muser_displaynumbers is up to date.
Architecture behavioral of Entity mux4x2to1_muser_displaynumbers is up to date.
Architecture behavioral of Entity displaynumbers is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/InputState.vhf" in Library work.
Architecture behavioral of Entity inputstate is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/InstructionDecode.vhf" in Library work.
Architecture behavioral of Entity demux1to16_muser_instructiondecode is up to date.
Architecture behavioral of Entity instructiondecode is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/InstructionMem.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_instructionmem is up to date.
Architecture behavioral of Entity mux8x2to1_muser_instructionmem is up to date.
Architecture behavioral of Entity instructionmem is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/KeyPad.vhf" in Library work.
Architecture behavioral of Entity fd4ce_mxilinx_keypad is up to date.
Architecture behavioral of Entity keypad is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/ProgramCounter.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_programcounter is up to date.
Architecture behavioral of Entity mux8x2to1_muser_programcounter is up to date.
Architecture behavioral of Entity fjkc_mxilinx_programcounter is up to date.
Architecture behavioral of Entity m2_1b1_mxilinx_programcounter is up to date.
Architecture behavioral of Entity ftclex_mxilinx_programcounter is up to date.
Architecture behavioral of Entity cb8cled_mxilinx_programcounter is up to date.
Architecture behavioral of Entity programcounter is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/RegisterA.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_registera is up to date.
Architecture behavioral of Entity mux8x2to1_muser_registera is up to date.
Architecture behavioral of Entity fd8ce_mxilinx_registera is up to date.
Architecture behavioral of Entity registergeneric_muser_registera is up to date.
Architecture behavioral of Entity registera is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/RegisterC.vhf" in Library work.
Architecture behavioral of Entity fjkc_mxilinx_registerc is up to date.
Architecture behavioral of Entity fd8ce_mxilinx_registerc is up to date.
Architecture behavioral of Entity registergeneric_muser_registerc is up to date.
Architecture behavioral of Entity registerc is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/Demux1to16.vhf" in Library work.
Architecture behavioral of Entity demux1to16 is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/Force2sComplement.vhf" in Library work.
Entity <ADD8_MXILINX_Force2sComplement> compiled.
Entity <ADD8_MXILINX_Force2sComplement> (Architecture <BEHAVIORAL>) compiled.
Entity <Force2sComplement> compiled.
Entity <Force2sComplement> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/mux4x2to1.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux4x2to1 is up to date.
Architecture behavioral of Entity mux4x2to1 is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/RegisterGeneric.vhf" in Library work.
Architecture behavioral of Entity fd8ce_mxilinx_registergeneric is up to date.
Architecture behavioral of Entity registergeneric is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/TwosComp.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_twoscomp is up to date.
Architecture behavioral of Entity mux8x2to1_muser_twoscomp is up to date.
Architecture behavioral of Entity add8_mxilinx_twoscomp is up to date.
Architecture behavioral of Entity twoscomp is up to date.
Compiling vhdl file "C:/Users/thekevinbutler/Documents/exilinks/mux8x2to1.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux8x2to1 is up to date.
Architecture behavioral of Entity mux8x2to1 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SSD_1dig> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM_50M> in library <work> (architecture <behavioral>) with generics.
	DIV100 = 50
	DIV1k = 500
	DIV50 = 25

Analyzing hierarchy for entity <KeyPad_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M4_1E_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ProgramCounter_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <InstructionMem_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DisplayNumbers_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DataMem_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <InstructionDecode_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RegisterGeneric_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <InputState_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RegisterA_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RegisterC_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AddSub_ALU_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <keyCR4b> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD4CE_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1E_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB8CLED_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FJKC_MXILINX_toplevel> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <M2_1_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux8x2to1_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sRAM32x8_pgmC_instr> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bin2BCD3en> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4SSD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sel_strobeB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4x2to1_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sRAM32x8_pgmC_data> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Demux1to16_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD8CE_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RegisterGeneric_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <TwosComp_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADSU8_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <addsub8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Force2sComplement_MUSER_toplevel> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <CRenc4bin> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FTCLEX_MXILINX_toplevel> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <M2_1B1_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD8CE_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADD8_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux8x2to1_MUSER_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IoD8> in library <work> (architecture <corinthian>).

Analyzing hierarchy for entity <FA8> in library <work> (architecture <postmodern>).

Analyzing hierarchy for entity <M2_1_MXILINX_toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladd> in library <work> (architecture <minimalist>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <toplevel> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf" line 3958: Unconnected output port 'CLK10k' of component 'DCM_50M'.
    Set user-defined property "HU_SET =  XLXI_114_107" for instance <XLXI_114> in unit <toplevel>.
WARNING:Xst:753 - "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf" line 4026: Unconnected output port 'NOP' of component 'InstructionDecode_MUSER_toplevel'.
Entity <toplevel> analyzed. Unit <toplevel> generated.

Analyzing Entity <SSD_1dig> in library <work> (Architecture <behavioral>).
Entity <SSD_1dig> analyzed. Unit <SSD_1dig> generated.

Analyzing generic Entity <DCM_50M> in library <work> (Architecture <behavioral>).
	DIV100 = 50
	DIV1k = 500
	DIV50 = 25
Entity <DCM_50M> analyzed. Unit <DCM_50M> generated.

Analyzing Entity <KeyPad_MUSER_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_69_105" for instance <XLXI_69> in unit <KeyPad_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_70_106" for instance <XLXI_70> in unit <KeyPad_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_89> in unit <KeyPad_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_110_104" for instance <XLXI_110> in unit <KeyPad_MUSER_toplevel>.
Entity <KeyPad_MUSER_toplevel> analyzed. Unit <KeyPad_MUSER_toplevel> generated.

Analyzing Entity <keyCR4b> in library <work> (Architecture <behavioral>).
Entity <keyCR4b> analyzed. Unit <keyCR4b> generated.

Analyzing Entity <CRenc4bin> in library <work> (Architecture <behavioral>).
Entity <CRenc4bin> analyzed. Unit <CRenc4bin> generated.

Analyzing Entity <FD4CE_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD4CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD4CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD4CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD4CE_MXILINX_toplevel>.
Entity <FD4CE_MXILINX_toplevel> analyzed. Unit <FD4CE_MXILINX_toplevel> generated.

Analyzing Entity <M4_1E_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_M01_103" for instance <I_M01> in unit <M4_1E_MXILINX_toplevel>.
    Set user-defined property "HU_SET =  I_M23_102" for instance <I_M23> in unit <M4_1E_MXILINX_toplevel>.
Entity <M4_1E_MXILINX_toplevel> analyzed. Unit <M4_1E_MXILINX_toplevel> generated.

Analyzing Entity <M2_1E_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
Entity <M2_1E_MXILINX_toplevel> analyzed. Unit <M2_1E_MXILINX_toplevel> generated.

Analyzing Entity <ProgramCounter_MUSER_toplevel> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf" line 3260: Unconnected output port 'CEO' of component 'CB8CLED_MXILINX_toplevel'.
WARNING:Xst:753 - "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf" line 3260: Unconnected output port 'TC' of component 'CB8CLED_MXILINX_toplevel'.
    Set user-defined property "HU_SET =  XLXI_115_98" for instance <XLXI_115> in unit <ProgramCounter_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_123_99" for instance <XLXI_123> in unit <ProgramCounter_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_124_100" for instance <XLXI_124> in unit <ProgramCounter_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_128_101" for instance <XLXI_128> in unit <ProgramCounter_MUSER_toplevel>.
    Set user-defined property "INIT =  0" for instance <XLXI_141> in unit <ProgramCounter_MUSER_toplevel>.
Entity <ProgramCounter_MUSER_toplevel> analyzed. Unit <ProgramCounter_MUSER_toplevel> generated.

Analyzing Entity <CB8CLED_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_89" for instance <I_Q0> in unit <CB8CLED_MXILINX_toplevel>.
    Set user-defined property "HU_SET =  I_Q1_88" for instance <I_Q1> in unit <CB8CLED_MXILINX_toplevel>.
    Set user-defined property "HU_SET =  I_Q2_87" for instance <I_Q2> in unit <CB8CLED_MXILINX_toplevel>.
    Set user-defined property "HU_SET =  I_Q3_86" for instance <I_Q3> in unit <CB8CLED_MXILINX_toplevel>.
    Set user-defined property "HU_SET =  I_Q4_85" for instance <I_Q4> in unit <CB8CLED_MXILINX_toplevel>.
    Set user-defined property "HU_SET =  I_Q5_84" for instance <I_Q5> in unit <CB8CLED_MXILINX_toplevel>.
    Set user-defined property "HU_SET =  I_Q6_83" for instance <I_Q6> in unit <CB8CLED_MXILINX_toplevel>.
    Set user-defined property "HU_SET =  I_Q7_82" for instance <I_Q7> in unit <CB8CLED_MXILINX_toplevel>.
    Set user-defined property "HU_SET =  I_TC_94" for instance <I_TC> in unit <CB8CLED_MXILINX_toplevel>.
    Set user-defined property "HU_SET =  I_T1_97" for instance <I_T1> in unit <CB8CLED_MXILINX_toplevel>.
    Set user-defined property "HU_SET =  I_T2_90" for instance <I_T2> in unit <CB8CLED_MXILINX_toplevel>.
    Set user-defined property "HU_SET =  I_T3_91" for instance <I_T3> in unit <CB8CLED_MXILINX_toplevel>.
    Set user-defined property "HU_SET =  I_T4_96" for instance <I_T4> in unit <CB8CLED_MXILINX_toplevel>.
    Set user-defined property "HU_SET =  I_T5_95" for instance <I_T5> in unit <CB8CLED_MXILINX_toplevel>.
    Set user-defined property "HU_SET =  I_T6_92" for instance <I_T6> in unit <CB8CLED_MXILINX_toplevel>.
    Set user-defined property "HU_SET =  I_T7_93" for instance <I_T7> in unit <CB8CLED_MXILINX_toplevel>.
Entity <CB8CLED_MXILINX_toplevel> analyzed. Unit <CB8CLED_MXILINX_toplevel> generated.

Analyzing generic Entity <FTCLEX_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "HU_SET =  I_36_30_81" for instance <I_36_30> in unit <FTCLEX_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCLEX_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCLEX_MXILINX_toplevel>.
Entity <FTCLEX_MXILINX_toplevel> analyzed. Unit <FTCLEX_MXILINX_toplevel> generated.

Analyzing Entity <M2_1B1_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
Entity <M2_1B1_MXILINX_toplevel> analyzed. Unit <M2_1B1_MXILINX_toplevel> generated.

Analyzing generic Entity <FJKC_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "INIT =  0" for instance <I_36_32> in unit <FJKC_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_32> in unit <FJKC_MXILINX_toplevel>.
Entity <FJKC_MXILINX_toplevel> analyzed. Unit <FJKC_MXILINX_toplevel> generated.

Analyzing Entity <M2_1_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_toplevel> analyzed. Unit <M2_1_MXILINX_toplevel> generated.

Analyzing Entity <mux8x2to1_MUSER_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_61" for instance <XLXI_1> in unit <mux8x2to1_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_2_62" for instance <XLXI_2> in unit <mux8x2to1_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_3_63" for instance <XLXI_3> in unit <mux8x2to1_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_4_64" for instance <XLXI_4> in unit <mux8x2to1_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_5_65" for instance <XLXI_5> in unit <mux8x2to1_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_6_66" for instance <XLXI_6> in unit <mux8x2to1_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_7_67" for instance <XLXI_7> in unit <mux8x2to1_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_8_68" for instance <XLXI_8> in unit <mux8x2to1_MUSER_toplevel>.
Entity <mux8x2to1_MUSER_toplevel> analyzed. Unit <mux8x2to1_MUSER_toplevel> generated.

Analyzing Entity <InstructionMem_MUSER_toplevel> in library <work> (Architecture <behavioral>).
Entity <InstructionMem_MUSER_toplevel> analyzed. Unit <InstructionMem_MUSER_toplevel> generated.

Analyzing Entity <sRAM32x8_pgmC_instr> in library <work> (Architecture <behavioral>).
Entity <sRAM32x8_pgmC_instr> analyzed. Unit <sRAM32x8_pgmC_instr> generated.

Analyzing Entity <DisplayNumbers_MUSER_toplevel> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf" line 2458: Unconnected output port 'RBout' of component 'bin2BCD3en'.
    Set user-defined property "HU_SET =  XLXI_18_80" for instance <XLXI_18> in unit <DisplayNumbers_MUSER_toplevel>.
Entity <DisplayNumbers_MUSER_toplevel> analyzed. Unit <DisplayNumbers_MUSER_toplevel> generated.

Analyzing Entity <bin2BCD3en> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/thekevinbutler/Documents/exilinks/Modules/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/thekevinbutler/Documents/exilinks/Modules/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:2679 - Register <Dout3> in unit <bin2BCD3en> has a constant value of 0000 during circuit operation. The register is replaced by logic.
Entity <bin2BCD3en> analyzed. Unit <bin2BCD3en> generated.

Analyzing Entity <mux4SSD> in library <work> (Architecture <behavioral>).
Entity <mux4SSD> analyzed. Unit <mux4SSD> generated.

Analyzing Entity <sel_strobeB> in library <work> (Architecture <behavioral>).
Entity <sel_strobeB> analyzed. Unit <sel_strobeB> generated.

Analyzing Entity <mux4x2to1_MUSER_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_76" for instance <XLXI_1> in unit <mux4x2to1_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_2_77" for instance <XLXI_2> in unit <mux4x2to1_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_3_78" for instance <XLXI_3> in unit <mux4x2to1_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_4_79" for instance <XLXI_4> in unit <mux4x2to1_MUSER_toplevel>.
Entity <mux4x2to1_MUSER_toplevel> analyzed. Unit <mux4x2to1_MUSER_toplevel> generated.

Analyzing Entity <DataMem_MUSER_toplevel> in library <work> (Architecture <behavioral>).
Entity <DataMem_MUSER_toplevel> analyzed. Unit <DataMem_MUSER_toplevel> generated.

Analyzing Entity <sRAM32x8_pgmC_data> in library <work> (Architecture <behavioral>).
Entity <sRAM32x8_pgmC_data> analyzed. Unit <sRAM32x8_pgmC_data> generated.

Analyzing Entity <InstructionDecode_MUSER_toplevel> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf" line 2008: Unconnected output port 'Out11' of component 'Demux1to16_MUSER_toplevel'.
WARNING:Xst:753 - "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf" line 2008: Unconnected output port 'Out10' of component 'Demux1to16_MUSER_toplevel'.
WARNING:Xst:753 - "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf" line 2008: Unconnected output port 'Out13' of component 'Demux1to16_MUSER_toplevel'.
WARNING:Xst:753 - "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf" line 2008: Unconnected output port 'Out12' of component 'Demux1to16_MUSER_toplevel'.
Entity <InstructionDecode_MUSER_toplevel> analyzed. Unit <InstructionDecode_MUSER_toplevel> generated.

Analyzing Entity <Demux1to16_MUSER_toplevel> in library <work> (Architecture <behavioral>).
Entity <Demux1to16_MUSER_toplevel> analyzed. Unit <Demux1to16_MUSER_toplevel> generated.

Analyzing Entity <RegisterGeneric_MUSER_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_74" for instance <XLXI_2> in unit <RegisterGeneric_MUSER_toplevel>.
Entity <RegisterGeneric_MUSER_toplevel> analyzed. Unit <RegisterGeneric_MUSER_toplevel> generated.

Analyzing Entity <FD8CE_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD8CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD8CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD8CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD8CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD8CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD8CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD8CE_MXILINX_toplevel>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD8CE_MXILINX_toplevel>.
Entity <FD8CE_MXILINX_toplevel> analyzed. Unit <FD8CE_MXILINX_toplevel> generated.

Analyzing Entity <InputState_MUSER_toplevel> in library <work> (Architecture <behavioral>).
Entity <InputState_MUSER_toplevel> analyzed. Unit <InputState_MUSER_toplevel> generated.

Analyzing Entity <RegisterA_MUSER_toplevel> in library <work> (Architecture <behavioral>).
Entity <RegisterA_MUSER_toplevel> analyzed. Unit <RegisterA_MUSER_toplevel> generated.

Analyzing Entity <RegisterC_MUSER_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_3_75" for instance <XLXI_3> in unit <RegisterC_MUSER_toplevel>.
Entity <RegisterC_MUSER_toplevel> analyzed. Unit <RegisterC_MUSER_toplevel> generated.

Analyzing Entity <AddSub_ALU_MUSER_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_10_71" for instance <XLXI_10> in unit <AddSub_ALU_MUSER_toplevel>.
    Set user-defined property "HU_SET =  XLXI_11_72" for instance <XLXI_11> in unit <AddSub_ALU_MUSER_toplevel>.
WARNING:Xst:753 - "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf" line 1345: Unconnected output port 'CO' of component 'ADSU8_MXILINX_toplevel'.
WARNING:Xst:753 - "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf" line 1345: Unconnected output port 'OFL' of component 'ADSU8_MXILINX_toplevel'.
    Set user-defined property "HU_SET =  XLXI_32_73" for instance <XLXI_32> in unit <AddSub_ALU_MUSER_toplevel>.
WARNING:Xst:753 - "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf" line 1358: Unconnected output port 'C' of component 'addsub8'.
Entity <AddSub_ALU_MUSER_toplevel> analyzed. Unit <AddSub_ALU_MUSER_toplevel> generated.

Analyzing Entity <TwosComp_MUSER_toplevel> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf" line 640: Unconnected output port 'CO' of component 'ADD8_MXILINX_toplevel'.
WARNING:Xst:753 - "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf" line 640: Unconnected output port 'OFL' of component 'ADD8_MXILINX_toplevel'.
    Set user-defined property "HU_SET =  XLXI_10_70" for instance <XLXI_10> in unit <TwosComp_MUSER_toplevel>.
Entity <TwosComp_MUSER_toplevel> analyzed. Unit <TwosComp_MUSER_toplevel> generated.

Analyzing Entity <ADD8_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_16> in unit <ADD8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_17> in unit <ADD8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_18> in unit <ADD8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_19> in unit <ADD8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_20> in unit <ADD8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_21> in unit <ADD8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_22> in unit <ADD8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_23> in unit <ADD8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_55> in unit <ADD8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_58> in unit <ADD8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_62> in unit <ADD8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_63> in unit <ADD8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_64> in unit <ADD8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_107> in unit <ADD8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_110> in unit <ADD8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_111> in unit <ADD8_MXILINX_toplevel>.
Entity <ADD8_MXILINX_toplevel> analyzed. Unit <ADD8_MXILINX_toplevel> generated.

Analyzing Entity <ADSU8_MXILINX_toplevel> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_16> in unit <ADSU8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_17> in unit <ADSU8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_18> in unit <ADSU8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_19> in unit <ADSU8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_20> in unit <ADSU8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_21> in unit <ADSU8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_22> in unit <ADSU8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_23> in unit <ADSU8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_55> in unit <ADSU8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_58> in unit <ADSU8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_62> in unit <ADSU8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_63> in unit <ADSU8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_64> in unit <ADSU8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_107> in unit <ADSU8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_110> in unit <ADSU8_MXILINX_toplevel>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_111> in unit <ADSU8_MXILINX_toplevel>.
Entity <ADSU8_MXILINX_toplevel> analyzed. Unit <ADSU8_MXILINX_toplevel> generated.

Analyzing Entity <addsub8> in library <work> (Architecture <behavioral>).
Entity <addsub8> analyzed. Unit <addsub8> generated.

Analyzing Entity <IoD8> in library <work> (Architecture <corinthian>).
Entity <IoD8> analyzed. Unit <IoD8> generated.

Analyzing Entity <FA8> in library <work> (Architecture <postmodern>).
Entity <FA8> analyzed. Unit <FA8> generated.

Analyzing Entity <fulladd> in library <work> (Architecture <minimalist>).
Entity <fulladd> analyzed. Unit <fulladd> generated.

Analyzing Entity <Force2sComplement_MUSER_toplevel> in library <work> (Architecture <BEHAVIORAL>).
WARNING:Xst:753 - "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf" line 530: Unconnected output port 'CO' of component 'ADD8_MXILINX_toplevel'.
WARNING:Xst:753 - "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf" line 530: Unconnected output port 'OFL' of component 'ADD8_MXILINX_toplevel'.
    Set user-defined property "HU_SET =  XLXI_2_69" for instance <XLXI_2> in unit <Force2sComplement_MUSER_toplevel>.
Entity <Force2sComplement_MUSER_toplevel> analyzed. Unit <Force2sComplement_MUSER_toplevel> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SSD_1dig>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/Modules/SSD_1dig.vhd".
    Found 16x6-bit ROM for signal <$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <SSD_1dig> synthesized.


Synthesizing Unit <DCM_50M>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/Modules/DCM_50M.vhd".
    Found 1-bit register for signal <clk_1>.
    Found 32-bit adder for signal <clk_1$add0000> created at line 121.
    Found 1-bit register for signal <clk_10k>.
    Found 1-bit register for signal <clk_1k>.
    Found 32-bit adder for signal <clk_1k$add0000> created at line 101.
    Found 1-bit register for signal <clk_1m>.
    Found 32-bit adder for signal <clk_1m$add0000> created at line 61.
    Found 32-bit up counter for signal <cnt1>.
    Found 32-bit comparator greater for signal <cnt1$cmp_gt0000> created at line 122.
    Found 32-bit up counter for signal <cnt10k>.
    Found 32-bit adder for signal <cnt10k$add0000> created at line 81.
    Found 32-bit comparator greater for signal <cnt10k$cmp_gt0000> created at line 82.
    Found 32-bit up counter for signal <cnt1k>.
    Found 32-bit comparator greater for signal <cnt1k$cmp_gt0000> created at line 102.
    Found 32-bit up counter for signal <cnt1M>.
    Found 32-bit comparator greatequal for signal <cnt1M$cmp_ge0000> created at line 62.
    Summary:
	inferred   4 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <DCM_50M> synthesized.


Synthesizing Unit <CRenc4bin>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/Modules/CRenc4bin.vhd".
    Found 4-bit register for signal <colO>.
    Found 1-bit register for signal <keyO>.
    Found 4-bit register for signal <binO>.
    Found 4-bit register for signal <colI>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <CRenc4bin> synthesized.


Synthesizing Unit <sRAM32x8_pgmC_instr>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/Modules/ProgramC/sRAM32x8_pgmC_instr.vhd".
    Found 8-bit tristate buffer for signal <Q>.
    Found 256-bit register for signal <mem>.
    Found 8-bit 32-to-1 multiplexer for signal <Q$mux0000> created at line 71.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <sRAM32x8_pgmC_instr> synthesized.


Synthesizing Unit <bin2BCD3en>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/Modules/bin2BCD3en.vhd".
    Found 16x4-bit ROM for signal <b9$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b8$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b7$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b6$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b4$mux0000> created at line 50.
    Found 8x4-bit ROM for signal <b$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b11$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b10$mux0000> created at line 50.
    Found 4-bit register for signal <RBout>.
    Found 4-bit register for signal <Dout0>.
    Found 4-bit register for signal <Dout1>.
    Found 4-bit register for signal <Dout2>.
    Summary:
	inferred   8 ROM(s).
	inferred  12 D-type flip-flop(s).
Unit <bin2BCD3en> synthesized.


Synthesizing Unit <mux4SSD>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/Modules/mux4SSD.vhd".
Unit <mux4SSD> synthesized.


Synthesizing Unit <sel_strobeB>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/Modules/sel_strobeB.vhd".
    Found 4x2-bit ROM for signal <sel$mux0001> created at line 44.
    Found 2-bit register for signal <sel>.
    Found 2-bit register for signal <selx>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
Unit <sel_strobeB> synthesized.


Synthesizing Unit <sRAM32x8_pgmC_data>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/Modules/ProgramC/sRAM32x8_pgmC_data.vhd".
    Found 8-bit tristate buffer for signal <Q>.
    Found 256-bit register for signal <mem>.
    Found 8-bit 32-to-1 multiplexer for signal <Q$mux0000> created at line 71.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <sRAM32x8_pgmC_data> synthesized.


Synthesizing Unit <IoD8>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/Modules/addsub8.vhd".
    Found 8-bit xor2 for signal <Q>.
Unit <IoD8> synthesized.


Synthesizing Unit <fulladd>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/Modules/addsub8.vhd".
    Found 1-bit xor3 for signal <S>.
    Summary:
	inferred   1 Xor(s).
Unit <fulladd> synthesized.


Synthesizing Unit <InputState_MUSER_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
Unit <InputState_MUSER_toplevel> synthesized.


Synthesizing Unit <keyCR4b>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/Modules/keyCR4b.vhd".
Unit <keyCR4b> synthesized.


Synthesizing Unit <FD4CE_MXILINX_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
Unit <FD4CE_MXILINX_toplevel> synthesized.


Synthesizing Unit <M2_1E_MXILINX_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
Unit <M2_1E_MXILINX_toplevel> synthesized.


Synthesizing Unit <FJKC_MXILINX_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
Unit <FJKC_MXILINX_toplevel> synthesized.


Synthesizing Unit <M2_1_MXILINX_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
Unit <M2_1_MXILINX_toplevel> synthesized.


Synthesizing Unit <M2_1B1_MXILINX_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
Unit <M2_1B1_MXILINX_toplevel> synthesized.


Synthesizing Unit <Demux1to16_MUSER_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
Unit <Demux1to16_MUSER_toplevel> synthesized.


Synthesizing Unit <FD8CE_MXILINX_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
Unit <FD8CE_MXILINX_toplevel> synthesized.


Synthesizing Unit <ADSU8_MXILINX_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ADSU8_MXILINX_toplevel> synthesized.


Synthesizing Unit <ADD8_MXILINX_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ADD8_MXILINX_toplevel> synthesized.


Synthesizing Unit <FA8>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/Modules/addsub8.vhd".
Unit <FA8> synthesized.


Synthesizing Unit <KeyPad_MUSER_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
WARNING:Xst:653 - Signal <XLXI_70_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_69_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_110_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <KeyPad_MUSER_toplevel> synthesized.


Synthesizing Unit <M4_1E_MXILINX_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
Unit <M4_1E_MXILINX_toplevel> synthesized.


Synthesizing Unit <InstructionDecode_MUSER_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
Unit <InstructionDecode_MUSER_toplevel> synthesized.


Synthesizing Unit <RegisterGeneric_MUSER_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
Unit <RegisterGeneric_MUSER_toplevel> synthesized.


Synthesizing Unit <mux8x2to1_MUSER_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
Unit <mux8x2to1_MUSER_toplevel> synthesized.


Synthesizing Unit <FTCLEX_MXILINX_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
Unit <FTCLEX_MXILINX_toplevel> synthesized.


Synthesizing Unit <mux4x2to1_MUSER_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
Unit <mux4x2to1_MUSER_toplevel> synthesized.


Synthesizing Unit <addsub8>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/Modules/addsub8.vhd".
WARNING:Xst:647 - Input <CTRL<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <t> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Cm> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit adder for signal <C$addsub0000> created at line 170.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addsub8> synthesized.


Synthesizing Unit <Force2sComplement_MUSER_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
WARNING:Xst:653 - Signal <XLXI_2_B_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
Unit <Force2sComplement_MUSER_toplevel> synthesized.


Synthesizing Unit <InstructionMem_MUSER_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
WARNING:Xst:647 - Input <PCNum<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <InstructionMem_MUSER_toplevel> synthesized.


Synthesizing Unit <DisplayNumbers_MUSER_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
WARNING:Xst:653 - Signal <XLXI_4_dp_in_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_13_dp_in_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <DisplayNumbers_MUSER_toplevel> synthesized.


Synthesizing Unit <DataMem_MUSER_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
Unit <DataMem_MUSER_toplevel> synthesized.


Synthesizing Unit <RegisterA_MUSER_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
Unit <RegisterA_MUSER_toplevel> synthesized.


Synthesizing Unit <RegisterC_MUSER_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
Unit <RegisterC_MUSER_toplevel> synthesized.


Synthesizing Unit <CB8CLED_MXILINX_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
Unit <CB8CLED_MXILINX_toplevel> synthesized.


Synthesizing Unit <TwosComp_MUSER_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
Unit <TwosComp_MUSER_toplevel> synthesized.


Synthesizing Unit <ProgramCounter_MUSER_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
Unit <ProgramCounter_MUSER_toplevel> synthesized.


Synthesizing Unit <AddSub_ALU_MUSER_toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
WARNING:Xst:653 - Signal <XLXI_59_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_11_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_10_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <AddSub_ALU_MUSER_toplevel> synthesized.


Synthesizing Unit <toplevel>.
    Related source file is "C:/Users/thekevinbutler/Documents/exilinks/toplevel.vhf".
WARNING:Xst:653 - Signal <XLXI_169_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_168_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <RunState> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CD1Inv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <toplevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 10
 16x4-bit ROM                                          : 7
 16x6-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
 8x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 4
 8-bit adder                                           : 1
# Counters                                             : 4
 32-bit up counter                                     : 4
# Registers                                            : 84
 1-bit register                                        : 13
 2-bit register                                        : 2
 4-bit register                                        : 5
 8-bit register                                        : 64
# Comparators                                          : 4
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 3
# Multiplexers                                         : 2
 8-bit 32-to-1 multiplexer                             : 2
# Tristates                                            : 2
 8-bit tristate buffer                                 : 2
# Xors                                                 : 16
 1-bit xor2                                            : 8
 1-bit xor3                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <Dout2_2> in Unit <XLXI_3> is equivalent to the following FF/Latch, which will be removed : <Dout2_3> 
WARNING:Xst:1710 - FF/Latch <Dout2_2> (without init value) has a constant value of 0 in block <XLXI_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <Dout2<3:2>> (without init value) have a constant value of 0 in block <bin2BCD3en>.

Synthesizing (advanced) Unit <sel_strobeB>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_sel_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <sel_strobeB> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 10
 16x4-bit ROM                                          : 7
 16x6-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
 8x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 4
 8-bit adder                                           : 1
# Counters                                             : 4
 32-bit up counter                                     : 4
# Registers                                            : 614
 Flip-Flops                                            : 614
# Comparators                                          : 4
 32-bit comparator greatequal                          : 1
 32-bit comparator greater                             : 3
# Multiplexers                                         : 2
 8-bit 32-to-1 multiplexer                             : 2
# Xors                                                 : 16
 1-bit xor2                                            : 8
 1-bit xor3                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <RBout_1> in Unit <bin2BCD3en> is equivalent to the following FF/Latch, which will be removed : <RBout_0> 
WARNING:Xst:1710 - FF/Latch <RBout_3> (without init value) has a constant value of 1 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RBout_1> (without init value) has a constant value of 0 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2042 - Unit sRAM32x8_pgmC_data: 8 internal tristates are replaced by logic (pull-up yes): Q<0>, Q<1>, Q<2>, Q<3>, Q<4>, Q<5>, Q<6>, Q<7>.
WARNING:Xst:2042 - Unit sRAM32x8_pgmC_instr: 8 internal tristates are replaced by logic (pull-up yes): Q<0>, Q<1>, Q<2>, Q<3>, Q<4>, Q<5>, Q<6>, Q<7>.

Optimizing unit <toplevel> ...

Optimizing unit <DCM_50M> ...

Optimizing unit <CRenc4bin> ...

Optimizing unit <sRAM32x8_pgmC_instr> ...

Optimizing unit <sRAM32x8_pgmC_data> ...

Optimizing unit <InputState_MUSER_toplevel> ...

Optimizing unit <FD4CE_MXILINX_toplevel> ...

Optimizing unit <M2_1E_MXILINX_toplevel> ...

Optimizing unit <FJKC_MXILINX_toplevel> ...

Optimizing unit <M2_1_MXILINX_toplevel> ...

Optimizing unit <M2_1B1_MXILINX_toplevel> ...

Optimizing unit <Demux1to16_MUSER_toplevel> ...

Optimizing unit <FD8CE_MXILINX_toplevel> ...

Optimizing unit <ADSU8_MXILINX_toplevel> ...

Optimizing unit <ADD8_MXILINX_toplevel> ...

Optimizing unit <bin2BCD3en> ...

Optimizing unit <FA8> ...

Optimizing unit <M4_1E_MXILINX_toplevel> ...

Optimizing unit <mux8x2to1_MUSER_toplevel> ...

Optimizing unit <FTCLEX_MXILINX_toplevel> ...

Optimizing unit <Force2sComplement_MUSER_toplevel> ...

Optimizing unit <addsub8> ...

Optimizing unit <InstructionMem_MUSER_toplevel> ...

Optimizing unit <DisplayNumbers_MUSER_toplevel> ...

Optimizing unit <CB8CLED_MXILINX_toplevel> ...

Optimizing unit <TwosComp_MUSER_toplevel> ...

Optimizing unit <ProgramCounter_MUSER_toplevel> ...

Optimizing unit <AddSub_ALU_MUSER_toplevel> ...
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_31> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_30> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_29> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_28> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_27> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_26> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_25> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_24> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_23> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_22> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_20> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_19> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_18> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_17> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_16> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_7> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_6> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_5> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_4> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_3> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_2> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_1> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/cnt10k_0> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_50/clk_10k> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <XLXI_125/XLXI_3/RBout_2> of sequential type is unconnected in block <toplevel>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block toplevel, actual ratio is 65.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 705
 Flip-Flops                                            : 705

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : toplevel.ngr
Top Level Output File Name         : toplevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 38

Cell Usage :
# BELS                             : 2014
#      AND2                        : 129
#      AND2B1                      : 123
#      AND2B2                      : 2
#      AND3                        : 5
#      AND3B1                      : 7
#      AND3B2                      : 6
#      AND3B3                      : 1
#      AND4                        : 4
#      AND4B2                      : 1
#      AND4B3                      : 1
#      AND4B4                      : 1
#      AND5                        : 17
#      AND5B4                      : 2
#      BUF                         : 18
#      GND                         : 6
#      INV                         : 71
#      LUT1                        : 98
#      LUT2                        : 113
#      LUT3                        : 369
#      LUT4                        : 104
#      MUXCY                       : 226
#      MUXCY_D                     : 5
#      MUXCY_L                     : 30
#      MUXF5                       : 145
#      MUXF6                       : 64
#      MUXF7                       : 32
#      MUXF8                       : 16
#      OR2                         : 123
#      OR3                         : 6
#      OR4                         : 2
#      VCC                         : 2
#      XOR2                        : 45
#      XOR3                        : 8
#      XORCY                       : 232
# FlipFlops/Latches                : 705
#      FD                          : 5
#      FDC                         : 7
#      FDCE                        : 60
#      FDCP                        : 8
#      FDE                         : 619
#      FDR                         : 1
#      FDRS                        : 1
#      FDS                         : 4
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 13
#      OBUF                        : 24
# Others                           : 89
#      FMAP                        : 40
#      PULLDOWN                    : 33
#      PULLUP                      : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      378  out of    960    39%  
 Number of Slice Flip Flops:            705  out of   1920    36%  
 Number of 4 input LUTs:                755  out of   1920    39%  
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of     83    45%  
 Number of GCLKs:                         5  out of     24    20%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+----------------------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)                  | Load  |
-----------------------------------------------+----------------------------------------+-------+
XLXI_111/XLXI_67/G1/keyO                       | NONE(XLXI_111/XLXI_89)                 | 1     |
B8                                             | BUFGP                                  | 33    |
XLXI_50/clk_1m1                                | BUFG                                   | 33    |
XLXI_50/clk_1k1                                | BUFG                                   | 72    |
DataState1(XLXI_173/XLXI_70:O)                 | BUFG(*)(XLXI_127/XLXI_8/mem_3_7)       | 256   |
LDC(XLXI_139/XLXI_1/XLXI_6:O)                  | NONE(*)(XLXI_202/XLXI_3/I_36_32)       | 9     |
XLXN_184(XLXI_185:O)                           | NONE(*)(XLXI_178/XLXI_1/XLXI_2/I_Q0)   | 8     |
XLXI_123/XLXI_123/Q                            | NONE(XLXI_168/XLXI_2/I_Q0)             | 17    |
LDB(XLXI_139/XLXI_1/XLXI_3:O)                  | NONE(*)(XLXI_171/XLXI_2/I_Q0)          | 8     |
InstrState1(XLXI_173/XLXI_69:O)                | BUFG(*)(XLXI_124/XLXI_13/mem_6_0)      | 256   |
XLXI_123/XLXI_128/O(XLXI_123/XLXI_128/I_36_8:O)| NONE(*)(XLXI_123/XLXI_115/I_Q7/I_36_35)| 8     |
XLXI_114/O(XLXI_114/I_O:O)                     | NONE(*)(XLXI_123/XLXI_123/I_36_32)     | 1     |
HLTCmd(XLXI_139/XLXI_5:O)                      | NONE(*)(XLXI_123/XLXI_141)             | 1     |
XLXN_266(XLXI_195:O)                           | NONE(*)(XLXI_203/XLXI_10/I_36_32)      | 2     |
-----------------------------------------------+----------------------------------------+-------+
(*) These 9 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------+-------------------------------------+-------+
Control Signal                                                     | Buffer(FF name)                     | Load  |
-------------------------------------------------------------------+-------------------------------------+-------+
N0(XST_GND:G)                                                      | NONE(XLXI_111/XLXI_110/I_Q0)        | 30    |
CLRCmd(XLXI_139/XLXI_1/XLXI_8:O)                                   | NONE(XLXI_171/XLXI_2/I_Q0)          | 25    |
XLXI_123/XLXN_6(XLXI_123/XLXI_143:O)                               | NONE(XLXI_123/XLXI_115/I_Q0/I_36_35)| 8     |
XLXI_123/XLXN_31(XLXI_123/XLXI_129:O)                              | NONE(XLXI_123/XLXI_123/I_36_32)     | 2     |
XLXI_125/XLXI_3/Dout0_0_and0000(XLXI_125/XLXI_3/Dout0_0_and00001:O)| NONE(XLXI_125/XLXI_3/Dout0_0)       | 1     |
XLXI_125/XLXI_3/Dout0_0_and0001(XLXI_125/XLXI_3/Dout0_0_and00011:O)| NONE(XLXI_125/XLXI_3/Dout0_0)       | 1     |
XLXI_125/XLXI_3/Dout0_1_and0000(XLXI_125/XLXI_3/Dout0_1_and00001:O)| NONE(XLXI_125/XLXI_3/Dout0_1)       | 1     |
XLXI_125/XLXI_3/Dout0_1_and0001(XLXI_125/XLXI_3/Dout0_1_and00011:O)| NONE(XLXI_125/XLXI_3/Dout0_1)       | 1     |
XLXI_125/XLXI_3/Dout0_2_and0000(XLXI_125/XLXI_3/Dout0_2_and00001:O)| NONE(XLXI_125/XLXI_3/Dout0_2)       | 1     |
XLXI_125/XLXI_3/Dout0_2_and0001(XLXI_125/XLXI_3/Dout0_2_and00011:O)| NONE(XLXI_125/XLXI_3/Dout0_2)       | 1     |
XLXI_125/XLXI_3/Dout0_3_and0000(XLXI_125/XLXI_3/Dout0_3_and00001:O)| NONE(XLXI_125/XLXI_3/Dout0_3)       | 1     |
XLXI_125/XLXI_3/Dout0_3_and0001(XLXI_125/XLXI_3/Dout0_3_and00011:O)| NONE(XLXI_125/XLXI_3/Dout0_3)       | 1     |
XLXI_125/XLXI_3/Dout1_0_and0000(XLXI_125/XLXI_3/Dout1_0_and00001:O)| NONE(XLXI_125/XLXI_3/Dout1_0)       | 1     |
XLXI_125/XLXI_3/Dout1_0_and0001(XLXI_125/XLXI_3/Dout1_0_and00011:O)| NONE(XLXI_125/XLXI_3/Dout1_0)       | 1     |
XLXI_125/XLXI_3/Dout1_1_and0000(XLXI_125/XLXI_3/Dout1_1_and00001:O)| NONE(XLXI_125/XLXI_3/Dout1_1)       | 1     |
XLXI_125/XLXI_3/Dout1_1_and0001(XLXI_125/XLXI_3/Dout1_1_and00011:O)| NONE(XLXI_125/XLXI_3/Dout1_1)       | 1     |
XLXI_125/XLXI_3/Dout1_2_and0000(XLXI_125/XLXI_3/Dout1_2_and00001:O)| NONE(XLXI_125/XLXI_3/Dout1_2)       | 1     |
XLXI_125/XLXI_3/Dout1_2_and0001(XLXI_125/XLXI_3/Dout1_2_and00011:O)| NONE(XLXI_125/XLXI_3/Dout1_2)       | 1     |
XLXI_125/XLXI_3/Dout1_3_and0000(XLXI_125/XLXI_3/Dout1_3_and00001:O)| NONE(XLXI_125/XLXI_3/Dout1_3)       | 1     |
XLXI_125/XLXI_3/Dout1_3_and0001(XLXI_125/XLXI_3/Dout1_3_and00011:O)| NONE(XLXI_125/XLXI_3/Dout1_3)       | 1     |
-------------------------------------------------------------------+-------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.348ns (Maximum Frequency: 80.986MHz)
   Minimum input arrival time before clock: 18.411ns
   Maximum output required time after clock: 24.068ns
   Maximum combinational path delay: 29.259ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_111/XLXI_67/G1/keyO'
  Clock period: 2.869ns (frequency: 348.553MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.869ns (Levels of Logic = 1)
  Source:            XLXI_111/XLXI_89 (FF)
  Destination:       XLXI_111/XLXI_89 (FF)
  Source Clock:      XLXI_111/XLXI_67/G1/keyO rising
  Destination Clock: XLXI_111/XLXI_67/G1/keyO rising

  Data Path: XLXI_111/XLXI_89 to XLXI_111/XLXI_89
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.591   0.633  XLXI_111/XLXI_89 (XLXI_111/FDKey)
     INV:I->O              5   0.704   0.633  XLXI_111/XLXI_90 (XLXI_111/FDKeyI)
     FD:D                      0.308          XLXI_111/XLXI_89
    ----------------------------------------
    Total                      2.869ns (1.603ns logic, 1.266ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'B8'
  Clock period: 12.348ns (frequency: 80.986MHz)
  Total number of paths / destination ports: 296737 / 34
-------------------------------------------------------------------------
Delay:               12.348ns (Levels of Logic = 66)
  Source:            XLXI_50/cnt1M_1 (FF)
  Destination:       XLXI_50/cnt1M_31 (FF)
  Source Clock:      B8 rising
  Destination Clock: B8 rising

  Data Path: XLXI_50/cnt1M_1 to XLXI_50/cnt1M_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  XLXI_50/cnt1M_1 (XLXI_50/cnt1M_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_50/Madd_clk_1m_add0000_cy<1>_rt (XLXI_50/Madd_clk_1m_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_50/Madd_clk_1m_add0000_cy<1> (XLXI_50/Madd_clk_1m_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<2> (XLXI_50/Madd_clk_1m_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<3> (XLXI_50/Madd_clk_1m_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<4> (XLXI_50/Madd_clk_1m_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<5> (XLXI_50/Madd_clk_1m_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<6> (XLXI_50/Madd_clk_1m_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<7> (XLXI_50/Madd_clk_1m_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<8> (XLXI_50/Madd_clk_1m_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<9> (XLXI_50/Madd_clk_1m_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<10> (XLXI_50/Madd_clk_1m_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<11> (XLXI_50/Madd_clk_1m_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<12> (XLXI_50/Madd_clk_1m_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<13> (XLXI_50/Madd_clk_1m_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<14> (XLXI_50/Madd_clk_1m_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<15> (XLXI_50/Madd_clk_1m_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<16> (XLXI_50/Madd_clk_1m_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<17> (XLXI_50/Madd_clk_1m_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<18> (XLXI_50/Madd_clk_1m_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<19> (XLXI_50/Madd_clk_1m_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<20> (XLXI_50/Madd_clk_1m_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<21> (XLXI_50/Madd_clk_1m_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<22> (XLXI_50/Madd_clk_1m_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<23> (XLXI_50/Madd_clk_1m_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<24> (XLXI_50/Madd_clk_1m_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<25> (XLXI_50/Madd_clk_1m_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<26> (XLXI_50/Madd_clk_1m_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<27> (XLXI_50/Madd_clk_1m_add0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1m_add0000_cy<28> (XLXI_50/Madd_clk_1m_add0000_cy<28>)
     XORCY:CI->O           1   0.804   0.595  XLXI_50/Madd_clk_1m_add0000_xor<29> (XLXI_50/clk_1m_add0000<29>)
     LUT2:I0->O            1   0.704   0.000  XLXI_50/Mcompar_cnt1M_cmp_ge0000_lut<9> (XLXI_50/Mcompar_cnt1M_cmp_ge0000_lut<9>)
     MUXCY:S->O            1   0.464   0.000  XLXI_50/Mcompar_cnt1M_cmp_ge0000_cy<9> (XLXI_50/Mcompar_cnt1M_cmp_ge0000_cy<9>)
     MUXCY:CI->O          34   0.459   1.298  XLXI_50/Mcompar_cnt1M_cmp_ge0000_cy<10> (XLXI_50/cnt1M_cmp_ge0000)
     LUT3:I2->O            1   0.704   0.000  XLXI_50/Mcount_cnt1M_lut<0> (XLXI_50/Mcount_cnt1M_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_50/Mcount_cnt1M_cy<0> (XLXI_50/Mcount_cnt1M_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<1> (XLXI_50/Mcount_cnt1M_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<2> (XLXI_50/Mcount_cnt1M_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<3> (XLXI_50/Mcount_cnt1M_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<4> (XLXI_50/Mcount_cnt1M_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<5> (XLXI_50/Mcount_cnt1M_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<6> (XLXI_50/Mcount_cnt1M_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<7> (XLXI_50/Mcount_cnt1M_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<8> (XLXI_50/Mcount_cnt1M_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<9> (XLXI_50/Mcount_cnt1M_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<10> (XLXI_50/Mcount_cnt1M_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<11> (XLXI_50/Mcount_cnt1M_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<12> (XLXI_50/Mcount_cnt1M_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<13> (XLXI_50/Mcount_cnt1M_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<14> (XLXI_50/Mcount_cnt1M_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<15> (XLXI_50/Mcount_cnt1M_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<16> (XLXI_50/Mcount_cnt1M_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<17> (XLXI_50/Mcount_cnt1M_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<18> (XLXI_50/Mcount_cnt1M_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<19> (XLXI_50/Mcount_cnt1M_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<20> (XLXI_50/Mcount_cnt1M_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<21> (XLXI_50/Mcount_cnt1M_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<22> (XLXI_50/Mcount_cnt1M_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<23> (XLXI_50/Mcount_cnt1M_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<24> (XLXI_50/Mcount_cnt1M_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<25> (XLXI_50/Mcount_cnt1M_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<26> (XLXI_50/Mcount_cnt1M_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<27> (XLXI_50/Mcount_cnt1M_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<28> (XLXI_50/Mcount_cnt1M_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<29> (XLXI_50/Mcount_cnt1M_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_50/Mcount_cnt1M_cy<30> (XLXI_50/Mcount_cnt1M_cy<30>)
     XORCY:CI->O           1   0.804   0.000  XLXI_50/Mcount_cnt1M_xor<31> (XLXI_50/Mcount_cnt1M31)
     FDE:D                     0.308          XLXI_50/cnt1M_31
    ----------------------------------------
    Total                     12.348ns (9.833ns logic, 2.515ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_50/clk_1m1'
  Clock period: 11.992ns (frequency: 83.390MHz)
  Total number of paths / destination ports: 314689 / 34
-------------------------------------------------------------------------
Delay:               11.992ns (Levels of Logic = 66)
  Source:            XLXI_50/cnt1k_1 (FF)
  Destination:       XLXI_50/cnt1k_31 (FF)
  Source Clock:      XLXI_50/clk_1m1 rising
  Destination Clock: XLXI_50/clk_1m1 rising

  Data Path: XLXI_50/cnt1k_1 to XLXI_50/cnt1k_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  XLXI_50/cnt1k_1 (XLXI_50/cnt1k_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_50/Madd_clk_1k_add0000_cy<1>_rt (XLXI_50/Madd_clk_1k_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_50/Madd_clk_1k_add0000_cy<1> (XLXI_50/Madd_clk_1k_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<2> (XLXI_50/Madd_clk_1k_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<3> (XLXI_50/Madd_clk_1k_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<4> (XLXI_50/Madd_clk_1k_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<5> (XLXI_50/Madd_clk_1k_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<6> (XLXI_50/Madd_clk_1k_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<7> (XLXI_50/Madd_clk_1k_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<8> (XLXI_50/Madd_clk_1k_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<9> (XLXI_50/Madd_clk_1k_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<10> (XLXI_50/Madd_clk_1k_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<11> (XLXI_50/Madd_clk_1k_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<12> (XLXI_50/Madd_clk_1k_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<13> (XLXI_50/Madd_clk_1k_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<14> (XLXI_50/Madd_clk_1k_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<15> (XLXI_50/Madd_clk_1k_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<16> (XLXI_50/Madd_clk_1k_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<17> (XLXI_50/Madd_clk_1k_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<18> (XLXI_50/Madd_clk_1k_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<19> (XLXI_50/Madd_clk_1k_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<20> (XLXI_50/Madd_clk_1k_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<21> (XLXI_50/Madd_clk_1k_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<22> (XLXI_50/Madd_clk_1k_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<23> (XLXI_50/Madd_clk_1k_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<24> (XLXI_50/Madd_clk_1k_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<25> (XLXI_50/Madd_clk_1k_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<26> (XLXI_50/Madd_clk_1k_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<27> (XLXI_50/Madd_clk_1k_add0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1k_add0000_cy<28> (XLXI_50/Madd_clk_1k_add0000_cy<28>)
     XORCY:CI->O           1   0.804   0.595  XLXI_50/Madd_clk_1k_add0000_xor<29> (XLXI_50/clk_1k_add0000<29>)
     LUT2:I0->O            1   0.704   0.000  XLXI_50/Mcompar_cnt1k_cmp_gt0000_lut<10> (XLXI_50/Mcompar_cnt1k_cmp_gt0000_lut<10>)
     MUXCY:S->O            1   0.464   0.000  XLXI_50/Mcompar_cnt1k_cmp_gt0000_cy<10> (XLXI_50/Mcompar_cnt1k_cmp_gt0000_cy<10>)
     MUXCY:CI->O          34   0.059   1.342  XLXI_50/Mcompar_cnt1k_cmp_gt0000_cy<11> (XLXI_50/Mcompar_cnt1k_cmp_gt0000_cy<11>)
     LUT2:I1->O            1   0.704   0.000  XLXI_50/Mcount_cnt1k_lut<0> (XLXI_50/Mcount_cnt1k_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_50/Mcount_cnt1k_cy<0> (XLXI_50/Mcount_cnt1k_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<1> (XLXI_50/Mcount_cnt1k_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<2> (XLXI_50/Mcount_cnt1k_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<3> (XLXI_50/Mcount_cnt1k_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<4> (XLXI_50/Mcount_cnt1k_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<5> (XLXI_50/Mcount_cnt1k_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<6> (XLXI_50/Mcount_cnt1k_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<7> (XLXI_50/Mcount_cnt1k_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<8> (XLXI_50/Mcount_cnt1k_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<9> (XLXI_50/Mcount_cnt1k_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<10> (XLXI_50/Mcount_cnt1k_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<11> (XLXI_50/Mcount_cnt1k_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<12> (XLXI_50/Mcount_cnt1k_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<13> (XLXI_50/Mcount_cnt1k_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<14> (XLXI_50/Mcount_cnt1k_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<15> (XLXI_50/Mcount_cnt1k_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<16> (XLXI_50/Mcount_cnt1k_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<17> (XLXI_50/Mcount_cnt1k_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<18> (XLXI_50/Mcount_cnt1k_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<19> (XLXI_50/Mcount_cnt1k_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<20> (XLXI_50/Mcount_cnt1k_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<21> (XLXI_50/Mcount_cnt1k_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<22> (XLXI_50/Mcount_cnt1k_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<23> (XLXI_50/Mcount_cnt1k_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<24> (XLXI_50/Mcount_cnt1k_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<25> (XLXI_50/Mcount_cnt1k_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<26> (XLXI_50/Mcount_cnt1k_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<27> (XLXI_50/Mcount_cnt1k_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<28> (XLXI_50/Mcount_cnt1k_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<29> (XLXI_50/Mcount_cnt1k_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_50/Mcount_cnt1k_cy<30> (XLXI_50/Mcount_cnt1k_cy<30>)
     XORCY:CI->O           1   0.804   0.000  XLXI_50/Mcount_cnt1k_xor<31> (XLXI_50/Mcount_cnt1k31)
     FDE:D                     0.308          XLXI_50/cnt1k_31
    ----------------------------------------
    Total                     11.992ns (9.433ns logic, 2.559ns route)
                                       (78.7% logic, 21.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_50/clk_1k1'
  Clock period: 11.992ns (frequency: 83.390MHz)
  Total number of paths / destination ports: 314813 / 79
-------------------------------------------------------------------------
Delay:               11.992ns (Levels of Logic = 66)
  Source:            XLXI_50/cnt1_1 (FF)
  Destination:       XLXI_50/cnt1_31 (FF)
  Source Clock:      XLXI_50/clk_1k1 rising
  Destination Clock: XLXI_50/clk_1k1 rising

  Data Path: XLXI_50/cnt1_1 to XLXI_50/cnt1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  XLXI_50/cnt1_1 (XLXI_50/cnt1_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_50/Madd_clk_1_add0000_cy<1>_rt (XLXI_50/Madd_clk_1_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_50/Madd_clk_1_add0000_cy<1> (XLXI_50/Madd_clk_1_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<2> (XLXI_50/Madd_clk_1_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<3> (XLXI_50/Madd_clk_1_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<4> (XLXI_50/Madd_clk_1_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<5> (XLXI_50/Madd_clk_1_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<6> (XLXI_50/Madd_clk_1_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<7> (XLXI_50/Madd_clk_1_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<8> (XLXI_50/Madd_clk_1_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<9> (XLXI_50/Madd_clk_1_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<10> (XLXI_50/Madd_clk_1_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<11> (XLXI_50/Madd_clk_1_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<12> (XLXI_50/Madd_clk_1_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<13> (XLXI_50/Madd_clk_1_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<14> (XLXI_50/Madd_clk_1_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<15> (XLXI_50/Madd_clk_1_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<16> (XLXI_50/Madd_clk_1_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<17> (XLXI_50/Madd_clk_1_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<18> (XLXI_50/Madd_clk_1_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<19> (XLXI_50/Madd_clk_1_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<20> (XLXI_50/Madd_clk_1_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<21> (XLXI_50/Madd_clk_1_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<22> (XLXI_50/Madd_clk_1_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<23> (XLXI_50/Madd_clk_1_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<24> (XLXI_50/Madd_clk_1_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<25> (XLXI_50/Madd_clk_1_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<26> (XLXI_50/Madd_clk_1_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<27> (XLXI_50/Madd_clk_1_add0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Madd_clk_1_add0000_cy<28> (XLXI_50/Madd_clk_1_add0000_cy<28>)
     XORCY:CI->O           1   0.804   0.595  XLXI_50/Madd_clk_1_add0000_xor<29> (XLXI_50/clk_1_add0000<29>)
     LUT2:I0->O            1   0.704   0.000  XLXI_50/Mcompar_cnt1_cmp_gt0000_lut<10> (XLXI_50/Mcompar_cnt1_cmp_gt0000_lut<10>)
     MUXCY:S->O            1   0.464   0.000  XLXI_50/Mcompar_cnt1_cmp_gt0000_cy<10> (XLXI_50/Mcompar_cnt1_cmp_gt0000_cy<10>)
     MUXCY:CI->O          34   0.059   1.342  XLXI_50/Mcompar_cnt1_cmp_gt0000_cy<11> (XLXI_50/Mcompar_cnt1_cmp_gt0000_cy<11>)
     LUT2:I1->O            1   0.704   0.000  XLXI_50/Mcount_cnt1_lut<0> (XLXI_50/Mcount_cnt1_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_50/Mcount_cnt1_cy<0> (XLXI_50/Mcount_cnt1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<1> (XLXI_50/Mcount_cnt1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<2> (XLXI_50/Mcount_cnt1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<3> (XLXI_50/Mcount_cnt1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<4> (XLXI_50/Mcount_cnt1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<5> (XLXI_50/Mcount_cnt1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<6> (XLXI_50/Mcount_cnt1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<7> (XLXI_50/Mcount_cnt1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<8> (XLXI_50/Mcount_cnt1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<9> (XLXI_50/Mcount_cnt1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<10> (XLXI_50/Mcount_cnt1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<11> (XLXI_50/Mcount_cnt1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<12> (XLXI_50/Mcount_cnt1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<13> (XLXI_50/Mcount_cnt1_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<14> (XLXI_50/Mcount_cnt1_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<15> (XLXI_50/Mcount_cnt1_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<16> (XLXI_50/Mcount_cnt1_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<17> (XLXI_50/Mcount_cnt1_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<18> (XLXI_50/Mcount_cnt1_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<19> (XLXI_50/Mcount_cnt1_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<20> (XLXI_50/Mcount_cnt1_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<21> (XLXI_50/Mcount_cnt1_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<22> (XLXI_50/Mcount_cnt1_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<23> (XLXI_50/Mcount_cnt1_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<24> (XLXI_50/Mcount_cnt1_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<25> (XLXI_50/Mcount_cnt1_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<26> (XLXI_50/Mcount_cnt1_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<27> (XLXI_50/Mcount_cnt1_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<28> (XLXI_50/Mcount_cnt1_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_50/Mcount_cnt1_cy<29> (XLXI_50/Mcount_cnt1_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_50/Mcount_cnt1_cy<30> (XLXI_50/Mcount_cnt1_cy<30>)
     XORCY:CI->O           1   0.804   0.000  XLXI_50/Mcount_cnt1_xor<31> (XLXI_50/Mcount_cnt131)
     FDE:D                     0.308          XLXI_50/cnt1_31
    ----------------------------------------
    Total                     11.992ns (9.433ns logic, 2.559ns route)
                                       (78.7% logic, 21.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LDC'
  Clock period: 4.232ns (frequency: 236.295MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               4.232ns (Levels of Logic = 2)
  Source:            XLXI_202/XLXI_3/I_36_32 (FF)
  Destination:       XLXI_202/XLXI_3/I_36_32 (FF)
  Source Clock:      LDC rising
  Destination Clock: LDC rising

  Data Path: XLXI_202/XLXI_3/I_36_32 to XLXI_202/XLXI_3/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.591   1.085  I_36_32 (Q)
     AND3B2:I2->O          1   0.704   0.420  I_36_37 (A0)
     OR3:I2->O             1   0.704   0.420  I_36_41 (AD)
     FDC:D                     0.308          I_36_32
    ----------------------------------------
    Total                      4.232ns (2.307ns logic, 1.925ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_123/XLXI_128/O'
  Clock period: 12.297ns (frequency: 81.321MHz)
  Total number of paths / destination ports: 88 / 8
-------------------------------------------------------------------------
Delay:               12.297ns (Levels of Logic = 13)
  Source:            XLXI_123/XLXI_115/I_Q0/I_36_35 (FF)
  Destination:       XLXI_123/XLXI_115/I_Q7/I_36_35 (FF)
  Source Clock:      XLXI_123/XLXI_128/O rising
  Destination Clock: XLXI_123/XLXI_128/O rising

  Data Path: XLXI_123/XLXI_115/I_Q0/I_36_35 to XLXI_123/XLXI_115/I_Q7/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.591   0.882  I_36_35 (Q)
     end scope: 'I_Q0'
     AND4B4:I3->O          1   0.704   0.420  I_36_47 (T4_DN)
     begin scope: 'I_T4'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             9   0.704   0.820  I_36_8 (O)
     end scope: 'I_T4'
     AND4:I3->O            1   0.704   0.420  I_36_33 (T7_UP)
     begin scope: 'I_T7'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_T7'
     begin scope: 'I_Q7'
     XOR2:I0->O            1   0.704   0.420  I_36_32 (TQ)
     begin scope: 'I_36_30'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_36_30'
     FDCE:D                    0.308          I_36_35
    ----------------------------------------
    Total                     12.297ns (7.235ns logic, 5.062ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_114/O'
  Clock period: 3.855ns (frequency: 259.403MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.855ns (Levels of Logic = 2)
  Source:            XLXI_123/XLXI_123/I_36_32 (FF)
  Destination:       XLXI_123/XLXI_123/I_36_32 (FF)
  Source Clock:      XLXI_114/O rising
  Destination Clock: XLXI_114/O rising

  Data Path: XLXI_123/XLXI_123/I_36_32 to XLXI_123/XLXI_123/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.591   0.708  I_36_32 (Q)
     AND3B2:I2->O          1   0.704   0.420  I_36_37 (A0)
     OR3:I2->O             1   0.704   0.420  I_36_41 (AD)
     FDC:D                     0.308          I_36_32
    ----------------------------------------
    Total                      3.855ns (2.307ns logic, 1.548ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_123/XLXI_123/Q'
  Clock period: 4.311ns (frequency: 231.965MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               4.311ns (Levels of Logic = 2)
  Source:            XLXI_123/XLXI_124/I_36_32 (FF)
  Destination:       XLXI_123/XLXI_124/I_36_32 (FF)
  Source Clock:      XLXI_123/XLXI_123/Q falling
  Destination Clock: XLXI_123/XLXI_123/Q falling

  Data Path: XLXI_123/XLXI_124/I_36_32 to XLXI_123/XLXI_124/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.591   1.164  I_36_32 (Q)
     AND3B2:I2->O          1   0.704   0.420  I_36_37 (A0)
     OR3:I2->O             1   0.704   0.420  I_36_41 (AD)
     FDC:D                     0.308          I_36_32
    ----------------------------------------
    Total                      4.311ns (2.307ns logic, 2.004ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'HLTCmd'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            XLXI_123/XLXI_141 (FF)
  Destination:       XLXI_123/XLXI_141 (FF)
  Source Clock:      HLTCmd rising
  Destination Clock: HLTCmd rising

  Data Path: XLXI_123/XLXI_141 to XLXI_123/XLXI_141
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_123/XLXI_141 (XLXI_123/XLXN_51)
     INV:I->O              1   0.704   0.420  XLXI_123/XLXI_142 (XLXI_123/XLXN_45)
     FD:D                      0.308          XLXI_123/XLXI_141
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_266'
  Clock period: 4.080ns (frequency: 245.098MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               4.080ns (Levels of Logic = 2)
  Source:            XLXI_203/XLXI_11/I_36_32 (FF)
  Destination:       XLXI_203/XLXI_11/I_36_32 (FF)
  Source Clock:      XLXN_266 rising
  Destination Clock: XLXN_266 rising

  Data Path: XLXI_203/XLXI_11/I_36_32 to XLXI_203/XLXI_11/I_36_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.591   0.933  I_36_32 (Q)
     AND3B2:I2->O          1   0.704   0.420  I_36_37 (A0)
     OR3:I2->O             1   0.704   0.420  I_36_41 (AD)
     FDC:D                     0.308          I_36_32
    ----------------------------------------
    Total                      4.080ns (2.307ns logic, 1.773ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DataState1'
  Total number of paths / destination ports: 10240 / 256
-------------------------------------------------------------------------
Offset:              15.003ns (Levels of Logic = 10)
  Source:            ProgramMode (PAD)
  Destination:       XLXI_127/XLXI_8/mem_3_7 (FF)
  Destination Clock: DataState1 falling

  Data Path: ProgramMode to XLXI_127/XLXI_8/mem_3_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  ProgramMode_IBUF (ProgramMode_IBUF)
     AND2:I1->O           36   0.704   1.263  XLXI_173/XLXI_66 (DebugState)
     AND2B1:I0->O          6   0.704   0.669  XLXI_173/XLXI_63 (ProgState)
     AND2:I1->O           33   0.704   1.263  XLXI_173/XLXI_68 (AddrState)
     begin scope: 'XLXI_123/XLXI_136/XLXI_1'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_123/XLXI_136/XLXI_1'
     BUF:I->O            273   0.704   1.513  XLXI_124/XLXI_10_0 (AddrLEDs_0_OBUF)
     LUT4:I0->O            4   0.704   0.762  XLXI_127/XLXI_8/mem_17_and000011 (XLXI_127/XLXI_8/N8)
     LUT3:I0->O            8   0.704   0.757  XLXI_127/XLXI_8/mem_25_and00001 (XLXI_127/XLXI_8/mem_25_and0000)
     FDE:CE                    0.555          XLXI_127/XLXI_8/mem_25_0
    ----------------------------------------
    Total                     15.003ns (7.405ns logic, 7.598ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_123/XLXI_123/Q'
  Total number of paths / destination ports: 4096 / 16
-------------------------------------------------------------------------
Offset:              18.411ns (Levels of Logic = 18)
  Source:            ProgramMode (PAD)
  Destination:       XLXI_168/XLXI_2/I_Q0 (FF)
  Destination Clock: XLXI_123/XLXI_123/Q falling

  Data Path: ProgramMode to XLXI_168/XLXI_2/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  ProgramMode_IBUF (ProgramMode_IBUF)
     AND2:I1->O           36   0.704   1.263  XLXI_173/XLXI_66 (DebugState)
     AND2B1:I0->O          6   0.704   0.669  XLXI_173/XLXI_63 (ProgState)
     AND2:I1->O           33   0.704   1.263  XLXI_173/XLXI_68 (AddrState)
     begin scope: 'XLXI_123/XLXI_136/XLXI_1'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_123/XLXI_136/XLXI_1'
     BUF:I->O            273   0.704   1.513  XLXI_124/XLXI_10_0 (AddrLEDs_0_OBUF)
     LUT3:I0->O            1   0.704   0.000  XLXI_127/XLXI_8/Mmux_Q_mux0000_6 (XLXI_127/XLXI_8/Mmux_Q_mux0000_6)
     MUXF5:I1->O           1   0.321   0.000  XLXI_127/XLXI_8/Mmux_Q_mux0000_5_f5 (XLXI_127/XLXI_8/Mmux_Q_mux0000_5_f5)
     MUXF6:I1->O           1   0.521   0.000  XLXI_127/XLXI_8/Mmux_Q_mux0000_4_f6 (XLXI_127/XLXI_8/Mmux_Q_mux0000_4_f6)
     MUXF7:I1->O           1   0.521   0.000  XLXI_127/XLXI_8/Mmux_Q_mux0000_3_f7 (XLXI_127/XLXI_8/Mmux_Q_mux0000_3_f7)
     MUXF8:I1->O           1   0.521   0.595  XLXI_127/XLXI_8/Mmux_Q_mux0000_2_f8 (XLXI_127/XLXI_8/Q_mux0000<0>)
     LUT2:I0->O            1   0.704   0.420  XLXI_127/XLXI_8/Q<0>LogicTrst1 (XLXI_127/XLXN_4<0>)
     begin scope: 'XLXI_127/XLXI_6/XLXI_1'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             2   0.704   0.447  I_36_8 (O)
     end scope: 'XLXI_127/XLXI_6/XLXI_1'
     begin scope: 'XLXI_169/XLXI_2'
     FDCE:D                    0.308          I_Q0
    ----------------------------------------
    Total                     18.411ns (10.450ns logic, 7.961ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'InstrState1'
  Total number of paths / destination ports: 10240 / 256
-------------------------------------------------------------------------
Offset:              15.003ns (Levels of Logic = 10)
  Source:            ProgramMode (PAD)
  Destination:       XLXI_124/XLXI_13/mem_7_0 (FF)
  Destination Clock: InstrState1 falling

  Data Path: ProgramMode to XLXI_124/XLXI_13/mem_7_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  ProgramMode_IBUF (ProgramMode_IBUF)
     AND2:I1->O           36   0.704   1.263  XLXI_173/XLXI_66 (DebugState)
     AND2B1:I0->O          6   0.704   0.669  XLXI_173/XLXI_63 (ProgState)
     AND2:I1->O           33   0.704   1.263  XLXI_173/XLXI_68 (AddrState)
     begin scope: 'XLXI_123/XLXI_136/XLXI_1'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_123/XLXI_136/XLXI_1'
     BUF:I->O            273   0.704   1.513  XLXI_124/XLXI_10_0 (AddrLEDs_0_OBUF)
     LUT4:I0->O            4   0.704   0.762  XLXI_124/XLXI_13/mem_17_and000011 (XLXI_124/XLXI_13/N8)
     LUT3:I0->O            8   0.704   0.757  XLXI_124/XLXI_13/mem_29_and00001 (XLXI_124/XLXI_13/mem_29_and0000)
     FDE:CE                    0.555          XLXI_124/XLXI_13/mem_29_0
    ----------------------------------------
    Total                     15.003ns (7.405ns logic, 7.598ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_123/XLXI_128/O'
  Total number of paths / destination ports: 96 / 16
-------------------------------------------------------------------------
Offset:              9.612ns (Levels of Logic = 8)
  Source:            ProgramMode (PAD)
  Destination:       XLXI_123/XLXI_115/I_Q7/I_36_35 (FF)
  Destination Clock: XLXI_123/XLXI_128/O rising

  Data Path: ProgramMode to XLXI_123/XLXI_115/I_Q7/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  ProgramMode_IBUF (ProgramMode_IBUF)
     AND2:I1->O           36   0.704   1.263  XLXI_173/XLXI_66 (DebugState)
     AND2B1:I0->O          6   0.704   0.669  XLXI_173/XLXI_63 (ProgState)
     AND2:I1->O           33   0.704   1.263  XLXI_173/XLXI_68 (AddrState)
     begin scope: 'XLXI_123/XLXI_115'
     begin scope: 'I_Q7'
     begin scope: 'I_36_30'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_36_30'
     FDCE:D                    0.308          I_36_35
    ----------------------------------------
    Total                      9.612ns (5.046ns logic, 4.566ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_50/clk_1k1'
  Total number of paths / destination ports: 80 / 10
-------------------------------------------------------------------------
Offset:              5.839ns (Levels of Logic = 4)
  Source:            rowI<3> (PAD)
  Destination:       XLXI_111/XLXI_67/G1/binO_2 (FF)
  Destination Clock: XLXI_50/clk_1k1 rising

  Data Path: rowI<3> to XLXI_111/XLXI_67/G1/binO_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  rowI_3_IBUF (rowI_3_IBUF)
     LUT4:I0->O            4   0.704   0.762  XLXI_111/XLXI_67/G1/binO_mux0002<0>41 (XLXI_111/XLXI_67/G1/keyO_cmp_eq0001)
     LUT4:I0->O            1   0.704   0.595  XLXI_111/XLXI_67/G1/binO_mux0002<1>701_SW1 (N76)
     LUT4:I0->O            1   0.704   0.000  XLXI_111/XLXI_67/G1/binO_mux0002<1>701 (XLXI_111/XLXI_67/G1/binO_mux0002<1>70)
     FDS:D                     0.308          XLXI_111/XLXI_67/G1/binO_2
    ----------------------------------------
    Total                      5.839ns (3.638ns logic, 2.201ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_266'
  Total number of paths / destination ports: 217 / 1
-------------------------------------------------------------------------
Offset:              20.297ns (Levels of Logic = 16)
  Source:            XLXI_203/XLXI_11/I_36_32 (FF)
  Destination:       Overflow (PAD)
  Source Clock:      XLXN_266 rising

  Data Path: XLXI_203/XLXI_11/I_36_32 to Overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.591   0.933  I_36_32 (Q)
     end scope: 'XLXI_203/XLXI_11'
     AND2:I0->O           16   0.704   1.034  XLXI_203/XLXI_3/XLXI_29 (XLXI_203/XLXI_3/XLXN_34)
     begin scope: 'XLXI_203/XLXI_3/XLXI_26/XLXI_1'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             3   0.704   0.706  I_36_8 (O)
     end scope: 'XLXI_203/XLXI_3/XLXI_26/XLXI_1'
     LUT4:I0->O            1   0.704   0.000  XLXI_203/XLXI_39/summy8/FA1/Cout12 (XLXI_203/XLXI_39/summy8/FA1/Cout11)
     MUXF5:I0->O           1   0.321   0.455  XLXI_203/XLXI_39/summy8/FA1/Cout1_f5 (XLXI_203/XLXI_39/summy8/t<1>)
     LUT4:I2->O            1   0.704   0.424  XLXI_203/XLXI_39/summy8/FA3/Cout1_SW0 (N70)
     LUT4:I3->O            1   0.704   0.455  XLXI_203/XLXI_39/summy8/FA3/Cout1 (XLXI_203/XLXI_39/summy8/t<3>)
     LUT4:I2->O            1   0.704   0.424  XLXI_203/XLXI_39/summy8/FA5/Cout1_SW0 (N68)
     LUT4:I3->O            1   0.704   0.455  XLXI_203/XLXI_39/summy8/FA5/Cout1 (XLXI_203/XLXI_39/summy8/t<5>)
     LUT4:I2->O            2   0.704   0.451  XLXI_203/XLXI_39/summy8/FA7/Cout1_SW0 (N66)
     LUT4:I3->O            1   0.704   0.420  XLXI_203/XLXI_39/C<2>11 (XLXI_203/XLXN_167)
     AND2B1:I1->O         18   0.704   1.068  XLXI_203/XLXI_57 (XLXI_203/XLXN_174)
     OR4:I3->O             1   0.704   0.420  XLXI_203/XLXI_58 (Overflow_OBUF)
     OBUF:I->O                 3.272          Overflow_OBUF (Overflow)
    ----------------------------------------
    Total                     20.297ns (12.632ns logic, 7.665ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LDB'
  Total number of paths / destination ports: 464 / 8
-------------------------------------------------------------------------
Offset:              21.533ns (Levels of Logic = 20)
  Source:            XLXI_171/XLXI_2/I_Q0 (FF)
  Destination:       Overflow (PAD)
  Source Clock:      LDB rising

  Data Path: XLXI_171/XLXI_2/I_Q0 to Overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.531  I_Q0 (Q<0>)
     end scope: 'XLXI_171/XLXI_2'
     INV:I->O              1   0.704   0.420  XLXI_203/XLXI_3/XLXI_7 (XLXI_203/XLXI_3/Flipped<0>)
     begin scope: 'XLXI_203/XLXI_3/XLXI_10'
     XOR2:I0->O            1   0.704   0.000  I_36_228 (I0)
     MUXCY_L:S->LO         1   0.464   0.000  I_36_111 (C0)
     XORCY:CI->O           1   0.804   0.420  I_36_74 (S<1>)
     end scope: 'XLXI_203/XLXI_3/XLXI_10'
     begin scope: 'XLXI_203/XLXI_3/XLXI_26/XLXI_2'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             3   0.704   0.566  I_36_8 (O)
     end scope: 'XLXI_203/XLXI_3/XLXI_26/XLXI_2'
     LUT4:I2->O            1   0.704   0.000  XLXI_203/XLXI_39/summy8/FA1/Cout11 (XLXI_203/XLXI_39/summy8/FA1/Cout1)
     MUXF5:I1->O           1   0.321   0.455  XLXI_203/XLXI_39/summy8/FA1/Cout1_f5 (XLXI_203/XLXI_39/summy8/t<1>)
     LUT4:I2->O            1   0.704   0.424  XLXI_203/XLXI_39/summy8/FA3/Cout1_SW0 (N70)
     LUT4:I3->O            1   0.704   0.455  XLXI_203/XLXI_39/summy8/FA3/Cout1 (XLXI_203/XLXI_39/summy8/t<3>)
     LUT4:I2->O            1   0.704   0.424  XLXI_203/XLXI_39/summy8/FA5/Cout1_SW0 (N68)
     LUT4:I3->O            1   0.704   0.455  XLXI_203/XLXI_39/summy8/FA5/Cout1 (XLXI_203/XLXI_39/summy8/t<5>)
     LUT4:I2->O            2   0.704   0.451  XLXI_203/XLXI_39/summy8/FA7/Cout1_SW0 (N66)
     LUT4:I3->O            1   0.704   0.420  XLXI_203/XLXI_39/C<2>11 (XLXI_203/XLXN_167)
     AND2B1:I1->O         18   0.704   1.068  XLXI_203/XLXI_57 (XLXI_203/XLXN_174)
     OR4:I3->O             1   0.704   0.420  XLXI_203/XLXI_58 (Overflow_OBUF)
     OBUF:I->O                 3.272          Overflow_OBUF (Overflow)
    ----------------------------------------
    Total                     21.533ns (14.604ns logic, 6.929ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_184'
  Total number of paths / destination ports: 604 / 8
-------------------------------------------------------------------------
Offset:              21.577ns (Levels of Logic = 20)
  Source:            XLXI_178/XLXI_1/XLXI_2/I_Q0 (FF)
  Destination:       Overflow (PAD)
  Source Clock:      XLXN_184 rising

  Data Path: XLXI_178/XLXI_1/XLXI_2/I_Q0 to Overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.531  I_Q0 (Q<0>)
     end scope: 'XLXI_178/XLXI_1/XLXI_2'
     INV:I->O              1   0.704   0.420  XLXI_203/XLXI_2/XLXI_7 (XLXI_203/XLXI_2/Flipped<0>)
     begin scope: 'XLXI_203/XLXI_2/XLXI_10'
     XOR2:I0->O            1   0.704   0.000  I_36_228 (I0)
     MUXCY_L:S->LO         1   0.464   0.000  I_36_111 (C0)
     XORCY:CI->O           1   0.804   0.420  I_36_74 (S<1>)
     end scope: 'XLXI_203/XLXI_2/XLXI_10'
     begin scope: 'XLXI_203/XLXI_2/XLXI_26/XLXI_2'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             3   0.704   0.610  I_36_8 (O)
     end scope: 'XLXI_203/XLXI_2/XLXI_26/XLXI_2'
     LUT4:I1->O            1   0.704   0.000  XLXI_203/XLXI_39/summy8/FA1/Cout11 (XLXI_203/XLXI_39/summy8/FA1/Cout1)
     MUXF5:I1->O           1   0.321   0.455  XLXI_203/XLXI_39/summy8/FA1/Cout1_f5 (XLXI_203/XLXI_39/summy8/t<1>)
     LUT4:I2->O            1   0.704   0.424  XLXI_203/XLXI_39/summy8/FA3/Cout1_SW0 (N70)
     LUT4:I3->O            1   0.704   0.455  XLXI_203/XLXI_39/summy8/FA3/Cout1 (XLXI_203/XLXI_39/summy8/t<3>)
     LUT4:I2->O            1   0.704   0.424  XLXI_203/XLXI_39/summy8/FA5/Cout1_SW0 (N68)
     LUT4:I3->O            1   0.704   0.455  XLXI_203/XLXI_39/summy8/FA5/Cout1 (XLXI_203/XLXI_39/summy8/t<5>)
     LUT4:I2->O            2   0.704   0.451  XLXI_203/XLXI_39/summy8/FA7/Cout1_SW0 (N66)
     LUT4:I3->O            1   0.704   0.420  XLXI_203/XLXI_39/C<2>11 (XLXI_203/XLXN_167)
     AND2B1:I1->O         18   0.704   1.068  XLXI_203/XLXI_57 (XLXI_203/XLXN_174)
     OR4:I3->O             1   0.704   0.420  XLXI_203/XLXI_58 (Overflow_OBUF)
     OBUF:I->O                 3.272          Overflow_OBUF (Overflow)
    ----------------------------------------
    Total                     21.577ns (14.604ns logic, 6.973ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_114/O'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.571ns (Levels of Logic = 2)
  Source:            XLXI_123/XLXI_123/I_36_32 (FF)
  Destination:       ClkDiv0 (PAD)
  Source Clock:      XLXI_114/O rising

  Data Path: XLXI_123/XLXI_123/I_36_32 to ClkDiv0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.591   0.708  I_36_32 (Q)
     end scope: 'XLXI_123/XLXI_123'
     OBUF:I->O                 3.272          ClkDiv0_OBUF (ClkDiv0)
    ----------------------------------------
    Total                      4.571ns (3.863ns logic, 0.708ns route)
                                       (84.5% logic, 15.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_123/XLXI_123/Q'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.027ns (Levels of Logic = 2)
  Source:            XLXI_123/XLXI_124/I_36_32 (FF)
  Destination:       ClkDiv1 (PAD)
  Source Clock:      XLXI_123/XLXI_123/Q falling

  Data Path: XLXI_123/XLXI_124/I_36_32 to ClkDiv1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.591   1.164  I_36_32 (Q)
     end scope: 'XLXI_123/XLXI_124'
     OBUF:I->O                 3.272          ClkDiv1_OBUF (ClkDiv1)
    ----------------------------------------
    Total                      5.027ns (3.863ns logic, 1.164ns route)
                                       (76.8% logic, 23.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_50/clk_1k1'
  Total number of paths / destination ports: 3847 / 20
-------------------------------------------------------------------------
Offset:              24.068ns (Levels of Logic = 25)
  Source:            XLXI_111/XLXI_70/I_Q0 (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      XLXI_50/clk_1k1 rising

  Data Path: XLXI_111/XLXI_70/I_Q0 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            68   0.591   1.274  I_Q0 (Q0)
     end scope: 'XLXI_111/XLXI_70'
     begin scope: 'XLXI_123/XLXI_136/XLXI_1'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_123/XLXI_136/XLXI_1'
     BUF:I->O            273   0.704   1.513  XLXI_124/XLXI_10_0 (AddrLEDs_0_OBUF)
     LUT3:I0->O            1   0.704   0.000  XLXI_127/XLXI_8/Mmux_Q_mux0000_6 (XLXI_127/XLXI_8/Mmux_Q_mux0000_6)
     MUXF5:I1->O           1   0.321   0.000  XLXI_127/XLXI_8/Mmux_Q_mux0000_5_f5 (XLXI_127/XLXI_8/Mmux_Q_mux0000_5_f5)
     MUXF6:I1->O           1   0.521   0.000  XLXI_127/XLXI_8/Mmux_Q_mux0000_4_f6 (XLXI_127/XLXI_8/Mmux_Q_mux0000_4_f6)
     MUXF7:I1->O           1   0.521   0.000  XLXI_127/XLXI_8/Mmux_Q_mux0000_3_f7 (XLXI_127/XLXI_8/Mmux_Q_mux0000_3_f7)
     MUXF8:I1->O           1   0.521   0.595  XLXI_127/XLXI_8/Mmux_Q_mux0000_2_f8 (XLXI_127/XLXI_8/Q_mux0000<0>)
     LUT2:I0->O            1   0.704   0.420  XLXI_127/XLXI_8/Q<0>LogicTrst1 (XLXI_127/XLXN_4<0>)
     begin scope: 'XLXI_127/XLXI_6/XLXI_1'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             2   0.704   0.447  I_36_8 (O)
     end scope: 'XLXI_127/XLXI_6/XLXI_1'
     begin scope: 'XLXI_125/XLXI_7/XLXI_1'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.455  I_36_8 (O)
     end scope: 'XLXI_125/XLXI_7/XLXI_1'
     LUT4:I2->O            1   0.704   0.000  XLXI_125/XLXI_4/hexO<0>2 (XLXI_125/XLXI_4/hexO<0>1)
     MUXF5:I0->O           1   0.321   0.420  XLXI_125/XLXI_4/hexO<0>_f5 (XLXI_125/XLXN_46<0>)
     begin scope: 'XLXI_125/XLXI_17/XLXI_1'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             7   0.704   0.883  I_36_8 (O)
     end scope: 'XLXI_125/XLXI_17/XLXI_1'
     LUT4:I0->O            1   0.704   0.000  XLXI_9/sseg_2_mux00011 (XLXI_9/sseg_2_mux0001)
     MUXF5:I0->O           1   0.321   0.420  XLXI_9/sseg_2_mux0001_f5 (sseg_2_OBUF)
     OBUF:I->O                 3.272          sseg_2_OBUF (sseg<2>)
    ----------------------------------------
    Total                     24.068ns (15.541ns logic, 8.527ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_123/XLXI_128/O'
  Total number of paths / destination ports: 3477 / 12
-------------------------------------------------------------------------
Offset:              23.676ns (Levels of Logic = 25)
  Source:            XLXI_123/XLXI_115/I_Q0/I_36_35 (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      XLXI_123/XLXI_128/O rising

  Data Path: XLXI_123/XLXI_115/I_Q0/I_36_35 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.591   0.882  I_36_35 (Q)
     end scope: 'I_Q0'
     end scope: 'XLXI_123/XLXI_115'
     begin scope: 'XLXI_123/XLXI_136/XLXI_1'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_123/XLXI_136/XLXI_1'
     BUF:I->O            273   0.704   1.513  XLXI_124/XLXI_10_0 (AddrLEDs_0_OBUF)
     LUT3:I0->O            1   0.704   0.000  XLXI_127/XLXI_8/Mmux_Q_mux0000_6 (XLXI_127/XLXI_8/Mmux_Q_mux0000_6)
     MUXF5:I1->O           1   0.321   0.000  XLXI_127/XLXI_8/Mmux_Q_mux0000_5_f5 (XLXI_127/XLXI_8/Mmux_Q_mux0000_5_f5)
     MUXF6:I1->O           1   0.521   0.000  XLXI_127/XLXI_8/Mmux_Q_mux0000_4_f6 (XLXI_127/XLXI_8/Mmux_Q_mux0000_4_f6)
     MUXF7:I1->O           1   0.521   0.000  XLXI_127/XLXI_8/Mmux_Q_mux0000_3_f7 (XLXI_127/XLXI_8/Mmux_Q_mux0000_3_f7)
     MUXF8:I1->O           1   0.521   0.595  XLXI_127/XLXI_8/Mmux_Q_mux0000_2_f8 (XLXI_127/XLXI_8/Q_mux0000<0>)
     LUT2:I0->O            1   0.704   0.420  XLXI_127/XLXI_8/Q<0>LogicTrst1 (XLXI_127/XLXN_4<0>)
     begin scope: 'XLXI_127/XLXI_6/XLXI_1'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             2   0.704   0.447  I_36_8 (O)
     end scope: 'XLXI_127/XLXI_6/XLXI_1'
     begin scope: 'XLXI_125/XLXI_7/XLXI_1'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.455  I_36_8 (O)
     end scope: 'XLXI_125/XLXI_7/XLXI_1'
     LUT4:I2->O            1   0.704   0.000  XLXI_125/XLXI_4/hexO<0>2 (XLXI_125/XLXI_4/hexO<0>1)
     MUXF5:I0->O           1   0.321   0.420  XLXI_125/XLXI_4/hexO<0>_f5 (XLXI_125/XLXN_46<0>)
     begin scope: 'XLXI_125/XLXI_17/XLXI_1'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             7   0.704   0.883  I_36_8 (O)
     end scope: 'XLXI_125/XLXI_17/XLXI_1'
     LUT4:I0->O            1   0.704   0.000  XLXI_9/sseg_2_mux00011 (XLXI_9/sseg_2_mux0001)
     MUXF5:I0->O           1   0.321   0.420  XLXI_9/sseg_2_mux0001_f5 (sseg_2_OBUF)
     OBUF:I->O                 3.272          sseg_2_OBUF (sseg<2>)
    ----------------------------------------
    Total                     23.676ns (15.541ns logic, 8.135ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DataState1'
  Total number of paths / destination ports: 1792 / 7
-------------------------------------------------------------------------
Offset:              18.828ns (Levels of Logic = 20)
  Source:            XLXI_127/XLXI_8/mem_0_0 (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      DataState1 falling

  Data Path: XLXI_127/XLXI_8/mem_0_0 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.499  XLXI_127/XLXI_8/mem_0_0 (XLXI_127/XLXI_8/mem_0_0)
     LUT3:I1->O            1   0.704   0.000  XLXI_127/XLXI_8/Mmux_Q_mux0000_10 (XLXI_127/XLXI_8/Mmux_Q_mux0000_10)
     MUXF5:I0->O           1   0.321   0.000  XLXI_127/XLXI_8/Mmux_Q_mux0000_8_f5 (XLXI_127/XLXI_8/Mmux_Q_mux0000_8_f5)
     MUXF6:I0->O           1   0.521   0.000  XLXI_127/XLXI_8/Mmux_Q_mux0000_6_f6 (XLXI_127/XLXI_8/Mmux_Q_mux0000_6_f6)
     MUXF7:I0->O           1   0.521   0.000  XLXI_127/XLXI_8/Mmux_Q_mux0000_4_f7 (XLXI_127/XLXI_8/Mmux_Q_mux0000_4_f7)
     MUXF8:I0->O           1   0.521   0.595  XLXI_127/XLXI_8/Mmux_Q_mux0000_2_f8 (XLXI_127/XLXI_8/Q_mux0000<0>)
     LUT2:I0->O            1   0.704   0.420  XLXI_127/XLXI_8/Q<0>LogicTrst1 (XLXI_127/XLXN_4<0>)
     begin scope: 'XLXI_127/XLXI_6/XLXI_1'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             2   0.704   0.447  I_36_8 (O)
     end scope: 'XLXI_127/XLXI_6/XLXI_1'
     begin scope: 'XLXI_125/XLXI_7/XLXI_1'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.455  I_36_8 (O)
     end scope: 'XLXI_125/XLXI_7/XLXI_1'
     LUT4:I2->O            1   0.704   0.000  XLXI_125/XLXI_4/hexO<0>2 (XLXI_125/XLXI_4/hexO<0>1)
     MUXF5:I0->O           1   0.321   0.420  XLXI_125/XLXI_4/hexO<0>_f5 (XLXI_125/XLXN_46<0>)
     begin scope: 'XLXI_125/XLXI_17/XLXI_1'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             7   0.704   0.883  I_36_8 (O)
     end scope: 'XLXI_125/XLXI_17/XLXI_1'
     LUT4:I0->O            1   0.704   0.000  XLXI_9/sseg_2_mux00011 (XLXI_9/sseg_2_mux0001)
     MUXF5:I0->O           1   0.321   0.420  XLXI_9/sseg_2_mux0001_f5 (sseg_2_OBUF)
     OBUF:I->O                 3.272          sseg_2_OBUF (sseg<2>)
    ----------------------------------------
    Total                     18.828ns (13.429ns logic, 5.399ns route)
                                       (71.3% logic, 28.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'InstrState1'
  Total number of paths / destination ports: 1792 / 7
-------------------------------------------------------------------------
Offset:              18.797ns (Levels of Logic = 20)
  Source:            XLXI_124/XLXI_13/mem_0_0 (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      InstrState1 falling

  Data Path: XLXI_124/XLXI_13/mem_0_0 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.499  XLXI_124/XLXI_13/mem_0_0 (XLXI_124/XLXI_13/mem_0_0)
     LUT3:I1->O            1   0.704   0.000  XLXI_124/XLXI_13/Mmux_Q_mux0000_10 (XLXI_124/XLXI_13/Mmux_Q_mux0000_10)
     MUXF5:I0->O           1   0.321   0.000  XLXI_124/XLXI_13/Mmux_Q_mux0000_8_f5 (XLXI_124/XLXI_13/Mmux_Q_mux0000_8_f5)
     MUXF6:I0->O           1   0.521   0.000  XLXI_124/XLXI_13/Mmux_Q_mux0000_6_f6 (XLXI_124/XLXI_13/Mmux_Q_mux0000_6_f6)
     MUXF7:I0->O           1   0.521   0.000  XLXI_124/XLXI_13/Mmux_Q_mux0000_4_f7 (XLXI_124/XLXI_13/Mmux_Q_mux0000_4_f7)
     MUXF8:I0->O           1   0.521   0.595  XLXI_124/XLXI_13/Mmux_Q_mux0000_2_f8 (XLXI_124/XLXI_13/Q_mux0000<0>)
     LUT2:I0->O            1   0.704   0.420  XLXI_124/XLXI_13/Q<0>LogicTrst1 (XLXI_124/AddrContent<0>)
     begin scope: 'XLXI_124/XLXI_11/XLXI_1'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             2   0.704   0.447  I_36_8 (O)
     end scope: 'XLXI_124/XLXI_11/XLXI_1'
     begin scope: 'XLXI_125/XLXI_6/XLXI_1'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.424  I_36_8 (O)
     end scope: 'XLXI_125/XLXI_6/XLXI_1'
     LUT4:I3->O            1   0.704   0.000  XLXI_125/XLXI_4/hexO<0>2 (XLXI_125/XLXI_4/hexO<0>1)
     MUXF5:I0->O           1   0.321   0.420  XLXI_125/XLXI_4/hexO<0>_f5 (XLXI_125/XLXN_46<0>)
     begin scope: 'XLXI_125/XLXI_17/XLXI_1'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             7   0.704   0.883  I_36_8 (O)
     end scope: 'XLXI_125/XLXI_17/XLXI_1'
     LUT4:I0->O            1   0.704   0.000  XLXI_9/sseg_2_mux00011 (XLXI_9/sseg_2_mux0001)
     MUXF5:I0->O           1   0.321   0.420  XLXI_9/sseg_2_mux0001_f5 (sseg_2_OBUF)
     OBUF:I->O                 3.272          sseg_2_OBUF (sseg<2>)
    ----------------------------------------
    Total                     18.797ns (13.429ns logic, 5.368ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LDC'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              7.519ns (Levels of Logic = 4)
  Source:            XLXI_202/XLXI_3/I_36_32 (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      LDC rising

  Data Path: XLXI_202/XLXI_3/I_36_32 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.591   1.085  I_36_32 (Q)
     end scope: 'XLXI_202/XLXI_3'
     AND4:I1->O            7   0.704   0.708  XLXI_125/XLXI_26 (Digit<4>)
     MUXF5:S->O            1   0.739   0.420  XLXI_9/sseg_2_mux0001_f5 (sseg_2_OBUF)
     OBUF:I->O                 3.272          sseg_2_OBUF (sseg<2>)
    ----------------------------------------
    Total                      7.519ns (5.306ns logic, 2.213ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 29452 / 17
-------------------------------------------------------------------------
Delay:               29.259ns (Levels of Logic = 28)
  Source:            ProgramMode (PAD)
  Destination:       sseg<6> (PAD)

  Data Path: ProgramMode to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  ProgramMode_IBUF (ProgramMode_IBUF)
     AND2:I1->O           36   0.704   1.263  XLXI_173/XLXI_66 (DebugState)
     AND2B1:I0->O          6   0.704   0.669  XLXI_173/XLXI_63 (ProgState)
     AND2:I1->O           33   0.704   1.263  XLXI_173/XLXI_68 (AddrState)
     begin scope: 'XLXI_123/XLXI_136/XLXI_1'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_123/XLXI_136/XLXI_1'
     BUF:I->O            273   0.704   1.513  XLXI_124/XLXI_10_0 (AddrLEDs_0_OBUF)
     LUT3:I0->O            1   0.704   0.000  XLXI_127/XLXI_8/Mmux_Q_mux0000_6 (XLXI_127/XLXI_8/Mmux_Q_mux0000_6)
     MUXF5:I1->O           1   0.321   0.000  XLXI_127/XLXI_8/Mmux_Q_mux0000_5_f5 (XLXI_127/XLXI_8/Mmux_Q_mux0000_5_f5)
     MUXF6:I1->O           1   0.521   0.000  XLXI_127/XLXI_8/Mmux_Q_mux0000_4_f6 (XLXI_127/XLXI_8/Mmux_Q_mux0000_4_f6)
     MUXF7:I1->O           1   0.521   0.000  XLXI_127/XLXI_8/Mmux_Q_mux0000_3_f7 (XLXI_127/XLXI_8/Mmux_Q_mux0000_3_f7)
     MUXF8:I1->O           1   0.521   0.595  XLXI_127/XLXI_8/Mmux_Q_mux0000_2_f8 (XLXI_127/XLXI_8/Q_mux0000<0>)
     LUT2:I0->O            1   0.704   0.420  XLXI_127/XLXI_8/Q<0>LogicTrst1 (XLXI_127/XLXN_4<0>)
     begin scope: 'XLXI_127/XLXI_6/XLXI_1'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             2   0.704   0.447  I_36_8 (O)
     end scope: 'XLXI_127/XLXI_6/XLXI_1'
     begin scope: 'XLXI_125/XLXI_7/XLXI_1'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.455  I_36_8 (O)
     end scope: 'XLXI_125/XLXI_7/XLXI_1'
     LUT4:I2->O            1   0.704   0.000  XLXI_125/XLXI_4/hexO<0>2 (XLXI_125/XLXI_4/hexO<0>1)
     MUXF5:I0->O           1   0.321   0.420  XLXI_125/XLXI_4/hexO<0>_f5 (XLXI_125/XLXN_46<0>)
     begin scope: 'XLXI_125/XLXI_17/XLXI_1'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             7   0.704   0.883  I_36_8 (O)
     end scope: 'XLXI_125/XLXI_17/XLXI_1'
     LUT4:I0->O            1   0.704   0.000  XLXI_9/sseg_2_mux00011 (XLXI_9/sseg_2_mux0001)
     MUXF5:I0->O           1   0.321   0.420  XLXI_9/sseg_2_mux0001_f5 (sseg_2_OBUF)
     OBUF:I->O                 3.272          sseg_2_OBUF (sseg<2>)
    ----------------------------------------
    Total                     29.259ns (18.280ns logic, 10.979ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================


Total REAL time to Xst completion: 99.00 secs
Total CPU time to Xst completion: 98.67 secs
 
--> 

Total memory usage is 455692 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   75 (   0 filtered)
Number of infos    :    9 (   0 filtered)

