{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 16:50:01 2015 " "Info: Processing started: Tue Dec 01 16:50:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dataPath -c dataPath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dataPath -c dataPath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 register dp3:DP3\|register:regA\|Output\[5\] 143.74 MHz 6.957 ns Internal " "Info: Clock \"clock\" has Internal fmax of 143.74 MHz between source memory \"ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"dp3:DP3\|register:regA\|Output\[5\]\" (period= 6.957 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.641 ns + Longest memory register " "Info: + Longest memory to register delay is 6.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y13; Fanout = 8; MEM Node = 'ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a4 2 MEM M4K_X17_Y13 4 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y13; Fanout = 4; MEM Node = 'ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/db/altsyncram_ohd1.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.178 ns) 4.349 ns dp3:DP3\|addSub:addSubtractor\|Add0~15 3 COMB LCCOMB_X15_Y13_N16 2 " "Info: 3: + IC(0.797 ns) + CELL(0.178 ns) = 4.349 ns; Loc. = LCCOMB_X15_Y13_N16; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 dp3:DP3|addSub:addSubtractor|Add0~15 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.495 ns) 5.383 ns dp3:DP3\|addSub:addSubtractor\|Add0~17 4 COMB LCCOMB_X16_Y13_N22 2 " "Info: 4: + IC(0.539 ns) + CELL(0.495 ns) = 5.383 ns; Loc. = LCCOMB_X16_Y13_N22; Fanout = 2; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { dp3:DP3|addSub:addSubtractor|Add0~15 dp3:DP3|addSub:addSubtractor|Add0~17 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.841 ns dp3:DP3\|addSub:addSubtractor\|Add0~19 5 COMB LCCOMB_X16_Y13_N24 1 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 5.841 ns; Loc. = LCCOMB_X16_Y13_N24; Fanout = 1; COMB Node = 'dp3:DP3\|addSub:addSubtractor\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { dp3:DP3|addSub:addSubtractor|Add0~17 dp3:DP3|addSub:addSubtractor|Add0~19 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.178 ns) 6.545 ns dp3:DP3\|register:regA\|Output\[5\]~5 6 COMB LCCOMB_X16_Y13_N8 1 " "Info: 6: + IC(0.526 ns) + CELL(0.178 ns) = 6.545 ns; Loc. = LCCOMB_X16_Y13_N8; Fanout = 1; COMB Node = 'dp3:DP3\|register:regA\|Output\[5\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { dp3:DP3|addSub:addSubtractor|Add0~19 dp3:DP3|register:regA|Output[5]~5 } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.641 ns dp3:DP3\|register:regA\|Output\[5\] 7 REG LCFF_X16_Y13_N9 5 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 6.641 ns; Loc. = LCFF_X16_Y13_N9; Fanout = 5; REG Node = 'dp3:DP3\|register:regA\|Output\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { dp3:DP3|register:regA|Output[5]~5 dp3:DP3|register:regA|Output[5] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.779 ns ( 71.96 % ) " "Info: Total cell delay = 4.779 ns ( 71.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.862 ns ( 28.04 % ) " "Info: Total interconnect delay = 1.862 ns ( 28.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.641 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 dp3:DP3|addSub:addSubtractor|Add0~15 dp3:DP3|addSub:addSubtractor|Add0~17 dp3:DP3|addSub:addSubtractor|Add0~19 dp3:DP3|register:regA|Output[5]~5 dp3:DP3|register:regA|Output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.641 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 {} dp3:DP3|addSub:addSubtractor|Add0~15 {} dp3:DP3|addSub:addSubtractor|Add0~17 {} dp3:DP3|addSub:addSubtractor|Add0~19 {} dp3:DP3|register:regA|Output[5]~5 {} dp3:DP3|register:regA|Output[5] {} } { 0.000ns 0.000ns 0.797ns 0.539ns 0.000ns 0.526ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.495ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.120 ns - Smallest " "Info: - Smallest clock skew is -0.120 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.855 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns dp3:DP3\|register:regA\|Output\[5\] 3 REG LCFF_X16_Y13_N9 5 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X16_Y13_N9; Fanout = 5; REG Node = 'dp3:DP3\|register:regA\|Output\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clock~clkctrl dp3:DP3|register:regA|Output[5] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl dp3:DP3|register:regA|Output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} dp3:DP3|register:regA|Output[5] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.975 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.783 ns) 2.975 ns ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y13 8 " "Info: 3: + IC(0.928 ns) + CELL(0.783 ns) = 2.975 ns; Loc. = M4K_X17_Y13; Fanout = 8; MEM Node = 'ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 60.81 % ) " "Info: Total cell delay = 1.809 ns ( 60.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.166 ns ( 39.19 % ) " "Info: Total interconnect delay = 1.166 ns ( 39.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { clock clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { clock {} clock~combout {} clock~clkctrl {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.928ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl dp3:DP3|register:regA|Output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} dp3:DP3|register:regA|Output[5] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { clock clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { clock {} clock~combout {} clock~clkctrl {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.928ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.641 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 dp3:DP3|addSub:addSubtractor|Add0~15 dp3:DP3|addSub:addSubtractor|Add0~17 dp3:DP3|addSub:addSubtractor|Add0~19 dp3:DP3|register:regA|Output[5]~5 dp3:DP3|register:regA|Output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.641 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 {} dp3:DP3|addSub:addSubtractor|Add0~15 {} dp3:DP3|addSub:addSubtractor|Add0~17 {} dp3:DP3|addSub:addSubtractor|Add0~19 {} dp3:DP3|register:regA|Output[5]~5 {} dp3:DP3|register:regA|Output[5] {} } { 0.000ns 0.000ns 0.797ns 0.539ns 0.000ns 0.526ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.495ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl dp3:DP3|register:regA|Output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} dp3:DP3|register:regA|Output[5] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { clock clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { clock {} clock~combout {} clock~clkctrl {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.928ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dp3:DP3\|register:regA\|Output\[1\] Asel\[1\] clock 6.687 ns register " "Info: tsu for register \"dp3:DP3\|register:regA\|Output\[1\]\" (data pin = \"Asel\[1\]\", clock pin = \"clock\") is 6.687 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.579 ns + Longest pin register " "Info: + Longest pin to register delay is 9.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Asel\[1\] 1 PIN PIN_R2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R2; Fanout = 16; PIN Node = 'Asel\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Asel[1] } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.255 ns) + CELL(0.449 ns) 7.568 ns dp3:DP3\|outAsel\[1\]~1 2 COMB LCCOMB_X15_Y13_N2 1 " "Info: 2: + IC(6.255 ns) + CELL(0.449 ns) = 7.568 ns; Loc. = LCCOMB_X15_Y13_N2; Fanout = 1; COMB Node = 'dp3:DP3\|outAsel\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.704 ns" { Asel[1] dp3:DP3|outAsel[1]~1 } "NODE_NAME" } } { "dp3.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dp3.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.413 ns) 9.579 ns dp3:DP3\|register:regA\|Output\[1\] 3 REG LCFF_X15_Y13_N27 5 " "Info: 3: + IC(1.598 ns) + CELL(0.413 ns) = 9.579 ns; Loc. = LCFF_X15_Y13_N27; Fanout = 5; REG Node = 'dp3:DP3\|register:regA\|Output\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.011 ns" { dp3:DP3|outAsel[1]~1 dp3:DP3|register:regA|Output[1] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.726 ns ( 18.02 % ) " "Info: Total cell delay = 1.726 ns ( 18.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.853 ns ( 81.98 % ) " "Info: Total interconnect delay = 7.853 ns ( 81.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.579 ns" { Asel[1] dp3:DP3|outAsel[1]~1 dp3:DP3|register:regA|Output[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.579 ns" { Asel[1] {} Asel[1]~combout {} dp3:DP3|outAsel[1]~1 {} dp3:DP3|register:regA|Output[1] {} } { 0.000ns 0.000ns 6.255ns 1.598ns } { 0.000ns 0.864ns 0.449ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.854 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns dp3:DP3\|register:regA\|Output\[1\] 3 REG LCFF_X15_Y13_N27 5 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X15_Y13_N27; Fanout = 5; REG Node = 'dp3:DP3\|register:regA\|Output\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl dp3:DP3|register:regA|Output[1] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl dp3:DP3|register:regA|Output[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} dp3:DP3|register:regA|Output[1] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.579 ns" { Asel[1] dp3:DP3|outAsel[1]~1 dp3:DP3|register:regA|Output[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.579 ns" { Asel[1] {} Asel[1]~combout {} dp3:DP3|outAsel[1]~1 {} dp3:DP3|register:regA|Output[1] {} } { 0.000ns 0.000ns 6.255ns 1.598ns } { 0.000ns 0.864ns 0.449ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl dp3:DP3|register:regA|Output[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} dp3:DP3|register:regA|Output[1] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock RamToIR\[7\] ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 12.550 ns memory " "Info: tco from clock \"clock\" to destination pin \"RamToIR\[7\]\" through memory \"ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" is 12.550 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.975 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.783 ns) 2.975 ns ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y13 8 " "Info: 3: + IC(0.928 ns) + CELL(0.783 ns) = 2.975 ns; Loc. = M4K_X17_Y13; Fanout = 8; MEM Node = 'ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 60.81 % ) " "Info: Total cell delay = 1.809 ns ( 60.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.166 ns ( 39.19 % ) " "Info: Total interconnect delay = 1.166 ns ( 39.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { clock clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { clock {} clock~combout {} clock~clkctrl {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.928ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.341 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y13; Fanout = 8; MEM Node = 'ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a7 2 MEM M4K_X17_Y13 4 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y13; Fanout = 4; MEM Node = 'ram:RAM\|altsyncram:register_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/db/altsyncram_ohd1.tdf" 242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.127 ns) + CELL(2.840 ns) 9.341 ns RamToIR\[7\] 3 PIN PIN_H3 0 " "Info: 3: + IC(3.127 ns) + CELL(2.840 ns) = 9.341 ns; Loc. = PIN_H3; Fanout = 0; PIN Node = 'RamToIR\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.967 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7 RamToIR[7] } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.214 ns ( 66.52 % ) " "Info: Total cell delay = 6.214 ns ( 66.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.127 ns ( 33.48 % ) " "Info: Total interconnect delay = 3.127 ns ( 33.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.341 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7 RamToIR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.341 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7 {} RamToIR[7] {} } { 0.000ns 0.000ns 3.127ns } { 0.000ns 3.374ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { clock clock~clkctrl ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { clock {} clock~combout {} clock~clkctrl {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.928ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.341 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7 RamToIR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.341 ns" { ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} ram:RAM|altsyncram:register_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7 {} RamToIR[7] {} } { 0.000ns 0.000ns 3.127ns } { 0.000ns 3.374ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Meminst Address\[4\] 13.367 ns Longest " "Info: Longest tpd from source pin \"Meminst\" to destination pin \"Address\[4\]\" is 13.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns Meminst 1 PIN PIN_V1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_V1; Fanout = 5; PIN Node = 'Meminst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Meminst } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.128 ns) + CELL(0.521 ns) 7.523 ns dp1:DP1\|Address\[4\]~4 2 COMB LCCOMB_X18_Y13_N24 3 " "Info: 2: + IC(6.128 ns) + CELL(0.521 ns) = 7.523 ns; Loc. = LCCOMB_X18_Y13_N24; Fanout = 3; COMB Node = 'dp1:DP1\|Address\[4\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.649 ns" { Meminst dp1:DP1|Address[4]~4 } "NODE_NAME" } } { "dp1.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.034 ns) + CELL(2.810 ns) 13.367 ns Address\[4\] 3 PIN PIN_M19 0 " "Info: 3: + IC(3.034 ns) + CELL(2.810 ns) = 13.367 ns; Loc. = PIN_M19; Fanout = 0; PIN Node = 'Address\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.844 ns" { dp1:DP1|Address[4]~4 Address[4] } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.205 ns ( 31.46 % ) " "Info: Total cell delay = 4.205 ns ( 31.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.162 ns ( 68.54 % ) " "Info: Total interconnect delay = 9.162 ns ( 68.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.367 ns" { Meminst dp1:DP1|Address[4]~4 Address[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.367 ns" { Meminst {} Meminst~combout {} dp1:DP1|Address[4]~4 {} Address[4] {} } { 0.000ns 0.000ns 6.128ns 3.034ns } { 0.000ns 0.874ns 0.521ns 2.810ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dp1:DP1\|register:PC\|Output\[0\] JMPmux clock -3.583 ns register " "Info: th for register \"dp1:DP1\|register:PC\|Output\[0\]\" (data pin = \"JMPmux\", clock pin = \"clock\") is -3.583 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.849 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.849 ns dp1:DP1\|register:PC\|Output\[0\] 3 REG LCFF_X1_Y18_N1 9 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.849 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 9; REG Node = 'dp1:DP1\|register:PC\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clock~clkctrl dp1:DP1|register:PC|Output[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.14 % ) " "Info: Total cell delay = 1.628 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.221 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clock clock~clkctrl dp1:DP1|register:PC|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clock {} clock~combout {} clock~clkctrl {} dp1:DP1|register:PC|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.718 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns JMPmux 1 PIN PIN_H2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_H2; Fanout = 5; PIN Node = 'JMPmux'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { JMPmux } "NODE_NAME" } } { "dataPath.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dataPath.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.214 ns) + CELL(0.544 ns) 6.622 ns dp1:DP1\|outJMP\[0\]~0 2 COMB LCCOMB_X1_Y18_N0 2 " "Info: 2: + IC(5.214 ns) + CELL(0.544 ns) = 6.622 ns; Loc. = LCCOMB_X1_Y18_N0; Fanout = 2; COMB Node = 'dp1:DP1\|outJMP\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.758 ns" { JMPmux dp1:DP1|outJMP[0]~0 } "NODE_NAME" } } { "dp1.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/dp1.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.718 ns dp1:DP1\|register:PC\|Output\[0\] 3 REG LCFF_X1_Y18_N1 9 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.718 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 9; REG Node = 'dp1:DP1\|register:PC\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { dp1:DP1|outJMP[0]~0 dp1:DP1|register:PC|Output[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/altera/91/quartus/LouiseSem2/Lab2/DP/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 22.39 % ) " "Info: Total cell delay = 1.504 ns ( 22.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.214 ns ( 77.61 % ) " "Info: Total interconnect delay = 5.214 ns ( 77.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.718 ns" { JMPmux dp1:DP1|outJMP[0]~0 dp1:DP1|register:PC|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.718 ns" { JMPmux {} JMPmux~combout {} dp1:DP1|outJMP[0]~0 {} dp1:DP1|register:PC|Output[0] {} } { 0.000ns 0.000ns 5.214ns 0.000ns } { 0.000ns 0.864ns 0.544ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clock clock~clkctrl dp1:DP1|register:PC|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clock {} clock~combout {} clock~clkctrl {} dp1:DP1|register:PC|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.718 ns" { JMPmux dp1:DP1|outJMP[0]~0 dp1:DP1|register:PC|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.718 ns" { JMPmux {} JMPmux~combout {} dp1:DP1|outJMP[0]~0 {} dp1:DP1|register:PC|Output[0] {} } { 0.000ns 0.000ns 5.214ns 0.000ns } { 0.000ns 0.864ns 0.544ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Peak virtual memory: 158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 16:50:01 2015 " "Info: Processing ended: Tue Dec 01 16:50:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
