m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/UART/test/UARTComponentsTestbench
vUART_RX
Z1 !s110 1698343868
!i10b 1
!s100 1kK=;Ojdz_8P`01SSoz]d1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ih<gL@^`10Gf4mQF]a[<MZ2
R0
w1698253318
8C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v
FC:/Users/Duncan/git/ForthCPU/UART/source/receiver.v
!i122 4
L0 14 124
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1698343868.000000
!s107 C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
n@u@a@r@t_@r@x
vUART_TX
R1
!i10b 1
!s100 Tlo2UWmEK1ZgOC09O2ehA1
R2
I?6oGEnP201Ioa1[=>cR_40
R0
w1698253364
8C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v
FC:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v
!i122 3
L0 14 130
R3
R4
r1
!s85 0
31
!s108 1698343867.000000
!s107 C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v|
!s101 -O0
!i113 1
R6
R7
n@u@a@r@t_@t@x
vUARTComponentTests
R1
!i10b 1
!s100 1kKddmNW[`Q10Q:cmYHI20
R2
IL45^LlOlPnTF6AcCXB6hO1
R0
w1698343864
8C:/Users/Duncan/git/ForthCPU/UART/test/UARTComponentTests.v
FC:/Users/Duncan/git/ForthCPU/UART/test/UARTComponentTests.v
!i122 5
L0 9 68
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/UART/test/UARTComponentTests.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/UART/test/UARTComponentTests.v|
!s101 -O0
!i113 1
R6
R7
n@u@a@r@t@component@tests
