# Test script to read Verilog file directly in Yosys
read_verilog -sv dut.sv
# Write RTLIL immediately after reading, before hierarchy
write_rtlil simple_generate_from_verilog_nohier.il
hierarchy -check -top simple_generate
stat
proc
opt
stat
write_rtlil simple_generate_from_verilog.il
# Synthesize to gate-level netlist
synth -top simple_generate
write_verilog -noexpr simple_generate_from_verilog_synth.v
