Opened message file <out/l2.log>. Detailed informations can be found in this file.
Checking license file </opt/Conpro2/license/license.dat> for host with hostid=<83f2ea7a> and feature <CONPRO2>...
Global block constraints:
  <default>
  >> Expression type: flat
  >> ALU data width threshold: 8
  >> Temporary register: shared
  Include paths: 
    Source:  /home/sbosse/proj/conpro2/test/link4/src
    Source:  /home/sbosse/proj/conpro2/test/link4/src
    Source:  /opt/Conpro2/incl
    Library: /opt/Conpro2/lib
Initializing synthesis tools...
TDI: Opening tools file <tools>...
  Searching tools file <tools.def>...
  Opening tools file </opt/Conpro2/toolset/tools.def>...
  Opening tool library file </opt/Conpro2/toolset/generic.lib>...
  Info [file <tools.def>, line 7]: Added synthesis tool defintion <generic>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/xilinx6.lib>...
  Info [file <tools.def>, line 27]: Added synthesis tool defintion <xilinx6>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/xilinx9.lib>...
  Info [file <tools.def>, line 173]: Added synthesis tool defintion <xilinx9>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/alliance.lib>...
  Info [file <tools.def>, line 319]: Added synthesis tool defintion <alliance>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/leonardo.lib>...
  Info [file <tools.def>, line 342]: Added synthesis tool defintion <leonardo>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/dc.lib>...
  Info [file <tools.def>, line 366]: Added synthesis tool defintion <dc>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/actel.lib>...
  Info [file <tools.def>, line 390]: Added synthesis tool defintion <actel>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/synplicity89.lib>...
  Info [file <tools.def>, line 413]: Added synthesis tool defintion <synplicity89>, version 1.07.
  Opening tool library file </opt/Conpro2/toolset/synplicity89_xilinx6.lib>...
  Info [file <tools.def>, line 436]: Added synthesis tool defintion <synplicity89_xilinx6>, version 1.07.
Initializing tool <leonardo>...
TDI: Opening tool <leonardo>...
  Searching tool file <leonardo.tool>...
  Opening tool file </opt/Conpro2/toolset/leonardo.tool>...
Analyzing ConPro source <l2.cp>...
Searching Conpro file <l2.cp>...
Opening file </home/sbosse/proj/conpro2/test/link4/src/l2.cp>...
Compiling ConPro source <l2.cp>...
Compiling module <l2>...
  Searching toplevel objects and expanding toplevel loops and evaluating conditionals...
    Added module <Core>.
    Added module <Process>.
    Opening module <Link4>...
    Opening module <Link4>...
      Searching module file <link4.mod>...
      Opening module file </opt/Conpro2/lib/link4.mod>...
      EMI [Object Link4.link4.root]#init: Initializing module ...
      EMI <Object Link4.link4.root>: creating rules for module...
      Added module <Link4>.
        EMI <Link4>: adding object type <link4>...
    Added module <System>.
    EMI <Object Sys.sys.root>: creating object <sys>...
      EMI [Object Sys.sys.sys]: added method <clock>.
      EMI [Object Sys.sys.sys]: added method <clock_level>.
      EMI [Object Sys.sys.sys]: added method <reset_level>.
      EMI [Object Sys.sys.sys]: added method <reset_internal>.
      EMI [Object Sys.sys.sys]: added method <simu_cycles>.
      EMI [Object Sys.sys.sys]: added method <simu_res>.
      EMI [Object Sys.sys.sys]: added method <target>.
      EMI [Object Sys.sys.sys]: added method <expr_type>.
      EMI [Object Sys.sys.sys]: added method <schedule>.
    EMI <Object Sys.sys.sys>: creating rules for module...
    EMI <Object Link4.link4.root>: creating object <ln>...
      EMI [Object Link4.link4.ln]: added method <init>.
      EMI [Object Link4.link4.ln]: added method <start>.
      EMI [Object Link4.link4.ln]: added method <stop>.
      EMI [Object Link4.link4.ln]: added method <write>.
      EMI [Object Link4.link4.ln]: added method <read>.
      EMI [Object Link4.link4.ln]: added method <interface>.
      EMI [Object Link4.link4.ln]: added method <select>.
    EMI <Object Link4.link4.ln>: creating rules for module...
  Analyzing toplevel method calls...
  Compiling system setting method <simu_cycles>.
  Info [file <l2.cp>, line 21]: EMI#fun_compile <Object Link4.link4.ln>: importing signal <DEV_ln_din> and assigning it to parameter <link_data_in>.
  Info [file <l2.cp>, line 21]: EMI#fun_compile <Object Link4.link4.ln>: importing signal <DEV_ln_din_ack> and assigning it to parameter <link_ack_in>.
  Info [file <l2.cp>, line 21]: EMI#fun_compile <Object Link4.link4.ln>: importing signal <DEV_ln_dout> and assigning it to parameter <link_data_out>.
  Info [file <l2.cp>, line 21]: EMI#fun_compile <Object Link4.link4.ln>: importing signal <DEV_ln_dout_ack> and assigning it to parameter <link_ack_out>.
  Info [file <l2.cp>, line 22]: EMI#fun_compile <Object Link4.link4.ln>: importing signal <select> and assigning it to parameter <link_avail>.
  Analyzing function blocks...
  Analyzing processes...
    Info [file <l2.cp>, line 31]: New process <p1>...
      New process <p1>...
    Info [file <l2.cp>, line 58]: New process <main>...
      New process <main>...
  Analyzing process instructions...
    Info [file <l2.cp>, line 58]: Analyzing instructions of process <p1>...
      Analyzing instructions of process <p1>...
    Info [file <l2.cp>, line 36]: Analyzing instructions of process <main>...
      Analyzing instructions of process <main>...
  Performing program graph transformations and optimization for module <L2>...
    in process <p1>...
      Performing program transformations for process <p1>...
      Performing program transformations for process <p1>...
      Resolving object dependencies for process <p1>...
    in process <main>...
      Performing program transformations for process <main>...
      Performing program transformations for process <main>...
      Resolving object dependencies for process <main>...
  Analyzing toplevel instructions...
  Analyzing architecture module <L2_simu>...
    Importing module <L2>.
    Instantiating module <L2> as component <Lc1>...
    Instantiating module <L2> as component <Lc2>...
  Resolving object dependencies for process <MOD_L2>...
  Default block parameters:  [EXPR=FLAT] [ALU_MIN_N=8] [TEMP=shared]
  Project Parameters: 
  Toplevel symbols: 21
  Processes: 2
  Functions: 0
  Process order: 
  : p1
  : main
  
  +------------------------------- ANALYSIS SUMMARY -------------------------------+
  +--------------------------------------------------------------------------------+
  | DESCRIPTION                   MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  | Default block parameters       [EXPR=FLAT] [ALU_MIN_N=8] [TEMP=shared]         |
  | Project Parameters                                                             |
  | Toplevel symbols              21                                               |
  | Processes                     2                                                |
  | Functions                     0                                                |
  | Process order                                                                  |
  |                               p1                                               |
  |                               main                                             |
  +--------------------------------------------------------------------------------+
  
Performing controll graph analysis for module <L2>...
call_graph_build: process 'p1': start={} stop={} call={} raise={Exit} catch={[Exit]}
call_graph_build: process 'main': start={p1} stop={} call={} raise={} catch={}
call_graph_build: exception register'PRO_p1_EXCEPTION': read={p1} write={p1}
call_graph_build: exception register'PRO_main_EXCEPTION': read={} write={}
  
  +------------------------------ CALL GRAPH SUMMARY ------------------------------+
  +--------------------------------------------------------------------------------+
  | PROCESS                                                                        |
  +--------------------------------------------------------------------------------+
  | p1                                                                             |
  | .. start                                                                       |
  | .. stop                                                                        |
  | .. call                                                                        |
  | .. raise                      Exit                                             |
  | .. catch                      [Exit]                                           |
  | main                                                                           |
  | .. start                      p1                                               |
  | .. stop                                                                        |
  | .. call                                                                        |
  | .. raise                                                                       |
  | .. catch                                                                       |
  | PRO_p1_EXCEPTION                                                               |
  | .. read                       p1                                               |
  | .. write                      p1                                               |
  | PRO_main_EXCEPTION                                                             |
  | .. read                                                                        |
  | .. write                                                                       |
  +--------------------------------------------------------------------------------+
  
Synthesizing module <L2>...
Synthesizing main module <L2>...
  Optimization: [Expression Constant Folder]  [Dead Object Remover]
  Optimizing and pre-scheduling, pass 1...
    Reference Stack Scheduler: Performing expression expansions...
      in process <L2.p1>
        Removed 0 instructions(s).
      in process <L2.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      [L2.MOD_L2]: Removing Signal <L2.select> with 0 reader(s) and 1 writer(s).
      ... in process <main> ...
      ... in process <p1> ...
      [L2.MOD_L2]: Removing Register <L2.PRO_main_EXCEPTION> with 0 reader(s) and 0 writer(s).
      Removed 2 object(s).
    Optimizer: folding constants in expressions...
      in process <L2.p1>
        Removed 0 operand(s).
      in process <L2.main>
        Removed 0 operand(s).
    ... Progress of pass 1: 2.
  Optimizing and pre-scheduling, pass 2...
    Reference Stack Scheduler: Performing expression expansions...
      in process <L2.p1>
        Removed 0 instructions(s).
      in process <L2.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      ... in process <main> ...
      ... in process <p1> ...
      Removed 0 object(s).
    Optimizer: folding constants in expressions...
      in process <L2.p1>
        Removed 0 operand(s).
      in process <L2.main>
        Removed 0 operand(s).
    ... Progress of pass 2: 0.
  
  +----------------------------- OPTIMIZATION SUMMARY -----------------------------+
  +--------------------------------------------------------------------------------+
  | LOCATION                      MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  | [L2.MOD_L2]                   Removing Signal <L2.select> with 0 reader(s) and |
  |                               1 writer(s).                                     |
  | [L2.MOD_L2]                   Removing Register <L2.PRO_main_EXCEPTION> with 0 |
  |                               reader(s) and 0 writer(s).                       |
  +--------------------------------------------------------------------------------+
  
  Extracting features and resources...
  Resolving object guards...
    Found 0 guard(s).
  Resolving RAM blocks...
    Found 0 RAM block(s).
    Performing post-analysis transformations for process <p1>...
    Performing post-analysis transformations for process <p1>...
    Performing post-analysis transformations for process <main>...
    Performing post-analysis transformations for process <main>...
  EMI [Object Link4.link4.ln]: compiling external module interface...
  EMI [Object Link4.link4.ln]: Environment is:
    class(s)=["external"],
    select(i)=[1;0],
    datawidth(i)=[12;8],
    cntwidth(i)=[4],
    portwidth(i)=[8],
    tokenwidth(i)=[4],
    link_data_in(U)=["DEV_ln_din"],
    link_ack_in(U)=["DEV_ln_din_ack"],
    link_data_out(U)=["DEV_ln_dout"],
    link_ack_out(U)=["DEV_ln_dout_ack"],
    link_avail(U)=["select"],
    ARRAY(i)=[0],
    O(s)=["ln"],
    P(s)=["main";"p1";"MOD_L2"],
    P.init(s)=["main"],
    P.start(s)=["main"],
    P.stop(s)=["p1"],
    P.write(s)=["p1"],
    P.read(s)=["p1"],
    P.interface(s)=["MOD_L2"],
    P.select(s)=["MOD_L2"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[100;50],
    simu_res(i)=[5],
    expr_type(s)=["flat"],
    scheduler_type(s)=["default"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]
  Synthesizing process instructions...
    Synthesizing uCode for process <p1>...
    in process <L2.p1>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <p1>...
      Binding MicroCode instructions...
      Extracting ALU for process <p1>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <p1>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <p1>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <p1>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 5 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <p1>...
        19 states created.
      Calculating block frame time estimations for process <p1>...
    Synthesizing uCode for process <main>...
    in process <L2.main>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <main>...
      Binding MicroCode instructions...
      Extracting ALU for process <main>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <main>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <main>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <main>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 0 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <main>...
        5 states created.
      Calculating block frame time estimations for process <main>...
  
  +--------------------------- UCODE SYNTHESIS SUMMARY ----------------------------+
  +--------------------------------------------------------------------------------+
  | LOCATION                      MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  +--------------------------------------------------------------------------------+
  
  Synthesizing VHDL-RTL for module <L2>...
  Creating entity <l2_p1>...
    Synthesizing VHDL-RTL for process <p1>...
    Emitting state list for process <p1>...
    Emitting state machine for process <p1>...
    Port width: 72 bits
  Creating entity <l2_main>...
    Synthesizing VHDL-RTL for process <main>...
    Emitting state list for process <main>...
    Emitting state machine for process <main>...
    Port width: 8 bits
  Creating library <conpro.vhdl>...
  Creating entity <l2.vhdl>...
    Synthesizing VHDL-RTL for toplevel <L2> ...
    Creating global register <PRO_p1_EXCEPTION> [DT_int 8, scheduler=PRIOstat #rd=1 #wr=1]...
    Creating global register <x> [DT_int 12, scheduler=PRIOstat #rd=0 #wr=1]...
    EMI [Object Link4.link4.ln]: compiling process <LINK_ln_IN_PROC_S> ...
    EMI [Object Link4.link4.ln]: compiling process <LINK_ln_IN_PROC_T> ...
    EMI [Object Link4.link4.ln]: compiling process <LINK_ln_IN_PROC_U> ...
    EMI [Object Link4.link4.ln]: compiling process <LINK_ln_IN_PROC_V> ...
    EMI [Object Link4.link4.ln]: compiling process <LINK_ln_OUT_PROC_S> ...
    EMI [Object Link4.link4.ln]: compiling process <LINK_ln_OUT_PROC_T> ...
    EMI [Object Link4.link4.ln]: compiling process <LINK_ln_OUT_PROC_U> ...
    EMI [Object Link4.link4.ln]: compiling process <LINK_ln_OUT_PROC_V> ...
    EMI [Object Link4.link4.ln]: compiling process <LINK_ln_SCHED> ...
    EMI [Object Link4.link4.ln]: compiling process <LINK_ln_SAMPLER1> ...
    EMI [Object Link4.link4.ln]: compiling process <LINK_ln_SAMPLER2> ...
    EMI [Object Link4.link4.ln]: compiling process <LINK_ln_DECODER> ...
    EMI [Object Link4.link4.ln]: compiling process <LINK_ln_ENCODER> ...
    EMI [Object Link4.link4.ln]: compiling #assert section [class(s)=["external"],
    select(i)=[1;0],
    datawidth(i)=[12;8],
    cntwidth(i)=[4],
    portwidth(i)=[8],
    tokenwidth(i)=[4],
    link_data_in(U)=["DEV_ln_din"],
    link_ack_in(U)=["DEV_ln_din_ack"],
    link_data_out(U)=["DEV_ln_dout"],
    link_ack_out(U)=["DEV_ln_dout_ack"],
    link_avail(U)=["select"],
    ARRAY(i)=[0],
    O(s)=["ln"],
    P(s)=["main";"p1";"MOD_L2"],
    P.init(s)=["main"],
    P.start(s)=["main"],
    P.stop(s)=["p1"],
    P.write(s)=["p1"],
    P.read(s)=["p1"],
    P.interface(s)=["MOD_L2"],
    P.select(s)=["MOD_L2"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[100;50],
    simu_res(i)=[5],
    expr_type(s)=["flat"],
    scheduler_type(s)=["default"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]] with 2 conditions...
    Creating global register <xa> [DT_int 8, scheduler=PRIOstat #rd=0 #wr=1]...
  Emitting MicroCode for module L2...
  Emitting object file for module L2...
  Emitting MicroCode for process p1...
  Emitting MicroCode for process main...
  UCI <ucode.uci_out.p1>: emitting MicroCode for process <p1>.
  UCI <ucode.uci_out.main>: emitting MicroCode for process <main>.
  
  +---------------------------- RTL SYNTHESIS SUMMARY -----------------------------+
  +--------------------------------------------------------------------------------+
  | LOCATION                      MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  +--------------------------------------------------------------------------------+
  
Emitting frame time calculations for module <L2>...
Info : Emitting block frame informations in file <l2.ft>...
Emitting toolset <leonardo>...
TDI [Tool leonardo.root]#new_obj: creating object <l2>...
TDI [Tool leonardo.l2]#compile_all: Initializing tool ...
  TDI [Tool leonardo.l2]: found #version 2.06...
  TDI [Tool leonardo.l2]: compiling #parameter section...
    TDI [Tool leonardo.l2]: Parameter <encoding> not found. Using default value.
    TDI [Tool leonardo.l2]: Parameter <simu_period> not found. Using default value.
    TDI [Tool leonardo.l2]: Parameter <clock_edge> not found. Using default value.
    TDI [Tool leonardo.l2]: Parameter <clock_edge> not found. Using default value.
  TDI [Tool leonardo.l2]: compiling #parameter section...
  TDI [Tool leonardo.l2]: compiling function <check>...
  TDI [Tool leonardo.l2]: compiling function <init>...
  TDI [Tool leonardo.l2]: compiling function <finish>...
  TDI [Tool leonardo.l2]: compiling function <do_patc>...
    TDI [Tool leonardo.l2]: Parameter <simu_period> not found. Using default value.
    TDI [Tool leonardo.l2]: Parameter <clock_edge> not found. Using default value.
  TDI [Tool leonardo.l2]: compiling function <do_scram>...
  TDI [Tool leonardo.l2]: compiling function <do_synth>...
    TDI [Tool leonardo.l2]: Parameter <encoding> not found. Using default value.
  TDI [Tool leonardo.l2]: compiling function <do_vst>...
  TDI [Tool leonardo.l2]: compiling function <do_pat>...
  TDI [Tool leonardo.l2]: compiling function <do_asimut>...
  TDI [Tool leonardo.l2]: compiling function <do_xpat>...
  TDI [Tool leonardo.l2]: compiling target <init>...
  TDI [Tool leonardo.l2]: compiling target <vhdl>...
  TDI [Tool leonardo.l2]: compiling target <synth>...
  TDI [Tool leonardo.l2]: compiling target <simu>...
  TDI [Tool leonardo.l2]: compiling target <xpat>...
  TDI [Tool leonardo.l2]: compiling target <patc>...
  TDI [Tool leonardo.l2]: compiling target <pat>...
  TDI [Tool leonardo.l2]: compiling target <vst>...
  TDI [Tool leonardo.l2]: compiling target <asimut>...
TDI [Tool leonardo.l2]#compiler_all: Compiling tool ...
  TDI [Tool leonardo.l2]#emit: Creating build script <l2.leonardo.tool.sh>...
    TDI [Tool leonardo.l2]: Environment is:
      PWD=[$],
      TOP=[$proj],
      VHD2=[$],
      LOG=[($TOP) + (".log")],
      SRCDIR=["."],
      SCRAM=[$],
      clock=["10000000"],
      vhdl=[|"l2",
             "l2_p1",
             "l2_main",
             "conpro"|],
      LEONARDO_TOP=[$],
      MBK_CATA_LIB=[$],
      CLOCK_EDGE_NEG=[$],
      CLOCK_EDGE=[get_opt()],
      clock_level=["1"],
      simu_res=["5"],
      VHDL=[|$|],
      SXLIB_COMP=[$],
      CELLS=[$],
      DUP=["tee"],
      RESET_STATE=[get_opt()],
      LIBRARY=["sxlib"],
      SIM_CYCLES=[get_opt()],
      period=["100"],
      PATH=[$],
      ENCODING=[get_opt()],
      DESIGN=[$proj],
      port=[|"x_RD:out:std_logic_vector:11 downto 0",
             "xa_RD:out:std_logic_vector:7 downto 0",
             "DEV_ln_din:in:std_logic_vector:7 downto 0",
             "DEV_ln_din_ack:out:std_logic",
             "DEV_ln_dout:out:std_logic_vector:7 downto 0",
             "DEV_ln_dout_ack:in:std_logic",
             "CLK:in:std_logic",
             "RESET:in:std_logic"|],
      ALLIANCE_TOP=[$],
      RESET_STATE_NEG=[$],
      EXEMPLAR=[$],
      reset_level=["1"],
      SPECTRUM=[$],
      proj=["l2"],
      res=[$],
      OBJDIR=["obj"],
      BIN=[$],
      SIM_PERIOD=[get_opt()],
      SIM_RES=[get_opt()],
      simu_cycles=["100"]
Emitting architecture module <L2_simu>...
  Found 3 component(s) and 2 imported module instantiation(s).
  Creating entity <l2_simu.vhdl>...
  Creating entity <l_connect> [found partial interconnect 4 < 8]...
  Keeping existing l_connect.vhdl, creating l_connect_1.vhdl instead.
Emitting toolset <leonardo>...
Analyzing VHDL hierarchy in </home/sbosse/proj/conpro2/test/link4/out/l_connect.vhdl>...
Analyzing VHDL hierarchy in </home/sbosse/proj/conpro2/test/link4/out/l2.vhdl>...
Warning: leonardo: can't recognize component in VHDL file </home/sbosse/proj/conpro2/test/link4/out/l2.vhdl>. Expectzed syntax: XXX component <compname> XXXX.
Warning: leonardo: can't recognize component in VHDL file </home/sbosse/proj/conpro2/test/link4/out/l2.vhdl>. Expectzed syntax: XXX component <compname> XXXX.
Analyzing VHDL hierarchy in </home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl>...
Warning: leonardo: can't recognize component in VHDL file </home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl>. Expectzed syntax: XXX component <compname> XXXX.
Analyzing VHDL hierarchy in </home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl>...
Warning: leonardo: can't recognize component in VHDL file </home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl>. Expectzed syntax: XXX component <compname> XXXX.
Analyzing VHDL hierarchy in </home/sbosse/proj/conpro2/test/link4/out/l2.vhdl>...
Warning: leonardo: can't recognize component in VHDL file </home/sbosse/proj/conpro2/test/link4/out/l2.vhdl>. Expectzed syntax: XXX component <compname> XXXX.
Warning: leonardo: can't recognize component in VHDL file </home/sbosse/proj/conpro2/test/link4/out/l2.vhdl>. Expectzed syntax: XXX component <compname> XXXX.
Analyzing VHDL hierarchy in </home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl>...
Warning: leonardo: can't recognize component in VHDL file </home/sbosse/proj/conpro2/test/link4/out/l2_p1.vhdl>. Expectzed syntax: XXX component <compname> XXXX.
Analyzing VHDL hierarchy in </home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl>...
Warning: leonardo: can't recognize component in VHDL file </home/sbosse/proj/conpro2/test/link4/out/l2_main.vhdl>. Expectzed syntax: XXX component <compname> XXXX.
TDI [Tool leonardo.root]#new_obj: creating object <l2_simu>...
TDI [Tool leonardo.l2_simu]#compile_all: Initializing tool ...
  TDI [Tool leonardo.l2_simu]: found #version 2.06...
  TDI [Tool leonardo.l2_simu]: compiling #parameter section...
    TDI [Tool leonardo.l2_simu]: Parameter <encoding> not found. Using default value.
    TDI [Tool leonardo.l2_simu]: Parameter <simu_period> not found. Using default value.
    TDI [Tool leonardo.l2_simu]: Parameter <clock_edge> not found. Using default value.
    TDI [Tool leonardo.l2_simu]: Parameter <clock_edge> not found. Using default value.
  TDI [Tool leonardo.l2_simu]: compiling #parameter section...
  TDI [Tool leonardo.l2_simu]: compiling function <check>...
  TDI [Tool leonardo.l2_simu]: compiling function <init>...
  TDI [Tool leonardo.l2_simu]: compiling function <finish>...
  TDI [Tool leonardo.l2_simu]: compiling function <do_patc>...
    TDI [Tool leonardo.l2_simu]: Parameter <simu_period> not found. Using default value.
    TDI [Tool leonardo.l2_simu]: Parameter <clock_edge> not found. Using default value.
  TDI [Tool leonardo.l2_simu]: compiling function <do_scram>...
  TDI [Tool leonardo.l2_simu]: compiling function <do_synth>...
    TDI [Tool leonardo.l2_simu]: Parameter <encoding> not found. Using default value.
  TDI [Tool leonardo.l2_simu]: compiling function <do_vst>...
  TDI [Tool leonardo.l2_simu]: compiling function <do_pat>...
  TDI [Tool leonardo.l2_simu]: compiling function <do_asimut>...
  TDI [Tool leonardo.l2_simu]: compiling function <do_xpat>...
  TDI [Tool leonardo.l2_simu]: compiling target <init>...
  TDI [Tool leonardo.l2_simu]: compiling target <vhdl>...
  TDI [Tool leonardo.l2_simu]: compiling target <synth>...
  TDI [Tool leonardo.l2_simu]: compiling target <simu>...
  TDI [Tool leonardo.l2_simu]: compiling target <xpat>...
  TDI [Tool leonardo.l2_simu]: compiling target <patc>...
  TDI [Tool leonardo.l2_simu]: compiling target <pat>...
  TDI [Tool leonardo.l2_simu]: compiling target <vst>...
  TDI [Tool leonardo.l2_simu]: compiling target <asimut>...
TDI [Tool leonardo.l2_simu]#compiler_all: Compiling tool ...
  TDI [Tool leonardo.l2_simu]#emit: Creating build script <l2_simu.leonardo.tool.sh>...
    TDI [Tool leonardo.l2_simu]: Environment is:
      PWD=[$],
      TOP=[$proj],
      VHD2=[$],
      LOG=[($TOP) + (".log")],
      SRCDIR=["."],
      SCRAM=[$],
      clock=["10000000"],
      vhdl=[|"l2_simu",
             "/home/sbosse/proj/conpro2/test/link4/out/l_connect",
             "/home/sbosse/proj/conpro2/test/link4/out/l2",
             "/home/sbosse/proj/conpro2/test/link4/out/l2_p1",
             "/home/sbosse/proj/conpro2/test/link4/out/l2_main",
             "conpro"|],
      LEONARDO_TOP=[$],
      MBK_CATA_LIB=[$],
      CLOCK_EDGE_NEG=[$],
      CLOCK_EDGE=[get_opt()],
      clock_level=["1"],
      simu_res=["5"],
      VHDL=[|$|],
      SXLIB_COMP=[$],
      CELLS=[$],
      DUP=["tee"],
      RESET_STATE=[get_opt()],
      LIBRARY=["sxlib"],
      SIM_CYCLES=[get_opt()],
      period=["100"],
      PATH=[$],
      ENCODING=[get_opt()],
      DESIGN=[$proj],
      port=[|"Lc2_x_RD:out:std_logic_vector:11 downto 0",
             "Lc2_xa_RD:out:std_logic_vector:7 downto 0",
             "Lc1_x_RD:out:std_logic_vector:11 downto 0",
             "Lc1_xa_RD:out:std_logic_vector:7 downto 0",
             "CLK:in:std_logic",
             "RESET:in:std_logic"|],
      ALLIANCE_TOP=[$],
      RESET_STATE_NEG=[$],
      EXEMPLAR=[$],
      reset_level=["1"],
      SPECTRUM=[$],
      proj=["l2_simu"],
      res=[$],
      OBJDIR=["obj"],
      BIN=[$],
      SIM_PERIOD=[get_opt()],
      SIM_RES=[get_opt()],
      simu_cycles=["100"]
Total CPU time consumed: 2.3 seconds.
Total time elapsed: 3.0 seconds.
  
  +------------------------ SYNTHESIS RESULT SUMMARY -------------------------+
  +---------------------------------------------------------------------------+
  | DESCRIPTION                                  VALUE                        |
  +---------------------------------------------------------------------------+
  | arithmetic unit                              8                            |
  |  -> adder                                    (4)                          |
  |  -> comparator                               (4)                          |
  | object                                       1                            |
  |  -> link4                                    (1)                          |
  | process                                      2                            |
  | process.main                                                              |
  |  -> port-width [bit]                         8                            |
  |  -> states                                   5                            |
  | process.p1                                                                |
  |  -> port-width [bit]                         72                           |
  |  -> register                                 3                            |
  |  -> states                                   19                           |
  | register-local                               3                            |
  |  -> signed(4 downto 0)                       (1)                          |
  |  -> std_logic                                (1)                          |
  |  -> std_logic_vector(11 downto 0)            (1)                          |
  | register-shared                              3                            |
  |  -> signed(11 downto 0)                      (1)                          |
  |  -> signed(7 downto 0)                       (2)                          |
  | synthesis time [sec]                         3                            |
  +---------------------------------------------------------------------------+
  
