INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mateusz/Downloads/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab3/MP_lab3_state_machine/state_machine.srcs/sim_1/new/tb_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-311] analyzing module load_file
INFO: [VRFC 10-311] analyzing module save_file
INFO: [VRFC 10-311] analyzing module tb_state_machine
