![1668582796359](https://user-images.githubusercontent.com/63440757/202111057-70552cb3-3a4c-4c01-9b78-1fb32d15d972.png)

```
vcs [compile_options] Verilog_files
simv [run_options]
```

![1668582821354](https://user-images.githubusercontent.com/63440757/202111139-250c8377-f478-45e6-9375-2f0fb34ad625.png)

```
vlogan [vlogan_options] file1.v file2.v
vcs [elaboration_options] design_unit
simv [run_options]
```

