// Seed: 1214669683
module module_0;
  reg id_0;
  always @* begin
    #((id_0 || 1));
    if (1'h0 && id_0) begin
      id_0 <= 1;
    end
  end
  logic id_1;
endmodule
module module_1 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3
);
  always @(posedge id_1[(|(1))]) begin
    id_3 <= id_2 > 1;
    id_3 <= 1'b0;
    id_3 <= id_2;
  end
endmodule
