{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556863702458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556863702459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  3 11:38:22 2019 " "Processing started: Fri May  3 11:38:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556863702459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863702459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off compression -c compression " "Command: quartus_map --read_settings_files=on --write_settings_files=off compression -c compression" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863702459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556863702650 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556863702650 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "nios_handler.v(100) " "Verilog HDL Module Instantiation warning at nios_handler.v(100): ignored dangling comma in List of Port Connections" {  } { { "nios_handler.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 100 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556863710678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_handler " "Found entity 1: nios_handler" {  } { { "nios_handler.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 compression_sysid_qsys " "Found entity 1: compression_sysid_qsys" {  } { { "compression/synthesis/submodules/compression_sysid_qsys.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file compression/synthesis/submodules/compression_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 compression_sdram_controller_input_efifo_module " "Found entity 1: compression_sdram_controller_input_efifo_module" {  } { { "compression/synthesis/submodules/compression_sdram_controller.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710682 ""} { "Info" "ISGN_ENTITY_NAME" "2 compression_sdram_controller " "Found entity 2: compression_sdram_controller" {  } { { "compression/synthesis/submodules/compression_sdram_controller.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 compression_onchip_memory2_0 " "Found entity 1: compression_onchip_memory2_0" {  } { { "compression/synthesis/submodules/compression_onchip_memory2_0.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compression_mm_interconnect_0_rsp_mux_001 " "Found entity 1: compression_mm_interconnect_0_rsp_mux_001" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compression_mm_interconnect_0_rsp_mux " "Found entity 1: compression_mm_interconnect_0_rsp_mux" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compression_mm_interconnect_0_rsp_demux_003 " "Found entity 1: compression_mm_interconnect_0_rsp_demux_003" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compression_mm_interconnect_0_rsp_demux " "Found entity 1: compression_mm_interconnect_0_rsp_demux" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel compression_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at compression_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_router_005.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556863710687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel compression_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at compression_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_router_005.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556863710687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file compression/synthesis/submodules/compression_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compression_mm_interconnect_0_router_005_default_decode " "Found entity 1: compression_mm_interconnect_0_router_005_default_decode" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_router_005.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710688 ""} { "Info" "ISGN_ENTITY_NAME" "2 compression_mm_interconnect_0_router_005 " "Found entity 2: compression_mm_interconnect_0_router_005" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_router_005.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel compression_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at compression_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_router_002.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556863710688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel compression_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at compression_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_router_002.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556863710688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file compression/synthesis/submodules/compression_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compression_mm_interconnect_0_router_002_default_decode " "Found entity 1: compression_mm_interconnect_0_router_002_default_decode" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_router_002.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710688 ""} { "Info" "ISGN_ENTITY_NAME" "2 compression_mm_interconnect_0_router_002 " "Found entity 2: compression_mm_interconnect_0_router_002" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_router_002.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel compression_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at compression_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_router_001.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556863710689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel compression_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at compression_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_router_001.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556863710689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file compression/synthesis/submodules/compression_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compression_mm_interconnect_0_router_001_default_decode " "Found entity 1: compression_mm_interconnect_0_router_001_default_decode" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_router_001.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710689 ""} { "Info" "ISGN_ENTITY_NAME" "2 compression_mm_interconnect_0_router_001 " "Found entity 2: compression_mm_interconnect_0_router_001" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_router_001.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel compression_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at compression_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_router.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556863710690 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel compression_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at compression_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_router.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556863710690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file compression/synthesis/submodules/compression_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compression_mm_interconnect_0_router_default_decode " "Found entity 1: compression_mm_interconnect_0_router_default_decode" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_router.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710690 ""} { "Info" "ISGN_ENTITY_NAME" "2 compression_mm_interconnect_0_router " "Found entity 2: compression_mm_interconnect_0_router" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_router.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compression_mm_interconnect_0_cmd_mux_003 " "Found entity 1: compression_mm_interconnect_0_cmd_mux_003" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compression_mm_interconnect_0_cmd_mux " "Found entity 1: compression_mm_interconnect_0_cmd_mux" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compression_mm_interconnect_0_cmd_demux_001 " "Found entity 1: compression_mm_interconnect_0_cmd_demux_001" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compression_mm_interconnect_0_cmd_demux " "Found entity 1: compression_mm_interconnect_0_cmd_demux" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compression_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: compression_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 compression_mm_interconnect_0_avalon_st_adapter " "Found entity 1: compression_mm_interconnect_0_avalon_st_adapter" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 compression_mm_interconnect_0 " "Found entity 1: compression_mm_interconnect_0" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_LIne2_2.v 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_LIne2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 compression_LIne2_2 " "Found entity 1: compression_LIne2_2" {  } { { "compression/synthesis/submodules/compression_LIne2_2.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_LIne2_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 compression_leds " "Found entity 1: compression_leds" {  } { { "compression/synthesis/submodules/compression_leds.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file compression/synthesis/submodules/compression_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 compression_jtag_uart_sim_scfifo_w " "Found entity 1: compression_jtag_uart_sim_scfifo_w" {  } { { "compression/synthesis/submodules/compression_jtag_uart.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710712 ""} { "Info" "ISGN_ENTITY_NAME" "2 compression_jtag_uart_scfifo_w " "Found entity 2: compression_jtag_uart_scfifo_w" {  } { { "compression/synthesis/submodules/compression_jtag_uart.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710712 ""} { "Info" "ISGN_ENTITY_NAME" "3 compression_jtag_uart_sim_scfifo_r " "Found entity 3: compression_jtag_uart_sim_scfifo_r" {  } { { "compression/synthesis/submodules/compression_jtag_uart.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710712 ""} { "Info" "ISGN_ENTITY_NAME" "4 compression_jtag_uart_scfifo_r " "Found entity 4: compression_jtag_uart_scfifo_r" {  } { { "compression/synthesis/submodules/compression_jtag_uart.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710712 ""} { "Info" "ISGN_ENTITY_NAME" "5 compression_jtag_uart " "Found entity 5: compression_jtag_uart" {  } { { "compression/synthesis/submodules/compression_jtag_uart.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compression_irq_mapper " "Found entity 1: compression_irq_mapper" {  } { { "compression/synthesis/submodules/compression_irq_mapper.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 compression_cpu_cpu_test_bench " "Found entity 1: compression_cpu_cpu_test_bench" {  } { { "compression/synthesis/submodules/compression_cpu_cpu_test_bench.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 compression_cpu_cpu_debug_slave_wrapper " "Found entity 1: compression_cpu_cpu_debug_slave_wrapper" {  } { { "compression/synthesis/submodules/compression_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 compression_cpu_cpu_debug_slave_tck " "Found entity 1: compression_cpu_cpu_debug_slave_tck" {  } { { "compression/synthesis/submodules/compression_cpu_cpu_debug_slave_tck.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 compression_cpu_cpu_debug_slave_sysclk " "Found entity 1: compression_cpu_cpu_debug_slave_sysclk" {  } { { "compression/synthesis/submodules/compression_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file compression/synthesis/submodules/compression_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 compression_cpu_cpu_register_bank_a_module " "Found entity 1: compression_cpu_cpu_register_bank_a_module" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""} { "Info" "ISGN_ENTITY_NAME" "2 compression_cpu_cpu_register_bank_b_module " "Found entity 2: compression_cpu_cpu_register_bank_b_module" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""} { "Info" "ISGN_ENTITY_NAME" "3 compression_cpu_cpu_nios2_oci_debug " "Found entity 3: compression_cpu_cpu_nios2_oci_debug" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""} { "Info" "ISGN_ENTITY_NAME" "4 compression_cpu_cpu_nios2_oci_break " "Found entity 4: compression_cpu_cpu_nios2_oci_break" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""} { "Info" "ISGN_ENTITY_NAME" "5 compression_cpu_cpu_nios2_oci_xbrk " "Found entity 5: compression_cpu_cpu_nios2_oci_xbrk" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""} { "Info" "ISGN_ENTITY_NAME" "6 compression_cpu_cpu_nios2_oci_dbrk " "Found entity 6: compression_cpu_cpu_nios2_oci_dbrk" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""} { "Info" "ISGN_ENTITY_NAME" "7 compression_cpu_cpu_nios2_oci_itrace " "Found entity 7: compression_cpu_cpu_nios2_oci_itrace" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""} { "Info" "ISGN_ENTITY_NAME" "8 compression_cpu_cpu_nios2_oci_td_mode " "Found entity 8: compression_cpu_cpu_nios2_oci_td_mode" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""} { "Info" "ISGN_ENTITY_NAME" "9 compression_cpu_cpu_nios2_oci_dtrace " "Found entity 9: compression_cpu_cpu_nios2_oci_dtrace" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""} { "Info" "ISGN_ENTITY_NAME" "10 compression_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: compression_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""} { "Info" "ISGN_ENTITY_NAME" "11 compression_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: compression_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""} { "Info" "ISGN_ENTITY_NAME" "12 compression_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: compression_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""} { "Info" "ISGN_ENTITY_NAME" "13 compression_cpu_cpu_nios2_oci_fifo " "Found entity 13: compression_cpu_cpu_nios2_oci_fifo" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""} { "Info" "ISGN_ENTITY_NAME" "14 compression_cpu_cpu_nios2_oci_pib " "Found entity 14: compression_cpu_cpu_nios2_oci_pib" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""} { "Info" "ISGN_ENTITY_NAME" "15 compression_cpu_cpu_nios2_oci_im " "Found entity 15: compression_cpu_cpu_nios2_oci_im" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""} { "Info" "ISGN_ENTITY_NAME" "16 compression_cpu_cpu_nios2_performance_monitors " "Found entity 16: compression_cpu_cpu_nios2_performance_monitors" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""} { "Info" "ISGN_ENTITY_NAME" "17 compression_cpu_cpu_nios2_avalon_reg " "Found entity 17: compression_cpu_cpu_nios2_avalon_reg" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""} { "Info" "ISGN_ENTITY_NAME" "18 compression_cpu_cpu_ociram_sp_ram_module " "Found entity 18: compression_cpu_cpu_ociram_sp_ram_module" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""} { "Info" "ISGN_ENTITY_NAME" "19 compression_cpu_cpu_nios2_ocimem " "Found entity 19: compression_cpu_cpu_nios2_ocimem" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""} { "Info" "ISGN_ENTITY_NAME" "20 compression_cpu_cpu_nios2_oci " "Found entity 20: compression_cpu_cpu_nios2_oci" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""} { "Info" "ISGN_ENTITY_NAME" "21 compression_cpu_cpu " "Found entity 21: compression_cpu_cpu" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/compression_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 compression_cpu " "Found entity 1: compression_cpu" {  } { { "compression/synthesis/submodules/compression_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/compression_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file compression/synthesis/submodules/compression_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 compression_altpll_0_dffpipe_l2c " "Found entity 1: compression_altpll_0_dffpipe_l2c" {  } { { "compression/synthesis/submodules/compression_altpll_0.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710728 ""} { "Info" "ISGN_ENTITY_NAME" "2 compression_altpll_0_stdsync_sv6 " "Found entity 2: compression_altpll_0_stdsync_sv6" {  } { { "compression/synthesis/submodules/compression_altpll_0.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710728 ""} { "Info" "ISGN_ENTITY_NAME" "3 compression_altpll_0_altpll_l342 " "Found entity 3: compression_altpll_0_altpll_l342" {  } { { "compression/synthesis/submodules/compression_altpll_0.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_altpll_0.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710728 ""} { "Info" "ISGN_ENTITY_NAME" "4 compression_altpll_0 " "Found entity 4: compression_altpll_0" {  } { { "compression/synthesis/submodules/compression_altpll_0.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_altpll_0.v" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "compression/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "compression/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "compression/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "compression/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "compression/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "compression/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "compression/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file compression/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "compression/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710737 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "compression/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "compression/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compression/synthesis/compression.v 1 1 " "Found 1 design units, including 1 entities, in source file compression/synthesis/compression.v" { { "Info" "ISGN_ENTITY_NAME" "1 compression " "Found entity 1: compression" {  } { { "compression/synthesis/compression.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/compression.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863710740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863710740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line1_1_out nios_handler.v(69) " "Verilog HDL Implicit Net warning at nios_handler.v(69): created implicit net for \"Line1_1_out\"" {  } { { "nios_handler.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line1_2_out nios_handler.v(71) " "Verilog HDL Implicit Net warning at nios_handler.v(71): created implicit net for \"Line1_2_out\"" {  } { { "nios_handler.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line2_1_out nios_handler.v(73) " "Verilog HDL Implicit Net warning at nios_handler.v(73): created implicit net for \"Line2_1_out\"" {  } { { "nios_handler.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line2_2_out nios_handler.v(75) " "Verilog HDL Implicit Net warning at nios_handler.v(75): created implicit net for \"Line2_2_out\"" {  } { { "nios_handler.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line3_1_out nios_handler.v(77) " "Verilog HDL Implicit Net warning at nios_handler.v(77): created implicit net for \"Line3_1_out\"" {  } { { "nios_handler.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line3_2_out nios_handler.v(79) " "Verilog HDL Implicit Net warning at nios_handler.v(79): created implicit net for \"Line3_2_out\"" {  } { { "nios_handler.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line4_1_out nios_handler.v(81) " "Verilog HDL Implicit Net warning at nios_handler.v(81): created implicit net for \"Line4_1_out\"" {  } { { "nios_handler.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line4_2_out nios_handler.v(83) " "Verilog HDL Implicit Net warning at nios_handler.v(83): created implicit net for \"Line4_2_out\"" {  } { { "nios_handler.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line5_1_out nios_handler.v(85) " "Verilog HDL Implicit Net warning at nios_handler.v(85): created implicit net for \"Line5_1_out\"" {  } { { "nios_handler.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line5_2_out nios_handler.v(87) " "Verilog HDL Implicit Net warning at nios_handler.v(87): created implicit net for \"Line5_2_out\"" {  } { { "nios_handler.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line6_1_out nios_handler.v(89) " "Verilog HDL Implicit Net warning at nios_handler.v(89): created implicit net for \"Line6_1_out\"" {  } { { "nios_handler.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line6_2_out nios_handler.v(91) " "Verilog HDL Implicit Net warning at nios_handler.v(91): created implicit net for \"Line6_2_out\"" {  } { { "nios_handler.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line7_1_out nios_handler.v(93) " "Verilog HDL Implicit Net warning at nios_handler.v(93): created implicit net for \"Line7_1_out\"" {  } { { "nios_handler.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line7_2_out nios_handler.v(95) " "Verilog HDL Implicit Net warning at nios_handler.v(95): created implicit net for \"Line7_2_out\"" {  } { { "nios_handler.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line8_1_out nios_handler.v(97) " "Verilog HDL Implicit Net warning at nios_handler.v(97): created implicit net for \"Line8_1_out\"" {  } { { "nios_handler.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line8_2_out nios_handler.v(99) " "Verilog HDL Implicit Net warning at nios_handler.v(99): created implicit net for \"Line8_2_out\"" {  } { { "nios_handler.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710741 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "compression_sdram_controller.v(318) " "Verilog HDL or VHDL warning at compression_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "compression/synthesis/submodules/compression_sdram_controller.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1556863710755 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "compression_sdram_controller.v(328) " "Verilog HDL or VHDL warning at compression_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "compression/synthesis/submodules/compression_sdram_controller.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1556863710755 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "compression_sdram_controller.v(338) " "Verilog HDL or VHDL warning at compression_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "compression/synthesis/submodules/compression_sdram_controller.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1556863710755 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "compression_sdram_controller.v(682) " "Verilog HDL or VHDL warning at compression_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "compression/synthesis/submodules/compression_sdram_controller.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1556863710756 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios_handler " "Elaborating entity \"nios_handler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556863710819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression compression:u0 " "Elaborating entity \"compression\" for hierarchy \"compression:u0\"" {  } { { "nios_handler.v" "u0" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_LIne2_2 compression:u0\|compression_LIne2_2:line2_2 " "Elaborating entity \"compression_LIne2_2\" for hierarchy \"compression:u0\|compression_LIne2_2:line2_2\"" {  } { { "compression/synthesis/compression.v" "line2_2" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/compression.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_altpll_0 compression:u0\|compression_altpll_0:altpll_0 " "Elaborating entity \"compression_altpll_0\" for hierarchy \"compression:u0\|compression_altpll_0:altpll_0\"" {  } { { "compression/synthesis/compression.v" "altpll_0" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/compression.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_altpll_0_stdsync_sv6 compression:u0\|compression_altpll_0:altpll_0\|compression_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"compression_altpll_0_stdsync_sv6\" for hierarchy \"compression:u0\|compression_altpll_0:altpll_0\|compression_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "compression/synthesis/submodules/compression_altpll_0.v" "stdsync2" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_altpll_0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_altpll_0_dffpipe_l2c compression:u0\|compression_altpll_0:altpll_0\|compression_altpll_0_stdsync_sv6:stdsync2\|compression_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"compression_altpll_0_dffpipe_l2c\" for hierarchy \"compression:u0\|compression_altpll_0:altpll_0\|compression_altpll_0_stdsync_sv6:stdsync2\|compression_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "compression/synthesis/submodules/compression_altpll_0.v" "dffpipe3" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_altpll_0_altpll_l342 compression:u0\|compression_altpll_0:altpll_0\|compression_altpll_0_altpll_l342:sd1 " "Elaborating entity \"compression_altpll_0_altpll_l342\" for hierarchy \"compression:u0\|compression_altpll_0:altpll_0\|compression_altpll_0_altpll_l342:sd1\"" {  } { { "compression/synthesis/submodules/compression_altpll_0.v" "sd1" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_altpll_0.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu compression:u0\|compression_cpu:cpu " "Elaborating entity \"compression_cpu\" for hierarchy \"compression:u0\|compression_cpu:cpu\"" {  } { { "compression/synthesis/compression.v" "cpu" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/compression.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu " "Elaborating entity \"compression_cpu_cpu\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\"" {  } { { "compression/synthesis/submodules/compression_cpu.v" "cpu" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863710935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_test_bench compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_test_bench:the_compression_cpu_cpu_test_bench " "Elaborating entity \"compression_cpu_cpu_test_bench\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_test_bench:the_compression_cpu_cpu_test_bench\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "the_compression_cpu_cpu_test_bench" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_register_bank_a_module compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_register_bank_a_module:compression_cpu_cpu_register_bank_a " "Elaborating entity \"compression_cpu_cpu_register_bank_a_module\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_register_bank_a_module:compression_cpu_cpu_register_bank_a\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "compression_cpu_cpu_register_bank_a" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_register_bank_a_module:compression_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_register_bank_a_module:compression_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "the_altsyncram" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_register_bank_a_module:compression_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_register_bank_a_module:compression_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_register_bank_a_module:compression_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_register_bank_a_module:compression_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711075 ""}  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556863711075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qc1 " "Found entity 1: altsyncram_0qc1" {  } { { "db/altsyncram_0qc1.tdf" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/altsyncram_0qc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863711109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863711109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0qc1 compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_register_bank_a_module:compression_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0qc1:auto_generated " "Elaborating entity \"altsyncram_0qc1\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_register_bank_a_module:compression_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0qc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/simmu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_register_bank_b_module compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_register_bank_b_module:compression_cpu_cpu_register_bank_b " "Elaborating entity \"compression_cpu_cpu_register_bank_b_module\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_register_bank_b_module:compression_cpu_cpu_register_bank_b\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "compression_cpu_cpu_register_bank_b" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_nios2_oci compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci " "Elaborating entity \"compression_cpu_cpu_nios2_oci\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "the_compression_cpu_cpu_nios2_oci" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_nios2_oci_debug compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_debug:the_compression_cpu_cpu_nios2_oci_debug " "Elaborating entity \"compression_cpu_cpu_nios2_oci_debug\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_debug:the_compression_cpu_cpu_nios2_oci_debug\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "the_compression_cpu_cpu_nios2_oci_debug" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_debug:the_compression_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_debug:the_compression_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_debug:the_compression_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_debug:the_compression_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_debug:the_compression_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_debug:the_compression_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711161 ""}  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556863711161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_nios2_oci_break compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_break:the_compression_cpu_cpu_nios2_oci_break " "Elaborating entity \"compression_cpu_cpu_nios2_oci_break\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_break:the_compression_cpu_cpu_nios2_oci_break\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "the_compression_cpu_cpu_nios2_oci_break" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_nios2_oci_xbrk compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_xbrk:the_compression_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"compression_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_xbrk:the_compression_cpu_cpu_nios2_oci_xbrk\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "the_compression_cpu_cpu_nios2_oci_xbrk" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_nios2_oci_dbrk compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_dbrk:the_compression_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"compression_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_dbrk:the_compression_cpu_cpu_nios2_oci_dbrk\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "the_compression_cpu_cpu_nios2_oci_dbrk" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_nios2_oci_itrace compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_itrace:the_compression_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"compression_cpu_cpu_nios2_oci_itrace\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_itrace:the_compression_cpu_cpu_nios2_oci_itrace\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "the_compression_cpu_cpu_nios2_oci_itrace" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_nios2_oci_dtrace compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_dtrace:the_compression_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"compression_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_dtrace:the_compression_cpu_cpu_nios2_oci_dtrace\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "the_compression_cpu_cpu_nios2_oci_dtrace" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_nios2_oci_td_mode compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_dtrace:the_compression_cpu_cpu_nios2_oci_dtrace\|compression_cpu_cpu_nios2_oci_td_mode:compression_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"compression_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_dtrace:the_compression_cpu_cpu_nios2_oci_dtrace\|compression_cpu_cpu_nios2_oci_td_mode:compression_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "compression_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_nios2_oci_fifo compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_fifo:the_compression_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"compression_cpu_cpu_nios2_oci_fifo\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_fifo:the_compression_cpu_cpu_nios2_oci_fifo\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "the_compression_cpu_cpu_nios2_oci_fifo" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_nios2_oci_compute_input_tm_cnt compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_fifo:the_compression_cpu_cpu_nios2_oci_fifo\|compression_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_compression_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"compression_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_fifo:the_compression_cpu_cpu_nios2_oci_fifo\|compression_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_compression_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "the_compression_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_nios2_oci_fifo_wrptr_inc compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_fifo:the_compression_cpu_cpu_nios2_oci_fifo\|compression_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_compression_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"compression_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_fifo:the_compression_cpu_cpu_nios2_oci_fifo\|compression_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_compression_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "the_compression_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_nios2_oci_fifo_cnt_inc compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_fifo:the_compression_cpu_cpu_nios2_oci_fifo\|compression_cpu_cpu_nios2_oci_fifo_cnt_inc:the_compression_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"compression_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_fifo:the_compression_cpu_cpu_nios2_oci_fifo\|compression_cpu_cpu_nios2_oci_fifo_cnt_inc:the_compression_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "the_compression_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_nios2_oci_pib compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_pib:the_compression_cpu_cpu_nios2_oci_pib " "Elaborating entity \"compression_cpu_cpu_nios2_oci_pib\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_pib:the_compression_cpu_cpu_nios2_oci_pib\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "the_compression_cpu_cpu_nios2_oci_pib" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_nios2_oci_im compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_im:the_compression_cpu_cpu_nios2_oci_im " "Elaborating entity \"compression_cpu_cpu_nios2_oci_im\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_oci_im:the_compression_cpu_cpu_nios2_oci_im\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "the_compression_cpu_cpu_nios2_oci_im" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_nios2_avalon_reg compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_avalon_reg:the_compression_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"compression_cpu_cpu_nios2_avalon_reg\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_avalon_reg:the_compression_cpu_cpu_nios2_avalon_reg\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "the_compression_cpu_cpu_nios2_avalon_reg" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_nios2_ocimem compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_ocimem:the_compression_cpu_cpu_nios2_ocimem " "Elaborating entity \"compression_cpu_cpu_nios2_ocimem\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_ocimem:the_compression_cpu_cpu_nios2_ocimem\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "the_compression_cpu_cpu_nios2_ocimem" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_ociram_sp_ram_module compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_ocimem:the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram_module:compression_cpu_cpu_ociram_sp_ram " "Elaborating entity \"compression_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_ocimem:the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram_module:compression_cpu_cpu_ociram_sp_ram\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "compression_cpu_cpu_ociram_sp_ram" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_ocimem:the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram_module:compression_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_ocimem:the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram_module:compression_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "the_altsyncram" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_ocimem:the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram_module:compression_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_ocimem:the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram_module:compression_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_ocimem:the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram_module:compression_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_ocimem:the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram_module:compression_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711361 ""}  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556863711361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4g71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4g71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4g71 " "Found entity 1: altsyncram_4g71" {  } { { "db/altsyncram_4g71.tdf" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/altsyncram_4g71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863711392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863711392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4g71 compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_ocimem:the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram_module:compression_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4g71:auto_generated " "Elaborating entity \"altsyncram_4g71\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_nios2_ocimem:the_compression_cpu_cpu_nios2_ocimem\|compression_cpu_cpu_ociram_sp_ram_module:compression_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4g71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/simmu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_debug_slave_wrapper compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"compression_cpu_cpu_debug_slave_wrapper\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu.v" "the_compression_cpu_cpu_debug_slave_wrapper" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_debug_slave_tck compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\|compression_cpu_cpu_debug_slave_tck:the_compression_cpu_cpu_debug_slave_tck " "Elaborating entity \"compression_cpu_cpu_debug_slave_tck\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\|compression_cpu_cpu_debug_slave_tck:the_compression_cpu_cpu_debug_slave_tck\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu_debug_slave_wrapper.v" "the_compression_cpu_cpu_debug_slave_tck" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_cpu_cpu_debug_slave_sysclk compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\|compression_cpu_cpu_debug_slave_sysclk:the_compression_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"compression_cpu_cpu_debug_slave_sysclk\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\|compression_cpu_cpu_debug_slave_sysclk:the_compression_cpu_cpu_debug_slave_sysclk\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu_debug_slave_wrapper.v" "the_compression_cpu_cpu_debug_slave_sysclk" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compression_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compression_cpu_cpu_debug_slave_phy\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu_debug_slave_wrapper.v" "compression_cpu_cpu_debug_slave_phy" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compression_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compression_cpu_cpu_debug_slave_phy\"" {  } { { "compression/synthesis/submodules/compression_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compression_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compression_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863711484 ""}  } { { "compression/synthesis/submodules/compression_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556863711484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compression_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compression_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/simmu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711484 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compression_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compression_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compression_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compression_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/simmu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "compression/synthesis/submodules/compression_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compression_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compression_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/simmu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863711891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compression_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"compression:u0\|compression_cpu:cpu\|compression_cpu_cpu:cpu\|compression_cpu_cpu_nios2_oci:the_compression_cpu_cpu_nios2_oci\|compression_cpu_cpu_debug_slave_wrapper:the_compression_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:compression_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/simmu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_jtag_uart compression:u0\|compression_jtag_uart:jtag_uart " "Elaborating entity \"compression_jtag_uart\" for hierarchy \"compression:u0\|compression_jtag_uart:jtag_uart\"" {  } { { "compression/synthesis/compression.v" "jtag_uart" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/compression.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_jtag_uart_scfifo_w compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_w:the_compression_jtag_uart_scfifo_w " "Elaborating entity \"compression_jtag_uart_scfifo_w\" for hierarchy \"compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_w:the_compression_jtag_uart_scfifo_w\"" {  } { { "compression/synthesis/submodules/compression_jtag_uart.v" "the_compression_jtag_uart_scfifo_w" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_w:the_compression_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_w:the_compression_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "compression/synthesis/submodules/compression_jtag_uart.v" "wfifo" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_w:the_compression_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_w:the_compression_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "compression/synthesis/submodules/compression_jtag_uart.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_w:the_compression_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_w:the_compression_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712232 ""}  } { { "compression/synthesis/submodules/compression_jtag_uart.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556863712232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_dv21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_dv21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_dv21 " "Found entity 1: scfifo_dv21" {  } { { "db/scfifo_dv21.tdf" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/scfifo_dv21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863712261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863712261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_dv21 compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_w:the_compression_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated " "Elaborating entity \"scfifo_dv21\" for hierarchy \"compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_w:the_compression_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/simmu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f411.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f411.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f411 " "Found entity 1: a_dpfifo_f411" {  } { { "db/a_dpfifo_f411.tdf" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/a_dpfifo_f411.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863712266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863712265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f411 compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_w:the_compression_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo " "Elaborating entity \"a_dpfifo_f411\" for hierarchy \"compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_w:the_compression_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\"" {  } { { "db/scfifo_dv21.tdf" "dpfifo" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/scfifo_dv21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863712269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863712269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_w:the_compression_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_w:the_compression_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_f411.tdf" "fifo_state" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/a_dpfifo_f411.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7s7 " "Found entity 1: cntr_7s7" {  } { { "db/cntr_7s7.tdf" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/cntr_7s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863712300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863712300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7s7 compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_w:the_compression_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_7s7:count_usedw " "Elaborating entity \"cntr_7s7\" for hierarchy \"compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_w:the_compression_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_7s7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hmo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hmo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hmo1 " "Found entity 1: altsyncram_hmo1" {  } { { "db/altsyncram_hmo1.tdf" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/altsyncram_hmo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863712330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863712330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hmo1 compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_w:the_compression_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|altsyncram_hmo1:FIFOram " "Elaborating entity \"altsyncram_hmo1\" for hierarchy \"compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_w:the_compression_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|altsyncram_hmo1:FIFOram\"" {  } { { "db/a_dpfifo_f411.tdf" "FIFOram" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/a_dpfifo_f411.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/cntr_rrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863712364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863712364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_w:the_compression_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|cntr_rrb:rd_ptr_count " "Elaborating entity \"cntr_rrb\" for hierarchy \"compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_w:the_compression_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|cntr_rrb:rd_ptr_count\"" {  } { { "db/a_dpfifo_f411.tdf" "rd_ptr_count" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/a_dpfifo_f411.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_jtag_uart_scfifo_r compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_r:the_compression_jtag_uart_scfifo_r " "Elaborating entity \"compression_jtag_uart_scfifo_r\" for hierarchy \"compression:u0\|compression_jtag_uart:jtag_uart\|compression_jtag_uart_scfifo_r:the_compression_jtag_uart_scfifo_r\"" {  } { { "compression/synthesis/submodules/compression_jtag_uart.v" "the_compression_jtag_uart_scfifo_r" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic compression:u0\|compression_jtag_uart:jtag_uart\|alt_jtag_atlantic:compression_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"compression:u0\|compression_jtag_uart:jtag_uart\|alt_jtag_atlantic:compression_jtag_uart_alt_jtag_atlantic\"" {  } { { "compression/synthesis/submodules/compression_jtag_uart.v" "compression_jtag_uart_alt_jtag_atlantic" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compression:u0\|compression_jtag_uart:jtag_uart\|alt_jtag_atlantic:compression_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"compression:u0\|compression_jtag_uart:jtag_uart\|alt_jtag_atlantic:compression_jtag_uart_alt_jtag_atlantic\"" {  } { { "compression/synthesis/submodules/compression_jtag_uart.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compression:u0\|compression_jtag_uart:jtag_uart\|alt_jtag_atlantic:compression_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"compression:u0\|compression_jtag_uart:jtag_uart\|alt_jtag_atlantic:compression_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712627 ""}  } { { "compression/synthesis/submodules/compression_jtag_uart.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556863712627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter compression:u0\|compression_jtag_uart:jtag_uart\|alt_jtag_atlantic:compression_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"compression:u0\|compression_jtag_uart:jtag_uart\|alt_jtag_atlantic:compression_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/simmu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl compression:u0\|compression_jtag_uart:jtag_uart\|alt_jtag_atlantic:compression_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"compression:u0\|compression_jtag_uart:jtag_uart\|alt_jtag_atlantic:compression_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/simmu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_leds compression:u0\|compression_leds:leds " "Elaborating entity \"compression_leds\" for hierarchy \"compression:u0\|compression_leds:leds\"" {  } { { "compression/synthesis/compression.v" "leds" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/compression.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_onchip_memory2_0 compression:u0\|compression_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"compression_onchip_memory2_0\" for hierarchy \"compression:u0\|compression_onchip_memory2_0:onchip_memory2_0\"" {  } { { "compression/synthesis/compression.v" "onchip_memory2_0" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/compression.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram compression:u0\|compression_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"compression:u0\|compression_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "compression/synthesis/submodules/compression_onchip_memory2_0.v" "the_altsyncram" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compression:u0\|compression_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"compression:u0\|compression_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "compression/synthesis/submodules/compression_onchip_memory2_0.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compression:u0\|compression_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"compression:u0\|compression_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file compression_onchip_memory2_0.hex " "Parameter \"init_file\" = \"compression_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 51200 " "Parameter \"maximum_depth\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 51200 " "Parameter \"numwords_a\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556863712692 ""}  } { { "compression/synthesis/submodules/compression_onchip_memory2_0.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556863712692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qph1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qph1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qph1 " "Found entity 1: altsyncram_qph1" {  } { { "db/altsyncram_qph1.tdf" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/altsyncram_qph1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863712749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863712749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qph1 compression:u0\|compression_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_qph1:auto_generated " "Elaborating entity \"altsyncram_qph1\" for hierarchy \"compression:u0\|compression_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_qph1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/simmu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863712749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k0b " "Found entity 1: decode_k0b" {  } { { "db/decode_k0b.tdf" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/decode_k0b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863714063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863714063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k0b compression:u0\|compression_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_qph1:auto_generated\|decode_k0b:decode3 " "Elaborating entity \"decode_k0b\" for hierarchy \"compression:u0\|compression_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_qph1:auto_generated\|decode_k0b:decode3\"" {  } { { "db/altsyncram_qph1.tdf" "decode3" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/altsyncram_qph1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863714063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hsb " "Found entity 1: mux_hsb" {  } { { "db/mux_hsb.tdf" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/mux_hsb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863714095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863714095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hsb compression:u0\|compression_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_qph1:auto_generated\|mux_hsb:mux2 " "Elaborating entity \"mux_hsb\" for hierarchy \"compression:u0\|compression_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_qph1:auto_generated\|mux_hsb:mux2\"" {  } { { "db/altsyncram_qph1.tdf" "mux2" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/altsyncram_qph1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863714095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_sdram_controller compression:u0\|compression_sdram_controller:sdram_controller " "Elaborating entity \"compression_sdram_controller\" for hierarchy \"compression:u0\|compression_sdram_controller:sdram_controller\"" {  } { { "compression/synthesis/compression.v" "sdram_controller" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/compression.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863714134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_sdram_controller_input_efifo_module compression:u0\|compression_sdram_controller:sdram_controller\|compression_sdram_controller_input_efifo_module:the_compression_sdram_controller_input_efifo_module " "Elaborating entity \"compression_sdram_controller_input_efifo_module\" for hierarchy \"compression:u0\|compression_sdram_controller:sdram_controller\|compression_sdram_controller_input_efifo_module:the_compression_sdram_controller_input_efifo_module\"" {  } { { "compression/synthesis/submodules/compression_sdram_controller.v" "the_compression_sdram_controller_input_efifo_module" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863714192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_sysid_qsys compression:u0\|compression_sysid_qsys:sysid_qsys " "Elaborating entity \"compression_sysid_qsys\" for hierarchy \"compression:u0\|compression_sysid_qsys:sysid_qsys\"" {  } { { "compression/synthesis/compression.v" "sysid_qsys" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/compression.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863714202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_mm_interconnect_0 compression:u0\|compression_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"compression_mm_interconnect_0\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\"" {  } { { "compression/synthesis/compression.v" "mm_interconnect_0" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/compression.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863714204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863714898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 1887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863714907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863714915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 2015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863714924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 2079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863714935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863714945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "leds_s1_translator" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 2207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863714954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 2271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863714965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 2335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863714974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 3440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863714991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 3521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863714999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 3605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "compression/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 3646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 4271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_mm_interconnect_0_router compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_router:router " "Elaborating entity \"compression_mm_interconnect_0_router\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_router:router\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "router" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 6412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_mm_interconnect_0_router_default_decode compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_router:router\|compression_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"compression_mm_interconnect_0_router_default_decode\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_router:router\|compression_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_router.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_mm_interconnect_0_router_001 compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"compression_mm_interconnect_0_router_001\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_router_001:router_001\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "router_001" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 6428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_mm_interconnect_0_router_001_default_decode compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_router_001:router_001\|compression_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"compression_mm_interconnect_0_router_001_default_decode\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_router_001:router_001\|compression_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_router_001.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_mm_interconnect_0_router_002 compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"compression_mm_interconnect_0_router_002\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_router_002:router_002\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "router_002" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 6444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_mm_interconnect_0_router_002_default_decode compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_router_002:router_002\|compression_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"compression_mm_interconnect_0_router_002_default_decode\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_router_002:router_002\|compression_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_mm_interconnect_0_router_005 compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"compression_mm_interconnect_0_router_005\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_router_005:router_005\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "router_005" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 6492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_mm_interconnect_0_router_005_default_decode compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_router_005:router_005\|compression_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"compression_mm_interconnect_0_router_005_default_decode\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_router_005:router_005\|compression_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_mm_interconnect_0_cmd_demux compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"compression_mm_interconnect_0_cmd_demux\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "cmd_demux" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 6945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_mm_interconnect_0_cmd_demux_001 compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"compression_mm_interconnect_0_cmd_demux_001\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 7082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_mm_interconnect_0_cmd_mux compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"compression_mm_interconnect_0_cmd_mux\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "cmd_mux" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 7105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "compression/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_mm_interconnect_0_cmd_mux_003 compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"compression_mm_interconnect_0_cmd_mux_003\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 7168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_mm_interconnect_0_rsp_demux compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"compression_mm_interconnect_0_rsp_demux\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "rsp_demux" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 7622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_mm_interconnect_0_rsp_demux_003 compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"compression_mm_interconnect_0_rsp_demux_003\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 7685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_mm_interconnect_0_rsp_mux compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"compression_mm_interconnect_0_rsp_mux\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "rsp_mux" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 8265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_rsp_mux.sv" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "compression/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_mm_interconnect_0_rsp_mux_001 compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"compression_mm_interconnect_0_rsp_mux_001\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 8402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_rsp_mux_001.sv" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "compression/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_mm_interconnect_0_avalon_st_adapter compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"compression_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0.v" 8431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_mm_interconnect_0_avalon_st_adapter_error_adapter_0 compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|compression_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"compression_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"compression:u0\|compression_mm_interconnect_0:mm_interconnect_0\|compression_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|compression_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "compression/synthesis/submodules/compression_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compression_irq_mapper compression:u0\|compression_irq_mapper:irq_mapper " "Elaborating entity \"compression_irq_mapper\" for hierarchy \"compression:u0\|compression_irq_mapper:irq_mapper\"" {  } { { "compression/synthesis/compression.v" "irq_mapper" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/compression.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller compression:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"compression:u0\|altera_reset_controller:rst_controller\"" {  } { { "compression/synthesis/compression.v" "rst_controller" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/compression.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer compression:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"compression:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "compression/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer compression:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"compression:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "compression/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863715592 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1556863718842 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.03.11:38:41 Progress: Loading sldcd3f8349/alt_sld_fab_wrapper_hw.tcl " "2019.05.03.11:38:41 Progress: Loading sldcd3f8349/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863721903 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863723796 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863723935 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863724818 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863724954 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863725092 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863725252 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863725254 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863725254 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1556863725927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcd3f8349/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcd3f8349/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcd3f8349/alt_sld_fab.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/ip/sldcd3f8349/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863726203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863726203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863726314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863726314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863726315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863726315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863726408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863726408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863726518 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863726518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863726518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/db/ip/sldcd3f8349/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556863726613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863726613 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556863731442 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "compression/synthesis/submodules/compression_sdram_controller.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_sdram_controller.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/simmu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "compression/synthesis/submodules/compression_sdram_controller.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_sdram_controller.v" 356 -1 0 } } { "compression/synthesis/submodules/compression_jtag_uart.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_jtag_uart.v" 352 -1 0 } } { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2878 -1 0 } } { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 3878 -1 0 } } { "compression/synthesis/submodules/compression_sdram_controller.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_sdram_controller.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/simmu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "compression/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 3500 -1 0 } } { "compression/synthesis/submodules/compression_jtag_uart.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/simmu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "compression/synthesis/submodules/compression_cpu_cpu.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_cpu_cpu.v" 2099 -1 0 } } { "compression/synthesis/submodules/compression_altpll_0.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/compression_altpll_0.v" 253 -1 0 } } { "compression/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/compression/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1556863731554 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1556863731554 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "nios_handler.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556863732551 "|nios_handler|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[12\] GND " "Pin \"sdram_addr\[12\]\" is stuck at GND" {  } { { "nios_handler.v" "" { Text "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/nios_handler.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556863732551 "|nios_handler|sdram_addr[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556863732551 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863732756 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "59 " "59 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556863735509 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/output_files/compression.map.smsg " "Generated suppressed messages file /home/simmu/Documents/vlsi_project/Digital_Image_Processing_Project_Reference/compression/output_files/compression.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863735886 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556863737096 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556863737096 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3879 " "Implemented 3879 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556863737403 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556863737403 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1556863737403 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3470 " "Implemented 3470 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556863737403 ""} { "Info" "ICUT_CUT_TM_RAMS" "336 " "Implemented 336 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556863737403 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1556863737403 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556863737403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1315 " "Peak virtual memory: 1315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556863737440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  3 11:38:57 2019 " "Processing ended: Fri May  3 11:38:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556863737440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556863737440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556863737440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556863737440 ""}
