
Rubiks Cube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000069bc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08006b5c  08006b5c  00007b5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006bc0  08006bc0  00008060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006bc0  08006bc0  00007bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006bc8  08006bc8  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006bc8  08006bc8  00007bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006bcc  08006bcc  00007bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006bd0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004e54  20000060  08006c30  00008060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004eb4  08006c30  00008eb4  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001acc9  00000000  00000000  00008096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e1c  00000000  00000000  00022d5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001600  00000000  00000000  00026b80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001088  00000000  00000000  00028180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001905d  00000000  00000000  00029208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001970b  00000000  00000000  00042265  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099f1e  00000000  00000000  0005b970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      0000006f  00000000  00000000  000f588e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c94  00000000  00000000  000f5900  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000fb594  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_ranges 00000740  00000000  00000000  000fb5fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006b44 	.word	0x08006b44

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08006b44 	.word	0x08006b44

080001e0 <cube_processor_init>:
#include "cmsis_os.h" // for os_delay
#include "board_pins.h" // for button pins

cube_state_t cube_state = {0};

void cube_processor_init(void) {
 80001e0:	b480      	push	{r7}
 80001e2:	af00      	add	r7, sp, #0
    cube_state.cube_ready = false;
 80001e4:	4b08      	ldr	r3, [pc, #32]	@ (8000208 <cube_processor_init+0x28>)
 80001e6:	2200      	movs	r2, #0
 80001e8:	701a      	strb	r2, [r3, #0]
    cube_state.moves_ready = false;
 80001ea:	4b07      	ldr	r3, [pc, #28]	@ (8000208 <cube_processor_init+0x28>)
 80001ec:	2200      	movs	r2, #0
 80001ee:	705a      	strb	r2, [r3, #1]
    cube_state.motors_running = false;
 80001f0:	4b05      	ldr	r3, [pc, #20]	@ (8000208 <cube_processor_init+0x28>)
 80001f2:	2200      	movs	r2, #0
 80001f4:	709a      	strb	r2, [r3, #2]
    cube_state.move_count = 0;
 80001f6:	4b04      	ldr	r3, [pc, #16]	@ (8000208 <cube_processor_init+0x28>)
 80001f8:	2200      	movs	r2, #0
 80001fa:	f8a3 217a 	strh.w	r2, [r3, #378]	@ 0x17a
}
 80001fe:	bf00      	nop
 8000200:	46bd      	mov	sp, r7
 8000202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000206:	4770      	bx	lr
 8000208:	2000007c 	.word	0x2000007c

0800020c <cube_process_uart_packet>:

void cube_process_uart_packet(void) {
 800020c:	b580      	push	{r7, lr}
 800020e:	b082      	sub	sp, #8
 8000210:	af00      	add	r7, sp, #0
    // Copy UART data to cube state
    for (int i = 0; i < 54; i++) {
 8000212:	2300      	movs	r3, #0
 8000214:	607b      	str	r3, [r7, #4]
 8000216:	e00c      	b.n	8000232 <cube_process_uart_packet+0x26>
        cube_state.cube_state[i] = rx_buffer[i];
 8000218:	4a0d      	ldr	r2, [pc, #52]	@ (8000250 <cube_process_uart_packet+0x44>)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	4413      	add	r3, r2
 800021e:	7819      	ldrb	r1, [r3, #0]
 8000220:	4a0c      	ldr	r2, [pc, #48]	@ (8000254 <cube_process_uart_packet+0x48>)
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	4413      	add	r3, r2
 8000226:	3303      	adds	r3, #3
 8000228:	460a      	mov	r2, r1
 800022a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 54; i++) {
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	3301      	adds	r3, #1
 8000230:	607b      	str	r3, [r7, #4]
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	2b35      	cmp	r3, #53	@ 0x35
 8000236:	ddef      	ble.n	8000218 <cube_process_uart_packet+0xc>
    }
    cube_state.cube_ready = true;
 8000238:	4b06      	ldr	r3, [pc, #24]	@ (8000254 <cube_process_uart_packet+0x48>)
 800023a:	2201      	movs	r2, #1
 800023c:	701a      	strb	r2, [r3, #0]
    cube_state.moves_ready = false;  // Invalidate old moves
 800023e:	4b05      	ldr	r3, [pc, #20]	@ (8000254 <cube_process_uart_packet+0x48>)
 8000240:	2200      	movs	r2, #0
 8000242:	705a      	strb	r2, [r3, #1]

    cube_run_solver(); // Not meant to go here obviously, just testing
 8000244:	f000 f808 	bl	8000258 <cube_run_solver>
}
 8000248:	bf00      	nop
 800024a:	3708      	adds	r7, #8
 800024c:	46bd      	mov	sp, r7
 800024e:	bd80      	pop	{r7, pc}
 8000250:	20000350 	.word	0x20000350
 8000254:	2000007c 	.word	0x2000007c

08000258 <cube_run_solver>:

void cube_run_solver(void) {
 8000258:	b590      	push	{r4, r7, lr}
 800025a:	b083      	sub	sp, #12
 800025c:	af00      	add	r7, sp, #0
    if (!cube_state.cube_ready) return;  // No cube to solve
 800025e:	4b1f      	ldr	r3, [pc, #124]	@ (80002dc <cube_run_solver+0x84>)
 8000260:	781b      	ldrb	r3, [r3, #0]
 8000262:	f083 0301 	eor.w	r3, r3, #1
 8000266:	b2db      	uxtb	r3, r3
 8000268:	2b00      	cmp	r3, #0
 800026a:	d133      	bne.n	80002d4 <cube_run_solver+0x7c>

    // Call Rust solver
    cube_state.move_count = solve_cube(
 800026c:	2250      	movs	r2, #80	@ 0x50
 800026e:	491c      	ldr	r1, [pc, #112]	@ (80002e0 <cube_run_solver+0x88>)
 8000270:	481c      	ldr	r0, [pc, #112]	@ (80002e4 <cube_run_solver+0x8c>)
 8000272:	f005 ffb1 	bl	80061d8 <solve_cube>
 8000276:	4603      	mov	r3, r0
 8000278:	b29a      	uxth	r2, r3
 800027a:	4b18      	ldr	r3, [pc, #96]	@ (80002dc <cube_run_solver+0x84>)
 800027c:	f8a3 217a 	strh.w	r2, [r3, #378]	@ 0x17a
        cube_state.solver_moves,
        MAX_MOVES
    );

    // Translate solver_moves_t to motor_moves_t
    for (int i = 0; i < cube_state.move_count; i++) {
 8000280:	2300      	movs	r3, #0
 8000282:	607b      	str	r3, [r7, #4]
 8000284:	e01b      	b.n	80002be <cube_run_solver+0x66>
        cube_state.motor_moves[i] = translate_solver_move(cube_state.solver_moves[i]);
 8000286:	4a15      	ldr	r2, [pc, #84]	@ (80002dc <cube_run_solver+0x84>)
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	4413      	add	r3, r2
 800028c:	3339      	adds	r3, #57	@ 0x39
 800028e:	7819      	ldrb	r1, [r3, #0]
 8000290:	4812      	ldr	r0, [pc, #72]	@ (80002dc <cube_run_solver+0x84>)
 8000292:	687a      	ldr	r2, [r7, #4]
 8000294:	4613      	mov	r3, r2
 8000296:	005b      	lsls	r3, r3, #1
 8000298:	4413      	add	r3, r2
 800029a:	4403      	add	r3, r0
 800029c:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 80002a0:	4608      	mov	r0, r1
 80002a2:	f000 f821 	bl	80002e8 <translate_solver_move>
 80002a6:	4603      	mov	r3, r0
 80002a8:	461a      	mov	r2, r3
 80002aa:	7062      	strb	r2, [r4, #1]
 80002ac:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80002b0:	70a2      	strb	r2, [r4, #2]
 80002b2:	f3c3 4307 	ubfx	r3, r3, #16, #8
 80002b6:	70e3      	strb	r3, [r4, #3]
    for (int i = 0; i < cube_state.move_count; i++) {
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	3301      	adds	r3, #1
 80002bc:	607b      	str	r3, [r7, #4]
 80002be:	4b07      	ldr	r3, [pc, #28]	@ (80002dc <cube_run_solver+0x84>)
 80002c0:	f8b3 317a 	ldrh.w	r3, [r3, #378]	@ 0x17a
 80002c4:	461a      	mov	r2, r3
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	4293      	cmp	r3, r2
 80002ca:	dbdc      	blt.n	8000286 <cube_run_solver+0x2e>
    }

    cube_state.moves_ready = true;
 80002cc:	4b03      	ldr	r3, [pc, #12]	@ (80002dc <cube_run_solver+0x84>)
 80002ce:	2201      	movs	r2, #1
 80002d0:	705a      	strb	r2, [r3, #1]
 80002d2:	e000      	b.n	80002d6 <cube_run_solver+0x7e>
    if (!cube_state.cube_ready) return;  // No cube to solve
 80002d4:	bf00      	nop
}
 80002d6:	370c      	adds	r7, #12
 80002d8:	46bd      	mov	sp, r7
 80002da:	bd90      	pop	{r4, r7, pc}
 80002dc:	2000007c 	.word	0x2000007c
 80002e0:	200000b5 	.word	0x200000b5
 80002e4:	2000007f 	.word	0x2000007f

080002e8 <translate_solver_move>:

    cube_state.motors_running = false;
}

// Translation function (solver_move_t -> stepper_move_t)
stepper_move_t translate_solver_move(solver_move_t move) {
 80002e8:	b480      	push	{r7}
 80002ea:	b085      	sub	sp, #20
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	4603      	mov	r3, r0
 80002f0:	71fb      	strb	r3, [r7, #7]
    stepper_move_t result = {0};
 80002f2:	f107 0308 	add.w	r3, r7, #8
 80002f6:	2100      	movs	r1, #0
 80002f8:	460a      	mov	r2, r1
 80002fa:	801a      	strh	r2, [r3, #0]
 80002fc:	460a      	mov	r2, r1
 80002fe:	709a      	strb	r2, [r3, #2]

    switch(move) {
 8000300:	79fb      	ldrb	r3, [r7, #7]
 8000302:	2b11      	cmp	r3, #17
 8000304:	f200 80a6 	bhi.w	8000454 <translate_solver_move+0x16c>
 8000308:	a201      	add	r2, pc, #4	@ (adr r2, 8000310 <translate_solver_move+0x28>)
 800030a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800030e:	bf00      	nop
 8000310:	08000359 	.word	0x08000359
 8000314:	08000367 	.word	0x08000367
 8000318:	08000375 	.word	0x08000375
 800031c:	08000383 	.word	0x08000383
 8000320:	08000391 	.word	0x08000391
 8000324:	0800039f 	.word	0x0800039f
 8000328:	080003ad 	.word	0x080003ad
 800032c:	080003bb 	.word	0x080003bb
 8000330:	080003c9 	.word	0x080003c9
 8000334:	080003d7 	.word	0x080003d7
 8000338:	080003e5 	.word	0x080003e5
 800033c:	080003f3 	.word	0x080003f3
 8000340:	08000401 	.word	0x08000401
 8000344:	0800040f 	.word	0x0800040f
 8000348:	0800041d 	.word	0x0800041d
 800034c:	0800042b 	.word	0x0800042b
 8000350:	08000439 	.word	0x08000439
 8000354:	08000447 	.word	0x08000447
        // U face moves
        case MOVE_U:    result.motor = MOTOR_U; result.dir = TURN_CW;  result.degrees = TURN_90_DEG;  break;
 8000358:	2300      	movs	r3, #0
 800035a:	723b      	strb	r3, [r7, #8]
 800035c:	2300      	movs	r3, #0
 800035e:	727b      	strb	r3, [r7, #9]
 8000360:	2300      	movs	r3, #0
 8000362:	72bb      	strb	r3, [r7, #10]
 8000364:	e077      	b.n	8000456 <translate_solver_move+0x16e>
        case MOVE_Ui:   result.motor = MOTOR_U; result.dir = TURN_CCW; result.degrees = TURN_90_DEG;  break;
 8000366:	2300      	movs	r3, #0
 8000368:	723b      	strb	r3, [r7, #8]
 800036a:	2301      	movs	r3, #1
 800036c:	727b      	strb	r3, [r7, #9]
 800036e:	2300      	movs	r3, #0
 8000370:	72bb      	strb	r3, [r7, #10]
 8000372:	e070      	b.n	8000456 <translate_solver_move+0x16e>
        case MOVE_U2:   result.motor = MOTOR_U; result.dir = TURN_CW;  result.degrees = TURN_180_DEG; break;
 8000374:	2300      	movs	r3, #0
 8000376:	723b      	strb	r3, [r7, #8]
 8000378:	2300      	movs	r3, #0
 800037a:	727b      	strb	r3, [r7, #9]
 800037c:	2301      	movs	r3, #1
 800037e:	72bb      	strb	r3, [r7, #10]
 8000380:	e069      	b.n	8000456 <translate_solver_move+0x16e>

        // D face moves
        case MOVE_D:    result.motor = MOTOR_D; result.dir = TURN_CW;  result.degrees = TURN_90_DEG;  break;
 8000382:	2301      	movs	r3, #1
 8000384:	723b      	strb	r3, [r7, #8]
 8000386:	2300      	movs	r3, #0
 8000388:	727b      	strb	r3, [r7, #9]
 800038a:	2300      	movs	r3, #0
 800038c:	72bb      	strb	r3, [r7, #10]
 800038e:	e062      	b.n	8000456 <translate_solver_move+0x16e>
        case MOVE_Di:   result.motor = MOTOR_D; result.dir = TURN_CCW; result.degrees = TURN_90_DEG;  break;
 8000390:	2301      	movs	r3, #1
 8000392:	723b      	strb	r3, [r7, #8]
 8000394:	2301      	movs	r3, #1
 8000396:	727b      	strb	r3, [r7, #9]
 8000398:	2300      	movs	r3, #0
 800039a:	72bb      	strb	r3, [r7, #10]
 800039c:	e05b      	b.n	8000456 <translate_solver_move+0x16e>
        case MOVE_D2:   result.motor = MOTOR_D; result.dir = TURN_CW;  result.degrees = TURN_180_DEG; break;
 800039e:	2301      	movs	r3, #1
 80003a0:	723b      	strb	r3, [r7, #8]
 80003a2:	2300      	movs	r3, #0
 80003a4:	727b      	strb	r3, [r7, #9]
 80003a6:	2301      	movs	r3, #1
 80003a8:	72bb      	strb	r3, [r7, #10]
 80003aa:	e054      	b.n	8000456 <translate_solver_move+0x16e>

        // L face moves
        case MOVE_L:    result.motor = MOTOR_L; result.dir = TURN_CW;  result.degrees = TURN_90_DEG;  break;
 80003ac:	2302      	movs	r3, #2
 80003ae:	723b      	strb	r3, [r7, #8]
 80003b0:	2300      	movs	r3, #0
 80003b2:	727b      	strb	r3, [r7, #9]
 80003b4:	2300      	movs	r3, #0
 80003b6:	72bb      	strb	r3, [r7, #10]
 80003b8:	e04d      	b.n	8000456 <translate_solver_move+0x16e>
        case MOVE_Li:   result.motor = MOTOR_L; result.dir = TURN_CCW; result.degrees = TURN_90_DEG;  break;
 80003ba:	2302      	movs	r3, #2
 80003bc:	723b      	strb	r3, [r7, #8]
 80003be:	2301      	movs	r3, #1
 80003c0:	727b      	strb	r3, [r7, #9]
 80003c2:	2300      	movs	r3, #0
 80003c4:	72bb      	strb	r3, [r7, #10]
 80003c6:	e046      	b.n	8000456 <translate_solver_move+0x16e>
        case MOVE_L2:   result.motor = MOTOR_L; result.dir = TURN_CW;  result.degrees = TURN_180_DEG; break;
 80003c8:	2302      	movs	r3, #2
 80003ca:	723b      	strb	r3, [r7, #8]
 80003cc:	2300      	movs	r3, #0
 80003ce:	727b      	strb	r3, [r7, #9]
 80003d0:	2301      	movs	r3, #1
 80003d2:	72bb      	strb	r3, [r7, #10]
 80003d4:	e03f      	b.n	8000456 <translate_solver_move+0x16e>

        // R face moves
        case MOVE_R:    result.motor = MOTOR_R; result.dir = TURN_CW;  result.degrees = TURN_90_DEG;  break;
 80003d6:	2303      	movs	r3, #3
 80003d8:	723b      	strb	r3, [r7, #8]
 80003da:	2300      	movs	r3, #0
 80003dc:	727b      	strb	r3, [r7, #9]
 80003de:	2300      	movs	r3, #0
 80003e0:	72bb      	strb	r3, [r7, #10]
 80003e2:	e038      	b.n	8000456 <translate_solver_move+0x16e>
        case MOVE_Ri:   result.motor = MOTOR_R; result.dir = TURN_CCW; result.degrees = TURN_90_DEG;  break;
 80003e4:	2303      	movs	r3, #3
 80003e6:	723b      	strb	r3, [r7, #8]
 80003e8:	2301      	movs	r3, #1
 80003ea:	727b      	strb	r3, [r7, #9]
 80003ec:	2300      	movs	r3, #0
 80003ee:	72bb      	strb	r3, [r7, #10]
 80003f0:	e031      	b.n	8000456 <translate_solver_move+0x16e>
        case MOVE_R2:   result.motor = MOTOR_R; result.dir = TURN_CW;  result.degrees = TURN_180_DEG; break;
 80003f2:	2303      	movs	r3, #3
 80003f4:	723b      	strb	r3, [r7, #8]
 80003f6:	2300      	movs	r3, #0
 80003f8:	727b      	strb	r3, [r7, #9]
 80003fa:	2301      	movs	r3, #1
 80003fc:	72bb      	strb	r3, [r7, #10]
 80003fe:	e02a      	b.n	8000456 <translate_solver_move+0x16e>

        // F face moves
        case MOVE_F:    result.motor = MOTOR_F; result.dir = TURN_CW;  result.degrees = TURN_90_DEG;  break;
 8000400:	2304      	movs	r3, #4
 8000402:	723b      	strb	r3, [r7, #8]
 8000404:	2300      	movs	r3, #0
 8000406:	727b      	strb	r3, [r7, #9]
 8000408:	2300      	movs	r3, #0
 800040a:	72bb      	strb	r3, [r7, #10]
 800040c:	e023      	b.n	8000456 <translate_solver_move+0x16e>
        case MOVE_Fi:   result.motor = MOTOR_F; result.dir = TURN_CCW; result.degrees = TURN_90_DEG;  break;
 800040e:	2304      	movs	r3, #4
 8000410:	723b      	strb	r3, [r7, #8]
 8000412:	2301      	movs	r3, #1
 8000414:	727b      	strb	r3, [r7, #9]
 8000416:	2300      	movs	r3, #0
 8000418:	72bb      	strb	r3, [r7, #10]
 800041a:	e01c      	b.n	8000456 <translate_solver_move+0x16e>
        case MOVE_F2:   result.motor = MOTOR_F; result.dir = TURN_CW;  result.degrees = TURN_180_DEG; break;
 800041c:	2304      	movs	r3, #4
 800041e:	723b      	strb	r3, [r7, #8]
 8000420:	2300      	movs	r3, #0
 8000422:	727b      	strb	r3, [r7, #9]
 8000424:	2301      	movs	r3, #1
 8000426:	72bb      	strb	r3, [r7, #10]
 8000428:	e015      	b.n	8000456 <translate_solver_move+0x16e>

        // B face moves
        case MOVE_B:    result.motor = MOTOR_B; result.dir = TURN_CW;  result.degrees = TURN_90_DEG;  break;
 800042a:	2305      	movs	r3, #5
 800042c:	723b      	strb	r3, [r7, #8]
 800042e:	2300      	movs	r3, #0
 8000430:	727b      	strb	r3, [r7, #9]
 8000432:	2300      	movs	r3, #0
 8000434:	72bb      	strb	r3, [r7, #10]
 8000436:	e00e      	b.n	8000456 <translate_solver_move+0x16e>
        case MOVE_Bi:   result.motor = MOTOR_B; result.dir = TURN_CCW; result.degrees = TURN_90_DEG;  break;
 8000438:	2305      	movs	r3, #5
 800043a:	723b      	strb	r3, [r7, #8]
 800043c:	2301      	movs	r3, #1
 800043e:	727b      	strb	r3, [r7, #9]
 8000440:	2300      	movs	r3, #0
 8000442:	72bb      	strb	r3, [r7, #10]
 8000444:	e007      	b.n	8000456 <translate_solver_move+0x16e>
        case MOVE_B2:   result.motor = MOTOR_B; result.dir = TURN_CW;  result.degrees = TURN_180_DEG; break;
 8000446:	2305      	movs	r3, #5
 8000448:	723b      	strb	r3, [r7, #8]
 800044a:	2300      	movs	r3, #0
 800044c:	727b      	strb	r3, [r7, #9]
 800044e:	2301      	movs	r3, #1
 8000450:	72bb      	strb	r3, [r7, #10]
 8000452:	e000      	b.n	8000456 <translate_solver_move+0x16e>

        default: break;
 8000454:	bf00      	nop
    }

    return result;
 8000456:	f107 030c 	add.w	r3, r7, #12
 800045a:	f107 0208 	add.w	r2, r7, #8
 800045e:	6812      	ldr	r2, [r2, #0]
 8000460:	4611      	mov	r1, r2
 8000462:	8019      	strh	r1, [r3, #0]
 8000464:	3302      	adds	r3, #2
 8000466:	0c12      	lsrs	r2, r2, #16
 8000468:	701a      	strb	r2, [r3, #0]
 800046a:	2300      	movs	r3, #0
 800046c:	7b3a      	ldrb	r2, [r7, #12]
 800046e:	f362 0307 	bfi	r3, r2, #0, #8
 8000472:	7b7a      	ldrb	r2, [r7, #13]
 8000474:	f362 230f 	bfi	r3, r2, #8, #8
 8000478:	7bba      	ldrb	r2, [r7, #14]
 800047a:	f362 4317 	bfi	r3, r2, #16, #8
}
 800047e:	4618      	mov	r0, r3
 8000480:	3714      	adds	r7, #20
 8000482:	46bd      	mov	sp, r7
 8000484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000488:	4770      	bx	lr
 800048a:	bf00      	nop

0800048c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000490:	f000 fcde 	bl	8000e50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000494:	f000 f81a 	bl	80004cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000498:	f000 f8f8 	bl	800068c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800049c:	f000 f8cc 	bl	8000638 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80004a0:	f000 f87e 	bl	80005a0 <MX_TIM3_Init>
//  uart_start_reception(&huart2);

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80004a4:	f003 f8e8 	bl	8003678 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of CubeProcessTask */
  CubeProcessTaskHandle = osThreadNew(CubeProcessStart, NULL, &CubeProcessTask_attributes);
 80004a8:	4a05      	ldr	r2, [pc, #20]	@ (80004c0 <main+0x34>)
 80004aa:	2100      	movs	r1, #0
 80004ac:	4805      	ldr	r0, [pc, #20]	@ (80004c4 <main+0x38>)
 80004ae:	f003 f92d 	bl	800370c <osThreadNew>
 80004b2:	4603      	mov	r3, r0
 80004b4:	4a04      	ldr	r2, [pc, #16]	@ (80004c8 <main+0x3c>)
 80004b6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80004b8:	f003 f902 	bl	80036c0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004bc:	bf00      	nop
 80004be:	e7fd      	b.n	80004bc <main+0x30>
 80004c0:	08006b84 	.word	0x08006b84
 80004c4:	080007f9 	.word	0x080007f9
 80004c8:	20000288 	.word	0x20000288

080004cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b094      	sub	sp, #80	@ 0x50
 80004d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004d2:	f107 0320 	add.w	r3, r7, #32
 80004d6:	2230      	movs	r2, #48	@ 0x30
 80004d8:	2100      	movs	r1, #0
 80004da:	4618      	mov	r0, r3
 80004dc:	f005 fe8f 	bl	80061fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004e0:	f107 030c 	add.w	r3, r7, #12
 80004e4:	2200      	movs	r2, #0
 80004e6:	601a      	str	r2, [r3, #0]
 80004e8:	605a      	str	r2, [r3, #4]
 80004ea:	609a      	str	r2, [r3, #8]
 80004ec:	60da      	str	r2, [r3, #12]
 80004ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80004f0:	2300      	movs	r3, #0
 80004f2:	60bb      	str	r3, [r7, #8]
 80004f4:	4b28      	ldr	r3, [pc, #160]	@ (8000598 <SystemClock_Config+0xcc>)
 80004f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80004f8:	4a27      	ldr	r2, [pc, #156]	@ (8000598 <SystemClock_Config+0xcc>)
 80004fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000500:	4b25      	ldr	r3, [pc, #148]	@ (8000598 <SystemClock_Config+0xcc>)
 8000502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000504:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000508:	60bb      	str	r3, [r7, #8]
 800050a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800050c:	2300      	movs	r3, #0
 800050e:	607b      	str	r3, [r7, #4]
 8000510:	4b22      	ldr	r3, [pc, #136]	@ (800059c <SystemClock_Config+0xd0>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000518:	4a20      	ldr	r2, [pc, #128]	@ (800059c <SystemClock_Config+0xd0>)
 800051a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800051e:	6013      	str	r3, [r2, #0]
 8000520:	4b1e      	ldr	r3, [pc, #120]	@ (800059c <SystemClock_Config+0xd0>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000528:	607b      	str	r3, [r7, #4]
 800052a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800052c:	2301      	movs	r3, #1
 800052e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000530:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000534:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000536:	2302      	movs	r3, #2
 8000538:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800053a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800053e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000540:	2304      	movs	r3, #4
 8000542:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000544:	2348      	movs	r3, #72	@ 0x48
 8000546:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000548:	2302      	movs	r3, #2
 800054a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800054c:	2303      	movs	r3, #3
 800054e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000550:	f107 0320 	add.w	r3, r7, #32
 8000554:	4618      	mov	r0, r3
 8000556:	f000 ffcf 	bl	80014f8 <HAL_RCC_OscConfig>
 800055a:	4603      	mov	r3, r0
 800055c:	2b00      	cmp	r3, #0
 800055e:	d001      	beq.n	8000564 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000560:	f000 f97c 	bl	800085c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000564:	230f      	movs	r3, #15
 8000566:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000568:	2302      	movs	r3, #2
 800056a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800056c:	2300      	movs	r3, #0
 800056e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000570:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000574:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000576:	2300      	movs	r3, #0
 8000578:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800057a:	f107 030c 	add.w	r3, r7, #12
 800057e:	2102      	movs	r1, #2
 8000580:	4618      	mov	r0, r3
 8000582:	f001 fa31 	bl	80019e8 <HAL_RCC_ClockConfig>
 8000586:	4603      	mov	r3, r0
 8000588:	2b00      	cmp	r3, #0
 800058a:	d001      	beq.n	8000590 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800058c:	f000 f966 	bl	800085c <Error_Handler>
  }
}
 8000590:	bf00      	nop
 8000592:	3750      	adds	r7, #80	@ 0x50
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}
 8000598:	40023800 	.word	0x40023800
 800059c:	40007000 	.word	0x40007000

080005a0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b086      	sub	sp, #24
 80005a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005a6:	f107 0308 	add.w	r3, r7, #8
 80005aa:	2200      	movs	r2, #0
 80005ac:	601a      	str	r2, [r3, #0]
 80005ae:	605a      	str	r2, [r3, #4]
 80005b0:	609a      	str	r2, [r3, #8]
 80005b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005b4:	463b      	mov	r3, r7
 80005b6:	2200      	movs	r2, #0
 80005b8:	601a      	str	r2, [r3, #0]
 80005ba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80005bc:	4b1c      	ldr	r3, [pc, #112]	@ (8000630 <MX_TIM3_Init+0x90>)
 80005be:	4a1d      	ldr	r2, [pc, #116]	@ (8000634 <MX_TIM3_Init+0x94>)
 80005c0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 80005c2:	4b1b      	ldr	r3, [pc, #108]	@ (8000630 <MX_TIM3_Init+0x90>)
 80005c4:	2253      	movs	r2, #83	@ 0x53
 80005c6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005c8:	4b19      	ldr	r3, [pc, #100]	@ (8000630 <MX_TIM3_Init+0x90>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49;
 80005ce:	4b18      	ldr	r3, [pc, #96]	@ (8000630 <MX_TIM3_Init+0x90>)
 80005d0:	2231      	movs	r2, #49	@ 0x31
 80005d2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005d4:	4b16      	ldr	r3, [pc, #88]	@ (8000630 <MX_TIM3_Init+0x90>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005da:	4b15      	ldr	r3, [pc, #84]	@ (8000630 <MX_TIM3_Init+0x90>)
 80005dc:	2200      	movs	r2, #0
 80005de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80005e0:	4813      	ldr	r0, [pc, #76]	@ (8000630 <MX_TIM3_Init+0x90>)
 80005e2:	f001 fc53 	bl	8001e8c <HAL_TIM_Base_Init>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 80005ec:	f000 f936 	bl	800085c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80005f6:	f107 0308 	add.w	r3, r7, #8
 80005fa:	4619      	mov	r1, r3
 80005fc:	480c      	ldr	r0, [pc, #48]	@ (8000630 <MX_TIM3_Init+0x90>)
 80005fe:	f001 fde7 	bl	80021d0 <HAL_TIM_ConfigClockSource>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8000608:	f000 f928 	bl	800085c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800060c:	2300      	movs	r3, #0
 800060e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000610:	2300      	movs	r3, #0
 8000612:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000614:	463b      	mov	r3, r7
 8000616:	4619      	mov	r1, r3
 8000618:	4805      	ldr	r0, [pc, #20]	@ (8000630 <MX_TIM3_Init+0x90>)
 800061a:	f001 ffe9 	bl	80025f0 <HAL_TIMEx_MasterConfigSynchronization>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d001      	beq.n	8000628 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8000624:	f000 f91a 	bl	800085c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000628:	bf00      	nop
 800062a:	3718      	adds	r7, #24
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	200001f8 	.word	0x200001f8
 8000634:	40000400 	.word	0x40000400

08000638 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800063c:	4b11      	ldr	r3, [pc, #68]	@ (8000684 <MX_USART2_UART_Init+0x4c>)
 800063e:	4a12      	ldr	r2, [pc, #72]	@ (8000688 <MX_USART2_UART_Init+0x50>)
 8000640:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000642:	4b10      	ldr	r3, [pc, #64]	@ (8000684 <MX_USART2_UART_Init+0x4c>)
 8000644:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000648:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800064a:	4b0e      	ldr	r3, [pc, #56]	@ (8000684 <MX_USART2_UART_Init+0x4c>)
 800064c:	2200      	movs	r2, #0
 800064e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000650:	4b0c      	ldr	r3, [pc, #48]	@ (8000684 <MX_USART2_UART_Init+0x4c>)
 8000652:	2200      	movs	r2, #0
 8000654:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000656:	4b0b      	ldr	r3, [pc, #44]	@ (8000684 <MX_USART2_UART_Init+0x4c>)
 8000658:	2200      	movs	r2, #0
 800065a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800065c:	4b09      	ldr	r3, [pc, #36]	@ (8000684 <MX_USART2_UART_Init+0x4c>)
 800065e:	220c      	movs	r2, #12
 8000660:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000662:	4b08      	ldr	r3, [pc, #32]	@ (8000684 <MX_USART2_UART_Init+0x4c>)
 8000664:	2200      	movs	r2, #0
 8000666:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000668:	4b06      	ldr	r3, [pc, #24]	@ (8000684 <MX_USART2_UART_Init+0x4c>)
 800066a:	2200      	movs	r2, #0
 800066c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800066e:	4805      	ldr	r0, [pc, #20]	@ (8000684 <MX_USART2_UART_Init+0x4c>)
 8000670:	f002 f840 	bl	80026f4 <HAL_UART_Init>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800067a:	f000 f8ef 	bl	800085c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800067e:	bf00      	nop
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	20000240 	.word	0x20000240
 8000688:	40004400 	.word	0x40004400

0800068c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b08a      	sub	sp, #40	@ 0x28
 8000690:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000692:	f107 0314 	add.w	r3, r7, #20
 8000696:	2200      	movs	r2, #0
 8000698:	601a      	str	r2, [r3, #0]
 800069a:	605a      	str	r2, [r3, #4]
 800069c:	609a      	str	r2, [r3, #8]
 800069e:	60da      	str	r2, [r3, #12]
 80006a0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006a2:	2300      	movs	r3, #0
 80006a4:	613b      	str	r3, [r7, #16]
 80006a6:	4b50      	ldr	r3, [pc, #320]	@ (80007e8 <MX_GPIO_Init+0x15c>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006aa:	4a4f      	ldr	r2, [pc, #316]	@ (80007e8 <MX_GPIO_Init+0x15c>)
 80006ac:	f043 0304 	orr.w	r3, r3, #4
 80006b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006b2:	4b4d      	ldr	r3, [pc, #308]	@ (80007e8 <MX_GPIO_Init+0x15c>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b6:	f003 0304 	and.w	r3, r3, #4
 80006ba:	613b      	str	r3, [r7, #16]
 80006bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006be:	2300      	movs	r3, #0
 80006c0:	60fb      	str	r3, [r7, #12]
 80006c2:	4b49      	ldr	r3, [pc, #292]	@ (80007e8 <MX_GPIO_Init+0x15c>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c6:	4a48      	ldr	r2, [pc, #288]	@ (80007e8 <MX_GPIO_Init+0x15c>)
 80006c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ce:	4b46      	ldr	r3, [pc, #280]	@ (80007e8 <MX_GPIO_Init+0x15c>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006d6:	60fb      	str	r3, [r7, #12]
 80006d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006da:	2300      	movs	r3, #0
 80006dc:	60bb      	str	r3, [r7, #8]
 80006de:	4b42      	ldr	r3, [pc, #264]	@ (80007e8 <MX_GPIO_Init+0x15c>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e2:	4a41      	ldr	r2, [pc, #260]	@ (80007e8 <MX_GPIO_Init+0x15c>)
 80006e4:	f043 0301 	orr.w	r3, r3, #1
 80006e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ea:	4b3f      	ldr	r3, [pc, #252]	@ (80007e8 <MX_GPIO_Init+0x15c>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ee:	f003 0301 	and.w	r3, r3, #1
 80006f2:	60bb      	str	r3, [r7, #8]
 80006f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006f6:	2300      	movs	r3, #0
 80006f8:	607b      	str	r3, [r7, #4]
 80006fa:	4b3b      	ldr	r3, [pc, #236]	@ (80007e8 <MX_GPIO_Init+0x15c>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fe:	4a3a      	ldr	r2, [pc, #232]	@ (80007e8 <MX_GPIO_Init+0x15c>)
 8000700:	f043 0302 	orr.w	r3, r3, #2
 8000704:	6313      	str	r3, [r2, #48]	@ 0x30
 8000706:	4b38      	ldr	r3, [pc, #224]	@ (80007e8 <MX_GPIO_Init+0x15c>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070a:	f003 0302 	and.w	r3, r3, #2
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7, GPIO_PIN_RESET);
 8000712:	2200      	movs	r2, #0
 8000714:	2183      	movs	r1, #131	@ 0x83
 8000716:	4835      	ldr	r0, [pc, #212]	@ (80007ec <MX_GPIO_Init+0x160>)
 8000718:	f000 fed4 	bl	80014c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_8
 800071c:	2200      	movs	r2, #0
 800071e:	f240 5113 	movw	r1, #1299	@ 0x513
 8000722:	4833      	ldr	r0, [pc, #204]	@ (80007f0 <MX_GPIO_Init+0x164>)
 8000724:	f000 fece 	bl	80014c4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4
 8000728:	2200      	movs	r2, #0
 800072a:	f240 4139 	movw	r1, #1081	@ 0x439
 800072e:	4831      	ldr	r0, [pc, #196]	@ (80007f4 <MX_GPIO_Init+0x168>)
 8000730:	f000 fec8 	bl	80014c4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000734:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000738:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800073a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800073e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	2300      	movs	r3, #0
 8000742:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000744:	f107 0314 	add.w	r3, r7, #20
 8000748:	4619      	mov	r1, r3
 800074a:	4828      	ldr	r0, [pc, #160]	@ (80007ec <MX_GPIO_Init+0x160>)
 800074c:	f000 fd36 	bl	80011bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7;
 8000750:	2383      	movs	r3, #131	@ 0x83
 8000752:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000754:	2301      	movs	r3, #1
 8000756:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000758:	2300      	movs	r3, #0
 800075a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800075c:	2300      	movs	r3, #0
 800075e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000760:	f107 0314 	add.w	r3, r7, #20
 8000764:	4619      	mov	r1, r3
 8000766:	4821      	ldr	r0, [pc, #132]	@ (80007ec <MX_GPIO_Init+0x160>)
 8000768:	f000 fd28 	bl	80011bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800076c:	2303      	movs	r3, #3
 800076e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000770:	2301      	movs	r3, #1
 8000772:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000774:	2300      	movs	r3, #0
 8000776:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000778:	2302      	movs	r3, #2
 800077a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800077c:	f107 0314 	add.w	r3, r7, #20
 8000780:	4619      	mov	r1, r3
 8000782:	481b      	ldr	r0, [pc, #108]	@ (80007f0 <MX_GPIO_Init+0x164>)
 8000784:	f000 fd1a 	bl	80011bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_10;
 8000788:	f44f 63a2 	mov.w	r3, #1296	@ 0x510
 800078c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800078e:	2301      	movs	r3, #1
 8000790:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000792:	2300      	movs	r3, #0
 8000794:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000796:	2300      	movs	r3, #0
 8000798:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800079a:	f107 0314 	add.w	r3, r7, #20
 800079e:	4619      	mov	r1, r3
 80007a0:	4813      	ldr	r0, [pc, #76]	@ (80007f0 <MX_GPIO_Init+0x164>)
 80007a2:	f000 fd0b 	bl	80011bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80007a6:	23c0      	movs	r3, #192	@ 0xc0
 80007a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007aa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80007ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b0:	2300      	movs	r3, #0
 80007b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b4:	f107 0314 	add.w	r3, r7, #20
 80007b8:	4619      	mov	r1, r3
 80007ba:	480d      	ldr	r0, [pc, #52]	@ (80007f0 <MX_GPIO_Init+0x164>)
 80007bc:	f000 fcfe 	bl	80011bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB10 PB3 PB4
                           PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4
 80007c0:	f240 4339 	movw	r3, #1081	@ 0x439
 80007c4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c6:	2301      	movs	r3, #1
 80007c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ca:	2300      	movs	r3, #0
 80007cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ce:	2300      	movs	r3, #0
 80007d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007d2:	f107 0314 	add.w	r3, r7, #20
 80007d6:	4619      	mov	r1, r3
 80007d8:	4806      	ldr	r0, [pc, #24]	@ (80007f4 <MX_GPIO_Init+0x168>)
 80007da:	f000 fcef 	bl	80011bc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007de:	bf00      	nop
 80007e0:	3728      	adds	r7, #40	@ 0x28
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	40023800 	.word	0x40023800
 80007ec:	40020800 	.word	0x40020800
 80007f0:	40020000 	.word	0x40020000
 80007f4:	40020400 	.word	0x40020400

080007f8 <CubeProcessStart>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CubeProcessStart */
void CubeProcessStart(void *argument)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	cube_processor_init();
 8000800:	f7ff fcee 	bl	80001e0 <cube_processor_init>
	stepper_tim3_enable_ir();
 8000804:	f000 f926 	bl	8000a54 <stepper_tim3_enable_ir>
	stepper_init_all();
 8000808:	f000 f82e 	bl	8000868 <stepper_init_all>
	uart_start_reception(&huart2);
 800080c:	4808      	ldr	r0, [pc, #32]	@ (8000830 <CubeProcessStart+0x38>)
 800080e:	f000 fa95 	bl	8000d3c <uart_start_reception>
	/* Infinite loop */
	for(;;)
	{
		if(rx_ready){
 8000812:	4b08      	ldr	r3, [pc, #32]	@ (8000834 <CubeProcessStart+0x3c>)
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	b2db      	uxtb	r3, r3
 8000818:	2b00      	cmp	r3, #0
 800081a:	d004      	beq.n	8000826 <CubeProcessStart+0x2e>
			rx_ready = 0;
 800081c:	4b05      	ldr	r3, [pc, #20]	@ (8000834 <CubeProcessStart+0x3c>)
 800081e:	2200      	movs	r2, #0
 8000820:	701a      	strb	r2, [r3, #0]
			cube_process_uart_packet();
 8000822:	f7ff fcf3 	bl	800020c <cube_process_uart_packet>
		}
		osDelay(1000);
 8000826:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800082a:	f003 f801 	bl	8003830 <osDelay>
		if(rx_ready){
 800082e:	e7f0      	b.n	8000812 <CubeProcessStart+0x1a>
 8000830:	20000240 	.word	0x20000240
 8000834:	20000386 	.word	0x20000386

08000838 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10)
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4a04      	ldr	r2, [pc, #16]	@ (8000858 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000846:	4293      	cmp	r3, r2
 8000848:	d101      	bne.n	800084e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800084a:	f000 fb23 	bl	8000e94 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800084e:	bf00      	nop
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	40014400 	.word	0x40014400

0800085c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000860:	b672      	cpsid	i
}
 8000862:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000864:	bf00      	nop
 8000866:	e7fd      	b.n	8000864 <Error_Handler+0x8>

08000868 <stepper_init_all>:
#define STEPS_180_DEG STEPS_90_DEG * 2

stepper_t steppers[MOTOR_COUNT]; // Define steppers array
volatile motor_id_t active_motor = MOTOR_U;

void stepper_init_all(void){ // Fill steppers array with initialized data
 8000868:	b480      	push	{r7}
 800086a:	b09f      	sub	sp, #124	@ 0x7c
 800086c:	af00      	add	r7, sp, #0

	steppers[MOTOR_U] = (stepper_t){
 800086e:	4b43      	ldr	r3, [pc, #268]	@ (800097c <stepper_init_all+0x114>)
 8000870:	461a      	mov	r2, r3
 8000872:	2300      	movs	r3, #0
 8000874:	6013      	str	r3, [r2, #0]
 8000876:	6053      	str	r3, [r2, #4]
 8000878:	6093      	str	r3, [r2, #8]
 800087a:	60d3      	str	r3, [r2, #12]
 800087c:	6113      	str	r3, [r2, #16]
 800087e:	4b3f      	ldr	r3, [pc, #252]	@ (800097c <stepper_init_all+0x114>)
 8000880:	4a3f      	ldr	r2, [pc, #252]	@ (8000980 <stepper_init_all+0x118>)
 8000882:	601a      	str	r2, [r3, #0]
 8000884:	4b3d      	ldr	r3, [pc, #244]	@ (800097c <stepper_init_all+0x114>)
 8000886:	2201      	movs	r2, #1
 8000888:	809a      	strh	r2, [r3, #4]
 800088a:	4b3c      	ldr	r3, [pc, #240]	@ (800097c <stepper_init_all+0x114>)
 800088c:	4a3c      	ldr	r2, [pc, #240]	@ (8000980 <stepper_init_all+0x118>)
 800088e:	609a      	str	r2, [r3, #8]
 8000890:	4b3a      	ldr	r3, [pc, #232]	@ (800097c <stepper_init_all+0x114>)
 8000892:	2202      	movs	r2, #2
 8000894:	819a      	strh	r2, [r3, #12]
		.step_port = U_STEP_GPIO_Port,
		.step_pin  = U_STEP_Pin,
		.dir_port  = U_DIR_GPIO_Port,
		.dir_pin   = U_DIR_Pin
	};
	steppers[MOTOR_D] = (stepper_t){
 8000896:	4b39      	ldr	r3, [pc, #228]	@ (800097c <stepper_init_all+0x114>)
 8000898:	3314      	adds	r3, #20
 800089a:	2200      	movs	r2, #0
 800089c:	601a      	str	r2, [r3, #0]
 800089e:	605a      	str	r2, [r3, #4]
 80008a0:	609a      	str	r2, [r3, #8]
 80008a2:	60da      	str	r2, [r3, #12]
 80008a4:	611a      	str	r2, [r3, #16]
 80008a6:	4b35      	ldr	r3, [pc, #212]	@ (800097c <stepper_init_all+0x114>)
 80008a8:	4a35      	ldr	r2, [pc, #212]	@ (8000980 <stepper_init_all+0x118>)
 80008aa:	615a      	str	r2, [r3, #20]
 80008ac:	4b33      	ldr	r3, [pc, #204]	@ (800097c <stepper_init_all+0x114>)
 80008ae:	2210      	movs	r2, #16
 80008b0:	831a      	strh	r2, [r3, #24]
 80008b2:	4b32      	ldr	r3, [pc, #200]	@ (800097c <stepper_init_all+0x114>)
 80008b4:	4a33      	ldr	r2, [pc, #204]	@ (8000984 <stepper_init_all+0x11c>)
 80008b6:	61da      	str	r2, [r3, #28]
 80008b8:	4b30      	ldr	r3, [pc, #192]	@ (800097c <stepper_init_all+0x114>)
 80008ba:	2201      	movs	r2, #1
 80008bc:	841a      	strh	r2, [r3, #32]
		.step_port = D_STEP_GPIO_Port,
		.step_pin  = D_STEP_Pin,
		.dir_port  = D_DIR_GPIO_Port,
		.dir_pin   = D_DIR_Pin
	};
	steppers[MOTOR_L] = (stepper_t){
 80008be:	4b2f      	ldr	r3, [pc, #188]	@ (800097c <stepper_init_all+0x114>)
 80008c0:	3328      	adds	r3, #40	@ 0x28
 80008c2:	2200      	movs	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	605a      	str	r2, [r3, #4]
 80008c8:	609a      	str	r2, [r3, #8]
 80008ca:	60da      	str	r2, [r3, #12]
 80008cc:	611a      	str	r2, [r3, #16]
 80008ce:	4b2b      	ldr	r3, [pc, #172]	@ (800097c <stepper_init_all+0x114>)
 80008d0:	4a2d      	ldr	r2, [pc, #180]	@ (8000988 <stepper_init_all+0x120>)
 80008d2:	629a      	str	r2, [r3, #40]	@ 0x28
 80008d4:	4b29      	ldr	r3, [pc, #164]	@ (800097c <stepper_init_all+0x114>)
 80008d6:	2202      	movs	r2, #2
 80008d8:	859a      	strh	r2, [r3, #44]	@ 0x2c
 80008da:	4b28      	ldr	r3, [pc, #160]	@ (800097c <stepper_init_all+0x114>)
 80008dc:	4a2a      	ldr	r2, [pc, #168]	@ (8000988 <stepper_init_all+0x120>)
 80008de:	631a      	str	r2, [r3, #48]	@ 0x30
 80008e0:	4b26      	ldr	r3, [pc, #152]	@ (800097c <stepper_init_all+0x114>)
 80008e2:	2201      	movs	r2, #1
 80008e4:	869a      	strh	r2, [r3, #52]	@ 0x34
		.step_port = L_STEP_GPIO_Port,
		.step_pin  = L_STEP_Pin,
		.dir_port  = L_DIR_GPIO_Port,
		.dir_pin   = L_DIR_Pin
	};
	steppers[MOTOR_R] = (stepper_t){
 80008e6:	4b25      	ldr	r3, [pc, #148]	@ (800097c <stepper_init_all+0x114>)
 80008e8:	333c      	adds	r3, #60	@ 0x3c
 80008ea:	2200      	movs	r2, #0
 80008ec:	601a      	str	r2, [r3, #0]
 80008ee:	605a      	str	r2, [r3, #4]
 80008f0:	609a      	str	r2, [r3, #8]
 80008f2:	60da      	str	r2, [r3, #12]
 80008f4:	611a      	str	r2, [r3, #16]
 80008f6:	4b21      	ldr	r3, [pc, #132]	@ (800097c <stepper_init_all+0x114>)
 80008f8:	4a22      	ldr	r2, [pc, #136]	@ (8000984 <stepper_init_all+0x11c>)
 80008fa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80008fc:	4b1f      	ldr	r3, [pc, #124]	@ (800097c <stepper_init_all+0x114>)
 80008fe:	2208      	movs	r2, #8
 8000900:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
 8000904:	4b1d      	ldr	r3, [pc, #116]	@ (800097c <stepper_init_all+0x114>)
 8000906:	4a1e      	ldr	r2, [pc, #120]	@ (8000980 <stepper_init_all+0x118>)
 8000908:	645a      	str	r2, [r3, #68]	@ 0x44
 800090a:	4b1c      	ldr	r3, [pc, #112]	@ (800097c <stepper_init_all+0x114>)
 800090c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000910:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
		.step_port = R_STEP_GPIO_Port,
		.step_pin  = R_STEP_Pin,
		.dir_port  = R_DIR_GPIO_Port,
		.dir_pin   = R_DIR_Pin
	};
	steppers[MOTOR_F] = (stepper_t){
 8000914:	4b19      	ldr	r3, [pc, #100]	@ (800097c <stepper_init_all+0x114>)
 8000916:	3350      	adds	r3, #80	@ 0x50
 8000918:	2200      	movs	r2, #0
 800091a:	601a      	str	r2, [r3, #0]
 800091c:	605a      	str	r2, [r3, #4]
 800091e:	609a      	str	r2, [r3, #8]
 8000920:	60da      	str	r2, [r3, #12]
 8000922:	611a      	str	r2, [r3, #16]
 8000924:	4b15      	ldr	r3, [pc, #84]	@ (800097c <stepper_init_all+0x114>)
 8000926:	4a17      	ldr	r2, [pc, #92]	@ (8000984 <stepper_init_all+0x11c>)
 8000928:	651a      	str	r2, [r3, #80]	@ 0x50
 800092a:	4b14      	ldr	r3, [pc, #80]	@ (800097c <stepper_init_all+0x114>)
 800092c:	2210      	movs	r2, #16
 800092e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
 8000932:	4b12      	ldr	r3, [pc, #72]	@ (800097c <stepper_init_all+0x114>)
 8000934:	4a13      	ldr	r2, [pc, #76]	@ (8000984 <stepper_init_all+0x11c>)
 8000936:	659a      	str	r2, [r3, #88]	@ 0x58
 8000938:	4b10      	ldr	r3, [pc, #64]	@ (800097c <stepper_init_all+0x114>)
 800093a:	2220      	movs	r2, #32
 800093c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
		.step_port = F_STEP_GPIO_Port,
		.step_pin  = F_STEP_Pin,
		.dir_port  = F_DIR_GPIO_Port,
		.dir_pin   = F_DIR_Pin
	};
	steppers[MOTOR_B] = (stepper_t){
 8000940:	4b0e      	ldr	r3, [pc, #56]	@ (800097c <stepper_init_all+0x114>)
 8000942:	3364      	adds	r3, #100	@ 0x64
 8000944:	2200      	movs	r2, #0
 8000946:	601a      	str	r2, [r3, #0]
 8000948:	605a      	str	r2, [r3, #4]
 800094a:	609a      	str	r2, [r3, #8]
 800094c:	60da      	str	r2, [r3, #12]
 800094e:	611a      	str	r2, [r3, #16]
 8000950:	4b0a      	ldr	r3, [pc, #40]	@ (800097c <stepper_init_all+0x114>)
 8000952:	4a0b      	ldr	r2, [pc, #44]	@ (8000980 <stepper_init_all+0x118>)
 8000954:	665a      	str	r2, [r3, #100]	@ 0x64
 8000956:	4b09      	ldr	r3, [pc, #36]	@ (800097c <stepper_init_all+0x114>)
 8000958:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800095c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8000960:	4b06      	ldr	r3, [pc, #24]	@ (800097c <stepper_init_all+0x114>)
 8000962:	4a08      	ldr	r2, [pc, #32]	@ (8000984 <stepper_init_all+0x11c>)
 8000964:	66da      	str	r2, [r3, #108]	@ 0x6c
 8000966:	4b05      	ldr	r3, [pc, #20]	@ (800097c <stepper_init_all+0x114>)
 8000968:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800096c:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
		.step_port = B_STEP_GPIO_Port,
		.step_pin  = B_STEP_Pin,
		.dir_port  = B_DIR_GPIO_Port,
		.dir_pin   = B_DIR_Pin
	};
}
 8000970:	bf00      	nop
 8000972:	377c      	adds	r7, #124	@ 0x7c
 8000974:	46bd      	mov	sp, r7
 8000976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097a:	4770      	bx	lr
 800097c:	2000028c 	.word	0x2000028c
 8000980:	40020000 	.word	0x40020000
 8000984:	40020400 	.word	0x40020400
 8000988:	40020800 	.word	0x40020800

0800098c <stepper_tim3_irqhandler>:

extern volatile motor_id_t active_motor;

// For TIM3 configuration info, check MX_TIM3_Init() in main.c

void stepper_tim3_irqhandler(void){
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
	static uint8_t step_level = 0; // Tracks rising or falling STEP edge
	if (TIM3->SR & TIM_SR_UIF){ // If Update Interrupt Flag (UIF) bit is set in the status register, then interrupt requested
 8000992:	4b24      	ldr	r3, [pc, #144]	@ (8000a24 <stepper_tim3_irqhandler+0x98>)
 8000994:	691b      	ldr	r3, [r3, #16]
 8000996:	f003 0301 	and.w	r3, r3, #1
 800099a:	2b00      	cmp	r3, #0
 800099c:	d03d      	beq.n	8000a1a <stepper_tim3_irqhandler+0x8e>
		TIM3->SR &= ~TIM_SR_UIF; // clears UIF
 800099e:	4b21      	ldr	r3, [pc, #132]	@ (8000a24 <stepper_tim3_irqhandler+0x98>)
 80009a0:	691b      	ldr	r3, [r3, #16]
 80009a2:	4a20      	ldr	r2, [pc, #128]	@ (8000a24 <stepper_tim3_irqhandler+0x98>)
 80009a4:	f023 0301 	bic.w	r3, r3, #1
 80009a8:	6113      	str	r3, [r2, #16]

		stepper_t *m = &steppers[active_motor]; // Pointer to active motor
 80009aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000a28 <stepper_tim3_irqhandler+0x9c>)
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	461a      	mov	r2, r3
 80009b2:	4613      	mov	r3, r2
 80009b4:	009b      	lsls	r3, r3, #2
 80009b6:	4413      	add	r3, r2
 80009b8:	009b      	lsls	r3, r3, #2
 80009ba:	4a1c      	ldr	r2, [pc, #112]	@ (8000a2c <stepper_tim3_irqhandler+0xa0>)
 80009bc:	4413      	add	r3, r2
 80009be:	607b      	str	r3, [r7, #4]

		if(m->steps_remaining > 0){ // If the active motor hasn't finished its 90 degree turn
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	691b      	ldr	r3, [r3, #16]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	dd1e      	ble.n	8000a06 <stepper_tim3_irqhandler+0x7a>
			/* Toggle STEP pin */
			HAL_GPIO_WritePin(
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	6818      	ldr	r0, [r3, #0]
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	8899      	ldrh	r1, [r3, #4]
 80009d0:	4b17      	ldr	r3, [pc, #92]	@ (8000a30 <stepper_tim3_irqhandler+0xa4>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	bf0c      	ite	eq
 80009d8:	2301      	moveq	r3, #1
 80009da:	2300      	movne	r3, #0
 80009dc:	b2db      	uxtb	r3, r3
 80009de:	461a      	mov	r2, r3
 80009e0:	f000 fd70 	bl	80014c4 <HAL_GPIO_WritePin>
				m->step_pin,
				step_level ? GPIO_PIN_RESET : GPIO_PIN_SET // If step is high, transition low
			);

			// If step is HIGH, decrement. Do nothing when step is low (this is why step rate is 1/2 TIM3 frequency)
			if(step_level) m->steps_remaining--;
 80009e4:	4b12      	ldr	r3, [pc, #72]	@ (8000a30 <stepper_tim3_irqhandler+0xa4>)
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d004      	beq.n	80009f6 <stepper_tim3_irqhandler+0x6a>
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	691b      	ldr	r3, [r3, #16]
 80009f0:	1e5a      	subs	r2, r3, #1
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	611a      	str	r2, [r3, #16]

			step_level ^= 1; // Invert step_level
 80009f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a30 <stepper_tim3_irqhandler+0xa4>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	f083 0301 	eor.w	r3, r3, #1
 80009fe:	b2da      	uxtb	r2, r3
 8000a00:	4b0b      	ldr	r3, [pc, #44]	@ (8000a30 <stepper_tim3_irqhandler+0xa4>)
 8000a02:	701a      	strb	r2, [r3, #0]
			);

			stepper_tim3_stop();
		}
	}
}
 8000a04:	e009      	b.n	8000a1a <stepper_tim3_irqhandler+0x8e>
			HAL_GPIO_WritePin(
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	6818      	ldr	r0, [r3, #0]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	889b      	ldrh	r3, [r3, #4]
 8000a0e:	2200      	movs	r2, #0
 8000a10:	4619      	mov	r1, r3
 8000a12:	f000 fd57 	bl	80014c4 <HAL_GPIO_WritePin>
			stepper_tim3_stop();
 8000a16:	f000 f80d 	bl	8000a34 <stepper_tim3_stop>
}
 8000a1a:	bf00      	nop
 8000a1c:	3708      	adds	r7, #8
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	40000400 	.word	0x40000400
 8000a28:	20000304 	.word	0x20000304
 8000a2c:	2000028c 	.word	0x2000028c
 8000a30:	20000305 	.word	0x20000305

08000a34 <stepper_tim3_stop>:
void stepper_tim3_start(void){
    TIM3->CNT = 0;
    TIM3->CR1 |= TIM_CR1_CEN;
}

void stepper_tim3_stop(void){
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
	TIM3->CR1 &= ~TIM_CR1_CEN;
 8000a38:	4b05      	ldr	r3, [pc, #20]	@ (8000a50 <stepper_tim3_stop+0x1c>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a04      	ldr	r2, [pc, #16]	@ (8000a50 <stepper_tim3_stop+0x1c>)
 8000a3e:	f023 0301 	bic.w	r3, r3, #1
 8000a42:	6013      	str	r3, [r2, #0]
}
 8000a44:	bf00      	nop
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	40000400 	.word	0x40000400

08000a54 <stepper_tim3_enable_ir>:

void stepper_tim3_enable_ir(void){
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
	TIM3->DIER |= TIM_DIER_UIE;  // enable update interrupt
 8000a58:	4b05      	ldr	r3, [pc, #20]	@ (8000a70 <stepper_tim3_enable_ir+0x1c>)
 8000a5a:	68db      	ldr	r3, [r3, #12]
 8000a5c:	4a04      	ldr	r2, [pc, #16]	@ (8000a70 <stepper_tim3_enable_ir+0x1c>)
 8000a5e:	f043 0301 	orr.w	r3, r3, #1
 8000a62:	60d3      	str	r3, [r2, #12]
}
 8000a64:	bf00      	nop
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	40000400 	.word	0x40000400

08000a74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	607b      	str	r3, [r7, #4]
 8000a7e:	4b12      	ldr	r3, [pc, #72]	@ (8000ac8 <HAL_MspInit+0x54>)
 8000a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a82:	4a11      	ldr	r2, [pc, #68]	@ (8000ac8 <HAL_MspInit+0x54>)
 8000a84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a88:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac8 <HAL_MspInit+0x54>)
 8000a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a92:	607b      	str	r3, [r7, #4]
 8000a94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	603b      	str	r3, [r7, #0]
 8000a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac8 <HAL_MspInit+0x54>)
 8000a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ac8 <HAL_MspInit+0x54>)
 8000aa0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000aa4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aa6:	4b08      	ldr	r3, [pc, #32]	@ (8000ac8 <HAL_MspInit+0x54>)
 8000aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aae:	603b      	str	r3, [r7, #0]
 8000ab0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	210f      	movs	r1, #15
 8000ab6:	f06f 0001 	mvn.w	r0, #1
 8000aba:	f000 fac3 	bl	8001044 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000abe:	bf00      	nop
 8000ac0:	3708      	adds	r7, #8
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	40023800 	.word	0x40023800

08000acc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b084      	sub	sp, #16
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a0e      	ldr	r2, [pc, #56]	@ (8000b14 <HAL_TIM_Base_MspInit+0x48>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d115      	bne.n	8000b0a <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000ade:	2300      	movs	r3, #0
 8000ae0:	60fb      	str	r3, [r7, #12]
 8000ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8000b18 <HAL_TIM_Base_MspInit+0x4c>)
 8000ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ae6:	4a0c      	ldr	r2, [pc, #48]	@ (8000b18 <HAL_TIM_Base_MspInit+0x4c>)
 8000ae8:	f043 0302 	orr.w	r3, r3, #2
 8000aec:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aee:	4b0a      	ldr	r3, [pc, #40]	@ (8000b18 <HAL_TIM_Base_MspInit+0x4c>)
 8000af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000af2:	f003 0302 	and.w	r3, r3, #2
 8000af6:	60fb      	str	r3, [r7, #12]
 8000af8:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8000afa:	2200      	movs	r2, #0
 8000afc:	2105      	movs	r1, #5
 8000afe:	201d      	movs	r0, #29
 8000b00:	f000 faa0 	bl	8001044 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000b04:	201d      	movs	r0, #29
 8000b06:	f000 fab9 	bl	800107c <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000b0a:	bf00      	nop
 8000b0c:	3710      	adds	r7, #16
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	40000400 	.word	0x40000400
 8000b18:	40023800 	.word	0x40023800

08000b1c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b08a      	sub	sp, #40	@ 0x28
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b24:	f107 0314 	add.w	r3, r7, #20
 8000b28:	2200      	movs	r2, #0
 8000b2a:	601a      	str	r2, [r3, #0]
 8000b2c:	605a      	str	r2, [r3, #4]
 8000b2e:	609a      	str	r2, [r3, #8]
 8000b30:	60da      	str	r2, [r3, #12]
 8000b32:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a1d      	ldr	r2, [pc, #116]	@ (8000bb0 <HAL_UART_MspInit+0x94>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d133      	bne.n	8000ba6 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b3e:	2300      	movs	r3, #0
 8000b40:	613b      	str	r3, [r7, #16]
 8000b42:	4b1c      	ldr	r3, [pc, #112]	@ (8000bb4 <HAL_UART_MspInit+0x98>)
 8000b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b46:	4a1b      	ldr	r2, [pc, #108]	@ (8000bb4 <HAL_UART_MspInit+0x98>)
 8000b48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b4e:	4b19      	ldr	r3, [pc, #100]	@ (8000bb4 <HAL_UART_MspInit+0x98>)
 8000b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b56:	613b      	str	r3, [r7, #16]
 8000b58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	60fb      	str	r3, [r7, #12]
 8000b5e:	4b15      	ldr	r3, [pc, #84]	@ (8000bb4 <HAL_UART_MspInit+0x98>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b62:	4a14      	ldr	r2, [pc, #80]	@ (8000bb4 <HAL_UART_MspInit+0x98>)
 8000b64:	f043 0301 	orr.w	r3, r3, #1
 8000b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b6a:	4b12      	ldr	r3, [pc, #72]	@ (8000bb4 <HAL_UART_MspInit+0x98>)
 8000b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6e:	f003 0301 	and.w	r3, r3, #1
 8000b72:	60fb      	str	r3, [r7, #12]
 8000b74:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b76:	230c      	movs	r3, #12
 8000b78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7a:	2302      	movs	r3, #2
 8000b7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b82:	2300      	movs	r3, #0
 8000b84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b86:	2307      	movs	r3, #7
 8000b88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b8a:	f107 0314 	add.w	r3, r7, #20
 8000b8e:	4619      	mov	r1, r3
 8000b90:	4809      	ldr	r0, [pc, #36]	@ (8000bb8 <HAL_UART_MspInit+0x9c>)
 8000b92:	f000 fb13 	bl	80011bc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000b96:	2200      	movs	r2, #0
 8000b98:	2105      	movs	r1, #5
 8000b9a:	2026      	movs	r0, #38	@ 0x26
 8000b9c:	f000 fa52 	bl	8001044 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000ba0:	2026      	movs	r0, #38	@ 0x26
 8000ba2:	f000 fa6b 	bl	800107c <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000ba6:	bf00      	nop
 8000ba8:	3728      	adds	r7, #40	@ 0x28
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	40004400 	.word	0x40004400
 8000bb4:	40023800 	.word	0x40023800
 8000bb8:	40020000 	.word	0x40020000

08000bbc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b08c      	sub	sp, #48	@ 0x30
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8000bcc:	2300      	movs	r3, #0
 8000bce:	60bb      	str	r3, [r7, #8]
 8000bd0:	4b2e      	ldr	r3, [pc, #184]	@ (8000c8c <HAL_InitTick+0xd0>)
 8000bd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bd4:	4a2d      	ldr	r2, [pc, #180]	@ (8000c8c <HAL_InitTick+0xd0>)
 8000bd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bda:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bdc:	4b2b      	ldr	r3, [pc, #172]	@ (8000c8c <HAL_InitTick+0xd0>)
 8000bde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000be0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000be4:	60bb      	str	r3, [r7, #8]
 8000be6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000be8:	f107 020c 	add.w	r2, r7, #12
 8000bec:	f107 0310 	add.w	r3, r7, #16
 8000bf0:	4611      	mov	r1, r2
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f001 f918 	bl	8001e28 <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000bf8:	f001 f902 	bl	8001e00 <HAL_RCC_GetPCLK2Freq>
 8000bfc:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c00:	4a23      	ldr	r2, [pc, #140]	@ (8000c90 <HAL_InitTick+0xd4>)
 8000c02:	fba2 2303 	umull	r2, r3, r2, r3
 8000c06:	0c9b      	lsrs	r3, r3, #18
 8000c08:	3b01      	subs	r3, #1
 8000c0a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8000c0c:	4b21      	ldr	r3, [pc, #132]	@ (8000c94 <HAL_InitTick+0xd8>)
 8000c0e:	4a22      	ldr	r2, [pc, #136]	@ (8000c98 <HAL_InitTick+0xdc>)
 8000c10:	601a      	str	r2, [r3, #0]
   * Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 8000c12:	4b20      	ldr	r3, [pc, #128]	@ (8000c94 <HAL_InitTick+0xd8>)
 8000c14:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c18:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 8000c1a:	4a1e      	ldr	r2, [pc, #120]	@ (8000c94 <HAL_InitTick+0xd8>)
 8000c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c1e:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8000c20:	4b1c      	ldr	r3, [pc, #112]	@ (8000c94 <HAL_InitTick+0xd8>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c26:	4b1b      	ldr	r3, [pc, #108]	@ (8000c94 <HAL_InitTick+0xd8>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c2c:	4b19      	ldr	r3, [pc, #100]	@ (8000c94 <HAL_InitTick+0xd8>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 8000c32:	4818      	ldr	r0, [pc, #96]	@ (8000c94 <HAL_InitTick+0xd8>)
 8000c34:	f001 f92a 	bl	8001e8c <HAL_TIM_Base_Init>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000c3e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d11b      	bne.n	8000c7e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 8000c46:	4813      	ldr	r0, [pc, #76]	@ (8000c94 <HAL_InitTick+0xd8>)
 8000c48:	f001 f970 	bl	8001f2c <HAL_TIM_Base_Start_IT>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000c52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d111      	bne.n	8000c7e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000c5a:	2019      	movs	r0, #25
 8000c5c:	f000 fa0e 	bl	800107c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	2b0f      	cmp	r3, #15
 8000c64:	d808      	bhi.n	8000c78 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000c66:	2200      	movs	r2, #0
 8000c68:	6879      	ldr	r1, [r7, #4]
 8000c6a:	2019      	movs	r0, #25
 8000c6c:	f000 f9ea 	bl	8001044 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c70:	4a0a      	ldr	r2, [pc, #40]	@ (8000c9c <HAL_InitTick+0xe0>)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6013      	str	r3, [r2, #0]
 8000c76:	e002      	b.n	8000c7e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000c7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	3730      	adds	r7, #48	@ 0x30
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40023800 	.word	0x40023800
 8000c90:	431bde83 	.word	0x431bde83
 8000c94:	20000308 	.word	0x20000308
 8000c98:	40014400 	.word	0x40014400
 8000c9c:	20000004 	.word	0x20000004

08000ca0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ca4:	bf00      	nop
 8000ca6:	e7fd      	b.n	8000ca4 <NMI_Handler+0x4>

08000ca8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cac:	bf00      	nop
 8000cae:	e7fd      	b.n	8000cac <HardFault_Handler+0x4>

08000cb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cb4:	bf00      	nop
 8000cb6:	e7fd      	b.n	8000cb4 <MemManage_Handler+0x4>

08000cb8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cbc:	bf00      	nop
 8000cbe:	e7fd      	b.n	8000cbc <BusFault_Handler+0x4>

08000cc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cc4:	bf00      	nop
 8000cc6:	e7fd      	b.n	8000cc4 <UsageFault_Handler+0x4>

08000cc8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ccc:	bf00      	nop
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
	...

08000cd8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8000cdc:	4802      	ldr	r0, [pc, #8]	@ (8000ce8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000cde:	f001 f987 	bl	8001ff0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000ce2:	bf00      	nop
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	20000308 	.word	0x20000308

08000cec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	stepper_tim3_irqhandler();
 8000cf0:	f7ff fe4c 	bl	800098c <stepper_tim3_irqhandler>
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000cf4:	4802      	ldr	r0, [pc, #8]	@ (8000d00 <TIM3_IRQHandler+0x14>)
 8000cf6:	f001 f97b 	bl	8001ff0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	200001f8 	.word	0x200001f8

08000d04 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d08:	4802      	ldr	r0, [pc, #8]	@ (8000d14 <USART2_IRQHandler+0x10>)
 8000d0a:	f001 fd69 	bl	80027e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d0e:	bf00      	nop
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	20000240 	.word	0x20000240

08000d18 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d1c:	4b06      	ldr	r3, [pc, #24]	@ (8000d38 <SystemInit+0x20>)
 8000d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d22:	4a05      	ldr	r2, [pc, #20]	@ (8000d38 <SystemInit+0x20>)
 8000d24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d2c:	bf00      	nop
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	e000ed00 	.word	0xe000ed00

08000d3c <uart_start_reception>:
uint8_t rx_buffer[PACKET_SIZE] = {0};
volatile uint8_t rx_ready = 0;
uint8_t rx_index = 0;


void uart_start_reception(UART_HandleTypeDef *huart){
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(huart, &rx_buffer[0], 1);
 8000d44:	2201      	movs	r2, #1
 8000d46:	4904      	ldr	r1, [pc, #16]	@ (8000d58 <uart_start_reception+0x1c>)
 8000d48:	6878      	ldr	r0, [r7, #4]
 8000d4a:	f001 fd23 	bl	8002794 <HAL_UART_Receive_IT>
}
 8000d4e:	bf00      	nop
 8000d50:	3708      	adds	r7, #8
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	20000350 	.word	0x20000350

08000d5c <HAL_UART_RxCpltCallback>:

// called automatically when data arrives
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4a10      	ldr	r2, [pc, #64]	@ (8000dac <HAL_UART_RxCpltCallback+0x50>)
 8000d6a:	4293      	cmp	r3, r2
 8000d6c:	d119      	bne.n	8000da2 <HAL_UART_RxCpltCallback+0x46>
        rx_index++;
 8000d6e:	4b10      	ldr	r3, [pc, #64]	@ (8000db0 <HAL_UART_RxCpltCallback+0x54>)
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	3301      	adds	r3, #1
 8000d74:	b2da      	uxtb	r2, r3
 8000d76:	4b0e      	ldr	r3, [pc, #56]	@ (8000db0 <HAL_UART_RxCpltCallback+0x54>)
 8000d78:	701a      	strb	r2, [r3, #0]

        if (rx_index >= PACKET_SIZE) {
 8000d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8000db0 <HAL_UART_RxCpltCallback+0x54>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	2b35      	cmp	r3, #53	@ 0x35
 8000d80:	d905      	bls.n	8000d8e <HAL_UART_RxCpltCallback+0x32>
            rx_ready = 1;
 8000d82:	4b0c      	ldr	r3, [pc, #48]	@ (8000db4 <HAL_UART_RxCpltCallback+0x58>)
 8000d84:	2201      	movs	r2, #1
 8000d86:	701a      	strb	r2, [r3, #0]
            rx_index = 0;
 8000d88:	4b09      	ldr	r3, [pc, #36]	@ (8000db0 <HAL_UART_RxCpltCallback+0x54>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	701a      	strb	r2, [r3, #0]
        }

        // Listen for next byte
        HAL_UART_Receive_IT(huart, &rx_buffer[rx_index], 1);
 8000d8e:	4b08      	ldr	r3, [pc, #32]	@ (8000db0 <HAL_UART_RxCpltCallback+0x54>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	461a      	mov	r2, r3
 8000d94:	4b08      	ldr	r3, [pc, #32]	@ (8000db8 <HAL_UART_RxCpltCallback+0x5c>)
 8000d96:	4413      	add	r3, r2
 8000d98:	2201      	movs	r2, #1
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	6878      	ldr	r0, [r7, #4]
 8000d9e:	f001 fcf9 	bl	8002794 <HAL_UART_Receive_IT>
    }
}
 8000da2:	bf00      	nop
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	40004400 	.word	0x40004400
 8000db0:	20000387 	.word	0x20000387
 8000db4:	20000386 	.word	0x20000386
 8000db8:	20000350 	.word	0x20000350

08000dbc <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a09      	ldr	r2, [pc, #36]	@ (8000df0 <HAL_UART_ErrorCallback+0x34>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d10c      	bne.n	8000de8 <HAL_UART_ErrorCallback+0x2c>
        rx_index = 0;
 8000dce:	4b09      	ldr	r3, [pc, #36]	@ (8000df4 <HAL_UART_ErrorCallback+0x38>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	701a      	strb	r2, [r3, #0]
        HAL_UART_Receive_IT(huart, &rx_buffer[rx_index], 1);
 8000dd4:	4b07      	ldr	r3, [pc, #28]	@ (8000df4 <HAL_UART_ErrorCallback+0x38>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	461a      	mov	r2, r3
 8000dda:	4b07      	ldr	r3, [pc, #28]	@ (8000df8 <HAL_UART_ErrorCallback+0x3c>)
 8000ddc:	4413      	add	r3, r2
 8000dde:	2201      	movs	r2, #1
 8000de0:	4619      	mov	r1, r3
 8000de2:	6878      	ldr	r0, [r7, #4]
 8000de4:	f001 fcd6 	bl	8002794 <HAL_UART_Receive_IT>
    }
}
 8000de8:	bf00      	nop
 8000dea:	3708      	adds	r7, #8
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	40004400 	.word	0x40004400
 8000df4:	20000387 	.word	0x20000387
 8000df8:	20000350 	.word	0x20000350

08000dfc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000dfc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e34 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e00:	f7ff ff8a 	bl	8000d18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e04:	480c      	ldr	r0, [pc, #48]	@ (8000e38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e06:	490d      	ldr	r1, [pc, #52]	@ (8000e3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e08:	4a0d      	ldr	r2, [pc, #52]	@ (8000e40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e0c:	e002      	b.n	8000e14 <LoopCopyDataInit>

08000e0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e12:	3304      	adds	r3, #4

08000e14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e18:	d3f9      	bcc.n	8000e0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e1c:	4c0a      	ldr	r4, [pc, #40]	@ (8000e48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e20:	e001      	b.n	8000e26 <LoopFillZerobss>

08000e22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e24:	3204      	adds	r2, #4

08000e26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e28:	d3fb      	bcc.n	8000e22 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000e2a:	f005 fdb1 	bl	8006990 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e2e:	f7ff fb2d 	bl	800048c <main>
  bx  lr    
 8000e32:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000e34:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000e38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e3c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000e40:	08006bd0 	.word	0x08006bd0
  ldr r2, =_sbss
 8000e44:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000e48:	20004eb4 	.word	0x20004eb4

08000e4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e4c:	e7fe      	b.n	8000e4c <ADC_IRQHandler>
	...

08000e50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e54:	4b0e      	ldr	r3, [pc, #56]	@ (8000e90 <HAL_Init+0x40>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a0d      	ldr	r2, [pc, #52]	@ (8000e90 <HAL_Init+0x40>)
 8000e5a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e60:	4b0b      	ldr	r3, [pc, #44]	@ (8000e90 <HAL_Init+0x40>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a0a      	ldr	r2, [pc, #40]	@ (8000e90 <HAL_Init+0x40>)
 8000e66:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e6c:	4b08      	ldr	r3, [pc, #32]	@ (8000e90 <HAL_Init+0x40>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a07      	ldr	r2, [pc, #28]	@ (8000e90 <HAL_Init+0x40>)
 8000e72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e78:	2003      	movs	r0, #3
 8000e7a:	f000 f8d8 	bl	800102e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e7e:	200f      	movs	r0, #15
 8000e80:	f7ff fe9c 	bl	8000bbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e84:	f7ff fdf6 	bl	8000a74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e88:	2300      	movs	r3, #0
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	40023c00 	.word	0x40023c00

08000e94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e98:	4b06      	ldr	r3, [pc, #24]	@ (8000eb4 <HAL_IncTick+0x20>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	4b06      	ldr	r3, [pc, #24]	@ (8000eb8 <HAL_IncTick+0x24>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4413      	add	r3, r2
 8000ea4:	4a04      	ldr	r2, [pc, #16]	@ (8000eb8 <HAL_IncTick+0x24>)
 8000ea6:	6013      	str	r3, [r2, #0]
}
 8000ea8:	bf00      	nop
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	20000008 	.word	0x20000008
 8000eb8:	20000388 	.word	0x20000388

08000ebc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  return uwTick;
 8000ec0:	4b03      	ldr	r3, [pc, #12]	@ (8000ed0 <HAL_GetTick+0x14>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	20000388 	.word	0x20000388

08000ed4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b085      	sub	sp, #20
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	f003 0307 	and.w	r3, r3, #7
 8000ee2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ee4:	4b0c      	ldr	r3, [pc, #48]	@ (8000f18 <__NVIC_SetPriorityGrouping+0x44>)
 8000ee6:	68db      	ldr	r3, [r3, #12]
 8000ee8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eea:	68ba      	ldr	r2, [r7, #8]
 8000eec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ef8:	68bb      	ldr	r3, [r7, #8]
 8000efa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000efc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f06:	4a04      	ldr	r2, [pc, #16]	@ (8000f18 <__NVIC_SetPriorityGrouping+0x44>)
 8000f08:	68bb      	ldr	r3, [r7, #8]
 8000f0a:	60d3      	str	r3, [r2, #12]
}
 8000f0c:	bf00      	nop
 8000f0e:	3714      	adds	r7, #20
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr
 8000f18:	e000ed00 	.word	0xe000ed00

08000f1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f20:	4b04      	ldr	r3, [pc, #16]	@ (8000f34 <__NVIC_GetPriorityGrouping+0x18>)
 8000f22:	68db      	ldr	r3, [r3, #12]
 8000f24:	0a1b      	lsrs	r3, r3, #8
 8000f26:	f003 0307 	and.w	r3, r3, #7
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr
 8000f34:	e000ed00 	.word	0xe000ed00

08000f38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	db0b      	blt.n	8000f62 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
 8000f4c:	f003 021f 	and.w	r2, r3, #31
 8000f50:	4907      	ldr	r1, [pc, #28]	@ (8000f70 <__NVIC_EnableIRQ+0x38>)
 8000f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f56:	095b      	lsrs	r3, r3, #5
 8000f58:	2001      	movs	r0, #1
 8000f5a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f62:	bf00      	nop
 8000f64:	370c      	adds	r7, #12
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	e000e100 	.word	0xe000e100

08000f74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	6039      	str	r1, [r7, #0]
 8000f7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	db0a      	blt.n	8000f9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	b2da      	uxtb	r2, r3
 8000f8c:	490c      	ldr	r1, [pc, #48]	@ (8000fc0 <__NVIC_SetPriority+0x4c>)
 8000f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f92:	0112      	lsls	r2, r2, #4
 8000f94:	b2d2      	uxtb	r2, r2
 8000f96:	440b      	add	r3, r1
 8000f98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f9c:	e00a      	b.n	8000fb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	b2da      	uxtb	r2, r3
 8000fa2:	4908      	ldr	r1, [pc, #32]	@ (8000fc4 <__NVIC_SetPriority+0x50>)
 8000fa4:	79fb      	ldrb	r3, [r7, #7]
 8000fa6:	f003 030f 	and.w	r3, r3, #15
 8000faa:	3b04      	subs	r3, #4
 8000fac:	0112      	lsls	r2, r2, #4
 8000fae:	b2d2      	uxtb	r2, r2
 8000fb0:	440b      	add	r3, r1
 8000fb2:	761a      	strb	r2, [r3, #24]
}
 8000fb4:	bf00      	nop
 8000fb6:	370c      	adds	r7, #12
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr
 8000fc0:	e000e100 	.word	0xe000e100
 8000fc4:	e000ed00 	.word	0xe000ed00

08000fc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b089      	sub	sp, #36	@ 0x24
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	60b9      	str	r1, [r7, #8]
 8000fd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	f003 0307 	and.w	r3, r3, #7
 8000fda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fdc:	69fb      	ldr	r3, [r7, #28]
 8000fde:	f1c3 0307 	rsb	r3, r3, #7
 8000fe2:	2b04      	cmp	r3, #4
 8000fe4:	bf28      	it	cs
 8000fe6:	2304      	movcs	r3, #4
 8000fe8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fea:	69fb      	ldr	r3, [r7, #28]
 8000fec:	3304      	adds	r3, #4
 8000fee:	2b06      	cmp	r3, #6
 8000ff0:	d902      	bls.n	8000ff8 <NVIC_EncodePriority+0x30>
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	3b03      	subs	r3, #3
 8000ff6:	e000      	b.n	8000ffa <NVIC_EncodePriority+0x32>
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ffc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001000:	69bb      	ldr	r3, [r7, #24]
 8001002:	fa02 f303 	lsl.w	r3, r2, r3
 8001006:	43da      	mvns	r2, r3
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	401a      	ands	r2, r3
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001010:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	fa01 f303 	lsl.w	r3, r1, r3
 800101a:	43d9      	mvns	r1, r3
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001020:	4313      	orrs	r3, r2
         );
}
 8001022:	4618      	mov	r0, r3
 8001024:	3724      	adds	r7, #36	@ 0x24
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr

0800102e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800102e:	b580      	push	{r7, lr}
 8001030:	b082      	sub	sp, #8
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f7ff ff4c 	bl	8000ed4 <__NVIC_SetPriorityGrouping>
}
 800103c:	bf00      	nop
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}

08001044 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001044:	b580      	push	{r7, lr}
 8001046:	b086      	sub	sp, #24
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	60b9      	str	r1, [r7, #8]
 800104e:	607a      	str	r2, [r7, #4]
 8001050:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001052:	2300      	movs	r3, #0
 8001054:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001056:	f7ff ff61 	bl	8000f1c <__NVIC_GetPriorityGrouping>
 800105a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800105c:	687a      	ldr	r2, [r7, #4]
 800105e:	68b9      	ldr	r1, [r7, #8]
 8001060:	6978      	ldr	r0, [r7, #20]
 8001062:	f7ff ffb1 	bl	8000fc8 <NVIC_EncodePriority>
 8001066:	4602      	mov	r2, r0
 8001068:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800106c:	4611      	mov	r1, r2
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff ff80 	bl	8000f74 <__NVIC_SetPriority>
}
 8001074:	bf00      	nop
 8001076:	3718      	adds	r7, #24
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}

0800107c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff ff54 	bl	8000f38 <__NVIC_EnableIRQ>
}
 8001090:	bf00      	nop
 8001092:	3708      	adds	r7, #8
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}

08001098 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010a4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80010a6:	f7ff ff09 	bl	8000ebc <HAL_GetTick>
 80010aa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	d008      	beq.n	80010ca <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2280      	movs	r2, #128	@ 0x80
 80010bc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2200      	movs	r2, #0
 80010c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80010c6:	2301      	movs	r3, #1
 80010c8:	e052      	b.n	8001170 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f022 0216 	bic.w	r2, r2, #22
 80010d8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	695a      	ldr	r2, [r3, #20]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80010e8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d103      	bne.n	80010fa <HAL_DMA_Abort+0x62>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d007      	beq.n	800110a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f022 0208 	bic.w	r2, r2, #8
 8001108:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f022 0201 	bic.w	r2, r2, #1
 8001118:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800111a:	e013      	b.n	8001144 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800111c:	f7ff fece 	bl	8000ebc <HAL_GetTick>
 8001120:	4602      	mov	r2, r0
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	2b05      	cmp	r3, #5
 8001128:	d90c      	bls.n	8001144 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2220      	movs	r2, #32
 800112e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2203      	movs	r2, #3
 8001134:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2200      	movs	r2, #0
 800113c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001140:	2303      	movs	r3, #3
 8001142:	e015      	b.n	8001170 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f003 0301 	and.w	r3, r3, #1
 800114e:	2b00      	cmp	r3, #0
 8001150:	d1e4      	bne.n	800111c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001156:	223f      	movs	r2, #63	@ 0x3f
 8001158:	409a      	lsls	r2, r3
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2201      	movs	r2, #1
 8001162:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	2200      	movs	r2, #0
 800116a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800116e:	2300      	movs	r3, #0
}
 8001170:	4618      	mov	r0, r3
 8001172:	3710      	adds	r7, #16
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}

08001178 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001186:	b2db      	uxtb	r3, r3
 8001188:	2b02      	cmp	r3, #2
 800118a:	d004      	beq.n	8001196 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2280      	movs	r2, #128	@ 0x80
 8001190:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
 8001194:	e00c      	b.n	80011b0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2205      	movs	r2, #5
 800119a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f022 0201 	bic.w	r2, r2, #1
 80011ac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80011ae:	2300      	movs	r3, #0
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	370c      	adds	r7, #12
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr

080011bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011bc:	b480      	push	{r7}
 80011be:	b089      	sub	sp, #36	@ 0x24
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011c6:	2300      	movs	r3, #0
 80011c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011ca:	2300      	movs	r3, #0
 80011cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011ce:	2300      	movs	r3, #0
 80011d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011d2:	2300      	movs	r3, #0
 80011d4:	61fb      	str	r3, [r7, #28]
 80011d6:	e159      	b.n	800148c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011d8:	2201      	movs	r2, #1
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	697a      	ldr	r2, [r7, #20]
 80011e8:	4013      	ands	r3, r2
 80011ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011ec:	693a      	ldr	r2, [r7, #16]
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	429a      	cmp	r2, r3
 80011f2:	f040 8148 	bne.w	8001486 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	f003 0303 	and.w	r3, r3, #3
 80011fe:	2b01      	cmp	r3, #1
 8001200:	d005      	beq.n	800120e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800120a:	2b02      	cmp	r3, #2
 800120c:	d130      	bne.n	8001270 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	689b      	ldr	r3, [r3, #8]
 8001212:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001214:	69fb      	ldr	r3, [r7, #28]
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	2203      	movs	r2, #3
 800121a:	fa02 f303 	lsl.w	r3, r2, r3
 800121e:	43db      	mvns	r3, r3
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	4013      	ands	r3, r2
 8001224:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	68da      	ldr	r2, [r3, #12]
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	fa02 f303 	lsl.w	r3, r2, r3
 8001232:	69ba      	ldr	r2, [r7, #24]
 8001234:	4313      	orrs	r3, r2
 8001236:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	69ba      	ldr	r2, [r7, #24]
 800123c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001244:	2201      	movs	r2, #1
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	fa02 f303 	lsl.w	r3, r2, r3
 800124c:	43db      	mvns	r3, r3
 800124e:	69ba      	ldr	r2, [r7, #24]
 8001250:	4013      	ands	r3, r2
 8001252:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	091b      	lsrs	r3, r3, #4
 800125a:	f003 0201 	and.w	r2, r3, #1
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	69ba      	ldr	r2, [r7, #24]
 8001266:	4313      	orrs	r3, r2
 8001268:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	69ba      	ldr	r2, [r7, #24]
 800126e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f003 0303 	and.w	r3, r3, #3
 8001278:	2b03      	cmp	r3, #3
 800127a:	d017      	beq.n	80012ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	2203      	movs	r2, #3
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	43db      	mvns	r3, r3
 800128e:	69ba      	ldr	r2, [r7, #24]
 8001290:	4013      	ands	r3, r2
 8001292:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	689a      	ldr	r2, [r3, #8]
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	fa02 f303 	lsl.w	r3, r2, r3
 80012a0:	69ba      	ldr	r2, [r7, #24]
 80012a2:	4313      	orrs	r3, r2
 80012a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	f003 0303 	and.w	r3, r3, #3
 80012b4:	2b02      	cmp	r3, #2
 80012b6:	d123      	bne.n	8001300 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	08da      	lsrs	r2, r3, #3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	3208      	adds	r2, #8
 80012c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	f003 0307 	and.w	r3, r3, #7
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	220f      	movs	r2, #15
 80012d0:	fa02 f303 	lsl.w	r3, r2, r3
 80012d4:	43db      	mvns	r3, r3
 80012d6:	69ba      	ldr	r2, [r7, #24]
 80012d8:	4013      	ands	r3, r2
 80012da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	691a      	ldr	r2, [r3, #16]
 80012e0:	69fb      	ldr	r3, [r7, #28]
 80012e2:	f003 0307 	and.w	r3, r3, #7
 80012e6:	009b      	lsls	r3, r3, #2
 80012e8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ec:	69ba      	ldr	r2, [r7, #24]
 80012ee:	4313      	orrs	r3, r2
 80012f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012f2:	69fb      	ldr	r3, [r7, #28]
 80012f4:	08da      	lsrs	r2, r3, #3
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	3208      	adds	r2, #8
 80012fa:	69b9      	ldr	r1, [r7, #24]
 80012fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	2203      	movs	r2, #3
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	43db      	mvns	r3, r3
 8001312:	69ba      	ldr	r2, [r7, #24]
 8001314:	4013      	ands	r3, r2
 8001316:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f003 0203 	and.w	r2, r3, #3
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	005b      	lsls	r3, r3, #1
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	4313      	orrs	r3, r2
 800132c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800133c:	2b00      	cmp	r3, #0
 800133e:	f000 80a2 	beq.w	8001486 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001342:	2300      	movs	r3, #0
 8001344:	60fb      	str	r3, [r7, #12]
 8001346:	4b57      	ldr	r3, [pc, #348]	@ (80014a4 <HAL_GPIO_Init+0x2e8>)
 8001348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800134a:	4a56      	ldr	r2, [pc, #344]	@ (80014a4 <HAL_GPIO_Init+0x2e8>)
 800134c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001350:	6453      	str	r3, [r2, #68]	@ 0x44
 8001352:	4b54      	ldr	r3, [pc, #336]	@ (80014a4 <HAL_GPIO_Init+0x2e8>)
 8001354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001356:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800135a:	60fb      	str	r3, [r7, #12]
 800135c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800135e:	4a52      	ldr	r2, [pc, #328]	@ (80014a8 <HAL_GPIO_Init+0x2ec>)
 8001360:	69fb      	ldr	r3, [r7, #28]
 8001362:	089b      	lsrs	r3, r3, #2
 8001364:	3302      	adds	r3, #2
 8001366:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800136a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800136c:	69fb      	ldr	r3, [r7, #28]
 800136e:	f003 0303 	and.w	r3, r3, #3
 8001372:	009b      	lsls	r3, r3, #2
 8001374:	220f      	movs	r2, #15
 8001376:	fa02 f303 	lsl.w	r3, r2, r3
 800137a:	43db      	mvns	r3, r3
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	4013      	ands	r3, r2
 8001380:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4a49      	ldr	r2, [pc, #292]	@ (80014ac <HAL_GPIO_Init+0x2f0>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d019      	beq.n	80013be <HAL_GPIO_Init+0x202>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4a48      	ldr	r2, [pc, #288]	@ (80014b0 <HAL_GPIO_Init+0x2f4>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d013      	beq.n	80013ba <HAL_GPIO_Init+0x1fe>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4a47      	ldr	r2, [pc, #284]	@ (80014b4 <HAL_GPIO_Init+0x2f8>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d00d      	beq.n	80013b6 <HAL_GPIO_Init+0x1fa>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4a46      	ldr	r2, [pc, #280]	@ (80014b8 <HAL_GPIO_Init+0x2fc>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d007      	beq.n	80013b2 <HAL_GPIO_Init+0x1f6>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4a45      	ldr	r2, [pc, #276]	@ (80014bc <HAL_GPIO_Init+0x300>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d101      	bne.n	80013ae <HAL_GPIO_Init+0x1f2>
 80013aa:	2304      	movs	r3, #4
 80013ac:	e008      	b.n	80013c0 <HAL_GPIO_Init+0x204>
 80013ae:	2307      	movs	r3, #7
 80013b0:	e006      	b.n	80013c0 <HAL_GPIO_Init+0x204>
 80013b2:	2303      	movs	r3, #3
 80013b4:	e004      	b.n	80013c0 <HAL_GPIO_Init+0x204>
 80013b6:	2302      	movs	r3, #2
 80013b8:	e002      	b.n	80013c0 <HAL_GPIO_Init+0x204>
 80013ba:	2301      	movs	r3, #1
 80013bc:	e000      	b.n	80013c0 <HAL_GPIO_Init+0x204>
 80013be:	2300      	movs	r3, #0
 80013c0:	69fa      	ldr	r2, [r7, #28]
 80013c2:	f002 0203 	and.w	r2, r2, #3
 80013c6:	0092      	lsls	r2, r2, #2
 80013c8:	4093      	lsls	r3, r2
 80013ca:	69ba      	ldr	r2, [r7, #24]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013d0:	4935      	ldr	r1, [pc, #212]	@ (80014a8 <HAL_GPIO_Init+0x2ec>)
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	089b      	lsrs	r3, r3, #2
 80013d6:	3302      	adds	r3, #2
 80013d8:	69ba      	ldr	r2, [r7, #24]
 80013da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013de:	4b38      	ldr	r3, [pc, #224]	@ (80014c0 <HAL_GPIO_Init+0x304>)
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	43db      	mvns	r3, r3
 80013e8:	69ba      	ldr	r2, [r7, #24]
 80013ea:	4013      	ands	r3, r2
 80013ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d003      	beq.n	8001402 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80013fa:	69ba      	ldr	r2, [r7, #24]
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	4313      	orrs	r3, r2
 8001400:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001402:	4a2f      	ldr	r2, [pc, #188]	@ (80014c0 <HAL_GPIO_Init+0x304>)
 8001404:	69bb      	ldr	r3, [r7, #24]
 8001406:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001408:	4b2d      	ldr	r3, [pc, #180]	@ (80014c0 <HAL_GPIO_Init+0x304>)
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800140e:	693b      	ldr	r3, [r7, #16]
 8001410:	43db      	mvns	r3, r3
 8001412:	69ba      	ldr	r2, [r7, #24]
 8001414:	4013      	ands	r3, r2
 8001416:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001420:	2b00      	cmp	r3, #0
 8001422:	d003      	beq.n	800142c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001424:	69ba      	ldr	r2, [r7, #24]
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	4313      	orrs	r3, r2
 800142a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800142c:	4a24      	ldr	r2, [pc, #144]	@ (80014c0 <HAL_GPIO_Init+0x304>)
 800142e:	69bb      	ldr	r3, [r7, #24]
 8001430:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001432:	4b23      	ldr	r3, [pc, #140]	@ (80014c0 <HAL_GPIO_Init+0x304>)
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001438:	693b      	ldr	r3, [r7, #16]
 800143a:	43db      	mvns	r3, r3
 800143c:	69ba      	ldr	r2, [r7, #24]
 800143e:	4013      	ands	r3, r2
 8001440:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800144a:	2b00      	cmp	r3, #0
 800144c:	d003      	beq.n	8001456 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	4313      	orrs	r3, r2
 8001454:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001456:	4a1a      	ldr	r2, [pc, #104]	@ (80014c0 <HAL_GPIO_Init+0x304>)
 8001458:	69bb      	ldr	r3, [r7, #24]
 800145a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800145c:	4b18      	ldr	r3, [pc, #96]	@ (80014c0 <HAL_GPIO_Init+0x304>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	43db      	mvns	r3, r3
 8001466:	69ba      	ldr	r2, [r7, #24]
 8001468:	4013      	ands	r3, r2
 800146a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001474:	2b00      	cmp	r3, #0
 8001476:	d003      	beq.n	8001480 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001478:	69ba      	ldr	r2, [r7, #24]
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	4313      	orrs	r3, r2
 800147e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001480:	4a0f      	ldr	r2, [pc, #60]	@ (80014c0 <HAL_GPIO_Init+0x304>)
 8001482:	69bb      	ldr	r3, [r7, #24]
 8001484:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	3301      	adds	r3, #1
 800148a:	61fb      	str	r3, [r7, #28]
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	2b0f      	cmp	r3, #15
 8001490:	f67f aea2 	bls.w	80011d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001494:	bf00      	nop
 8001496:	bf00      	nop
 8001498:	3724      	adds	r7, #36	@ 0x24
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	40023800 	.word	0x40023800
 80014a8:	40013800 	.word	0x40013800
 80014ac:	40020000 	.word	0x40020000
 80014b0:	40020400 	.word	0x40020400
 80014b4:	40020800 	.word	0x40020800
 80014b8:	40020c00 	.word	0x40020c00
 80014bc:	40021000 	.word	0x40021000
 80014c0:	40013c00 	.word	0x40013c00

080014c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
 80014cc:	460b      	mov	r3, r1
 80014ce:	807b      	strh	r3, [r7, #2]
 80014d0:	4613      	mov	r3, r2
 80014d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014d4:	787b      	ldrb	r3, [r7, #1]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d003      	beq.n	80014e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014da:	887a      	ldrh	r2, [r7, #2]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80014e0:	e003      	b.n	80014ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014e2:	887b      	ldrh	r3, [r7, #2]
 80014e4:	041a      	lsls	r2, r3, #16
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	619a      	str	r2, [r3, #24]
}
 80014ea:	bf00      	nop
 80014ec:	370c      	adds	r7, #12
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr
	...

080014f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d101      	bne.n	800150a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001506:	2301      	movs	r3, #1
 8001508:	e267      	b.n	80019da <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f003 0301 	and.w	r3, r3, #1
 8001512:	2b00      	cmp	r3, #0
 8001514:	d075      	beq.n	8001602 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001516:	4b88      	ldr	r3, [pc, #544]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 8001518:	689b      	ldr	r3, [r3, #8]
 800151a:	f003 030c 	and.w	r3, r3, #12
 800151e:	2b04      	cmp	r3, #4
 8001520:	d00c      	beq.n	800153c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001522:	4b85      	ldr	r3, [pc, #532]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800152a:	2b08      	cmp	r3, #8
 800152c:	d112      	bne.n	8001554 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800152e:	4b82      	ldr	r3, [pc, #520]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001536:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800153a:	d10b      	bne.n	8001554 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800153c:	4b7e      	ldr	r3, [pc, #504]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001544:	2b00      	cmp	r3, #0
 8001546:	d05b      	beq.n	8001600 <HAL_RCC_OscConfig+0x108>
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d157      	bne.n	8001600 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e242      	b.n	80019da <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800155c:	d106      	bne.n	800156c <HAL_RCC_OscConfig+0x74>
 800155e:	4b76      	ldr	r3, [pc, #472]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a75      	ldr	r2, [pc, #468]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 8001564:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001568:	6013      	str	r3, [r2, #0]
 800156a:	e01d      	b.n	80015a8 <HAL_RCC_OscConfig+0xb0>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001574:	d10c      	bne.n	8001590 <HAL_RCC_OscConfig+0x98>
 8001576:	4b70      	ldr	r3, [pc, #448]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a6f      	ldr	r2, [pc, #444]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 800157c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001580:	6013      	str	r3, [r2, #0]
 8001582:	4b6d      	ldr	r3, [pc, #436]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a6c      	ldr	r2, [pc, #432]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 8001588:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800158c:	6013      	str	r3, [r2, #0]
 800158e:	e00b      	b.n	80015a8 <HAL_RCC_OscConfig+0xb0>
 8001590:	4b69      	ldr	r3, [pc, #420]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a68      	ldr	r2, [pc, #416]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 8001596:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800159a:	6013      	str	r3, [r2, #0]
 800159c:	4b66      	ldr	r3, [pc, #408]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a65      	ldr	r2, [pc, #404]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 80015a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d013      	beq.n	80015d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015b0:	f7ff fc84 	bl	8000ebc <HAL_GetTick>
 80015b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015b6:	e008      	b.n	80015ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015b8:	f7ff fc80 	bl	8000ebc <HAL_GetTick>
 80015bc:	4602      	mov	r2, r0
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	2b64      	cmp	r3, #100	@ 0x64
 80015c4:	d901      	bls.n	80015ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80015c6:	2303      	movs	r3, #3
 80015c8:	e207      	b.n	80019da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ca:	4b5b      	ldr	r3, [pc, #364]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d0f0      	beq.n	80015b8 <HAL_RCC_OscConfig+0xc0>
 80015d6:	e014      	b.n	8001602 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d8:	f7ff fc70 	bl	8000ebc <HAL_GetTick>
 80015dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015de:	e008      	b.n	80015f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015e0:	f7ff fc6c 	bl	8000ebc <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	2b64      	cmp	r3, #100	@ 0x64
 80015ec:	d901      	bls.n	80015f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	e1f3      	b.n	80019da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015f2:	4b51      	ldr	r3, [pc, #324]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d1f0      	bne.n	80015e0 <HAL_RCC_OscConfig+0xe8>
 80015fe:	e000      	b.n	8001602 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001600:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f003 0302 	and.w	r3, r3, #2
 800160a:	2b00      	cmp	r3, #0
 800160c:	d063      	beq.n	80016d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800160e:	4b4a      	ldr	r3, [pc, #296]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 8001610:	689b      	ldr	r3, [r3, #8]
 8001612:	f003 030c 	and.w	r3, r3, #12
 8001616:	2b00      	cmp	r3, #0
 8001618:	d00b      	beq.n	8001632 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800161a:	4b47      	ldr	r3, [pc, #284]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001622:	2b08      	cmp	r3, #8
 8001624:	d11c      	bne.n	8001660 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001626:	4b44      	ldr	r3, [pc, #272]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800162e:	2b00      	cmp	r3, #0
 8001630:	d116      	bne.n	8001660 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001632:	4b41      	ldr	r3, [pc, #260]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f003 0302 	and.w	r3, r3, #2
 800163a:	2b00      	cmp	r3, #0
 800163c:	d005      	beq.n	800164a <HAL_RCC_OscConfig+0x152>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	68db      	ldr	r3, [r3, #12]
 8001642:	2b01      	cmp	r3, #1
 8001644:	d001      	beq.n	800164a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e1c7      	b.n	80019da <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800164a:	4b3b      	ldr	r3, [pc, #236]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	691b      	ldr	r3, [r3, #16]
 8001656:	00db      	lsls	r3, r3, #3
 8001658:	4937      	ldr	r1, [pc, #220]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 800165a:	4313      	orrs	r3, r2
 800165c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800165e:	e03a      	b.n	80016d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d020      	beq.n	80016aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001668:	4b34      	ldr	r3, [pc, #208]	@ (800173c <HAL_RCC_OscConfig+0x244>)
 800166a:	2201      	movs	r2, #1
 800166c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800166e:	f7ff fc25 	bl	8000ebc <HAL_GetTick>
 8001672:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001674:	e008      	b.n	8001688 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001676:	f7ff fc21 	bl	8000ebc <HAL_GetTick>
 800167a:	4602      	mov	r2, r0
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	2b02      	cmp	r3, #2
 8001682:	d901      	bls.n	8001688 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001684:	2303      	movs	r3, #3
 8001686:	e1a8      	b.n	80019da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001688:	4b2b      	ldr	r3, [pc, #172]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f003 0302 	and.w	r3, r3, #2
 8001690:	2b00      	cmp	r3, #0
 8001692:	d0f0      	beq.n	8001676 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001694:	4b28      	ldr	r3, [pc, #160]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	691b      	ldr	r3, [r3, #16]
 80016a0:	00db      	lsls	r3, r3, #3
 80016a2:	4925      	ldr	r1, [pc, #148]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 80016a4:	4313      	orrs	r3, r2
 80016a6:	600b      	str	r3, [r1, #0]
 80016a8:	e015      	b.n	80016d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016aa:	4b24      	ldr	r3, [pc, #144]	@ (800173c <HAL_RCC_OscConfig+0x244>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b0:	f7ff fc04 	bl	8000ebc <HAL_GetTick>
 80016b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016b6:	e008      	b.n	80016ca <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016b8:	f7ff fc00 	bl	8000ebc <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e187      	b.n	80019da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 0302 	and.w	r3, r3, #2
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d1f0      	bne.n	80016b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 0308 	and.w	r3, r3, #8
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d036      	beq.n	8001750 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	695b      	ldr	r3, [r3, #20]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d016      	beq.n	8001718 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016ea:	4b15      	ldr	r3, [pc, #84]	@ (8001740 <HAL_RCC_OscConfig+0x248>)
 80016ec:	2201      	movs	r2, #1
 80016ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016f0:	f7ff fbe4 	bl	8000ebc <HAL_GetTick>
 80016f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016f6:	e008      	b.n	800170a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016f8:	f7ff fbe0 	bl	8000ebc <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	2b02      	cmp	r3, #2
 8001704:	d901      	bls.n	800170a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001706:	2303      	movs	r3, #3
 8001708:	e167      	b.n	80019da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800170a:	4b0b      	ldr	r3, [pc, #44]	@ (8001738 <HAL_RCC_OscConfig+0x240>)
 800170c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800170e:	f003 0302 	and.w	r3, r3, #2
 8001712:	2b00      	cmp	r3, #0
 8001714:	d0f0      	beq.n	80016f8 <HAL_RCC_OscConfig+0x200>
 8001716:	e01b      	b.n	8001750 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001718:	4b09      	ldr	r3, [pc, #36]	@ (8001740 <HAL_RCC_OscConfig+0x248>)
 800171a:	2200      	movs	r2, #0
 800171c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800171e:	f7ff fbcd 	bl	8000ebc <HAL_GetTick>
 8001722:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001724:	e00e      	b.n	8001744 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001726:	f7ff fbc9 	bl	8000ebc <HAL_GetTick>
 800172a:	4602      	mov	r2, r0
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	1ad3      	subs	r3, r2, r3
 8001730:	2b02      	cmp	r3, #2
 8001732:	d907      	bls.n	8001744 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001734:	2303      	movs	r3, #3
 8001736:	e150      	b.n	80019da <HAL_RCC_OscConfig+0x4e2>
 8001738:	40023800 	.word	0x40023800
 800173c:	42470000 	.word	0x42470000
 8001740:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001744:	4b88      	ldr	r3, [pc, #544]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 8001746:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001748:	f003 0302 	and.w	r3, r3, #2
 800174c:	2b00      	cmp	r3, #0
 800174e:	d1ea      	bne.n	8001726 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f003 0304 	and.w	r3, r3, #4
 8001758:	2b00      	cmp	r3, #0
 800175a:	f000 8097 	beq.w	800188c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800175e:	2300      	movs	r3, #0
 8001760:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001762:	4b81      	ldr	r3, [pc, #516]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 8001764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001766:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d10f      	bne.n	800178e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800176e:	2300      	movs	r3, #0
 8001770:	60bb      	str	r3, [r7, #8]
 8001772:	4b7d      	ldr	r3, [pc, #500]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 8001774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001776:	4a7c      	ldr	r2, [pc, #496]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 8001778:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800177c:	6413      	str	r3, [r2, #64]	@ 0x40
 800177e:	4b7a      	ldr	r3, [pc, #488]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 8001780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001782:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001786:	60bb      	str	r3, [r7, #8]
 8001788:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800178a:	2301      	movs	r3, #1
 800178c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800178e:	4b77      	ldr	r3, [pc, #476]	@ (800196c <HAL_RCC_OscConfig+0x474>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001796:	2b00      	cmp	r3, #0
 8001798:	d118      	bne.n	80017cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800179a:	4b74      	ldr	r3, [pc, #464]	@ (800196c <HAL_RCC_OscConfig+0x474>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a73      	ldr	r2, [pc, #460]	@ (800196c <HAL_RCC_OscConfig+0x474>)
 80017a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017a6:	f7ff fb89 	bl	8000ebc <HAL_GetTick>
 80017aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017ac:	e008      	b.n	80017c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017ae:	f7ff fb85 	bl	8000ebc <HAL_GetTick>
 80017b2:	4602      	mov	r2, r0
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	2b02      	cmp	r3, #2
 80017ba:	d901      	bls.n	80017c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80017bc:	2303      	movs	r3, #3
 80017be:	e10c      	b.n	80019da <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017c0:	4b6a      	ldr	r3, [pc, #424]	@ (800196c <HAL_RCC_OscConfig+0x474>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d0f0      	beq.n	80017ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d106      	bne.n	80017e2 <HAL_RCC_OscConfig+0x2ea>
 80017d4:	4b64      	ldr	r3, [pc, #400]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 80017d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017d8:	4a63      	ldr	r2, [pc, #396]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 80017da:	f043 0301 	orr.w	r3, r3, #1
 80017de:	6713      	str	r3, [r2, #112]	@ 0x70
 80017e0:	e01c      	b.n	800181c <HAL_RCC_OscConfig+0x324>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	2b05      	cmp	r3, #5
 80017e8:	d10c      	bne.n	8001804 <HAL_RCC_OscConfig+0x30c>
 80017ea:	4b5f      	ldr	r3, [pc, #380]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 80017ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017ee:	4a5e      	ldr	r2, [pc, #376]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 80017f0:	f043 0304 	orr.w	r3, r3, #4
 80017f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80017f6:	4b5c      	ldr	r3, [pc, #368]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 80017f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017fa:	4a5b      	ldr	r2, [pc, #364]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 80017fc:	f043 0301 	orr.w	r3, r3, #1
 8001800:	6713      	str	r3, [r2, #112]	@ 0x70
 8001802:	e00b      	b.n	800181c <HAL_RCC_OscConfig+0x324>
 8001804:	4b58      	ldr	r3, [pc, #352]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 8001806:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001808:	4a57      	ldr	r2, [pc, #348]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 800180a:	f023 0301 	bic.w	r3, r3, #1
 800180e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001810:	4b55      	ldr	r3, [pc, #340]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 8001812:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001814:	4a54      	ldr	r2, [pc, #336]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 8001816:	f023 0304 	bic.w	r3, r3, #4
 800181a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d015      	beq.n	8001850 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001824:	f7ff fb4a 	bl	8000ebc <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800182a:	e00a      	b.n	8001842 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800182c:	f7ff fb46 	bl	8000ebc <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	f241 3288 	movw	r2, #5000	@ 0x1388
 800183a:	4293      	cmp	r3, r2
 800183c:	d901      	bls.n	8001842 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e0cb      	b.n	80019da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001842:	4b49      	ldr	r3, [pc, #292]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 8001844:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001846:	f003 0302 	and.w	r3, r3, #2
 800184a:	2b00      	cmp	r3, #0
 800184c:	d0ee      	beq.n	800182c <HAL_RCC_OscConfig+0x334>
 800184e:	e014      	b.n	800187a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001850:	f7ff fb34 	bl	8000ebc <HAL_GetTick>
 8001854:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001856:	e00a      	b.n	800186e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001858:	f7ff fb30 	bl	8000ebc <HAL_GetTick>
 800185c:	4602      	mov	r2, r0
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001866:	4293      	cmp	r3, r2
 8001868:	d901      	bls.n	800186e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e0b5      	b.n	80019da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800186e:	4b3e      	ldr	r3, [pc, #248]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 8001870:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b00      	cmp	r3, #0
 8001878:	d1ee      	bne.n	8001858 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800187a:	7dfb      	ldrb	r3, [r7, #23]
 800187c:	2b01      	cmp	r3, #1
 800187e:	d105      	bne.n	800188c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001880:	4b39      	ldr	r3, [pc, #228]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 8001882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001884:	4a38      	ldr	r2, [pc, #224]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 8001886:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800188a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	699b      	ldr	r3, [r3, #24]
 8001890:	2b00      	cmp	r3, #0
 8001892:	f000 80a1 	beq.w	80019d8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001896:	4b34      	ldr	r3, [pc, #208]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	f003 030c 	and.w	r3, r3, #12
 800189e:	2b08      	cmp	r3, #8
 80018a0:	d05c      	beq.n	800195c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	699b      	ldr	r3, [r3, #24]
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d141      	bne.n	800192e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018aa:	4b31      	ldr	r3, [pc, #196]	@ (8001970 <HAL_RCC_OscConfig+0x478>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b0:	f7ff fb04 	bl	8000ebc <HAL_GetTick>
 80018b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018b6:	e008      	b.n	80018ca <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018b8:	f7ff fb00 	bl	8000ebc <HAL_GetTick>
 80018bc:	4602      	mov	r2, r0
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	2b02      	cmp	r3, #2
 80018c4:	d901      	bls.n	80018ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80018c6:	2303      	movs	r3, #3
 80018c8:	e087      	b.n	80019da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018ca:	4b27      	ldr	r3, [pc, #156]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d1f0      	bne.n	80018b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	69da      	ldr	r2, [r3, #28]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6a1b      	ldr	r3, [r3, #32]
 80018de:	431a      	orrs	r2, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018e4:	019b      	lsls	r3, r3, #6
 80018e6:	431a      	orrs	r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018ec:	085b      	lsrs	r3, r3, #1
 80018ee:	3b01      	subs	r3, #1
 80018f0:	041b      	lsls	r3, r3, #16
 80018f2:	431a      	orrs	r2, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018f8:	061b      	lsls	r3, r3, #24
 80018fa:	491b      	ldr	r1, [pc, #108]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 80018fc:	4313      	orrs	r3, r2
 80018fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001900:	4b1b      	ldr	r3, [pc, #108]	@ (8001970 <HAL_RCC_OscConfig+0x478>)
 8001902:	2201      	movs	r2, #1
 8001904:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001906:	f7ff fad9 	bl	8000ebc <HAL_GetTick>
 800190a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800190c:	e008      	b.n	8001920 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800190e:	f7ff fad5 	bl	8000ebc <HAL_GetTick>
 8001912:	4602      	mov	r2, r0
 8001914:	693b      	ldr	r3, [r7, #16]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	2b02      	cmp	r3, #2
 800191a:	d901      	bls.n	8001920 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800191c:	2303      	movs	r3, #3
 800191e:	e05c      	b.n	80019da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001920:	4b11      	ldr	r3, [pc, #68]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001928:	2b00      	cmp	r3, #0
 800192a:	d0f0      	beq.n	800190e <HAL_RCC_OscConfig+0x416>
 800192c:	e054      	b.n	80019d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800192e:	4b10      	ldr	r3, [pc, #64]	@ (8001970 <HAL_RCC_OscConfig+0x478>)
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001934:	f7ff fac2 	bl	8000ebc <HAL_GetTick>
 8001938:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800193a:	e008      	b.n	800194e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800193c:	f7ff fabe 	bl	8000ebc <HAL_GetTick>
 8001940:	4602      	mov	r2, r0
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	2b02      	cmp	r3, #2
 8001948:	d901      	bls.n	800194e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800194a:	2303      	movs	r3, #3
 800194c:	e045      	b.n	80019da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800194e:	4b06      	ldr	r3, [pc, #24]	@ (8001968 <HAL_RCC_OscConfig+0x470>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001956:	2b00      	cmp	r3, #0
 8001958:	d1f0      	bne.n	800193c <HAL_RCC_OscConfig+0x444>
 800195a:	e03d      	b.n	80019d8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	2b01      	cmp	r3, #1
 8001962:	d107      	bne.n	8001974 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e038      	b.n	80019da <HAL_RCC_OscConfig+0x4e2>
 8001968:	40023800 	.word	0x40023800
 800196c:	40007000 	.word	0x40007000
 8001970:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001974:	4b1b      	ldr	r3, [pc, #108]	@ (80019e4 <HAL_RCC_OscConfig+0x4ec>)
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	699b      	ldr	r3, [r3, #24]
 800197e:	2b01      	cmp	r3, #1
 8001980:	d028      	beq.n	80019d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800198c:	429a      	cmp	r2, r3
 800198e:	d121      	bne.n	80019d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800199a:	429a      	cmp	r2, r3
 800199c:	d11a      	bne.n	80019d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800199e:	68fa      	ldr	r2, [r7, #12]
 80019a0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80019a4:	4013      	ands	r3, r2
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80019aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d111      	bne.n	80019d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ba:	085b      	lsrs	r3, r3, #1
 80019bc:	3b01      	subs	r3, #1
 80019be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d107      	bne.n	80019d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d001      	beq.n	80019d8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e000      	b.n	80019da <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80019d8:	2300      	movs	r3, #0
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3718      	adds	r7, #24
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40023800 	.word	0x40023800

080019e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d101      	bne.n	80019fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e0cc      	b.n	8001b96 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80019fc:	4b68      	ldr	r3, [pc, #416]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1b8>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 0307 	and.w	r3, r3, #7
 8001a04:	683a      	ldr	r2, [r7, #0]
 8001a06:	429a      	cmp	r2, r3
 8001a08:	d90c      	bls.n	8001a24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a0a:	4b65      	ldr	r3, [pc, #404]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a0c:	683a      	ldr	r2, [r7, #0]
 8001a0e:	b2d2      	uxtb	r2, r2
 8001a10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a12:	4b63      	ldr	r3, [pc, #396]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0307 	and.w	r3, r3, #7
 8001a1a:	683a      	ldr	r2, [r7, #0]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d001      	beq.n	8001a24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e0b8      	b.n	8001b96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 0302 	and.w	r3, r3, #2
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d020      	beq.n	8001a72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f003 0304 	and.w	r3, r3, #4
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d005      	beq.n	8001a48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a3c:	4b59      	ldr	r3, [pc, #356]	@ (8001ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	4a58      	ldr	r2, [pc, #352]	@ (8001ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a42:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001a46:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 0308 	and.w	r3, r3, #8
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d005      	beq.n	8001a60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a54:	4b53      	ldr	r3, [pc, #332]	@ (8001ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	4a52      	ldr	r2, [pc, #328]	@ (8001ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a5a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001a5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a60:	4b50      	ldr	r3, [pc, #320]	@ (8001ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	494d      	ldr	r1, [pc, #308]	@ (8001ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 0301 	and.w	r3, r3, #1
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d044      	beq.n	8001b08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d107      	bne.n	8001a96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a86:	4b47      	ldr	r3, [pc, #284]	@ (8001ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d119      	bne.n	8001ac6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e07f      	b.n	8001b96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	2b02      	cmp	r3, #2
 8001a9c:	d003      	beq.n	8001aa6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001aa2:	2b03      	cmp	r3, #3
 8001aa4:	d107      	bne.n	8001ab6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001aa6:	4b3f      	ldr	r3, [pc, #252]	@ (8001ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d109      	bne.n	8001ac6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e06f      	b.n	8001b96 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ab6:	4b3b      	ldr	r3, [pc, #236]	@ (8001ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 0302 	and.w	r3, r3, #2
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d101      	bne.n	8001ac6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e067      	b.n	8001b96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ac6:	4b37      	ldr	r3, [pc, #220]	@ (8001ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	f023 0203 	bic.w	r2, r3, #3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	4934      	ldr	r1, [pc, #208]	@ (8001ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ad8:	f7ff f9f0 	bl	8000ebc <HAL_GetTick>
 8001adc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ade:	e00a      	b.n	8001af6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ae0:	f7ff f9ec 	bl	8000ebc <HAL_GetTick>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d901      	bls.n	8001af6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001af2:	2303      	movs	r3, #3
 8001af4:	e04f      	b.n	8001b96 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001af6:	4b2b      	ldr	r3, [pc, #172]	@ (8001ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	f003 020c 	and.w	r2, r3, #12
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d1eb      	bne.n	8001ae0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b08:	4b25      	ldr	r3, [pc, #148]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0307 	and.w	r3, r3, #7
 8001b10:	683a      	ldr	r2, [r7, #0]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d20c      	bcs.n	8001b30 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b16:	4b22      	ldr	r3, [pc, #136]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8001b18:	683a      	ldr	r2, [r7, #0]
 8001b1a:	b2d2      	uxtb	r2, r2
 8001b1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b1e:	4b20      	ldr	r3, [pc, #128]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1b8>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0307 	and.w	r3, r3, #7
 8001b26:	683a      	ldr	r2, [r7, #0]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d001      	beq.n	8001b30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e032      	b.n	8001b96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 0304 	and.w	r3, r3, #4
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d008      	beq.n	8001b4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b3c:	4b19      	ldr	r3, [pc, #100]	@ (8001ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	4916      	ldr	r1, [pc, #88]	@ (8001ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f003 0308 	and.w	r3, r3, #8
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d009      	beq.n	8001b6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b5a:	4b12      	ldr	r3, [pc, #72]	@ (8001ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	691b      	ldr	r3, [r3, #16]
 8001b66:	00db      	lsls	r3, r3, #3
 8001b68:	490e      	ldr	r1, [pc, #56]	@ (8001ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b6e:	f000 f821 	bl	8001bb4 <HAL_RCC_GetSysClockFreq>
 8001b72:	4602      	mov	r2, r0
 8001b74:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	091b      	lsrs	r3, r3, #4
 8001b7a:	f003 030f 	and.w	r3, r3, #15
 8001b7e:	490a      	ldr	r1, [pc, #40]	@ (8001ba8 <HAL_RCC_ClockConfig+0x1c0>)
 8001b80:	5ccb      	ldrb	r3, [r1, r3]
 8001b82:	fa22 f303 	lsr.w	r3, r2, r3
 8001b86:	4a09      	ldr	r2, [pc, #36]	@ (8001bac <HAL_RCC_ClockConfig+0x1c4>)
 8001b88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001b8a:	4b09      	ldr	r3, [pc, #36]	@ (8001bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7ff f814 	bl	8000bbc <HAL_InitTick>

  return HAL_OK;
 8001b94:	2300      	movs	r3, #0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3710      	adds	r7, #16
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40023c00 	.word	0x40023c00
 8001ba4:	40023800 	.word	0x40023800
 8001ba8:	08006ba8 	.word	0x08006ba8
 8001bac:	20000000 	.word	0x20000000
 8001bb0:	20000004 	.word	0x20000004

08001bb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001bb8:	b094      	sub	sp, #80	@ 0x50
 8001bba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bcc:	4b79      	ldr	r3, [pc, #484]	@ (8001db4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	f003 030c 	and.w	r3, r3, #12
 8001bd4:	2b08      	cmp	r3, #8
 8001bd6:	d00d      	beq.n	8001bf4 <HAL_RCC_GetSysClockFreq+0x40>
 8001bd8:	2b08      	cmp	r3, #8
 8001bda:	f200 80e1 	bhi.w	8001da0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d002      	beq.n	8001be8 <HAL_RCC_GetSysClockFreq+0x34>
 8001be2:	2b04      	cmp	r3, #4
 8001be4:	d003      	beq.n	8001bee <HAL_RCC_GetSysClockFreq+0x3a>
 8001be6:	e0db      	b.n	8001da0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001be8:	4b73      	ldr	r3, [pc, #460]	@ (8001db8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001bea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001bec:	e0db      	b.n	8001da6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001bee:	4b73      	ldr	r3, [pc, #460]	@ (8001dbc <HAL_RCC_GetSysClockFreq+0x208>)
 8001bf0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001bf2:	e0d8      	b.n	8001da6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bf4:	4b6f      	ldr	r3, [pc, #444]	@ (8001db4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001bfc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bfe:	4b6d      	ldr	r3, [pc, #436]	@ (8001db4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d063      	beq.n	8001cd2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c0a:	4b6a      	ldr	r3, [pc, #424]	@ (8001db4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	099b      	lsrs	r3, r3, #6
 8001c10:	2200      	movs	r2, #0
 8001c12:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001c14:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001c16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c1e:	2300      	movs	r3, #0
 8001c20:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c22:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001c26:	4622      	mov	r2, r4
 8001c28:	462b      	mov	r3, r5
 8001c2a:	f04f 0000 	mov.w	r0, #0
 8001c2e:	f04f 0100 	mov.w	r1, #0
 8001c32:	0159      	lsls	r1, r3, #5
 8001c34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c38:	0150      	lsls	r0, r2, #5
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	4621      	mov	r1, r4
 8001c40:	1a51      	subs	r1, r2, r1
 8001c42:	6139      	str	r1, [r7, #16]
 8001c44:	4629      	mov	r1, r5
 8001c46:	eb63 0301 	sbc.w	r3, r3, r1
 8001c4a:	617b      	str	r3, [r7, #20]
 8001c4c:	f04f 0200 	mov.w	r2, #0
 8001c50:	f04f 0300 	mov.w	r3, #0
 8001c54:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001c58:	4659      	mov	r1, fp
 8001c5a:	018b      	lsls	r3, r1, #6
 8001c5c:	4651      	mov	r1, sl
 8001c5e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c62:	4651      	mov	r1, sl
 8001c64:	018a      	lsls	r2, r1, #6
 8001c66:	4651      	mov	r1, sl
 8001c68:	ebb2 0801 	subs.w	r8, r2, r1
 8001c6c:	4659      	mov	r1, fp
 8001c6e:	eb63 0901 	sbc.w	r9, r3, r1
 8001c72:	f04f 0200 	mov.w	r2, #0
 8001c76:	f04f 0300 	mov.w	r3, #0
 8001c7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c86:	4690      	mov	r8, r2
 8001c88:	4699      	mov	r9, r3
 8001c8a:	4623      	mov	r3, r4
 8001c8c:	eb18 0303 	adds.w	r3, r8, r3
 8001c90:	60bb      	str	r3, [r7, #8]
 8001c92:	462b      	mov	r3, r5
 8001c94:	eb49 0303 	adc.w	r3, r9, r3
 8001c98:	60fb      	str	r3, [r7, #12]
 8001c9a:	f04f 0200 	mov.w	r2, #0
 8001c9e:	f04f 0300 	mov.w	r3, #0
 8001ca2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001ca6:	4629      	mov	r1, r5
 8001ca8:	024b      	lsls	r3, r1, #9
 8001caa:	4621      	mov	r1, r4
 8001cac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001cb0:	4621      	mov	r1, r4
 8001cb2:	024a      	lsls	r2, r1, #9
 8001cb4:	4610      	mov	r0, r2
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001cba:	2200      	movs	r2, #0
 8001cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001cbe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001cc0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001cc4:	f004 fb1e 	bl	8006304 <__aeabi_uldivmod>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	460b      	mov	r3, r1
 8001ccc:	4613      	mov	r3, r2
 8001cce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001cd0:	e058      	b.n	8001d84 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cd2:	4b38      	ldr	r3, [pc, #224]	@ (8001db4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	099b      	lsrs	r3, r3, #6
 8001cd8:	2200      	movs	r2, #0
 8001cda:	4618      	mov	r0, r3
 8001cdc:	4611      	mov	r1, r2
 8001cde:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001ce2:	623b      	str	r3, [r7, #32]
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ce8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001cec:	4642      	mov	r2, r8
 8001cee:	464b      	mov	r3, r9
 8001cf0:	f04f 0000 	mov.w	r0, #0
 8001cf4:	f04f 0100 	mov.w	r1, #0
 8001cf8:	0159      	lsls	r1, r3, #5
 8001cfa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cfe:	0150      	lsls	r0, r2, #5
 8001d00:	4602      	mov	r2, r0
 8001d02:	460b      	mov	r3, r1
 8001d04:	4641      	mov	r1, r8
 8001d06:	ebb2 0a01 	subs.w	sl, r2, r1
 8001d0a:	4649      	mov	r1, r9
 8001d0c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001d10:	f04f 0200 	mov.w	r2, #0
 8001d14:	f04f 0300 	mov.w	r3, #0
 8001d18:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001d1c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001d20:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001d24:	ebb2 040a 	subs.w	r4, r2, sl
 8001d28:	eb63 050b 	sbc.w	r5, r3, fp
 8001d2c:	f04f 0200 	mov.w	r2, #0
 8001d30:	f04f 0300 	mov.w	r3, #0
 8001d34:	00eb      	lsls	r3, r5, #3
 8001d36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d3a:	00e2      	lsls	r2, r4, #3
 8001d3c:	4614      	mov	r4, r2
 8001d3e:	461d      	mov	r5, r3
 8001d40:	4643      	mov	r3, r8
 8001d42:	18e3      	adds	r3, r4, r3
 8001d44:	603b      	str	r3, [r7, #0]
 8001d46:	464b      	mov	r3, r9
 8001d48:	eb45 0303 	adc.w	r3, r5, r3
 8001d4c:	607b      	str	r3, [r7, #4]
 8001d4e:	f04f 0200 	mov.w	r2, #0
 8001d52:	f04f 0300 	mov.w	r3, #0
 8001d56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d5a:	4629      	mov	r1, r5
 8001d5c:	028b      	lsls	r3, r1, #10
 8001d5e:	4621      	mov	r1, r4
 8001d60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d64:	4621      	mov	r1, r4
 8001d66:	028a      	lsls	r2, r1, #10
 8001d68:	4610      	mov	r0, r2
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d6e:	2200      	movs	r2, #0
 8001d70:	61bb      	str	r3, [r7, #24]
 8001d72:	61fa      	str	r2, [r7, #28]
 8001d74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d78:	f004 fac4 	bl	8006304 <__aeabi_uldivmod>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	460b      	mov	r3, r1
 8001d80:	4613      	mov	r3, r2
 8001d82:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001d84:	4b0b      	ldr	r3, [pc, #44]	@ (8001db4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	0c1b      	lsrs	r3, r3, #16
 8001d8a:	f003 0303 	and.w	r3, r3, #3
 8001d8e:	3301      	adds	r3, #1
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001d94:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001d96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d9c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001d9e:	e002      	b.n	8001da6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001da0:	4b05      	ldr	r3, [pc, #20]	@ (8001db8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001da2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001da4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001da6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3750      	adds	r7, #80	@ 0x50
 8001dac:	46bd      	mov	sp, r7
 8001dae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001db2:	bf00      	nop
 8001db4:	40023800 	.word	0x40023800
 8001db8:	00f42400 	.word	0x00f42400
 8001dbc:	007a1200 	.word	0x007a1200

08001dc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dc4:	4b03      	ldr	r3, [pc, #12]	@ (8001dd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	20000000 	.word	0x20000000

08001dd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ddc:	f7ff fff0 	bl	8001dc0 <HAL_RCC_GetHCLKFreq>
 8001de0:	4602      	mov	r2, r0
 8001de2:	4b05      	ldr	r3, [pc, #20]	@ (8001df8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	0a9b      	lsrs	r3, r3, #10
 8001de8:	f003 0307 	and.w	r3, r3, #7
 8001dec:	4903      	ldr	r1, [pc, #12]	@ (8001dfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dee:	5ccb      	ldrb	r3, [r1, r3]
 8001df0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40023800 	.word	0x40023800
 8001dfc:	08006bb8 	.word	0x08006bb8

08001e00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e04:	f7ff ffdc 	bl	8001dc0 <HAL_RCC_GetHCLKFreq>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	4b05      	ldr	r3, [pc, #20]	@ (8001e20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	0b5b      	lsrs	r3, r3, #13
 8001e10:	f003 0307 	and.w	r3, r3, #7
 8001e14:	4903      	ldr	r1, [pc, #12]	@ (8001e24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e16:	5ccb      	ldrb	r3, [r1, r3]
 8001e18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	40023800 	.word	0x40023800
 8001e24:	08006bb8 	.word	0x08006bb8

08001e28 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	220f      	movs	r2, #15
 8001e36:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001e38:	4b12      	ldr	r3, [pc, #72]	@ (8001e84 <HAL_RCC_GetClockConfig+0x5c>)
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	f003 0203 	and.w	r2, r3, #3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001e44:	4b0f      	ldr	r3, [pc, #60]	@ (8001e84 <HAL_RCC_GetClockConfig+0x5c>)
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001e50:	4b0c      	ldr	r3, [pc, #48]	@ (8001e84 <HAL_RCC_GetClockConfig+0x5c>)
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001e5c:	4b09      	ldr	r3, [pc, #36]	@ (8001e84 <HAL_RCC_GetClockConfig+0x5c>)
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	08db      	lsrs	r3, r3, #3
 8001e62:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001e6a:	4b07      	ldr	r3, [pc, #28]	@ (8001e88 <HAL_RCC_GetClockConfig+0x60>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 0207 	and.w	r2, r3, #7
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	601a      	str	r2, [r3, #0]
}
 8001e76:	bf00      	nop
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	40023800 	.word	0x40023800
 8001e88:	40023c00 	.word	0x40023c00

08001e8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d101      	bne.n	8001e9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e041      	b.n	8001f22 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d106      	bne.n	8001eb8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2200      	movs	r2, #0
 8001eae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f7fe fe0a 	bl	8000acc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2202      	movs	r2, #2
 8001ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	3304      	adds	r3, #4
 8001ec8:	4619      	mov	r1, r3
 8001eca:	4610      	mov	r0, r2
 8001ecc:	f000 fa70 	bl	80023b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2201      	movs	r2, #1
 8001eec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2201      	movs	r2, #1
 8001efc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2201      	movs	r2, #1
 8001f14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001f20:	2300      	movs	r3, #0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3708      	adds	r7, #8
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
	...

08001f2c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b085      	sub	sp, #20
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f3a:	b2db      	uxtb	r3, r3
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d001      	beq.n	8001f44 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e044      	b.n	8001fce <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2202      	movs	r2, #2
 8001f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	68da      	ldr	r2, [r3, #12]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f042 0201 	orr.w	r2, r2, #1
 8001f5a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a1e      	ldr	r2, [pc, #120]	@ (8001fdc <HAL_TIM_Base_Start_IT+0xb0>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d018      	beq.n	8001f98 <HAL_TIM_Base_Start_IT+0x6c>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f6e:	d013      	beq.n	8001f98 <HAL_TIM_Base_Start_IT+0x6c>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a1a      	ldr	r2, [pc, #104]	@ (8001fe0 <HAL_TIM_Base_Start_IT+0xb4>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d00e      	beq.n	8001f98 <HAL_TIM_Base_Start_IT+0x6c>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a19      	ldr	r2, [pc, #100]	@ (8001fe4 <HAL_TIM_Base_Start_IT+0xb8>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d009      	beq.n	8001f98 <HAL_TIM_Base_Start_IT+0x6c>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a17      	ldr	r2, [pc, #92]	@ (8001fe8 <HAL_TIM_Base_Start_IT+0xbc>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d004      	beq.n	8001f98 <HAL_TIM_Base_Start_IT+0x6c>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a16      	ldr	r2, [pc, #88]	@ (8001fec <HAL_TIM_Base_Start_IT+0xc0>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d111      	bne.n	8001fbc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f003 0307 	and.w	r3, r3, #7
 8001fa2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	2b06      	cmp	r3, #6
 8001fa8:	d010      	beq.n	8001fcc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f042 0201 	orr.w	r2, r2, #1
 8001fb8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fba:	e007      	b.n	8001fcc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f042 0201 	orr.w	r2, r2, #1
 8001fca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3714      	adds	r7, #20
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	40010000 	.word	0x40010000
 8001fe0:	40000400 	.word	0x40000400
 8001fe4:	40000800 	.word	0x40000800
 8001fe8:	40000c00 	.word	0x40000c00
 8001fec:	40014000 	.word	0x40014000

08001ff0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	68db      	ldr	r3, [r3, #12]
 8001ffe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	691b      	ldr	r3, [r3, #16]
 8002006:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	f003 0302 	and.w	r3, r3, #2
 800200e:	2b00      	cmp	r3, #0
 8002010:	d020      	beq.n	8002054 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	f003 0302 	and.w	r3, r3, #2
 8002018:	2b00      	cmp	r3, #0
 800201a:	d01b      	beq.n	8002054 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f06f 0202 	mvn.w	r2, #2
 8002024:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2201      	movs	r2, #1
 800202a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	699b      	ldr	r3, [r3, #24]
 8002032:	f003 0303 	and.w	r3, r3, #3
 8002036:	2b00      	cmp	r3, #0
 8002038:	d003      	beq.n	8002042 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f000 f999 	bl	8002372 <HAL_TIM_IC_CaptureCallback>
 8002040:	e005      	b.n	800204e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f000 f98b 	bl	800235e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	f000 f99c 	bl	8002386 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	f003 0304 	and.w	r3, r3, #4
 800205a:	2b00      	cmp	r3, #0
 800205c:	d020      	beq.n	80020a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	f003 0304 	and.w	r3, r3, #4
 8002064:	2b00      	cmp	r3, #0
 8002066:	d01b      	beq.n	80020a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f06f 0204 	mvn.w	r2, #4
 8002070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2202      	movs	r2, #2
 8002076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	699b      	ldr	r3, [r3, #24]
 800207e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002082:	2b00      	cmp	r3, #0
 8002084:	d003      	beq.n	800208e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f973 	bl	8002372 <HAL_TIM_IC_CaptureCallback>
 800208c:	e005      	b.n	800209a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f000 f965 	bl	800235e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f000 f976 	bl	8002386 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	f003 0308 	and.w	r3, r3, #8
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d020      	beq.n	80020ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	f003 0308 	and.w	r3, r3, #8
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d01b      	beq.n	80020ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f06f 0208 	mvn.w	r2, #8
 80020bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2204      	movs	r2, #4
 80020c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	69db      	ldr	r3, [r3, #28]
 80020ca:	f003 0303 	and.w	r3, r3, #3
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d003      	beq.n	80020da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f000 f94d 	bl	8002372 <HAL_TIM_IC_CaptureCallback>
 80020d8:	e005      	b.n	80020e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 f93f 	bl	800235e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f000 f950 	bl	8002386 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	f003 0310 	and.w	r3, r3, #16
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d020      	beq.n	8002138 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	f003 0310 	and.w	r3, r3, #16
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d01b      	beq.n	8002138 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f06f 0210 	mvn.w	r2, #16
 8002108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2208      	movs	r2, #8
 800210e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	69db      	ldr	r3, [r3, #28]
 8002116:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800211a:	2b00      	cmp	r3, #0
 800211c:	d003      	beq.n	8002126 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f000 f927 	bl	8002372 <HAL_TIM_IC_CaptureCallback>
 8002124:	e005      	b.n	8002132 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f000 f919 	bl	800235e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	f000 f92a 	bl	8002386 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2200      	movs	r2, #0
 8002136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	f003 0301 	and.w	r3, r3, #1
 800213e:	2b00      	cmp	r3, #0
 8002140:	d00c      	beq.n	800215c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	f003 0301 	and.w	r3, r3, #1
 8002148:	2b00      	cmp	r3, #0
 800214a:	d007      	beq.n	800215c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f06f 0201 	mvn.w	r2, #1
 8002154:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f7fe fb6e 	bl	8000838 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002162:	2b00      	cmp	r3, #0
 8002164:	d00c      	beq.n	8002180 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800216c:	2b00      	cmp	r3, #0
 800216e:	d007      	beq.n	8002180 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f000 fab0 	bl	80026e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002186:	2b00      	cmp	r3, #0
 8002188:	d00c      	beq.n	80021a4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002190:	2b00      	cmp	r3, #0
 8002192:	d007      	beq.n	80021a4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800219c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f000 f8fb 	bl	800239a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	f003 0320 	and.w	r3, r3, #32
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d00c      	beq.n	80021c8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	f003 0320 	and.w	r3, r3, #32
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d007      	beq.n	80021c8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f06f 0220 	mvn.w	r2, #32
 80021c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f000 fa82 	bl	80026cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021c8:	bf00      	nop
 80021ca:	3710      	adds	r7, #16
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b084      	sub	sp, #16
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021da:	2300      	movs	r3, #0
 80021dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d101      	bne.n	80021ec <HAL_TIM_ConfigClockSource+0x1c>
 80021e8:	2302      	movs	r3, #2
 80021ea:	e0b4      	b.n	8002356 <HAL_TIM_ConfigClockSource+0x186>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2201      	movs	r2, #1
 80021f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2202      	movs	r2, #2
 80021f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800220a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002212:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	68ba      	ldr	r2, [r7, #8]
 800221a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002224:	d03e      	beq.n	80022a4 <HAL_TIM_ConfigClockSource+0xd4>
 8002226:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800222a:	f200 8087 	bhi.w	800233c <HAL_TIM_ConfigClockSource+0x16c>
 800222e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002232:	f000 8086 	beq.w	8002342 <HAL_TIM_ConfigClockSource+0x172>
 8002236:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800223a:	d87f      	bhi.n	800233c <HAL_TIM_ConfigClockSource+0x16c>
 800223c:	2b70      	cmp	r3, #112	@ 0x70
 800223e:	d01a      	beq.n	8002276 <HAL_TIM_ConfigClockSource+0xa6>
 8002240:	2b70      	cmp	r3, #112	@ 0x70
 8002242:	d87b      	bhi.n	800233c <HAL_TIM_ConfigClockSource+0x16c>
 8002244:	2b60      	cmp	r3, #96	@ 0x60
 8002246:	d050      	beq.n	80022ea <HAL_TIM_ConfigClockSource+0x11a>
 8002248:	2b60      	cmp	r3, #96	@ 0x60
 800224a:	d877      	bhi.n	800233c <HAL_TIM_ConfigClockSource+0x16c>
 800224c:	2b50      	cmp	r3, #80	@ 0x50
 800224e:	d03c      	beq.n	80022ca <HAL_TIM_ConfigClockSource+0xfa>
 8002250:	2b50      	cmp	r3, #80	@ 0x50
 8002252:	d873      	bhi.n	800233c <HAL_TIM_ConfigClockSource+0x16c>
 8002254:	2b40      	cmp	r3, #64	@ 0x40
 8002256:	d058      	beq.n	800230a <HAL_TIM_ConfigClockSource+0x13a>
 8002258:	2b40      	cmp	r3, #64	@ 0x40
 800225a:	d86f      	bhi.n	800233c <HAL_TIM_ConfigClockSource+0x16c>
 800225c:	2b30      	cmp	r3, #48	@ 0x30
 800225e:	d064      	beq.n	800232a <HAL_TIM_ConfigClockSource+0x15a>
 8002260:	2b30      	cmp	r3, #48	@ 0x30
 8002262:	d86b      	bhi.n	800233c <HAL_TIM_ConfigClockSource+0x16c>
 8002264:	2b20      	cmp	r3, #32
 8002266:	d060      	beq.n	800232a <HAL_TIM_ConfigClockSource+0x15a>
 8002268:	2b20      	cmp	r3, #32
 800226a:	d867      	bhi.n	800233c <HAL_TIM_ConfigClockSource+0x16c>
 800226c:	2b00      	cmp	r3, #0
 800226e:	d05c      	beq.n	800232a <HAL_TIM_ConfigClockSource+0x15a>
 8002270:	2b10      	cmp	r3, #16
 8002272:	d05a      	beq.n	800232a <HAL_TIM_ConfigClockSource+0x15a>
 8002274:	e062      	b.n	800233c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002286:	f000 f993 	bl	80025b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002298:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	68ba      	ldr	r2, [r7, #8]
 80022a0:	609a      	str	r2, [r3, #8]
      break;
 80022a2:	e04f      	b.n	8002344 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80022b4:	f000 f97c 	bl	80025b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	689a      	ldr	r2, [r3, #8]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80022c6:	609a      	str	r2, [r3, #8]
      break;
 80022c8:	e03c      	b.n	8002344 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022d6:	461a      	mov	r2, r3
 80022d8:	f000 f8f0 	bl	80024bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2150      	movs	r1, #80	@ 0x50
 80022e2:	4618      	mov	r0, r3
 80022e4:	f000 f949 	bl	800257a <TIM_ITRx_SetConfig>
      break;
 80022e8:	e02c      	b.n	8002344 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80022f6:	461a      	mov	r2, r3
 80022f8:	f000 f90f 	bl	800251a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2160      	movs	r1, #96	@ 0x60
 8002302:	4618      	mov	r0, r3
 8002304:	f000 f939 	bl	800257a <TIM_ITRx_SetConfig>
      break;
 8002308:	e01c      	b.n	8002344 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002316:	461a      	mov	r2, r3
 8002318:	f000 f8d0 	bl	80024bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2140      	movs	r1, #64	@ 0x40
 8002322:	4618      	mov	r0, r3
 8002324:	f000 f929 	bl	800257a <TIM_ITRx_SetConfig>
      break;
 8002328:	e00c      	b.n	8002344 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4619      	mov	r1, r3
 8002334:	4610      	mov	r0, r2
 8002336:	f000 f920 	bl	800257a <TIM_ITRx_SetConfig>
      break;
 800233a:	e003      	b.n	8002344 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	73fb      	strb	r3, [r7, #15]
      break;
 8002340:	e000      	b.n	8002344 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002342:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2201      	movs	r2, #1
 8002348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2200      	movs	r2, #0
 8002350:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002354:	7bfb      	ldrb	r3, [r7, #15]
}
 8002356:	4618      	mov	r0, r3
 8002358:	3710      	adds	r7, #16
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}

0800235e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800235e:	b480      	push	{r7}
 8002360:	b083      	sub	sp, #12
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002366:	bf00      	nop
 8002368:	370c      	adds	r7, #12
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr

08002372 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002372:	b480      	push	{r7}
 8002374:	b083      	sub	sp, #12
 8002376:	af00      	add	r7, sp, #0
 8002378:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800237a:	bf00      	nop
 800237c:	370c      	adds	r7, #12
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr

08002386 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002386:	b480      	push	{r7}
 8002388:	b083      	sub	sp, #12
 800238a:	af00      	add	r7, sp, #0
 800238c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800238e:	bf00      	nop
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr

0800239a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800239a:	b480      	push	{r7}
 800239c:	b083      	sub	sp, #12
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80023a2:	bf00      	nop
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
	...

080023b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b085      	sub	sp, #20
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	4a37      	ldr	r2, [pc, #220]	@ (80024a0 <TIM_Base_SetConfig+0xf0>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d00f      	beq.n	80023e8 <TIM_Base_SetConfig+0x38>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023ce:	d00b      	beq.n	80023e8 <TIM_Base_SetConfig+0x38>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	4a34      	ldr	r2, [pc, #208]	@ (80024a4 <TIM_Base_SetConfig+0xf4>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d007      	beq.n	80023e8 <TIM_Base_SetConfig+0x38>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	4a33      	ldr	r2, [pc, #204]	@ (80024a8 <TIM_Base_SetConfig+0xf8>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d003      	beq.n	80023e8 <TIM_Base_SetConfig+0x38>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4a32      	ldr	r2, [pc, #200]	@ (80024ac <TIM_Base_SetConfig+0xfc>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d108      	bne.n	80023fa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	68fa      	ldr	r2, [r7, #12]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a28      	ldr	r2, [pc, #160]	@ (80024a0 <TIM_Base_SetConfig+0xf0>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d01b      	beq.n	800243a <TIM_Base_SetConfig+0x8a>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002408:	d017      	beq.n	800243a <TIM_Base_SetConfig+0x8a>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a25      	ldr	r2, [pc, #148]	@ (80024a4 <TIM_Base_SetConfig+0xf4>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d013      	beq.n	800243a <TIM_Base_SetConfig+0x8a>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a24      	ldr	r2, [pc, #144]	@ (80024a8 <TIM_Base_SetConfig+0xf8>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d00f      	beq.n	800243a <TIM_Base_SetConfig+0x8a>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a23      	ldr	r2, [pc, #140]	@ (80024ac <TIM_Base_SetConfig+0xfc>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d00b      	beq.n	800243a <TIM_Base_SetConfig+0x8a>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a22      	ldr	r2, [pc, #136]	@ (80024b0 <TIM_Base_SetConfig+0x100>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d007      	beq.n	800243a <TIM_Base_SetConfig+0x8a>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a21      	ldr	r2, [pc, #132]	@ (80024b4 <TIM_Base_SetConfig+0x104>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d003      	beq.n	800243a <TIM_Base_SetConfig+0x8a>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a20      	ldr	r2, [pc, #128]	@ (80024b8 <TIM_Base_SetConfig+0x108>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d108      	bne.n	800244c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002440:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	68db      	ldr	r3, [r3, #12]
 8002446:	68fa      	ldr	r2, [r7, #12]
 8002448:	4313      	orrs	r3, r2
 800244a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	695b      	ldr	r3, [r3, #20]
 8002456:	4313      	orrs	r3, r2
 8002458:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	689a      	ldr	r2, [r3, #8]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a0c      	ldr	r2, [pc, #48]	@ (80024a0 <TIM_Base_SetConfig+0xf0>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d103      	bne.n	800247a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	691a      	ldr	r2, [r3, #16]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f043 0204 	orr.w	r2, r3, #4
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2201      	movs	r2, #1
 800248a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	68fa      	ldr	r2, [r7, #12]
 8002490:	601a      	str	r2, [r3, #0]
}
 8002492:	bf00      	nop
 8002494:	3714      	adds	r7, #20
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	40010000 	.word	0x40010000
 80024a4:	40000400 	.word	0x40000400
 80024a8:	40000800 	.word	0x40000800
 80024ac:	40000c00 	.word	0x40000c00
 80024b0:	40014000 	.word	0x40014000
 80024b4:	40014400 	.word	0x40014400
 80024b8:	40014800 	.word	0x40014800

080024bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024bc:	b480      	push	{r7}
 80024be:	b087      	sub	sp, #28
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	60f8      	str	r0, [r7, #12]
 80024c4:	60b9      	str	r1, [r7, #8]
 80024c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	6a1b      	ldr	r3, [r3, #32]
 80024cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	6a1b      	ldr	r3, [r3, #32]
 80024d2:	f023 0201 	bic.w	r2, r3, #1
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	699b      	ldr	r3, [r3, #24]
 80024de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80024e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	011b      	lsls	r3, r3, #4
 80024ec:	693a      	ldr	r2, [r7, #16]
 80024ee:	4313      	orrs	r3, r2
 80024f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	f023 030a 	bic.w	r3, r3, #10
 80024f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80024fa:	697a      	ldr	r2, [r7, #20]
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	4313      	orrs	r3, r2
 8002500:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	693a      	ldr	r2, [r7, #16]
 8002506:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	697a      	ldr	r2, [r7, #20]
 800250c:	621a      	str	r2, [r3, #32]
}
 800250e:	bf00      	nop
 8002510:	371c      	adds	r7, #28
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr

0800251a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800251a:	b480      	push	{r7}
 800251c:	b087      	sub	sp, #28
 800251e:	af00      	add	r7, sp, #0
 8002520:	60f8      	str	r0, [r7, #12]
 8002522:	60b9      	str	r1, [r7, #8]
 8002524:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6a1b      	ldr	r3, [r3, #32]
 800252a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	6a1b      	ldr	r3, [r3, #32]
 8002530:	f023 0210 	bic.w	r2, r3, #16
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	699b      	ldr	r3, [r3, #24]
 800253c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002544:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	031b      	lsls	r3, r3, #12
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	4313      	orrs	r3, r2
 800254e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002556:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	011b      	lsls	r3, r3, #4
 800255c:	697a      	ldr	r2, [r7, #20]
 800255e:	4313      	orrs	r3, r2
 8002560:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	693a      	ldr	r2, [r7, #16]
 8002566:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	697a      	ldr	r2, [r7, #20]
 800256c:	621a      	str	r2, [r3, #32]
}
 800256e:	bf00      	nop
 8002570:	371c      	adds	r7, #28
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr

0800257a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800257a:	b480      	push	{r7}
 800257c:	b085      	sub	sp, #20
 800257e:	af00      	add	r7, sp, #0
 8002580:	6078      	str	r0, [r7, #4]
 8002582:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002590:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002592:	683a      	ldr	r2, [r7, #0]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	4313      	orrs	r3, r2
 8002598:	f043 0307 	orr.w	r3, r3, #7
 800259c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	68fa      	ldr	r2, [r7, #12]
 80025a2:	609a      	str	r2, [r3, #8]
}
 80025a4:	bf00      	nop
 80025a6:	3714      	adds	r7, #20
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b087      	sub	sp, #28
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
 80025bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80025ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	021a      	lsls	r2, r3, #8
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	431a      	orrs	r2, r3
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	697a      	ldr	r2, [r7, #20]
 80025da:	4313      	orrs	r3, r2
 80025dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	697a      	ldr	r2, [r7, #20]
 80025e2:	609a      	str	r2, [r3, #8]
}
 80025e4:	bf00      	nop
 80025e6:	371c      	adds	r7, #28
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr

080025f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b085      	sub	sp, #20
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002600:	2b01      	cmp	r3, #1
 8002602:	d101      	bne.n	8002608 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002604:	2302      	movs	r3, #2
 8002606:	e050      	b.n	80026aa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2201      	movs	r2, #1
 800260c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2202      	movs	r2, #2
 8002614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800262e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	68fa      	ldr	r2, [r7, #12]
 8002636:	4313      	orrs	r3, r2
 8002638:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	68fa      	ldr	r2, [r7, #12]
 8002640:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a1c      	ldr	r2, [pc, #112]	@ (80026b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d018      	beq.n	800267e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002654:	d013      	beq.n	800267e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a18      	ldr	r2, [pc, #96]	@ (80026bc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d00e      	beq.n	800267e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a16      	ldr	r2, [pc, #88]	@ (80026c0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d009      	beq.n	800267e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a15      	ldr	r2, [pc, #84]	@ (80026c4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d004      	beq.n	800267e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a13      	ldr	r2, [pc, #76]	@ (80026c8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d10c      	bne.n	8002698 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002684:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	68ba      	ldr	r2, [r7, #8]
 800268c:	4313      	orrs	r3, r2
 800268e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	68ba      	ldr	r2, [r7, #8]
 8002696:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3714      	adds	r7, #20
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	40010000 	.word	0x40010000
 80026bc:	40000400 	.word	0x40000400
 80026c0:	40000800 	.word	0x40000800
 80026c4:	40000c00 	.word	0x40000c00
 80026c8:	40014000 	.word	0x40014000

080026cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80026d4:	bf00      	nop
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr

080026e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80026e8:	bf00      	nop
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr

080026f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d101      	bne.n	8002706 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e042      	b.n	800278c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800270c:	b2db      	uxtb	r3, r3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d106      	bne.n	8002720 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f7fe f9fe 	bl	8000b1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2224      	movs	r2, #36	@ 0x24
 8002724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	68da      	ldr	r2, [r3, #12]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002736:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f000 fce5 	bl	8003108 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	691a      	ldr	r2, [r3, #16]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800274c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	695a      	ldr	r2, [r3, #20]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800275c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	68da      	ldr	r2, [r3, #12]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800276c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2200      	movs	r2, #0
 8002772:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2220      	movs	r2, #32
 8002778:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2220      	movs	r2, #32
 8002780:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2200      	movs	r2, #0
 8002788:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800278a:	2300      	movs	r3, #0
}
 800278c:	4618      	mov	r0, r3
 800278e:	3708      	adds	r7, #8
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}

08002794 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	4613      	mov	r3, r2
 80027a0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	2b20      	cmp	r3, #32
 80027ac:	d112      	bne.n	80027d4 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d002      	beq.n	80027ba <HAL_UART_Receive_IT+0x26>
 80027b4:	88fb      	ldrh	r3, [r7, #6]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d101      	bne.n	80027be <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e00b      	b.n	80027d6 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2200      	movs	r2, #0
 80027c2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80027c4:	88fb      	ldrh	r3, [r7, #6]
 80027c6:	461a      	mov	r2, r3
 80027c8:	68b9      	ldr	r1, [r7, #8]
 80027ca:	68f8      	ldr	r0, [r7, #12]
 80027cc:	f000 fac8 	bl	8002d60 <UART_Start_Receive_IT>
 80027d0:	4603      	mov	r3, r0
 80027d2:	e000      	b.n	80027d6 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80027d4:	2302      	movs	r3, #2
  }
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3710      	adds	r7, #16
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
	...

080027e0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b0ba      	sub	sp, #232	@ 0xe8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002806:	2300      	movs	r3, #0
 8002808:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800280c:	2300      	movs	r3, #0
 800280e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002812:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002816:	f003 030f 	and.w	r3, r3, #15
 800281a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800281e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002822:	2b00      	cmp	r3, #0
 8002824:	d10f      	bne.n	8002846 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002826:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800282a:	f003 0320 	and.w	r3, r3, #32
 800282e:	2b00      	cmp	r3, #0
 8002830:	d009      	beq.n	8002846 <HAL_UART_IRQHandler+0x66>
 8002832:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002836:	f003 0320 	and.w	r3, r3, #32
 800283a:	2b00      	cmp	r3, #0
 800283c:	d003      	beq.n	8002846 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f000 fba4 	bl	8002f8c <UART_Receive_IT>
      return;
 8002844:	e273      	b.n	8002d2e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002846:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800284a:	2b00      	cmp	r3, #0
 800284c:	f000 80de 	beq.w	8002a0c <HAL_UART_IRQHandler+0x22c>
 8002850:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002854:	f003 0301 	and.w	r3, r3, #1
 8002858:	2b00      	cmp	r3, #0
 800285a:	d106      	bne.n	800286a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800285c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002860:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002864:	2b00      	cmp	r3, #0
 8002866:	f000 80d1 	beq.w	8002a0c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800286a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800286e:	f003 0301 	and.w	r3, r3, #1
 8002872:	2b00      	cmp	r3, #0
 8002874:	d00b      	beq.n	800288e <HAL_UART_IRQHandler+0xae>
 8002876:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800287a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800287e:	2b00      	cmp	r3, #0
 8002880:	d005      	beq.n	800288e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002886:	f043 0201 	orr.w	r2, r3, #1
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800288e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002892:	f003 0304 	and.w	r3, r3, #4
 8002896:	2b00      	cmp	r3, #0
 8002898:	d00b      	beq.n	80028b2 <HAL_UART_IRQHandler+0xd2>
 800289a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d005      	beq.n	80028b2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028aa:	f043 0202 	orr.w	r2, r3, #2
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80028b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028b6:	f003 0302 	and.w	r3, r3, #2
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d00b      	beq.n	80028d6 <HAL_UART_IRQHandler+0xf6>
 80028be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80028c2:	f003 0301 	and.w	r3, r3, #1
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d005      	beq.n	80028d6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ce:	f043 0204 	orr.w	r2, r3, #4
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80028d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028da:	f003 0308 	and.w	r3, r3, #8
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d011      	beq.n	8002906 <HAL_UART_IRQHandler+0x126>
 80028e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80028e6:	f003 0320 	and.w	r3, r3, #32
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d105      	bne.n	80028fa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80028ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80028f2:	f003 0301 	and.w	r3, r3, #1
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d005      	beq.n	8002906 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028fe:	f043 0208 	orr.w	r2, r3, #8
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800290a:	2b00      	cmp	r3, #0
 800290c:	f000 820a 	beq.w	8002d24 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002910:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002914:	f003 0320 	and.w	r3, r3, #32
 8002918:	2b00      	cmp	r3, #0
 800291a:	d008      	beq.n	800292e <HAL_UART_IRQHandler+0x14e>
 800291c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002920:	f003 0320 	and.w	r3, r3, #32
 8002924:	2b00      	cmp	r3, #0
 8002926:	d002      	beq.n	800292e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f000 fb2f 	bl	8002f8c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	695b      	ldr	r3, [r3, #20]
 8002934:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002938:	2b40      	cmp	r3, #64	@ 0x40
 800293a:	bf0c      	ite	eq
 800293c:	2301      	moveq	r3, #1
 800293e:	2300      	movne	r3, #0
 8002940:	b2db      	uxtb	r3, r3
 8002942:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800294a:	f003 0308 	and.w	r3, r3, #8
 800294e:	2b00      	cmp	r3, #0
 8002950:	d103      	bne.n	800295a <HAL_UART_IRQHandler+0x17a>
 8002952:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002956:	2b00      	cmp	r3, #0
 8002958:	d04f      	beq.n	80029fa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f000 fa3a 	bl	8002dd4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	695b      	ldr	r3, [r3, #20]
 8002966:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800296a:	2b40      	cmp	r3, #64	@ 0x40
 800296c:	d141      	bne.n	80029f2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	3314      	adds	r3, #20
 8002974:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002978:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800297c:	e853 3f00 	ldrex	r3, [r3]
 8002980:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002984:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002988:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800298c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	3314      	adds	r3, #20
 8002996:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800299a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800299e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80029a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80029aa:	e841 2300 	strex	r3, r2, [r1]
 80029ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80029b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d1d9      	bne.n	800296e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d013      	beq.n	80029ea <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029c6:	4a8a      	ldr	r2, [pc, #552]	@ (8002bf0 <HAL_UART_IRQHandler+0x410>)
 80029c8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029ce:	4618      	mov	r0, r3
 80029d0:	f7fe fbd2 	bl	8001178 <HAL_DMA_Abort_IT>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d016      	beq.n	8002a08 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80029e4:	4610      	mov	r0, r2
 80029e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029e8:	e00e      	b.n	8002a08 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f7fe f9e6 	bl	8000dbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029f0:	e00a      	b.n	8002a08 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f7fe f9e2 	bl	8000dbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029f8:	e006      	b.n	8002a08 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f7fe f9de 	bl	8000dbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002a06:	e18d      	b.n	8002d24 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a08:	bf00      	nop
    return;
 8002a0a:	e18b      	b.n	8002d24 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	f040 8167 	bne.w	8002ce4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002a16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a1a:	f003 0310 	and.w	r3, r3, #16
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	f000 8160 	beq.w	8002ce4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8002a24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a28:	f003 0310 	and.w	r3, r3, #16
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	f000 8159 	beq.w	8002ce4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002a32:	2300      	movs	r3, #0
 8002a34:	60bb      	str	r3, [r7, #8]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	60bb      	str	r3, [r7, #8]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	60bb      	str	r3, [r7, #8]
 8002a46:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	695b      	ldr	r3, [r3, #20]
 8002a4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a52:	2b40      	cmp	r3, #64	@ 0x40
 8002a54:	f040 80ce 	bne.w	8002bf4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002a64:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	f000 80a9 	beq.w	8002bc0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002a72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002a76:	429a      	cmp	r2, r3
 8002a78:	f080 80a2 	bcs.w	8002bc0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002a82:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a88:	69db      	ldr	r3, [r3, #28]
 8002a8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a8e:	f000 8088 	beq.w	8002ba2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	330c      	adds	r3, #12
 8002a98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a9c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002aa0:	e853 3f00 	ldrex	r3, [r3]
 8002aa4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002aa8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002aac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ab0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	330c      	adds	r3, #12
 8002aba:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002abe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002ac2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ac6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002aca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002ace:	e841 2300 	strex	r3, r2, [r1]
 8002ad2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002ad6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d1d9      	bne.n	8002a92 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	3314      	adds	r3, #20
 8002ae4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ae6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ae8:	e853 3f00 	ldrex	r3, [r3]
 8002aec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002aee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002af0:	f023 0301 	bic.w	r3, r3, #1
 8002af4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	3314      	adds	r3, #20
 8002afe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002b02:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002b06:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b08:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002b0a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002b0e:	e841 2300 	strex	r3, r2, [r1]
 8002b12:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002b14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d1e1      	bne.n	8002ade <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	3314      	adds	r3, #20
 8002b20:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b22:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b24:	e853 3f00 	ldrex	r3, [r3]
 8002b28:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002b2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002b30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	3314      	adds	r3, #20
 8002b3a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002b3e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002b40:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b42:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002b44:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002b46:	e841 2300 	strex	r3, r2, [r1]
 8002b4a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002b4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1e3      	bne.n	8002b1a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2220      	movs	r2, #32
 8002b56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	330c      	adds	r3, #12
 8002b66:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b6a:	e853 3f00 	ldrex	r3, [r3]
 8002b6e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002b70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b72:	f023 0310 	bic.w	r3, r3, #16
 8002b76:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	330c      	adds	r3, #12
 8002b80:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002b84:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002b86:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b88:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002b8a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002b8c:	e841 2300 	strex	r3, r2, [r1]
 8002b90:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002b92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d1e3      	bne.n	8002b60 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7fe fa7b 	bl	8001098 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2202      	movs	r2, #2
 8002ba6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	1ad3      	subs	r3, r2, r3
 8002bb4:	b29b      	uxth	r3, r3
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f000 f8c5 	bl	8002d48 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002bbe:	e0b3      	b.n	8002d28 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002bc4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	f040 80ad 	bne.w	8002d28 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bd2:	69db      	ldr	r3, [r3, #28]
 8002bd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bd8:	f040 80a6 	bne.w	8002d28 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2202      	movs	r2, #2
 8002be0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002be6:	4619      	mov	r1, r3
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f000 f8ad 	bl	8002d48 <HAL_UARTEx_RxEventCallback>
      return;
 8002bee:	e09b      	b.n	8002d28 <HAL_UART_IRQHandler+0x548>
 8002bf0:	08002e9b 	.word	0x08002e9b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	f000 808e 	beq.w	8002d2c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8002c10:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	f000 8089 	beq.w	8002d2c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	330c      	adds	r3, #12
 8002c20:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c24:	e853 3f00 	ldrex	r3, [r3]
 8002c28:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002c2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002c30:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	330c      	adds	r3, #12
 8002c3a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002c3e:	647a      	str	r2, [r7, #68]	@ 0x44
 8002c40:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c42:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002c44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c46:	e841 2300 	strex	r3, r2, [r1]
 8002c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002c4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d1e3      	bne.n	8002c1a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	3314      	adds	r3, #20
 8002c58:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c5c:	e853 3f00 	ldrex	r3, [r3]
 8002c60:	623b      	str	r3, [r7, #32]
   return(result);
 8002c62:	6a3b      	ldr	r3, [r7, #32]
 8002c64:	f023 0301 	bic.w	r3, r3, #1
 8002c68:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	3314      	adds	r3, #20
 8002c72:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002c76:	633a      	str	r2, [r7, #48]	@ 0x30
 8002c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002c7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c7e:	e841 2300 	strex	r3, r2, [r1]
 8002c82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d1e3      	bne.n	8002c52 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2220      	movs	r2, #32
 8002c8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	330c      	adds	r3, #12
 8002c9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	e853 3f00 	ldrex	r3, [r3]
 8002ca6:	60fb      	str	r3, [r7, #12]
   return(result);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f023 0310 	bic.w	r3, r3, #16
 8002cae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	330c      	adds	r3, #12
 8002cb8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002cbc:	61fa      	str	r2, [r7, #28]
 8002cbe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cc0:	69b9      	ldr	r1, [r7, #24]
 8002cc2:	69fa      	ldr	r2, [r7, #28]
 8002cc4:	e841 2300 	strex	r3, r2, [r1]
 8002cc8:	617b      	str	r3, [r7, #20]
   return(result);
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d1e3      	bne.n	8002c98 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2202      	movs	r2, #2
 8002cd4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002cd6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002cda:	4619      	mov	r1, r3
 8002cdc:	6878      	ldr	r0, [r7, #4]
 8002cde:	f000 f833 	bl	8002d48 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002ce2:	e023      	b.n	8002d2c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002ce4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ce8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d009      	beq.n	8002d04 <HAL_UART_IRQHandler+0x524>
 8002cf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cf4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d003      	beq.n	8002d04 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	f000 f8dd 	bl	8002ebc <UART_Transmit_IT>
    return;
 8002d02:	e014      	b.n	8002d2e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002d04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d00e      	beq.n	8002d2e <HAL_UART_IRQHandler+0x54e>
 8002d10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d008      	beq.n	8002d2e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f000 f91d 	bl	8002f5c <UART_EndTransmit_IT>
    return;
 8002d22:	e004      	b.n	8002d2e <HAL_UART_IRQHandler+0x54e>
    return;
 8002d24:	bf00      	nop
 8002d26:	e002      	b.n	8002d2e <HAL_UART_IRQHandler+0x54e>
      return;
 8002d28:	bf00      	nop
 8002d2a:	e000      	b.n	8002d2e <HAL_UART_IRQHandler+0x54e>
      return;
 8002d2c:	bf00      	nop
  }
}
 8002d2e:	37e8      	adds	r7, #232	@ 0xe8
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002d3c:	bf00      	nop
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr

08002d48 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	460b      	mov	r3, r1
 8002d52:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002d54:	bf00      	nop
 8002d56:	370c      	adds	r7, #12
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b085      	sub	sp, #20
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	60b9      	str	r1, [r7, #8]
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	68ba      	ldr	r2, [r7, #8]
 8002d72:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	88fa      	ldrh	r2, [r7, #6]
 8002d78:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	88fa      	ldrh	r2, [r7, #6]
 8002d7e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2200      	movs	r2, #0
 8002d84:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2222      	movs	r2, #34	@ 0x22
 8002d8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	691b      	ldr	r3, [r3, #16]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d007      	beq.n	8002da6 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	68da      	ldr	r2, [r3, #12]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002da4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	695a      	ldr	r2, [r3, #20]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f042 0201 	orr.w	r2, r2, #1
 8002db4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	68da      	ldr	r2, [r3, #12]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f042 0220 	orr.w	r2, r2, #32
 8002dc4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002dc6:	2300      	movs	r3, #0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3714      	adds	r7, #20
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b095      	sub	sp, #84	@ 0x54
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	330c      	adds	r3, #12
 8002de2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002de4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002de6:	e853 3f00 	ldrex	r3, [r3]
 8002dea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002df2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	330c      	adds	r3, #12
 8002dfa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002dfc:	643a      	str	r2, [r7, #64]	@ 0x40
 8002dfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002e02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e04:	e841 2300 	strex	r3, r2, [r1]
 8002e08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d1e5      	bne.n	8002ddc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	3314      	adds	r3, #20
 8002e16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e18:	6a3b      	ldr	r3, [r7, #32]
 8002e1a:	e853 3f00 	ldrex	r3, [r3]
 8002e1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002e20:	69fb      	ldr	r3, [r7, #28]
 8002e22:	f023 0301 	bic.w	r3, r3, #1
 8002e26:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	3314      	adds	r3, #20
 8002e2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e30:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e38:	e841 2300 	strex	r3, r2, [r1]
 8002e3c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d1e5      	bne.n	8002e10 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d119      	bne.n	8002e80 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	330c      	adds	r3, #12
 8002e52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	e853 3f00 	ldrex	r3, [r3]
 8002e5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	f023 0310 	bic.w	r3, r3, #16
 8002e62:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	330c      	adds	r3, #12
 8002e6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002e6c:	61ba      	str	r2, [r7, #24]
 8002e6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e70:	6979      	ldr	r1, [r7, #20]
 8002e72:	69ba      	ldr	r2, [r7, #24]
 8002e74:	e841 2300 	strex	r3, r2, [r1]
 8002e78:	613b      	str	r3, [r7, #16]
   return(result);
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d1e5      	bne.n	8002e4c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2220      	movs	r2, #32
 8002e84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002e8e:	bf00      	nop
 8002e90:	3754      	adds	r7, #84	@ 0x54
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr

08002e9a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002e9a:	b580      	push	{r7, lr}
 8002e9c:	b084      	sub	sp, #16
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ea6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002eae:	68f8      	ldr	r0, [r7, #12]
 8002eb0:	f7fd ff84 	bl	8000dbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002eb4:	bf00      	nop
 8002eb6:	3710      	adds	r7, #16
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b085      	sub	sp, #20
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	2b21      	cmp	r3, #33	@ 0x21
 8002ece:	d13e      	bne.n	8002f4e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ed8:	d114      	bne.n	8002f04 <UART_Transmit_IT+0x48>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	691b      	ldr	r3, [r3, #16]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d110      	bne.n	8002f04 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
 8002ee6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	881b      	ldrh	r3, [r3, #0]
 8002eec:	461a      	mov	r2, r3
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ef6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6a1b      	ldr	r3, [r3, #32]
 8002efc:	1c9a      	adds	r2, r3, #2
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	621a      	str	r2, [r3, #32]
 8002f02:	e008      	b.n	8002f16 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6a1b      	ldr	r3, [r3, #32]
 8002f08:	1c59      	adds	r1, r3, #1
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	6211      	str	r1, [r2, #32]
 8002f0e:	781a      	ldrb	r2, [r3, #0]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f1a:	b29b      	uxth	r3, r3
 8002f1c:	3b01      	subs	r3, #1
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	4619      	mov	r1, r3
 8002f24:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d10f      	bne.n	8002f4a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	68da      	ldr	r2, [r3, #12]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f38:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	68da      	ldr	r2, [r3, #12]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f48:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	e000      	b.n	8002f50 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002f4e:	2302      	movs	r3, #2
  }
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	3714      	adds	r7, #20
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr

08002f5c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	68da      	ldr	r2, [r3, #12]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f72:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2220      	movs	r2, #32
 8002f78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f7ff fed9 	bl	8002d34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002f82:	2300      	movs	r3, #0
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3708      	adds	r7, #8
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b08c      	sub	sp, #48	@ 0x30
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8002f94:	2300      	movs	r3, #0
 8002f96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	2b22      	cmp	r3, #34	@ 0x22
 8002fa6:	f040 80aa 	bne.w	80030fe <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fb2:	d115      	bne.n	8002fe0 <UART_Receive_IT+0x54>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	691b      	ldr	r3, [r3, #16]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d111      	bne.n	8002fe0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	b29b      	uxth	r3, r3
 8002fca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fd2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fd8:	1c9a      	adds	r2, r3, #2
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	629a      	str	r2, [r3, #40]	@ 0x28
 8002fde:	e024      	b.n	800302a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fee:	d007      	beq.n	8003000 <UART_Receive_IT+0x74>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d10a      	bne.n	800300e <UART_Receive_IT+0x82>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	691b      	ldr	r3, [r3, #16]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d106      	bne.n	800300e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	b2da      	uxtb	r2, r3
 8003008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800300a:	701a      	strb	r2, [r3, #0]
 800300c:	e008      	b.n	8003020 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	b2db      	uxtb	r3, r3
 8003016:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800301a:	b2da      	uxtb	r2, r3
 800301c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800301e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003024:	1c5a      	adds	r2, r3, #1
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800302e:	b29b      	uxth	r3, r3
 8003030:	3b01      	subs	r3, #1
 8003032:	b29b      	uxth	r3, r3
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	4619      	mov	r1, r3
 8003038:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800303a:	2b00      	cmp	r3, #0
 800303c:	d15d      	bne.n	80030fa <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	68da      	ldr	r2, [r3, #12]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f022 0220 	bic.w	r2, r2, #32
 800304c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	68da      	ldr	r2, [r3, #12]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800305c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	695a      	ldr	r2, [r3, #20]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f022 0201 	bic.w	r2, r2, #1
 800306c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2220      	movs	r2, #32
 8003072:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003080:	2b01      	cmp	r3, #1
 8003082:	d135      	bne.n	80030f0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	330c      	adds	r3, #12
 8003090:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	e853 3f00 	ldrex	r3, [r3]
 8003098:	613b      	str	r3, [r7, #16]
   return(result);
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	f023 0310 	bic.w	r3, r3, #16
 80030a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	330c      	adds	r3, #12
 80030a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030aa:	623a      	str	r2, [r7, #32]
 80030ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030ae:	69f9      	ldr	r1, [r7, #28]
 80030b0:	6a3a      	ldr	r2, [r7, #32]
 80030b2:	e841 2300 	strex	r3, r2, [r1]
 80030b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d1e5      	bne.n	800308a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0310 	and.w	r3, r3, #16
 80030c8:	2b10      	cmp	r3, #16
 80030ca:	d10a      	bne.n	80030e2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80030cc:	2300      	movs	r3, #0
 80030ce:	60fb      	str	r3, [r7, #12]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	60fb      	str	r3, [r7, #12]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	60fb      	str	r3, [r7, #12]
 80030e0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80030e6:	4619      	mov	r1, r3
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	f7ff fe2d 	bl	8002d48 <HAL_UARTEx_RxEventCallback>
 80030ee:	e002      	b.n	80030f6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f7fd fe33 	bl	8000d5c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80030f6:	2300      	movs	r3, #0
 80030f8:	e002      	b.n	8003100 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80030fa:	2300      	movs	r3, #0
 80030fc:	e000      	b.n	8003100 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80030fe:	2302      	movs	r3, #2
  }
}
 8003100:	4618      	mov	r0, r3
 8003102:	3730      	adds	r7, #48	@ 0x30
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}

08003108 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003108:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800310c:	b0c0      	sub	sp, #256	@ 0x100
 800310e:	af00      	add	r7, sp, #0
 8003110:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	691b      	ldr	r3, [r3, #16]
 800311c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003124:	68d9      	ldr	r1, [r3, #12]
 8003126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	ea40 0301 	orr.w	r3, r0, r1
 8003130:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003136:	689a      	ldr	r2, [r3, #8]
 8003138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800313c:	691b      	ldr	r3, [r3, #16]
 800313e:	431a      	orrs	r2, r3
 8003140:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003144:	695b      	ldr	r3, [r3, #20]
 8003146:	431a      	orrs	r2, r3
 8003148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800314c:	69db      	ldr	r3, [r3, #28]
 800314e:	4313      	orrs	r3, r2
 8003150:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003160:	f021 010c 	bic.w	r1, r1, #12
 8003164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800316e:	430b      	orrs	r3, r1
 8003170:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	695b      	ldr	r3, [r3, #20]
 800317a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800317e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003182:	6999      	ldr	r1, [r3, #24]
 8003184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	ea40 0301 	orr.w	r3, r0, r1
 800318e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	4b8f      	ldr	r3, [pc, #572]	@ (80033d4 <UART_SetConfig+0x2cc>)
 8003198:	429a      	cmp	r2, r3
 800319a:	d005      	beq.n	80031a8 <UART_SetConfig+0xa0>
 800319c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	4b8d      	ldr	r3, [pc, #564]	@ (80033d8 <UART_SetConfig+0x2d0>)
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d104      	bne.n	80031b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80031a8:	f7fe fe2a 	bl	8001e00 <HAL_RCC_GetPCLK2Freq>
 80031ac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80031b0:	e003      	b.n	80031ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80031b2:	f7fe fe11 	bl	8001dd8 <HAL_RCC_GetPCLK1Freq>
 80031b6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031be:	69db      	ldr	r3, [r3, #28]
 80031c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031c4:	f040 810c 	bne.w	80033e0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80031c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80031cc:	2200      	movs	r2, #0
 80031ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80031d2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80031d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80031da:	4622      	mov	r2, r4
 80031dc:	462b      	mov	r3, r5
 80031de:	1891      	adds	r1, r2, r2
 80031e0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80031e2:	415b      	adcs	r3, r3
 80031e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80031e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80031ea:	4621      	mov	r1, r4
 80031ec:	eb12 0801 	adds.w	r8, r2, r1
 80031f0:	4629      	mov	r1, r5
 80031f2:	eb43 0901 	adc.w	r9, r3, r1
 80031f6:	f04f 0200 	mov.w	r2, #0
 80031fa:	f04f 0300 	mov.w	r3, #0
 80031fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003202:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003206:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800320a:	4690      	mov	r8, r2
 800320c:	4699      	mov	r9, r3
 800320e:	4623      	mov	r3, r4
 8003210:	eb18 0303 	adds.w	r3, r8, r3
 8003214:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003218:	462b      	mov	r3, r5
 800321a:	eb49 0303 	adc.w	r3, r9, r3
 800321e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800322e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003232:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003236:	460b      	mov	r3, r1
 8003238:	18db      	adds	r3, r3, r3
 800323a:	653b      	str	r3, [r7, #80]	@ 0x50
 800323c:	4613      	mov	r3, r2
 800323e:	eb42 0303 	adc.w	r3, r2, r3
 8003242:	657b      	str	r3, [r7, #84]	@ 0x54
 8003244:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003248:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800324c:	f003 f85a 	bl	8006304 <__aeabi_uldivmod>
 8003250:	4602      	mov	r2, r0
 8003252:	460b      	mov	r3, r1
 8003254:	4b61      	ldr	r3, [pc, #388]	@ (80033dc <UART_SetConfig+0x2d4>)
 8003256:	fba3 2302 	umull	r2, r3, r3, r2
 800325a:	095b      	lsrs	r3, r3, #5
 800325c:	011c      	lsls	r4, r3, #4
 800325e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003262:	2200      	movs	r2, #0
 8003264:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003268:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800326c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003270:	4642      	mov	r2, r8
 8003272:	464b      	mov	r3, r9
 8003274:	1891      	adds	r1, r2, r2
 8003276:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003278:	415b      	adcs	r3, r3
 800327a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800327c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003280:	4641      	mov	r1, r8
 8003282:	eb12 0a01 	adds.w	sl, r2, r1
 8003286:	4649      	mov	r1, r9
 8003288:	eb43 0b01 	adc.w	fp, r3, r1
 800328c:	f04f 0200 	mov.w	r2, #0
 8003290:	f04f 0300 	mov.w	r3, #0
 8003294:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003298:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800329c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80032a0:	4692      	mov	sl, r2
 80032a2:	469b      	mov	fp, r3
 80032a4:	4643      	mov	r3, r8
 80032a6:	eb1a 0303 	adds.w	r3, sl, r3
 80032aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80032ae:	464b      	mov	r3, r9
 80032b0:	eb4b 0303 	adc.w	r3, fp, r3
 80032b4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80032b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80032c4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80032c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80032cc:	460b      	mov	r3, r1
 80032ce:	18db      	adds	r3, r3, r3
 80032d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80032d2:	4613      	mov	r3, r2
 80032d4:	eb42 0303 	adc.w	r3, r2, r3
 80032d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80032da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80032de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80032e2:	f003 f80f 	bl	8006304 <__aeabi_uldivmod>
 80032e6:	4602      	mov	r2, r0
 80032e8:	460b      	mov	r3, r1
 80032ea:	4611      	mov	r1, r2
 80032ec:	4b3b      	ldr	r3, [pc, #236]	@ (80033dc <UART_SetConfig+0x2d4>)
 80032ee:	fba3 2301 	umull	r2, r3, r3, r1
 80032f2:	095b      	lsrs	r3, r3, #5
 80032f4:	2264      	movs	r2, #100	@ 0x64
 80032f6:	fb02 f303 	mul.w	r3, r2, r3
 80032fa:	1acb      	subs	r3, r1, r3
 80032fc:	00db      	lsls	r3, r3, #3
 80032fe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003302:	4b36      	ldr	r3, [pc, #216]	@ (80033dc <UART_SetConfig+0x2d4>)
 8003304:	fba3 2302 	umull	r2, r3, r3, r2
 8003308:	095b      	lsrs	r3, r3, #5
 800330a:	005b      	lsls	r3, r3, #1
 800330c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003310:	441c      	add	r4, r3
 8003312:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003316:	2200      	movs	r2, #0
 8003318:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800331c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003320:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003324:	4642      	mov	r2, r8
 8003326:	464b      	mov	r3, r9
 8003328:	1891      	adds	r1, r2, r2
 800332a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800332c:	415b      	adcs	r3, r3
 800332e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003330:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003334:	4641      	mov	r1, r8
 8003336:	1851      	adds	r1, r2, r1
 8003338:	6339      	str	r1, [r7, #48]	@ 0x30
 800333a:	4649      	mov	r1, r9
 800333c:	414b      	adcs	r3, r1
 800333e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003340:	f04f 0200 	mov.w	r2, #0
 8003344:	f04f 0300 	mov.w	r3, #0
 8003348:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800334c:	4659      	mov	r1, fp
 800334e:	00cb      	lsls	r3, r1, #3
 8003350:	4651      	mov	r1, sl
 8003352:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003356:	4651      	mov	r1, sl
 8003358:	00ca      	lsls	r2, r1, #3
 800335a:	4610      	mov	r0, r2
 800335c:	4619      	mov	r1, r3
 800335e:	4603      	mov	r3, r0
 8003360:	4642      	mov	r2, r8
 8003362:	189b      	adds	r3, r3, r2
 8003364:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003368:	464b      	mov	r3, r9
 800336a:	460a      	mov	r2, r1
 800336c:	eb42 0303 	adc.w	r3, r2, r3
 8003370:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	2200      	movs	r2, #0
 800337c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003380:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003384:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003388:	460b      	mov	r3, r1
 800338a:	18db      	adds	r3, r3, r3
 800338c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800338e:	4613      	mov	r3, r2
 8003390:	eb42 0303 	adc.w	r3, r2, r3
 8003394:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003396:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800339a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800339e:	f002 ffb1 	bl	8006304 <__aeabi_uldivmod>
 80033a2:	4602      	mov	r2, r0
 80033a4:	460b      	mov	r3, r1
 80033a6:	4b0d      	ldr	r3, [pc, #52]	@ (80033dc <UART_SetConfig+0x2d4>)
 80033a8:	fba3 1302 	umull	r1, r3, r3, r2
 80033ac:	095b      	lsrs	r3, r3, #5
 80033ae:	2164      	movs	r1, #100	@ 0x64
 80033b0:	fb01 f303 	mul.w	r3, r1, r3
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	00db      	lsls	r3, r3, #3
 80033b8:	3332      	adds	r3, #50	@ 0x32
 80033ba:	4a08      	ldr	r2, [pc, #32]	@ (80033dc <UART_SetConfig+0x2d4>)
 80033bc:	fba2 2303 	umull	r2, r3, r2, r3
 80033c0:	095b      	lsrs	r3, r3, #5
 80033c2:	f003 0207 	and.w	r2, r3, #7
 80033c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4422      	add	r2, r4
 80033ce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80033d0:	e106      	b.n	80035e0 <UART_SetConfig+0x4d8>
 80033d2:	bf00      	nop
 80033d4:	40011000 	.word	0x40011000
 80033d8:	40011400 	.word	0x40011400
 80033dc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80033e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033e4:	2200      	movs	r2, #0
 80033e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80033ea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80033ee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80033f2:	4642      	mov	r2, r8
 80033f4:	464b      	mov	r3, r9
 80033f6:	1891      	adds	r1, r2, r2
 80033f8:	6239      	str	r1, [r7, #32]
 80033fa:	415b      	adcs	r3, r3
 80033fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80033fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003402:	4641      	mov	r1, r8
 8003404:	1854      	adds	r4, r2, r1
 8003406:	4649      	mov	r1, r9
 8003408:	eb43 0501 	adc.w	r5, r3, r1
 800340c:	f04f 0200 	mov.w	r2, #0
 8003410:	f04f 0300 	mov.w	r3, #0
 8003414:	00eb      	lsls	r3, r5, #3
 8003416:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800341a:	00e2      	lsls	r2, r4, #3
 800341c:	4614      	mov	r4, r2
 800341e:	461d      	mov	r5, r3
 8003420:	4643      	mov	r3, r8
 8003422:	18e3      	adds	r3, r4, r3
 8003424:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003428:	464b      	mov	r3, r9
 800342a:	eb45 0303 	adc.w	r3, r5, r3
 800342e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800343e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003442:	f04f 0200 	mov.w	r2, #0
 8003446:	f04f 0300 	mov.w	r3, #0
 800344a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800344e:	4629      	mov	r1, r5
 8003450:	008b      	lsls	r3, r1, #2
 8003452:	4621      	mov	r1, r4
 8003454:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003458:	4621      	mov	r1, r4
 800345a:	008a      	lsls	r2, r1, #2
 800345c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003460:	f002 ff50 	bl	8006304 <__aeabi_uldivmod>
 8003464:	4602      	mov	r2, r0
 8003466:	460b      	mov	r3, r1
 8003468:	4b60      	ldr	r3, [pc, #384]	@ (80035ec <UART_SetConfig+0x4e4>)
 800346a:	fba3 2302 	umull	r2, r3, r3, r2
 800346e:	095b      	lsrs	r3, r3, #5
 8003470:	011c      	lsls	r4, r3, #4
 8003472:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003476:	2200      	movs	r2, #0
 8003478:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800347c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003480:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003484:	4642      	mov	r2, r8
 8003486:	464b      	mov	r3, r9
 8003488:	1891      	adds	r1, r2, r2
 800348a:	61b9      	str	r1, [r7, #24]
 800348c:	415b      	adcs	r3, r3
 800348e:	61fb      	str	r3, [r7, #28]
 8003490:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003494:	4641      	mov	r1, r8
 8003496:	1851      	adds	r1, r2, r1
 8003498:	6139      	str	r1, [r7, #16]
 800349a:	4649      	mov	r1, r9
 800349c:	414b      	adcs	r3, r1
 800349e:	617b      	str	r3, [r7, #20]
 80034a0:	f04f 0200 	mov.w	r2, #0
 80034a4:	f04f 0300 	mov.w	r3, #0
 80034a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80034ac:	4659      	mov	r1, fp
 80034ae:	00cb      	lsls	r3, r1, #3
 80034b0:	4651      	mov	r1, sl
 80034b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034b6:	4651      	mov	r1, sl
 80034b8:	00ca      	lsls	r2, r1, #3
 80034ba:	4610      	mov	r0, r2
 80034bc:	4619      	mov	r1, r3
 80034be:	4603      	mov	r3, r0
 80034c0:	4642      	mov	r2, r8
 80034c2:	189b      	adds	r3, r3, r2
 80034c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80034c8:	464b      	mov	r3, r9
 80034ca:	460a      	mov	r2, r1
 80034cc:	eb42 0303 	adc.w	r3, r2, r3
 80034d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80034d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80034de:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80034e0:	f04f 0200 	mov.w	r2, #0
 80034e4:	f04f 0300 	mov.w	r3, #0
 80034e8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80034ec:	4649      	mov	r1, r9
 80034ee:	008b      	lsls	r3, r1, #2
 80034f0:	4641      	mov	r1, r8
 80034f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034f6:	4641      	mov	r1, r8
 80034f8:	008a      	lsls	r2, r1, #2
 80034fa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80034fe:	f002 ff01 	bl	8006304 <__aeabi_uldivmod>
 8003502:	4602      	mov	r2, r0
 8003504:	460b      	mov	r3, r1
 8003506:	4611      	mov	r1, r2
 8003508:	4b38      	ldr	r3, [pc, #224]	@ (80035ec <UART_SetConfig+0x4e4>)
 800350a:	fba3 2301 	umull	r2, r3, r3, r1
 800350e:	095b      	lsrs	r3, r3, #5
 8003510:	2264      	movs	r2, #100	@ 0x64
 8003512:	fb02 f303 	mul.w	r3, r2, r3
 8003516:	1acb      	subs	r3, r1, r3
 8003518:	011b      	lsls	r3, r3, #4
 800351a:	3332      	adds	r3, #50	@ 0x32
 800351c:	4a33      	ldr	r2, [pc, #204]	@ (80035ec <UART_SetConfig+0x4e4>)
 800351e:	fba2 2303 	umull	r2, r3, r2, r3
 8003522:	095b      	lsrs	r3, r3, #5
 8003524:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003528:	441c      	add	r4, r3
 800352a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800352e:	2200      	movs	r2, #0
 8003530:	673b      	str	r3, [r7, #112]	@ 0x70
 8003532:	677a      	str	r2, [r7, #116]	@ 0x74
 8003534:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003538:	4642      	mov	r2, r8
 800353a:	464b      	mov	r3, r9
 800353c:	1891      	adds	r1, r2, r2
 800353e:	60b9      	str	r1, [r7, #8]
 8003540:	415b      	adcs	r3, r3
 8003542:	60fb      	str	r3, [r7, #12]
 8003544:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003548:	4641      	mov	r1, r8
 800354a:	1851      	adds	r1, r2, r1
 800354c:	6039      	str	r1, [r7, #0]
 800354e:	4649      	mov	r1, r9
 8003550:	414b      	adcs	r3, r1
 8003552:	607b      	str	r3, [r7, #4]
 8003554:	f04f 0200 	mov.w	r2, #0
 8003558:	f04f 0300 	mov.w	r3, #0
 800355c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003560:	4659      	mov	r1, fp
 8003562:	00cb      	lsls	r3, r1, #3
 8003564:	4651      	mov	r1, sl
 8003566:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800356a:	4651      	mov	r1, sl
 800356c:	00ca      	lsls	r2, r1, #3
 800356e:	4610      	mov	r0, r2
 8003570:	4619      	mov	r1, r3
 8003572:	4603      	mov	r3, r0
 8003574:	4642      	mov	r2, r8
 8003576:	189b      	adds	r3, r3, r2
 8003578:	66bb      	str	r3, [r7, #104]	@ 0x68
 800357a:	464b      	mov	r3, r9
 800357c:	460a      	mov	r2, r1
 800357e:	eb42 0303 	adc.w	r3, r2, r3
 8003582:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	663b      	str	r3, [r7, #96]	@ 0x60
 800358e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003590:	f04f 0200 	mov.w	r2, #0
 8003594:	f04f 0300 	mov.w	r3, #0
 8003598:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800359c:	4649      	mov	r1, r9
 800359e:	008b      	lsls	r3, r1, #2
 80035a0:	4641      	mov	r1, r8
 80035a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035a6:	4641      	mov	r1, r8
 80035a8:	008a      	lsls	r2, r1, #2
 80035aa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80035ae:	f002 fea9 	bl	8006304 <__aeabi_uldivmod>
 80035b2:	4602      	mov	r2, r0
 80035b4:	460b      	mov	r3, r1
 80035b6:	4b0d      	ldr	r3, [pc, #52]	@ (80035ec <UART_SetConfig+0x4e4>)
 80035b8:	fba3 1302 	umull	r1, r3, r3, r2
 80035bc:	095b      	lsrs	r3, r3, #5
 80035be:	2164      	movs	r1, #100	@ 0x64
 80035c0:	fb01 f303 	mul.w	r3, r1, r3
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	011b      	lsls	r3, r3, #4
 80035c8:	3332      	adds	r3, #50	@ 0x32
 80035ca:	4a08      	ldr	r2, [pc, #32]	@ (80035ec <UART_SetConfig+0x4e4>)
 80035cc:	fba2 2303 	umull	r2, r3, r2, r3
 80035d0:	095b      	lsrs	r3, r3, #5
 80035d2:	f003 020f 	and.w	r2, r3, #15
 80035d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4422      	add	r2, r4
 80035de:	609a      	str	r2, [r3, #8]
}
 80035e0:	bf00      	nop
 80035e2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80035e6:	46bd      	mov	sp, r7
 80035e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035ec:	51eb851f 	.word	0x51eb851f

080035f0 <__NVIC_SetPriority>:
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	4603      	mov	r3, r0
 80035f8:	6039      	str	r1, [r7, #0]
 80035fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003600:	2b00      	cmp	r3, #0
 8003602:	db0a      	blt.n	800361a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	b2da      	uxtb	r2, r3
 8003608:	490c      	ldr	r1, [pc, #48]	@ (800363c <__NVIC_SetPriority+0x4c>)
 800360a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800360e:	0112      	lsls	r2, r2, #4
 8003610:	b2d2      	uxtb	r2, r2
 8003612:	440b      	add	r3, r1
 8003614:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003618:	e00a      	b.n	8003630 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	b2da      	uxtb	r2, r3
 800361e:	4908      	ldr	r1, [pc, #32]	@ (8003640 <__NVIC_SetPriority+0x50>)
 8003620:	79fb      	ldrb	r3, [r7, #7]
 8003622:	f003 030f 	and.w	r3, r3, #15
 8003626:	3b04      	subs	r3, #4
 8003628:	0112      	lsls	r2, r2, #4
 800362a:	b2d2      	uxtb	r2, r2
 800362c:	440b      	add	r3, r1
 800362e:	761a      	strb	r2, [r3, #24]
}
 8003630:	bf00      	nop
 8003632:	370c      	adds	r7, #12
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr
 800363c:	e000e100 	.word	0xe000e100
 8003640:	e000ed00 	.word	0xe000ed00

08003644 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003644:	b580      	push	{r7, lr}
 8003646:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003648:	4b05      	ldr	r3, [pc, #20]	@ (8003660 <SysTick_Handler+0x1c>)
 800364a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800364c:	f001 fd46 	bl	80050dc <xTaskGetSchedulerState>
 8003650:	4603      	mov	r3, r0
 8003652:	2b01      	cmp	r3, #1
 8003654:	d001      	beq.n	800365a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003656:	f002 fb3f 	bl	8005cd8 <xPortSysTickHandler>
  }
}
 800365a:	bf00      	nop
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	e000e010 	.word	0xe000e010

08003664 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003664:	b580      	push	{r7, lr}
 8003666:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003668:	2100      	movs	r1, #0
 800366a:	f06f 0004 	mvn.w	r0, #4
 800366e:	f7ff ffbf 	bl	80035f0 <__NVIC_SetPriority>
#endif
}
 8003672:	bf00      	nop
 8003674:	bd80      	pop	{r7, pc}
	...

08003678 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800367e:	f3ef 8305 	mrs	r3, IPSR
 8003682:	603b      	str	r3, [r7, #0]
  return(result);
 8003684:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003686:	2b00      	cmp	r3, #0
 8003688:	d003      	beq.n	8003692 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800368a:	f06f 0305 	mvn.w	r3, #5
 800368e:	607b      	str	r3, [r7, #4]
 8003690:	e00c      	b.n	80036ac <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003692:	4b0a      	ldr	r3, [pc, #40]	@ (80036bc <osKernelInitialize+0x44>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d105      	bne.n	80036a6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800369a:	4b08      	ldr	r3, [pc, #32]	@ (80036bc <osKernelInitialize+0x44>)
 800369c:	2201      	movs	r2, #1
 800369e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80036a0:	2300      	movs	r3, #0
 80036a2:	607b      	str	r3, [r7, #4]
 80036a4:	e002      	b.n	80036ac <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80036a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80036aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80036ac:	687b      	ldr	r3, [r7, #4]
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	370c      	adds	r7, #12
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr
 80036ba:	bf00      	nop
 80036bc:	2000038c 	.word	0x2000038c

080036c0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80036c6:	f3ef 8305 	mrs	r3, IPSR
 80036ca:	603b      	str	r3, [r7, #0]
  return(result);
 80036cc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d003      	beq.n	80036da <osKernelStart+0x1a>
    stat = osErrorISR;
 80036d2:	f06f 0305 	mvn.w	r3, #5
 80036d6:	607b      	str	r3, [r7, #4]
 80036d8:	e010      	b.n	80036fc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80036da:	4b0b      	ldr	r3, [pc, #44]	@ (8003708 <osKernelStart+0x48>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d109      	bne.n	80036f6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80036e2:	f7ff ffbf 	bl	8003664 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80036e6:	4b08      	ldr	r3, [pc, #32]	@ (8003708 <osKernelStart+0x48>)
 80036e8:	2202      	movs	r2, #2
 80036ea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80036ec:	f001 f892 	bl	8004814 <vTaskStartScheduler>
      stat = osOK;
 80036f0:	2300      	movs	r3, #0
 80036f2:	607b      	str	r3, [r7, #4]
 80036f4:	e002      	b.n	80036fc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80036f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80036fa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80036fc:	687b      	ldr	r3, [r7, #4]
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3708      	adds	r7, #8
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
 8003706:	bf00      	nop
 8003708:	2000038c 	.word	0x2000038c

0800370c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800370c:	b580      	push	{r7, lr}
 800370e:	b08e      	sub	sp, #56	@ 0x38
 8003710:	af04      	add	r7, sp, #16
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	60b9      	str	r1, [r7, #8]
 8003716:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003718:	2300      	movs	r3, #0
 800371a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800371c:	f3ef 8305 	mrs	r3, IPSR
 8003720:	617b      	str	r3, [r7, #20]
  return(result);
 8003722:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003724:	2b00      	cmp	r3, #0
 8003726:	d17e      	bne.n	8003826 <osThreadNew+0x11a>
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d07b      	beq.n	8003826 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800372e:	2380      	movs	r3, #128	@ 0x80
 8003730:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003732:	2318      	movs	r3, #24
 8003734:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003736:	2300      	movs	r3, #0
 8003738:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800373a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800373e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d045      	beq.n	80037d2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d002      	beq.n	8003754 <osThreadNew+0x48>
        name = attr->name;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	699b      	ldr	r3, [r3, #24]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d002      	beq.n	8003762 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	699b      	ldr	r3, [r3, #24]
 8003760:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d008      	beq.n	800377a <osThreadNew+0x6e>
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	2b38      	cmp	r3, #56	@ 0x38
 800376c:	d805      	bhi.n	800377a <osThreadNew+0x6e>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	f003 0301 	and.w	r3, r3, #1
 8003776:	2b00      	cmp	r3, #0
 8003778:	d001      	beq.n	800377e <osThreadNew+0x72>
        return (NULL);
 800377a:	2300      	movs	r3, #0
 800377c:	e054      	b.n	8003828 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	695b      	ldr	r3, [r3, #20]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d003      	beq.n	800378e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	695b      	ldr	r3, [r3, #20]
 800378a:	089b      	lsrs	r3, r3, #2
 800378c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d00e      	beq.n	80037b4 <osThreadNew+0xa8>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	2ba7      	cmp	r3, #167	@ 0xa7
 800379c:	d90a      	bls.n	80037b4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d006      	beq.n	80037b4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	695b      	ldr	r3, [r3, #20]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d002      	beq.n	80037b4 <osThreadNew+0xa8>
        mem = 1;
 80037ae:	2301      	movs	r3, #1
 80037b0:	61bb      	str	r3, [r7, #24]
 80037b2:	e010      	b.n	80037d6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d10c      	bne.n	80037d6 <osThreadNew+0xca>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	68db      	ldr	r3, [r3, #12]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d108      	bne.n	80037d6 <osThreadNew+0xca>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	691b      	ldr	r3, [r3, #16]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d104      	bne.n	80037d6 <osThreadNew+0xca>
          mem = 0;
 80037cc:	2300      	movs	r3, #0
 80037ce:	61bb      	str	r3, [r7, #24]
 80037d0:	e001      	b.n	80037d6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80037d2:	2300      	movs	r3, #0
 80037d4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80037d6:	69bb      	ldr	r3, [r7, #24]
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d110      	bne.n	80037fe <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80037e0:	687a      	ldr	r2, [r7, #4]
 80037e2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80037e4:	9202      	str	r2, [sp, #8]
 80037e6:	9301      	str	r3, [sp, #4]
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	9300      	str	r3, [sp, #0]
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	6a3a      	ldr	r2, [r7, #32]
 80037f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80037f2:	68f8      	ldr	r0, [r7, #12]
 80037f4:	f000 fe1a 	bl	800442c <xTaskCreateStatic>
 80037f8:	4603      	mov	r3, r0
 80037fa:	613b      	str	r3, [r7, #16]
 80037fc:	e013      	b.n	8003826 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80037fe:	69bb      	ldr	r3, [r7, #24]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d110      	bne.n	8003826 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003804:	6a3b      	ldr	r3, [r7, #32]
 8003806:	b29a      	uxth	r2, r3
 8003808:	f107 0310 	add.w	r3, r7, #16
 800380c:	9301      	str	r3, [sp, #4]
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	9300      	str	r3, [sp, #0]
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003816:	68f8      	ldr	r0, [r7, #12]
 8003818:	f000 fe68 	bl	80044ec <xTaskCreate>
 800381c:	4603      	mov	r3, r0
 800381e:	2b01      	cmp	r3, #1
 8003820:	d001      	beq.n	8003826 <osThreadNew+0x11a>
            hTask = NULL;
 8003822:	2300      	movs	r3, #0
 8003824:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003826:	693b      	ldr	r3, [r7, #16]
}
 8003828:	4618      	mov	r0, r3
 800382a:	3728      	adds	r7, #40	@ 0x28
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}

08003830 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003838:	f3ef 8305 	mrs	r3, IPSR
 800383c:	60bb      	str	r3, [r7, #8]
  return(result);
 800383e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003840:	2b00      	cmp	r3, #0
 8003842:	d003      	beq.n	800384c <osDelay+0x1c>
    stat = osErrorISR;
 8003844:	f06f 0305 	mvn.w	r3, #5
 8003848:	60fb      	str	r3, [r7, #12]
 800384a:	e007      	b.n	800385c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800384c:	2300      	movs	r3, #0
 800384e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d002      	beq.n	800385c <osDelay+0x2c>
      vTaskDelay(ticks);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f000 ffa6 	bl	80047a8 <vTaskDelay>
    }
  }

  return (stat);
 800385c:	68fb      	ldr	r3, [r7, #12]
}
 800385e:	4618      	mov	r0, r3
 8003860:	3710      	adds	r7, #16
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
	...

08003868 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003868:	b480      	push	{r7}
 800386a:	b085      	sub	sp, #20
 800386c:	af00      	add	r7, sp, #0
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	60b9      	str	r1, [r7, #8]
 8003872:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	4a07      	ldr	r2, [pc, #28]	@ (8003894 <vApplicationGetIdleTaskMemory+0x2c>)
 8003878:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	4a06      	ldr	r2, [pc, #24]	@ (8003898 <vApplicationGetIdleTaskMemory+0x30>)
 800387e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2280      	movs	r2, #128	@ 0x80
 8003884:	601a      	str	r2, [r3, #0]
}
 8003886:	bf00      	nop
 8003888:	3714      	adds	r7, #20
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	20000390 	.word	0x20000390
 8003898:	20000438 	.word	0x20000438

0800389c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800389c:	b480      	push	{r7}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	60b9      	str	r1, [r7, #8]
 80038a6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	4a07      	ldr	r2, [pc, #28]	@ (80038c8 <vApplicationGetTimerTaskMemory+0x2c>)
 80038ac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	4a06      	ldr	r2, [pc, #24]	@ (80038cc <vApplicationGetTimerTaskMemory+0x30>)
 80038b2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80038ba:	601a      	str	r2, [r3, #0]
}
 80038bc:	bf00      	nop
 80038be:	3714      	adds	r7, #20
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr
 80038c8:	20000638 	.word	0x20000638
 80038cc:	200006e0 	.word	0x200006e0

080038d0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80038d0:	b480      	push	{r7}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	f103 0208 	add.w	r2, r3, #8
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80038e8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f103 0208 	add.w	r2, r3, #8
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f103 0208 	add.w	r2, r3, #8
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003904:	bf00      	nop
 8003906:	370c      	adds	r7, #12
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr

08003910 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003910:	b480      	push	{r7}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2200      	movs	r2, #0
 800391c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800391e:	bf00      	nop
 8003920:	370c      	adds	r7, #12
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr

0800392a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800392a:	b480      	push	{r7}
 800392c:	b085      	sub	sp, #20
 800392e:	af00      	add	r7, sp, #0
 8003930:	6078      	str	r0, [r7, #4]
 8003932:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	68fa      	ldr	r2, [r7, #12]
 800393e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	689a      	ldr	r2, [r3, #8]
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	683a      	ldr	r2, [r7, #0]
 800394e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	683a      	ldr	r2, [r7, #0]
 8003954:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	687a      	ldr	r2, [r7, #4]
 800395a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	1c5a      	adds	r2, r3, #1
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	601a      	str	r2, [r3, #0]
}
 8003966:	bf00      	nop
 8003968:	3714      	adds	r7, #20
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr

08003972 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003972:	b480      	push	{r7}
 8003974:	b085      	sub	sp, #20
 8003976:	af00      	add	r7, sp, #0
 8003978:	6078      	str	r0, [r7, #4]
 800397a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003988:	d103      	bne.n	8003992 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	691b      	ldr	r3, [r3, #16]
 800398e:	60fb      	str	r3, [r7, #12]
 8003990:	e00c      	b.n	80039ac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	3308      	adds	r3, #8
 8003996:	60fb      	str	r3, [r7, #12]
 8003998:	e002      	b.n	80039a0 <vListInsert+0x2e>
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	60fb      	str	r3, [r7, #12]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	68ba      	ldr	r2, [r7, #8]
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d2f6      	bcs.n	800399a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	685a      	ldr	r2, [r3, #4]
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	683a      	ldr	r2, [r7, #0]
 80039ba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	683a      	ldr	r2, [r7, #0]
 80039c6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	1c5a      	adds	r2, r3, #1
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	601a      	str	r2, [r3, #0]
}
 80039d8:	bf00      	nop
 80039da:	3714      	adds	r7, #20
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr

080039e4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80039e4:	b480      	push	{r7}
 80039e6:	b085      	sub	sp, #20
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	691b      	ldr	r3, [r3, #16]
 80039f0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	6892      	ldr	r2, [r2, #8]
 80039fa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	687a      	ldr	r2, [r7, #4]
 8003a02:	6852      	ldr	r2, [r2, #4]
 8003a04:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	687a      	ldr	r2, [r7, #4]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d103      	bne.n	8003a18 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	689a      	ldr	r2, [r3, #8]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	1e5a      	subs	r2, r3, #1
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3714      	adds	r7, #20
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d10b      	bne.n	8003a64 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a50:	f383 8811 	msr	BASEPRI, r3
 8003a54:	f3bf 8f6f 	isb	sy
 8003a58:	f3bf 8f4f 	dsb	sy
 8003a5c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003a5e:	bf00      	nop
 8003a60:	bf00      	nop
 8003a62:	e7fd      	b.n	8003a60 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003a64:	f002 f8a8 	bl	8005bb8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a70:	68f9      	ldr	r1, [r7, #12]
 8003a72:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003a74:	fb01 f303 	mul.w	r3, r1, r3
 8003a78:	441a      	add	r2, r3
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2200      	movs	r2, #0
 8003a82:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a94:	3b01      	subs	r3, #1
 8003a96:	68f9      	ldr	r1, [r7, #12]
 8003a98:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003a9a:	fb01 f303 	mul.w	r3, r1, r3
 8003a9e:	441a      	add	r2, r3
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	22ff      	movs	r2, #255	@ 0xff
 8003aa8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	22ff      	movs	r2, #255	@ 0xff
 8003ab0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d114      	bne.n	8003ae4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	691b      	ldr	r3, [r3, #16]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d01a      	beq.n	8003af8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	3310      	adds	r3, #16
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f001 f942 	bl	8004d50 <xTaskRemoveFromEventList>
 8003acc:	4603      	mov	r3, r0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d012      	beq.n	8003af8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8003b08 <xQueueGenericReset+0xd0>)
 8003ad4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ad8:	601a      	str	r2, [r3, #0]
 8003ada:	f3bf 8f4f 	dsb	sy
 8003ade:	f3bf 8f6f 	isb	sy
 8003ae2:	e009      	b.n	8003af8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	3310      	adds	r3, #16
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f7ff fef1 	bl	80038d0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	3324      	adds	r3, #36	@ 0x24
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7ff feec 	bl	80038d0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003af8:	f002 f890 	bl	8005c1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003afc:	2301      	movs	r3, #1
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3710      	adds	r7, #16
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	e000ed04 	.word	0xe000ed04

08003b0c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b08e      	sub	sp, #56	@ 0x38
 8003b10:	af02      	add	r7, sp, #8
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	60b9      	str	r1, [r7, #8]
 8003b16:	607a      	str	r2, [r7, #4]
 8003b18:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d10b      	bne.n	8003b38 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b24:	f383 8811 	msr	BASEPRI, r3
 8003b28:	f3bf 8f6f 	isb	sy
 8003b2c:	f3bf 8f4f 	dsb	sy
 8003b30:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003b32:	bf00      	nop
 8003b34:	bf00      	nop
 8003b36:	e7fd      	b.n	8003b34 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d10b      	bne.n	8003b56 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b42:	f383 8811 	msr	BASEPRI, r3
 8003b46:	f3bf 8f6f 	isb	sy
 8003b4a:	f3bf 8f4f 	dsb	sy
 8003b4e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003b50:	bf00      	nop
 8003b52:	bf00      	nop
 8003b54:	e7fd      	b.n	8003b52 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d002      	beq.n	8003b62 <xQueueGenericCreateStatic+0x56>
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d001      	beq.n	8003b66 <xQueueGenericCreateStatic+0x5a>
 8003b62:	2301      	movs	r3, #1
 8003b64:	e000      	b.n	8003b68 <xQueueGenericCreateStatic+0x5c>
 8003b66:	2300      	movs	r3, #0
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d10b      	bne.n	8003b84 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b70:	f383 8811 	msr	BASEPRI, r3
 8003b74:	f3bf 8f6f 	isb	sy
 8003b78:	f3bf 8f4f 	dsb	sy
 8003b7c:	623b      	str	r3, [r7, #32]
}
 8003b7e:	bf00      	nop
 8003b80:	bf00      	nop
 8003b82:	e7fd      	b.n	8003b80 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d102      	bne.n	8003b90 <xQueueGenericCreateStatic+0x84>
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d101      	bne.n	8003b94 <xQueueGenericCreateStatic+0x88>
 8003b90:	2301      	movs	r3, #1
 8003b92:	e000      	b.n	8003b96 <xQueueGenericCreateStatic+0x8a>
 8003b94:	2300      	movs	r3, #0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d10b      	bne.n	8003bb2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003b9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b9e:	f383 8811 	msr	BASEPRI, r3
 8003ba2:	f3bf 8f6f 	isb	sy
 8003ba6:	f3bf 8f4f 	dsb	sy
 8003baa:	61fb      	str	r3, [r7, #28]
}
 8003bac:	bf00      	nop
 8003bae:	bf00      	nop
 8003bb0:	e7fd      	b.n	8003bae <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003bb2:	2350      	movs	r3, #80	@ 0x50
 8003bb4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	2b50      	cmp	r3, #80	@ 0x50
 8003bba:	d00b      	beq.n	8003bd4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bc0:	f383 8811 	msr	BASEPRI, r3
 8003bc4:	f3bf 8f6f 	isb	sy
 8003bc8:	f3bf 8f4f 	dsb	sy
 8003bcc:	61bb      	str	r3, [r7, #24]
}
 8003bce:	bf00      	nop
 8003bd0:	bf00      	nop
 8003bd2:	e7fd      	b.n	8003bd0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003bd4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d00d      	beq.n	8003bfc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003be0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003be8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bee:	9300      	str	r3, [sp, #0]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	68b9      	ldr	r1, [r7, #8]
 8003bf6:	68f8      	ldr	r0, [r7, #12]
 8003bf8:	f000 f805 	bl	8003c06 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3730      	adds	r7, #48	@ 0x30
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}

08003c06 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b084      	sub	sp, #16
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	60f8      	str	r0, [r7, #12]
 8003c0e:	60b9      	str	r1, [r7, #8]
 8003c10:	607a      	str	r2, [r7, #4]
 8003c12:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d103      	bne.n	8003c22 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003c1a:	69bb      	ldr	r3, [r7, #24]
 8003c1c:	69ba      	ldr	r2, [r7, #24]
 8003c1e:	601a      	str	r2, [r3, #0]
 8003c20:	e002      	b.n	8003c28 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003c22:	69bb      	ldr	r3, [r7, #24]
 8003c24:	687a      	ldr	r2, [r7, #4]
 8003c26:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003c28:	69bb      	ldr	r3, [r7, #24]
 8003c2a:	68fa      	ldr	r2, [r7, #12]
 8003c2c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003c2e:	69bb      	ldr	r3, [r7, #24]
 8003c30:	68ba      	ldr	r2, [r7, #8]
 8003c32:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003c34:	2101      	movs	r1, #1
 8003c36:	69b8      	ldr	r0, [r7, #24]
 8003c38:	f7ff fefe 	bl	8003a38 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003c3c:	69bb      	ldr	r3, [r7, #24]
 8003c3e:	78fa      	ldrb	r2, [r7, #3]
 8003c40:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003c44:	bf00      	nop
 8003c46:	3710      	adds	r7, #16
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}

08003c4c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b08e      	sub	sp, #56	@ 0x38
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	60f8      	str	r0, [r7, #12]
 8003c54:	60b9      	str	r1, [r7, #8]
 8003c56:	607a      	str	r2, [r7, #4]
 8003c58:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d10b      	bne.n	8003c80 <xQueueGenericSend+0x34>
	__asm volatile
 8003c68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c6c:	f383 8811 	msr	BASEPRI, r3
 8003c70:	f3bf 8f6f 	isb	sy
 8003c74:	f3bf 8f4f 	dsb	sy
 8003c78:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003c7a:	bf00      	nop
 8003c7c:	bf00      	nop
 8003c7e:	e7fd      	b.n	8003c7c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d103      	bne.n	8003c8e <xQueueGenericSend+0x42>
 8003c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d101      	bne.n	8003c92 <xQueueGenericSend+0x46>
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e000      	b.n	8003c94 <xQueueGenericSend+0x48>
 8003c92:	2300      	movs	r3, #0
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d10b      	bne.n	8003cb0 <xQueueGenericSend+0x64>
	__asm volatile
 8003c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c9c:	f383 8811 	msr	BASEPRI, r3
 8003ca0:	f3bf 8f6f 	isb	sy
 8003ca4:	f3bf 8f4f 	dsb	sy
 8003ca8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003caa:	bf00      	nop
 8003cac:	bf00      	nop
 8003cae:	e7fd      	b.n	8003cac <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d103      	bne.n	8003cbe <xQueueGenericSend+0x72>
 8003cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d101      	bne.n	8003cc2 <xQueueGenericSend+0x76>
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e000      	b.n	8003cc4 <xQueueGenericSend+0x78>
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d10b      	bne.n	8003ce0 <xQueueGenericSend+0x94>
	__asm volatile
 8003cc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ccc:	f383 8811 	msr	BASEPRI, r3
 8003cd0:	f3bf 8f6f 	isb	sy
 8003cd4:	f3bf 8f4f 	dsb	sy
 8003cd8:	623b      	str	r3, [r7, #32]
}
 8003cda:	bf00      	nop
 8003cdc:	bf00      	nop
 8003cde:	e7fd      	b.n	8003cdc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003ce0:	f001 f9fc 	bl	80050dc <xTaskGetSchedulerState>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d102      	bne.n	8003cf0 <xQueueGenericSend+0xa4>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d101      	bne.n	8003cf4 <xQueueGenericSend+0xa8>
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e000      	b.n	8003cf6 <xQueueGenericSend+0xaa>
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d10b      	bne.n	8003d12 <xQueueGenericSend+0xc6>
	__asm volatile
 8003cfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cfe:	f383 8811 	msr	BASEPRI, r3
 8003d02:	f3bf 8f6f 	isb	sy
 8003d06:	f3bf 8f4f 	dsb	sy
 8003d0a:	61fb      	str	r3, [r7, #28]
}
 8003d0c:	bf00      	nop
 8003d0e:	bf00      	nop
 8003d10:	e7fd      	b.n	8003d0e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003d12:	f001 ff51 	bl	8005bb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	d302      	bcc.n	8003d28 <xQueueGenericSend+0xdc>
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	2b02      	cmp	r3, #2
 8003d26:	d129      	bne.n	8003d7c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003d28:	683a      	ldr	r2, [r7, #0]
 8003d2a:	68b9      	ldr	r1, [r7, #8]
 8003d2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d2e:	f000 fa0f 	bl	8004150 <prvCopyDataToQueue>
 8003d32:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d010      	beq.n	8003d5e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d3e:	3324      	adds	r3, #36	@ 0x24
 8003d40:	4618      	mov	r0, r3
 8003d42:	f001 f805 	bl	8004d50 <xTaskRemoveFromEventList>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d013      	beq.n	8003d74 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003d4c:	4b3f      	ldr	r3, [pc, #252]	@ (8003e4c <xQueueGenericSend+0x200>)
 8003d4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d52:	601a      	str	r2, [r3, #0]
 8003d54:	f3bf 8f4f 	dsb	sy
 8003d58:	f3bf 8f6f 	isb	sy
 8003d5c:	e00a      	b.n	8003d74 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003d5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d007      	beq.n	8003d74 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003d64:	4b39      	ldr	r3, [pc, #228]	@ (8003e4c <xQueueGenericSend+0x200>)
 8003d66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d6a:	601a      	str	r2, [r3, #0]
 8003d6c:	f3bf 8f4f 	dsb	sy
 8003d70:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003d74:	f001 ff52 	bl	8005c1c <vPortExitCritical>
				return pdPASS;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e063      	b.n	8003e44 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d103      	bne.n	8003d8a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003d82:	f001 ff4b 	bl	8005c1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003d86:	2300      	movs	r3, #0
 8003d88:	e05c      	b.n	8003e44 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003d8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d106      	bne.n	8003d9e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003d90:	f107 0314 	add.w	r3, r7, #20
 8003d94:	4618      	mov	r0, r3
 8003d96:	f001 f83f 	bl	8004e18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003d9e:	f001 ff3d 	bl	8005c1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003da2:	f000 fda7 	bl	80048f4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003da6:	f001 ff07 	bl	8005bb8 <vPortEnterCritical>
 8003daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003db0:	b25b      	sxtb	r3, r3
 8003db2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003db6:	d103      	bne.n	8003dc0 <xQueueGenericSend+0x174>
 8003db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dc2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003dc6:	b25b      	sxtb	r3, r3
 8003dc8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003dcc:	d103      	bne.n	8003dd6 <xQueueGenericSend+0x18a>
 8003dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003dd6:	f001 ff21 	bl	8005c1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003dda:	1d3a      	adds	r2, r7, #4
 8003ddc:	f107 0314 	add.w	r3, r7, #20
 8003de0:	4611      	mov	r1, r2
 8003de2:	4618      	mov	r0, r3
 8003de4:	f001 f82e 	bl	8004e44 <xTaskCheckForTimeOut>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d124      	bne.n	8003e38 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003dee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003df0:	f000 faa6 	bl	8004340 <prvIsQueueFull>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d018      	beq.n	8003e2c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dfc:	3310      	adds	r3, #16
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	4611      	mov	r1, r2
 8003e02:	4618      	mov	r0, r3
 8003e04:	f000 ff52 	bl	8004cac <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003e08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003e0a:	f000 fa31 	bl	8004270 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003e0e:	f000 fd7f 	bl	8004910 <xTaskResumeAll>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	f47f af7c 	bne.w	8003d12 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003e1a:	4b0c      	ldr	r3, [pc, #48]	@ (8003e4c <xQueueGenericSend+0x200>)
 8003e1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e20:	601a      	str	r2, [r3, #0]
 8003e22:	f3bf 8f4f 	dsb	sy
 8003e26:	f3bf 8f6f 	isb	sy
 8003e2a:	e772      	b.n	8003d12 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003e2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003e2e:	f000 fa1f 	bl	8004270 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003e32:	f000 fd6d 	bl	8004910 <xTaskResumeAll>
 8003e36:	e76c      	b.n	8003d12 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003e38:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003e3a:	f000 fa19 	bl	8004270 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003e3e:	f000 fd67 	bl	8004910 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003e42:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3738      	adds	r7, #56	@ 0x38
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	e000ed04 	.word	0xe000ed04

08003e50 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b090      	sub	sp, #64	@ 0x40
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
 8003e5c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003e62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d10b      	bne.n	8003e80 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e6c:	f383 8811 	msr	BASEPRI, r3
 8003e70:	f3bf 8f6f 	isb	sy
 8003e74:	f3bf 8f4f 	dsb	sy
 8003e78:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003e7a:	bf00      	nop
 8003e7c:	bf00      	nop
 8003e7e:	e7fd      	b.n	8003e7c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d103      	bne.n	8003e8e <xQueueGenericSendFromISR+0x3e>
 8003e86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d101      	bne.n	8003e92 <xQueueGenericSendFromISR+0x42>
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e000      	b.n	8003e94 <xQueueGenericSendFromISR+0x44>
 8003e92:	2300      	movs	r3, #0
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d10b      	bne.n	8003eb0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003e98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e9c:	f383 8811 	msr	BASEPRI, r3
 8003ea0:	f3bf 8f6f 	isb	sy
 8003ea4:	f3bf 8f4f 	dsb	sy
 8003ea8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003eaa:	bf00      	nop
 8003eac:	bf00      	nop
 8003eae:	e7fd      	b.n	8003eac <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d103      	bne.n	8003ebe <xQueueGenericSendFromISR+0x6e>
 8003eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d101      	bne.n	8003ec2 <xQueueGenericSendFromISR+0x72>
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e000      	b.n	8003ec4 <xQueueGenericSendFromISR+0x74>
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d10b      	bne.n	8003ee0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003ec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ecc:	f383 8811 	msr	BASEPRI, r3
 8003ed0:	f3bf 8f6f 	isb	sy
 8003ed4:	f3bf 8f4f 	dsb	sy
 8003ed8:	623b      	str	r3, [r7, #32]
}
 8003eda:	bf00      	nop
 8003edc:	bf00      	nop
 8003ede:	e7fd      	b.n	8003edc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003ee0:	f001 ff4a 	bl	8005d78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003ee4:	f3ef 8211 	mrs	r2, BASEPRI
 8003ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eec:	f383 8811 	msr	BASEPRI, r3
 8003ef0:	f3bf 8f6f 	isb	sy
 8003ef4:	f3bf 8f4f 	dsb	sy
 8003ef8:	61fa      	str	r2, [r7, #28]
 8003efa:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003efc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003efe:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d302      	bcc.n	8003f12 <xQueueGenericSendFromISR+0xc2>
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d12f      	bne.n	8003f72 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f14:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003f18:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f20:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003f22:	683a      	ldr	r2, [r7, #0]
 8003f24:	68b9      	ldr	r1, [r7, #8]
 8003f26:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003f28:	f000 f912 	bl	8004150 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003f2c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003f30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f34:	d112      	bne.n	8003f5c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d016      	beq.n	8003f6c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f40:	3324      	adds	r3, #36	@ 0x24
 8003f42:	4618      	mov	r0, r3
 8003f44:	f000 ff04 	bl	8004d50 <xTaskRemoveFromEventList>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d00e      	beq.n	8003f6c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d00b      	beq.n	8003f6c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2201      	movs	r2, #1
 8003f58:	601a      	str	r2, [r3, #0]
 8003f5a:	e007      	b.n	8003f6c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003f5c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003f60:	3301      	adds	r3, #1
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	b25a      	sxtb	r2, r3
 8003f66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003f70:	e001      	b.n	8003f76 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003f72:	2300      	movs	r3, #0
 8003f74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f78:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003f80:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003f82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	3740      	adds	r7, #64	@ 0x40
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}

08003f8c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b08c      	sub	sp, #48	@ 0x30
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	60b9      	str	r1, [r7, #8]
 8003f96:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d10b      	bne.n	8003fbe <xQueueReceive+0x32>
	__asm volatile
 8003fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003faa:	f383 8811 	msr	BASEPRI, r3
 8003fae:	f3bf 8f6f 	isb	sy
 8003fb2:	f3bf 8f4f 	dsb	sy
 8003fb6:	623b      	str	r3, [r7, #32]
}
 8003fb8:	bf00      	nop
 8003fba:	bf00      	nop
 8003fbc:	e7fd      	b.n	8003fba <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d103      	bne.n	8003fcc <xQueueReceive+0x40>
 8003fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d101      	bne.n	8003fd0 <xQueueReceive+0x44>
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e000      	b.n	8003fd2 <xQueueReceive+0x46>
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d10b      	bne.n	8003fee <xQueueReceive+0x62>
	__asm volatile
 8003fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fda:	f383 8811 	msr	BASEPRI, r3
 8003fde:	f3bf 8f6f 	isb	sy
 8003fe2:	f3bf 8f4f 	dsb	sy
 8003fe6:	61fb      	str	r3, [r7, #28]
}
 8003fe8:	bf00      	nop
 8003fea:	bf00      	nop
 8003fec:	e7fd      	b.n	8003fea <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003fee:	f001 f875 	bl	80050dc <xTaskGetSchedulerState>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d102      	bne.n	8003ffe <xQueueReceive+0x72>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d101      	bne.n	8004002 <xQueueReceive+0x76>
 8003ffe:	2301      	movs	r3, #1
 8004000:	e000      	b.n	8004004 <xQueueReceive+0x78>
 8004002:	2300      	movs	r3, #0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d10b      	bne.n	8004020 <xQueueReceive+0x94>
	__asm volatile
 8004008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800400c:	f383 8811 	msr	BASEPRI, r3
 8004010:	f3bf 8f6f 	isb	sy
 8004014:	f3bf 8f4f 	dsb	sy
 8004018:	61bb      	str	r3, [r7, #24]
}
 800401a:	bf00      	nop
 800401c:	bf00      	nop
 800401e:	e7fd      	b.n	800401c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004020:	f001 fdca 	bl	8005bb8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004028:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800402a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402c:	2b00      	cmp	r3, #0
 800402e:	d01f      	beq.n	8004070 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004030:	68b9      	ldr	r1, [r7, #8]
 8004032:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004034:	f000 f8f6 	bl	8004224 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800403a:	1e5a      	subs	r2, r3, #1
 800403c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800403e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004042:	691b      	ldr	r3, [r3, #16]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d00f      	beq.n	8004068 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800404a:	3310      	adds	r3, #16
 800404c:	4618      	mov	r0, r3
 800404e:	f000 fe7f 	bl	8004d50 <xTaskRemoveFromEventList>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d007      	beq.n	8004068 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004058:	4b3c      	ldr	r3, [pc, #240]	@ (800414c <xQueueReceive+0x1c0>)
 800405a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800405e:	601a      	str	r2, [r3, #0]
 8004060:	f3bf 8f4f 	dsb	sy
 8004064:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004068:	f001 fdd8 	bl	8005c1c <vPortExitCritical>
				return pdPASS;
 800406c:	2301      	movs	r3, #1
 800406e:	e069      	b.n	8004144 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d103      	bne.n	800407e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004076:	f001 fdd1 	bl	8005c1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800407a:	2300      	movs	r3, #0
 800407c:	e062      	b.n	8004144 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800407e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004080:	2b00      	cmp	r3, #0
 8004082:	d106      	bne.n	8004092 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004084:	f107 0310 	add.w	r3, r7, #16
 8004088:	4618      	mov	r0, r3
 800408a:	f000 fec5 	bl	8004e18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800408e:	2301      	movs	r3, #1
 8004090:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004092:	f001 fdc3 	bl	8005c1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004096:	f000 fc2d 	bl	80048f4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800409a:	f001 fd8d 	bl	8005bb8 <vPortEnterCritical>
 800409e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80040a4:	b25b      	sxtb	r3, r3
 80040a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80040aa:	d103      	bne.n	80040b4 <xQueueReceive+0x128>
 80040ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040ae:	2200      	movs	r2, #0
 80040b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80040ba:	b25b      	sxtb	r3, r3
 80040bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80040c0:	d103      	bne.n	80040ca <xQueueReceive+0x13e>
 80040c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040c4:	2200      	movs	r2, #0
 80040c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80040ca:	f001 fda7 	bl	8005c1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80040ce:	1d3a      	adds	r2, r7, #4
 80040d0:	f107 0310 	add.w	r3, r7, #16
 80040d4:	4611      	mov	r1, r2
 80040d6:	4618      	mov	r0, r3
 80040d8:	f000 feb4 	bl	8004e44 <xTaskCheckForTimeOut>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d123      	bne.n	800412a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80040e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80040e4:	f000 f916 	bl	8004314 <prvIsQueueEmpty>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d017      	beq.n	800411e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80040ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040f0:	3324      	adds	r3, #36	@ 0x24
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	4611      	mov	r1, r2
 80040f6:	4618      	mov	r0, r3
 80040f8:	f000 fdd8 	bl	8004cac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80040fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80040fe:	f000 f8b7 	bl	8004270 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004102:	f000 fc05 	bl	8004910 <xTaskResumeAll>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d189      	bne.n	8004020 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800410c:	4b0f      	ldr	r3, [pc, #60]	@ (800414c <xQueueReceive+0x1c0>)
 800410e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004112:	601a      	str	r2, [r3, #0]
 8004114:	f3bf 8f4f 	dsb	sy
 8004118:	f3bf 8f6f 	isb	sy
 800411c:	e780      	b.n	8004020 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800411e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004120:	f000 f8a6 	bl	8004270 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004124:	f000 fbf4 	bl	8004910 <xTaskResumeAll>
 8004128:	e77a      	b.n	8004020 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800412a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800412c:	f000 f8a0 	bl	8004270 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004130:	f000 fbee 	bl	8004910 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004134:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004136:	f000 f8ed 	bl	8004314 <prvIsQueueEmpty>
 800413a:	4603      	mov	r3, r0
 800413c:	2b00      	cmp	r3, #0
 800413e:	f43f af6f 	beq.w	8004020 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004142:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004144:	4618      	mov	r0, r3
 8004146:	3730      	adds	r7, #48	@ 0x30
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}
 800414c:	e000ed04 	.word	0xe000ed04

08004150 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b086      	sub	sp, #24
 8004154:	af00      	add	r7, sp, #0
 8004156:	60f8      	str	r0, [r7, #12]
 8004158:	60b9      	str	r1, [r7, #8]
 800415a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800415c:	2300      	movs	r3, #0
 800415e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004164:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800416a:	2b00      	cmp	r3, #0
 800416c:	d10d      	bne.n	800418a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d14d      	bne.n	8004212 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	4618      	mov	r0, r3
 800417c:	f000 ffcc 	bl	8005118 <xTaskPriorityDisinherit>
 8004180:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2200      	movs	r2, #0
 8004186:	609a      	str	r2, [r3, #8]
 8004188:	e043      	b.n	8004212 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d119      	bne.n	80041c4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6858      	ldr	r0, [r3, #4]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004198:	461a      	mov	r2, r3
 800419a:	68b9      	ldr	r1, [r7, #8]
 800419c:	f002 f8ab 	bl	80062f6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	685a      	ldr	r2, [r3, #4]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a8:	441a      	add	r2, r3
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	685a      	ldr	r2, [r3, #4]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d32b      	bcc.n	8004212 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	605a      	str	r2, [r3, #4]
 80041c2:	e026      	b.n	8004212 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	68d8      	ldr	r0, [r3, #12]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041cc:	461a      	mov	r2, r3
 80041ce:	68b9      	ldr	r1, [r7, #8]
 80041d0:	f002 f891 	bl	80062f6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	68da      	ldr	r2, [r3, #12]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041dc:	425b      	negs	r3, r3
 80041de:	441a      	add	r2, r3
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	68da      	ldr	r2, [r3, #12]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d207      	bcs.n	8004200 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	689a      	ldr	r2, [r3, #8]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f8:	425b      	negs	r3, r3
 80041fa:	441a      	add	r2, r3
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2b02      	cmp	r3, #2
 8004204:	d105      	bne.n	8004212 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d002      	beq.n	8004212 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	3b01      	subs	r3, #1
 8004210:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	1c5a      	adds	r2, r3, #1
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800421a:	697b      	ldr	r3, [r7, #20]
}
 800421c:	4618      	mov	r0, r3
 800421e:	3718      	adds	r7, #24
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}

08004224 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b082      	sub	sp, #8
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
 800422c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004232:	2b00      	cmp	r3, #0
 8004234:	d018      	beq.n	8004268 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	68da      	ldr	r2, [r3, #12]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800423e:	441a      	add	r2, r3
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	68da      	ldr	r2, [r3, #12]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	429a      	cmp	r2, r3
 800424e:	d303      	bcc.n	8004258 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	68d9      	ldr	r1, [r3, #12]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004260:	461a      	mov	r2, r3
 8004262:	6838      	ldr	r0, [r7, #0]
 8004264:	f002 f847 	bl	80062f6 <memcpy>
	}
}
 8004268:	bf00      	nop
 800426a:	3708      	adds	r7, #8
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}

08004270 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004278:	f001 fc9e 	bl	8005bb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004282:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004284:	e011      	b.n	80042aa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800428a:	2b00      	cmp	r3, #0
 800428c:	d012      	beq.n	80042b4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	3324      	adds	r3, #36	@ 0x24
 8004292:	4618      	mov	r0, r3
 8004294:	f000 fd5c 	bl	8004d50 <xTaskRemoveFromEventList>
 8004298:	4603      	mov	r3, r0
 800429a:	2b00      	cmp	r3, #0
 800429c:	d001      	beq.n	80042a2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800429e:	f000 fe35 	bl	8004f0c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80042a2:	7bfb      	ldrb	r3, [r7, #15]
 80042a4:	3b01      	subs	r3, #1
 80042a6:	b2db      	uxtb	r3, r3
 80042a8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80042aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	dce9      	bgt.n	8004286 <prvUnlockQueue+0x16>
 80042b2:	e000      	b.n	80042b6 <prvUnlockQueue+0x46>
					break;
 80042b4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	22ff      	movs	r2, #255	@ 0xff
 80042ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80042be:	f001 fcad 	bl	8005c1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80042c2:	f001 fc79 	bl	8005bb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80042cc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80042ce:	e011      	b.n	80042f4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	691b      	ldr	r3, [r3, #16]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d012      	beq.n	80042fe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	3310      	adds	r3, #16
 80042dc:	4618      	mov	r0, r3
 80042de:	f000 fd37 	bl	8004d50 <xTaskRemoveFromEventList>
 80042e2:	4603      	mov	r3, r0
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d001      	beq.n	80042ec <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80042e8:	f000 fe10 	bl	8004f0c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80042ec:	7bbb      	ldrb	r3, [r7, #14]
 80042ee:	3b01      	subs	r3, #1
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80042f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	dce9      	bgt.n	80042d0 <prvUnlockQueue+0x60>
 80042fc:	e000      	b.n	8004300 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80042fe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	22ff      	movs	r2, #255	@ 0xff
 8004304:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004308:	f001 fc88 	bl	8005c1c <vPortExitCritical>
}
 800430c:	bf00      	nop
 800430e:	3710      	adds	r7, #16
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}

08004314 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800431c:	f001 fc4c 	bl	8005bb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004324:	2b00      	cmp	r3, #0
 8004326:	d102      	bne.n	800432e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004328:	2301      	movs	r3, #1
 800432a:	60fb      	str	r3, [r7, #12]
 800432c:	e001      	b.n	8004332 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800432e:	2300      	movs	r3, #0
 8004330:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004332:	f001 fc73 	bl	8005c1c <vPortExitCritical>

	return xReturn;
 8004336:	68fb      	ldr	r3, [r7, #12]
}
 8004338:	4618      	mov	r0, r3
 800433a:	3710      	adds	r7, #16
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004348:	f001 fc36 	bl	8005bb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004354:	429a      	cmp	r2, r3
 8004356:	d102      	bne.n	800435e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004358:	2301      	movs	r3, #1
 800435a:	60fb      	str	r3, [r7, #12]
 800435c:	e001      	b.n	8004362 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800435e:	2300      	movs	r3, #0
 8004360:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004362:	f001 fc5b 	bl	8005c1c <vPortExitCritical>

	return xReturn;
 8004366:	68fb      	ldr	r3, [r7, #12]
}
 8004368:	4618      	mov	r0, r3
 800436a:	3710      	adds	r7, #16
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}

08004370 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004370:	b480      	push	{r7}
 8004372:	b085      	sub	sp, #20
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800437a:	2300      	movs	r3, #0
 800437c:	60fb      	str	r3, [r7, #12]
 800437e:	e014      	b.n	80043aa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004380:	4a0f      	ldr	r2, [pc, #60]	@ (80043c0 <vQueueAddToRegistry+0x50>)
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10b      	bne.n	80043a4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800438c:	490c      	ldr	r1, [pc, #48]	@ (80043c0 <vQueueAddToRegistry+0x50>)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	683a      	ldr	r2, [r7, #0]
 8004392:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004396:	4a0a      	ldr	r2, [pc, #40]	@ (80043c0 <vQueueAddToRegistry+0x50>)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	00db      	lsls	r3, r3, #3
 800439c:	4413      	add	r3, r2
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80043a2:	e006      	b.n	80043b2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	3301      	adds	r3, #1
 80043a8:	60fb      	str	r3, [r7, #12]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2b07      	cmp	r3, #7
 80043ae:	d9e7      	bls.n	8004380 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80043b0:	bf00      	nop
 80043b2:	bf00      	nop
 80043b4:	3714      	adds	r7, #20
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr
 80043be:	bf00      	nop
 80043c0:	20000ae0 	.word	0x20000ae0

080043c4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b086      	sub	sp, #24
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	60f8      	str	r0, [r7, #12]
 80043cc:	60b9      	str	r1, [r7, #8]
 80043ce:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80043d4:	f001 fbf0 	bl	8005bb8 <vPortEnterCritical>
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80043de:	b25b      	sxtb	r3, r3
 80043e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80043e4:	d103      	bne.n	80043ee <vQueueWaitForMessageRestricted+0x2a>
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	2200      	movs	r2, #0
 80043ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80043f4:	b25b      	sxtb	r3, r3
 80043f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80043fa:	d103      	bne.n	8004404 <vQueueWaitForMessageRestricted+0x40>
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	2200      	movs	r2, #0
 8004400:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004404:	f001 fc0a 	bl	8005c1c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800440c:	2b00      	cmp	r3, #0
 800440e:	d106      	bne.n	800441e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	3324      	adds	r3, #36	@ 0x24
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	68b9      	ldr	r1, [r7, #8]
 8004418:	4618      	mov	r0, r3
 800441a:	f000 fc6d 	bl	8004cf8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800441e:	6978      	ldr	r0, [r7, #20]
 8004420:	f7ff ff26 	bl	8004270 <prvUnlockQueue>
	}
 8004424:	bf00      	nop
 8004426:	3718      	adds	r7, #24
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}

0800442c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800442c:	b580      	push	{r7, lr}
 800442e:	b08e      	sub	sp, #56	@ 0x38
 8004430:	af04      	add	r7, sp, #16
 8004432:	60f8      	str	r0, [r7, #12]
 8004434:	60b9      	str	r1, [r7, #8]
 8004436:	607a      	str	r2, [r7, #4]
 8004438:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800443a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800443c:	2b00      	cmp	r3, #0
 800443e:	d10b      	bne.n	8004458 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004444:	f383 8811 	msr	BASEPRI, r3
 8004448:	f3bf 8f6f 	isb	sy
 800444c:	f3bf 8f4f 	dsb	sy
 8004450:	623b      	str	r3, [r7, #32]
}
 8004452:	bf00      	nop
 8004454:	bf00      	nop
 8004456:	e7fd      	b.n	8004454 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800445a:	2b00      	cmp	r3, #0
 800445c:	d10b      	bne.n	8004476 <xTaskCreateStatic+0x4a>
	__asm volatile
 800445e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004462:	f383 8811 	msr	BASEPRI, r3
 8004466:	f3bf 8f6f 	isb	sy
 800446a:	f3bf 8f4f 	dsb	sy
 800446e:	61fb      	str	r3, [r7, #28]
}
 8004470:	bf00      	nop
 8004472:	bf00      	nop
 8004474:	e7fd      	b.n	8004472 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004476:	23a8      	movs	r3, #168	@ 0xa8
 8004478:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	2ba8      	cmp	r3, #168	@ 0xa8
 800447e:	d00b      	beq.n	8004498 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004484:	f383 8811 	msr	BASEPRI, r3
 8004488:	f3bf 8f6f 	isb	sy
 800448c:	f3bf 8f4f 	dsb	sy
 8004490:	61bb      	str	r3, [r7, #24]
}
 8004492:	bf00      	nop
 8004494:	bf00      	nop
 8004496:	e7fd      	b.n	8004494 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004498:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800449a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800449c:	2b00      	cmp	r3, #0
 800449e:	d01e      	beq.n	80044de <xTaskCreateStatic+0xb2>
 80044a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d01b      	beq.n	80044de <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80044a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044a8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80044aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80044ae:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80044b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b2:	2202      	movs	r2, #2
 80044b4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80044b8:	2300      	movs	r3, #0
 80044ba:	9303      	str	r3, [sp, #12]
 80044bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044be:	9302      	str	r3, [sp, #8]
 80044c0:	f107 0314 	add.w	r3, r7, #20
 80044c4:	9301      	str	r3, [sp, #4]
 80044c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044c8:	9300      	str	r3, [sp, #0]
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	68b9      	ldr	r1, [r7, #8]
 80044d0:	68f8      	ldr	r0, [r7, #12]
 80044d2:	f000 f851 	bl	8004578 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80044d6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80044d8:	f000 f8f6 	bl	80046c8 <prvAddNewTaskToReadyList>
 80044dc:	e001      	b.n	80044e2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80044de:	2300      	movs	r3, #0
 80044e0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80044e2:	697b      	ldr	r3, [r7, #20]
	}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3728      	adds	r7, #40	@ 0x28
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b08c      	sub	sp, #48	@ 0x30
 80044f0:	af04      	add	r7, sp, #16
 80044f2:	60f8      	str	r0, [r7, #12]
 80044f4:	60b9      	str	r1, [r7, #8]
 80044f6:	603b      	str	r3, [r7, #0]
 80044f8:	4613      	mov	r3, r2
 80044fa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80044fc:	88fb      	ldrh	r3, [r7, #6]
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	4618      	mov	r0, r3
 8004502:	f001 fc7b 	bl	8005dfc <pvPortMalloc>
 8004506:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d00e      	beq.n	800452c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800450e:	20a8      	movs	r0, #168	@ 0xa8
 8004510:	f001 fc74 	bl	8005dfc <pvPortMalloc>
 8004514:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004516:	69fb      	ldr	r3, [r7, #28]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d003      	beq.n	8004524 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800451c:	69fb      	ldr	r3, [r7, #28]
 800451e:	697a      	ldr	r2, [r7, #20]
 8004520:	631a      	str	r2, [r3, #48]	@ 0x30
 8004522:	e005      	b.n	8004530 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004524:	6978      	ldr	r0, [r7, #20]
 8004526:	f001 fd37 	bl	8005f98 <vPortFree>
 800452a:	e001      	b.n	8004530 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800452c:	2300      	movs	r3, #0
 800452e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004530:	69fb      	ldr	r3, [r7, #28]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d017      	beq.n	8004566 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	2200      	movs	r2, #0
 800453a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800453e:	88fa      	ldrh	r2, [r7, #6]
 8004540:	2300      	movs	r3, #0
 8004542:	9303      	str	r3, [sp, #12]
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	9302      	str	r3, [sp, #8]
 8004548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800454a:	9301      	str	r3, [sp, #4]
 800454c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800454e:	9300      	str	r3, [sp, #0]
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	68b9      	ldr	r1, [r7, #8]
 8004554:	68f8      	ldr	r0, [r7, #12]
 8004556:	f000 f80f 	bl	8004578 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800455a:	69f8      	ldr	r0, [r7, #28]
 800455c:	f000 f8b4 	bl	80046c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004560:	2301      	movs	r3, #1
 8004562:	61bb      	str	r3, [r7, #24]
 8004564:	e002      	b.n	800456c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004566:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800456a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800456c:	69bb      	ldr	r3, [r7, #24]
	}
 800456e:	4618      	mov	r0, r3
 8004570:	3720      	adds	r7, #32
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
	...

08004578 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b088      	sub	sp, #32
 800457c:	af00      	add	r7, sp, #0
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	60b9      	str	r1, [r7, #8]
 8004582:	607a      	str	r2, [r7, #4]
 8004584:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004588:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	461a      	mov	r2, r3
 8004590:	21a5      	movs	r1, #165	@ 0xa5
 8004592:	f001 fe34 	bl	80061fe <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004598:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80045a0:	3b01      	subs	r3, #1
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	4413      	add	r3, r2
 80045a6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80045a8:	69bb      	ldr	r3, [r7, #24]
 80045aa:	f023 0307 	bic.w	r3, r3, #7
 80045ae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80045b0:	69bb      	ldr	r3, [r7, #24]
 80045b2:	f003 0307 	and.w	r3, r3, #7
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00b      	beq.n	80045d2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80045ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045be:	f383 8811 	msr	BASEPRI, r3
 80045c2:	f3bf 8f6f 	isb	sy
 80045c6:	f3bf 8f4f 	dsb	sy
 80045ca:	617b      	str	r3, [r7, #20]
}
 80045cc:	bf00      	nop
 80045ce:	bf00      	nop
 80045d0:	e7fd      	b.n	80045ce <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d01f      	beq.n	8004618 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80045d8:	2300      	movs	r3, #0
 80045da:	61fb      	str	r3, [r7, #28]
 80045dc:	e012      	b.n	8004604 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80045de:	68ba      	ldr	r2, [r7, #8]
 80045e0:	69fb      	ldr	r3, [r7, #28]
 80045e2:	4413      	add	r3, r2
 80045e4:	7819      	ldrb	r1, [r3, #0]
 80045e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045e8:	69fb      	ldr	r3, [r7, #28]
 80045ea:	4413      	add	r3, r2
 80045ec:	3334      	adds	r3, #52	@ 0x34
 80045ee:	460a      	mov	r2, r1
 80045f0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80045f2:	68ba      	ldr	r2, [r7, #8]
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	4413      	add	r3, r2
 80045f8:	781b      	ldrb	r3, [r3, #0]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d006      	beq.n	800460c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	3301      	adds	r3, #1
 8004602:	61fb      	str	r3, [r7, #28]
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	2b0f      	cmp	r3, #15
 8004608:	d9e9      	bls.n	80045de <prvInitialiseNewTask+0x66>
 800460a:	e000      	b.n	800460e <prvInitialiseNewTask+0x96>
			{
				break;
 800460c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800460e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004610:	2200      	movs	r2, #0
 8004612:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004616:	e003      	b.n	8004620 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800461a:	2200      	movs	r2, #0
 800461c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004622:	2b37      	cmp	r3, #55	@ 0x37
 8004624:	d901      	bls.n	800462a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004626:	2337      	movs	r3, #55	@ 0x37
 8004628:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800462a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800462c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800462e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004632:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004634:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004638:	2200      	movs	r2, #0
 800463a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800463c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800463e:	3304      	adds	r3, #4
 8004640:	4618      	mov	r0, r3
 8004642:	f7ff f965 	bl	8003910 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004648:	3318      	adds	r3, #24
 800464a:	4618      	mov	r0, r3
 800464c:	f7ff f960 	bl	8003910 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004652:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004654:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004658:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800465c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800465e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004662:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004664:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004668:	2200      	movs	r2, #0
 800466a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800466e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004670:	2200      	movs	r2, #0
 8004672:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004678:	3354      	adds	r3, #84	@ 0x54
 800467a:	224c      	movs	r2, #76	@ 0x4c
 800467c:	2100      	movs	r1, #0
 800467e:	4618      	mov	r0, r3
 8004680:	f001 fdbd 	bl	80061fe <memset>
 8004684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004686:	4a0d      	ldr	r2, [pc, #52]	@ (80046bc <prvInitialiseNewTask+0x144>)
 8004688:	659a      	str	r2, [r3, #88]	@ 0x58
 800468a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800468c:	4a0c      	ldr	r2, [pc, #48]	@ (80046c0 <prvInitialiseNewTask+0x148>)
 800468e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004692:	4a0c      	ldr	r2, [pc, #48]	@ (80046c4 <prvInitialiseNewTask+0x14c>)
 8004694:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004696:	683a      	ldr	r2, [r7, #0]
 8004698:	68f9      	ldr	r1, [r7, #12]
 800469a:	69b8      	ldr	r0, [r7, #24]
 800469c:	f001 f95a 	bl	8005954 <pxPortInitialiseStack>
 80046a0:	4602      	mov	r2, r0
 80046a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046a4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80046a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d002      	beq.n	80046b2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80046ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80046b2:	bf00      	nop
 80046b4:	3720      	adds	r7, #32
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	bf00      	nop
 80046bc:	20004d74 	.word	0x20004d74
 80046c0:	20004ddc 	.word	0x20004ddc
 80046c4:	20004e44 	.word	0x20004e44

080046c8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b082      	sub	sp, #8
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80046d0:	f001 fa72 	bl	8005bb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80046d4:	4b2d      	ldr	r3, [pc, #180]	@ (800478c <prvAddNewTaskToReadyList+0xc4>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	3301      	adds	r3, #1
 80046da:	4a2c      	ldr	r2, [pc, #176]	@ (800478c <prvAddNewTaskToReadyList+0xc4>)
 80046dc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80046de:	4b2c      	ldr	r3, [pc, #176]	@ (8004790 <prvAddNewTaskToReadyList+0xc8>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d109      	bne.n	80046fa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80046e6:	4a2a      	ldr	r2, [pc, #168]	@ (8004790 <prvAddNewTaskToReadyList+0xc8>)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80046ec:	4b27      	ldr	r3, [pc, #156]	@ (800478c <prvAddNewTaskToReadyList+0xc4>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	d110      	bne.n	8004716 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80046f4:	f000 fc2e 	bl	8004f54 <prvInitialiseTaskLists>
 80046f8:	e00d      	b.n	8004716 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80046fa:	4b26      	ldr	r3, [pc, #152]	@ (8004794 <prvAddNewTaskToReadyList+0xcc>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d109      	bne.n	8004716 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004702:	4b23      	ldr	r3, [pc, #140]	@ (8004790 <prvAddNewTaskToReadyList+0xc8>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800470c:	429a      	cmp	r2, r3
 800470e:	d802      	bhi.n	8004716 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004710:	4a1f      	ldr	r2, [pc, #124]	@ (8004790 <prvAddNewTaskToReadyList+0xc8>)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004716:	4b20      	ldr	r3, [pc, #128]	@ (8004798 <prvAddNewTaskToReadyList+0xd0>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	3301      	adds	r3, #1
 800471c:	4a1e      	ldr	r2, [pc, #120]	@ (8004798 <prvAddNewTaskToReadyList+0xd0>)
 800471e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004720:	4b1d      	ldr	r3, [pc, #116]	@ (8004798 <prvAddNewTaskToReadyList+0xd0>)
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800472c:	4b1b      	ldr	r3, [pc, #108]	@ (800479c <prvAddNewTaskToReadyList+0xd4>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	429a      	cmp	r2, r3
 8004732:	d903      	bls.n	800473c <prvAddNewTaskToReadyList+0x74>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004738:	4a18      	ldr	r2, [pc, #96]	@ (800479c <prvAddNewTaskToReadyList+0xd4>)
 800473a:	6013      	str	r3, [r2, #0]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004740:	4613      	mov	r3, r2
 8004742:	009b      	lsls	r3, r3, #2
 8004744:	4413      	add	r3, r2
 8004746:	009b      	lsls	r3, r3, #2
 8004748:	4a15      	ldr	r2, [pc, #84]	@ (80047a0 <prvAddNewTaskToReadyList+0xd8>)
 800474a:	441a      	add	r2, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	3304      	adds	r3, #4
 8004750:	4619      	mov	r1, r3
 8004752:	4610      	mov	r0, r2
 8004754:	f7ff f8e9 	bl	800392a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004758:	f001 fa60 	bl	8005c1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800475c:	4b0d      	ldr	r3, [pc, #52]	@ (8004794 <prvAddNewTaskToReadyList+0xcc>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d00e      	beq.n	8004782 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004764:	4b0a      	ldr	r3, [pc, #40]	@ (8004790 <prvAddNewTaskToReadyList+0xc8>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800476e:	429a      	cmp	r2, r3
 8004770:	d207      	bcs.n	8004782 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004772:	4b0c      	ldr	r3, [pc, #48]	@ (80047a4 <prvAddNewTaskToReadyList+0xdc>)
 8004774:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004778:	601a      	str	r2, [r3, #0]
 800477a:	f3bf 8f4f 	dsb	sy
 800477e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004782:	bf00      	nop
 8004784:	3708      	adds	r7, #8
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
 800478a:	bf00      	nop
 800478c:	20000ff4 	.word	0x20000ff4
 8004790:	20000b20 	.word	0x20000b20
 8004794:	20001000 	.word	0x20001000
 8004798:	20001010 	.word	0x20001010
 800479c:	20000ffc 	.word	0x20000ffc
 80047a0:	20000b24 	.word	0x20000b24
 80047a4:	e000ed04 	.word	0xe000ed04

080047a8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b084      	sub	sp, #16
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80047b0:	2300      	movs	r3, #0
 80047b2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d018      	beq.n	80047ec <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80047ba:	4b14      	ldr	r3, [pc, #80]	@ (800480c <vTaskDelay+0x64>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d00b      	beq.n	80047da <vTaskDelay+0x32>
	__asm volatile
 80047c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047c6:	f383 8811 	msr	BASEPRI, r3
 80047ca:	f3bf 8f6f 	isb	sy
 80047ce:	f3bf 8f4f 	dsb	sy
 80047d2:	60bb      	str	r3, [r7, #8]
}
 80047d4:	bf00      	nop
 80047d6:	bf00      	nop
 80047d8:	e7fd      	b.n	80047d6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80047da:	f000 f88b 	bl	80048f4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80047de:	2100      	movs	r1, #0
 80047e0:	6878      	ldr	r0, [r7, #4]
 80047e2:	f000 fd09 	bl	80051f8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80047e6:	f000 f893 	bl	8004910 <xTaskResumeAll>
 80047ea:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d107      	bne.n	8004802 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80047f2:	4b07      	ldr	r3, [pc, #28]	@ (8004810 <vTaskDelay+0x68>)
 80047f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047f8:	601a      	str	r2, [r3, #0]
 80047fa:	f3bf 8f4f 	dsb	sy
 80047fe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004802:	bf00      	nop
 8004804:	3710      	adds	r7, #16
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}
 800480a:	bf00      	nop
 800480c:	2000101c 	.word	0x2000101c
 8004810:	e000ed04 	.word	0xe000ed04

08004814 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b08a      	sub	sp, #40	@ 0x28
 8004818:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800481a:	2300      	movs	r3, #0
 800481c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800481e:	2300      	movs	r3, #0
 8004820:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004822:	463a      	mov	r2, r7
 8004824:	1d39      	adds	r1, r7, #4
 8004826:	f107 0308 	add.w	r3, r7, #8
 800482a:	4618      	mov	r0, r3
 800482c:	f7ff f81c 	bl	8003868 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004830:	6839      	ldr	r1, [r7, #0]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	68ba      	ldr	r2, [r7, #8]
 8004836:	9202      	str	r2, [sp, #8]
 8004838:	9301      	str	r3, [sp, #4]
 800483a:	2300      	movs	r3, #0
 800483c:	9300      	str	r3, [sp, #0]
 800483e:	2300      	movs	r3, #0
 8004840:	460a      	mov	r2, r1
 8004842:	4924      	ldr	r1, [pc, #144]	@ (80048d4 <vTaskStartScheduler+0xc0>)
 8004844:	4824      	ldr	r0, [pc, #144]	@ (80048d8 <vTaskStartScheduler+0xc4>)
 8004846:	f7ff fdf1 	bl	800442c <xTaskCreateStatic>
 800484a:	4603      	mov	r3, r0
 800484c:	4a23      	ldr	r2, [pc, #140]	@ (80048dc <vTaskStartScheduler+0xc8>)
 800484e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004850:	4b22      	ldr	r3, [pc, #136]	@ (80048dc <vTaskStartScheduler+0xc8>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d002      	beq.n	800485e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004858:	2301      	movs	r3, #1
 800485a:	617b      	str	r3, [r7, #20]
 800485c:	e001      	b.n	8004862 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800485e:	2300      	movs	r3, #0
 8004860:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	2b01      	cmp	r3, #1
 8004866:	d102      	bne.n	800486e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004868:	f000 fd1a 	bl	80052a0 <xTimerCreateTimerTask>
 800486c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	2b01      	cmp	r3, #1
 8004872:	d11b      	bne.n	80048ac <vTaskStartScheduler+0x98>
	__asm volatile
 8004874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004878:	f383 8811 	msr	BASEPRI, r3
 800487c:	f3bf 8f6f 	isb	sy
 8004880:	f3bf 8f4f 	dsb	sy
 8004884:	613b      	str	r3, [r7, #16]
}
 8004886:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004888:	4b15      	ldr	r3, [pc, #84]	@ (80048e0 <vTaskStartScheduler+0xcc>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	3354      	adds	r3, #84	@ 0x54
 800488e:	4a15      	ldr	r2, [pc, #84]	@ (80048e4 <vTaskStartScheduler+0xd0>)
 8004890:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004892:	4b15      	ldr	r3, [pc, #84]	@ (80048e8 <vTaskStartScheduler+0xd4>)
 8004894:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004898:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800489a:	4b14      	ldr	r3, [pc, #80]	@ (80048ec <vTaskStartScheduler+0xd8>)
 800489c:	2201      	movs	r2, #1
 800489e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80048a0:	4b13      	ldr	r3, [pc, #76]	@ (80048f0 <vTaskStartScheduler+0xdc>)
 80048a2:	2200      	movs	r2, #0
 80048a4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80048a6:	f001 f8e3 	bl	8005a70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80048aa:	e00f      	b.n	80048cc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80048b2:	d10b      	bne.n	80048cc <vTaskStartScheduler+0xb8>
	__asm volatile
 80048b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048b8:	f383 8811 	msr	BASEPRI, r3
 80048bc:	f3bf 8f6f 	isb	sy
 80048c0:	f3bf 8f4f 	dsb	sy
 80048c4:	60fb      	str	r3, [r7, #12]
}
 80048c6:	bf00      	nop
 80048c8:	bf00      	nop
 80048ca:	e7fd      	b.n	80048c8 <vTaskStartScheduler+0xb4>
}
 80048cc:	bf00      	nop
 80048ce:	3718      	adds	r7, #24
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}
 80048d4:	08006b6c 	.word	0x08006b6c
 80048d8:	08004f25 	.word	0x08004f25
 80048dc:	20001018 	.word	0x20001018
 80048e0:	20000b20 	.word	0x20000b20
 80048e4:	20000010 	.word	0x20000010
 80048e8:	20001014 	.word	0x20001014
 80048ec:	20001000 	.word	0x20001000
 80048f0:	20000ff8 	.word	0x20000ff8

080048f4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80048f4:	b480      	push	{r7}
 80048f6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80048f8:	4b04      	ldr	r3, [pc, #16]	@ (800490c <vTaskSuspendAll+0x18>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	3301      	adds	r3, #1
 80048fe:	4a03      	ldr	r2, [pc, #12]	@ (800490c <vTaskSuspendAll+0x18>)
 8004900:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004902:	bf00      	nop
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr
 800490c:	2000101c 	.word	0x2000101c

08004910 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b084      	sub	sp, #16
 8004914:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004916:	2300      	movs	r3, #0
 8004918:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800491a:	2300      	movs	r3, #0
 800491c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800491e:	4b42      	ldr	r3, [pc, #264]	@ (8004a28 <xTaskResumeAll+0x118>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d10b      	bne.n	800493e <xTaskResumeAll+0x2e>
	__asm volatile
 8004926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800492a:	f383 8811 	msr	BASEPRI, r3
 800492e:	f3bf 8f6f 	isb	sy
 8004932:	f3bf 8f4f 	dsb	sy
 8004936:	603b      	str	r3, [r7, #0]
}
 8004938:	bf00      	nop
 800493a:	bf00      	nop
 800493c:	e7fd      	b.n	800493a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800493e:	f001 f93b 	bl	8005bb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004942:	4b39      	ldr	r3, [pc, #228]	@ (8004a28 <xTaskResumeAll+0x118>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	3b01      	subs	r3, #1
 8004948:	4a37      	ldr	r2, [pc, #220]	@ (8004a28 <xTaskResumeAll+0x118>)
 800494a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800494c:	4b36      	ldr	r3, [pc, #216]	@ (8004a28 <xTaskResumeAll+0x118>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d162      	bne.n	8004a1a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004954:	4b35      	ldr	r3, [pc, #212]	@ (8004a2c <xTaskResumeAll+0x11c>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d05e      	beq.n	8004a1a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800495c:	e02f      	b.n	80049be <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800495e:	4b34      	ldr	r3, [pc, #208]	@ (8004a30 <xTaskResumeAll+0x120>)
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	68db      	ldr	r3, [r3, #12]
 8004964:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	3318      	adds	r3, #24
 800496a:	4618      	mov	r0, r3
 800496c:	f7ff f83a 	bl	80039e4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	3304      	adds	r3, #4
 8004974:	4618      	mov	r0, r3
 8004976:	f7ff f835 	bl	80039e4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800497e:	4b2d      	ldr	r3, [pc, #180]	@ (8004a34 <xTaskResumeAll+0x124>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	429a      	cmp	r2, r3
 8004984:	d903      	bls.n	800498e <xTaskResumeAll+0x7e>
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800498a:	4a2a      	ldr	r2, [pc, #168]	@ (8004a34 <xTaskResumeAll+0x124>)
 800498c:	6013      	str	r3, [r2, #0]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004992:	4613      	mov	r3, r2
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	4413      	add	r3, r2
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	4a27      	ldr	r2, [pc, #156]	@ (8004a38 <xTaskResumeAll+0x128>)
 800499c:	441a      	add	r2, r3
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	3304      	adds	r3, #4
 80049a2:	4619      	mov	r1, r3
 80049a4:	4610      	mov	r0, r2
 80049a6:	f7fe ffc0 	bl	800392a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049ae:	4b23      	ldr	r3, [pc, #140]	@ (8004a3c <xTaskResumeAll+0x12c>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d302      	bcc.n	80049be <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80049b8:	4b21      	ldr	r3, [pc, #132]	@ (8004a40 <xTaskResumeAll+0x130>)
 80049ba:	2201      	movs	r2, #1
 80049bc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80049be:	4b1c      	ldr	r3, [pc, #112]	@ (8004a30 <xTaskResumeAll+0x120>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d1cb      	bne.n	800495e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d001      	beq.n	80049d0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80049cc:	f000 fb66 	bl	800509c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80049d0:	4b1c      	ldr	r3, [pc, #112]	@ (8004a44 <xTaskResumeAll+0x134>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d010      	beq.n	80049fe <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80049dc:	f000 f846 	bl	8004a6c <xTaskIncrementTick>
 80049e0:	4603      	mov	r3, r0
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d002      	beq.n	80049ec <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80049e6:	4b16      	ldr	r3, [pc, #88]	@ (8004a40 <xTaskResumeAll+0x130>)
 80049e8:	2201      	movs	r2, #1
 80049ea:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	3b01      	subs	r3, #1
 80049f0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d1f1      	bne.n	80049dc <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80049f8:	4b12      	ldr	r3, [pc, #72]	@ (8004a44 <xTaskResumeAll+0x134>)
 80049fa:	2200      	movs	r2, #0
 80049fc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80049fe:	4b10      	ldr	r3, [pc, #64]	@ (8004a40 <xTaskResumeAll+0x130>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d009      	beq.n	8004a1a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004a06:	2301      	movs	r3, #1
 8004a08:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8004a48 <xTaskResumeAll+0x138>)
 8004a0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a10:	601a      	str	r2, [r3, #0]
 8004a12:	f3bf 8f4f 	dsb	sy
 8004a16:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004a1a:	f001 f8ff 	bl	8005c1c <vPortExitCritical>

	return xAlreadyYielded;
 8004a1e:	68bb      	ldr	r3, [r7, #8]
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3710      	adds	r7, #16
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}
 8004a28:	2000101c 	.word	0x2000101c
 8004a2c:	20000ff4 	.word	0x20000ff4
 8004a30:	20000fb4 	.word	0x20000fb4
 8004a34:	20000ffc 	.word	0x20000ffc
 8004a38:	20000b24 	.word	0x20000b24
 8004a3c:	20000b20 	.word	0x20000b20
 8004a40:	20001008 	.word	0x20001008
 8004a44:	20001004 	.word	0x20001004
 8004a48:	e000ed04 	.word	0xe000ed04

08004a4c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b083      	sub	sp, #12
 8004a50:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004a52:	4b05      	ldr	r3, [pc, #20]	@ (8004a68 <xTaskGetTickCount+0x1c>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004a58:	687b      	ldr	r3, [r7, #4]
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	370c      	adds	r7, #12
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop
 8004a68:	20000ff8 	.word	0x20000ff8

08004a6c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b086      	sub	sp, #24
 8004a70:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004a72:	2300      	movs	r3, #0
 8004a74:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a76:	4b4f      	ldr	r3, [pc, #316]	@ (8004bb4 <xTaskIncrementTick+0x148>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	f040 8090 	bne.w	8004ba0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004a80:	4b4d      	ldr	r3, [pc, #308]	@ (8004bb8 <xTaskIncrementTick+0x14c>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	3301      	adds	r3, #1
 8004a86:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004a88:	4a4b      	ldr	r2, [pc, #300]	@ (8004bb8 <xTaskIncrementTick+0x14c>)
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d121      	bne.n	8004ad8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004a94:	4b49      	ldr	r3, [pc, #292]	@ (8004bbc <xTaskIncrementTick+0x150>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d00b      	beq.n	8004ab6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8004a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aa2:	f383 8811 	msr	BASEPRI, r3
 8004aa6:	f3bf 8f6f 	isb	sy
 8004aaa:	f3bf 8f4f 	dsb	sy
 8004aae:	603b      	str	r3, [r7, #0]
}
 8004ab0:	bf00      	nop
 8004ab2:	bf00      	nop
 8004ab4:	e7fd      	b.n	8004ab2 <xTaskIncrementTick+0x46>
 8004ab6:	4b41      	ldr	r3, [pc, #260]	@ (8004bbc <xTaskIncrementTick+0x150>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	60fb      	str	r3, [r7, #12]
 8004abc:	4b40      	ldr	r3, [pc, #256]	@ (8004bc0 <xTaskIncrementTick+0x154>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a3e      	ldr	r2, [pc, #248]	@ (8004bbc <xTaskIncrementTick+0x150>)
 8004ac2:	6013      	str	r3, [r2, #0]
 8004ac4:	4a3e      	ldr	r2, [pc, #248]	@ (8004bc0 <xTaskIncrementTick+0x154>)
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	6013      	str	r3, [r2, #0]
 8004aca:	4b3e      	ldr	r3, [pc, #248]	@ (8004bc4 <xTaskIncrementTick+0x158>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	3301      	adds	r3, #1
 8004ad0:	4a3c      	ldr	r2, [pc, #240]	@ (8004bc4 <xTaskIncrementTick+0x158>)
 8004ad2:	6013      	str	r3, [r2, #0]
 8004ad4:	f000 fae2 	bl	800509c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004ad8:	4b3b      	ldr	r3, [pc, #236]	@ (8004bc8 <xTaskIncrementTick+0x15c>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	693a      	ldr	r2, [r7, #16]
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d349      	bcc.n	8004b76 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004ae2:	4b36      	ldr	r3, [pc, #216]	@ (8004bbc <xTaskIncrementTick+0x150>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d104      	bne.n	8004af6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004aec:	4b36      	ldr	r3, [pc, #216]	@ (8004bc8 <xTaskIncrementTick+0x15c>)
 8004aee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004af2:	601a      	str	r2, [r3, #0]
					break;
 8004af4:	e03f      	b.n	8004b76 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004af6:	4b31      	ldr	r3, [pc, #196]	@ (8004bbc <xTaskIncrementTick+0x150>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	68db      	ldr	r3, [r3, #12]
 8004afc:	68db      	ldr	r3, [r3, #12]
 8004afe:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004b06:	693a      	ldr	r2, [r7, #16]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	429a      	cmp	r2, r3
 8004b0c:	d203      	bcs.n	8004b16 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004b0e:	4a2e      	ldr	r2, [pc, #184]	@ (8004bc8 <xTaskIncrementTick+0x15c>)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004b14:	e02f      	b.n	8004b76 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	3304      	adds	r3, #4
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f7fe ff62 	bl	80039e4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d004      	beq.n	8004b32 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	3318      	adds	r3, #24
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f7fe ff59 	bl	80039e4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b36:	4b25      	ldr	r3, [pc, #148]	@ (8004bcc <xTaskIncrementTick+0x160>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	d903      	bls.n	8004b46 <xTaskIncrementTick+0xda>
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b42:	4a22      	ldr	r2, [pc, #136]	@ (8004bcc <xTaskIncrementTick+0x160>)
 8004b44:	6013      	str	r3, [r2, #0]
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b4a:	4613      	mov	r3, r2
 8004b4c:	009b      	lsls	r3, r3, #2
 8004b4e:	4413      	add	r3, r2
 8004b50:	009b      	lsls	r3, r3, #2
 8004b52:	4a1f      	ldr	r2, [pc, #124]	@ (8004bd0 <xTaskIncrementTick+0x164>)
 8004b54:	441a      	add	r2, r3
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	3304      	adds	r3, #4
 8004b5a:	4619      	mov	r1, r3
 8004b5c:	4610      	mov	r0, r2
 8004b5e:	f7fe fee4 	bl	800392a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b66:	4b1b      	ldr	r3, [pc, #108]	@ (8004bd4 <xTaskIncrementTick+0x168>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	d3b8      	bcc.n	8004ae2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004b70:	2301      	movs	r3, #1
 8004b72:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b74:	e7b5      	b.n	8004ae2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004b76:	4b17      	ldr	r3, [pc, #92]	@ (8004bd4 <xTaskIncrementTick+0x168>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b7c:	4914      	ldr	r1, [pc, #80]	@ (8004bd0 <xTaskIncrementTick+0x164>)
 8004b7e:	4613      	mov	r3, r2
 8004b80:	009b      	lsls	r3, r3, #2
 8004b82:	4413      	add	r3, r2
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	440b      	add	r3, r1
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d901      	bls.n	8004b92 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004b92:	4b11      	ldr	r3, [pc, #68]	@ (8004bd8 <xTaskIncrementTick+0x16c>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d007      	beq.n	8004baa <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	617b      	str	r3, [r7, #20]
 8004b9e:	e004      	b.n	8004baa <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004ba0:	4b0e      	ldr	r3, [pc, #56]	@ (8004bdc <xTaskIncrementTick+0x170>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	3301      	adds	r3, #1
 8004ba6:	4a0d      	ldr	r2, [pc, #52]	@ (8004bdc <xTaskIncrementTick+0x170>)
 8004ba8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004baa:	697b      	ldr	r3, [r7, #20]
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	3718      	adds	r7, #24
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	2000101c 	.word	0x2000101c
 8004bb8:	20000ff8 	.word	0x20000ff8
 8004bbc:	20000fac 	.word	0x20000fac
 8004bc0:	20000fb0 	.word	0x20000fb0
 8004bc4:	2000100c 	.word	0x2000100c
 8004bc8:	20001014 	.word	0x20001014
 8004bcc:	20000ffc 	.word	0x20000ffc
 8004bd0:	20000b24 	.word	0x20000b24
 8004bd4:	20000b20 	.word	0x20000b20
 8004bd8:	20001008 	.word	0x20001008
 8004bdc:	20001004 	.word	0x20001004

08004be0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004be0:	b480      	push	{r7}
 8004be2:	b085      	sub	sp, #20
 8004be4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004be6:	4b2b      	ldr	r3, [pc, #172]	@ (8004c94 <vTaskSwitchContext+0xb4>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d003      	beq.n	8004bf6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004bee:	4b2a      	ldr	r3, [pc, #168]	@ (8004c98 <vTaskSwitchContext+0xb8>)
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004bf4:	e047      	b.n	8004c86 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8004bf6:	4b28      	ldr	r3, [pc, #160]	@ (8004c98 <vTaskSwitchContext+0xb8>)
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004bfc:	4b27      	ldr	r3, [pc, #156]	@ (8004c9c <vTaskSwitchContext+0xbc>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	60fb      	str	r3, [r7, #12]
 8004c02:	e011      	b.n	8004c28 <vTaskSwitchContext+0x48>
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d10b      	bne.n	8004c22 <vTaskSwitchContext+0x42>
	__asm volatile
 8004c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c0e:	f383 8811 	msr	BASEPRI, r3
 8004c12:	f3bf 8f6f 	isb	sy
 8004c16:	f3bf 8f4f 	dsb	sy
 8004c1a:	607b      	str	r3, [r7, #4]
}
 8004c1c:	bf00      	nop
 8004c1e:	bf00      	nop
 8004c20:	e7fd      	b.n	8004c1e <vTaskSwitchContext+0x3e>
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	3b01      	subs	r3, #1
 8004c26:	60fb      	str	r3, [r7, #12]
 8004c28:	491d      	ldr	r1, [pc, #116]	@ (8004ca0 <vTaskSwitchContext+0xc0>)
 8004c2a:	68fa      	ldr	r2, [r7, #12]
 8004c2c:	4613      	mov	r3, r2
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	4413      	add	r3, r2
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	440b      	add	r3, r1
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d0e3      	beq.n	8004c04 <vTaskSwitchContext+0x24>
 8004c3c:	68fa      	ldr	r2, [r7, #12]
 8004c3e:	4613      	mov	r3, r2
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	4413      	add	r3, r2
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	4a16      	ldr	r2, [pc, #88]	@ (8004ca0 <vTaskSwitchContext+0xc0>)
 8004c48:	4413      	add	r3, r2
 8004c4a:	60bb      	str	r3, [r7, #8]
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	685a      	ldr	r2, [r3, #4]
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	605a      	str	r2, [r3, #4]
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	685a      	ldr	r2, [r3, #4]
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	3308      	adds	r3, #8
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d104      	bne.n	8004c6c <vTaskSwitchContext+0x8c>
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	685a      	ldr	r2, [r3, #4]
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	605a      	str	r2, [r3, #4]
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	4a0c      	ldr	r2, [pc, #48]	@ (8004ca4 <vTaskSwitchContext+0xc4>)
 8004c74:	6013      	str	r3, [r2, #0]
 8004c76:	4a09      	ldr	r2, [pc, #36]	@ (8004c9c <vTaskSwitchContext+0xbc>)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004c7c:	4b09      	ldr	r3, [pc, #36]	@ (8004ca4 <vTaskSwitchContext+0xc4>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	3354      	adds	r3, #84	@ 0x54
 8004c82:	4a09      	ldr	r2, [pc, #36]	@ (8004ca8 <vTaskSwitchContext+0xc8>)
 8004c84:	6013      	str	r3, [r2, #0]
}
 8004c86:	bf00      	nop
 8004c88:	3714      	adds	r7, #20
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr
 8004c92:	bf00      	nop
 8004c94:	2000101c 	.word	0x2000101c
 8004c98:	20001008 	.word	0x20001008
 8004c9c:	20000ffc 	.word	0x20000ffc
 8004ca0:	20000b24 	.word	0x20000b24
 8004ca4:	20000b20 	.word	0x20000b20
 8004ca8:	20000010 	.word	0x20000010

08004cac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b084      	sub	sp, #16
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
 8004cb4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d10b      	bne.n	8004cd4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cc0:	f383 8811 	msr	BASEPRI, r3
 8004cc4:	f3bf 8f6f 	isb	sy
 8004cc8:	f3bf 8f4f 	dsb	sy
 8004ccc:	60fb      	str	r3, [r7, #12]
}
 8004cce:	bf00      	nop
 8004cd0:	bf00      	nop
 8004cd2:	e7fd      	b.n	8004cd0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004cd4:	4b07      	ldr	r3, [pc, #28]	@ (8004cf4 <vTaskPlaceOnEventList+0x48>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	3318      	adds	r3, #24
 8004cda:	4619      	mov	r1, r3
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	f7fe fe48 	bl	8003972 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004ce2:	2101      	movs	r1, #1
 8004ce4:	6838      	ldr	r0, [r7, #0]
 8004ce6:	f000 fa87 	bl	80051f8 <prvAddCurrentTaskToDelayedList>
}
 8004cea:	bf00      	nop
 8004cec:	3710      	adds	r7, #16
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	20000b20 	.word	0x20000b20

08004cf8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b086      	sub	sp, #24
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d10b      	bne.n	8004d22 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004d0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d0e:	f383 8811 	msr	BASEPRI, r3
 8004d12:	f3bf 8f6f 	isb	sy
 8004d16:	f3bf 8f4f 	dsb	sy
 8004d1a:	617b      	str	r3, [r7, #20]
}
 8004d1c:	bf00      	nop
 8004d1e:	bf00      	nop
 8004d20:	e7fd      	b.n	8004d1e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004d22:	4b0a      	ldr	r3, [pc, #40]	@ (8004d4c <vTaskPlaceOnEventListRestricted+0x54>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	3318      	adds	r3, #24
 8004d28:	4619      	mov	r1, r3
 8004d2a:	68f8      	ldr	r0, [r7, #12]
 8004d2c:	f7fe fdfd 	bl	800392a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d002      	beq.n	8004d3c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004d36:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004d3a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004d3c:	6879      	ldr	r1, [r7, #4]
 8004d3e:	68b8      	ldr	r0, [r7, #8]
 8004d40:	f000 fa5a 	bl	80051f8 <prvAddCurrentTaskToDelayedList>
	}
 8004d44:	bf00      	nop
 8004d46:	3718      	adds	r7, #24
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	20000b20 	.word	0x20000b20

08004d50 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b086      	sub	sp, #24
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d10b      	bne.n	8004d7e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d6a:	f383 8811 	msr	BASEPRI, r3
 8004d6e:	f3bf 8f6f 	isb	sy
 8004d72:	f3bf 8f4f 	dsb	sy
 8004d76:	60fb      	str	r3, [r7, #12]
}
 8004d78:	bf00      	nop
 8004d7a:	bf00      	nop
 8004d7c:	e7fd      	b.n	8004d7a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	3318      	adds	r3, #24
 8004d82:	4618      	mov	r0, r3
 8004d84:	f7fe fe2e 	bl	80039e4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d88:	4b1d      	ldr	r3, [pc, #116]	@ (8004e00 <xTaskRemoveFromEventList+0xb0>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d11d      	bne.n	8004dcc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	3304      	adds	r3, #4
 8004d94:	4618      	mov	r0, r3
 8004d96:	f7fe fe25 	bl	80039e4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d9e:	4b19      	ldr	r3, [pc, #100]	@ (8004e04 <xTaskRemoveFromEventList+0xb4>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d903      	bls.n	8004dae <xTaskRemoveFromEventList+0x5e>
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004daa:	4a16      	ldr	r2, [pc, #88]	@ (8004e04 <xTaskRemoveFromEventList+0xb4>)
 8004dac:	6013      	str	r3, [r2, #0]
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004db2:	4613      	mov	r3, r2
 8004db4:	009b      	lsls	r3, r3, #2
 8004db6:	4413      	add	r3, r2
 8004db8:	009b      	lsls	r3, r3, #2
 8004dba:	4a13      	ldr	r2, [pc, #76]	@ (8004e08 <xTaskRemoveFromEventList+0xb8>)
 8004dbc:	441a      	add	r2, r3
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	3304      	adds	r3, #4
 8004dc2:	4619      	mov	r1, r3
 8004dc4:	4610      	mov	r0, r2
 8004dc6:	f7fe fdb0 	bl	800392a <vListInsertEnd>
 8004dca:	e005      	b.n	8004dd8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	3318      	adds	r3, #24
 8004dd0:	4619      	mov	r1, r3
 8004dd2:	480e      	ldr	r0, [pc, #56]	@ (8004e0c <xTaskRemoveFromEventList+0xbc>)
 8004dd4:	f7fe fda9 	bl	800392a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004dd8:	693b      	ldr	r3, [r7, #16]
 8004dda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ddc:	4b0c      	ldr	r3, [pc, #48]	@ (8004e10 <xTaskRemoveFromEventList+0xc0>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d905      	bls.n	8004df2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004de6:	2301      	movs	r3, #1
 8004de8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004dea:	4b0a      	ldr	r3, [pc, #40]	@ (8004e14 <xTaskRemoveFromEventList+0xc4>)
 8004dec:	2201      	movs	r2, #1
 8004dee:	601a      	str	r2, [r3, #0]
 8004df0:	e001      	b.n	8004df6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8004df2:	2300      	movs	r3, #0
 8004df4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004df6:	697b      	ldr	r3, [r7, #20]
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3718      	adds	r7, #24
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}
 8004e00:	2000101c 	.word	0x2000101c
 8004e04:	20000ffc 	.word	0x20000ffc
 8004e08:	20000b24 	.word	0x20000b24
 8004e0c:	20000fb4 	.word	0x20000fb4
 8004e10:	20000b20 	.word	0x20000b20
 8004e14:	20001008 	.word	0x20001008

08004e18 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b083      	sub	sp, #12
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004e20:	4b06      	ldr	r3, [pc, #24]	@ (8004e3c <vTaskInternalSetTimeOutState+0x24>)
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004e28:	4b05      	ldr	r3, [pc, #20]	@ (8004e40 <vTaskInternalSetTimeOutState+0x28>)
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	605a      	str	r2, [r3, #4]
}
 8004e30:	bf00      	nop
 8004e32:	370c      	adds	r7, #12
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr
 8004e3c:	2000100c 	.word	0x2000100c
 8004e40:	20000ff8 	.word	0x20000ff8

08004e44 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b088      	sub	sp, #32
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d10b      	bne.n	8004e6c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e58:	f383 8811 	msr	BASEPRI, r3
 8004e5c:	f3bf 8f6f 	isb	sy
 8004e60:	f3bf 8f4f 	dsb	sy
 8004e64:	613b      	str	r3, [r7, #16]
}
 8004e66:	bf00      	nop
 8004e68:	bf00      	nop
 8004e6a:	e7fd      	b.n	8004e68 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d10b      	bne.n	8004e8a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e76:	f383 8811 	msr	BASEPRI, r3
 8004e7a:	f3bf 8f6f 	isb	sy
 8004e7e:	f3bf 8f4f 	dsb	sy
 8004e82:	60fb      	str	r3, [r7, #12]
}
 8004e84:	bf00      	nop
 8004e86:	bf00      	nop
 8004e88:	e7fd      	b.n	8004e86 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004e8a:	f000 fe95 	bl	8005bb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004e8e:	4b1d      	ldr	r3, [pc, #116]	@ (8004f04 <xTaskCheckForTimeOut+0xc0>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	69ba      	ldr	r2, [r7, #24]
 8004e9a:	1ad3      	subs	r3, r2, r3
 8004e9c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ea6:	d102      	bne.n	8004eae <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	61fb      	str	r3, [r7, #28]
 8004eac:	e023      	b.n	8004ef6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	4b15      	ldr	r3, [pc, #84]	@ (8004f08 <xTaskCheckForTimeOut+0xc4>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	d007      	beq.n	8004eca <xTaskCheckForTimeOut+0x86>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	69ba      	ldr	r2, [r7, #24]
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d302      	bcc.n	8004eca <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	61fb      	str	r3, [r7, #28]
 8004ec8:	e015      	b.n	8004ef6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	697a      	ldr	r2, [r7, #20]
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d20b      	bcs.n	8004eec <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	1ad2      	subs	r2, r2, r3
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	f7ff ff99 	bl	8004e18 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	61fb      	str	r3, [r7, #28]
 8004eea:	e004      	b.n	8004ef6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004ef6:	f000 fe91 	bl	8005c1c <vPortExitCritical>

	return xReturn;
 8004efa:	69fb      	ldr	r3, [r7, #28]
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3720      	adds	r7, #32
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	20000ff8 	.word	0x20000ff8
 8004f08:	2000100c 	.word	0x2000100c

08004f0c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004f10:	4b03      	ldr	r3, [pc, #12]	@ (8004f20 <vTaskMissedYield+0x14>)
 8004f12:	2201      	movs	r2, #1
 8004f14:	601a      	str	r2, [r3, #0]
}
 8004f16:	bf00      	nop
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1e:	4770      	bx	lr
 8004f20:	20001008 	.word	0x20001008

08004f24 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b082      	sub	sp, #8
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004f2c:	f000 f852 	bl	8004fd4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004f30:	4b06      	ldr	r3, [pc, #24]	@ (8004f4c <prvIdleTask+0x28>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d9f9      	bls.n	8004f2c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004f38:	4b05      	ldr	r3, [pc, #20]	@ (8004f50 <prvIdleTask+0x2c>)
 8004f3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f3e:	601a      	str	r2, [r3, #0]
 8004f40:	f3bf 8f4f 	dsb	sy
 8004f44:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004f48:	e7f0      	b.n	8004f2c <prvIdleTask+0x8>
 8004f4a:	bf00      	nop
 8004f4c:	20000b24 	.word	0x20000b24
 8004f50:	e000ed04 	.word	0xe000ed04

08004f54 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b082      	sub	sp, #8
 8004f58:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	607b      	str	r3, [r7, #4]
 8004f5e:	e00c      	b.n	8004f7a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004f60:	687a      	ldr	r2, [r7, #4]
 8004f62:	4613      	mov	r3, r2
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	4413      	add	r3, r2
 8004f68:	009b      	lsls	r3, r3, #2
 8004f6a:	4a12      	ldr	r2, [pc, #72]	@ (8004fb4 <prvInitialiseTaskLists+0x60>)
 8004f6c:	4413      	add	r3, r2
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f7fe fcae 	bl	80038d0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	3301      	adds	r3, #1
 8004f78:	607b      	str	r3, [r7, #4]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2b37      	cmp	r3, #55	@ 0x37
 8004f7e:	d9ef      	bls.n	8004f60 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004f80:	480d      	ldr	r0, [pc, #52]	@ (8004fb8 <prvInitialiseTaskLists+0x64>)
 8004f82:	f7fe fca5 	bl	80038d0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004f86:	480d      	ldr	r0, [pc, #52]	@ (8004fbc <prvInitialiseTaskLists+0x68>)
 8004f88:	f7fe fca2 	bl	80038d0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004f8c:	480c      	ldr	r0, [pc, #48]	@ (8004fc0 <prvInitialiseTaskLists+0x6c>)
 8004f8e:	f7fe fc9f 	bl	80038d0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004f92:	480c      	ldr	r0, [pc, #48]	@ (8004fc4 <prvInitialiseTaskLists+0x70>)
 8004f94:	f7fe fc9c 	bl	80038d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004f98:	480b      	ldr	r0, [pc, #44]	@ (8004fc8 <prvInitialiseTaskLists+0x74>)
 8004f9a:	f7fe fc99 	bl	80038d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004f9e:	4b0b      	ldr	r3, [pc, #44]	@ (8004fcc <prvInitialiseTaskLists+0x78>)
 8004fa0:	4a05      	ldr	r2, [pc, #20]	@ (8004fb8 <prvInitialiseTaskLists+0x64>)
 8004fa2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8004fd0 <prvInitialiseTaskLists+0x7c>)
 8004fa6:	4a05      	ldr	r2, [pc, #20]	@ (8004fbc <prvInitialiseTaskLists+0x68>)
 8004fa8:	601a      	str	r2, [r3, #0]
}
 8004faa:	bf00      	nop
 8004fac:	3708      	adds	r7, #8
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}
 8004fb2:	bf00      	nop
 8004fb4:	20000b24 	.word	0x20000b24
 8004fb8:	20000f84 	.word	0x20000f84
 8004fbc:	20000f98 	.word	0x20000f98
 8004fc0:	20000fb4 	.word	0x20000fb4
 8004fc4:	20000fc8 	.word	0x20000fc8
 8004fc8:	20000fe0 	.word	0x20000fe0
 8004fcc:	20000fac 	.word	0x20000fac
 8004fd0:	20000fb0 	.word	0x20000fb0

08004fd4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b082      	sub	sp, #8
 8004fd8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004fda:	e019      	b.n	8005010 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004fdc:	f000 fdec 	bl	8005bb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fe0:	4b10      	ldr	r3, [pc, #64]	@ (8005024 <prvCheckTasksWaitingTermination+0x50>)
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	3304      	adds	r3, #4
 8004fec:	4618      	mov	r0, r3
 8004fee:	f7fe fcf9 	bl	80039e4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8005028 <prvCheckTasksWaitingTermination+0x54>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	3b01      	subs	r3, #1
 8004ff8:	4a0b      	ldr	r2, [pc, #44]	@ (8005028 <prvCheckTasksWaitingTermination+0x54>)
 8004ffa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800502c <prvCheckTasksWaitingTermination+0x58>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	3b01      	subs	r3, #1
 8005002:	4a0a      	ldr	r2, [pc, #40]	@ (800502c <prvCheckTasksWaitingTermination+0x58>)
 8005004:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005006:	f000 fe09 	bl	8005c1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f000 f810 	bl	8005030 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005010:	4b06      	ldr	r3, [pc, #24]	@ (800502c <prvCheckTasksWaitingTermination+0x58>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d1e1      	bne.n	8004fdc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005018:	bf00      	nop
 800501a:	bf00      	nop
 800501c:	3708      	adds	r7, #8
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}
 8005022:	bf00      	nop
 8005024:	20000fc8 	.word	0x20000fc8
 8005028:	20000ff4 	.word	0x20000ff4
 800502c:	20000fdc 	.word	0x20000fdc

08005030 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005030:	b580      	push	{r7, lr}
 8005032:	b084      	sub	sp, #16
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	3354      	adds	r3, #84	@ 0x54
 800503c:	4618      	mov	r0, r3
 800503e:	f001 fccd 	bl	80069dc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005048:	2b00      	cmp	r3, #0
 800504a:	d108      	bne.n	800505e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005050:	4618      	mov	r0, r3
 8005052:	f000 ffa1 	bl	8005f98 <vPortFree>
				vPortFree( pxTCB );
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f000 ff9e 	bl	8005f98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800505c:	e019      	b.n	8005092 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005064:	2b01      	cmp	r3, #1
 8005066:	d103      	bne.n	8005070 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f000 ff95 	bl	8005f98 <vPortFree>
	}
 800506e:	e010      	b.n	8005092 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005076:	2b02      	cmp	r3, #2
 8005078:	d00b      	beq.n	8005092 <prvDeleteTCB+0x62>
	__asm volatile
 800507a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800507e:	f383 8811 	msr	BASEPRI, r3
 8005082:	f3bf 8f6f 	isb	sy
 8005086:	f3bf 8f4f 	dsb	sy
 800508a:	60fb      	str	r3, [r7, #12]
}
 800508c:	bf00      	nop
 800508e:	bf00      	nop
 8005090:	e7fd      	b.n	800508e <prvDeleteTCB+0x5e>
	}
 8005092:	bf00      	nop
 8005094:	3710      	adds	r7, #16
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
	...

0800509c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800509c:	b480      	push	{r7}
 800509e:	b083      	sub	sp, #12
 80050a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80050a2:	4b0c      	ldr	r3, [pc, #48]	@ (80050d4 <prvResetNextTaskUnblockTime+0x38>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d104      	bne.n	80050b6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80050ac:	4b0a      	ldr	r3, [pc, #40]	@ (80050d8 <prvResetNextTaskUnblockTime+0x3c>)
 80050ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80050b2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80050b4:	e008      	b.n	80050c8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050b6:	4b07      	ldr	r3, [pc, #28]	@ (80050d4 <prvResetNextTaskUnblockTime+0x38>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	68db      	ldr	r3, [r3, #12]
 80050be:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	4a04      	ldr	r2, [pc, #16]	@ (80050d8 <prvResetNextTaskUnblockTime+0x3c>)
 80050c6:	6013      	str	r3, [r2, #0]
}
 80050c8:	bf00      	nop
 80050ca:	370c      	adds	r7, #12
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr
 80050d4:	20000fac 	.word	0x20000fac
 80050d8:	20001014 	.word	0x20001014

080050dc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80050e2:	4b0b      	ldr	r3, [pc, #44]	@ (8005110 <xTaskGetSchedulerState+0x34>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d102      	bne.n	80050f0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80050ea:	2301      	movs	r3, #1
 80050ec:	607b      	str	r3, [r7, #4]
 80050ee:	e008      	b.n	8005102 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050f0:	4b08      	ldr	r3, [pc, #32]	@ (8005114 <xTaskGetSchedulerState+0x38>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d102      	bne.n	80050fe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80050f8:	2302      	movs	r3, #2
 80050fa:	607b      	str	r3, [r7, #4]
 80050fc:	e001      	b.n	8005102 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80050fe:	2300      	movs	r3, #0
 8005100:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005102:	687b      	ldr	r3, [r7, #4]
	}
 8005104:	4618      	mov	r0, r3
 8005106:	370c      	adds	r7, #12
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr
 8005110:	20001000 	.word	0x20001000
 8005114:	2000101c 	.word	0x2000101c

08005118 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005118:	b580      	push	{r7, lr}
 800511a:	b086      	sub	sp, #24
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005124:	2300      	movs	r3, #0
 8005126:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d058      	beq.n	80051e0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800512e:	4b2f      	ldr	r3, [pc, #188]	@ (80051ec <xTaskPriorityDisinherit+0xd4>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	693a      	ldr	r2, [r7, #16]
 8005134:	429a      	cmp	r2, r3
 8005136:	d00b      	beq.n	8005150 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800513c:	f383 8811 	msr	BASEPRI, r3
 8005140:	f3bf 8f6f 	isb	sy
 8005144:	f3bf 8f4f 	dsb	sy
 8005148:	60fb      	str	r3, [r7, #12]
}
 800514a:	bf00      	nop
 800514c:	bf00      	nop
 800514e:	e7fd      	b.n	800514c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005154:	2b00      	cmp	r3, #0
 8005156:	d10b      	bne.n	8005170 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800515c:	f383 8811 	msr	BASEPRI, r3
 8005160:	f3bf 8f6f 	isb	sy
 8005164:	f3bf 8f4f 	dsb	sy
 8005168:	60bb      	str	r3, [r7, #8]
}
 800516a:	bf00      	nop
 800516c:	bf00      	nop
 800516e:	e7fd      	b.n	800516c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005174:	1e5a      	subs	r2, r3, #1
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005182:	429a      	cmp	r2, r3
 8005184:	d02c      	beq.n	80051e0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800518a:	2b00      	cmp	r3, #0
 800518c:	d128      	bne.n	80051e0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	3304      	adds	r3, #4
 8005192:	4618      	mov	r0, r3
 8005194:	f7fe fc26 	bl	80039e4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051b0:	4b0f      	ldr	r3, [pc, #60]	@ (80051f0 <xTaskPriorityDisinherit+0xd8>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	429a      	cmp	r2, r3
 80051b6:	d903      	bls.n	80051c0 <xTaskPriorityDisinherit+0xa8>
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051bc:	4a0c      	ldr	r2, [pc, #48]	@ (80051f0 <xTaskPriorityDisinherit+0xd8>)
 80051be:	6013      	str	r3, [r2, #0]
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051c4:	4613      	mov	r3, r2
 80051c6:	009b      	lsls	r3, r3, #2
 80051c8:	4413      	add	r3, r2
 80051ca:	009b      	lsls	r3, r3, #2
 80051cc:	4a09      	ldr	r2, [pc, #36]	@ (80051f4 <xTaskPriorityDisinherit+0xdc>)
 80051ce:	441a      	add	r2, r3
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	3304      	adds	r3, #4
 80051d4:	4619      	mov	r1, r3
 80051d6:	4610      	mov	r0, r2
 80051d8:	f7fe fba7 	bl	800392a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80051dc:	2301      	movs	r3, #1
 80051de:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80051e0:	697b      	ldr	r3, [r7, #20]
	}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3718      	adds	r7, #24
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	20000b20 	.word	0x20000b20
 80051f0:	20000ffc 	.word	0x20000ffc
 80051f4:	20000b24 	.word	0x20000b24

080051f8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b084      	sub	sp, #16
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005202:	4b21      	ldr	r3, [pc, #132]	@ (8005288 <prvAddCurrentTaskToDelayedList+0x90>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005208:	4b20      	ldr	r3, [pc, #128]	@ (800528c <prvAddCurrentTaskToDelayedList+0x94>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	3304      	adds	r3, #4
 800520e:	4618      	mov	r0, r3
 8005210:	f7fe fbe8 	bl	80039e4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800521a:	d10a      	bne.n	8005232 <prvAddCurrentTaskToDelayedList+0x3a>
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d007      	beq.n	8005232 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005222:	4b1a      	ldr	r3, [pc, #104]	@ (800528c <prvAddCurrentTaskToDelayedList+0x94>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	3304      	adds	r3, #4
 8005228:	4619      	mov	r1, r3
 800522a:	4819      	ldr	r0, [pc, #100]	@ (8005290 <prvAddCurrentTaskToDelayedList+0x98>)
 800522c:	f7fe fb7d 	bl	800392a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005230:	e026      	b.n	8005280 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005232:	68fa      	ldr	r2, [r7, #12]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	4413      	add	r3, r2
 8005238:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800523a:	4b14      	ldr	r3, [pc, #80]	@ (800528c <prvAddCurrentTaskToDelayedList+0x94>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	68ba      	ldr	r2, [r7, #8]
 8005240:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005242:	68ba      	ldr	r2, [r7, #8]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	429a      	cmp	r2, r3
 8005248:	d209      	bcs.n	800525e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800524a:	4b12      	ldr	r3, [pc, #72]	@ (8005294 <prvAddCurrentTaskToDelayedList+0x9c>)
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	4b0f      	ldr	r3, [pc, #60]	@ (800528c <prvAddCurrentTaskToDelayedList+0x94>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	3304      	adds	r3, #4
 8005254:	4619      	mov	r1, r3
 8005256:	4610      	mov	r0, r2
 8005258:	f7fe fb8b 	bl	8003972 <vListInsert>
}
 800525c:	e010      	b.n	8005280 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800525e:	4b0e      	ldr	r3, [pc, #56]	@ (8005298 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	4b0a      	ldr	r3, [pc, #40]	@ (800528c <prvAddCurrentTaskToDelayedList+0x94>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	3304      	adds	r3, #4
 8005268:	4619      	mov	r1, r3
 800526a:	4610      	mov	r0, r2
 800526c:	f7fe fb81 	bl	8003972 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005270:	4b0a      	ldr	r3, [pc, #40]	@ (800529c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	68ba      	ldr	r2, [r7, #8]
 8005276:	429a      	cmp	r2, r3
 8005278:	d202      	bcs.n	8005280 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800527a:	4a08      	ldr	r2, [pc, #32]	@ (800529c <prvAddCurrentTaskToDelayedList+0xa4>)
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	6013      	str	r3, [r2, #0]
}
 8005280:	bf00      	nop
 8005282:	3710      	adds	r7, #16
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}
 8005288:	20000ff8 	.word	0x20000ff8
 800528c:	20000b20 	.word	0x20000b20
 8005290:	20000fe0 	.word	0x20000fe0
 8005294:	20000fb0 	.word	0x20000fb0
 8005298:	20000fac 	.word	0x20000fac
 800529c:	20001014 	.word	0x20001014

080052a0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b08a      	sub	sp, #40	@ 0x28
 80052a4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80052a6:	2300      	movs	r3, #0
 80052a8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80052aa:	f000 fb13 	bl	80058d4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80052ae:	4b1d      	ldr	r3, [pc, #116]	@ (8005324 <xTimerCreateTimerTask+0x84>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d021      	beq.n	80052fa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80052b6:	2300      	movs	r3, #0
 80052b8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80052ba:	2300      	movs	r3, #0
 80052bc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80052be:	1d3a      	adds	r2, r7, #4
 80052c0:	f107 0108 	add.w	r1, r7, #8
 80052c4:	f107 030c 	add.w	r3, r7, #12
 80052c8:	4618      	mov	r0, r3
 80052ca:	f7fe fae7 	bl	800389c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80052ce:	6879      	ldr	r1, [r7, #4]
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	68fa      	ldr	r2, [r7, #12]
 80052d4:	9202      	str	r2, [sp, #8]
 80052d6:	9301      	str	r3, [sp, #4]
 80052d8:	2302      	movs	r3, #2
 80052da:	9300      	str	r3, [sp, #0]
 80052dc:	2300      	movs	r3, #0
 80052de:	460a      	mov	r2, r1
 80052e0:	4911      	ldr	r1, [pc, #68]	@ (8005328 <xTimerCreateTimerTask+0x88>)
 80052e2:	4812      	ldr	r0, [pc, #72]	@ (800532c <xTimerCreateTimerTask+0x8c>)
 80052e4:	f7ff f8a2 	bl	800442c <xTaskCreateStatic>
 80052e8:	4603      	mov	r3, r0
 80052ea:	4a11      	ldr	r2, [pc, #68]	@ (8005330 <xTimerCreateTimerTask+0x90>)
 80052ec:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80052ee:	4b10      	ldr	r3, [pc, #64]	@ (8005330 <xTimerCreateTimerTask+0x90>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d001      	beq.n	80052fa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80052f6:	2301      	movs	r3, #1
 80052f8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d10b      	bne.n	8005318 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005304:	f383 8811 	msr	BASEPRI, r3
 8005308:	f3bf 8f6f 	isb	sy
 800530c:	f3bf 8f4f 	dsb	sy
 8005310:	613b      	str	r3, [r7, #16]
}
 8005312:	bf00      	nop
 8005314:	bf00      	nop
 8005316:	e7fd      	b.n	8005314 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005318:	697b      	ldr	r3, [r7, #20]
}
 800531a:	4618      	mov	r0, r3
 800531c:	3718      	adds	r7, #24
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}
 8005322:	bf00      	nop
 8005324:	20001050 	.word	0x20001050
 8005328:	08006b74 	.word	0x08006b74
 800532c:	0800546d 	.word	0x0800546d
 8005330:	20001054 	.word	0x20001054

08005334 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b08a      	sub	sp, #40	@ 0x28
 8005338:	af00      	add	r7, sp, #0
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	60b9      	str	r1, [r7, #8]
 800533e:	607a      	str	r2, [r7, #4]
 8005340:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005342:	2300      	movs	r3, #0
 8005344:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d10b      	bne.n	8005364 <xTimerGenericCommand+0x30>
	__asm volatile
 800534c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005350:	f383 8811 	msr	BASEPRI, r3
 8005354:	f3bf 8f6f 	isb	sy
 8005358:	f3bf 8f4f 	dsb	sy
 800535c:	623b      	str	r3, [r7, #32]
}
 800535e:	bf00      	nop
 8005360:	bf00      	nop
 8005362:	e7fd      	b.n	8005360 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005364:	4b19      	ldr	r3, [pc, #100]	@ (80053cc <xTimerGenericCommand+0x98>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d02a      	beq.n	80053c2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	2b05      	cmp	r3, #5
 800537c:	dc18      	bgt.n	80053b0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800537e:	f7ff fead 	bl	80050dc <xTaskGetSchedulerState>
 8005382:	4603      	mov	r3, r0
 8005384:	2b02      	cmp	r3, #2
 8005386:	d109      	bne.n	800539c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005388:	4b10      	ldr	r3, [pc, #64]	@ (80053cc <xTimerGenericCommand+0x98>)
 800538a:	6818      	ldr	r0, [r3, #0]
 800538c:	f107 0110 	add.w	r1, r7, #16
 8005390:	2300      	movs	r3, #0
 8005392:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005394:	f7fe fc5a 	bl	8003c4c <xQueueGenericSend>
 8005398:	6278      	str	r0, [r7, #36]	@ 0x24
 800539a:	e012      	b.n	80053c2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800539c:	4b0b      	ldr	r3, [pc, #44]	@ (80053cc <xTimerGenericCommand+0x98>)
 800539e:	6818      	ldr	r0, [r3, #0]
 80053a0:	f107 0110 	add.w	r1, r7, #16
 80053a4:	2300      	movs	r3, #0
 80053a6:	2200      	movs	r2, #0
 80053a8:	f7fe fc50 	bl	8003c4c <xQueueGenericSend>
 80053ac:	6278      	str	r0, [r7, #36]	@ 0x24
 80053ae:	e008      	b.n	80053c2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80053b0:	4b06      	ldr	r3, [pc, #24]	@ (80053cc <xTimerGenericCommand+0x98>)
 80053b2:	6818      	ldr	r0, [r3, #0]
 80053b4:	f107 0110 	add.w	r1, r7, #16
 80053b8:	2300      	movs	r3, #0
 80053ba:	683a      	ldr	r2, [r7, #0]
 80053bc:	f7fe fd48 	bl	8003e50 <xQueueGenericSendFromISR>
 80053c0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80053c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	3728      	adds	r7, #40	@ 0x28
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}
 80053cc:	20001050 	.word	0x20001050

080053d0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b088      	sub	sp, #32
 80053d4:	af02      	add	r7, sp, #8
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053da:	4b23      	ldr	r3, [pc, #140]	@ (8005468 <prvProcessExpiredTimer+0x98>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	3304      	adds	r3, #4
 80053e8:	4618      	mov	r0, r3
 80053ea:	f7fe fafb 	bl	80039e4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80053f4:	f003 0304 	and.w	r3, r3, #4
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d023      	beq.n	8005444 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	699a      	ldr	r2, [r3, #24]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	18d1      	adds	r1, r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	683a      	ldr	r2, [r7, #0]
 8005408:	6978      	ldr	r0, [r7, #20]
 800540a:	f000 f8d5 	bl	80055b8 <prvInsertTimerInActiveList>
 800540e:	4603      	mov	r3, r0
 8005410:	2b00      	cmp	r3, #0
 8005412:	d020      	beq.n	8005456 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005414:	2300      	movs	r3, #0
 8005416:	9300      	str	r3, [sp, #0]
 8005418:	2300      	movs	r3, #0
 800541a:	687a      	ldr	r2, [r7, #4]
 800541c:	2100      	movs	r1, #0
 800541e:	6978      	ldr	r0, [r7, #20]
 8005420:	f7ff ff88 	bl	8005334 <xTimerGenericCommand>
 8005424:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d114      	bne.n	8005456 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800542c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005430:	f383 8811 	msr	BASEPRI, r3
 8005434:	f3bf 8f6f 	isb	sy
 8005438:	f3bf 8f4f 	dsb	sy
 800543c:	60fb      	str	r3, [r7, #12]
}
 800543e:	bf00      	nop
 8005440:	bf00      	nop
 8005442:	e7fd      	b.n	8005440 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800544a:	f023 0301 	bic.w	r3, r3, #1
 800544e:	b2da      	uxtb	r2, r3
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	6a1b      	ldr	r3, [r3, #32]
 800545a:	6978      	ldr	r0, [r7, #20]
 800545c:	4798      	blx	r3
}
 800545e:	bf00      	nop
 8005460:	3718      	adds	r7, #24
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}
 8005466:	bf00      	nop
 8005468:	20001048 	.word	0x20001048

0800546c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005474:	f107 0308 	add.w	r3, r7, #8
 8005478:	4618      	mov	r0, r3
 800547a:	f000 f859 	bl	8005530 <prvGetNextExpireTime>
 800547e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	4619      	mov	r1, r3
 8005484:	68f8      	ldr	r0, [r7, #12]
 8005486:	f000 f805 	bl	8005494 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800548a:	f000 f8d7 	bl	800563c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800548e:	bf00      	nop
 8005490:	e7f0      	b.n	8005474 <prvTimerTask+0x8>
	...

08005494 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b084      	sub	sp, #16
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800549e:	f7ff fa29 	bl	80048f4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80054a2:	f107 0308 	add.w	r3, r7, #8
 80054a6:	4618      	mov	r0, r3
 80054a8:	f000 f866 	bl	8005578 <prvSampleTimeNow>
 80054ac:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d130      	bne.n	8005516 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d10a      	bne.n	80054d0 <prvProcessTimerOrBlockTask+0x3c>
 80054ba:	687a      	ldr	r2, [r7, #4]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	429a      	cmp	r2, r3
 80054c0:	d806      	bhi.n	80054d0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80054c2:	f7ff fa25 	bl	8004910 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80054c6:	68f9      	ldr	r1, [r7, #12]
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f7ff ff81 	bl	80053d0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80054ce:	e024      	b.n	800551a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d008      	beq.n	80054e8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80054d6:	4b13      	ldr	r3, [pc, #76]	@ (8005524 <prvProcessTimerOrBlockTask+0x90>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d101      	bne.n	80054e4 <prvProcessTimerOrBlockTask+0x50>
 80054e0:	2301      	movs	r3, #1
 80054e2:	e000      	b.n	80054e6 <prvProcessTimerOrBlockTask+0x52>
 80054e4:	2300      	movs	r3, #0
 80054e6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80054e8:	4b0f      	ldr	r3, [pc, #60]	@ (8005528 <prvProcessTimerOrBlockTask+0x94>)
 80054ea:	6818      	ldr	r0, [r3, #0]
 80054ec:	687a      	ldr	r2, [r7, #4]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	683a      	ldr	r2, [r7, #0]
 80054f4:	4619      	mov	r1, r3
 80054f6:	f7fe ff65 	bl	80043c4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80054fa:	f7ff fa09 	bl	8004910 <xTaskResumeAll>
 80054fe:	4603      	mov	r3, r0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d10a      	bne.n	800551a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005504:	4b09      	ldr	r3, [pc, #36]	@ (800552c <prvProcessTimerOrBlockTask+0x98>)
 8005506:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800550a:	601a      	str	r2, [r3, #0]
 800550c:	f3bf 8f4f 	dsb	sy
 8005510:	f3bf 8f6f 	isb	sy
}
 8005514:	e001      	b.n	800551a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005516:	f7ff f9fb 	bl	8004910 <xTaskResumeAll>
}
 800551a:	bf00      	nop
 800551c:	3710      	adds	r7, #16
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}
 8005522:	bf00      	nop
 8005524:	2000104c 	.word	0x2000104c
 8005528:	20001050 	.word	0x20001050
 800552c:	e000ed04 	.word	0xe000ed04

08005530 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005530:	b480      	push	{r7}
 8005532:	b085      	sub	sp, #20
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005538:	4b0e      	ldr	r3, [pc, #56]	@ (8005574 <prvGetNextExpireTime+0x44>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d101      	bne.n	8005546 <prvGetNextExpireTime+0x16>
 8005542:	2201      	movs	r2, #1
 8005544:	e000      	b.n	8005548 <prvGetNextExpireTime+0x18>
 8005546:	2200      	movs	r2, #0
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d105      	bne.n	8005560 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005554:	4b07      	ldr	r3, [pc, #28]	@ (8005574 <prvGetNextExpireTime+0x44>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	60fb      	str	r3, [r7, #12]
 800555e:	e001      	b.n	8005564 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005560:	2300      	movs	r3, #0
 8005562:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005564:	68fb      	ldr	r3, [r7, #12]
}
 8005566:	4618      	mov	r0, r3
 8005568:	3714      	adds	r7, #20
 800556a:	46bd      	mov	sp, r7
 800556c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005570:	4770      	bx	lr
 8005572:	bf00      	nop
 8005574:	20001048 	.word	0x20001048

08005578 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b084      	sub	sp, #16
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005580:	f7ff fa64 	bl	8004a4c <xTaskGetTickCount>
 8005584:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005586:	4b0b      	ldr	r3, [pc, #44]	@ (80055b4 <prvSampleTimeNow+0x3c>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	68fa      	ldr	r2, [r7, #12]
 800558c:	429a      	cmp	r2, r3
 800558e:	d205      	bcs.n	800559c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005590:	f000 f93a 	bl	8005808 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	601a      	str	r2, [r3, #0]
 800559a:	e002      	b.n	80055a2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2200      	movs	r2, #0
 80055a0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80055a2:	4a04      	ldr	r2, [pc, #16]	@ (80055b4 <prvSampleTimeNow+0x3c>)
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80055a8:	68fb      	ldr	r3, [r7, #12]
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3710      	adds	r7, #16
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	20001058 	.word	0x20001058

080055b8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b086      	sub	sp, #24
 80055bc:	af00      	add	r7, sp, #0
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	60b9      	str	r1, [r7, #8]
 80055c2:	607a      	str	r2, [r7, #4]
 80055c4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80055c6:	2300      	movs	r3, #0
 80055c8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	68ba      	ldr	r2, [r7, #8]
 80055ce:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	68fa      	ldr	r2, [r7, #12]
 80055d4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80055d6:	68ba      	ldr	r2, [r7, #8]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	429a      	cmp	r2, r3
 80055dc:	d812      	bhi.n	8005604 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	1ad2      	subs	r2, r2, r3
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	699b      	ldr	r3, [r3, #24]
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d302      	bcc.n	80055f2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80055ec:	2301      	movs	r3, #1
 80055ee:	617b      	str	r3, [r7, #20]
 80055f0:	e01b      	b.n	800562a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80055f2:	4b10      	ldr	r3, [pc, #64]	@ (8005634 <prvInsertTimerInActiveList+0x7c>)
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	3304      	adds	r3, #4
 80055fa:	4619      	mov	r1, r3
 80055fc:	4610      	mov	r0, r2
 80055fe:	f7fe f9b8 	bl	8003972 <vListInsert>
 8005602:	e012      	b.n	800562a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005604:	687a      	ldr	r2, [r7, #4]
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	429a      	cmp	r2, r3
 800560a:	d206      	bcs.n	800561a <prvInsertTimerInActiveList+0x62>
 800560c:	68ba      	ldr	r2, [r7, #8]
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	429a      	cmp	r2, r3
 8005612:	d302      	bcc.n	800561a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005614:	2301      	movs	r3, #1
 8005616:	617b      	str	r3, [r7, #20]
 8005618:	e007      	b.n	800562a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800561a:	4b07      	ldr	r3, [pc, #28]	@ (8005638 <prvInsertTimerInActiveList+0x80>)
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	3304      	adds	r3, #4
 8005622:	4619      	mov	r1, r3
 8005624:	4610      	mov	r0, r2
 8005626:	f7fe f9a4 	bl	8003972 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800562a:	697b      	ldr	r3, [r7, #20]
}
 800562c:	4618      	mov	r0, r3
 800562e:	3718      	adds	r7, #24
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}
 8005634:	2000104c 	.word	0x2000104c
 8005638:	20001048 	.word	0x20001048

0800563c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b08e      	sub	sp, #56	@ 0x38
 8005640:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005642:	e0ce      	b.n	80057e2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2b00      	cmp	r3, #0
 8005648:	da19      	bge.n	800567e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800564a:	1d3b      	adds	r3, r7, #4
 800564c:	3304      	adds	r3, #4
 800564e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005652:	2b00      	cmp	r3, #0
 8005654:	d10b      	bne.n	800566e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800565a:	f383 8811 	msr	BASEPRI, r3
 800565e:	f3bf 8f6f 	isb	sy
 8005662:	f3bf 8f4f 	dsb	sy
 8005666:	61fb      	str	r3, [r7, #28]
}
 8005668:	bf00      	nop
 800566a:	bf00      	nop
 800566c:	e7fd      	b.n	800566a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800566e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005674:	6850      	ldr	r0, [r2, #4]
 8005676:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005678:	6892      	ldr	r2, [r2, #8]
 800567a:	4611      	mov	r1, r2
 800567c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2b00      	cmp	r3, #0
 8005682:	f2c0 80ae 	blt.w	80057e2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800568a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800568c:	695b      	ldr	r3, [r3, #20]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d004      	beq.n	800569c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005694:	3304      	adds	r3, #4
 8005696:	4618      	mov	r0, r3
 8005698:	f7fe f9a4 	bl	80039e4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800569c:	463b      	mov	r3, r7
 800569e:	4618      	mov	r0, r3
 80056a0:	f7ff ff6a 	bl	8005578 <prvSampleTimeNow>
 80056a4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2b09      	cmp	r3, #9
 80056aa:	f200 8097 	bhi.w	80057dc <prvProcessReceivedCommands+0x1a0>
 80056ae:	a201      	add	r2, pc, #4	@ (adr r2, 80056b4 <prvProcessReceivedCommands+0x78>)
 80056b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056b4:	080056dd 	.word	0x080056dd
 80056b8:	080056dd 	.word	0x080056dd
 80056bc:	080056dd 	.word	0x080056dd
 80056c0:	08005753 	.word	0x08005753
 80056c4:	08005767 	.word	0x08005767
 80056c8:	080057b3 	.word	0x080057b3
 80056cc:	080056dd 	.word	0x080056dd
 80056d0:	080056dd 	.word	0x080056dd
 80056d4:	08005753 	.word	0x08005753
 80056d8:	08005767 	.word	0x08005767
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80056dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80056e2:	f043 0301 	orr.w	r3, r3, #1
 80056e6:	b2da      	uxtb	r2, r3
 80056e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80056ee:	68ba      	ldr	r2, [r7, #8]
 80056f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056f2:	699b      	ldr	r3, [r3, #24]
 80056f4:	18d1      	adds	r1, r2, r3
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056fc:	f7ff ff5c 	bl	80055b8 <prvInsertTimerInActiveList>
 8005700:	4603      	mov	r3, r0
 8005702:	2b00      	cmp	r3, #0
 8005704:	d06c      	beq.n	80057e0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005708:	6a1b      	ldr	r3, [r3, #32]
 800570a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800570c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800570e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005710:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005714:	f003 0304 	and.w	r3, r3, #4
 8005718:	2b00      	cmp	r3, #0
 800571a:	d061      	beq.n	80057e0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800571c:	68ba      	ldr	r2, [r7, #8]
 800571e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005720:	699b      	ldr	r3, [r3, #24]
 8005722:	441a      	add	r2, r3
 8005724:	2300      	movs	r3, #0
 8005726:	9300      	str	r3, [sp, #0]
 8005728:	2300      	movs	r3, #0
 800572a:	2100      	movs	r1, #0
 800572c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800572e:	f7ff fe01 	bl	8005334 <xTimerGenericCommand>
 8005732:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005734:	6a3b      	ldr	r3, [r7, #32]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d152      	bne.n	80057e0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800573a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800573e:	f383 8811 	msr	BASEPRI, r3
 8005742:	f3bf 8f6f 	isb	sy
 8005746:	f3bf 8f4f 	dsb	sy
 800574a:	61bb      	str	r3, [r7, #24]
}
 800574c:	bf00      	nop
 800574e:	bf00      	nop
 8005750:	e7fd      	b.n	800574e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005754:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005758:	f023 0301 	bic.w	r3, r3, #1
 800575c:	b2da      	uxtb	r2, r3
 800575e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005760:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005764:	e03d      	b.n	80057e2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005768:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800576c:	f043 0301 	orr.w	r3, r3, #1
 8005770:	b2da      	uxtb	r2, r3
 8005772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005774:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005778:	68ba      	ldr	r2, [r7, #8]
 800577a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800577c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800577e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005780:	699b      	ldr	r3, [r3, #24]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d10b      	bne.n	800579e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800578a:	f383 8811 	msr	BASEPRI, r3
 800578e:	f3bf 8f6f 	isb	sy
 8005792:	f3bf 8f4f 	dsb	sy
 8005796:	617b      	str	r3, [r7, #20]
}
 8005798:	bf00      	nop
 800579a:	bf00      	nop
 800579c:	e7fd      	b.n	800579a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800579e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057a0:	699a      	ldr	r2, [r3, #24]
 80057a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a4:	18d1      	adds	r1, r2, r3
 80057a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057ac:	f7ff ff04 	bl	80055b8 <prvInsertTimerInActiveList>
					break;
 80057b0:	e017      	b.n	80057e2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80057b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80057b8:	f003 0302 	and.w	r3, r3, #2
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d103      	bne.n	80057c8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80057c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057c2:	f000 fbe9 	bl	8005f98 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80057c6:	e00c      	b.n	80057e2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80057c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80057ce:	f023 0301 	bic.w	r3, r3, #1
 80057d2:	b2da      	uxtb	r2, r3
 80057d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80057da:	e002      	b.n	80057e2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80057dc:	bf00      	nop
 80057de:	e000      	b.n	80057e2 <prvProcessReceivedCommands+0x1a6>
					break;
 80057e0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80057e2:	4b08      	ldr	r3, [pc, #32]	@ (8005804 <prvProcessReceivedCommands+0x1c8>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	1d39      	adds	r1, r7, #4
 80057e8:	2200      	movs	r2, #0
 80057ea:	4618      	mov	r0, r3
 80057ec:	f7fe fbce 	bl	8003f8c <xQueueReceive>
 80057f0:	4603      	mov	r3, r0
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	f47f af26 	bne.w	8005644 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80057f8:	bf00      	nop
 80057fa:	bf00      	nop
 80057fc:	3730      	adds	r7, #48	@ 0x30
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop
 8005804:	20001050 	.word	0x20001050

08005808 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b088      	sub	sp, #32
 800580c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800580e:	e049      	b.n	80058a4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005810:	4b2e      	ldr	r3, [pc, #184]	@ (80058cc <prvSwitchTimerLists+0xc4>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	68db      	ldr	r3, [r3, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800581a:	4b2c      	ldr	r3, [pc, #176]	@ (80058cc <prvSwitchTimerLists+0xc4>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	68db      	ldr	r3, [r3, #12]
 8005822:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	3304      	adds	r3, #4
 8005828:	4618      	mov	r0, r3
 800582a:	f7fe f8db 	bl	80039e4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	6a1b      	ldr	r3, [r3, #32]
 8005832:	68f8      	ldr	r0, [r7, #12]
 8005834:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800583c:	f003 0304 	and.w	r3, r3, #4
 8005840:	2b00      	cmp	r3, #0
 8005842:	d02f      	beq.n	80058a4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	699b      	ldr	r3, [r3, #24]
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	4413      	add	r3, r2
 800584c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800584e:	68ba      	ldr	r2, [r7, #8]
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	429a      	cmp	r2, r3
 8005854:	d90e      	bls.n	8005874 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	68ba      	ldr	r2, [r7, #8]
 800585a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	68fa      	ldr	r2, [r7, #12]
 8005860:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005862:	4b1a      	ldr	r3, [pc, #104]	@ (80058cc <prvSwitchTimerLists+0xc4>)
 8005864:	681a      	ldr	r2, [r3, #0]
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	3304      	adds	r3, #4
 800586a:	4619      	mov	r1, r3
 800586c:	4610      	mov	r0, r2
 800586e:	f7fe f880 	bl	8003972 <vListInsert>
 8005872:	e017      	b.n	80058a4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005874:	2300      	movs	r3, #0
 8005876:	9300      	str	r3, [sp, #0]
 8005878:	2300      	movs	r3, #0
 800587a:	693a      	ldr	r2, [r7, #16]
 800587c:	2100      	movs	r1, #0
 800587e:	68f8      	ldr	r0, [r7, #12]
 8005880:	f7ff fd58 	bl	8005334 <xTimerGenericCommand>
 8005884:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d10b      	bne.n	80058a4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800588c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005890:	f383 8811 	msr	BASEPRI, r3
 8005894:	f3bf 8f6f 	isb	sy
 8005898:	f3bf 8f4f 	dsb	sy
 800589c:	603b      	str	r3, [r7, #0]
}
 800589e:	bf00      	nop
 80058a0:	bf00      	nop
 80058a2:	e7fd      	b.n	80058a0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80058a4:	4b09      	ldr	r3, [pc, #36]	@ (80058cc <prvSwitchTimerLists+0xc4>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d1b0      	bne.n	8005810 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80058ae:	4b07      	ldr	r3, [pc, #28]	@ (80058cc <prvSwitchTimerLists+0xc4>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80058b4:	4b06      	ldr	r3, [pc, #24]	@ (80058d0 <prvSwitchTimerLists+0xc8>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a04      	ldr	r2, [pc, #16]	@ (80058cc <prvSwitchTimerLists+0xc4>)
 80058ba:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80058bc:	4a04      	ldr	r2, [pc, #16]	@ (80058d0 <prvSwitchTimerLists+0xc8>)
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	6013      	str	r3, [r2, #0]
}
 80058c2:	bf00      	nop
 80058c4:	3718      	adds	r7, #24
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop
 80058cc:	20001048 	.word	0x20001048
 80058d0:	2000104c 	.word	0x2000104c

080058d4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b082      	sub	sp, #8
 80058d8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80058da:	f000 f96d 	bl	8005bb8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80058de:	4b15      	ldr	r3, [pc, #84]	@ (8005934 <prvCheckForValidListAndQueue+0x60>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d120      	bne.n	8005928 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80058e6:	4814      	ldr	r0, [pc, #80]	@ (8005938 <prvCheckForValidListAndQueue+0x64>)
 80058e8:	f7fd fff2 	bl	80038d0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80058ec:	4813      	ldr	r0, [pc, #76]	@ (800593c <prvCheckForValidListAndQueue+0x68>)
 80058ee:	f7fd ffef 	bl	80038d0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80058f2:	4b13      	ldr	r3, [pc, #76]	@ (8005940 <prvCheckForValidListAndQueue+0x6c>)
 80058f4:	4a10      	ldr	r2, [pc, #64]	@ (8005938 <prvCheckForValidListAndQueue+0x64>)
 80058f6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80058f8:	4b12      	ldr	r3, [pc, #72]	@ (8005944 <prvCheckForValidListAndQueue+0x70>)
 80058fa:	4a10      	ldr	r2, [pc, #64]	@ (800593c <prvCheckForValidListAndQueue+0x68>)
 80058fc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80058fe:	2300      	movs	r3, #0
 8005900:	9300      	str	r3, [sp, #0]
 8005902:	4b11      	ldr	r3, [pc, #68]	@ (8005948 <prvCheckForValidListAndQueue+0x74>)
 8005904:	4a11      	ldr	r2, [pc, #68]	@ (800594c <prvCheckForValidListAndQueue+0x78>)
 8005906:	2110      	movs	r1, #16
 8005908:	200a      	movs	r0, #10
 800590a:	f7fe f8ff 	bl	8003b0c <xQueueGenericCreateStatic>
 800590e:	4603      	mov	r3, r0
 8005910:	4a08      	ldr	r2, [pc, #32]	@ (8005934 <prvCheckForValidListAndQueue+0x60>)
 8005912:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005914:	4b07      	ldr	r3, [pc, #28]	@ (8005934 <prvCheckForValidListAndQueue+0x60>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d005      	beq.n	8005928 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800591c:	4b05      	ldr	r3, [pc, #20]	@ (8005934 <prvCheckForValidListAndQueue+0x60>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	490b      	ldr	r1, [pc, #44]	@ (8005950 <prvCheckForValidListAndQueue+0x7c>)
 8005922:	4618      	mov	r0, r3
 8005924:	f7fe fd24 	bl	8004370 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005928:	f000 f978 	bl	8005c1c <vPortExitCritical>
}
 800592c:	bf00      	nop
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	20001050 	.word	0x20001050
 8005938:	20001020 	.word	0x20001020
 800593c:	20001034 	.word	0x20001034
 8005940:	20001048 	.word	0x20001048
 8005944:	2000104c 	.word	0x2000104c
 8005948:	200010fc 	.word	0x200010fc
 800594c:	2000105c 	.word	0x2000105c
 8005950:	08006b7c 	.word	0x08006b7c

08005954 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005954:	b480      	push	{r7}
 8005956:	b085      	sub	sp, #20
 8005958:	af00      	add	r7, sp, #0
 800595a:	60f8      	str	r0, [r7, #12]
 800595c:	60b9      	str	r1, [r7, #8]
 800595e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	3b04      	subs	r3, #4
 8005964:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800596c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	3b04      	subs	r3, #4
 8005972:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	f023 0201 	bic.w	r2, r3, #1
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	3b04      	subs	r3, #4
 8005982:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005984:	4a0c      	ldr	r2, [pc, #48]	@ (80059b8 <pxPortInitialiseStack+0x64>)
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	3b14      	subs	r3, #20
 800598e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005990:	687a      	ldr	r2, [r7, #4]
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	3b04      	subs	r3, #4
 800599a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	f06f 0202 	mvn.w	r2, #2
 80059a2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	3b20      	subs	r3, #32
 80059a8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80059aa:	68fb      	ldr	r3, [r7, #12]
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3714      	adds	r7, #20
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr
 80059b8:	080059bd 	.word	0x080059bd

080059bc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80059bc:	b480      	push	{r7}
 80059be:	b085      	sub	sp, #20
 80059c0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80059c2:	2300      	movs	r3, #0
 80059c4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80059c6:	4b13      	ldr	r3, [pc, #76]	@ (8005a14 <prvTaskExitError+0x58>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80059ce:	d00b      	beq.n	80059e8 <prvTaskExitError+0x2c>
	__asm volatile
 80059d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059d4:	f383 8811 	msr	BASEPRI, r3
 80059d8:	f3bf 8f6f 	isb	sy
 80059dc:	f3bf 8f4f 	dsb	sy
 80059e0:	60fb      	str	r3, [r7, #12]
}
 80059e2:	bf00      	nop
 80059e4:	bf00      	nop
 80059e6:	e7fd      	b.n	80059e4 <prvTaskExitError+0x28>
	__asm volatile
 80059e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059ec:	f383 8811 	msr	BASEPRI, r3
 80059f0:	f3bf 8f6f 	isb	sy
 80059f4:	f3bf 8f4f 	dsb	sy
 80059f8:	60bb      	str	r3, [r7, #8]
}
 80059fa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80059fc:	bf00      	nop
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d0fc      	beq.n	80059fe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005a04:	bf00      	nop
 8005a06:	bf00      	nop
 8005a08:	3714      	adds	r7, #20
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr
 8005a12:	bf00      	nop
 8005a14:	2000000c 	.word	0x2000000c
	...

08005a20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005a20:	4b07      	ldr	r3, [pc, #28]	@ (8005a40 <pxCurrentTCBConst2>)
 8005a22:	6819      	ldr	r1, [r3, #0]
 8005a24:	6808      	ldr	r0, [r1, #0]
 8005a26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a2a:	f380 8809 	msr	PSP, r0
 8005a2e:	f3bf 8f6f 	isb	sy
 8005a32:	f04f 0000 	mov.w	r0, #0
 8005a36:	f380 8811 	msr	BASEPRI, r0
 8005a3a:	4770      	bx	lr
 8005a3c:	f3af 8000 	nop.w

08005a40 <pxCurrentTCBConst2>:
 8005a40:	20000b20 	.word	0x20000b20
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005a44:	bf00      	nop
 8005a46:	bf00      	nop

08005a48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005a48:	4808      	ldr	r0, [pc, #32]	@ (8005a6c <prvPortStartFirstTask+0x24>)
 8005a4a:	6800      	ldr	r0, [r0, #0]
 8005a4c:	6800      	ldr	r0, [r0, #0]
 8005a4e:	f380 8808 	msr	MSP, r0
 8005a52:	f04f 0000 	mov.w	r0, #0
 8005a56:	f380 8814 	msr	CONTROL, r0
 8005a5a:	b662      	cpsie	i
 8005a5c:	b661      	cpsie	f
 8005a5e:	f3bf 8f4f 	dsb	sy
 8005a62:	f3bf 8f6f 	isb	sy
 8005a66:	df00      	svc	0
 8005a68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005a6a:	bf00      	nop
 8005a6c:	e000ed08 	.word	0xe000ed08

08005a70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b086      	sub	sp, #24
 8005a74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005a76:	4b47      	ldr	r3, [pc, #284]	@ (8005b94 <xPortStartScheduler+0x124>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a47      	ldr	r2, [pc, #284]	@ (8005b98 <xPortStartScheduler+0x128>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d10b      	bne.n	8005a98 <xPortStartScheduler+0x28>
	__asm volatile
 8005a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a84:	f383 8811 	msr	BASEPRI, r3
 8005a88:	f3bf 8f6f 	isb	sy
 8005a8c:	f3bf 8f4f 	dsb	sy
 8005a90:	60fb      	str	r3, [r7, #12]
}
 8005a92:	bf00      	nop
 8005a94:	bf00      	nop
 8005a96:	e7fd      	b.n	8005a94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005a98:	4b3e      	ldr	r3, [pc, #248]	@ (8005b94 <xPortStartScheduler+0x124>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a3f      	ldr	r2, [pc, #252]	@ (8005b9c <xPortStartScheduler+0x12c>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d10b      	bne.n	8005aba <xPortStartScheduler+0x4a>
	__asm volatile
 8005aa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aa6:	f383 8811 	msr	BASEPRI, r3
 8005aaa:	f3bf 8f6f 	isb	sy
 8005aae:	f3bf 8f4f 	dsb	sy
 8005ab2:	613b      	str	r3, [r7, #16]
}
 8005ab4:	bf00      	nop
 8005ab6:	bf00      	nop
 8005ab8:	e7fd      	b.n	8005ab6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005aba:	4b39      	ldr	r3, [pc, #228]	@ (8005ba0 <xPortStartScheduler+0x130>)
 8005abc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	781b      	ldrb	r3, [r3, #0]
 8005ac2:	b2db      	uxtb	r3, r3
 8005ac4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	22ff      	movs	r2, #255	@ 0xff
 8005aca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	781b      	ldrb	r3, [r3, #0]
 8005ad0:	b2db      	uxtb	r3, r3
 8005ad2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005ad4:	78fb      	ldrb	r3, [r7, #3]
 8005ad6:	b2db      	uxtb	r3, r3
 8005ad8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005adc:	b2da      	uxtb	r2, r3
 8005ade:	4b31      	ldr	r3, [pc, #196]	@ (8005ba4 <xPortStartScheduler+0x134>)
 8005ae0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005ae2:	4b31      	ldr	r3, [pc, #196]	@ (8005ba8 <xPortStartScheduler+0x138>)
 8005ae4:	2207      	movs	r2, #7
 8005ae6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005ae8:	e009      	b.n	8005afe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005aea:	4b2f      	ldr	r3, [pc, #188]	@ (8005ba8 <xPortStartScheduler+0x138>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	3b01      	subs	r3, #1
 8005af0:	4a2d      	ldr	r2, [pc, #180]	@ (8005ba8 <xPortStartScheduler+0x138>)
 8005af2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005af4:	78fb      	ldrb	r3, [r7, #3]
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	005b      	lsls	r3, r3, #1
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005afe:	78fb      	ldrb	r3, [r7, #3]
 8005b00:	b2db      	uxtb	r3, r3
 8005b02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b06:	2b80      	cmp	r3, #128	@ 0x80
 8005b08:	d0ef      	beq.n	8005aea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005b0a:	4b27      	ldr	r3, [pc, #156]	@ (8005ba8 <xPortStartScheduler+0x138>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f1c3 0307 	rsb	r3, r3, #7
 8005b12:	2b04      	cmp	r3, #4
 8005b14:	d00b      	beq.n	8005b2e <xPortStartScheduler+0xbe>
	__asm volatile
 8005b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b1a:	f383 8811 	msr	BASEPRI, r3
 8005b1e:	f3bf 8f6f 	isb	sy
 8005b22:	f3bf 8f4f 	dsb	sy
 8005b26:	60bb      	str	r3, [r7, #8]
}
 8005b28:	bf00      	nop
 8005b2a:	bf00      	nop
 8005b2c:	e7fd      	b.n	8005b2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005b2e:	4b1e      	ldr	r3, [pc, #120]	@ (8005ba8 <xPortStartScheduler+0x138>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	021b      	lsls	r3, r3, #8
 8005b34:	4a1c      	ldr	r2, [pc, #112]	@ (8005ba8 <xPortStartScheduler+0x138>)
 8005b36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005b38:	4b1b      	ldr	r3, [pc, #108]	@ (8005ba8 <xPortStartScheduler+0x138>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005b40:	4a19      	ldr	r2, [pc, #100]	@ (8005ba8 <xPortStartScheduler+0x138>)
 8005b42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	b2da      	uxtb	r2, r3
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005b4c:	4b17      	ldr	r3, [pc, #92]	@ (8005bac <xPortStartScheduler+0x13c>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a16      	ldr	r2, [pc, #88]	@ (8005bac <xPortStartScheduler+0x13c>)
 8005b52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005b56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005b58:	4b14      	ldr	r3, [pc, #80]	@ (8005bac <xPortStartScheduler+0x13c>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a13      	ldr	r2, [pc, #76]	@ (8005bac <xPortStartScheduler+0x13c>)
 8005b5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005b62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005b64:	f000 f8da 	bl	8005d1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005b68:	4b11      	ldr	r3, [pc, #68]	@ (8005bb0 <xPortStartScheduler+0x140>)
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005b6e:	f000 f8f9 	bl	8005d64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005b72:	4b10      	ldr	r3, [pc, #64]	@ (8005bb4 <xPortStartScheduler+0x144>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4a0f      	ldr	r2, [pc, #60]	@ (8005bb4 <xPortStartScheduler+0x144>)
 8005b78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005b7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005b7e:	f7ff ff63 	bl	8005a48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005b82:	f7ff f82d 	bl	8004be0 <vTaskSwitchContext>
	prvTaskExitError();
 8005b86:	f7ff ff19 	bl	80059bc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005b8a:	2300      	movs	r3, #0
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	3718      	adds	r7, #24
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}
 8005b94:	e000ed00 	.word	0xe000ed00
 8005b98:	410fc271 	.word	0x410fc271
 8005b9c:	410fc270 	.word	0x410fc270
 8005ba0:	e000e400 	.word	0xe000e400
 8005ba4:	2000114c 	.word	0x2000114c
 8005ba8:	20001150 	.word	0x20001150
 8005bac:	e000ed20 	.word	0xe000ed20
 8005bb0:	2000000c 	.word	0x2000000c
 8005bb4:	e000ef34 	.word	0xe000ef34

08005bb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b083      	sub	sp, #12
 8005bbc:	af00      	add	r7, sp, #0
	__asm volatile
 8005bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bc2:	f383 8811 	msr	BASEPRI, r3
 8005bc6:	f3bf 8f6f 	isb	sy
 8005bca:	f3bf 8f4f 	dsb	sy
 8005bce:	607b      	str	r3, [r7, #4]
}
 8005bd0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005bd2:	4b10      	ldr	r3, [pc, #64]	@ (8005c14 <vPortEnterCritical+0x5c>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	3301      	adds	r3, #1
 8005bd8:	4a0e      	ldr	r2, [pc, #56]	@ (8005c14 <vPortEnterCritical+0x5c>)
 8005bda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005bdc:	4b0d      	ldr	r3, [pc, #52]	@ (8005c14 <vPortEnterCritical+0x5c>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d110      	bne.n	8005c06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005be4:	4b0c      	ldr	r3, [pc, #48]	@ (8005c18 <vPortEnterCritical+0x60>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	b2db      	uxtb	r3, r3
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d00b      	beq.n	8005c06 <vPortEnterCritical+0x4e>
	__asm volatile
 8005bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bf2:	f383 8811 	msr	BASEPRI, r3
 8005bf6:	f3bf 8f6f 	isb	sy
 8005bfa:	f3bf 8f4f 	dsb	sy
 8005bfe:	603b      	str	r3, [r7, #0]
}
 8005c00:	bf00      	nop
 8005c02:	bf00      	nop
 8005c04:	e7fd      	b.n	8005c02 <vPortEnterCritical+0x4a>
	}
}
 8005c06:	bf00      	nop
 8005c08:	370c      	adds	r7, #12
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c10:	4770      	bx	lr
 8005c12:	bf00      	nop
 8005c14:	2000000c 	.word	0x2000000c
 8005c18:	e000ed04 	.word	0xe000ed04

08005c1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b083      	sub	sp, #12
 8005c20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005c22:	4b12      	ldr	r3, [pc, #72]	@ (8005c6c <vPortExitCritical+0x50>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d10b      	bne.n	8005c42 <vPortExitCritical+0x26>
	__asm volatile
 8005c2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c2e:	f383 8811 	msr	BASEPRI, r3
 8005c32:	f3bf 8f6f 	isb	sy
 8005c36:	f3bf 8f4f 	dsb	sy
 8005c3a:	607b      	str	r3, [r7, #4]
}
 8005c3c:	bf00      	nop
 8005c3e:	bf00      	nop
 8005c40:	e7fd      	b.n	8005c3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005c42:	4b0a      	ldr	r3, [pc, #40]	@ (8005c6c <vPortExitCritical+0x50>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	3b01      	subs	r3, #1
 8005c48:	4a08      	ldr	r2, [pc, #32]	@ (8005c6c <vPortExitCritical+0x50>)
 8005c4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005c4c:	4b07      	ldr	r3, [pc, #28]	@ (8005c6c <vPortExitCritical+0x50>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d105      	bne.n	8005c60 <vPortExitCritical+0x44>
 8005c54:	2300      	movs	r3, #0
 8005c56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	f383 8811 	msr	BASEPRI, r3
}
 8005c5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005c60:	bf00      	nop
 8005c62:	370c      	adds	r7, #12
 8005c64:	46bd      	mov	sp, r7
 8005c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6a:	4770      	bx	lr
 8005c6c:	2000000c 	.word	0x2000000c

08005c70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005c70:	f3ef 8009 	mrs	r0, PSP
 8005c74:	f3bf 8f6f 	isb	sy
 8005c78:	4b15      	ldr	r3, [pc, #84]	@ (8005cd0 <pxCurrentTCBConst>)
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	f01e 0f10 	tst.w	lr, #16
 8005c80:	bf08      	it	eq
 8005c82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005c86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c8a:	6010      	str	r0, [r2, #0]
 8005c8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005c90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005c94:	f380 8811 	msr	BASEPRI, r0
 8005c98:	f3bf 8f4f 	dsb	sy
 8005c9c:	f3bf 8f6f 	isb	sy
 8005ca0:	f7fe ff9e 	bl	8004be0 <vTaskSwitchContext>
 8005ca4:	f04f 0000 	mov.w	r0, #0
 8005ca8:	f380 8811 	msr	BASEPRI, r0
 8005cac:	bc09      	pop	{r0, r3}
 8005cae:	6819      	ldr	r1, [r3, #0]
 8005cb0:	6808      	ldr	r0, [r1, #0]
 8005cb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cb6:	f01e 0f10 	tst.w	lr, #16
 8005cba:	bf08      	it	eq
 8005cbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005cc0:	f380 8809 	msr	PSP, r0
 8005cc4:	f3bf 8f6f 	isb	sy
 8005cc8:	4770      	bx	lr
 8005cca:	bf00      	nop
 8005ccc:	f3af 8000 	nop.w

08005cd0 <pxCurrentTCBConst>:
 8005cd0:	20000b20 	.word	0x20000b20
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005cd4:	bf00      	nop
 8005cd6:	bf00      	nop

08005cd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b082      	sub	sp, #8
 8005cdc:	af00      	add	r7, sp, #0
	__asm volatile
 8005cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ce2:	f383 8811 	msr	BASEPRI, r3
 8005ce6:	f3bf 8f6f 	isb	sy
 8005cea:	f3bf 8f4f 	dsb	sy
 8005cee:	607b      	str	r3, [r7, #4]
}
 8005cf0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005cf2:	f7fe febb 	bl	8004a6c <xTaskIncrementTick>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d003      	beq.n	8005d04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005cfc:	4b06      	ldr	r3, [pc, #24]	@ (8005d18 <xPortSysTickHandler+0x40>)
 8005cfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d02:	601a      	str	r2, [r3, #0]
 8005d04:	2300      	movs	r3, #0
 8005d06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	f383 8811 	msr	BASEPRI, r3
}
 8005d0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005d10:	bf00      	nop
 8005d12:	3708      	adds	r7, #8
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}
 8005d18:	e000ed04 	.word	0xe000ed04

08005d1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005d20:	4b0b      	ldr	r3, [pc, #44]	@ (8005d50 <vPortSetupTimerInterrupt+0x34>)
 8005d22:	2200      	movs	r2, #0
 8005d24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005d26:	4b0b      	ldr	r3, [pc, #44]	@ (8005d54 <vPortSetupTimerInterrupt+0x38>)
 8005d28:	2200      	movs	r2, #0
 8005d2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8005d58 <vPortSetupTimerInterrupt+0x3c>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a0a      	ldr	r2, [pc, #40]	@ (8005d5c <vPortSetupTimerInterrupt+0x40>)
 8005d32:	fba2 2303 	umull	r2, r3, r2, r3
 8005d36:	099b      	lsrs	r3, r3, #6
 8005d38:	4a09      	ldr	r2, [pc, #36]	@ (8005d60 <vPortSetupTimerInterrupt+0x44>)
 8005d3a:	3b01      	subs	r3, #1
 8005d3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005d3e:	4b04      	ldr	r3, [pc, #16]	@ (8005d50 <vPortSetupTimerInterrupt+0x34>)
 8005d40:	2207      	movs	r2, #7
 8005d42:	601a      	str	r2, [r3, #0]
}
 8005d44:	bf00      	nop
 8005d46:	46bd      	mov	sp, r7
 8005d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4c:	4770      	bx	lr
 8005d4e:	bf00      	nop
 8005d50:	e000e010 	.word	0xe000e010
 8005d54:	e000e018 	.word	0xe000e018
 8005d58:	20000000 	.word	0x20000000
 8005d5c:	10624dd3 	.word	0x10624dd3
 8005d60:	e000e014 	.word	0xe000e014

08005d64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005d64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005d74 <vPortEnableVFP+0x10>
 8005d68:	6801      	ldr	r1, [r0, #0]
 8005d6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005d6e:	6001      	str	r1, [r0, #0]
 8005d70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005d72:	bf00      	nop
 8005d74:	e000ed88 	.word	0xe000ed88

08005d78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005d78:	b480      	push	{r7}
 8005d7a:	b085      	sub	sp, #20
 8005d7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005d7e:	f3ef 8305 	mrs	r3, IPSR
 8005d82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2b0f      	cmp	r3, #15
 8005d88:	d915      	bls.n	8005db6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005d8a:	4a18      	ldr	r2, [pc, #96]	@ (8005dec <vPortValidateInterruptPriority+0x74>)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	4413      	add	r3, r2
 8005d90:	781b      	ldrb	r3, [r3, #0]
 8005d92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005d94:	4b16      	ldr	r3, [pc, #88]	@ (8005df0 <vPortValidateInterruptPriority+0x78>)
 8005d96:	781b      	ldrb	r3, [r3, #0]
 8005d98:	7afa      	ldrb	r2, [r7, #11]
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	d20b      	bcs.n	8005db6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005da2:	f383 8811 	msr	BASEPRI, r3
 8005da6:	f3bf 8f6f 	isb	sy
 8005daa:	f3bf 8f4f 	dsb	sy
 8005dae:	607b      	str	r3, [r7, #4]
}
 8005db0:	bf00      	nop
 8005db2:	bf00      	nop
 8005db4:	e7fd      	b.n	8005db2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005db6:	4b0f      	ldr	r3, [pc, #60]	@ (8005df4 <vPortValidateInterruptPriority+0x7c>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8005df8 <vPortValidateInterruptPriority+0x80>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d90b      	bls.n	8005dde <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dca:	f383 8811 	msr	BASEPRI, r3
 8005dce:	f3bf 8f6f 	isb	sy
 8005dd2:	f3bf 8f4f 	dsb	sy
 8005dd6:	603b      	str	r3, [r7, #0]
}
 8005dd8:	bf00      	nop
 8005dda:	bf00      	nop
 8005ddc:	e7fd      	b.n	8005dda <vPortValidateInterruptPriority+0x62>
	}
 8005dde:	bf00      	nop
 8005de0:	3714      	adds	r7, #20
 8005de2:	46bd      	mov	sp, r7
 8005de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de8:	4770      	bx	lr
 8005dea:	bf00      	nop
 8005dec:	e000e3f0 	.word	0xe000e3f0
 8005df0:	2000114c 	.word	0x2000114c
 8005df4:	e000ed0c 	.word	0xe000ed0c
 8005df8:	20001150 	.word	0x20001150

08005dfc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b08a      	sub	sp, #40	@ 0x28
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005e04:	2300      	movs	r3, #0
 8005e06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005e08:	f7fe fd74 	bl	80048f4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005e0c:	4b5c      	ldr	r3, [pc, #368]	@ (8005f80 <pvPortMalloc+0x184>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d101      	bne.n	8005e18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005e14:	f000 f924 	bl	8006060 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005e18:	4b5a      	ldr	r3, [pc, #360]	@ (8005f84 <pvPortMalloc+0x188>)
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	4013      	ands	r3, r2
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	f040 8095 	bne.w	8005f50 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d01e      	beq.n	8005e6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005e2c:	2208      	movs	r2, #8
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	4413      	add	r3, r2
 8005e32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	f003 0307 	and.w	r3, r3, #7
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d015      	beq.n	8005e6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f023 0307 	bic.w	r3, r3, #7
 8005e44:	3308      	adds	r3, #8
 8005e46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	f003 0307 	and.w	r3, r3, #7
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d00b      	beq.n	8005e6a <pvPortMalloc+0x6e>
	__asm volatile
 8005e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e56:	f383 8811 	msr	BASEPRI, r3
 8005e5a:	f3bf 8f6f 	isb	sy
 8005e5e:	f3bf 8f4f 	dsb	sy
 8005e62:	617b      	str	r3, [r7, #20]
}
 8005e64:	bf00      	nop
 8005e66:	bf00      	nop
 8005e68:	e7fd      	b.n	8005e66 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d06f      	beq.n	8005f50 <pvPortMalloc+0x154>
 8005e70:	4b45      	ldr	r3, [pc, #276]	@ (8005f88 <pvPortMalloc+0x18c>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	687a      	ldr	r2, [r7, #4]
 8005e76:	429a      	cmp	r2, r3
 8005e78:	d86a      	bhi.n	8005f50 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005e7a:	4b44      	ldr	r3, [pc, #272]	@ (8005f8c <pvPortMalloc+0x190>)
 8005e7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005e7e:	4b43      	ldr	r3, [pc, #268]	@ (8005f8c <pvPortMalloc+0x190>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e84:	e004      	b.n	8005e90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	687a      	ldr	r2, [r7, #4]
 8005e96:	429a      	cmp	r2, r3
 8005e98:	d903      	bls.n	8005ea2 <pvPortMalloc+0xa6>
 8005e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d1f1      	bne.n	8005e86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005ea2:	4b37      	ldr	r3, [pc, #220]	@ (8005f80 <pvPortMalloc+0x184>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d051      	beq.n	8005f50 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005eac:	6a3b      	ldr	r3, [r7, #32]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	2208      	movs	r2, #8
 8005eb2:	4413      	add	r3, r2
 8005eb4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	6a3b      	ldr	r3, [r7, #32]
 8005ebc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec0:	685a      	ldr	r2, [r3, #4]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	1ad2      	subs	r2, r2, r3
 8005ec6:	2308      	movs	r3, #8
 8005ec8:	005b      	lsls	r3, r3, #1
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	d920      	bls.n	8005f10 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005ece:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	4413      	add	r3, r2
 8005ed4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ed6:	69bb      	ldr	r3, [r7, #24]
 8005ed8:	f003 0307 	and.w	r3, r3, #7
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d00b      	beq.n	8005ef8 <pvPortMalloc+0xfc>
	__asm volatile
 8005ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee4:	f383 8811 	msr	BASEPRI, r3
 8005ee8:	f3bf 8f6f 	isb	sy
 8005eec:	f3bf 8f4f 	dsb	sy
 8005ef0:	613b      	str	r3, [r7, #16]
}
 8005ef2:	bf00      	nop
 8005ef4:	bf00      	nop
 8005ef6:	e7fd      	b.n	8005ef4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005efa:	685a      	ldr	r2, [r3, #4]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	1ad2      	subs	r2, r2, r3
 8005f00:	69bb      	ldr	r3, [r7, #24]
 8005f02:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f06:	687a      	ldr	r2, [r7, #4]
 8005f08:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005f0a:	69b8      	ldr	r0, [r7, #24]
 8005f0c:	f000 f90a 	bl	8006124 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005f10:	4b1d      	ldr	r3, [pc, #116]	@ (8005f88 <pvPortMalloc+0x18c>)
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	1ad3      	subs	r3, r2, r3
 8005f1a:	4a1b      	ldr	r2, [pc, #108]	@ (8005f88 <pvPortMalloc+0x18c>)
 8005f1c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005f1e:	4b1a      	ldr	r3, [pc, #104]	@ (8005f88 <pvPortMalloc+0x18c>)
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	4b1b      	ldr	r3, [pc, #108]	@ (8005f90 <pvPortMalloc+0x194>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d203      	bcs.n	8005f32 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005f2a:	4b17      	ldr	r3, [pc, #92]	@ (8005f88 <pvPortMalloc+0x18c>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a18      	ldr	r2, [pc, #96]	@ (8005f90 <pvPortMalloc+0x194>)
 8005f30:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f34:	685a      	ldr	r2, [r3, #4]
 8005f36:	4b13      	ldr	r3, [pc, #76]	@ (8005f84 <pvPortMalloc+0x188>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	431a      	orrs	r2, r3
 8005f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f3e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f42:	2200      	movs	r2, #0
 8005f44:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005f46:	4b13      	ldr	r3, [pc, #76]	@ (8005f94 <pvPortMalloc+0x198>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	3301      	adds	r3, #1
 8005f4c:	4a11      	ldr	r2, [pc, #68]	@ (8005f94 <pvPortMalloc+0x198>)
 8005f4e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005f50:	f7fe fcde 	bl	8004910 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005f54:	69fb      	ldr	r3, [r7, #28]
 8005f56:	f003 0307 	and.w	r3, r3, #7
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d00b      	beq.n	8005f76 <pvPortMalloc+0x17a>
	__asm volatile
 8005f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f62:	f383 8811 	msr	BASEPRI, r3
 8005f66:	f3bf 8f6f 	isb	sy
 8005f6a:	f3bf 8f4f 	dsb	sy
 8005f6e:	60fb      	str	r3, [r7, #12]
}
 8005f70:	bf00      	nop
 8005f72:	bf00      	nop
 8005f74:	e7fd      	b.n	8005f72 <pvPortMalloc+0x176>
	return pvReturn;
 8005f76:	69fb      	ldr	r3, [r7, #28]
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	3728      	adds	r7, #40	@ 0x28
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}
 8005f80:	20004d5c 	.word	0x20004d5c
 8005f84:	20004d70 	.word	0x20004d70
 8005f88:	20004d60 	.word	0x20004d60
 8005f8c:	20004d54 	.word	0x20004d54
 8005f90:	20004d64 	.word	0x20004d64
 8005f94:	20004d68 	.word	0x20004d68

08005f98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b086      	sub	sp, #24
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d04f      	beq.n	800604a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005faa:	2308      	movs	r3, #8
 8005fac:	425b      	negs	r3, r3
 8005fae:	697a      	ldr	r2, [r7, #20]
 8005fb0:	4413      	add	r3, r2
 8005fb2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	685a      	ldr	r2, [r3, #4]
 8005fbc:	4b25      	ldr	r3, [pc, #148]	@ (8006054 <vPortFree+0xbc>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4013      	ands	r3, r2
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d10b      	bne.n	8005fde <vPortFree+0x46>
	__asm volatile
 8005fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fca:	f383 8811 	msr	BASEPRI, r3
 8005fce:	f3bf 8f6f 	isb	sy
 8005fd2:	f3bf 8f4f 	dsb	sy
 8005fd6:	60fb      	str	r3, [r7, #12]
}
 8005fd8:	bf00      	nop
 8005fda:	bf00      	nop
 8005fdc:	e7fd      	b.n	8005fda <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d00b      	beq.n	8005ffe <vPortFree+0x66>
	__asm volatile
 8005fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fea:	f383 8811 	msr	BASEPRI, r3
 8005fee:	f3bf 8f6f 	isb	sy
 8005ff2:	f3bf 8f4f 	dsb	sy
 8005ff6:	60bb      	str	r3, [r7, #8]
}
 8005ff8:	bf00      	nop
 8005ffa:	bf00      	nop
 8005ffc:	e7fd      	b.n	8005ffa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	685a      	ldr	r2, [r3, #4]
 8006002:	4b14      	ldr	r3, [pc, #80]	@ (8006054 <vPortFree+0xbc>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4013      	ands	r3, r2
 8006008:	2b00      	cmp	r3, #0
 800600a:	d01e      	beq.n	800604a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d11a      	bne.n	800604a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	685a      	ldr	r2, [r3, #4]
 8006018:	4b0e      	ldr	r3, [pc, #56]	@ (8006054 <vPortFree+0xbc>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	43db      	mvns	r3, r3
 800601e:	401a      	ands	r2, r3
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006024:	f7fe fc66 	bl	80048f4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006028:	693b      	ldr	r3, [r7, #16]
 800602a:	685a      	ldr	r2, [r3, #4]
 800602c:	4b0a      	ldr	r3, [pc, #40]	@ (8006058 <vPortFree+0xc0>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4413      	add	r3, r2
 8006032:	4a09      	ldr	r2, [pc, #36]	@ (8006058 <vPortFree+0xc0>)
 8006034:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006036:	6938      	ldr	r0, [r7, #16]
 8006038:	f000 f874 	bl	8006124 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800603c:	4b07      	ldr	r3, [pc, #28]	@ (800605c <vPortFree+0xc4>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	3301      	adds	r3, #1
 8006042:	4a06      	ldr	r2, [pc, #24]	@ (800605c <vPortFree+0xc4>)
 8006044:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006046:	f7fe fc63 	bl	8004910 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800604a:	bf00      	nop
 800604c:	3718      	adds	r7, #24
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}
 8006052:	bf00      	nop
 8006054:	20004d70 	.word	0x20004d70
 8006058:	20004d60 	.word	0x20004d60
 800605c:	20004d6c 	.word	0x20004d6c

08006060 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006060:	b480      	push	{r7}
 8006062:	b085      	sub	sp, #20
 8006064:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006066:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800606a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800606c:	4b27      	ldr	r3, [pc, #156]	@ (800610c <prvHeapInit+0xac>)
 800606e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f003 0307 	and.w	r3, r3, #7
 8006076:	2b00      	cmp	r3, #0
 8006078:	d00c      	beq.n	8006094 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	3307      	adds	r3, #7
 800607e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	f023 0307 	bic.w	r3, r3, #7
 8006086:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006088:	68ba      	ldr	r2, [r7, #8]
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	1ad3      	subs	r3, r2, r3
 800608e:	4a1f      	ldr	r2, [pc, #124]	@ (800610c <prvHeapInit+0xac>)
 8006090:	4413      	add	r3, r2
 8006092:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006098:	4a1d      	ldr	r2, [pc, #116]	@ (8006110 <prvHeapInit+0xb0>)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800609e:	4b1c      	ldr	r3, [pc, #112]	@ (8006110 <prvHeapInit+0xb0>)
 80060a0:	2200      	movs	r2, #0
 80060a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	68ba      	ldr	r2, [r7, #8]
 80060a8:	4413      	add	r3, r2
 80060aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80060ac:	2208      	movs	r2, #8
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	1a9b      	subs	r3, r3, r2
 80060b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	f023 0307 	bic.w	r3, r3, #7
 80060ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	4a15      	ldr	r2, [pc, #84]	@ (8006114 <prvHeapInit+0xb4>)
 80060c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80060c2:	4b14      	ldr	r3, [pc, #80]	@ (8006114 <prvHeapInit+0xb4>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	2200      	movs	r2, #0
 80060c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80060ca:	4b12      	ldr	r3, [pc, #72]	@ (8006114 <prvHeapInit+0xb4>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	2200      	movs	r2, #0
 80060d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	68fa      	ldr	r2, [r7, #12]
 80060da:	1ad2      	subs	r2, r2, r3
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80060e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006114 <prvHeapInit+0xb4>)
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	4a0a      	ldr	r2, [pc, #40]	@ (8006118 <prvHeapInit+0xb8>)
 80060ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	4a09      	ldr	r2, [pc, #36]	@ (800611c <prvHeapInit+0xbc>)
 80060f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80060f8:	4b09      	ldr	r3, [pc, #36]	@ (8006120 <prvHeapInit+0xc0>)
 80060fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80060fe:	601a      	str	r2, [r3, #0]
}
 8006100:	bf00      	nop
 8006102:	3714      	adds	r7, #20
 8006104:	46bd      	mov	sp, r7
 8006106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610a:	4770      	bx	lr
 800610c:	20001154 	.word	0x20001154
 8006110:	20004d54 	.word	0x20004d54
 8006114:	20004d5c 	.word	0x20004d5c
 8006118:	20004d64 	.word	0x20004d64
 800611c:	20004d60 	.word	0x20004d60
 8006120:	20004d70 	.word	0x20004d70

08006124 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006124:	b480      	push	{r7}
 8006126:	b085      	sub	sp, #20
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800612c:	4b28      	ldr	r3, [pc, #160]	@ (80061d0 <prvInsertBlockIntoFreeList+0xac>)
 800612e:	60fb      	str	r3, [r7, #12]
 8006130:	e002      	b.n	8006138 <prvInsertBlockIntoFreeList+0x14>
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	60fb      	str	r3, [r7, #12]
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	687a      	ldr	r2, [r7, #4]
 800613e:	429a      	cmp	r2, r3
 8006140:	d8f7      	bhi.n	8006132 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	68ba      	ldr	r2, [r7, #8]
 800614c:	4413      	add	r3, r2
 800614e:	687a      	ldr	r2, [r7, #4]
 8006150:	429a      	cmp	r2, r3
 8006152:	d108      	bne.n	8006166 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	685a      	ldr	r2, [r3, #4]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	441a      	add	r2, r3
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	685b      	ldr	r3, [r3, #4]
 800616e:	68ba      	ldr	r2, [r7, #8]
 8006170:	441a      	add	r2, r3
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	429a      	cmp	r2, r3
 8006178:	d118      	bne.n	80061ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681a      	ldr	r2, [r3, #0]
 800617e:	4b15      	ldr	r3, [pc, #84]	@ (80061d4 <prvInsertBlockIntoFreeList+0xb0>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	429a      	cmp	r2, r3
 8006184:	d00d      	beq.n	80061a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	685a      	ldr	r2, [r3, #4]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	441a      	add	r2, r3
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	601a      	str	r2, [r3, #0]
 80061a0:	e008      	b.n	80061b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80061a2:	4b0c      	ldr	r3, [pc, #48]	@ (80061d4 <prvInsertBlockIntoFreeList+0xb0>)
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	601a      	str	r2, [r3, #0]
 80061aa:	e003      	b.n	80061b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681a      	ldr	r2, [r3, #0]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80061b4:	68fa      	ldr	r2, [r7, #12]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d002      	beq.n	80061c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	687a      	ldr	r2, [r7, #4]
 80061c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80061c2:	bf00      	nop
 80061c4:	3714      	adds	r7, #20
 80061c6:	46bd      	mov	sp, r7
 80061c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061cc:	4770      	bx	lr
 80061ce:	bf00      	nop
 80061d0:	20004d54 	.word	0x20004d54
 80061d4:	20004d5c 	.word	0x20004d5c

080061d8 <solve_cube>:
 80061d8:	b580      	push	{r7, lr}
 80061da:	466f      	mov	r7, sp
 80061dc:	4603      	mov	r3, r0
 80061de:	2b00      	cmp	r3, #0
 80061e0:	f04f 0000 	mov.w	r0, #0
 80061e4:	bf18      	it	ne
 80061e6:	2900      	cmpne	r1, #0
 80061e8:	d100      	bne.n	80061ec <solve_cube+0x14>
 80061ea:	bd80      	pop	{r7, pc}
 80061ec:	2a04      	cmp	r2, #4
 80061ee:	bf21      	itttt	cs
 80061f0:	f241 0001 	movwcs	r0, #4097	@ 0x1001
 80061f4:	f6c0 6005 	movtcs	r0, #3589	@ 0xe05
 80061f8:	6008      	strcs	r0, [r1, #0]
 80061fa:	2004      	movcs	r0, #4
 80061fc:	bd80      	pop	{r7, pc}

080061fe <memset>:
 80061fe:	b5b0      	push	{r4, r5, r7, lr}
 8006200:	af02      	add	r7, sp, #8
 8006202:	2a10      	cmp	r2, #16
 8006204:	d371      	bcc.n	80062ea <memset+0xec>
 8006206:	4243      	negs	r3, r0
 8006208:	f003 0c03 	and.w	ip, r3, #3
 800620c:	eb00 050c 	add.w	r5, r0, ip
 8006210:	42a8      	cmp	r0, r5
 8006212:	d217      	bcs.n	8006244 <memset+0x46>
 8006214:	f1ac 0e01 	sub.w	lr, ip, #1
 8006218:	f1bc 0f00 	cmp.w	ip, #0
 800621c:	4604      	mov	r4, r0
 800621e:	bf1e      	ittt	ne
 8006220:	4604      	movne	r4, r0
 8006222:	f804 1b01 	strbne.w	r1, [r4], #1
 8006226:	f1bc 0f01 	cmpne.w	ip, #1
 800622a:	d153      	bne.n	80062d4 <memset+0xd6>
 800622c:	f1be 0f03 	cmp.w	lr, #3
 8006230:	d308      	bcc.n	8006244 <memset+0x46>
 8006232:	3c04      	subs	r4, #4
 8006234:	f804 1f04 	strb.w	r1, [r4, #4]!
 8006238:	1d23      	adds	r3, r4, #4
 800623a:	42ab      	cmp	r3, r5
 800623c:	70e1      	strb	r1, [r4, #3]
 800623e:	70a1      	strb	r1, [r4, #2]
 8006240:	7061      	strb	r1, [r4, #1]
 8006242:	d1f7      	bne.n	8006234 <memset+0x36>
 8006244:	eba2 0e0c 	sub.w	lr, r2, ip
 8006248:	f02e 0203 	bic.w	r2, lr, #3
 800624c:	eb05 0c02 	add.w	ip, r5, r2
 8006250:	4565      	cmp	r5, ip
 8006252:	d213      	bcs.n	800627c <memset+0x7e>
 8006254:	b2ca      	uxtb	r2, r1
 8006256:	f04f 3401 	mov.w	r4, #16843009	@ 0x1010101
 800625a:	4362      	muls	r2, r4
 800625c:	f845 2b04 	str.w	r2, [r5], #4
 8006260:	4565      	cmp	r5, ip
 8006262:	d20b      	bcs.n	800627c <memset+0x7e>
 8006264:	f845 2b04 	str.w	r2, [r5], #4
 8006268:	4565      	cmp	r5, ip
 800626a:	bf3c      	itt	cc
 800626c:	f845 2b04 	strcc.w	r2, [r5], #4
 8006270:	4565      	cmpcc	r5, ip
 8006272:	d203      	bcs.n	800627c <memset+0x7e>
 8006274:	f845 2b04 	str.w	r2, [r5], #4
 8006278:	4565      	cmp	r5, ip
 800627a:	d3ef      	bcc.n	800625c <memset+0x5e>
 800627c:	f00e 0203 	and.w	r2, lr, #3
 8006280:	eb0c 0302 	add.w	r3, ip, r2
 8006284:	459c      	cmp	ip, r3
 8006286:	d224      	bcs.n	80062d2 <memset+0xd4>
 8006288:	f1a2 0e01 	sub.w	lr, r2, #1
 800628c:	f012 0403 	ands.w	r4, r2, #3
 8006290:	d012      	beq.n	80062b8 <memset+0xba>
 8006292:	4662      	mov	r2, ip
 8006294:	2c01      	cmp	r4, #1
 8006296:	f802 1b01 	strb.w	r1, [r2], #1
 800629a:	d009      	beq.n	80062b0 <memset+0xb2>
 800629c:	f88c 1001 	strb.w	r1, [ip, #1]
 80062a0:	2c02      	cmp	r4, #2
 80062a2:	bf1a      	itte	ne
 80062a4:	f88c 1002 	strbne.w	r1, [ip, #2]
 80062a8:	f10c 0203 	addne.w	r2, ip, #3
 80062ac:	f10c 0202 	addeq.w	r2, ip, #2
 80062b0:	f1be 0f03 	cmp.w	lr, #3
 80062b4:	d204      	bcs.n	80062c0 <memset+0xc2>
 80062b6:	e00c      	b.n	80062d2 <memset+0xd4>
 80062b8:	4662      	mov	r2, ip
 80062ba:	f1be 0f03 	cmp.w	lr, #3
 80062be:	d308      	bcc.n	80062d2 <memset+0xd4>
 80062c0:	3a04      	subs	r2, #4
 80062c2:	f802 1f04 	strb.w	r1, [r2, #4]!
 80062c6:	1d15      	adds	r5, r2, #4
 80062c8:	429d      	cmp	r5, r3
 80062ca:	70d1      	strb	r1, [r2, #3]
 80062cc:	7091      	strb	r1, [r2, #2]
 80062ce:	7051      	strb	r1, [r2, #1]
 80062d0:	d1f7      	bne.n	80062c2 <memset+0xc4>
 80062d2:	bdb0      	pop	{r4, r5, r7, pc}
 80062d4:	7041      	strb	r1, [r0, #1]
 80062d6:	f1bc 0f02 	cmp.w	ip, #2
 80062da:	bf1a      	itte	ne
 80062dc:	7081      	strbne	r1, [r0, #2]
 80062de:	1cc4      	addne	r4, r0, #3
 80062e0:	1c84      	addeq	r4, r0, #2
 80062e2:	f1be 0f03 	cmp.w	lr, #3
 80062e6:	d2a4      	bcs.n	8006232 <memset+0x34>
 80062e8:	e7ac      	b.n	8006244 <memset+0x46>
 80062ea:	4684      	mov	ip, r0
 80062ec:	eb0c 0302 	add.w	r3, ip, r2
 80062f0:	459c      	cmp	ip, r3
 80062f2:	d3c9      	bcc.n	8006288 <memset+0x8a>
 80062f4:	e7ed      	b.n	80062d2 <memset+0xd4>

080062f6 <memcpy>:
 80062f6:	b580      	push	{r7, lr}
 80062f8:	466f      	mov	r7, sp
 80062fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80062fe:	f000 b80b 	b.w	8006318 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE>
	...

08006304 <__aeabi_uldivmod>:
 8006304:	b510      	push	{r4, lr}
 8006306:	b084      	sub	sp, #16
 8006308:	ac02      	add	r4, sp, #8
 800630a:	9400      	str	r4, [sp, #0]
 800630c:	f000 f977 	bl	80065fe <__udivmoddi4>
 8006310:	9a02      	ldr	r2, [sp, #8]
 8006312:	9b03      	ldr	r3, [sp, #12]
 8006314:	b004      	add	sp, #16
 8006316:	bd10      	pop	{r4, pc}

08006318 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE>:
 8006318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800631a:	af03      	add	r7, sp, #12
 800631c:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
 8006320:	b08c      	sub	sp, #48	@ 0x30
 8006322:	2a10      	cmp	r2, #16
 8006324:	d31e      	bcc.n	8006364 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x4c>
 8006326:	4243      	negs	r3, r0
 8006328:	f003 0803 	and.w	r8, r3, #3
 800632c:	eb00 0308 	add.w	r3, r0, r8
 8006330:	4298      	cmp	r0, r3
 8006332:	d233      	bcs.n	800639c <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x84>
 8006334:	f1a8 0c01 	sub.w	ip, r8, #1
 8006338:	4606      	mov	r6, r0
 800633a:	460c      	mov	r4, r1
 800633c:	f1b8 0f00 	cmp.w	r8, #0
 8006340:	d01a      	beq.n	8006378 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x60>
 8006342:	460c      	mov	r4, r1
 8006344:	4606      	mov	r6, r0
 8006346:	f814 eb01 	ldrb.w	lr, [r4], #1
 800634a:	f1b8 0f01 	cmp.w	r8, #1
 800634e:	f806 eb01 	strb.w	lr, [r6], #1
 8006352:	d011      	beq.n	8006378 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x60>
 8006354:	784e      	ldrb	r6, [r1, #1]
 8006356:	f1b8 0f02 	cmp.w	r8, #2
 800635a:	7046      	strb	r6, [r0, #1]
 800635c:	d108      	bne.n	8006370 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x58>
 800635e:	1c8c      	adds	r4, r1, #2
 8006360:	1c86      	adds	r6, r0, #2
 8006362:	e009      	b.n	8006378 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x60>
 8006364:	4684      	mov	ip, r0
 8006366:	eb0c 0302 	add.w	r3, ip, r2
 800636a:	459c      	cmp	ip, r3
 800636c:	d340      	bcc.n	80063f0 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xd8>
 800636e:	e06c      	b.n	800644a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 8006370:	788e      	ldrb	r6, [r1, #2]
 8006372:	1ccc      	adds	r4, r1, #3
 8006374:	7086      	strb	r6, [r0, #2]
 8006376:	1cc6      	adds	r6, r0, #3
 8006378:	f1bc 0f03 	cmp.w	ip, #3
 800637c:	d30e      	bcc.n	800639c <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x84>
 800637e:	3c04      	subs	r4, #4
 8006380:	3e04      	subs	r6, #4
 8006382:	f814 5f04 	ldrb.w	r5, [r4, #4]!
 8006386:	f806 5f04 	strb.w	r5, [r6, #4]!
 800638a:	7865      	ldrb	r5, [r4, #1]
 800638c:	7075      	strb	r5, [r6, #1]
 800638e:	78a5      	ldrb	r5, [r4, #2]
 8006390:	70b5      	strb	r5, [r6, #2]
 8006392:	78e5      	ldrb	r5, [r4, #3]
 8006394:	70f5      	strb	r5, [r6, #3]
 8006396:	1d35      	adds	r5, r6, #4
 8006398:	429d      	cmp	r5, r3
 800639a:	d1f2      	bne.n	8006382 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x6a>
 800639c:	eba2 0e08 	sub.w	lr, r2, r8
 80063a0:	eb01 0408 	add.w	r4, r1, r8
 80063a4:	f02e 0203 	bic.w	r2, lr, #3
 80063a8:	f014 0603 	ands.w	r6, r4, #3
 80063ac:	eb03 0c02 	add.w	ip, r3, r2
 80063b0:	d159      	bne.n	8006466 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x14e>
 80063b2:	4563      	cmp	r3, ip
 80063b4:	d215      	bcs.n	80063e2 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xca>
 80063b6:	4621      	mov	r1, r4
 80063b8:	680d      	ldr	r5, [r1, #0]
 80063ba:	f843 5b04 	str.w	r5, [r3], #4
 80063be:	4563      	cmp	r3, ip
 80063c0:	d20f      	bcs.n	80063e2 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xca>
 80063c2:	684d      	ldr	r5, [r1, #4]
 80063c4:	f843 5b04 	str.w	r5, [r3], #4
 80063c8:	4563      	cmp	r3, ip
 80063ca:	bf3e      	ittt	cc
 80063cc:	688d      	ldrcc	r5, [r1, #8]
 80063ce:	f843 5b04 	strcc.w	r5, [r3], #4
 80063d2:	4563      	cmpcc	r3, ip
 80063d4:	d205      	bcs.n	80063e2 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xca>
 80063d6:	68cd      	ldr	r5, [r1, #12]
 80063d8:	3110      	adds	r1, #16
 80063da:	f843 5b04 	str.w	r5, [r3], #4
 80063de:	4563      	cmp	r3, ip
 80063e0:	d3ea      	bcc.n	80063b8 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xa0>
 80063e2:	18a1      	adds	r1, r4, r2
 80063e4:	f00e 0203 	and.w	r2, lr, #3
 80063e8:	eb0c 0302 	add.w	r3, ip, r2
 80063ec:	459c      	cmp	ip, r3
 80063ee:	d22c      	bcs.n	800644a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 80063f0:	f1a2 0e01 	sub.w	lr, r2, #1
 80063f4:	f012 0403 	ands.w	r4, r2, #3
 80063f8:	d013      	beq.n	8006422 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x10a>
 80063fa:	460a      	mov	r2, r1
 80063fc:	4665      	mov	r5, ip
 80063fe:	f812 6b01 	ldrb.w	r6, [r2], #1
 8006402:	2c01      	cmp	r4, #1
 8006404:	f805 6b01 	strb.w	r6, [r5], #1
 8006408:	d00d      	beq.n	8006426 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x10e>
 800640a:	784a      	ldrb	r2, [r1, #1]
 800640c:	2c02      	cmp	r4, #2
 800640e:	f88c 2001 	strb.w	r2, [ip, #1]
 8006412:	d11e      	bne.n	8006452 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x13a>
 8006414:	1c8a      	adds	r2, r1, #2
 8006416:	f10c 0502 	add.w	r5, ip, #2
 800641a:	f1be 0f03 	cmp.w	lr, #3
 800641e:	d205      	bcs.n	800642c <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x114>
 8006420:	e013      	b.n	800644a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 8006422:	4665      	mov	r5, ip
 8006424:	460a      	mov	r2, r1
 8006426:	f1be 0f03 	cmp.w	lr, #3
 800642a:	d30e      	bcc.n	800644a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 800642c:	1f11      	subs	r1, r2, #4
 800642e:	1f2a      	subs	r2, r5, #4
 8006430:	f811 6f04 	ldrb.w	r6, [r1, #4]!
 8006434:	f802 6f04 	strb.w	r6, [r2, #4]!
 8006438:	784e      	ldrb	r6, [r1, #1]
 800643a:	7056      	strb	r6, [r2, #1]
 800643c:	788e      	ldrb	r6, [r1, #2]
 800643e:	7096      	strb	r6, [r2, #2]
 8006440:	78ce      	ldrb	r6, [r1, #3]
 8006442:	70d6      	strb	r6, [r2, #3]
 8006444:	1d16      	adds	r6, r2, #4
 8006446:	429e      	cmp	r6, r3
 8006448:	d1f2      	bne.n	8006430 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x118>
 800644a:	b00c      	add	sp, #48	@ 0x30
 800644c:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 8006450:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006452:	788a      	ldrb	r2, [r1, #2]
 8006454:	f10c 0503 	add.w	r5, ip, #3
 8006458:	f88c 2002 	strb.w	r2, [ip, #2]
 800645c:	1cca      	adds	r2, r1, #3
 800645e:	f1be 0f03 	cmp.w	lr, #3
 8006462:	d2e3      	bcs.n	800642c <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x114>
 8006464:	e7f1      	b.n	800644a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x132>
 8006466:	f04f 0900 	mov.w	r9, #0
 800646a:	f1c6 0a04 	rsb	sl, r6, #4
 800646e:	ad0b      	add	r5, sp, #44	@ 0x2c
 8006470:	f8cd 902c 	str.w	r9, [sp, #44]	@ 0x2c
 8006474:	eb05 0b06 	add.w	fp, r5, r6
 8006478:	ea5f 75ca 	movs.w	r5, sl, lsl #31
 800647c:	bf1e      	ittt	ne
 800647e:	7825      	ldrbne	r5, [r4, #0]
 8006480:	f88b 5000 	strbne.w	r5, [fp]
 8006484:	f04f 0901 	movne.w	r9, #1
 8006488:	1ba5      	subs	r5, r4, r6
 800648a:	9507      	str	r5, [sp, #28]
 800648c:	00f5      	lsls	r5, r6, #3
 800648e:	9501      	str	r5, [sp, #4]
 8006490:	ea5f 758a 	movs.w	r5, sl, lsl #30
 8006494:	bf44      	itt	mi
 8006496:	f834 5009 	ldrhmi.w	r5, [r4, r9]
 800649a:	f82b 5009 	strhmi.w	r5, [fp, r9]
 800649e:	1d1d      	adds	r5, r3, #4
 80064a0:	f8dd b02c 	ldr.w	fp, [sp, #44]	@ 0x2c
 80064a4:	4565      	cmp	r5, ip
 80064a6:	9d01      	ldr	r5, [sp, #4]
 80064a8:	46aa      	mov	sl, r5
 80064aa:	f1c5 0500 	rsb	r5, r5, #0
 80064ae:	d25c      	bcs.n	800656a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x252>
 80064b0:	4273      	negs	r3, r6
 80064b2:	9500      	str	r5, [sp, #0]
 80064b4:	eb01 0903 	add.w	r9, r1, r3
 80064b8:	f005 0118 	and.w	r1, r5, #24
 80064bc:	4605      	mov	r5, r0
 80064be:	9107      	str	r1, [sp, #28]
 80064c0:	f8cd 9010 	str.w	r9, [sp, #16]
 80064c4:	44c1      	add	r9, r8
 80064c6:	9b07      	ldr	r3, [sp, #28]
 80064c8:	fa2b fb0a 	lsr.w	fp, fp, sl
 80064cc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80064d0:	9108      	str	r1, [sp, #32]
 80064d2:	fa01 f303 	lsl.w	r3, r1, r3
 80064d6:	eb05 0108 	add.w	r1, r5, r8
 80064da:	ea43 030b 	orr.w	r3, r3, fp
 80064de:	468b      	mov	fp, r1
 80064e0:	f84b 3b08 	str.w	r3, [fp], #8
 80064e4:	45e3      	cmp	fp, ip
 80064e6:	d242      	bcs.n	800656e <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x256>
 80064e8:	9b08      	ldr	r3, [sp, #32]
 80064ea:	9503      	str	r5, [sp, #12]
 80064ec:	f8cd 9018 	str.w	r9, [sp, #24]
 80064f0:	fa23 f50a 	lsr.w	r5, r3, sl
 80064f4:	f8d9 9008 	ldr.w	r9, [r9, #8]
 80064f8:	9b07      	ldr	r3, [sp, #28]
 80064fa:	9105      	str	r1, [sp, #20]
 80064fc:	fa09 f303 	lsl.w	r3, r9, r3
 8006500:	432b      	orrs	r3, r5
 8006502:	604b      	str	r3, [r1, #4]
 8006504:	f101 030c 	add.w	r3, r1, #12
 8006508:	4563      	cmp	r3, ip
 800650a:	d236      	bcs.n	800657a <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x262>
 800650c:	9d06      	ldr	r5, [sp, #24]
 800650e:	68ed      	ldr	r5, [r5, #12]
 8006510:	9508      	str	r5, [sp, #32]
 8006512:	fa29 f50a 	lsr.w	r5, r9, sl
 8006516:	9502      	str	r5, [sp, #8]
 8006518:	e9dd 5107 	ldrd	r5, r1, [sp, #28]
 800651c:	fa01 f905 	lsl.w	r9, r1, r5
 8006520:	9905      	ldr	r1, [sp, #20]
 8006522:	9d02      	ldr	r5, [sp, #8]
 8006524:	3110      	adds	r1, #16
 8006526:	ea45 0509 	orr.w	r5, r5, r9
 800652a:	4561      	cmp	r1, ip
 800652c:	f8cb 5000 	str.w	r5, [fp]
 8006530:	d22d      	bcs.n	800658e <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x276>
 8006532:	9906      	ldr	r1, [sp, #24]
 8006534:	9d07      	ldr	r5, [sp, #28]
 8006536:	f8dd 9010 	ldr.w	r9, [sp, #16]
 800653a:	f8d1 b010 	ldr.w	fp, [r1, #16]
 800653e:	9908      	ldr	r1, [sp, #32]
 8006540:	f109 0910 	add.w	r9, r9, #16
 8006544:	fa0b f505 	lsl.w	r5, fp, r5
 8006548:	fa21 f10a 	lsr.w	r1, r1, sl
 800654c:	4329      	orrs	r1, r5
 800654e:	9d03      	ldr	r5, [sp, #12]
 8006550:	6019      	str	r1, [r3, #0]
 8006552:	3510      	adds	r5, #16
 8006554:	eb05 0308 	add.w	r3, r5, r8
 8006558:	1d19      	adds	r1, r3, #4
 800655a:	4561      	cmp	r1, ip
 800655c:	d3b0      	bcc.n	80064c0 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x1a8>
 800655e:	eb09 0108 	add.w	r1, r9, r8
 8006562:	9107      	str	r1, [sp, #28]
 8006564:	f8dd a000 	ldr.w	sl, [sp]
 8006568:	e018      	b.n	800659c <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x284>
 800656a:	46aa      	mov	sl, r5
 800656c:	e016      	b.n	800659c <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x284>
 800656e:	460b      	mov	r3, r1
 8006570:	f109 0104 	add.w	r1, r9, #4
 8006574:	9107      	str	r1, [sp, #28]
 8006576:	3304      	adds	r3, #4
 8006578:	e00c      	b.n	8006594 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x27c>
 800657a:	9906      	ldr	r1, [sp, #24]
 800657c:	46cb      	mov	fp, r9
 800657e:	f8dd a000 	ldr.w	sl, [sp]
 8006582:	3108      	adds	r1, #8
 8006584:	9107      	str	r1, [sp, #28]
 8006586:	9905      	ldr	r1, [sp, #20]
 8006588:	f101 0308 	add.w	r3, r1, #8
 800658c:	e006      	b.n	800659c <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x284>
 800658e:	9906      	ldr	r1, [sp, #24]
 8006590:	310c      	adds	r1, #12
 8006592:	9107      	str	r1, [sp, #28]
 8006594:	f8dd a000 	ldr.w	sl, [sp]
 8006598:	f8dd b020 	ldr.w	fp, [sp, #32]
 800659c:	2500      	movs	r5, #0
 800659e:	2e01      	cmp	r6, #1
 80065a0:	f88d 5028 	strb.w	r5, [sp, #40]	@ 0x28
 80065a4:	f807 5c26 	strb.w	r5, [r7, #-38]
 80065a8:	d105      	bne.n	80065b6 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x29e>
 80065aa:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 80065ae:	f04f 0900 	mov.w	r9, #0
 80065b2:	2100      	movs	r1, #0
 80065b4:	e009      	b.n	80065ca <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x2b2>
 80065b6:	9907      	ldr	r1, [sp, #28]
 80065b8:	f1a7 0826 	sub.w	r8, r7, #38	@ 0x26
 80065bc:	790d      	ldrb	r5, [r1, #4]
 80065be:	7949      	ldrb	r1, [r1, #5]
 80065c0:	f88d 5028 	strb.w	r5, [sp, #40]	@ 0x28
 80065c4:	ea4f 2901 	mov.w	r9, r1, lsl #8
 80065c8:	2102      	movs	r1, #2
 80065ca:	07e6      	lsls	r6, r4, #31
 80065cc:	d101      	bne.n	80065d2 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x2ba>
 80065ce:	2100      	movs	r1, #0
 80065d0:	e009      	b.n	80065e6 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0x2ce>
 80065d2:	9d07      	ldr	r5, [sp, #28]
 80065d4:	3504      	adds	r5, #4
 80065d6:	5c69      	ldrb	r1, [r5, r1]
 80065d8:	f888 1000 	strb.w	r1, [r8]
 80065dc:	f817 1c26 	ldrb.w	r1, [r7, #-38]
 80065e0:	f89d 5028 	ldrb.w	r5, [sp, #40]	@ 0x28
 80065e4:	0409      	lsls	r1, r1, #16
 80065e6:	ea41 0109 	orr.w	r1, r1, r9
 80065ea:	9e01      	ldr	r6, [sp, #4]
 80065ec:	4329      	orrs	r1, r5
 80065ee:	f00a 0518 	and.w	r5, sl, #24
 80065f2:	40a9      	lsls	r1, r5
 80065f4:	fa2b f606 	lsr.w	r6, fp, r6
 80065f8:	4331      	orrs	r1, r6
 80065fa:	6019      	str	r1, [r3, #0]
 80065fc:	e6f1      	b.n	80063e2 <_ZN17compiler_builtins3mem6memcpy17h76d83c5a68c1995dE+0xca>

080065fe <__udivmoddi4>:
 80065fe:	b580      	push	{r7, lr}
 8006600:	466f      	mov	r7, sp
 8006602:	b086      	sub	sp, #24
 8006604:	4684      	mov	ip, r0
 8006606:	a802      	add	r0, sp, #8
 8006608:	e9cd 2300 	strd	r2, r3, [sp]
 800660c:	4662      	mov	r2, ip
 800660e:	460b      	mov	r3, r1
 8006610:	f000 f80d 	bl	800662e <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E>
 8006614:	f8d7 c008 	ldr.w	ip, [r7, #8]
 8006618:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800661c:	f1bc 0f00 	cmp.w	ip, #0
 8006620:	bf1c      	itt	ne
 8006622:	e9dd 3204 	ldrdne	r3, r2, [sp, #16]
 8006626:	e9cc 3200 	strdne	r3, r2, [ip]
 800662a:	b006      	add	sp, #24
 800662c:	bd80      	pop	{r7, pc}

0800662e <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E>:
 800662e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006630:	af03      	add	r7, sp, #12
 8006632:	e92d 0b00 	stmdb	sp!, {r8, r9, fp}
 8006636:	e9d7 e802 	ldrd	lr, r8, [r7, #8]
 800663a:	f1be 0f00 	cmp.w	lr, #0
 800663e:	d072      	beq.n	8006726 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xf8>
 8006640:	f1b8 0f00 	cmp.w	r8, #0
 8006644:	d16f      	bne.n	8006726 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xf8>
 8006646:	2b00      	cmp	r3, #0
 8006648:	f000 80fc 	beq.w	8006844 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x216>
 800664c:	4573      	cmp	r3, lr
 800664e:	f080 8107 	bcs.w	8006860 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x232>
 8006652:	fab3 f183 	clz	r1, r3
 8006656:	fabe f68e 	clz	r6, lr
 800665a:	1a71      	subs	r1, r6, r1
 800665c:	f101 0620 	add.w	r6, r1, #32
 8006660:	bf08      	it	eq
 8006662:	261f      	moveq	r6, #31
 8006664:	f1c6 0520 	rsb	r5, r6, #32
 8006668:	fa08 f106 	lsl.w	r1, r8, r6
 800666c:	fa0e f806 	lsl.w	r8, lr, r6
 8006670:	fa2e f505 	lsr.w	r5, lr, r5
 8006674:	4329      	orrs	r1, r5
 8006676:	f1b6 0520 	subs.w	r5, r6, #32
 800667a:	f006 061f 	and.w	r6, r6, #31
 800667e:	bf58      	it	pl
 8006680:	fa0e f105 	lslpl.w	r1, lr, r5
 8006684:	f04f 0501 	mov.w	r5, #1
 8006688:	fa05 fc06 	lsl.w	ip, r5, r6
 800668c:	f04f 0500 	mov.w	r5, #0
 8006690:	bf58      	it	pl
 8006692:	f04f 0800 	movpl.w	r8, #0
 8006696:	e008      	b.n	80066aa <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x7c>
 8006698:	4622      	mov	r2, r4
 800669a:	4633      	mov	r3, r6
 800669c:	ea4f 1418 	mov.w	r4, r8, lsr #4
 80066a0:	ea44 7801 	orr.w	r8, r4, r1, lsl #28
 80066a4:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
 80066a8:	0909      	lsrs	r1, r1, #4
 80066aa:	ebb2 0408 	subs.w	r4, r2, r8
 80066ae:	eb63 0601 	sbc.w	r6, r3, r1
 80066b2:	2e00      	cmp	r6, #0
 80066b4:	d403      	bmi.n	80066be <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x90>
 80066b6:	ea45 050c 	orr.w	r5, r5, ip
 80066ba:	d102      	bne.n	80066c2 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x94>
 80066bc:	e02d      	b.n	800671a <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xec>
 80066be:	4614      	mov	r4, r2
 80066c0:	461e      	mov	r6, r3
 80066c2:	ea5f 0351 	movs.w	r3, r1, lsr #1
 80066c6:	ea4f 0238 	mov.w	r2, r8, rrx
 80066ca:	1aa2      	subs	r2, r4, r2
 80066cc:	eb66 0303 	sbc.w	r3, r6, r3
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d404      	bmi.n	80066de <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xb0>
 80066d4:	ea45 055c 	orr.w	r5, r5, ip, lsr #1
 80066d8:	4614      	mov	r4, r2
 80066da:	d102      	bne.n	80066e2 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xb4>
 80066dc:	e01d      	b.n	800671a <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xec>
 80066de:	4622      	mov	r2, r4
 80066e0:	4633      	mov	r3, r6
 80066e2:	ea4f 0498 	mov.w	r4, r8, lsr #2
 80066e6:	ea44 7481 	orr.w	r4, r4, r1, lsl #30
 80066ea:	1b14      	subs	r4, r2, r4
 80066ec:	eb63 0691 	sbc.w	r6, r3, r1, lsr #2
 80066f0:	2e00      	cmp	r6, #0
 80066f2:	d403      	bmi.n	80066fc <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xce>
 80066f4:	ea45 059c 	orr.w	r5, r5, ip, lsr #2
 80066f8:	d102      	bne.n	8006700 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xd2>
 80066fa:	e00e      	b.n	800671a <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0xec>
 80066fc:	4614      	mov	r4, r2
 80066fe:	461e      	mov	r6, r3
 8006700:	ea4f 02d8 	mov.w	r2, r8, lsr #3
 8006704:	ea42 7241 	orr.w	r2, r2, r1, lsl #29
 8006708:	1aa2      	subs	r2, r4, r2
 800670a:	eb66 03d1 	sbc.w	r3, r6, r1, lsr #3
 800670e:	2b00      	cmp	r3, #0
 8006710:	d4c2      	bmi.n	8006698 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x6a>
 8006712:	ea45 05dc 	orr.w	r5, r5, ip, lsr #3
 8006716:	4614      	mov	r4, r2
 8006718:	d1c0      	bne.n	800669c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x6e>
 800671a:	fbb4 f1fe 	udiv	r1, r4, lr
 800671e:	fb01 461e 	mls	r6, r1, lr, r4
 8006722:	4329      	orrs	r1, r5
 8006724:	e092      	b.n	800684c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x21e>
 8006726:	ebb2 060e 	subs.w	r6, r2, lr
 800672a:	f04f 0100 	mov.w	r1, #0
 800672e:	eb73 0608 	sbcs.w	r6, r3, r8
 8006732:	d37c      	bcc.n	800682e <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x200>
 8006734:	2b00      	cmp	r3, #0
 8006736:	d07a      	beq.n	800682e <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x200>
 8006738:	fab3 f183 	clz	r1, r3
 800673c:	fab8 f688 	clz	r6, r8
 8006740:	1a71      	subs	r1, r6, r1
 8006742:	f001 063f 	and.w	r6, r1, #63	@ 0x3f
 8006746:	f001 011f 	and.w	r1, r1, #31
 800674a:	f1c6 0420 	rsb	r4, r6, #32
 800674e:	fa08 f506 	lsl.w	r5, r8, r6
 8006752:	fa0e fc06 	lsl.w	ip, lr, r6
 8006756:	fa2e f404 	lsr.w	r4, lr, r4
 800675a:	432c      	orrs	r4, r5
 800675c:	f1b6 0520 	subs.w	r5, r6, #32
 8006760:	bf58      	it	pl
 8006762:	fa0e f405 	lslpl.w	r4, lr, r5
 8006766:	f04f 0501 	mov.w	r5, #1
 800676a:	fa05 f901 	lsl.w	r9, r5, r1
 800676e:	f04f 0100 	mov.w	r1, #0
 8006772:	bf58      	it	pl
 8006774:	f04f 0c00 	movpl.w	ip, #0
 8006778:	e008      	b.n	800678c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x15e>
 800677a:	4632      	mov	r2, r6
 800677c:	462b      	mov	r3, r5
 800677e:	ea4f 161c 	mov.w	r6, ip, lsr #4
 8006782:	ea46 7c04 	orr.w	ip, r6, r4, lsl #28
 8006786:	ea4f 1919 	mov.w	r9, r9, lsr #4
 800678a:	0924      	lsrs	r4, r4, #4
 800678c:	ebb2 060c 	subs.w	r6, r2, ip
 8006790:	eb73 0504 	sbcs.w	r5, r3, r4
 8006794:	d407      	bmi.n	80067a6 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x178>
 8006796:	ea41 0109 	orr.w	r1, r1, r9
 800679a:	ebb6 020e 	subs.w	r2, r6, lr
 800679e:	eb75 0208 	sbcs.w	r2, r5, r8
 80067a2:	d202      	bcs.n	80067aa <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x17c>
 80067a4:	e03a      	b.n	800681c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1ee>
 80067a6:	4616      	mov	r6, r2
 80067a8:	461d      	mov	r5, r3
 80067aa:	ea5f 0354 	movs.w	r3, r4, lsr #1
 80067ae:	ea4f 023c 	mov.w	r2, ip, rrx
 80067b2:	1ab2      	subs	r2, r6, r2
 80067b4:	eb75 0303 	sbcs.w	r3, r5, r3
 80067b8:	d409      	bmi.n	80067ce <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1a0>
 80067ba:	ebb2 050e 	subs.w	r5, r2, lr
 80067be:	ea41 0159 	orr.w	r1, r1, r9, lsr #1
 80067c2:	eb73 0508 	sbcs.w	r5, r3, r8
 80067c6:	4616      	mov	r6, r2
 80067c8:	461d      	mov	r5, r3
 80067ca:	d202      	bcs.n	80067d2 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1a4>
 80067cc:	e026      	b.n	800681c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1ee>
 80067ce:	4632      	mov	r2, r6
 80067d0:	462b      	mov	r3, r5
 80067d2:	ea4f 059c 	mov.w	r5, ip, lsr #2
 80067d6:	ea45 7584 	orr.w	r5, r5, r4, lsl #30
 80067da:	1b56      	subs	r6, r2, r5
 80067dc:	eb63 0594 	sbc.w	r5, r3, r4, lsr #2
 80067e0:	2d00      	cmp	r5, #0
 80067e2:	d407      	bmi.n	80067f4 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1c6>
 80067e4:	ea41 0199 	orr.w	r1, r1, r9, lsr #2
 80067e8:	ebb6 020e 	subs.w	r2, r6, lr
 80067ec:	eb75 0208 	sbcs.w	r2, r5, r8
 80067f0:	d202      	bcs.n	80067f8 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1ca>
 80067f2:	e013      	b.n	800681c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x1ee>
 80067f4:	4616      	mov	r6, r2
 80067f6:	461d      	mov	r5, r3
 80067f8:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 80067fc:	ea42 7244 	orr.w	r2, r2, r4, lsl #29
 8006800:	1ab2      	subs	r2, r6, r2
 8006802:	eb65 03d4 	sbc.w	r3, r5, r4, lsr #3
 8006806:	2b00      	cmp	r3, #0
 8006808:	d4b7      	bmi.n	800677a <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x14c>
 800680a:	ebb2 050e 	subs.w	r5, r2, lr
 800680e:	ea41 01d9 	orr.w	r1, r1, r9, lsr #3
 8006812:	eb73 0508 	sbcs.w	r5, r3, r8
 8006816:	4616      	mov	r6, r2
 8006818:	461d      	mov	r5, r3
 800681a:	d2b0      	bcs.n	800677e <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x150>
 800681c:	f04f 0c00 	mov.w	ip, #0
 8006820:	e9c0 1c00 	strd	r1, ip, [r0]
 8006824:	e9c0 6502 	strd	r6, r5, [r0, #8]
 8006828:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 800682c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800682e:	f04f 0c00 	mov.w	ip, #0
 8006832:	4616      	mov	r6, r2
 8006834:	461d      	mov	r5, r3
 8006836:	e9c0 1c00 	strd	r1, ip, [r0]
 800683a:	e9c0 6502 	strd	r6, r5, [r0, #8]
 800683e:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 8006842:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006844:	fbb2 f1fe 	udiv	r1, r2, lr
 8006848:	fb01 261e 	mls	r6, r1, lr, r2
 800684c:	f04f 0c00 	mov.w	ip, #0
 8006850:	2500      	movs	r5, #0
 8006852:	e9c0 1c00 	strd	r1, ip, [r0]
 8006856:	e9c0 6502 	strd	r6, r5, [r0, #8]
 800685a:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 800685e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006860:	d10d      	bne.n	800687e <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x250>
 8006862:	fbb2 f1f3 	udiv	r1, r2, r3
 8006866:	2500      	movs	r5, #0
 8006868:	fb01 2613 	mls	r6, r1, r3, r2
 800686c:	f04f 0c01 	mov.w	ip, #1
 8006870:	e9c0 1c00 	strd	r1, ip, [r0]
 8006874:	e9c0 6502 	strd	r6, r5, [r0, #8]
 8006878:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 800687c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800687e:	fbb3 fcfe 	udiv	ip, r3, lr
 8006882:	f5be 3f80 	cmp.w	lr, #65536	@ 0x10000
 8006886:	fb0c 351e 	mls	r5, ip, lr, r3
 800688a:	d21a      	bcs.n	80068c2 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x294>
 800688c:	0429      	lsls	r1, r5, #16
 800688e:	2500      	movs	r5, #0
 8006890:	ea41 4112 	orr.w	r1, r1, r2, lsr #16
 8006894:	fbb1 f3fe 	udiv	r3, r1, lr
 8006898:	fb03 f10e 	mul.w	r1, r3, lr
 800689c:	ea4c 4c13 	orr.w	ip, ip, r3, lsr #16
 80068a0:	ebc1 4112 	rsb	r1, r1, r2, lsr #16
 80068a4:	eac2 4101 	pkhbt	r1, r2, r1, lsl #16
 80068a8:	fbb1 f2fe 	udiv	r2, r1, lr
 80068ac:	fb02 161e 	mls	r6, r2, lr, r1
 80068b0:	ea42 4103 	orr.w	r1, r2, r3, lsl #16
 80068b4:	e9c0 1c00 	strd	r1, ip, [r0]
 80068b8:	e9c0 6502 	strd	r6, r5, [r0, #8]
 80068bc:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 80068c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068c2:	ebb2 010e 	subs.w	r1, r2, lr
 80068c6:	eb75 0108 	sbcs.w	r1, r5, r8
 80068ca:	d208      	bcs.n	80068de <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2b0>
 80068cc:	2100      	movs	r1, #0
 80068ce:	4616      	mov	r6, r2
 80068d0:	e9c0 1c00 	strd	r1, ip, [r0]
 80068d4:	e9c0 6502 	strd	r6, r5, [r0, #8]
 80068d8:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 80068dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068de:	ea4f 71c8 	mov.w	r1, r8, lsl #31
 80068e2:	ea41 035e 	orr.w	r3, r1, lr, lsr #1
 80068e6:	ea4f 79ce 	mov.w	r9, lr, lsl #31
 80068ea:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 80068ee:	2100      	movs	r1, #0
 80068f0:	e008      	b.n	8006904 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2d6>
 80068f2:	4622      	mov	r2, r4
 80068f4:	4635      	mov	r5, r6
 80068f6:	ea4f 1419 	mov.w	r4, r9, lsr #4
 80068fa:	ea44 7903 	orr.w	r9, r4, r3, lsl #28
 80068fe:	ea4f 1818 	mov.w	r8, r8, lsr #4
 8006902:	091b      	lsrs	r3, r3, #4
 8006904:	ebb2 0409 	subs.w	r4, r2, r9
 8006908:	eb65 0603 	sbc.w	r6, r5, r3
 800690c:	2e00      	cmp	r6, #0
 800690e:	d403      	bmi.n	8006918 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2ea>
 8006910:	ea41 0108 	orr.w	r1, r1, r8
 8006914:	d102      	bne.n	800691c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2ee>
 8006916:	e02d      	b.n	8006974 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x346>
 8006918:	4614      	mov	r4, r2
 800691a:	462e      	mov	r6, r5
 800691c:	ea5f 0553 	movs.w	r5, r3, lsr #1
 8006920:	ea4f 0239 	mov.w	r2, r9, rrx
 8006924:	1aa2      	subs	r2, r4, r2
 8006926:	eb66 0505 	sbc.w	r5, r6, r5
 800692a:	2d00      	cmp	r5, #0
 800692c:	d404      	bmi.n	8006938 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x30a>
 800692e:	ea41 0158 	orr.w	r1, r1, r8, lsr #1
 8006932:	4614      	mov	r4, r2
 8006934:	d102      	bne.n	800693c <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x30e>
 8006936:	e01d      	b.n	8006974 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x346>
 8006938:	4622      	mov	r2, r4
 800693a:	4635      	mov	r5, r6
 800693c:	ea4f 0499 	mov.w	r4, r9, lsr #2
 8006940:	ea44 7483 	orr.w	r4, r4, r3, lsl #30
 8006944:	1b14      	subs	r4, r2, r4
 8006946:	eb65 0693 	sbc.w	r6, r5, r3, lsr #2
 800694a:	2e00      	cmp	r6, #0
 800694c:	d403      	bmi.n	8006956 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x328>
 800694e:	ea41 0198 	orr.w	r1, r1, r8, lsr #2
 8006952:	d102      	bne.n	800695a <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x32c>
 8006954:	e00e      	b.n	8006974 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x346>
 8006956:	4614      	mov	r4, r2
 8006958:	462e      	mov	r6, r5
 800695a:	ea4f 02d9 	mov.w	r2, r9, lsr #3
 800695e:	ea42 7243 	orr.w	r2, r2, r3, lsl #29
 8006962:	1aa2      	subs	r2, r4, r2
 8006964:	eb66 05d3 	sbc.w	r5, r6, r3, lsr #3
 8006968:	2d00      	cmp	r5, #0
 800696a:	d4c2      	bmi.n	80068f2 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2c4>
 800696c:	ea41 01d8 	orr.w	r1, r1, r8, lsr #3
 8006970:	4614      	mov	r4, r2
 8006972:	d1c0      	bne.n	80068f6 <_ZN17compiler_builtins3int19specialized_div_rem11u64_div_rem17h56a02874b2bc4b33E+0x2c8>
 8006974:	fbb4 f2fe 	udiv	r2, r4, lr
 8006978:	2500      	movs	r5, #0
 800697a:	fb02 461e 	mls	r6, r2, lr, r4
 800697e:	4311      	orrs	r1, r2
 8006980:	e9c0 1c00 	strd	r1, ip, [r0]
 8006984:	e9c0 6502 	strd	r6, r5, [r0, #8]
 8006988:	e8bd 0b00 	ldmia.w	sp!, {r8, r9, fp}
 800698c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08006990 <__libc_init_array>:
 8006990:	b570      	push	{r4, r5, r6, lr}
 8006992:	4d0d      	ldr	r5, [pc, #52]	@ (80069c8 <__libc_init_array+0x38>)
 8006994:	4c0d      	ldr	r4, [pc, #52]	@ (80069cc <__libc_init_array+0x3c>)
 8006996:	1b64      	subs	r4, r4, r5
 8006998:	10a4      	asrs	r4, r4, #2
 800699a:	2600      	movs	r6, #0
 800699c:	42a6      	cmp	r6, r4
 800699e:	d109      	bne.n	80069b4 <__libc_init_array+0x24>
 80069a0:	4d0b      	ldr	r5, [pc, #44]	@ (80069d0 <__libc_init_array+0x40>)
 80069a2:	4c0c      	ldr	r4, [pc, #48]	@ (80069d4 <__libc_init_array+0x44>)
 80069a4:	f000 f8ce 	bl	8006b44 <_init>
 80069a8:	1b64      	subs	r4, r4, r5
 80069aa:	10a4      	asrs	r4, r4, #2
 80069ac:	2600      	movs	r6, #0
 80069ae:	42a6      	cmp	r6, r4
 80069b0:	d105      	bne.n	80069be <__libc_init_array+0x2e>
 80069b2:	bd70      	pop	{r4, r5, r6, pc}
 80069b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80069b8:	4798      	blx	r3
 80069ba:	3601      	adds	r6, #1
 80069bc:	e7ee      	b.n	800699c <__libc_init_array+0xc>
 80069be:	f855 3b04 	ldr.w	r3, [r5], #4
 80069c2:	4798      	blx	r3
 80069c4:	3601      	adds	r6, #1
 80069c6:	e7f2      	b.n	80069ae <__libc_init_array+0x1e>
 80069c8:	08006bc8 	.word	0x08006bc8
 80069cc:	08006bc8 	.word	0x08006bc8
 80069d0:	08006bc8 	.word	0x08006bc8
 80069d4:	08006bcc 	.word	0x08006bcc

080069d8 <__retarget_lock_acquire_recursive>:
 80069d8:	4770      	bx	lr

080069da <__retarget_lock_release_recursive>:
 80069da:	4770      	bx	lr

080069dc <_reclaim_reent>:
 80069dc:	4b2d      	ldr	r3, [pc, #180]	@ (8006a94 <_reclaim_reent+0xb8>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4283      	cmp	r3, r0
 80069e2:	b570      	push	{r4, r5, r6, lr}
 80069e4:	4604      	mov	r4, r0
 80069e6:	d053      	beq.n	8006a90 <_reclaim_reent+0xb4>
 80069e8:	69c3      	ldr	r3, [r0, #28]
 80069ea:	b31b      	cbz	r3, 8006a34 <_reclaim_reent+0x58>
 80069ec:	68db      	ldr	r3, [r3, #12]
 80069ee:	b163      	cbz	r3, 8006a0a <_reclaim_reent+0x2e>
 80069f0:	2500      	movs	r5, #0
 80069f2:	69e3      	ldr	r3, [r4, #28]
 80069f4:	68db      	ldr	r3, [r3, #12]
 80069f6:	5959      	ldr	r1, [r3, r5]
 80069f8:	b9b1      	cbnz	r1, 8006a28 <_reclaim_reent+0x4c>
 80069fa:	3504      	adds	r5, #4
 80069fc:	2d80      	cmp	r5, #128	@ 0x80
 80069fe:	d1f8      	bne.n	80069f2 <_reclaim_reent+0x16>
 8006a00:	69e3      	ldr	r3, [r4, #28]
 8006a02:	4620      	mov	r0, r4
 8006a04:	68d9      	ldr	r1, [r3, #12]
 8006a06:	f000 f847 	bl	8006a98 <_free_r>
 8006a0a:	69e3      	ldr	r3, [r4, #28]
 8006a0c:	6819      	ldr	r1, [r3, #0]
 8006a0e:	b111      	cbz	r1, 8006a16 <_reclaim_reent+0x3a>
 8006a10:	4620      	mov	r0, r4
 8006a12:	f000 f841 	bl	8006a98 <_free_r>
 8006a16:	69e3      	ldr	r3, [r4, #28]
 8006a18:	689d      	ldr	r5, [r3, #8]
 8006a1a:	b15d      	cbz	r5, 8006a34 <_reclaim_reent+0x58>
 8006a1c:	4629      	mov	r1, r5
 8006a1e:	4620      	mov	r0, r4
 8006a20:	682d      	ldr	r5, [r5, #0]
 8006a22:	f000 f839 	bl	8006a98 <_free_r>
 8006a26:	e7f8      	b.n	8006a1a <_reclaim_reent+0x3e>
 8006a28:	680e      	ldr	r6, [r1, #0]
 8006a2a:	4620      	mov	r0, r4
 8006a2c:	f000 f834 	bl	8006a98 <_free_r>
 8006a30:	4631      	mov	r1, r6
 8006a32:	e7e1      	b.n	80069f8 <_reclaim_reent+0x1c>
 8006a34:	6961      	ldr	r1, [r4, #20]
 8006a36:	b111      	cbz	r1, 8006a3e <_reclaim_reent+0x62>
 8006a38:	4620      	mov	r0, r4
 8006a3a:	f000 f82d 	bl	8006a98 <_free_r>
 8006a3e:	69e1      	ldr	r1, [r4, #28]
 8006a40:	b111      	cbz	r1, 8006a48 <_reclaim_reent+0x6c>
 8006a42:	4620      	mov	r0, r4
 8006a44:	f000 f828 	bl	8006a98 <_free_r>
 8006a48:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006a4a:	b111      	cbz	r1, 8006a52 <_reclaim_reent+0x76>
 8006a4c:	4620      	mov	r0, r4
 8006a4e:	f000 f823 	bl	8006a98 <_free_r>
 8006a52:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006a54:	b111      	cbz	r1, 8006a5c <_reclaim_reent+0x80>
 8006a56:	4620      	mov	r0, r4
 8006a58:	f000 f81e 	bl	8006a98 <_free_r>
 8006a5c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006a5e:	b111      	cbz	r1, 8006a66 <_reclaim_reent+0x8a>
 8006a60:	4620      	mov	r0, r4
 8006a62:	f000 f819 	bl	8006a98 <_free_r>
 8006a66:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006a68:	b111      	cbz	r1, 8006a70 <_reclaim_reent+0x94>
 8006a6a:	4620      	mov	r0, r4
 8006a6c:	f000 f814 	bl	8006a98 <_free_r>
 8006a70:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006a72:	b111      	cbz	r1, 8006a7a <_reclaim_reent+0x9e>
 8006a74:	4620      	mov	r0, r4
 8006a76:	f000 f80f 	bl	8006a98 <_free_r>
 8006a7a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006a7c:	b111      	cbz	r1, 8006a84 <_reclaim_reent+0xa8>
 8006a7e:	4620      	mov	r0, r4
 8006a80:	f000 f80a 	bl	8006a98 <_free_r>
 8006a84:	6a23      	ldr	r3, [r4, #32]
 8006a86:	b11b      	cbz	r3, 8006a90 <_reclaim_reent+0xb4>
 8006a88:	4620      	mov	r0, r4
 8006a8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006a8e:	4718      	bx	r3
 8006a90:	bd70      	pop	{r4, r5, r6, pc}
 8006a92:	bf00      	nop
 8006a94:	20000010 	.word	0x20000010

08006a98 <_free_r>:
 8006a98:	b538      	push	{r3, r4, r5, lr}
 8006a9a:	4605      	mov	r5, r0
 8006a9c:	2900      	cmp	r1, #0
 8006a9e:	d041      	beq.n	8006b24 <_free_r+0x8c>
 8006aa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006aa4:	1f0c      	subs	r4, r1, #4
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	bfb8      	it	lt
 8006aaa:	18e4      	addlt	r4, r4, r3
 8006aac:	f000 f83e 	bl	8006b2c <__malloc_lock>
 8006ab0:	4a1d      	ldr	r2, [pc, #116]	@ (8006b28 <_free_r+0x90>)
 8006ab2:	6813      	ldr	r3, [r2, #0]
 8006ab4:	b933      	cbnz	r3, 8006ac4 <_free_r+0x2c>
 8006ab6:	6063      	str	r3, [r4, #4]
 8006ab8:	6014      	str	r4, [r2, #0]
 8006aba:	4628      	mov	r0, r5
 8006abc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ac0:	f000 b83a 	b.w	8006b38 <__malloc_unlock>
 8006ac4:	42a3      	cmp	r3, r4
 8006ac6:	d908      	bls.n	8006ada <_free_r+0x42>
 8006ac8:	6820      	ldr	r0, [r4, #0]
 8006aca:	1821      	adds	r1, r4, r0
 8006acc:	428b      	cmp	r3, r1
 8006ace:	bf01      	itttt	eq
 8006ad0:	6819      	ldreq	r1, [r3, #0]
 8006ad2:	685b      	ldreq	r3, [r3, #4]
 8006ad4:	1809      	addeq	r1, r1, r0
 8006ad6:	6021      	streq	r1, [r4, #0]
 8006ad8:	e7ed      	b.n	8006ab6 <_free_r+0x1e>
 8006ada:	461a      	mov	r2, r3
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	b10b      	cbz	r3, 8006ae4 <_free_r+0x4c>
 8006ae0:	42a3      	cmp	r3, r4
 8006ae2:	d9fa      	bls.n	8006ada <_free_r+0x42>
 8006ae4:	6811      	ldr	r1, [r2, #0]
 8006ae6:	1850      	adds	r0, r2, r1
 8006ae8:	42a0      	cmp	r0, r4
 8006aea:	d10b      	bne.n	8006b04 <_free_r+0x6c>
 8006aec:	6820      	ldr	r0, [r4, #0]
 8006aee:	4401      	add	r1, r0
 8006af0:	1850      	adds	r0, r2, r1
 8006af2:	4283      	cmp	r3, r0
 8006af4:	6011      	str	r1, [r2, #0]
 8006af6:	d1e0      	bne.n	8006aba <_free_r+0x22>
 8006af8:	6818      	ldr	r0, [r3, #0]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	6053      	str	r3, [r2, #4]
 8006afe:	4408      	add	r0, r1
 8006b00:	6010      	str	r0, [r2, #0]
 8006b02:	e7da      	b.n	8006aba <_free_r+0x22>
 8006b04:	d902      	bls.n	8006b0c <_free_r+0x74>
 8006b06:	230c      	movs	r3, #12
 8006b08:	602b      	str	r3, [r5, #0]
 8006b0a:	e7d6      	b.n	8006aba <_free_r+0x22>
 8006b0c:	6820      	ldr	r0, [r4, #0]
 8006b0e:	1821      	adds	r1, r4, r0
 8006b10:	428b      	cmp	r3, r1
 8006b12:	bf04      	itt	eq
 8006b14:	6819      	ldreq	r1, [r3, #0]
 8006b16:	685b      	ldreq	r3, [r3, #4]
 8006b18:	6063      	str	r3, [r4, #4]
 8006b1a:	bf04      	itt	eq
 8006b1c:	1809      	addeq	r1, r1, r0
 8006b1e:	6021      	streq	r1, [r4, #0]
 8006b20:	6054      	str	r4, [r2, #4]
 8006b22:	e7ca      	b.n	8006aba <_free_r+0x22>
 8006b24:	bd38      	pop	{r3, r4, r5, pc}
 8006b26:	bf00      	nop
 8006b28:	20004eb0 	.word	0x20004eb0

08006b2c <__malloc_lock>:
 8006b2c:	4801      	ldr	r0, [pc, #4]	@ (8006b34 <__malloc_lock+0x8>)
 8006b2e:	f7ff bf53 	b.w	80069d8 <__retarget_lock_acquire_recursive>
 8006b32:	bf00      	nop
 8006b34:	20004eac 	.word	0x20004eac

08006b38 <__malloc_unlock>:
 8006b38:	4801      	ldr	r0, [pc, #4]	@ (8006b40 <__malloc_unlock+0x8>)
 8006b3a:	f7ff bf4e 	b.w	80069da <__retarget_lock_release_recursive>
 8006b3e:	bf00      	nop
 8006b40:	20004eac 	.word	0x20004eac

08006b44 <_init>:
 8006b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b46:	bf00      	nop
 8006b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b4a:	bc08      	pop	{r3}
 8006b4c:	469e      	mov	lr, r3
 8006b4e:	4770      	bx	lr

08006b50 <_fini>:
 8006b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b52:	bf00      	nop
 8006b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b56:	bc08      	pop	{r3}
 8006b58:	469e      	mov	lr, r3
 8006b5a:	4770      	bx	lr
