{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 9.08554e-06,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 8.05625e-06,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.49376e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 8.05625e-06,
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 3.7536,
	"finish__design__instance__count__class:timing_repair_buffer": 8,
	"finish__design__instance__area__class:timing_repair_buffer": 38.7872,
	"finish__design__instance__count__class:multi_input_combinational_cell": 4,
	"finish__design__instance__area__class:multi_input_combinational_cell": 42.5408,
	"finish__design__instance__count": 13,
	"finish__design__instance__area": 85.0816,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.92883,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.855522,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.928008,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 5.3573e-06,
	"finish__power__switching__total": 4.68818e-06,
	"finish__power__leakage__total": 3.65067e-11,
	"finish__power__total": 1.00455e-05,
	"finish__design__io": 8,
	"finish__design__die__area": 6400,
	"finish__design__core__area": 3415.78,
	"finish__design__instance__count": 59,
	"finish__design__instance__area": 142.637,
	"finish__design__instance__count__stdcell": 59,
	"finish__design__instance__area__stdcell": 142.637,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0417582,
	"finish__design__instance__utilization__stdcell": 0.0417582,
	"finish__design__rows": 21,
	"finish__design__rows:unithd": 21,
	"finish__design__sites": 2730,
	"finish__design__sites:unithd": 2730,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}