
AvioNEXT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001fe28  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bf4  080200f8  080200f8  000300f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08020cec  08020cec  00030cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08020cf4  08020cf4  00030cf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08020cf8  08020cf8  00030cf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000003c8  24000000  08020cfc  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00005a98  240003c8  080210c4  000403c8  2**2
                  ALLOC
  8 ._user_heap_stack 00000c00  24005e60  080210c4  00045e60  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000403c8  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  000403f6  2**0
                  CONTENTS, READONLY
 11 .debug_info   0003a954  00000000  00000000  00040439  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00007100  00000000  00000000  0007ad8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002ee0  00000000  00000000  00081e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00002453  00000000  00000000  00084d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0000c981  00000000  00000000  000871c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00042f49  00000000  00000000  00093b44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00180ff1  00000000  00000000  000d6a8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  0000e048  00000000  00000000  00257a80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  00265ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240003c8 	.word	0x240003c8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	080200e0 	.word	0x080200e0

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240003cc 	.word	0x240003cc
 800030c:	080200e0 	.word	0x080200e0

08000310 <strcmp>:
 8000310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000318:	2a01      	cmp	r2, #1
 800031a:	bf28      	it	cs
 800031c:	429a      	cmpcs	r2, r3
 800031e:	d0f7      	beq.n	8000310 <strcmp>
 8000320:	1ad0      	subs	r0, r2, r3
 8000322:	4770      	bx	lr
	...

08000330 <memchr>:
 8000330:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000334:	2a10      	cmp	r2, #16
 8000336:	db2b      	blt.n	8000390 <memchr+0x60>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	d008      	beq.n	8000350 <memchr+0x20>
 800033e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000342:	3a01      	subs	r2, #1
 8000344:	428b      	cmp	r3, r1
 8000346:	d02d      	beq.n	80003a4 <memchr+0x74>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	b342      	cbz	r2, 80003a0 <memchr+0x70>
 800034e:	d1f6      	bne.n	800033e <memchr+0xe>
 8000350:	b4f0      	push	{r4, r5, r6, r7}
 8000352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800035a:	f022 0407 	bic.w	r4, r2, #7
 800035e:	f07f 0700 	mvns.w	r7, #0
 8000362:	2300      	movs	r3, #0
 8000364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000368:	3c08      	subs	r4, #8
 800036a:	ea85 0501 	eor.w	r5, r5, r1
 800036e:	ea86 0601 	eor.w	r6, r6, r1
 8000372:	fa85 f547 	uadd8	r5, r5, r7
 8000376:	faa3 f587 	sel	r5, r3, r7
 800037a:	fa86 f647 	uadd8	r6, r6, r7
 800037e:	faa5 f687 	sel	r6, r5, r7
 8000382:	b98e      	cbnz	r6, 80003a8 <memchr+0x78>
 8000384:	d1ee      	bne.n	8000364 <memchr+0x34>
 8000386:	bcf0      	pop	{r4, r5, r6, r7}
 8000388:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800038c:	f002 0207 	and.w	r2, r2, #7
 8000390:	b132      	cbz	r2, 80003a0 <memchr+0x70>
 8000392:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000396:	3a01      	subs	r2, #1
 8000398:	ea83 0301 	eor.w	r3, r3, r1
 800039c:	b113      	cbz	r3, 80003a4 <memchr+0x74>
 800039e:	d1f8      	bne.n	8000392 <memchr+0x62>
 80003a0:	2000      	movs	r0, #0
 80003a2:	4770      	bx	lr
 80003a4:	3801      	subs	r0, #1
 80003a6:	4770      	bx	lr
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	bf06      	itte	eq
 80003ac:	4635      	moveq	r5, r6
 80003ae:	3803      	subeq	r0, #3
 80003b0:	3807      	subne	r0, #7
 80003b2:	f015 0f01 	tst.w	r5, #1
 80003b6:	d107      	bne.n	80003c8 <memchr+0x98>
 80003b8:	3001      	adds	r0, #1
 80003ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80003be:	bf02      	ittt	eq
 80003c0:	3001      	addeq	r0, #1
 80003c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003c6:	3001      	addeq	r0, #1
 80003c8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ca:	3801      	subs	r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop

080003d0 <strlen>:
 80003d0:	4603      	mov	r3, r0
 80003d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003d6:	2a00      	cmp	r2, #0
 80003d8:	d1fb      	bne.n	80003d2 <strlen+0x2>
 80003da:	1a18      	subs	r0, r3, r0
 80003dc:	3801      	subs	r0, #1
 80003de:	4770      	bx	lr

080003e0 <__aeabi_drsub>:
 80003e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003e4:	e002      	b.n	80003ec <__adddf3>
 80003e6:	bf00      	nop

080003e8 <__aeabi_dsub>:
 80003e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003ec <__adddf3>:
 80003ec:	b530      	push	{r4, r5, lr}
 80003ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	bf1f      	itttt	ne
 8000402:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000406:	ea55 0c02 	orrsne.w	ip, r5, r2
 800040a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800040e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000412:	f000 80e2 	beq.w	80005da <__adddf3+0x1ee>
 8000416:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800041a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800041e:	bfb8      	it	lt
 8000420:	426d      	neglt	r5, r5
 8000422:	dd0c      	ble.n	800043e <__adddf3+0x52>
 8000424:	442c      	add	r4, r5
 8000426:	ea80 0202 	eor.w	r2, r0, r2
 800042a:	ea81 0303 	eor.w	r3, r1, r3
 800042e:	ea82 0000 	eor.w	r0, r2, r0
 8000432:	ea83 0101 	eor.w	r1, r3, r1
 8000436:	ea80 0202 	eor.w	r2, r0, r2
 800043a:	ea81 0303 	eor.w	r3, r1, r3
 800043e:	2d36      	cmp	r5, #54	; 0x36
 8000440:	bf88      	it	hi
 8000442:	bd30      	pophi	{r4, r5, pc}
 8000444:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000448:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800044c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000450:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000454:	d002      	beq.n	800045c <__adddf3+0x70>
 8000456:	4240      	negs	r0, r0
 8000458:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800045c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000460:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000464:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000468:	d002      	beq.n	8000470 <__adddf3+0x84>
 800046a:	4252      	negs	r2, r2
 800046c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000470:	ea94 0f05 	teq	r4, r5
 8000474:	f000 80a7 	beq.w	80005c6 <__adddf3+0x1da>
 8000478:	f1a4 0401 	sub.w	r4, r4, #1
 800047c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000480:	db0d      	blt.n	800049e <__adddf3+0xb2>
 8000482:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000486:	fa22 f205 	lsr.w	r2, r2, r5
 800048a:	1880      	adds	r0, r0, r2
 800048c:	f141 0100 	adc.w	r1, r1, #0
 8000490:	fa03 f20e 	lsl.w	r2, r3, lr
 8000494:	1880      	adds	r0, r0, r2
 8000496:	fa43 f305 	asr.w	r3, r3, r5
 800049a:	4159      	adcs	r1, r3
 800049c:	e00e      	b.n	80004bc <__adddf3+0xd0>
 800049e:	f1a5 0520 	sub.w	r5, r5, #32
 80004a2:	f10e 0e20 	add.w	lr, lr, #32
 80004a6:	2a01      	cmp	r2, #1
 80004a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004ac:	bf28      	it	cs
 80004ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004b2:	fa43 f305 	asr.w	r3, r3, r5
 80004b6:	18c0      	adds	r0, r0, r3
 80004b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c0:	d507      	bpl.n	80004d2 <__adddf3+0xe6>
 80004c2:	f04f 0e00 	mov.w	lr, #0
 80004c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80004d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80004d6:	d31b      	bcc.n	8000510 <__adddf3+0x124>
 80004d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004dc:	d30c      	bcc.n	80004f8 <__adddf3+0x10c>
 80004de:	0849      	lsrs	r1, r1, #1
 80004e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004e8:	f104 0401 	add.w	r4, r4, #1
 80004ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004f4:	f080 809a 	bcs.w	800062c <__adddf3+0x240>
 80004f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004fc:	bf08      	it	eq
 80004fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000502:	f150 0000 	adcs.w	r0, r0, #0
 8000506:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800050a:	ea41 0105 	orr.w	r1, r1, r5
 800050e:	bd30      	pop	{r4, r5, pc}
 8000510:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000514:	4140      	adcs	r0, r0
 8000516:	eb41 0101 	adc.w	r1, r1, r1
 800051a:	3c01      	subs	r4, #1
 800051c:	bf28      	it	cs
 800051e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000522:	d2e9      	bcs.n	80004f8 <__adddf3+0x10c>
 8000524:	f091 0f00 	teq	r1, #0
 8000528:	bf04      	itt	eq
 800052a:	4601      	moveq	r1, r0
 800052c:	2000      	moveq	r0, #0
 800052e:	fab1 f381 	clz	r3, r1
 8000532:	bf08      	it	eq
 8000534:	3320      	addeq	r3, #32
 8000536:	f1a3 030b 	sub.w	r3, r3, #11
 800053a:	f1b3 0220 	subs.w	r2, r3, #32
 800053e:	da0c      	bge.n	800055a <__adddf3+0x16e>
 8000540:	320c      	adds	r2, #12
 8000542:	dd08      	ble.n	8000556 <__adddf3+0x16a>
 8000544:	f102 0c14 	add.w	ip, r2, #20
 8000548:	f1c2 020c 	rsb	r2, r2, #12
 800054c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000550:	fa21 f102 	lsr.w	r1, r1, r2
 8000554:	e00c      	b.n	8000570 <__adddf3+0x184>
 8000556:	f102 0214 	add.w	r2, r2, #20
 800055a:	bfd8      	it	le
 800055c:	f1c2 0c20 	rsble	ip, r2, #32
 8000560:	fa01 f102 	lsl.w	r1, r1, r2
 8000564:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000568:	bfdc      	itt	le
 800056a:	ea41 010c 	orrle.w	r1, r1, ip
 800056e:	4090      	lslle	r0, r2
 8000570:	1ae4      	subs	r4, r4, r3
 8000572:	bfa2      	ittt	ge
 8000574:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000578:	4329      	orrge	r1, r5
 800057a:	bd30      	popge	{r4, r5, pc}
 800057c:	ea6f 0404 	mvn.w	r4, r4
 8000580:	3c1f      	subs	r4, #31
 8000582:	da1c      	bge.n	80005be <__adddf3+0x1d2>
 8000584:	340c      	adds	r4, #12
 8000586:	dc0e      	bgt.n	80005a6 <__adddf3+0x1ba>
 8000588:	f104 0414 	add.w	r4, r4, #20
 800058c:	f1c4 0220 	rsb	r2, r4, #32
 8000590:	fa20 f004 	lsr.w	r0, r0, r4
 8000594:	fa01 f302 	lsl.w	r3, r1, r2
 8000598:	ea40 0003 	orr.w	r0, r0, r3
 800059c:	fa21 f304 	lsr.w	r3, r1, r4
 80005a0:	ea45 0103 	orr.w	r1, r5, r3
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f1c4 040c 	rsb	r4, r4, #12
 80005aa:	f1c4 0220 	rsb	r2, r4, #32
 80005ae:	fa20 f002 	lsr.w	r0, r0, r2
 80005b2:	fa01 f304 	lsl.w	r3, r1, r4
 80005b6:	ea40 0003 	orr.w	r0, r0, r3
 80005ba:	4629      	mov	r1, r5
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	fa21 f004 	lsr.w	r0, r1, r4
 80005c2:	4629      	mov	r1, r5
 80005c4:	bd30      	pop	{r4, r5, pc}
 80005c6:	f094 0f00 	teq	r4, #0
 80005ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80005ce:	bf06      	itte	eq
 80005d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80005d4:	3401      	addeq	r4, #1
 80005d6:	3d01      	subne	r5, #1
 80005d8:	e74e      	b.n	8000478 <__adddf3+0x8c>
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf18      	it	ne
 80005e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005e4:	d029      	beq.n	800063a <__adddf3+0x24e>
 80005e6:	ea94 0f05 	teq	r4, r5
 80005ea:	bf08      	it	eq
 80005ec:	ea90 0f02 	teqeq	r0, r2
 80005f0:	d005      	beq.n	80005fe <__adddf3+0x212>
 80005f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005f6:	bf04      	itt	eq
 80005f8:	4619      	moveq	r1, r3
 80005fa:	4610      	moveq	r0, r2
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea91 0f03 	teq	r1, r3
 8000602:	bf1e      	ittt	ne
 8000604:	2100      	movne	r1, #0
 8000606:	2000      	movne	r0, #0
 8000608:	bd30      	popne	{r4, r5, pc}
 800060a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800060e:	d105      	bne.n	800061c <__adddf3+0x230>
 8000610:	0040      	lsls	r0, r0, #1
 8000612:	4149      	adcs	r1, r1
 8000614:	bf28      	it	cs
 8000616:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800061a:	bd30      	pop	{r4, r5, pc}
 800061c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000620:	bf3c      	itt	cc
 8000622:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000626:	bd30      	popcc	{r4, r5, pc}
 8000628:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800062c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000630:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000634:	f04f 0000 	mov.w	r0, #0
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800063e:	bf1a      	itte	ne
 8000640:	4619      	movne	r1, r3
 8000642:	4610      	movne	r0, r2
 8000644:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000648:	bf1c      	itt	ne
 800064a:	460b      	movne	r3, r1
 800064c:	4602      	movne	r2, r0
 800064e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000652:	bf06      	itte	eq
 8000654:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000658:	ea91 0f03 	teqeq	r1, r3
 800065c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	bf00      	nop

08000664 <__aeabi_ui2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000678:	f04f 0500 	mov.w	r5, #0
 800067c:	f04f 0100 	mov.w	r1, #0
 8000680:	e750      	b.n	8000524 <__adddf3+0x138>
 8000682:	bf00      	nop

08000684 <__aeabi_i2d>:
 8000684:	f090 0f00 	teq	r0, #0
 8000688:	bf04      	itt	eq
 800068a:	2100      	moveq	r1, #0
 800068c:	4770      	bxeq	lr
 800068e:	b530      	push	{r4, r5, lr}
 8000690:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000694:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000698:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800069c:	bf48      	it	mi
 800069e:	4240      	negmi	r0, r0
 80006a0:	f04f 0100 	mov.w	r1, #0
 80006a4:	e73e      	b.n	8000524 <__adddf3+0x138>
 80006a6:	bf00      	nop

080006a8 <__aeabi_f2d>:
 80006a8:	0042      	lsls	r2, r0, #1
 80006aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80006b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006b6:	bf1f      	itttt	ne
 80006b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80006bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80006c4:	4770      	bxne	lr
 80006c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80006ca:	bf08      	it	eq
 80006cc:	4770      	bxeq	lr
 80006ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80006d2:	bf04      	itt	eq
 80006d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	e71c      	b.n	8000524 <__adddf3+0x138>
 80006ea:	bf00      	nop

080006ec <__aeabi_ul2d>:
 80006ec:	ea50 0201 	orrs.w	r2, r0, r1
 80006f0:	bf08      	it	eq
 80006f2:	4770      	bxeq	lr
 80006f4:	b530      	push	{r4, r5, lr}
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	e00a      	b.n	8000712 <__aeabi_l2d+0x16>

080006fc <__aeabi_l2d>:
 80006fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000700:	bf08      	it	eq
 8000702:	4770      	bxeq	lr
 8000704:	b530      	push	{r4, r5, lr}
 8000706:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800070a:	d502      	bpl.n	8000712 <__aeabi_l2d+0x16>
 800070c:	4240      	negs	r0, r0
 800070e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000712:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000716:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800071a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800071e:	f43f aed8 	beq.w	80004d2 <__adddf3+0xe6>
 8000722:	f04f 0203 	mov.w	r2, #3
 8000726:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800072a:	bf18      	it	ne
 800072c:	3203      	addne	r2, #3
 800072e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000732:	bf18      	it	ne
 8000734:	3203      	addne	r2, #3
 8000736:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800073a:	f1c2 0320 	rsb	r3, r2, #32
 800073e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000742:	fa20 f002 	lsr.w	r0, r0, r2
 8000746:	fa01 fe03 	lsl.w	lr, r1, r3
 800074a:	ea40 000e 	orr.w	r0, r0, lr
 800074e:	fa21 f102 	lsr.w	r1, r1, r2
 8000752:	4414      	add	r4, r2
 8000754:	e6bd      	b.n	80004d2 <__adddf3+0xe6>
 8000756:	bf00      	nop

08000758 <__aeabi_uldivmod>:
 8000758:	b953      	cbnz	r3, 8000770 <__aeabi_uldivmod+0x18>
 800075a:	b94a      	cbnz	r2, 8000770 <__aeabi_uldivmod+0x18>
 800075c:	2900      	cmp	r1, #0
 800075e:	bf08      	it	eq
 8000760:	2800      	cmpeq	r0, #0
 8000762:	bf1c      	itt	ne
 8000764:	f04f 31ff 	movne.w	r1, #4294967295
 8000768:	f04f 30ff 	movne.w	r0, #4294967295
 800076c:	f000 b9a8 	b.w	8000ac0 <__aeabi_idiv0>
 8000770:	f1ad 0c08 	sub.w	ip, sp, #8
 8000774:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000778:	f000 f83e 	bl	80007f8 <__udivmoddi4>
 800077c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000784:	b004      	add	sp, #16
 8000786:	4770      	bx	lr

08000788 <__aeabi_d2lz>:
 8000788:	b508      	push	{r3, lr}
 800078a:	4602      	mov	r2, r0
 800078c:	460b      	mov	r3, r1
 800078e:	ec43 2b17 	vmov	d7, r2, r3
 8000792:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800079a:	d403      	bmi.n	80007a4 <__aeabi_d2lz+0x1c>
 800079c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80007a0:	f000 b80a 	b.w	80007b8 <__aeabi_d2ulz>
 80007a4:	eeb1 7b47 	vneg.f64	d7, d7
 80007a8:	ec51 0b17 	vmov	r0, r1, d7
 80007ac:	f000 f804 	bl	80007b8 <__aeabi_d2ulz>
 80007b0:	4240      	negs	r0, r0
 80007b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b6:	bd08      	pop	{r3, pc}

080007b8 <__aeabi_d2ulz>:
 80007b8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80007e8 <__aeabi_d2ulz+0x30>
 80007bc:	ec41 0b17 	vmov	d7, r0, r1
 80007c0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 80007f0 <__aeabi_d2ulz+0x38>
 80007c4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007c8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007cc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007d0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007d4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007d8:	ee16 1a10 	vmov	r1, s12
 80007dc:	ee17 0a90 	vmov	r0, s15
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	f3af 8000 	nop.w
 80007e8:	00000000 	.word	0x00000000
 80007ec:	3df00000 	.word	0x3df00000
 80007f0:	00000000 	.word	0x00000000
 80007f4:	41f00000 	.word	0x41f00000

080007f8 <__udivmoddi4>:
 80007f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007fc:	9e08      	ldr	r6, [sp, #32]
 80007fe:	460d      	mov	r5, r1
 8000800:	4604      	mov	r4, r0
 8000802:	460f      	mov	r7, r1
 8000804:	2b00      	cmp	r3, #0
 8000806:	d14a      	bne.n	800089e <__udivmoddi4+0xa6>
 8000808:	428a      	cmp	r2, r1
 800080a:	4694      	mov	ip, r2
 800080c:	d965      	bls.n	80008da <__udivmoddi4+0xe2>
 800080e:	fab2 f382 	clz	r3, r2
 8000812:	b143      	cbz	r3, 8000826 <__udivmoddi4+0x2e>
 8000814:	fa02 fc03 	lsl.w	ip, r2, r3
 8000818:	f1c3 0220 	rsb	r2, r3, #32
 800081c:	409f      	lsls	r7, r3
 800081e:	fa20 f202 	lsr.w	r2, r0, r2
 8000822:	4317      	orrs	r7, r2
 8000824:	409c      	lsls	r4, r3
 8000826:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800082a:	fa1f f58c 	uxth.w	r5, ip
 800082e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000832:	0c22      	lsrs	r2, r4, #16
 8000834:	fb0e 7711 	mls	r7, lr, r1, r7
 8000838:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800083c:	fb01 f005 	mul.w	r0, r1, r5
 8000840:	4290      	cmp	r0, r2
 8000842:	d90a      	bls.n	800085a <__udivmoddi4+0x62>
 8000844:	eb1c 0202 	adds.w	r2, ip, r2
 8000848:	f101 37ff 	add.w	r7, r1, #4294967295
 800084c:	f080 811c 	bcs.w	8000a88 <__udivmoddi4+0x290>
 8000850:	4290      	cmp	r0, r2
 8000852:	f240 8119 	bls.w	8000a88 <__udivmoddi4+0x290>
 8000856:	3902      	subs	r1, #2
 8000858:	4462      	add	r2, ip
 800085a:	1a12      	subs	r2, r2, r0
 800085c:	b2a4      	uxth	r4, r4
 800085e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000862:	fb0e 2210 	mls	r2, lr, r0, r2
 8000866:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800086a:	fb00 f505 	mul.w	r5, r0, r5
 800086e:	42a5      	cmp	r5, r4
 8000870:	d90a      	bls.n	8000888 <__udivmoddi4+0x90>
 8000872:	eb1c 0404 	adds.w	r4, ip, r4
 8000876:	f100 32ff 	add.w	r2, r0, #4294967295
 800087a:	f080 8107 	bcs.w	8000a8c <__udivmoddi4+0x294>
 800087e:	42a5      	cmp	r5, r4
 8000880:	f240 8104 	bls.w	8000a8c <__udivmoddi4+0x294>
 8000884:	4464      	add	r4, ip
 8000886:	3802      	subs	r0, #2
 8000888:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800088c:	1b64      	subs	r4, r4, r5
 800088e:	2100      	movs	r1, #0
 8000890:	b11e      	cbz	r6, 800089a <__udivmoddi4+0xa2>
 8000892:	40dc      	lsrs	r4, r3
 8000894:	2300      	movs	r3, #0
 8000896:	e9c6 4300 	strd	r4, r3, [r6]
 800089a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800089e:	428b      	cmp	r3, r1
 80008a0:	d908      	bls.n	80008b4 <__udivmoddi4+0xbc>
 80008a2:	2e00      	cmp	r6, #0
 80008a4:	f000 80ed 	beq.w	8000a82 <__udivmoddi4+0x28a>
 80008a8:	2100      	movs	r1, #0
 80008aa:	e9c6 0500 	strd	r0, r5, [r6]
 80008ae:	4608      	mov	r0, r1
 80008b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008b4:	fab3 f183 	clz	r1, r3
 80008b8:	2900      	cmp	r1, #0
 80008ba:	d149      	bne.n	8000950 <__udivmoddi4+0x158>
 80008bc:	42ab      	cmp	r3, r5
 80008be:	d302      	bcc.n	80008c6 <__udivmoddi4+0xce>
 80008c0:	4282      	cmp	r2, r0
 80008c2:	f200 80f8 	bhi.w	8000ab6 <__udivmoddi4+0x2be>
 80008c6:	1a84      	subs	r4, r0, r2
 80008c8:	eb65 0203 	sbc.w	r2, r5, r3
 80008cc:	2001      	movs	r0, #1
 80008ce:	4617      	mov	r7, r2
 80008d0:	2e00      	cmp	r6, #0
 80008d2:	d0e2      	beq.n	800089a <__udivmoddi4+0xa2>
 80008d4:	e9c6 4700 	strd	r4, r7, [r6]
 80008d8:	e7df      	b.n	800089a <__udivmoddi4+0xa2>
 80008da:	b902      	cbnz	r2, 80008de <__udivmoddi4+0xe6>
 80008dc:	deff      	udf	#255	; 0xff
 80008de:	fab2 f382 	clz	r3, r2
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	f040 8090 	bne.w	8000a08 <__udivmoddi4+0x210>
 80008e8:	1a8a      	subs	r2, r1, r2
 80008ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008ee:	fa1f fe8c 	uxth.w	lr, ip
 80008f2:	2101      	movs	r1, #1
 80008f4:	fbb2 f5f7 	udiv	r5, r2, r7
 80008f8:	fb07 2015 	mls	r0, r7, r5, r2
 80008fc:	0c22      	lsrs	r2, r4, #16
 80008fe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000902:	fb0e f005 	mul.w	r0, lr, r5
 8000906:	4290      	cmp	r0, r2
 8000908:	d908      	bls.n	800091c <__udivmoddi4+0x124>
 800090a:	eb1c 0202 	adds.w	r2, ip, r2
 800090e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000912:	d202      	bcs.n	800091a <__udivmoddi4+0x122>
 8000914:	4290      	cmp	r0, r2
 8000916:	f200 80cb 	bhi.w	8000ab0 <__udivmoddi4+0x2b8>
 800091a:	4645      	mov	r5, r8
 800091c:	1a12      	subs	r2, r2, r0
 800091e:	b2a4      	uxth	r4, r4
 8000920:	fbb2 f0f7 	udiv	r0, r2, r7
 8000924:	fb07 2210 	mls	r2, r7, r0, r2
 8000928:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800092c:	fb0e fe00 	mul.w	lr, lr, r0
 8000930:	45a6      	cmp	lr, r4
 8000932:	d908      	bls.n	8000946 <__udivmoddi4+0x14e>
 8000934:	eb1c 0404 	adds.w	r4, ip, r4
 8000938:	f100 32ff 	add.w	r2, r0, #4294967295
 800093c:	d202      	bcs.n	8000944 <__udivmoddi4+0x14c>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f200 80bb 	bhi.w	8000aba <__udivmoddi4+0x2c2>
 8000944:	4610      	mov	r0, r2
 8000946:	eba4 040e 	sub.w	r4, r4, lr
 800094a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800094e:	e79f      	b.n	8000890 <__udivmoddi4+0x98>
 8000950:	f1c1 0720 	rsb	r7, r1, #32
 8000954:	408b      	lsls	r3, r1
 8000956:	fa22 fc07 	lsr.w	ip, r2, r7
 800095a:	ea4c 0c03 	orr.w	ip, ip, r3
 800095e:	fa05 f401 	lsl.w	r4, r5, r1
 8000962:	fa20 f307 	lsr.w	r3, r0, r7
 8000966:	40fd      	lsrs	r5, r7
 8000968:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800096c:	4323      	orrs	r3, r4
 800096e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000972:	fa1f fe8c 	uxth.w	lr, ip
 8000976:	fb09 5518 	mls	r5, r9, r8, r5
 800097a:	0c1c      	lsrs	r4, r3, #16
 800097c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000980:	fb08 f50e 	mul.w	r5, r8, lr
 8000984:	42a5      	cmp	r5, r4
 8000986:	fa02 f201 	lsl.w	r2, r2, r1
 800098a:	fa00 f001 	lsl.w	r0, r0, r1
 800098e:	d90b      	bls.n	80009a8 <__udivmoddi4+0x1b0>
 8000990:	eb1c 0404 	adds.w	r4, ip, r4
 8000994:	f108 3aff 	add.w	sl, r8, #4294967295
 8000998:	f080 8088 	bcs.w	8000aac <__udivmoddi4+0x2b4>
 800099c:	42a5      	cmp	r5, r4
 800099e:	f240 8085 	bls.w	8000aac <__udivmoddi4+0x2b4>
 80009a2:	f1a8 0802 	sub.w	r8, r8, #2
 80009a6:	4464      	add	r4, ip
 80009a8:	1b64      	subs	r4, r4, r5
 80009aa:	b29d      	uxth	r5, r3
 80009ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80009b0:	fb09 4413 	mls	r4, r9, r3, r4
 80009b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80009b8:	fb03 fe0e 	mul.w	lr, r3, lr
 80009bc:	45a6      	cmp	lr, r4
 80009be:	d908      	bls.n	80009d2 <__udivmoddi4+0x1da>
 80009c0:	eb1c 0404 	adds.w	r4, ip, r4
 80009c4:	f103 35ff 	add.w	r5, r3, #4294967295
 80009c8:	d26c      	bcs.n	8000aa4 <__udivmoddi4+0x2ac>
 80009ca:	45a6      	cmp	lr, r4
 80009cc:	d96a      	bls.n	8000aa4 <__udivmoddi4+0x2ac>
 80009ce:	3b02      	subs	r3, #2
 80009d0:	4464      	add	r4, ip
 80009d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80009d6:	fba3 9502 	umull	r9, r5, r3, r2
 80009da:	eba4 040e 	sub.w	r4, r4, lr
 80009de:	42ac      	cmp	r4, r5
 80009e0:	46c8      	mov	r8, r9
 80009e2:	46ae      	mov	lr, r5
 80009e4:	d356      	bcc.n	8000a94 <__udivmoddi4+0x29c>
 80009e6:	d053      	beq.n	8000a90 <__udivmoddi4+0x298>
 80009e8:	b156      	cbz	r6, 8000a00 <__udivmoddi4+0x208>
 80009ea:	ebb0 0208 	subs.w	r2, r0, r8
 80009ee:	eb64 040e 	sbc.w	r4, r4, lr
 80009f2:	fa04 f707 	lsl.w	r7, r4, r7
 80009f6:	40ca      	lsrs	r2, r1
 80009f8:	40cc      	lsrs	r4, r1
 80009fa:	4317      	orrs	r7, r2
 80009fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000a00:	4618      	mov	r0, r3
 8000a02:	2100      	movs	r1, #0
 8000a04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a08:	f1c3 0120 	rsb	r1, r3, #32
 8000a0c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000a10:	fa20 f201 	lsr.w	r2, r0, r1
 8000a14:	fa25 f101 	lsr.w	r1, r5, r1
 8000a18:	409d      	lsls	r5, r3
 8000a1a:	432a      	orrs	r2, r5
 8000a1c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a20:	fa1f fe8c 	uxth.w	lr, ip
 8000a24:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a28:	fb07 1510 	mls	r5, r7, r0, r1
 8000a2c:	0c11      	lsrs	r1, r2, #16
 8000a2e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000a32:	fb00 f50e 	mul.w	r5, r0, lr
 8000a36:	428d      	cmp	r5, r1
 8000a38:	fa04 f403 	lsl.w	r4, r4, r3
 8000a3c:	d908      	bls.n	8000a50 <__udivmoddi4+0x258>
 8000a3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000a42:	f100 38ff 	add.w	r8, r0, #4294967295
 8000a46:	d22f      	bcs.n	8000aa8 <__udivmoddi4+0x2b0>
 8000a48:	428d      	cmp	r5, r1
 8000a4a:	d92d      	bls.n	8000aa8 <__udivmoddi4+0x2b0>
 8000a4c:	3802      	subs	r0, #2
 8000a4e:	4461      	add	r1, ip
 8000a50:	1b49      	subs	r1, r1, r5
 8000a52:	b292      	uxth	r2, r2
 8000a54:	fbb1 f5f7 	udiv	r5, r1, r7
 8000a58:	fb07 1115 	mls	r1, r7, r5, r1
 8000a5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a60:	fb05 f10e 	mul.w	r1, r5, lr
 8000a64:	4291      	cmp	r1, r2
 8000a66:	d908      	bls.n	8000a7a <__udivmoddi4+0x282>
 8000a68:	eb1c 0202 	adds.w	r2, ip, r2
 8000a6c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000a70:	d216      	bcs.n	8000aa0 <__udivmoddi4+0x2a8>
 8000a72:	4291      	cmp	r1, r2
 8000a74:	d914      	bls.n	8000aa0 <__udivmoddi4+0x2a8>
 8000a76:	3d02      	subs	r5, #2
 8000a78:	4462      	add	r2, ip
 8000a7a:	1a52      	subs	r2, r2, r1
 8000a7c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000a80:	e738      	b.n	80008f4 <__udivmoddi4+0xfc>
 8000a82:	4631      	mov	r1, r6
 8000a84:	4630      	mov	r0, r6
 8000a86:	e708      	b.n	800089a <__udivmoddi4+0xa2>
 8000a88:	4639      	mov	r1, r7
 8000a8a:	e6e6      	b.n	800085a <__udivmoddi4+0x62>
 8000a8c:	4610      	mov	r0, r2
 8000a8e:	e6fb      	b.n	8000888 <__udivmoddi4+0x90>
 8000a90:	4548      	cmp	r0, r9
 8000a92:	d2a9      	bcs.n	80009e8 <__udivmoddi4+0x1f0>
 8000a94:	ebb9 0802 	subs.w	r8, r9, r2
 8000a98:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000a9c:	3b01      	subs	r3, #1
 8000a9e:	e7a3      	b.n	80009e8 <__udivmoddi4+0x1f0>
 8000aa0:	4645      	mov	r5, r8
 8000aa2:	e7ea      	b.n	8000a7a <__udivmoddi4+0x282>
 8000aa4:	462b      	mov	r3, r5
 8000aa6:	e794      	b.n	80009d2 <__udivmoddi4+0x1da>
 8000aa8:	4640      	mov	r0, r8
 8000aaa:	e7d1      	b.n	8000a50 <__udivmoddi4+0x258>
 8000aac:	46d0      	mov	r8, sl
 8000aae:	e77b      	b.n	80009a8 <__udivmoddi4+0x1b0>
 8000ab0:	3d02      	subs	r5, #2
 8000ab2:	4462      	add	r2, ip
 8000ab4:	e732      	b.n	800091c <__udivmoddi4+0x124>
 8000ab6:	4608      	mov	r0, r1
 8000ab8:	e70a      	b.n	80008d0 <__udivmoddi4+0xd8>
 8000aba:	4464      	add	r4, ip
 8000abc:	3802      	subs	r0, #2
 8000abe:	e742      	b.n	8000946 <__udivmoddi4+0x14e>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <LoRA_Read_Register>:
#define RSSI_OFFSET_HF_PORT      157
#define RSSI_OFFSET_LF_PORT      164

#define MAX_PKT_LENGTH           255

uint8_t LoRA_Read_Register(uint8_t addr){
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b084      	sub	sp, #16
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	4603      	mov	r3, r0
 8000acc:	71fb      	strb	r3, [r7, #7]
	uint8_t reg_value;
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 8000ace:	2200      	movs	r2, #0
 8000ad0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ad4:	480d      	ldr	r0, [pc, #52]	; (8000b0c <LoRA_Read_Register+0x48>)
 8000ad6:	f008 fa99 	bl	800900c <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &addr, 1, 100);
 8000ada:	1df9      	adds	r1, r7, #7
 8000adc:	2364      	movs	r3, #100	; 0x64
 8000ade:	2201      	movs	r2, #1
 8000ae0:	480b      	ldr	r0, [pc, #44]	; (8000b10 <LoRA_Read_Register+0x4c>)
 8000ae2:	f00f f9dd 	bl	800fea0 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3, &reg_value, 1, 100);
 8000ae6:	f107 010f 	add.w	r1, r7, #15
 8000aea:	2364      	movs	r3, #100	; 0x64
 8000aec:	2201      	movs	r2, #1
 8000aee:	4808      	ldr	r0, [pc, #32]	; (8000b10 <LoRA_Read_Register+0x4c>)
 8000af0:	f00f fbd2 	bl	8010298 <HAL_SPI_Receive>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000af4:	2201      	movs	r2, #1
 8000af6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000afa:	4804      	ldr	r0, [pc, #16]	; (8000b0c <LoRA_Read_Register+0x48>)
 8000afc:	f008 fa86 	bl	800900c <HAL_GPIO_WritePin>

	return reg_value;
 8000b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	3710      	adds	r7, #16
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	58020000 	.word	0x58020000
 8000b10:	240011bc 	.word	0x240011bc

08000b14 <LoRA_Write_Register>:

void LoRA_Write_Register(uint8_t addr, uint8_t data){
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	460a      	mov	r2, r1
 8000b1e:	71fb      	strb	r3, [r7, #7]
 8000b20:	4613      	mov	r3, r2
 8000b22:	71bb      	strb	r3, [r7, #6]
	addr |= (1<<7);
 8000b24:	79fb      	ldrb	r3, [r7, #7]
 8000b26:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b34:	480c      	ldr	r0, [pc, #48]	; (8000b68 <LoRA_Write_Register+0x54>)
 8000b36:	f008 fa69 	bl	800900c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &addr, 1, 100);
 8000b3a:	1df9      	adds	r1, r7, #7
 8000b3c:	2364      	movs	r3, #100	; 0x64
 8000b3e:	2201      	movs	r2, #1
 8000b40:	480a      	ldr	r0, [pc, #40]	; (8000b6c <LoRA_Write_Register+0x58>)
 8000b42:	f00f f9ad 	bl	800fea0 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &data, 1, 100);
 8000b46:	1db9      	adds	r1, r7, #6
 8000b48:	2364      	movs	r3, #100	; 0x64
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	4807      	ldr	r0, [pc, #28]	; (8000b6c <LoRA_Write_Register+0x58>)
 8000b4e:	f00f f9a7 	bl	800fea0 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000b52:	2201      	movs	r2, #1
 8000b54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b58:	4803      	ldr	r0, [pc, #12]	; (8000b68 <LoRA_Write_Register+0x54>)
 8000b5a:	f008 fa57 	bl	800900c <HAL_GPIO_WritePin>

}
 8000b5e:	bf00      	nop
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	58020000 	.word	0x58020000
 8000b6c:	240011bc 	.word	0x240011bc

08000b70 <LoRA_sleep>:


void LoRA_sleep(void){
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_SLEEP);
 8000b74:	2180      	movs	r1, #128	; 0x80
 8000b76:	2001      	movs	r0, #1
 8000b78:	f7ff ffcc 	bl	8000b14 <LoRA_Write_Register>
}
 8000b7c:	bf00      	nop
 8000b7e:	bd80      	pop	{r7, pc}

08000b80 <LoRA_set_frequency>:

void LoRA_set_frequency(long frequency){
 8000b80:	b5b0      	push	{r4, r5, r7, lr}
 8000b82:	b084      	sub	sp, #16
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
	uint64_t frf = ((uint64_t)frequency << 19) / 32000000;
 8000b88:	6879      	ldr	r1, [r7, #4]
 8000b8a:	17c8      	asrs	r0, r1, #31
 8000b8c:	460a      	mov	r2, r1
 8000b8e:	4603      	mov	r3, r0
 8000b90:	1355      	asrs	r5, r2, #13
 8000b92:	04d4      	lsls	r4, r2, #19
 8000b94:	4a18      	ldr	r2, [pc, #96]	; (8000bf8 <LoRA_set_frequency+0x78>)
 8000b96:	f04f 0300 	mov.w	r3, #0
 8000b9a:	4620      	mov	r0, r4
 8000b9c:	4629      	mov	r1, r5
 8000b9e:	f7ff fddb 	bl	8000758 <__aeabi_uldivmod>
 8000ba2:	4602      	mov	r2, r0
 8000ba4:	460b      	mov	r3, r1
 8000ba6:	e9c7 2302 	strd	r2, r3, [r7, #8]

	LoRA_Write_Register(REG_FRF_MSB, (uint8_t)(frf >> 16));
 8000baa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000bae:	f04f 0200 	mov.w	r2, #0
 8000bb2:	f04f 0300 	mov.w	r3, #0
 8000bb6:	0c02      	lsrs	r2, r0, #16
 8000bb8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000bbc:	0c0b      	lsrs	r3, r1, #16
 8000bbe:	b2d3      	uxtb	r3, r2
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	2006      	movs	r0, #6
 8000bc4:	f7ff ffa6 	bl	8000b14 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FRF_MID, (uint8_t)(frf >> 8));
 8000bc8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000bcc:	f04f 0200 	mov.w	r2, #0
 8000bd0:	f04f 0300 	mov.w	r3, #0
 8000bd4:	0a02      	lsrs	r2, r0, #8
 8000bd6:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000bda:	0a0b      	lsrs	r3, r1, #8
 8000bdc:	b2d3      	uxtb	r3, r2
 8000bde:	4619      	mov	r1, r3
 8000be0:	2007      	movs	r0, #7
 8000be2:	f7ff ff97 	bl	8000b14 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FRF_LSB, (uint8_t)(frf >> 0));
 8000be6:	7a3b      	ldrb	r3, [r7, #8]
 8000be8:	4619      	mov	r1, r3
 8000bea:	2008      	movs	r0, #8
 8000bec:	f7ff ff92 	bl	8000b14 <LoRA_Write_Register>
}
 8000bf0:	bf00      	nop
 8000bf2:	3710      	adds	r7, #16
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bdb0      	pop	{r4, r5, r7, pc}
 8000bf8:	01e84800 	.word	0x01e84800

08000bfc <LoRA_idle>:

void LoRA_idle(){
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_STDBY);
 8000c00:	2181      	movs	r1, #129	; 0x81
 8000c02:	2001      	movs	r0, #1
 8000c04:	f7ff ff86 	bl	8000b14 <LoRA_Write_Register>
}
 8000c08:	bf00      	nop
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <LoRA_setOCP>:

void LoRA_setOCP(uint8_t mA){
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	4603      	mov	r3, r0
 8000c14:	71fb      	strb	r3, [r7, #7]
	  uint8_t ocpTrim = 27;
 8000c16:	231b      	movs	r3, #27
 8000c18:	73fb      	strb	r3, [r7, #15]

	  if (mA <= 120) {
 8000c1a:	79fb      	ldrb	r3, [r7, #7]
 8000c1c:	2b78      	cmp	r3, #120	; 0x78
 8000c1e:	d809      	bhi.n	8000c34 <LoRA_setOCP+0x28>
	    ocpTrim = (mA - 45) / 5;
 8000c20:	79fb      	ldrb	r3, [r7, #7]
 8000c22:	3b2d      	subs	r3, #45	; 0x2d
 8000c24:	4a11      	ldr	r2, [pc, #68]	; (8000c6c <LoRA_setOCP+0x60>)
 8000c26:	fb82 1203 	smull	r1, r2, r2, r3
 8000c2a:	1052      	asrs	r2, r2, #1
 8000c2c:	17db      	asrs	r3, r3, #31
 8000c2e:	1ad3      	subs	r3, r2, r3
 8000c30:	73fb      	strb	r3, [r7, #15]
 8000c32:	e00b      	b.n	8000c4c <LoRA_setOCP+0x40>
	  } else if (mA <=240) {
 8000c34:	79fb      	ldrb	r3, [r7, #7]
 8000c36:	2bf0      	cmp	r3, #240	; 0xf0
 8000c38:	d808      	bhi.n	8000c4c <LoRA_setOCP+0x40>
	    ocpTrim = (mA + 30) / 10;
 8000c3a:	79fb      	ldrb	r3, [r7, #7]
 8000c3c:	331e      	adds	r3, #30
 8000c3e:	4a0b      	ldr	r2, [pc, #44]	; (8000c6c <LoRA_setOCP+0x60>)
 8000c40:	fb82 1203 	smull	r1, r2, r2, r3
 8000c44:	1092      	asrs	r2, r2, #2
 8000c46:	17db      	asrs	r3, r3, #31
 8000c48:	1ad3      	subs	r3, r2, r3
 8000c4a:	73fb      	strb	r3, [r7, #15]
	  }

	  LoRA_Write_Register(REG_OCP, 0x20 | (0x1F & ocpTrim));
 8000c4c:	7bfb      	ldrb	r3, [r7, #15]
 8000c4e:	f003 031f 	and.w	r3, r3, #31
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	f043 0320 	orr.w	r3, r3, #32
 8000c58:	b2db      	uxtb	r3, r3
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	200b      	movs	r0, #11
 8000c5e:	f7ff ff59 	bl	8000b14 <LoRA_Write_Register>
}
 8000c62:	bf00      	nop
 8000c64:	3710      	adds	r7, #16
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	66666667 	.word	0x66666667

08000c70 <LoRA_setTxPower>:

void LoRA_setTxPower(int level){
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
    // PA BOOST
    if (level > 17) {
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	2b11      	cmp	r3, #17
 8000c7c:	dd0f      	ble.n	8000c9e <LoRA_setTxPower+0x2e>
      if (level > 20) {
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	2b14      	cmp	r3, #20
 8000c82:	dd01      	ble.n	8000c88 <LoRA_setTxPower+0x18>
        level = 20;
 8000c84:	2314      	movs	r3, #20
 8000c86:	607b      	str	r3, [r7, #4]
      }

      // subtract 3 from level, so 18 - 20 maps to 15 - 17
      level -= 3;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	3b03      	subs	r3, #3
 8000c8c:	607b      	str	r3, [r7, #4]

      // High Power +20 dBm Operation (Semtech SX1276/77/78/79 5.4.3.)
      LoRA_Write_Register(REG_PA_DAC, 0x87);
 8000c8e:	2187      	movs	r1, #135	; 0x87
 8000c90:	204d      	movs	r0, #77	; 0x4d
 8000c92:	f7ff ff3f 	bl	8000b14 <LoRA_Write_Register>
      LoRA_setOCP(140);
 8000c96:	208c      	movs	r0, #140	; 0x8c
 8000c98:	f7ff ffb8 	bl	8000c0c <LoRA_setOCP>
 8000c9c:	e00b      	b.n	8000cb6 <LoRA_setTxPower+0x46>
    } else {
      if (level < 2) {
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	2b01      	cmp	r3, #1
 8000ca2:	dc01      	bgt.n	8000ca8 <LoRA_setTxPower+0x38>
        level = 2;
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	607b      	str	r3, [r7, #4]
      }
      //Default value PA_HF/LF or +17dBm
      LoRA_Write_Register(REG_PA_DAC, 0x84);
 8000ca8:	2184      	movs	r1, #132	; 0x84
 8000caa:	204d      	movs	r0, #77	; 0x4d
 8000cac:	f7ff ff32 	bl	8000b14 <LoRA_Write_Register>
      LoRA_setOCP(100);
 8000cb0:	2064      	movs	r0, #100	; 0x64
 8000cb2:	f7ff ffab 	bl	8000c0c <LoRA_setOCP>
    }

    LoRA_Write_Register(REG_PA_CONFIG, PA_BOOST | (level - 2));
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	b2db      	uxtb	r3, r3
 8000cba:	3b02      	subs	r3, #2
 8000cbc:	b2db      	uxtb	r3, r3
 8000cbe:	b25b      	sxtb	r3, r3
 8000cc0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000cc4:	b25b      	sxtb	r3, r3
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	4619      	mov	r1, r3
 8000cca:	2009      	movs	r0, #9
 8000ccc:	f7ff ff22 	bl	8000b14 <LoRA_Write_Register>
}
 8000cd0:	bf00      	nop
 8000cd2:	3708      	adds	r7, #8
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}

08000cd8 <LoRA_explicit_header_mode>:

void LoRA_explicit_header_mode(){
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_MODEM_CONFIG_1, LoRA_Read_Register(REG_MODEM_CONFIG_1) & 0xFE);
 8000cdc:	201d      	movs	r0, #29
 8000cde:	f7ff fef1 	bl	8000ac4 <LoRA_Read_Register>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	f023 0301 	bic.w	r3, r3, #1
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	4619      	mov	r1, r3
 8000cec:	201d      	movs	r0, #29
 8000cee:	f7ff ff11 	bl	8000b14 <LoRA_Write_Register>
}
 8000cf2:	bf00      	nop
 8000cf4:	bd80      	pop	{r7, pc}
	...

08000cf8 <LoRA_begin>:

void LoRA_begin(long frequency){
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b09c      	sub	sp, #112	; 0x70
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, 1);
 8000d00:	2201      	movs	r2, #1
 8000d02:	2101      	movs	r1, #1
 8000d04:	4822      	ldr	r0, [pc, #136]	; (8000d90 <LoRA_begin+0x98>)
 8000d06:	f008 f981 	bl	800900c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d10:	4820      	ldr	r0, [pc, #128]	; (8000d94 <LoRA_begin+0x9c>)
 8000d12:	f008 f97b 	bl	800900c <HAL_GPIO_WritePin>

	uint8_t version = LoRA_Read_Register(REG_VERSION);
 8000d16:	2042      	movs	r0, #66	; 0x42
 8000d18:	f7ff fed4 	bl	8000ac4 <LoRA_Read_Register>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    char data_debug[100];
	sprintf( data_debug,  "%x\n", version);
 8000d22:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8000d26:	f107 0308 	add.w	r3, r7, #8
 8000d2a:	491b      	ldr	r1, [pc, #108]	; (8000d98 <LoRA_begin+0xa0>)
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f01b f9c3 	bl	801c0b8 <siprintf>
	CDC_Transmit_HS(data_debug, strlen(data_debug));
 8000d32:	f107 0308 	add.w	r3, r7, #8
 8000d36:	4618      	mov	r0, r3
 8000d38:	f7ff fb4a 	bl	80003d0 <strlen>
 8000d3c:	4602      	mov	r2, r0
 8000d3e:	f107 0308 	add.w	r3, r7, #8
 8000d42:	4611      	mov	r1, r2
 8000d44:	4618      	mov	r0, r3
 8000d46:	f019 fe61 	bl	801aa0c <CDC_Transmit_HS>

	LoRA_sleep();
 8000d4a:	f7ff ff11 	bl	8000b70 <LoRA_sleep>
	LoRA_set_frequency(868000000);
 8000d4e:	4813      	ldr	r0, [pc, #76]	; (8000d9c <LoRA_begin+0xa4>)
 8000d50:	f7ff ff16 	bl	8000b80 <LoRA_set_frequency>

	LoRA_Write_Register(REG_FIFO_RX_BASE_ADDR, 0);
 8000d54:	2100      	movs	r1, #0
 8000d56:	200f      	movs	r0, #15
 8000d58:	f7ff fedc 	bl	8000b14 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FIFO_TX_BASE_ADDR, 0);
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	200e      	movs	r0, #14
 8000d60:	f7ff fed8 	bl	8000b14 <LoRA_Write_Register>

	LoRA_Write_Register(REG_LNA, LoRA_Read_Register(REG_LNA) | 0x03); //LNA settings
 8000d64:	200c      	movs	r0, #12
 8000d66:	f7ff fead 	bl	8000ac4 <LoRA_Read_Register>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	f043 0303 	orr.w	r3, r3, #3
 8000d70:	b2db      	uxtb	r3, r3
 8000d72:	4619      	mov	r1, r3
 8000d74:	200c      	movs	r0, #12
 8000d76:	f7ff fecd 	bl	8000b14 <LoRA_Write_Register>

	LoRA_Write_Register(REG_MODEM_CONFIG_3, 0x04);
 8000d7a:	2104      	movs	r1, #4
 8000d7c:	2026      	movs	r0, #38	; 0x26
 8000d7e:	f7ff fec9 	bl	8000b14 <LoRA_Write_Register>

	LoRA_setTxPower(17);
 8000d82:	2011      	movs	r0, #17
 8000d84:	f7ff ff74 	bl	8000c70 <LoRA_setTxPower>

}
 8000d88:	bf00      	nop
 8000d8a:	3770      	adds	r7, #112	; 0x70
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	58020c00 	.word	0x58020c00
 8000d94:	58020000 	.word	0x58020000
 8000d98:	080200f8 	.word	0x080200f8
 8000d9c:	33bca100 	.word	0x33bca100

08000da0 <LoRA_beginPacket>:


void LoRA_beginPacket(){
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
	LoRA_explicit_header_mode();
 8000da4:	f7ff ff98 	bl	8000cd8 <LoRA_explicit_header_mode>

	LoRA_Write_Register(REG_FIFO_ADDR_PTR, 0);
 8000da8:	2100      	movs	r1, #0
 8000daa:	200d      	movs	r0, #13
 8000dac:	f7ff feb2 	bl	8000b14 <LoRA_Write_Register>
	LoRA_Write_Register(REG_PAYLOAD_LENGTH, 0);
 8000db0:	2100      	movs	r1, #0
 8000db2:	2022      	movs	r0, #34	; 0x22
 8000db4:	f7ff feae 	bl	8000b14 <LoRA_Write_Register>
}
 8000db8:	bf00      	nop
 8000dba:	bd80      	pop	{r7, pc}

08000dbc <LoRA_endPacket>:

void LoRA_endPacket(){
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_TX);
 8000dc0:	2183      	movs	r1, #131	; 0x83
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	f7ff fea6 	bl	8000b14 <LoRA_Write_Register>

	while((LoRA_Read_Register(REG_IRQ_FLAGS) & IRQ_TX_DONE_MASK) == 0){
 8000dc8:	bf00      	nop
 8000dca:	2012      	movs	r0, #18
 8000dcc:	f7ff fe7a 	bl	8000ac4 <LoRA_Read_Register>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	f003 0308 	and.w	r3, r3, #8
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d0f7      	beq.n	8000dca <LoRA_endPacket+0xe>

	}
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
 8000dda:	2185      	movs	r1, #133	; 0x85
 8000ddc:	2001      	movs	r0, #1
 8000dde:	f7ff fe99 	bl	8000b14 <LoRA_Write_Register>

	LoRA_Write_Register(REG_IRQ_FLAGS, IRQ_TX_DONE_MASK);
 8000de2:	2108      	movs	r1, #8
 8000de4:	2012      	movs	r0, #18
 8000de6:	f7ff fe95 	bl	8000b14 <LoRA_Write_Register>

}
 8000dea:	bf00      	nop
 8000dec:	bd80      	pop	{r7, pc}

08000dee <LoRA_parsePacket>:


int LoRA_parsePacket(){
 8000dee:	b580      	push	{r7, lr}
 8000df0:	b082      	sub	sp, #8
 8000df2:	af00      	add	r7, sp, #0
	int packetLenght = 0;
 8000df4:	2300      	movs	r3, #0
 8000df6:	607b      	str	r3, [r7, #4]
	int irqFlags = LoRA_Read_Register(REG_IRQ_FLAGS);
 8000df8:	2012      	movs	r0, #18
 8000dfa:	f7ff fe63 	bl	8000ac4 <LoRA_Read_Register>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	603b      	str	r3, [r7, #0]

	LoRA_explicit_header_mode();
 8000e02:	f7ff ff69 	bl	8000cd8 <LoRA_explicit_header_mode>

	LoRA_Write_Register(REG_IRQ_FLAGS, irqFlags);
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	2012      	movs	r0, #18
 8000e0e:	f7ff fe81 	bl	8000b14 <LoRA_Write_Register>

	if ((irqFlags & IRQ_RX_DONE_MASK) && (irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK) == 0) {
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d016      	beq.n	8000e4a <LoRA_parsePacket+0x5c>
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	f003 0320 	and.w	r3, r3, #32
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d111      	bne.n	8000e4a <LoRA_parsePacket+0x5c>
		packetLenght = LoRA_Read_Register(REG_RX_NB_BYTES);
 8000e26:	2013      	movs	r0, #19
 8000e28:	f7ff fe4c 	bl	8000ac4 <LoRA_Read_Register>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	607b      	str	r3, [r7, #4]
		LoRA_Write_Register(REG_FIFO_ADDR_PTR, LoRA_Read_Register(REG_FIFO_RX_CURRENT_ADDR));
 8000e30:	2010      	movs	r0, #16
 8000e32:	f7ff fe47 	bl	8000ac4 <LoRA_Read_Register>
 8000e36:	4603      	mov	r3, r0
 8000e38:	4619      	mov	r1, r3
 8000e3a:	200d      	movs	r0, #13
 8000e3c:	f7ff fe6a 	bl	8000b14 <LoRA_Write_Register>
		LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
 8000e40:	2185      	movs	r1, #133	; 0x85
 8000e42:	2001      	movs	r0, #1
 8000e44:	f7ff fe66 	bl	8000b14 <LoRA_Write_Register>
 8000e48:	e00d      	b.n	8000e66 <LoRA_parsePacket+0x78>

		//LoRA_idle();
	} else if (LoRA_Read_Register(REG_OP_MODE) != (MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS)){
 8000e4a:	2001      	movs	r0, #1
 8000e4c:	f7ff fe3a 	bl	8000ac4 <LoRA_Read_Register>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b85      	cmp	r3, #133	; 0x85
 8000e54:	d007      	beq.n	8000e66 <LoRA_parsePacket+0x78>
		LoRA_Write_Register(REG_FIFO_ADDR_PTR, 0);
 8000e56:	2100      	movs	r1, #0
 8000e58:	200d      	movs	r0, #13
 8000e5a:	f7ff fe5b 	bl	8000b14 <LoRA_Write_Register>

		LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
 8000e5e:	2185      	movs	r1, #133	; 0x85
 8000e60:	2001      	movs	r0, #1
 8000e62:	f7ff fe57 	bl	8000b14 <LoRA_Write_Register>
	}
	return packetLenght;
 8000e66:	687b      	ldr	r3, [r7, #4]

}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <LoRA_sendPacket>:

void LoRA_sendPacket(char * data){
 8000e70:	b5b0      	push	{r4, r5, r7, lr}
 8000e72:	b0c4      	sub	sp, #272	; 0x110
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000e7a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000e7e:	6018      	str	r0, [r3, #0]
	LoRA_idle();
 8000e80:	f7ff febc 	bl	8000bfc <LoRA_idle>

	char debug[MAX_PKT_LENGTH];
	if(recv_packet(debug, MAX_PKT_LENGTH)) {
 8000e84:	f107 0308 	add.w	r3, r7, #8
 8000e88:	21ff      	movs	r1, #255	; 0xff
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f000 f878 	bl	8000f80 <recv_packet>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d022      	beq.n	8000edc <LoRA_sendPacket+0x6c>
		HAL_Delay(100);
 8000e96:	2064      	movs	r0, #100	; 0x64
 8000e98:	f003 f9ba 	bl	8004210 <HAL_Delay>
		strcat(debug, " was thrown away");
 8000e9c:	f107 0308 	add.w	r3, r7, #8
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff fa95 	bl	80003d0 <strlen>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	461a      	mov	r2, r3
 8000eaa:	f107 0308 	add.w	r3, r7, #8
 8000eae:	4413      	add	r3, r2
 8000eb0:	4a32      	ldr	r2, [pc, #200]	; (8000f7c <LoRA_sendPacket+0x10c>)
 8000eb2:	461d      	mov	r5, r3
 8000eb4:	4614      	mov	r4, r2
 8000eb6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000eb8:	6028      	str	r0, [r5, #0]
 8000eba:	6069      	str	r1, [r5, #4]
 8000ebc:	60aa      	str	r2, [r5, #8]
 8000ebe:	60eb      	str	r3, [r5, #12]
 8000ec0:	7823      	ldrb	r3, [r4, #0]
 8000ec2:	742b      	strb	r3, [r5, #16]
		CDC_Transmit_HS(debug, strlen(debug));
 8000ec4:	f107 0308 	add.w	r3, r7, #8
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f7ff fa81 	bl	80003d0 <strlen>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	f107 0308 	add.w	r3, r7, #8
 8000ed4:	4611      	mov	r1, r2
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f019 fd98 	bl	801aa0c <CDC_Transmit_HS>
	}



	int irqFlags = LoRA_Read_Register(REG_IRQ_FLAGS);
 8000edc:	2012      	movs	r0, #18
 8000ede:	f7ff fdf1 	bl	8000ac4 <LoRA_Read_Register>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	/*char debug[250];
	sprintf(debug, "here: %d\n", (irqFlags & IRQ_RX_DONE_MASK) && (irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK));
	CDC_Transmit_HS(debug, strlen(debug));
	HAL_Delay(100);*/
	if(!((irqFlags & IRQ_RX_DONE_MASK) && (irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK) == 0))
 8000ee8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8000eec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d005      	beq.n	8000f00 <LoRA_sendPacket+0x90>
 8000ef4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8000ef8:	f003 0320 	and.w	r3, r3, #32
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d033      	beq.n	8000f68 <LoRA_sendPacket+0xf8>
	{
		//CDC_Transmit_HS("here1\n", strlen("here1\n"));
		LoRA_beginPacket();
 8000f00:	f7ff ff4e 	bl	8000da0 <LoRA_beginPacket>
    	for(int i = 0; i < strlen(data); i++){
 8000f04:	2300      	movs	r3, #0
 8000f06:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8000f0a:	e011      	b.n	8000f30 <LoRA_sendPacket+0xc0>
    		LoRA_Write_Register(REG_FIFO, data[i]);
 8000f0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000f10:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8000f14:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8000f18:	6812      	ldr	r2, [r2, #0]
 8000f1a:	4413      	add	r3, r2
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	4619      	mov	r1, r3
 8000f20:	2000      	movs	r0, #0
 8000f22:	f7ff fdf7 	bl	8000b14 <LoRA_Write_Register>
    	for(int i = 0; i < strlen(data); i++){
 8000f26:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8000f30:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000f34:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000f38:	6818      	ldr	r0, [r3, #0]
 8000f3a:	f7ff fa49 	bl	80003d0 <strlen>
 8000f3e:	4602      	mov	r2, r0
 8000f40:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d8e1      	bhi.n	8000f0c <LoRA_sendPacket+0x9c>
    	}
    	LoRA_Write_Register(REG_PAYLOAD_LENGTH, strlen(data));
 8000f48:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000f4c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000f50:	6818      	ldr	r0, [r3, #0]
 8000f52:	f7ff fa3d 	bl	80003d0 <strlen>
 8000f56:	4603      	mov	r3, r0
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	2022      	movs	r0, #34	; 0x22
 8000f5e:	f7ff fdd9 	bl	8000b14 <LoRA_Write_Register>
    	LoRA_endPacket();
 8000f62:	f7ff ff2b 	bl	8000dbc <LoRA_endPacket>
 8000f66:	e004      	b.n	8000f72 <LoRA_sendPacket+0x102>
    	HAL_Delay(100);
    	CDC_Transmit_HS(sent, strlen(sent));*/
	}
	else {
		//CDC_Transmit_HS("here2\n", strlen("here2\n"));
		LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
 8000f68:	2185      	movs	r1, #133	; 0x85
 8000f6a:	2001      	movs	r0, #1
 8000f6c:	f7ff fdd2 	bl	8000b14 <LoRA_Write_Register>
	}
	/*char sent[300];
	sprintf(sent, "\nsent: %s\n", data);
	HAL_Delay(100);
	CDC_Transmit_HS(sent, strlen(sent));*/
}
 8000f70:	bf00      	nop
 8000f72:	bf00      	nop
 8000f74:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bdb0      	pop	{r4, r5, r7, pc}
 8000f7c:	080200fc 	.word	0x080200fc

08000f80 <recv_packet>:

int recv_packet(char* LoRA_data, int max_length)
{
 8000f80:	b590      	push	{r4, r7, lr}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
  int packet_length = LoRA_parsePacket();
 8000f8a:	f7ff ff30 	bl	8000dee <LoRA_parsePacket>
 8000f8e:	60b8      	str	r0, [r7, #8]
  if(max_length-1 < packet_length) //-1 for the null terminator
 8000f90:	683a      	ldr	r2, [r7, #0]
 8000f92:	68bb      	ldr	r3, [r7, #8]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	dc01      	bgt.n	8000f9c <recv_packet+0x1c>
  {
    return 0;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	e01c      	b.n	8000fd6 <recv_packet+0x56>
  }
  if(packet_length){
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d018      	beq.n	8000fd4 <recv_packet+0x54>
    for(int i = 0; i < packet_length; i++){
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	60fb      	str	r3, [r7, #12]
 8000fa6:	e00a      	b.n	8000fbe <recv_packet+0x3e>
      LoRA_data[i] = LoRA_Read_Register(0x00);
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	687a      	ldr	r2, [r7, #4]
 8000fac:	18d4      	adds	r4, r2, r3
 8000fae:	2000      	movs	r0, #0
 8000fb0:	f7ff fd88 	bl	8000ac4 <LoRA_Read_Register>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	7023      	strb	r3, [r4, #0]
    for(int i = 0; i < packet_length; i++){
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	68fa      	ldr	r2, [r7, #12]
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	429a      	cmp	r2, r3
 8000fc4:	dbf0      	blt.n	8000fa8 <recv_packet+0x28>
    }
    LoRA_data[packet_length] = '\0';
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	687a      	ldr	r2, [r7, #4]
 8000fca:	4413      	add	r3, r2
 8000fcc:	2200      	movs	r2, #0
 8000fce:	701a      	strb	r2, [r3, #0]

    /*char rec[300];
    sprintf(rec, "received: %s\n", LoRA_data);
    CDC_Transmit_HS(rec, strlen(rec));*/
    return packet_length;
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	e000      	b.n	8000fd6 <recv_packet+0x56>
  }
  else{
    return 0;
 8000fd4:	2300      	movs	r3, #0
  }
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3714      	adds	r7, #20
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd90      	pop	{r4, r7, pc}

08000fde <reliable_send_packet>:

void reliable_send_packet(char *LoRA_data) {
 8000fde:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000fe2:	b089      	sub	sp, #36	; 0x24
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	466b      	mov	r3, sp
 8000fea:	461e      	mov	r6, r3
	//CDC_Transmit_HS("debug\n", strlen("debug\n"));
	uint16_t length = strlen(LoRA_data) + 1; //+1 for the \0
 8000fec:	6878      	ldr	r0, [r7, #4]
 8000fee:	f7ff f9ef 	bl	80003d0 <strlen>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	b29b      	uxth	r3, r3
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	82fb      	strh	r3, [r7, #22]
	char acknowledge[length];
 8000ffa:	8af9      	ldrh	r1, [r7, #22]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	3b01      	subs	r3, #1
 8001000:	613b      	str	r3, [r7, #16]
 8001002:	b28b      	uxth	r3, r1
 8001004:	2200      	movs	r2, #0
 8001006:	4698      	mov	r8, r3
 8001008:	4691      	mov	r9, r2
 800100a:	f04f 0200 	mov.w	r2, #0
 800100e:	f04f 0300 	mov.w	r3, #0
 8001012:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001016:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800101a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800101e:	b28b      	uxth	r3, r1
 8001020:	2200      	movs	r2, #0
 8001022:	461c      	mov	r4, r3
 8001024:	4615      	mov	r5, r2
 8001026:	f04f 0200 	mov.w	r2, #0
 800102a:	f04f 0300 	mov.w	r3, #0
 800102e:	00eb      	lsls	r3, r5, #3
 8001030:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001034:	00e2      	lsls	r2, r4, #3
 8001036:	460b      	mov	r3, r1
 8001038:	3307      	adds	r3, #7
 800103a:	08db      	lsrs	r3, r3, #3
 800103c:	00db      	lsls	r3, r3, #3
 800103e:	ebad 0d03 	sub.w	sp, sp, r3
 8001042:	466b      	mov	r3, sp
 8001044:	3300      	adds	r3, #0
 8001046:	60fb      	str	r3, [r7, #12]
	uint32_t lastTime = HAL_GetTick();
 8001048:	f003 f8d6 	bl	80041f8 <HAL_GetTick>
 800104c:	61f8      	str	r0, [r7, #28]
	uint32_t wait_time = rand_range(3, 13)*100;
 800104e:	210d      	movs	r1, #13
 8001050:	2003      	movs	r0, #3
 8001052:	f001 fc73 	bl	800293c <rand_range>
 8001056:	4603      	mov	r3, r0
 8001058:	2264      	movs	r2, #100	; 0x64
 800105a:	fb02 f303 	mul.w	r3, r2, r3
 800105e:	61bb      	str	r3, [r7, #24]
	LoRA_sendPacket(LoRA_data);
 8001060:	6878      	ldr	r0, [r7, #4]
 8001062:	f7ff ff05 	bl	8000e70 <LoRA_sendPacket>
	while (1) {

		if (recv_packet(acknowledge, length)) {
 8001066:	8afb      	ldrh	r3, [r7, #22]
 8001068:	4619      	mov	r1, r3
 800106a:	68f8      	ldr	r0, [r7, #12]
 800106c:	f7ff ff88 	bl	8000f80 <recv_packet>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d009      	beq.n	800108a <reliable_send_packet+0xac>

			//cehck crc
			if (strcmp(acknowledge, LoRA_data) != 0) {
 8001076:	6879      	ldr	r1, [r7, #4]
 8001078:	68f8      	ldr	r0, [r7, #12]
 800107a:	f7ff f949 	bl	8000310 <strcmp>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d01a      	beq.n	80010ba <reliable_send_packet+0xdc>
				LoRA_sendPacket(LoRA_data);
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f7ff fef3 	bl	8000e70 <LoRA_sendPacket>
			} else {
				break;
			}
		}

		if (HAL_GetTick() - lastTime > wait_time) {
 800108a:	f003 f8b5 	bl	80041f8 <HAL_GetTick>
 800108e:	4602      	mov	r2, r0
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	1ad3      	subs	r3, r2, r3
 8001094:	69ba      	ldr	r2, [r7, #24]
 8001096:	429a      	cmp	r2, r3
 8001098:	d2e5      	bcs.n	8001066 <reliable_send_packet+0x88>
	    	//CDC_Transmit_HS("debug\n", strlen("debug\n"));
			wait_time = rand_range(3, 13)*100;
 800109a:	210d      	movs	r1, #13
 800109c:	2003      	movs	r0, #3
 800109e:	f001 fc4d 	bl	800293c <rand_range>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2264      	movs	r2, #100	; 0x64
 80010a6:	fb02 f303 	mul.w	r3, r2, r3
 80010aa:	61bb      	str	r3, [r7, #24]
			LoRA_sendPacket(LoRA_data);
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f7ff fedf 	bl	8000e70 <LoRA_sendPacket>
			lastTime = HAL_GetTick();
 80010b2:	f003 f8a1 	bl	80041f8 <HAL_GetTick>
 80010b6:	61f8      	str	r0, [r7, #28]
		if (recv_packet(acknowledge, length)) {
 80010b8:	e7d5      	b.n	8001066 <reliable_send_packet+0x88>
				break;
 80010ba:	bf00      	nop
 80010bc:	46b5      	mov	sp, r6
		}
	}
}
 80010be:	bf00      	nop
 80010c0:	3724      	adds	r7, #36	; 0x24
 80010c2:	46bd      	mov	sp, r7
 80010c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080010c8 <communicationHandler>:
#include "communication_protocol.h"
#include "LoRA.h"

//should move variables to global, remove the loop and call the function in main loop (communicationHandle)
void communicationHandler(void reliableReceiveHandle(char*), void streamReceiveHandle(char*), char* streamSendHandle(int), struct ReliableSendConfig reliableSendHandle(), int initial_communication_state) {
 80010c8:	b590      	push	{r4, r7, lr}
 80010ca:	f5ad 7d4f 	sub.w	sp, sp, #828	; 0x33c
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	f507 744e 	add.w	r4, r7, #824	; 0x338
 80010d4:	f5a4 744b 	sub.w	r4, r4, #812	; 0x32c
 80010d8:	6020      	str	r0, [r4, #0]
 80010da:	f507 704e 	add.w	r0, r7, #824	; 0x338
 80010de:	f5a0 704c 	sub.w	r0, r0, #816	; 0x330
 80010e2:	6001      	str	r1, [r0, #0]
 80010e4:	f507 714e 	add.w	r1, r7, #824	; 0x338
 80010e8:	f5a1 714d 	sub.w	r1, r1, #820	; 0x334
 80010ec:	600a      	str	r2, [r1, #0]
 80010ee:	f507 724e 	add.w	r2, r7, #824	; 0x338
 80010f2:	f5a2 724e 	sub.w	r2, r2, #824	; 0x338
 80010f6:	6013      	str	r3, [r2, #0]
  int communication_state = initial_communication_state;
 80010f8:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
 80010fc:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
  int max_packet_count = 0;
 8001100:	2300      	movs	r3, #0
 8001102:	f8c7 3320 	str.w	r3, [r7, #800]	; 0x320
  char previous_packet[MAX_PKT_LENGTH] = "";
 8001106:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800110a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800110e:	2200      	movs	r2, #0
 8001110:	601a      	str	r2, [r3, #0]
 8001112:	3304      	adds	r3, #4
 8001114:	22fb      	movs	r2, #251	; 0xfb
 8001116:	2100      	movs	r1, #0
 8001118:	4618      	mov	r0, r3
 800111a:	f01b f85e 	bl	801c1da <memset>
  char received_packet[MAX_PKT_LENGTH] = "";
 800111e:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001122:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
 800112a:	3304      	adds	r3, #4
 800112c:	22fb      	movs	r2, #251	; 0xfb
 800112e:	2100      	movs	r1, #0
 8001130:	4618      	mov	r0, r3
 8001132:	f01b f852 	bl	801c1da <memset>
  char general_buffer[MAX_PKT_LENGTH] = "";
 8001136:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800113a:	f5a3 7346 	sub.w	r3, r3, #792	; 0x318
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	3304      	adds	r3, #4
 8001144:	22fb      	movs	r2, #251	; 0xfb
 8001146:	2100      	movs	r1, #0
 8001148:	4618      	mov	r0, r3
 800114a:	f01b f846 	bl	801c1da <memset>
  uint32_t previousTime = HAL_GetTick();
 800114e:	f003 f853 	bl	80041f8 <HAL_GetTick>
 8001152:	4603      	mov	r3, r0
 8001154:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
  uint32_t wait_time = rand_range(3, 13)*100;
 8001158:	210d      	movs	r1, #13
 800115a:	2003      	movs	r0, #3
 800115c:	f001 fbee 	bl	800293c <rand_range>
 8001160:	4603      	mov	r3, r0
 8001162:	2264      	movs	r2, #100	; 0x64
 8001164:	fb02 f303 	mul.w	r3, r2, r3
 8001168:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c

  while (1) {
      if(communication_state == RECEIVING_RELIABLE)
 800116c:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
 8001170:	2b00      	cmp	r3, #0
 8001172:	d151      	bne.n	8001218 <communicationHandler+0x150>
      {
        if(recv_packet(received_packet, MAX_PKT_LENGTH))
 8001174:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001178:	21ff      	movs	r1, #255	; 0xff
 800117a:	4618      	mov	r0, r3
 800117c:	f7ff ff00 	bl	8000f80 <recv_packet>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d0f2      	beq.n	800116c <communicationHandler+0xa4>
        {
          previousTime = HAL_GetTick();
 8001186:	f003 f837 	bl	80041f8 <HAL_GetTick>
 800118a:	4603      	mov	r3, r0
 800118c:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330

          if(strcmp(received_packet, "$") == 0)
 8001190:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001194:	49cd      	ldr	r1, [pc, #820]	; (80014cc <communicationHandler+0x404>)
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff f8ba 	bl	8000310 <strcmp>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d103      	bne.n	80011aa <communicationHandler+0xe2>
          {
            communication_state = SENDING_RELIABLE;
 80011a2:	2302      	movs	r3, #2
 80011a4:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
 80011a8:	e7e0      	b.n	800116c <communicationHandler+0xa4>
          }
          else if(sscanf(received_packet, "! %d", &max_packet_count) == 1)
 80011aa:	f507 7248 	add.w	r2, r7, #800	; 0x320
 80011ae:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80011b2:	49c7      	ldr	r1, [pc, #796]	; (80014d0 <communicationHandler+0x408>)
 80011b4:	4618      	mov	r0, r3
 80011b6:	f01a ff9f 	bl	801c0f8 <siscanf>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b01      	cmp	r3, #1
 80011be:	d103      	bne.n	80011c8 <communicationHandler+0x100>
          {
            communication_state = SENDING_STREAM;
 80011c0:	2303      	movs	r3, #3
 80011c2:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
 80011c6:	e7d1      	b.n	800116c <communicationHandler+0xa4>
          }
          else if(strcmp(received_packet, previous_packet)==0)
 80011c8:	f507 7208 	add.w	r2, r7, #544	; 0x220
 80011cc:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80011d0:	4611      	mov	r1, r2
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff f89c 	bl	8000310 <strcmp>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d105      	bne.n	80011ea <communicationHandler+0x122>
          {
            //send acknowledge again
            LoRA_sendPacket(received_packet);
 80011de:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff fe44 	bl	8000e70 <LoRA_sendPacket>
 80011e8:	e7c0      	b.n	800116c <communicationHandler+0xa4>
          }
          else
          {
        	//send acknowledge
            strcpy(previous_packet, received_packet);
 80011ea:	f507 7290 	add.w	r2, r7, #288	; 0x120
 80011ee:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80011f2:	4611      	mov	r1, r2
 80011f4:	4618      	mov	r0, r3
 80011f6:	f01b f870 	bl	801c2da <strcpy>
            LoRA_sendPacket(received_packet);
 80011fa:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff fe36 	bl	8000e70 <LoRA_sendPacket>

            reliableReceiveHandle(received_packet);
 8001204:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8001208:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800120c:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4610      	mov	r0, r2
 8001214:	4798      	blx	r3
 8001216:	e7a9      	b.n	800116c <communicationHandler+0xa4>

          }
        }
      }
      else if(communication_state == RECEIVING_STREAM)
 8001218:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
 800121c:	2b01      	cmp	r3, #1
 800121e:	d14d      	bne.n	80012bc <communicationHandler+0x1f4>
      {
        if(recv_packet(received_packet, MAX_PKT_LENGTH))
 8001220:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001224:	21ff      	movs	r1, #255	; 0xff
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff feaa 	bl	8000f80 <recv_packet>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d01b      	beq.n	800126a <communicationHandler+0x1a2>
        {
          previousTime = HAL_GetTick();
 8001232:	f002 ffe1 	bl	80041f8 <HAL_GetTick>
 8001236:	4603      	mov	r3, r0
 8001238:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
          if(strcmp(received_packet, "$") == 0)
 800123c:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001240:	49a2      	ldr	r1, [pc, #648]	; (80014cc <communicationHandler+0x404>)
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff f864 	bl	8000310 <strcmp>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d103      	bne.n	8001256 <communicationHandler+0x18e>
          {
            communication_state = SENDING_RELIABLE;
 800124e:	2302      	movs	r3, #2
 8001250:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
 8001254:	e78a      	b.n	800116c <communicationHandler+0xa4>
          }
          else
          {
        	streamReceiveHandle(received_packet);
 8001256:	f507 7290 	add.w	r2, r7, #288	; 0x120
 800125a:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800125e:	f5a3 734c 	sub.w	r3, r3, #816	; 0x330
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4610      	mov	r0, r2
 8001266:	4798      	blx	r3
 8001268:	e780      	b.n	800116c <communicationHandler+0xa4>
          }
        }
        else if(HAL_GetTick()-previousTime > wait_time)
 800126a:	f002 ffc5 	bl	80041f8 <HAL_GetTick>
 800126e:	4603      	mov	r3, r0
 8001270:	461a      	mov	r2, r3
 8001272:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 8001276:	1ad3      	subs	r3, r2, r3
 8001278:	f8d7 232c 	ldr.w	r2, [r7, #812]	; 0x32c
 800127c:	429a      	cmp	r2, r3
 800127e:	f4bf af75 	bcs.w	800116c <communicationHandler+0xa4>
        {
          wait_time = rand_range(3, 13)*100;
 8001282:	210d      	movs	r1, #13
 8001284:	2003      	movs	r0, #3
 8001286:	f001 fb59 	bl	800293c <rand_range>
 800128a:	4603      	mov	r3, r0
 800128c:	2264      	movs	r2, #100	; 0x64
 800128e:	fb02 f303 	mul.w	r3, r2, r3
 8001292:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
          previousTime = HAL_GetTick();
 8001296:	f002 ffaf 	bl	80041f8 <HAL_GetTick>
 800129a:	4603      	mov	r3, r0
 800129c:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
          //give up SENDING
          sprintf(general_buffer, "! %d", max_packet_count);
 80012a0:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
 80012a4:	f107 0320 	add.w	r3, r7, #32
 80012a8:	4989      	ldr	r1, [pc, #548]	; (80014d0 <communicationHandler+0x408>)
 80012aa:	4618      	mov	r0, r3
 80012ac:	f01a ff04 	bl	801c0b8 <siprintf>
          LoRA_sendPacket(general_buffer);
 80012b0:	f107 0320 	add.w	r3, r7, #32
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fddb 	bl	8000e70 <LoRA_sendPacket>
 80012ba:	e757      	b.n	800116c <communicationHandler+0xa4>
        }
      }
      else if(communication_state == SENDING_STREAM)
 80012bc:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
 80012c0:	2b03      	cmp	r3, #3
 80012c2:	d11f      	bne.n	8001304 <communicationHandler+0x23c>
      {
        if(max_packet_count == 0)
 80012c4:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d106      	bne.n	80012da <communicationHandler+0x212>
        {
          communication_state = TRANSITIONING;
 80012cc:	2304      	movs	r3, #4
 80012ce:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
          LoRA_sendPacket("$");
 80012d2:	487e      	ldr	r0, [pc, #504]	; (80014cc <communicationHandler+0x404>)
 80012d4:	f7ff fdcc 	bl	8000e70 <LoRA_sendPacket>
 80012d8:	e748      	b.n	800116c <communicationHandler+0xa4>
        }
        else
        {
          //send whatever
          char* msg = streamSendHandle(max_packet_count);
 80012da:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
 80012de:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80012e2:	f5a3 734d 	sub.w	r3, r3, #820	; 0x334
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4610      	mov	r0, r2
 80012ea:	4798      	blx	r3
 80012ec:	f8c7 0324 	str.w	r0, [r7, #804]	; 0x324
          LoRA_sendPacket(msg);
 80012f0:	f8d7 0324 	ldr.w	r0, [r7, #804]	; 0x324
 80012f4:	f7ff fdbc 	bl	8000e70 <LoRA_sendPacket>
          max_packet_count--;
 80012f8:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
 80012fc:	3b01      	subs	r3, #1
 80012fe:	f8c7 3320 	str.w	r3, [r7, #800]	; 0x320
 8001302:	e733      	b.n	800116c <communicationHandler+0xa4>
        }

      }
      else if(communication_state == SENDING_RELIABLE)
 8001304:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
 8001308:	2b02      	cmp	r3, #2
 800130a:	f040 8091 	bne.w	8001430 <communicationHandler+0x368>
      {
        reliable_send_packet("*");
 800130e:	4871      	ldr	r0, [pc, #452]	; (80014d4 <communicationHandler+0x40c>)
 8001310:	f7ff fe65 	bl	8000fde <reliable_send_packet>
        struct ReliableSendConfig config = reliableSendHandle();
 8001314:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001318:	f5a3 724a 	sub.w	r2, r3, #808	; 0x328
 800131c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001320:	f5a3 734e 	sub.w	r3, r3, #824	; 0x338
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4610      	mov	r0, r2
 8001328:	4798      	blx	r3
        for(int i = 0; i < config.messages_count; i++)
 800132a:	2300      	movs	r3, #0
 800132c:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
 8001330:	e040      	b.n	80013b4 <communicationHandler+0x2ec>
        {
        	if(config.messages[i][0] == '$' || config.messages[i][0] == '*' || config.messages[i][0] == '!')
 8001332:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001336:	f5a3 734a 	sub.w	r3, r3, #808	; 0x328
 800133a:	689a      	ldr	r2, [r3, #8]
 800133c:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	4413      	add	r3, r2
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b24      	cmp	r3, #36	; 0x24
 800134a:	d019      	beq.n	8001380 <communicationHandler+0x2b8>
 800134c:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001350:	f5a3 734a 	sub.w	r3, r3, #808	; 0x328
 8001354:	689a      	ldr	r2, [r3, #8]
 8001356:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	4413      	add	r3, r2
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	2b2a      	cmp	r3, #42	; 0x2a
 8001364:	d00c      	beq.n	8001380 <communicationHandler+0x2b8>
 8001366:	f507 734e 	add.w	r3, r7, #824	; 0x338
 800136a:	f5a3 734a 	sub.w	r3, r3, #808	; 0x328
 800136e:	689a      	ldr	r2, [r3, #8]
 8001370:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	4413      	add	r3, r2
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2b21      	cmp	r3, #33	; 0x21
 800137e:	d107      	bne.n	8001390 <communicationHandler+0x2c8>
        	{
        		HAL_Delay(100);
 8001380:	2064      	movs	r0, #100	; 0x64
 8001382:	f002 ff45 	bl	8004210 <HAL_Delay>
        		CDC_Transmit_HS("Can't send control commands! ('$', '*', '!')\n", strlen("Can't send control commands! ('$', '*', '!')\n"));
 8001386:	212d      	movs	r1, #45	; 0x2d
 8001388:	4853      	ldr	r0, [pc, #332]	; (80014d8 <communicationHandler+0x410>)
 800138a:	f019 fb3f 	bl	801aa0c <CDC_Transmit_HS>
        	{
 800138e:	e00c      	b.n	80013aa <communicationHandler+0x2e2>
        	}
        	else
        	{
        		reliable_send_packet(config.messages[i]);
 8001390:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001394:	f5a3 734a 	sub.w	r3, r3, #808	; 0x328
 8001398:	689a      	ldr	r2, [r3, #8]
 800139a:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
 800139e:	009b      	lsls	r3, r3, #2
 80013a0:	4413      	add	r3, r2
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7ff fe1a 	bl	8000fde <reliable_send_packet>
        for(int i = 0; i < config.messages_count; i++)
 80013aa:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
 80013ae:	3301      	adds	r3, #1
 80013b0:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
 80013b4:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80013b8:	f5a3 734a 	sub.w	r3, r3, #808	; 0x328
 80013bc:	68db      	ldr	r3, [r3, #12]
 80013be:	f8d7 2328 	ldr.w	r2, [r7, #808]	; 0x328
 80013c2:	429a      	cmp	r2, r3
 80013c4:	dbb5      	blt.n	8001332 <communicationHandler+0x26a>
        	}
        }
        if(config.mode==RECEIVING_STREAM)
 80013c6:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80013ca:	f5a3 734a 	sub.w	r3, r3, #808	; 0x328
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2b01      	cmp	r3, #1
 80013d2:	d117      	bne.n	8001404 <communicationHandler+0x33c>
        {
          communication_state = RECEIVING_STREAM;
 80013d4:	2301      	movs	r3, #1
 80013d6:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
          max_packet_count = config.streamable_packets;
 80013da:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80013de:	f5a3 734a 	sub.w	r3, r3, #808	; 0x328
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	f8c7 3320 	str.w	r3, [r7, #800]	; 0x320
          sprintf(general_buffer, "! %d", max_packet_count);
 80013e8:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
 80013ec:	f107 0320 	add.w	r3, r7, #32
 80013f0:	4937      	ldr	r1, [pc, #220]	; (80014d0 <communicationHandler+0x408>)
 80013f2:	4618      	mov	r0, r3
 80013f4:	f01a fe60 	bl	801c0b8 <siprintf>
          LoRA_sendPacket(general_buffer);
 80013f8:	f107 0320 	add.w	r3, r7, #32
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff fd37 	bl	8000e70 <LoRA_sendPacket>
 8001402:	e6b3      	b.n	800116c <communicationHandler+0xa4>
        }
        else if(config.mode==RECEIVING_RELIABLE)
 8001404:	f507 734e 	add.w	r3, r7, #824	; 0x338
 8001408:	f5a3 734a 	sub.w	r3, r3, #808	; 0x328
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d106      	bne.n	8001420 <communicationHandler+0x358>
        {
          communication_state = TRANSITIONING;
 8001412:	2304      	movs	r3, #4
 8001414:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
          LoRA_sendPacket("$");
 8001418:	482c      	ldr	r0, [pc, #176]	; (80014cc <communicationHandler+0x404>)
 800141a:	f7ff fd29 	bl	8000e70 <LoRA_sendPacket>
 800141e:	e6a5      	b.n	800116c <communicationHandler+0xa4>
        }
        else
        {
            HAL_Delay(100);
 8001420:	2064      	movs	r0, #100	; 0x64
 8001422:	f002 fef5 	bl	8004210 <HAL_Delay>
        	CDC_Transmit_HS("Shouldn't try to transition to this mode.\n", strlen("Shouldn't try to transition to this mode.\n"));
 8001426:	212a      	movs	r1, #42	; 0x2a
 8001428:	482c      	ldr	r0, [pc, #176]	; (80014dc <communicationHandler+0x414>)
 800142a:	f019 faef 	bl	801aa0c <CDC_Transmit_HS>
 800142e:	e69d      	b.n	800116c <communicationHandler+0xa4>
        }
      }
      else if(communication_state == TRANSITIONING)
 8001430:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
 8001434:	2b04      	cmp	r3, #4
 8001436:	f47f ae99 	bne.w	800116c <communicationHandler+0xa4>
      {

          if(recv_packet(received_packet, MAX_PKT_LENGTH))
 800143a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800143e:	21ff      	movs	r1, #255	; 0xff
 8001440:	4618      	mov	r0, r3
 8001442:	f7ff fd9d 	bl	8000f80 <recv_packet>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d01f      	beq.n	800148c <communicationHandler+0x3c4>
          {
            previousTime = HAL_GetTick();
 800144c:	f002 fed4 	bl	80041f8 <HAL_GetTick>
 8001450:	4603      	mov	r3, r0
 8001452:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
            if(strcmp(received_packet, "*")==0)
 8001456:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800145a:	491e      	ldr	r1, [pc, #120]	; (80014d4 <communicationHandler+0x40c>)
 800145c:	4618      	mov	r0, r3
 800145e:	f7fe ff57 	bl	8000310 <strcmp>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	f47f ae81 	bne.w	800116c <communicationHandler+0xa4>
            {
              strcpy(previous_packet, received_packet);
 800146a:	f507 7290 	add.w	r2, r7, #288	; 0x120
 800146e:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8001472:	4611      	mov	r1, r2
 8001474:	4618      	mov	r0, r3
 8001476:	f01a ff30 	bl	801c2da <strcpy>
              communication_state = RECEIVING_RELIABLE;
 800147a:	2300      	movs	r3, #0
 800147c:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
              LoRA_sendPacket(received_packet);
 8001480:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff fcf3 	bl	8000e70 <LoRA_sendPacket>
 800148a:	e66f      	b.n	800116c <communicationHandler+0xa4>
            }
          }
          else if (HAL_GetTick()-previousTime > wait_time)
 800148c:	f002 feb4 	bl	80041f8 <HAL_GetTick>
 8001490:	4603      	mov	r3, r0
 8001492:	461a      	mov	r2, r3
 8001494:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	f8d7 232c 	ldr.w	r2, [r7, #812]	; 0x32c
 800149e:	429a      	cmp	r2, r3
 80014a0:	f4bf ae64 	bcs.w	800116c <communicationHandler+0xa4>
          {
            wait_time = rand_range(3, 13)*100;
 80014a4:	210d      	movs	r1, #13
 80014a6:	2003      	movs	r0, #3
 80014a8:	f001 fa48 	bl	800293c <rand_range>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2264      	movs	r2, #100	; 0x64
 80014b0:	fb02 f303 	mul.w	r3, r2, r3
 80014b4:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
            previousTime = HAL_GetTick();
 80014b8:	f002 fe9e 	bl	80041f8 <HAL_GetTick>
 80014bc:	4603      	mov	r3, r0
 80014be:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
            LoRA_sendPacket("$");
 80014c2:	4802      	ldr	r0, [pc, #8]	; (80014cc <communicationHandler+0x404>)
 80014c4:	f7ff fcd4 	bl	8000e70 <LoRA_sendPacket>
      if(communication_state == RECEIVING_RELIABLE)
 80014c8:	e650      	b.n	800116c <communicationHandler+0xa4>
 80014ca:	bf00      	nop
 80014cc:	08020110 	.word	0x08020110
 80014d0:	08020114 	.word	0x08020114
 80014d4:	0802011c 	.word	0x0802011c
 80014d8:	08020120 	.word	0x08020120
 80014dc:	08020150 	.word	0x08020150

080014e0 <setServo>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

volatile int datasentflag = 0;

void setServo(int servoNum, float angle) {
 80014e0:	b480      	push	{r7}
 80014e2:	b085      	sub	sp, #20
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	ed87 0a00 	vstr	s0, [r7]

	uint16_t timerVal = (int) (3000 + (4000 * (angle / 100)));
 80014ec:	ed97 7a00 	vldr	s14, [r7]
 80014f0:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8001560 <setServo+0x80>
 80014f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014f8:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001564 <setServo+0x84>
 80014fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001500:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001568 <setServo+0x88>
 8001504:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001508:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800150c:	ee17 3a90 	vmov	r3, s15
 8001510:	81fb      	strh	r3, [r7, #14]
	switch (servoNum) {
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	3b01      	subs	r3, #1
 8001516:	2b03      	cmp	r3, #3
 8001518:	d81a      	bhi.n	8001550 <setServo+0x70>
 800151a:	a201      	add	r2, pc, #4	; (adr r2, 8001520 <setServo+0x40>)
 800151c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001520:	08001531 	.word	0x08001531
 8001524:	08001539 	.word	0x08001539
 8001528:	08001541 	.word	0x08001541
 800152c:	08001549 	.word	0x08001549
	case 1:
		TIM4->CCR4 = timerVal;
 8001530:	4a0e      	ldr	r2, [pc, #56]	; (800156c <setServo+0x8c>)
 8001532:	89fb      	ldrh	r3, [r7, #14]
 8001534:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 8001536:	e00c      	b.n	8001552 <setServo+0x72>
	case 2:
		TIM4->CCR3 = timerVal;
 8001538:	4a0c      	ldr	r2, [pc, #48]	; (800156c <setServo+0x8c>)
 800153a:	89fb      	ldrh	r3, [r7, #14]
 800153c:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 800153e:	e008      	b.n	8001552 <setServo+0x72>
	case 3:
		TIM4->CCR2 = timerVal;
 8001540:	4a0a      	ldr	r2, [pc, #40]	; (800156c <setServo+0x8c>)
 8001542:	89fb      	ldrh	r3, [r7, #14]
 8001544:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 8001546:	e004      	b.n	8001552 <setServo+0x72>
	case 4:
		TIM4->CCR1 = timerVal;
 8001548:	4a08      	ldr	r2, [pc, #32]	; (800156c <setServo+0x8c>)
 800154a:	89fb      	ldrh	r3, [r7, #14]
 800154c:	6353      	str	r3, [r2, #52]	; 0x34
		break;
 800154e:	e000      	b.n	8001552 <setServo+0x72>

	default:
		break;
 8001550:	bf00      	nop
	}
}
 8001552:	bf00      	nop
 8001554:	3714      	adds	r7, #20
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	42c80000 	.word	0x42c80000
 8001564:	457a0000 	.word	0x457a0000
 8001568:	453b8000 	.word	0x453b8000
 800156c:	40000800 	.word	0x40000800

08001570 <setLEDs>:

void setLEDs(void) {
 8001570:	b580      	push	{r7, lr}
 8001572:	b08e      	sub	sp, #56	; 0x38
 8001574:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_LEDS_0 + NUM_LEDS_1 + NUM_LEDS_2 + NUM_LEDS_3;
 8001576:	2300      	movs	r3, #0
 8001578:	637b      	str	r3, [r7, #52]	; 0x34
 800157a:	e181      	b.n	8001880 <setLEDs+0x310>
			i++) {
		switch (LEDS_lookup[i][0]) { //checks in which string the LED is
 800157c:	4aa1      	ldr	r2, [pc, #644]	; (8001804 <setLEDs+0x294>)
 800157e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001580:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001584:	2b03      	cmp	r3, #3
 8001586:	f200 8177 	bhi.w	8001878 <setLEDs+0x308>
 800158a:	a201      	add	r2, pc, #4	; (adr r2, 8001590 <setLEDs+0x20>)
 800158c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001590:	080015a1 	.word	0x080015a1
 8001594:	08001651 	.word	0x08001651
 8001598:	08001701 	.word	0x08001701
 800159c:	080017b1 	.word	0x080017b1
		case 0:
			for (int j = 0; j < 3; j++) {
 80015a0:	2300      	movs	r3, #0
 80015a2:	633b      	str	r3, [r7, #48]	; 0x30
 80015a4:	e042      	b.n	800162c <setLEDs+0xbc>
				for (int n = 0; n < 8; n++) {
 80015a6:	2300      	movs	r3, #0
 80015a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015aa:	e039      	b.n	8001620 <setLEDs+0xb0>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 80015ac:	4996      	ldr	r1, [pc, #600]	; (8001808 <setLEDs+0x298>)
 80015ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80015b0:	4613      	mov	r3, r2
 80015b2:	005b      	lsls	r3, r3, #1
 80015b4:	4413      	add	r3, r2
 80015b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80015b8:	4413      	add	r3, r2
 80015ba:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80015be:	2180      	movs	r1, #128	; 0x80
 80015c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015c2:	fa41 f202 	asr.w	r2, r1, r2
 80015c6:	4013      	ands	r3, r2
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d013      	beq.n	80015f4 <setLEDs+0x84>
						LED_PWM_Data_0[n + (8 * j) + (24 * LEDS_lookup[i][1])
 80015cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015ce:	00da      	lsls	r2, r3, #3
 80015d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015d2:	18d1      	adds	r1, r2, r3
 80015d4:	4a8b      	ldr	r2, [pc, #556]	; (8001804 <setLEDs+0x294>)
 80015d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015d8:	00db      	lsls	r3, r3, #3
 80015da:	4413      	add	r3, r2
 80015dc:	685a      	ldr	r2, [r3, #4]
 80015de:	4613      	mov	r3, r2
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	4413      	add	r3, r2
 80015e4:	00db      	lsls	r3, r3, #3
 80015e6:	440b      	add	r3, r1
								+ 8] = 60;
 80015e8:	3308      	adds	r3, #8
 80015ea:	4a88      	ldr	r2, [pc, #544]	; (800180c <setLEDs+0x29c>)
 80015ec:	213c      	movs	r1, #60	; 0x3c
 80015ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80015f2:	e012      	b.n	800161a <setLEDs+0xaa>
					} else {
						LED_PWM_Data_0[n + (8 * j) + (24 * LEDS_lookup[i][1])
 80015f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015f6:	00da      	lsls	r2, r3, #3
 80015f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015fa:	18d1      	adds	r1, r2, r3
 80015fc:	4a81      	ldr	r2, [pc, #516]	; (8001804 <setLEDs+0x294>)
 80015fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001600:	00db      	lsls	r3, r3, #3
 8001602:	4413      	add	r3, r2
 8001604:	685a      	ldr	r2, [r3, #4]
 8001606:	4613      	mov	r3, r2
 8001608:	005b      	lsls	r3, r3, #1
 800160a:	4413      	add	r3, r2
 800160c:	00db      	lsls	r3, r3, #3
 800160e:	440b      	add	r3, r1
								+ 8] = 30;
 8001610:	3308      	adds	r3, #8
 8001612:	4a7e      	ldr	r2, [pc, #504]	; (800180c <setLEDs+0x29c>)
 8001614:	211e      	movs	r1, #30
 8001616:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 800161a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800161c:	3301      	adds	r3, #1
 800161e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001620:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001622:	2b07      	cmp	r3, #7
 8001624:	ddc2      	ble.n	80015ac <setLEDs+0x3c>
			for (int j = 0; j < 3; j++) {
 8001626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001628:	3301      	adds	r3, #1
 800162a:	633b      	str	r3, [r7, #48]	; 0x30
 800162c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800162e:	2b02      	cmp	r3, #2
 8001630:	ddb9      	ble.n	80015a6 <setLEDs+0x36>
					}
				}
			}
			for (int i = (NUM_LEDS_0 * 24) + 8; i < (NUM_LEDS_0 * 24) + 58;
 8001632:	2380      	movs	r3, #128	; 0x80
 8001634:	62bb      	str	r3, [r7, #40]	; 0x28
 8001636:	e007      	b.n	8001648 <setLEDs+0xd8>
					i++) {
				LED_PWM_Data_0[i] = 0;
 8001638:	4a74      	ldr	r2, [pc, #464]	; (800180c <setLEDs+0x29c>)
 800163a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800163c:	2100      	movs	r1, #0
 800163e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					i++) {
 8001642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001644:	3301      	adds	r3, #1
 8001646:	62bb      	str	r3, [r7, #40]	; 0x28
			for (int i = (NUM_LEDS_0 * 24) + 8; i < (NUM_LEDS_0 * 24) + 58;
 8001648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800164a:	2bb1      	cmp	r3, #177	; 0xb1
 800164c:	ddf4      	ble.n	8001638 <setLEDs+0xc8>
			}
			break;
 800164e:	e114      	b.n	800187a <setLEDs+0x30a>
		case 1:
			for (int j = 0; j < 3; j++) {
 8001650:	2300      	movs	r3, #0
 8001652:	627b      	str	r3, [r7, #36]	; 0x24
 8001654:	e042      	b.n	80016dc <setLEDs+0x16c>
				for (int n = 0; n < 8; n++) {
 8001656:	2300      	movs	r3, #0
 8001658:	623b      	str	r3, [r7, #32]
 800165a:	e039      	b.n	80016d0 <setLEDs+0x160>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 800165c:	496a      	ldr	r1, [pc, #424]	; (8001808 <setLEDs+0x298>)
 800165e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001660:	4613      	mov	r3, r2
 8001662:	005b      	lsls	r3, r3, #1
 8001664:	4413      	add	r3, r2
 8001666:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001668:	4413      	add	r3, r2
 800166a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800166e:	2180      	movs	r1, #128	; 0x80
 8001670:	6a3a      	ldr	r2, [r7, #32]
 8001672:	fa41 f202 	asr.w	r2, r1, r2
 8001676:	4013      	ands	r3, r2
 8001678:	2b00      	cmp	r3, #0
 800167a:	d013      	beq.n	80016a4 <setLEDs+0x134>
						LED_PWM_Data_1[n + (8 * j) + (24 * LEDS_lookup[i][1])
 800167c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800167e:	00da      	lsls	r2, r3, #3
 8001680:	6a3b      	ldr	r3, [r7, #32]
 8001682:	18d1      	adds	r1, r2, r3
 8001684:	4a5f      	ldr	r2, [pc, #380]	; (8001804 <setLEDs+0x294>)
 8001686:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001688:	00db      	lsls	r3, r3, #3
 800168a:	4413      	add	r3, r2
 800168c:	685a      	ldr	r2, [r3, #4]
 800168e:	4613      	mov	r3, r2
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	4413      	add	r3, r2
 8001694:	00db      	lsls	r3, r3, #3
 8001696:	440b      	add	r3, r1
								+ 8] = 60;
 8001698:	3308      	adds	r3, #8
 800169a:	4a5d      	ldr	r2, [pc, #372]	; (8001810 <setLEDs+0x2a0>)
 800169c:	213c      	movs	r1, #60	; 0x3c
 800169e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80016a2:	e012      	b.n	80016ca <setLEDs+0x15a>
					} else {
						LED_PWM_Data_1[n + (8 * j) + (24 * LEDS_lookup[i][1])
 80016a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016a6:	00da      	lsls	r2, r3, #3
 80016a8:	6a3b      	ldr	r3, [r7, #32]
 80016aa:	18d1      	adds	r1, r2, r3
 80016ac:	4a55      	ldr	r2, [pc, #340]	; (8001804 <setLEDs+0x294>)
 80016ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016b0:	00db      	lsls	r3, r3, #3
 80016b2:	4413      	add	r3, r2
 80016b4:	685a      	ldr	r2, [r3, #4]
 80016b6:	4613      	mov	r3, r2
 80016b8:	005b      	lsls	r3, r3, #1
 80016ba:	4413      	add	r3, r2
 80016bc:	00db      	lsls	r3, r3, #3
 80016be:	440b      	add	r3, r1
								+ 8] = 30;
 80016c0:	3308      	adds	r3, #8
 80016c2:	4a53      	ldr	r2, [pc, #332]	; (8001810 <setLEDs+0x2a0>)
 80016c4:	211e      	movs	r1, #30
 80016c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 80016ca:	6a3b      	ldr	r3, [r7, #32]
 80016cc:	3301      	adds	r3, #1
 80016ce:	623b      	str	r3, [r7, #32]
 80016d0:	6a3b      	ldr	r3, [r7, #32]
 80016d2:	2b07      	cmp	r3, #7
 80016d4:	ddc2      	ble.n	800165c <setLEDs+0xec>
			for (int j = 0; j < 3; j++) {
 80016d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d8:	3301      	adds	r3, #1
 80016da:	627b      	str	r3, [r7, #36]	; 0x24
 80016dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016de:	2b02      	cmp	r3, #2
 80016e0:	ddb9      	ble.n	8001656 <setLEDs+0xe6>
					}
				}
			}
			for (int i = (NUM_LEDS_1 * 24) + 8; i < (NUM_LEDS_1 * 24) + 58;
 80016e2:	2380      	movs	r3, #128	; 0x80
 80016e4:	61fb      	str	r3, [r7, #28]
 80016e6:	e007      	b.n	80016f8 <setLEDs+0x188>
					i++) {
				LED_PWM_Data_1[i] = 0;
 80016e8:	4a49      	ldr	r2, [pc, #292]	; (8001810 <setLEDs+0x2a0>)
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	2100      	movs	r1, #0
 80016ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					i++) {
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	3301      	adds	r3, #1
 80016f6:	61fb      	str	r3, [r7, #28]
			for (int i = (NUM_LEDS_1 * 24) + 8; i < (NUM_LEDS_1 * 24) + 58;
 80016f8:	69fb      	ldr	r3, [r7, #28]
 80016fa:	2bb1      	cmp	r3, #177	; 0xb1
 80016fc:	ddf4      	ble.n	80016e8 <setLEDs+0x178>
			}
			break;
 80016fe:	e0bc      	b.n	800187a <setLEDs+0x30a>
		case 2:
			for (int j = 0; j < 3; j++) {
 8001700:	2300      	movs	r3, #0
 8001702:	61bb      	str	r3, [r7, #24]
 8001704:	e042      	b.n	800178c <setLEDs+0x21c>
				for (int n = 0; n < 8; n++) {
 8001706:	2300      	movs	r3, #0
 8001708:	617b      	str	r3, [r7, #20]
 800170a:	e039      	b.n	8001780 <setLEDs+0x210>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 800170c:	493e      	ldr	r1, [pc, #248]	; (8001808 <setLEDs+0x298>)
 800170e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001710:	4613      	mov	r3, r2
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	4413      	add	r3, r2
 8001716:	69ba      	ldr	r2, [r7, #24]
 8001718:	4413      	add	r3, r2
 800171a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800171e:	2180      	movs	r1, #128	; 0x80
 8001720:	697a      	ldr	r2, [r7, #20]
 8001722:	fa41 f202 	asr.w	r2, r1, r2
 8001726:	4013      	ands	r3, r2
 8001728:	2b00      	cmp	r3, #0
 800172a:	d013      	beq.n	8001754 <setLEDs+0x1e4>
						LED_PWM_Data_2[n + (8 * j) + (24 * LEDS_lookup[i][1])
 800172c:	69bb      	ldr	r3, [r7, #24]
 800172e:	00da      	lsls	r2, r3, #3
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	18d1      	adds	r1, r2, r3
 8001734:	4a33      	ldr	r2, [pc, #204]	; (8001804 <setLEDs+0x294>)
 8001736:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001738:	00db      	lsls	r3, r3, #3
 800173a:	4413      	add	r3, r2
 800173c:	685a      	ldr	r2, [r3, #4]
 800173e:	4613      	mov	r3, r2
 8001740:	005b      	lsls	r3, r3, #1
 8001742:	4413      	add	r3, r2
 8001744:	00db      	lsls	r3, r3, #3
 8001746:	440b      	add	r3, r1
								+ 8] = 60;
 8001748:	3308      	adds	r3, #8
 800174a:	4a32      	ldr	r2, [pc, #200]	; (8001814 <setLEDs+0x2a4>)
 800174c:	213c      	movs	r1, #60	; 0x3c
 800174e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001752:	e012      	b.n	800177a <setLEDs+0x20a>
					} else {
						LED_PWM_Data_2[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8001754:	69bb      	ldr	r3, [r7, #24]
 8001756:	00da      	lsls	r2, r3, #3
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	18d1      	adds	r1, r2, r3
 800175c:	4a29      	ldr	r2, [pc, #164]	; (8001804 <setLEDs+0x294>)
 800175e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001760:	00db      	lsls	r3, r3, #3
 8001762:	4413      	add	r3, r2
 8001764:	685a      	ldr	r2, [r3, #4]
 8001766:	4613      	mov	r3, r2
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	4413      	add	r3, r2
 800176c:	00db      	lsls	r3, r3, #3
 800176e:	440b      	add	r3, r1
								+ 8] = 30;
 8001770:	3308      	adds	r3, #8
 8001772:	4a28      	ldr	r2, [pc, #160]	; (8001814 <setLEDs+0x2a4>)
 8001774:	211e      	movs	r1, #30
 8001776:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	3301      	adds	r3, #1
 800177e:	617b      	str	r3, [r7, #20]
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	2b07      	cmp	r3, #7
 8001784:	ddc2      	ble.n	800170c <setLEDs+0x19c>
			for (int j = 0; j < 3; j++) {
 8001786:	69bb      	ldr	r3, [r7, #24]
 8001788:	3301      	adds	r3, #1
 800178a:	61bb      	str	r3, [r7, #24]
 800178c:	69bb      	ldr	r3, [r7, #24]
 800178e:	2b02      	cmp	r3, #2
 8001790:	ddb9      	ble.n	8001706 <setLEDs+0x196>
					}
				}
			}
			for (int i = (NUM_LEDS_2 * 24) + 8; i < (NUM_LEDS_2 * 24) + 58;
 8001792:	2338      	movs	r3, #56	; 0x38
 8001794:	613b      	str	r3, [r7, #16]
 8001796:	e007      	b.n	80017a8 <setLEDs+0x238>
					i++) {
				LED_PWM_Data_2[i] = 0;
 8001798:	4a1e      	ldr	r2, [pc, #120]	; (8001814 <setLEDs+0x2a4>)
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	2100      	movs	r1, #0
 800179e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					i++) {
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	3301      	adds	r3, #1
 80017a6:	613b      	str	r3, [r7, #16]
			for (int i = (NUM_LEDS_2 * 24) + 8; i < (NUM_LEDS_2 * 24) + 58;
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	2b69      	cmp	r3, #105	; 0x69
 80017ac:	ddf4      	ble.n	8001798 <setLEDs+0x228>
			}
			break;
 80017ae:	e064      	b.n	800187a <setLEDs+0x30a>
		case 3:
			for (int j = 0; j < 3; j++) {
 80017b0:	2300      	movs	r3, #0
 80017b2:	60fb      	str	r3, [r7, #12]
 80017b4:	e04e      	b.n	8001854 <setLEDs+0x2e4>
				for (int n = 0; n < 8; n++) {
 80017b6:	2300      	movs	r3, #0
 80017b8:	60bb      	str	r3, [r7, #8]
 80017ba:	e045      	b.n	8001848 <setLEDs+0x2d8>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 80017bc:	4912      	ldr	r1, [pc, #72]	; (8001808 <setLEDs+0x298>)
 80017be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80017c0:	4613      	mov	r3, r2
 80017c2:	005b      	lsls	r3, r3, #1
 80017c4:	4413      	add	r3, r2
 80017c6:	68fa      	ldr	r2, [r7, #12]
 80017c8:	4413      	add	r3, r2
 80017ca:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80017ce:	2180      	movs	r1, #128	; 0x80
 80017d0:	68ba      	ldr	r2, [r7, #8]
 80017d2:	fa41 f202 	asr.w	r2, r1, r2
 80017d6:	4013      	ands	r3, r2
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d01f      	beq.n	800181c <setLEDs+0x2ac>
						LED_PWM_Data_3[n + (8 * j) + (24 * LEDS_lookup[i][1])
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	00da      	lsls	r2, r3, #3
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	18d1      	adds	r1, r2, r3
 80017e4:	4a07      	ldr	r2, [pc, #28]	; (8001804 <setLEDs+0x294>)
 80017e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017e8:	00db      	lsls	r3, r3, #3
 80017ea:	4413      	add	r3, r2
 80017ec:	685a      	ldr	r2, [r3, #4]
 80017ee:	4613      	mov	r3, r2
 80017f0:	005b      	lsls	r3, r3, #1
 80017f2:	4413      	add	r3, r2
 80017f4:	00db      	lsls	r3, r3, #3
 80017f6:	440b      	add	r3, r1
								+ 8] = 60;
 80017f8:	3308      	adds	r3, #8
 80017fa:	4a07      	ldr	r2, [pc, #28]	; (8001818 <setLEDs+0x2a8>)
 80017fc:	213c      	movs	r1, #60	; 0x3c
 80017fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001802:	e01e      	b.n	8001842 <setLEDs+0x2d2>
 8001804:	080203a4 	.word	0x080203a4
 8001808:	24000cc4 	.word	0x24000cc4
 800180c:	240003e4 	.word	0x240003e4
 8001810:	240006ac 	.word	0x240006ac
 8001814:	24000974 	.word	0x24000974
 8001818:	24000b1c 	.word	0x24000b1c
					} else {
						LED_PWM_Data_3[n + (8 * j) + (24 * LEDS_lookup[i][1])
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	00da      	lsls	r2, r3, #3
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	18d1      	adds	r1, r2, r3
 8001824:	4a26      	ldr	r2, [pc, #152]	; (80018c0 <setLEDs+0x350>)
 8001826:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001828:	00db      	lsls	r3, r3, #3
 800182a:	4413      	add	r3, r2
 800182c:	685a      	ldr	r2, [r3, #4]
 800182e:	4613      	mov	r3, r2
 8001830:	005b      	lsls	r3, r3, #1
 8001832:	4413      	add	r3, r2
 8001834:	00db      	lsls	r3, r3, #3
 8001836:	440b      	add	r3, r1
								+ 8] = 30;
 8001838:	3308      	adds	r3, #8
 800183a:	4a22      	ldr	r2, [pc, #136]	; (80018c4 <setLEDs+0x354>)
 800183c:	211e      	movs	r1, #30
 800183e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	3301      	adds	r3, #1
 8001846:	60bb      	str	r3, [r7, #8]
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	2b07      	cmp	r3, #7
 800184c:	ddb6      	ble.n	80017bc <setLEDs+0x24c>
			for (int j = 0; j < 3; j++) {
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	3301      	adds	r3, #1
 8001852:	60fb      	str	r3, [r7, #12]
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	2b02      	cmp	r3, #2
 8001858:	ddad      	ble.n	80017b6 <setLEDs+0x246>
					}
				}
			}
			for (int i = (NUM_LEDS_3 * 24) + 8; i < (NUM_LEDS_3 * 24) + 58;
 800185a:	2338      	movs	r3, #56	; 0x38
 800185c:	607b      	str	r3, [r7, #4]
 800185e:	e007      	b.n	8001870 <setLEDs+0x300>
					i++) {
				LED_PWM_Data_3[i] = 0;
 8001860:	4a18      	ldr	r2, [pc, #96]	; (80018c4 <setLEDs+0x354>)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2100      	movs	r1, #0
 8001866:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					i++) {
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	3301      	adds	r3, #1
 800186e:	607b      	str	r3, [r7, #4]
			for (int i = (NUM_LEDS_3 * 24) + 8; i < (NUM_LEDS_3 * 24) + 58;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2b69      	cmp	r3, #105	; 0x69
 8001874:	ddf4      	ble.n	8001860 <setLEDs+0x2f0>
			}
			break;
 8001876:	e000      	b.n	800187a <setLEDs+0x30a>
		default:
			break;
 8001878:	bf00      	nop
			i++) {
 800187a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800187c:	3301      	adds	r3, #1
 800187e:	637b      	str	r3, [r7, #52]	; 0x34
	for (int i = 0; i < NUM_LEDS_0 + NUM_LEDS_1 + NUM_LEDS_2 + NUM_LEDS_3;
 8001880:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001882:	2b0d      	cmp	r3, #13
 8001884:	f77f ae7a 	ble.w	800157c <setLEDs+0xc>
		}
	}

	HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_4, LED_PWM_Data_0,
 8001888:	23b2      	movs	r3, #178	; 0xb2
 800188a:	4a0f      	ldr	r2, [pc, #60]	; (80018c8 <setLEDs+0x358>)
 800188c:	210c      	movs	r1, #12
 800188e:	480f      	ldr	r0, [pc, #60]	; (80018cc <setLEDs+0x35c>)
 8001890:	f00f f946 	bl	8010b20 <HAL_TIM_PWM_Start_DMA>
			(NUM_LEDS_0 * 24) + 58); //DMA for LEDS 0
	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_3, LED_PWM_Data_1,
 8001894:	23b2      	movs	r3, #178	; 0xb2
 8001896:	4a0e      	ldr	r2, [pc, #56]	; (80018d0 <setLEDs+0x360>)
 8001898:	2108      	movs	r1, #8
 800189a:	480e      	ldr	r0, [pc, #56]	; (80018d4 <setLEDs+0x364>)
 800189c:	f00f f940 	bl	8010b20 <HAL_TIM_PWM_Start_DMA>
			(NUM_LEDS_1 * 24) + 58); //DMA for LEDS 1
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_2, LED_PWM_Data_2,
 80018a0:	236a      	movs	r3, #106	; 0x6a
 80018a2:	4a0d      	ldr	r2, [pc, #52]	; (80018d8 <setLEDs+0x368>)
 80018a4:	2104      	movs	r1, #4
 80018a6:	480d      	ldr	r0, [pc, #52]	; (80018dc <setLEDs+0x36c>)
 80018a8:	f00f f93a 	bl	8010b20 <HAL_TIM_PWM_Start_DMA>
			(NUM_LEDS_2 * 24) + 58); //DMA for LEDS 2
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, LED_PWM_Data_3,
 80018ac:	236a      	movs	r3, #106	; 0x6a
 80018ae:	4a05      	ldr	r2, [pc, #20]	; (80018c4 <setLEDs+0x354>)
 80018b0:	2100      	movs	r1, #0
 80018b2:	480a      	ldr	r0, [pc, #40]	; (80018dc <setLEDs+0x36c>)
 80018b4:	f00f f934 	bl	8010b20 <HAL_TIM_PWM_Start_DMA>
			(NUM_LEDS_3 * 24) + 58); //DMA for LEDS 3

}
 80018b8:	bf00      	nop
 80018ba:	3738      	adds	r7, #56	; 0x38
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	080203a4 	.word	0x080203a4
 80018c4:	24000b1c 	.word	0x24000b1c
 80018c8:	240003e4 	.word	0x240003e4
 80018cc:	24001328 	.word	0x24001328
 80018d0:	240006ac 	.word	0x240006ac
 80018d4:	24001244 	.word	0x24001244
 80018d8:	24000974 	.word	0x24000974
 80018dc:	24001290 	.word	0x24001290

080018e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b090      	sub	sp, #64	; 0x40
 80018e4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018e6:	f002 fc01 	bl	80040ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018ea:	f000 f87b 	bl	80019e4 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80018ee:	f000 f8f1 	bl	8001ad4 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018f2:	f000 fe9d 	bl	8002630 <MX_GPIO_Init>
  MX_DMA_Init();
 80018f6:	f000 fe3b 	bl	8002570 <MX_DMA_Init>
  MX_SPI3_Init();
 80018fa:	f000 fb71 	bl	8001fe0 <MX_SPI3_Init>
  MX_FDCAN3_Init();
 80018fe:	f000 fa01 	bl	8001d04 <MX_FDCAN3_Init>
  MX_USART6_UART_Init();
 8001902:	f000 fde9 	bl	80024d8 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8001906:	f000 f917 	bl	8001b38 <MX_ADC1_Init>
  MX_TIM4_Init();
 800190a:	f000 fc7b 	bl	8002204 <MX_TIM4_Init>
  MX_ADC3_Init();
 800190e:	f000 f98b 	bl	8001c28 <MX_ADC3_Init>
  MX_SPI2_Init();
 8001912:	f000 fb0f 	bl	8001f34 <MX_SPI2_Init>
  MX_I2C2_Init();
 8001916:	f000 fa59 	bl	8001dcc <MX_I2C2_Init>
  MX_TIM2_Init();
 800191a:	f000 fbb7 	bl	800208c <MX_TIM2_Init>
  MX_TIM5_Init();
 800191e:	f000 fced 	bl	80022fc <MX_TIM5_Init>
  MX_TIM3_Init();
 8001922:	f000 fc0b 	bl	800213c <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 8001926:	f018 ffb1 	bl	801a88c <MX_USB_DEVICE_Init>
  MX_SPI1_Init();
 800192a:	f000 faad 	bl	8001e88 <MX_SPI1_Init>
  MX_UART4_Init();
 800192e:	f000 fd87 	bl	8002440 <MX_UART4_Init>
  MX_FATFS_Init();
 8001932:	f013 fdcb 	bl	80154cc <MX_FATFS_Init>
  MX_SDMMC2_SD_Init();
 8001936:	f000 fa89 	bl	8001e4c <MX_SDMMC2_SD_Init>
  MX_TIM13_Init();
 800193a:	f000 fd39 	bl	80023b0 <MX_TIM13_Init>
  MX_TIM14_Init();
 800193e:	f000 fd5b 	bl	80023f8 <MX_TIM14_Init>
  MX_RNG_Init();
 8001942:	f000 ffdf 	bl	8002904 <MX_RNG_Init>
  /* USER CODE BEGIN 2 */
	char dummy[50];
	disarm(dummy);
 8001946:	1d3b      	adds	r3, r7, #4
 8001948:	4618      	mov	r0, r3
 800194a:	f001 f83d 	bl	80029c8 <disarm>


	FR_Status = f_mount(&FatFs, SDPath, 1);
 800194e:	2201      	movs	r2, #1
 8001950:	4918      	ldr	r1, [pc, #96]	; (80019b4 <main+0xd4>)
 8001952:	4819      	ldr	r0, [pc, #100]	; (80019b8 <main+0xd8>)
 8001954:	f018 f98e 	bl	8019c74 <f_mount>
 8001958:	4603      	mov	r3, r0
 800195a:	461a      	mov	r2, r3
 800195c:	4b17      	ldr	r3, [pc, #92]	; (80019bc <main+0xdc>)
 800195e:	701a      	strb	r2, [r3, #0]

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001960:	210c      	movs	r1, #12
 8001962:	4817      	ldr	r0, [pc, #92]	; (80019c0 <main+0xe0>)
 8001964:	f00e ffc0 	bl	80108e8 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, 1);
 8001968:	2201      	movs	r2, #1
 800196a:	2104      	movs	r1, #4
 800196c:	4815      	ldr	r0, [pc, #84]	; (80019c4 <main+0xe4>)
 800196e:	f007 fb4d 	bl	800900c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, 1);
 8001972:	2201      	movs	r2, #1
 8001974:	2108      	movs	r1, #8
 8001976:	4813      	ldr	r0, [pc, #76]	; (80019c4 <main+0xe4>)
 8001978:	f007 fb48 	bl	800900c <HAL_GPIO_WritePin>

	FR_Status = f_open(&Fil, "MyTextFile.txt", FA_CREATE_NEW);
 800197c:	2204      	movs	r2, #4
 800197e:	4912      	ldr	r1, [pc, #72]	; (80019c8 <main+0xe8>)
 8001980:	4812      	ldr	r0, [pc, #72]	; (80019cc <main+0xec>)
 8001982:	f018 f9bd 	bl	8019d00 <f_open>
 8001986:	4603      	mov	r3, r0
 8001988:	461a      	mov	r2, r3
 800198a:	4b0c      	ldr	r3, [pc, #48]	; (80019bc <main+0xdc>)
 800198c:	701a      	strb	r2, [r3, #0]
	f_close(&Fil);
 800198e:	480f      	ldr	r0, [pc, #60]	; (80019cc <main+0xec>)
 8001990:	f018 fd94 	bl	801a4bc <f_close>

	LoRA_begin(868000000);
 8001994:	480e      	ldr	r0, [pc, #56]	; (80019d0 <main+0xf0>)
 8001996:	f7ff f9af 	bl	8000cf8 <LoRA_begin>
	communicationHandler(
 800199a:	2300      	movs	r3, #0
 800199c:	9300      	str	r3, [sp, #0]
 800199e:	4b0d      	ldr	r3, [pc, #52]	; (80019d4 <main+0xf4>)
 80019a0:	4a0d      	ldr	r2, [pc, #52]	; (80019d8 <main+0xf8>)
 80019a2:	490e      	ldr	r1, [pc, #56]	; (80019dc <main+0xfc>)
 80019a4:	480e      	ldr	r0, [pc, #56]	; (80019e0 <main+0x100>)
 80019a6:	f7ff fb8f 	bl	80010c8 <communicationHandler>
 80019aa:	2300      	movs	r3, #0

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3738      	adds	r7, #56	; 0x38
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	24003ec8 	.word	0x24003ec8
 80019b8:	2400178c 	.word	0x2400178c
 80019bc:	240037f4 	.word	0x240037f4
 80019c0:	240012dc 	.word	0x240012dc
 80019c4:	58021800 	.word	0x58021800
 80019c8:	0802017c 	.word	0x0802017c
 80019cc:	240027c4 	.word	0x240027c4
 80019d0:	33bca100 	.word	0x33bca100
 80019d4:	08002ca1 	.word	0x08002ca1
 80019d8:	08002bf5 	.word	0x08002bf5
 80019dc:	08002bd5 	.word	0x08002bd5
 80019e0:	08002bb9 	.word	0x08002bb9

080019e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b09c      	sub	sp, #112	; 0x70
 80019e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019ee:	224c      	movs	r2, #76	; 0x4c
 80019f0:	2100      	movs	r1, #0
 80019f2:	4618      	mov	r0, r3
 80019f4:	f01a fbf1 	bl	801c1da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019f8:	1d3b      	adds	r3, r7, #4
 80019fa:	2220      	movs	r2, #32
 80019fc:	2100      	movs	r1, #0
 80019fe:	4618      	mov	r0, r3
 8001a00:	f01a fbeb 	bl	801c1da <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001a04:	2002      	movs	r0, #2
 8001a06:	f008 ff15 	bl	800a834 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	603b      	str	r3, [r7, #0]
 8001a0e:	4b30      	ldr	r3, [pc, #192]	; (8001ad0 <SystemClock_Config+0xec>)
 8001a10:	699b      	ldr	r3, [r3, #24]
 8001a12:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a16:	4a2e      	ldr	r2, [pc, #184]	; (8001ad0 <SystemClock_Config+0xec>)
 8001a18:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a1c:	6193      	str	r3, [r2, #24]
 8001a1e:	4b2c      	ldr	r3, [pc, #176]	; (8001ad0 <SystemClock_Config+0xec>)
 8001a20:	699b      	ldr	r3, [r3, #24]
 8001a22:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a26:	603b      	str	r3, [r7, #0]
 8001a28:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001a2a:	bf00      	nop
 8001a2c:	4b28      	ldr	r3, [pc, #160]	; (8001ad0 <SystemClock_Config+0xec>)
 8001a2e:	699b      	ldr	r3, [r3, #24]
 8001a30:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001a34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a38:	d1f8      	bne.n	8001a2c <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8001a3a:	2322      	movs	r3, #34	; 0x22
 8001a3c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8001a42:	2340      	movs	r3, #64	; 0x40
 8001a44:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001a46:	2301      	movs	r3, #1
 8001a48:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001a52:	2304      	movs	r3, #4
 8001a54:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8001a56:	230c      	movs	r3, #12
 8001a58:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001a62:	2302      	movs	r3, #2
 8001a64:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001a66:	230c      	movs	r3, #12
 8001a68:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a76:	4618      	mov	r0, r3
 8001a78:	f008 ff26 	bl	800a8c8 <HAL_RCC_OscConfig>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001a82:	f000 ff39 	bl	80028f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a86:	233f      	movs	r3, #63	; 0x3f
 8001a88:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001a92:	2308      	movs	r3, #8
 8001a94:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001a96:	2340      	movs	r3, #64	; 0x40
 8001a98:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001a9a:	2340      	movs	r3, #64	; 0x40
 8001a9c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001a9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001aa2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001aa4:	2340      	movs	r3, #64	; 0x40
 8001aa6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001aa8:	1d3b      	adds	r3, r7, #4
 8001aaa:	2101      	movs	r1, #1
 8001aac:	4618      	mov	r0, r3
 8001aae:	f009 fae5 	bl	800b07c <HAL_RCC_ClockConfig>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d001      	beq.n	8001abc <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8001ab8:	f000 ff1e 	bl	80028f8 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8001abc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	2000      	movs	r0, #0
 8001ac4:	f009 fc90 	bl	800b3e8 <HAL_RCC_MCOConfig>
}
 8001ac8:	bf00      	nop
 8001aca:	3770      	adds	r7, #112	; 0x70
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	58024800 	.word	0x58024800

08001ad4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b0ae      	sub	sp, #184	; 0xb8
 8001ad8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ada:	463b      	mov	r3, r7
 8001adc:	22b8      	movs	r2, #184	; 0xb8
 8001ade:	2100      	movs	r1, #0
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f01a fb7a 	bl	801c1da <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SPI3
 8001ae6:	f44f 2201 	mov.w	r2, #528384	; 0x81000
 8001aea:	f04f 0300 	mov.w	r3, #0
 8001aee:	e9c7 2300 	strd	r2, r3, [r7]
                              |RCC_PERIPHCLK_SPI2|RCC_PERIPHCLK_SPI1;
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8001af2:	2304      	movs	r3, #4
 8001af4:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 8001af6:	230c      	movs	r3, #12
 8001af8:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 4;
 8001afa:	2304      	movs	r3, #4
 8001afc:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001afe:	2302      	movs	r3, #2
 8001b00:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001b02:	2302      	movs	r3, #2
 8001b04:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001b06:	23c0      	movs	r3, #192	; 0xc0
 8001b08:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8001b12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b16:	65fb      	str	r3, [r7, #92]	; 0x5c
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b1e:	463b      	mov	r3, r7
 8001b20:	4618      	mov	r0, r3
 8001b22:	f009 fea1 	bl	800b868 <HAL_RCCEx_PeriphCLKConfig>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8001b2c:	f000 fee4 	bl	80028f8 <Error_Handler>
  }
}
 8001b30:	bf00      	nop
 8001b32:	37b8      	adds	r7, #184	; 0xb8
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}

08001b38 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b08c      	sub	sp, #48	; 0x30
 8001b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001b3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	605a      	str	r2, [r3, #4]
 8001b48:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001b4a:	463b      	mov	r3, r7
 8001b4c:	2224      	movs	r2, #36	; 0x24
 8001b4e:	2100      	movs	r1, #0
 8001b50:	4618      	mov	r0, r3
 8001b52:	f01a fb42 	bl	801c1da <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001b56:	4b31      	ldr	r3, [pc, #196]	; (8001c1c <MX_ADC1_Init+0xe4>)
 8001b58:	4a31      	ldr	r2, [pc, #196]	; (8001c20 <MX_ADC1_Init+0xe8>)
 8001b5a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 8001b5c:	4b2f      	ldr	r3, [pc, #188]	; (8001c1c <MX_ADC1_Init+0xe4>)
 8001b5e:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 8001b62:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8001b64:	4b2d      	ldr	r3, [pc, #180]	; (8001c1c <MX_ADC1_Init+0xe4>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b6a:	4b2c      	ldr	r3, [pc, #176]	; (8001c1c <MX_ADC1_Init+0xe4>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b70:	4b2a      	ldr	r3, [pc, #168]	; (8001c1c <MX_ADC1_Init+0xe4>)
 8001b72:	2204      	movs	r2, #4
 8001b74:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001b76:	4b29      	ldr	r3, [pc, #164]	; (8001c1c <MX_ADC1_Init+0xe4>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b7c:	4b27      	ldr	r3, [pc, #156]	; (8001c1c <MX_ADC1_Init+0xe4>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001b82:	4b26      	ldr	r3, [pc, #152]	; (8001c1c <MX_ADC1_Init+0xe4>)
 8001b84:	2201      	movs	r2, #1
 8001b86:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b88:	4b24      	ldr	r3, [pc, #144]	; (8001c1c <MX_ADC1_Init+0xe4>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b90:	4b22      	ldr	r3, [pc, #136]	; (8001c1c <MX_ADC1_Init+0xe4>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b96:	4b21      	ldr	r3, [pc, #132]	; (8001c1c <MX_ADC1_Init+0xe4>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001b9c:	4b1f      	ldr	r3, [pc, #124]	; (8001c1c <MX_ADC1_Init+0xe4>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001ba2:	4b1e      	ldr	r3, [pc, #120]	; (8001c1c <MX_ADC1_Init+0xe4>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001ba8:	4b1c      	ldr	r3, [pc, #112]	; (8001c1c <MX_ADC1_Init+0xe4>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8001bae:	4b1b      	ldr	r3, [pc, #108]	; (8001c1c <MX_ADC1_Init+0xe4>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001bb6:	4819      	ldr	r0, [pc, #100]	; (8001c1c <MX_ADC1_Init+0xe4>)
 8001bb8:	f002 fe50 	bl	800485c <HAL_ADC_Init>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001bc2:	f000 fe99 	bl	80028f8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001bca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4812      	ldr	r0, [pc, #72]	; (8001c1c <MX_ADC1_Init+0xe4>)
 8001bd2:	f004 fa31 	bl	8006038 <HAL_ADCEx_MultiModeConfigChannel>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8001bdc:	f000 fe8c 	bl	80028f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001be0:	4b10      	ldr	r3, [pc, #64]	; (8001c24 <MX_ADC1_Init+0xec>)
 8001be2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001be4:	2306      	movs	r3, #6
 8001be6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
 8001be8:	2303      	movs	r3, #3
 8001bea:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001bec:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001bf0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001bf2:	2304      	movs	r3, #4
 8001bf4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c00:	463b      	mov	r3, r7
 8001c02:	4619      	mov	r1, r3
 8001c04:	4805      	ldr	r0, [pc, #20]	; (8001c1c <MX_ADC1_Init+0xe4>)
 8001c06:	f003 fa31 	bl	800506c <HAL_ADC_ConfigChannel>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8001c10:	f000 fe72 	bl	80028f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001c14:	bf00      	nop
 8001c16:	3730      	adds	r7, #48	; 0x30
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	24000d6c 	.word	0x24000d6c
 8001c20:	40022000 	.word	0x40022000
 8001c24:	3ac04000 	.word	0x3ac04000

08001c28 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b08a      	sub	sp, #40	; 0x28
 8001c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c2e:	1d3b      	adds	r3, r7, #4
 8001c30:	2224      	movs	r2, #36	; 0x24
 8001c32:	2100      	movs	r1, #0
 8001c34:	4618      	mov	r0, r3
 8001c36:	f01a fad0 	bl	801c1da <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001c3a:	4b2f      	ldr	r3, [pc, #188]	; (8001cf8 <MX_ADC3_Init+0xd0>)
 8001c3c:	4a2f      	ldr	r2, [pc, #188]	; (8001cfc <MX_ADC3_Init+0xd4>)
 8001c3e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 8001c40:	4b2d      	ldr	r3, [pc, #180]	; (8001cf8 <MX_ADC3_Init+0xd0>)
 8001c42:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 8001c46:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001c48:	4b2b      	ldr	r3, [pc, #172]	; (8001cf8 <MX_ADC3_Init+0xd0>)
 8001c4a:	2208      	movs	r2, #8
 8001c4c:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 8001c4e:	4b2a      	ldr	r3, [pc, #168]	; (8001cf8 <MX_ADC3_Init+0xd0>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001c54:	4b28      	ldr	r3, [pc, #160]	; (8001cf8 <MX_ADC3_Init+0xd0>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c5a:	4b27      	ldr	r3, [pc, #156]	; (8001cf8 <MX_ADC3_Init+0xd0>)
 8001c5c:	2204      	movs	r2, #4
 8001c5e:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001c60:	4b25      	ldr	r3, [pc, #148]	; (8001cf8 <MX_ADC3_Init+0xd0>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001c66:	4b24      	ldr	r3, [pc, #144]	; (8001cf8 <MX_ADC3_Init+0xd0>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 8001c6c:	4b22      	ldr	r3, [pc, #136]	; (8001cf8 <MX_ADC3_Init+0xd0>)
 8001c6e:	2201      	movs	r2, #1
 8001c70:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001c72:	4b21      	ldr	r3, [pc, #132]	; (8001cf8 <MX_ADC3_Init+0xd0>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c7a:	4b1f      	ldr	r3, [pc, #124]	; (8001cf8 <MX_ADC3_Init+0xd0>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c80:	4b1d      	ldr	r3, [pc, #116]	; (8001cf8 <MX_ADC3_Init+0xd0>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8001c86:	4b1c      	ldr	r3, [pc, #112]	; (8001cf8 <MX_ADC3_Init+0xd0>)
 8001c88:	2201      	movs	r2, #1
 8001c8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8001c8e:	4b1a      	ldr	r3, [pc, #104]	; (8001cf8 <MX_ADC3_Init+0xd0>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001c94:	4b18      	ldr	r3, [pc, #96]	; (8001cf8 <MX_ADC3_Init+0xd0>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001c9a:	4b17      	ldr	r3, [pc, #92]	; (8001cf8 <MX_ADC3_Init+0xd0>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001ca0:	4b15      	ldr	r3, [pc, #84]	; (8001cf8 <MX_ADC3_Init+0xd0>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	641a      	str	r2, [r3, #64]	; 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 8001ca6:	4b14      	ldr	r3, [pc, #80]	; (8001cf8 <MX_ADC3_Init+0xd0>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001cae:	4812      	ldr	r0, [pc, #72]	; (8001cf8 <MX_ADC3_Init+0xd0>)
 8001cb0:	f002 fdd4 	bl	800485c <HAL_ADC_Init>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <MX_ADC3_Init+0x96>
  {
    Error_Handler();
 8001cba:	f000 fe1d 	bl	80028f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001cbe:	4b10      	ldr	r3, [pc, #64]	; (8001d00 <MX_ADC3_Init+0xd8>)
 8001cc0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001cc2:	2306      	movs	r3, #6
 8001cc4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_2CYCLES_5;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001cca:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001cce:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001cd0:	2304      	movs	r3, #4
 8001cd2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001cdc:	1d3b      	adds	r3, r7, #4
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4805      	ldr	r0, [pc, #20]	; (8001cf8 <MX_ADC3_Init+0xd0>)
 8001ce2:	f003 f9c3 	bl	800506c <HAL_ADC_ConfigChannel>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <MX_ADC3_Init+0xc8>
  {
    Error_Handler();
 8001cec:	f000 fe04 	bl	80028f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001cf0:	bf00      	nop
 8001cf2:	3728      	adds	r7, #40	; 0x28
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	24000ddc 	.word	0x24000ddc
 8001cfc:	58026000 	.word	0x58026000
 8001d00:	04300002 	.word	0x04300002

08001d04 <MX_FDCAN3_Init>:
  * @brief FDCAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN3_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 8001d08:	4b2e      	ldr	r3, [pc, #184]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d0a:	4a2f      	ldr	r2, [pc, #188]	; (8001dc8 <MX_FDCAN3_Init+0xc4>)
 8001d0c:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001d0e:	4b2d      	ldr	r3, [pc, #180]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 8001d14:	4b2b      	ldr	r3, [pc, #172]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = DISABLE;
 8001d1a:	4b2a      	ldr	r3, [pc, #168]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 8001d20:	4b28      	ldr	r3, [pc, #160]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 8001d26:	4b27      	ldr	r3, [pc, #156]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 16;
 8001d2c:	4b25      	ldr	r3, [pc, #148]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d2e:	2210      	movs	r2, #16
 8001d30:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 1;
 8001d32:	4b24      	ldr	r3, [pc, #144]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d34:	2201      	movs	r2, #1
 8001d36:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 2;
 8001d38:	4b22      	ldr	r3, [pc, #136]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d3a:	2202      	movs	r2, #2
 8001d3c:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 2;
 8001d3e:	4b21      	ldr	r3, [pc, #132]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d40:	2202      	movs	r2, #2
 8001d42:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 8001d44:	4b1f      	ldr	r3, [pc, #124]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d46:	2201      	movs	r2, #1
 8001d48:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan3.Init.DataSyncJumpWidth = 1;
 8001d4a:	4b1e      	ldr	r3, [pc, #120]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan3.Init.DataTimeSeg1 = 1;
 8001d50:	4b1c      	ldr	r3, [pc, #112]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d52:	2201      	movs	r2, #1
 8001d54:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan3.Init.DataTimeSeg2 = 1;
 8001d56:	4b1b      	ldr	r3, [pc, #108]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d58:	2201      	movs	r2, #1
 8001d5a:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan3.Init.MessageRAMOffset = 0;
 8001d5c:	4b19      	ldr	r3, [pc, #100]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan3.Init.StdFiltersNbr = 0;
 8001d62:	4b18      	ldr	r3, [pc, #96]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan3.Init.ExtFiltersNbr = 0;
 8001d68:	4b16      	ldr	r3, [pc, #88]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan3.Init.RxFifo0ElmtsNbr = 0;
 8001d6e:	4b15      	ldr	r3, [pc, #84]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan3.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001d74:	4b13      	ldr	r3, [pc, #76]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d76:	2204      	movs	r2, #4
 8001d78:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan3.Init.RxFifo1ElmtsNbr = 0;
 8001d7a:	4b12      	ldr	r3, [pc, #72]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan3.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001d80:	4b10      	ldr	r3, [pc, #64]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d82:	2204      	movs	r2, #4
 8001d84:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan3.Init.RxBuffersNbr = 0;
 8001d86:	4b0f      	ldr	r3, [pc, #60]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan3.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001d8c:	4b0d      	ldr	r3, [pc, #52]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d8e:	2204      	movs	r2, #4
 8001d90:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan3.Init.TxEventsNbr = 0;
 8001d92:	4b0c      	ldr	r3, [pc, #48]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan3.Init.TxBuffersNbr = 0;
 8001d98:	4b0a      	ldr	r3, [pc, #40]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan3.Init.TxFifoQueueElmtsNbr = 0;
 8001d9e:	4b09      	ldr	r3, [pc, #36]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001da4:	4b07      	ldr	r3, [pc, #28]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan3.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001daa:	4b06      	ldr	r3, [pc, #24]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001dac:	2204      	movs	r2, #4
 8001dae:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 8001db0:	4804      	ldr	r0, [pc, #16]	; (8001dc4 <MX_FDCAN3_Init+0xc0>)
 8001db2:	f006 fc07 	bl	80085c4 <HAL_FDCAN_Init>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_FDCAN3_Init+0xbc>
  {
    Error_Handler();
 8001dbc:	f000 fd9c 	bl	80028f8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 8001dc0:	bf00      	nop
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	24000f3c 	.word	0x24000f3c
 8001dc8:	4000d400 	.word	0x4000d400

08001dcc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001dd0:	4b1b      	ldr	r3, [pc, #108]	; (8001e40 <MX_I2C2_Init+0x74>)
 8001dd2:	4a1c      	ldr	r2, [pc, #112]	; (8001e44 <MX_I2C2_Init+0x78>)
 8001dd4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 8001dd6:	4b1a      	ldr	r3, [pc, #104]	; (8001e40 <MX_I2C2_Init+0x74>)
 8001dd8:	4a1b      	ldr	r2, [pc, #108]	; (8001e48 <MX_I2C2_Init+0x7c>)
 8001dda:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001ddc:	4b18      	ldr	r3, [pc, #96]	; (8001e40 <MX_I2C2_Init+0x74>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001de2:	4b17      	ldr	r3, [pc, #92]	; (8001e40 <MX_I2C2_Init+0x74>)
 8001de4:	2201      	movs	r2, #1
 8001de6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001de8:	4b15      	ldr	r3, [pc, #84]	; (8001e40 <MX_I2C2_Init+0x74>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001dee:	4b14      	ldr	r3, [pc, #80]	; (8001e40 <MX_I2C2_Init+0x74>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001df4:	4b12      	ldr	r3, [pc, #72]	; (8001e40 <MX_I2C2_Init+0x74>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001dfa:	4b11      	ldr	r3, [pc, #68]	; (8001e40 <MX_I2C2_Init+0x74>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e00:	4b0f      	ldr	r3, [pc, #60]	; (8001e40 <MX_I2C2_Init+0x74>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001e06:	480e      	ldr	r0, [pc, #56]	; (8001e40 <MX_I2C2_Init+0x74>)
 8001e08:	f007 f91a 	bl	8009040 <HAL_I2C_Init>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001e12:	f000 fd71 	bl	80028f8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001e16:	2100      	movs	r1, #0
 8001e18:	4809      	ldr	r0, [pc, #36]	; (8001e40 <MX_I2C2_Init+0x74>)
 8001e1a:	f007 f9bb 	bl	8009194 <HAL_I2CEx_ConfigAnalogFilter>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001e24:	f000 fd68 	bl	80028f8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001e28:	2100      	movs	r1, #0
 8001e2a:	4805      	ldr	r0, [pc, #20]	; (8001e40 <MX_I2C2_Init+0x74>)
 8001e2c:	f007 f9fd 	bl	800922a <HAL_I2CEx_ConfigDigitalFilter>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001e36:	f000 fd5f 	bl	80028f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	24000fdc 	.word	0x24000fdc
 8001e44:	40005800 	.word	0x40005800
 8001e48:	20303e5d 	.word	0x20303e5d

08001e4c <MX_SDMMC2_SD_Init>:
  * @brief SDMMC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC2_SD_Init(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC2_Init 0 */

  /* USER CODE BEGIN SDMMC2_Init 1 */

  /* USER CODE END SDMMC2_Init 1 */
  hsd2.Instance = SDMMC2;
 8001e50:	4b0b      	ldr	r3, [pc, #44]	; (8001e80 <MX_SDMMC2_SD_Init+0x34>)
 8001e52:	4a0c      	ldr	r2, [pc, #48]	; (8001e84 <MX_SDMMC2_SD_Init+0x38>)
 8001e54:	601a      	str	r2, [r3, #0]
  hsd2.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8001e56:	4b0a      	ldr	r3, [pc, #40]	; (8001e80 <MX_SDMMC2_SD_Init+0x34>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	605a      	str	r2, [r3, #4]
  hsd2.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001e5c:	4b08      	ldr	r3, [pc, #32]	; (8001e80 <MX_SDMMC2_SD_Init+0x34>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	609a      	str	r2, [r3, #8]
  hsd2.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8001e62:	4b07      	ldr	r3, [pc, #28]	; (8001e80 <MX_SDMMC2_SD_Init+0x34>)
 8001e64:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e68:	60da      	str	r2, [r3, #12]
  hsd2.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8001e6a:	4b05      	ldr	r3, [pc, #20]	; (8001e80 <MX_SDMMC2_SD_Init+0x34>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	611a      	str	r2, [r3, #16]
  hsd2.Init.ClockDiv = 8;
 8001e70:	4b03      	ldr	r3, [pc, #12]	; (8001e80 <MX_SDMMC2_SD_Init+0x34>)
 8001e72:	2208      	movs	r2, #8
 8001e74:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC2_Init 2 */

  /* USER CODE END SDMMC2_Init 2 */

}
 8001e76:	bf00      	nop
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr
 8001e80:	24001030 	.word	0x24001030
 8001e84:	48022400 	.word	0x48022400

08001e88 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001e8c:	4b27      	ldr	r3, [pc, #156]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001e8e:	4a28      	ldr	r2, [pc, #160]	; (8001f30 <MX_SPI1_Init+0xa8>)
 8001e90:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001e92:	4b26      	ldr	r3, [pc, #152]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001e94:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001e98:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e9a:	4b24      	ldr	r3, [pc, #144]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ea0:	4b22      	ldr	r3, [pc, #136]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001ea2:	2207      	movs	r2, #7
 8001ea4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ea6:	4b21      	ldr	r3, [pc, #132]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001eac:	4b1f      	ldr	r3, [pc, #124]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001eb2:	4b1e      	ldr	r3, [pc, #120]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001eb4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001eb8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001eba:	4b1c      	ldr	r3, [pc, #112]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001ebc:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001ec0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ec2:	4b1a      	ldr	r3, [pc, #104]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ec8:	4b18      	ldr	r3, [pc, #96]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ece:	4b17      	ldr	r3, [pc, #92]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001ed4:	4b15      	ldr	r3, [pc, #84]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001eda:	4b14      	ldr	r3, [pc, #80]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001edc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ee0:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001ee2:	4b12      	ldr	r3, [pc, #72]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001ee8:	4b10      	ldr	r3, [pc, #64]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001eee:	4b0f      	ldr	r3, [pc, #60]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001ef4:	4b0d      	ldr	r3, [pc, #52]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001efa:	4b0c      	ldr	r3, [pc, #48]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001f00:	4b0a      	ldr	r3, [pc, #40]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001f06:	4b09      	ldr	r3, [pc, #36]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001f0c:	4b07      	ldr	r3, [pc, #28]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001f12:	4b06      	ldr	r3, [pc, #24]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f18:	4804      	ldr	r0, [pc, #16]	; (8001f2c <MX_SPI1_Init+0xa4>)
 8001f1a:	f00d fe9d 	bl	800fc58 <HAL_SPI_Init>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d001      	beq.n	8001f28 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8001f24:	f000 fce8 	bl	80028f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001f28:	bf00      	nop
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	240010ac 	.word	0x240010ac
 8001f30:	40013000 	.word	0x40013000

08001f34 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001f38:	4b27      	ldr	r3, [pc, #156]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001f3a:	4a28      	ldr	r2, [pc, #160]	; (8001fdc <MX_SPI2_Init+0xa8>)
 8001f3c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001f3e:	4b26      	ldr	r3, [pc, #152]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001f40:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001f44:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001f46:	4b24      	ldr	r3, [pc, #144]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f4c:	4b22      	ldr	r3, [pc, #136]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001f4e:	2207      	movs	r2, #7
 8001f50:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f52:	4b21      	ldr	r3, [pc, #132]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f58:	4b1f      	ldr	r3, [pc, #124]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001f5e:	4b1e      	ldr	r3, [pc, #120]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001f60:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001f64:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001f66:	4b1c      	ldr	r3, [pc, #112]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001f68:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001f6c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f6e:	4b1a      	ldr	r3, [pc, #104]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f74:	4b18      	ldr	r3, [pc, #96]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f7a:	4b17      	ldr	r3, [pc, #92]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001f80:	4b15      	ldr	r3, [pc, #84]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001f86:	4b14      	ldr	r3, [pc, #80]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001f88:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f8c:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001f8e:	4b12      	ldr	r3, [pc, #72]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001f94:	4b10      	ldr	r3, [pc, #64]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001f9a:	4b0f      	ldr	r3, [pc, #60]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001fa0:	4b0d      	ldr	r3, [pc, #52]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001fa6:	4b0c      	ldr	r3, [pc, #48]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001fac:	4b0a      	ldr	r3, [pc, #40]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001fb2:	4b09      	ldr	r3, [pc, #36]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001fb8:	4b07      	ldr	r3, [pc, #28]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001fbe:	4b06      	ldr	r3, [pc, #24]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001fc4:	4804      	ldr	r0, [pc, #16]	; (8001fd8 <MX_SPI2_Init+0xa4>)
 8001fc6:	f00d fe47 	bl	800fc58 <HAL_SPI_Init>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 8001fd0:	f000 fc92 	bl	80028f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001fd4:	bf00      	nop
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	24001134 	.word	0x24001134
 8001fdc:	40003800 	.word	0x40003800

08001fe0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001fe4:	4b27      	ldr	r3, [pc, #156]	; (8002084 <MX_SPI3_Init+0xa4>)
 8001fe6:	4a28      	ldr	r2, [pc, #160]	; (8002088 <MX_SPI3_Init+0xa8>)
 8001fe8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001fea:	4b26      	ldr	r3, [pc, #152]	; (8002084 <MX_SPI3_Init+0xa4>)
 8001fec:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001ff0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001ff2:	4b24      	ldr	r3, [pc, #144]	; (8002084 <MX_SPI3_Init+0xa4>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ff8:	4b22      	ldr	r3, [pc, #136]	; (8002084 <MX_SPI3_Init+0xa4>)
 8001ffa:	2207      	movs	r2, #7
 8001ffc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ffe:	4b21      	ldr	r3, [pc, #132]	; (8002084 <MX_SPI3_Init+0xa4>)
 8002000:	2200      	movs	r2, #0
 8002002:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002004:	4b1f      	ldr	r3, [pc, #124]	; (8002084 <MX_SPI3_Init+0xa4>)
 8002006:	2200      	movs	r2, #0
 8002008:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800200a:	4b1e      	ldr	r3, [pc, #120]	; (8002084 <MX_SPI3_Init+0xa4>)
 800200c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002010:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002012:	4b1c      	ldr	r3, [pc, #112]	; (8002084 <MX_SPI3_Init+0xa4>)
 8002014:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8002018:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800201a:	4b1a      	ldr	r3, [pc, #104]	; (8002084 <MX_SPI3_Init+0xa4>)
 800201c:	2200      	movs	r2, #0
 800201e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002020:	4b18      	ldr	r3, [pc, #96]	; (8002084 <MX_SPI3_Init+0xa4>)
 8002022:	2200      	movs	r2, #0
 8002024:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002026:	4b17      	ldr	r3, [pc, #92]	; (8002084 <MX_SPI3_Init+0xa4>)
 8002028:	2200      	movs	r2, #0
 800202a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 800202c:	4b15      	ldr	r3, [pc, #84]	; (8002084 <MX_SPI3_Init+0xa4>)
 800202e:	2200      	movs	r2, #0
 8002030:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002032:	4b14      	ldr	r3, [pc, #80]	; (8002084 <MX_SPI3_Init+0xa4>)
 8002034:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002038:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800203a:	4b12      	ldr	r3, [pc, #72]	; (8002084 <MX_SPI3_Init+0xa4>)
 800203c:	2200      	movs	r2, #0
 800203e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002040:	4b10      	ldr	r3, [pc, #64]	; (8002084 <MX_SPI3_Init+0xa4>)
 8002042:	2200      	movs	r2, #0
 8002044:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002046:	4b0f      	ldr	r3, [pc, #60]	; (8002084 <MX_SPI3_Init+0xa4>)
 8002048:	2200      	movs	r2, #0
 800204a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800204c:	4b0d      	ldr	r3, [pc, #52]	; (8002084 <MX_SPI3_Init+0xa4>)
 800204e:	2200      	movs	r2, #0
 8002050:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002052:	4b0c      	ldr	r3, [pc, #48]	; (8002084 <MX_SPI3_Init+0xa4>)
 8002054:	2200      	movs	r2, #0
 8002056:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002058:	4b0a      	ldr	r3, [pc, #40]	; (8002084 <MX_SPI3_Init+0xa4>)
 800205a:	2200      	movs	r2, #0
 800205c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800205e:	4b09      	ldr	r3, [pc, #36]	; (8002084 <MX_SPI3_Init+0xa4>)
 8002060:	2200      	movs	r2, #0
 8002062:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002064:	4b07      	ldr	r3, [pc, #28]	; (8002084 <MX_SPI3_Init+0xa4>)
 8002066:	2200      	movs	r2, #0
 8002068:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800206a:	4b06      	ldr	r3, [pc, #24]	; (8002084 <MX_SPI3_Init+0xa4>)
 800206c:	2200      	movs	r2, #0
 800206e:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002070:	4804      	ldr	r0, [pc, #16]	; (8002084 <MX_SPI3_Init+0xa4>)
 8002072:	f00d fdf1 	bl	800fc58 <HAL_SPI_Init>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 800207c:	f000 fc3c 	bl	80028f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002080:	bf00      	nop
 8002082:	bd80      	pop	{r7, pc}
 8002084:	240011bc 	.word	0x240011bc
 8002088:	40003c00 	.word	0x40003c00

0800208c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b08a      	sub	sp, #40	; 0x28
 8002090:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002092:	f107 031c 	add.w	r3, r7, #28
 8002096:	2200      	movs	r2, #0
 8002098:	601a      	str	r2, [r3, #0]
 800209a:	605a      	str	r2, [r3, #4]
 800209c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800209e:	463b      	mov	r3, r7
 80020a0:	2200      	movs	r2, #0
 80020a2:	601a      	str	r2, [r3, #0]
 80020a4:	605a      	str	r2, [r3, #4]
 80020a6:	609a      	str	r2, [r3, #8]
 80020a8:	60da      	str	r2, [r3, #12]
 80020aa:	611a      	str	r2, [r3, #16]
 80020ac:	615a      	str	r2, [r3, #20]
 80020ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020b0:	4b21      	ldr	r3, [pc, #132]	; (8002138 <MX_TIM2_Init+0xac>)
 80020b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80020b8:	4b1f      	ldr	r3, [pc, #124]	; (8002138 <MX_TIM2_Init+0xac>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020be:	4b1e      	ldr	r3, [pc, #120]	; (8002138 <MX_TIM2_Init+0xac>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 90;
 80020c4:	4b1c      	ldr	r3, [pc, #112]	; (8002138 <MX_TIM2_Init+0xac>)
 80020c6:	225a      	movs	r2, #90	; 0x5a
 80020c8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020ca:	4b1b      	ldr	r3, [pc, #108]	; (8002138 <MX_TIM2_Init+0xac>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020d0:	4b19      	ldr	r3, [pc, #100]	; (8002138 <MX_TIM2_Init+0xac>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80020d6:	4818      	ldr	r0, [pc, #96]	; (8002138 <MX_TIM2_Init+0xac>)
 80020d8:	f00e fbae 	bl	8010838 <HAL_TIM_PWM_Init>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d001      	beq.n	80020e6 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80020e2:	f000 fc09 	bl	80028f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020e6:	2300      	movs	r3, #0
 80020e8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020ea:	2300      	movs	r3, #0
 80020ec:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020ee:	f107 031c 	add.w	r3, r7, #28
 80020f2:	4619      	mov	r1, r3
 80020f4:	4810      	ldr	r0, [pc, #64]	; (8002138 <MX_TIM2_Init+0xac>)
 80020f6:	f00f fe35 	bl	8011d64 <HAL_TIMEx_MasterConfigSynchronization>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002100:	f000 fbfa 	bl	80028f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002104:	2360      	movs	r3, #96	; 0x60
 8002106:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002108:	2300      	movs	r3, #0
 800210a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800210c:	2300      	movs	r3, #0
 800210e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002110:	2300      	movs	r3, #0
 8002112:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002114:	463b      	mov	r3, r7
 8002116:	2208      	movs	r2, #8
 8002118:	4619      	mov	r1, r3
 800211a:	4807      	ldr	r0, [pc, #28]	; (8002138 <MX_TIM2_Init+0xac>)
 800211c:	f00f f854 	bl	80111c8 <HAL_TIM_PWM_ConfigChannel>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8002126:	f000 fbe7 	bl	80028f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800212a:	4803      	ldr	r0, [pc, #12]	; (8002138 <MX_TIM2_Init+0xac>)
 800212c:	f001 fc60 	bl	80039f0 <HAL_TIM_MspPostInit>

}
 8002130:	bf00      	nop
 8002132:	3728      	adds	r7, #40	; 0x28
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	24001244 	.word	0x24001244

0800213c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b08a      	sub	sp, #40	; 0x28
 8002140:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002142:	f107 031c 	add.w	r3, r7, #28
 8002146:	2200      	movs	r2, #0
 8002148:	601a      	str	r2, [r3, #0]
 800214a:	605a      	str	r2, [r3, #4]
 800214c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800214e:	463b      	mov	r3, r7
 8002150:	2200      	movs	r2, #0
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	605a      	str	r2, [r3, #4]
 8002156:	609a      	str	r2, [r3, #8]
 8002158:	60da      	str	r2, [r3, #12]
 800215a:	611a      	str	r2, [r3, #16]
 800215c:	615a      	str	r2, [r3, #20]
 800215e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002160:	4b26      	ldr	r3, [pc, #152]	; (80021fc <MX_TIM3_Init+0xc0>)
 8002162:	4a27      	ldr	r2, [pc, #156]	; (8002200 <MX_TIM3_Init+0xc4>)
 8002164:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002166:	4b25      	ldr	r3, [pc, #148]	; (80021fc <MX_TIM3_Init+0xc0>)
 8002168:	2200      	movs	r2, #0
 800216a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800216c:	4b23      	ldr	r3, [pc, #140]	; (80021fc <MX_TIM3_Init+0xc0>)
 800216e:	2200      	movs	r2, #0
 8002170:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 90;
 8002172:	4b22      	ldr	r3, [pc, #136]	; (80021fc <MX_TIM3_Init+0xc0>)
 8002174:	225a      	movs	r2, #90	; 0x5a
 8002176:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002178:	4b20      	ldr	r3, [pc, #128]	; (80021fc <MX_TIM3_Init+0xc0>)
 800217a:	2200      	movs	r2, #0
 800217c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800217e:	4b1f      	ldr	r3, [pc, #124]	; (80021fc <MX_TIM3_Init+0xc0>)
 8002180:	2200      	movs	r2, #0
 8002182:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002184:	481d      	ldr	r0, [pc, #116]	; (80021fc <MX_TIM3_Init+0xc0>)
 8002186:	f00e fb57 	bl	8010838 <HAL_TIM_PWM_Init>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d001      	beq.n	8002194 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002190:	f000 fbb2 	bl	80028f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002194:	2300      	movs	r3, #0
 8002196:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002198:	2300      	movs	r3, #0
 800219a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800219c:	f107 031c 	add.w	r3, r7, #28
 80021a0:	4619      	mov	r1, r3
 80021a2:	4816      	ldr	r0, [pc, #88]	; (80021fc <MX_TIM3_Init+0xc0>)
 80021a4:	f00f fdde 	bl	8011d64 <HAL_TIMEx_MasterConfigSynchronization>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80021ae:	f000 fba3 	bl	80028f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021b2:	2360      	movs	r3, #96	; 0x60
 80021b4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80021b6:	2300      	movs	r3, #0
 80021b8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021ba:	2300      	movs	r3, #0
 80021bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021be:	2300      	movs	r3, #0
 80021c0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021c2:	463b      	mov	r3, r7
 80021c4:	2200      	movs	r2, #0
 80021c6:	4619      	mov	r1, r3
 80021c8:	480c      	ldr	r0, [pc, #48]	; (80021fc <MX_TIM3_Init+0xc0>)
 80021ca:	f00e fffd 	bl	80111c8 <HAL_TIM_PWM_ConfigChannel>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80021d4:	f000 fb90 	bl	80028f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021d8:	463b      	mov	r3, r7
 80021da:	2204      	movs	r2, #4
 80021dc:	4619      	mov	r1, r3
 80021de:	4807      	ldr	r0, [pc, #28]	; (80021fc <MX_TIM3_Init+0xc0>)
 80021e0:	f00e fff2 	bl	80111c8 <HAL_TIM_PWM_ConfigChannel>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d001      	beq.n	80021ee <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80021ea:	f000 fb85 	bl	80028f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80021ee:	4803      	ldr	r0, [pc, #12]	; (80021fc <MX_TIM3_Init+0xc0>)
 80021f0:	f001 fbfe 	bl	80039f0 <HAL_TIM_MspPostInit>

}
 80021f4:	bf00      	nop
 80021f6:	3728      	adds	r7, #40	; 0x28
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	24001290 	.word	0x24001290
 8002200:	40000400 	.word	0x40000400

08002204 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b08a      	sub	sp, #40	; 0x28
 8002208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800220a:	f107 031c 	add.w	r3, r7, #28
 800220e:	2200      	movs	r2, #0
 8002210:	601a      	str	r2, [r3, #0]
 8002212:	605a      	str	r2, [r3, #4]
 8002214:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002216:	463b      	mov	r3, r7
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	605a      	str	r2, [r3, #4]
 800221e:	609a      	str	r2, [r3, #8]
 8002220:	60da      	str	r2, [r3, #12]
 8002222:	611a      	str	r2, [r3, #16]
 8002224:	615a      	str	r2, [r3, #20]
 8002226:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002228:	4b32      	ldr	r3, [pc, #200]	; (80022f4 <MX_TIM4_Init+0xf0>)
 800222a:	4a33      	ldr	r2, [pc, #204]	; (80022f8 <MX_TIM4_Init+0xf4>)
 800222c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 29;
 800222e:	4b31      	ldr	r3, [pc, #196]	; (80022f4 <MX_TIM4_Init+0xf0>)
 8002230:	221d      	movs	r2, #29
 8002232:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002234:	4b2f      	ldr	r3, [pc, #188]	; (80022f4 <MX_TIM4_Init+0xf0>)
 8002236:	2200      	movs	r2, #0
 8002238:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 800223a:	4b2e      	ldr	r3, [pc, #184]	; (80022f4 <MX_TIM4_Init+0xf0>)
 800223c:	f242 720f 	movw	r2, #9999	; 0x270f
 8002240:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002242:	4b2c      	ldr	r3, [pc, #176]	; (80022f4 <MX_TIM4_Init+0xf0>)
 8002244:	2200      	movs	r2, #0
 8002246:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002248:	4b2a      	ldr	r3, [pc, #168]	; (80022f4 <MX_TIM4_Init+0xf0>)
 800224a:	2200      	movs	r2, #0
 800224c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800224e:	4829      	ldr	r0, [pc, #164]	; (80022f4 <MX_TIM4_Init+0xf0>)
 8002250:	f00e faf2 	bl	8010838 <HAL_TIM_PWM_Init>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 800225a:	f000 fb4d 	bl	80028f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800225e:	2300      	movs	r3, #0
 8002260:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002262:	2300      	movs	r3, #0
 8002264:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002266:	f107 031c 	add.w	r3, r7, #28
 800226a:	4619      	mov	r1, r3
 800226c:	4821      	ldr	r0, [pc, #132]	; (80022f4 <MX_TIM4_Init+0xf0>)
 800226e:	f00f fd79 	bl	8011d64 <HAL_TIMEx_MasterConfigSynchronization>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d001      	beq.n	800227c <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8002278:	f000 fb3e 	bl	80028f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800227c:	2360      	movs	r3, #96	; 0x60
 800227e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002280:	2300      	movs	r3, #0
 8002282:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002284:	2300      	movs	r3, #0
 8002286:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002288:	2300      	movs	r3, #0
 800228a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800228c:	463b      	mov	r3, r7
 800228e:	2200      	movs	r2, #0
 8002290:	4619      	mov	r1, r3
 8002292:	4818      	ldr	r0, [pc, #96]	; (80022f4 <MX_TIM4_Init+0xf0>)
 8002294:	f00e ff98 	bl	80111c8 <HAL_TIM_PWM_ConfigChannel>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d001      	beq.n	80022a2 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 800229e:	f000 fb2b 	bl	80028f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80022a2:	463b      	mov	r3, r7
 80022a4:	2204      	movs	r2, #4
 80022a6:	4619      	mov	r1, r3
 80022a8:	4812      	ldr	r0, [pc, #72]	; (80022f4 <MX_TIM4_Init+0xf0>)
 80022aa:	f00e ff8d 	bl	80111c8 <HAL_TIM_PWM_ConfigChannel>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 80022b4:	f000 fb20 	bl	80028f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80022b8:	463b      	mov	r3, r7
 80022ba:	2208      	movs	r2, #8
 80022bc:	4619      	mov	r1, r3
 80022be:	480d      	ldr	r0, [pc, #52]	; (80022f4 <MX_TIM4_Init+0xf0>)
 80022c0:	f00e ff82 	bl	80111c8 <HAL_TIM_PWM_ConfigChannel>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d001      	beq.n	80022ce <MX_TIM4_Init+0xca>
  {
    Error_Handler();
 80022ca:	f000 fb15 	bl	80028f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80022ce:	463b      	mov	r3, r7
 80022d0:	220c      	movs	r2, #12
 80022d2:	4619      	mov	r1, r3
 80022d4:	4807      	ldr	r0, [pc, #28]	; (80022f4 <MX_TIM4_Init+0xf0>)
 80022d6:	f00e ff77 	bl	80111c8 <HAL_TIM_PWM_ConfigChannel>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <MX_TIM4_Init+0xe0>
  {
    Error_Handler();
 80022e0:	f000 fb0a 	bl	80028f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80022e4:	4803      	ldr	r0, [pc, #12]	; (80022f4 <MX_TIM4_Init+0xf0>)
 80022e6:	f001 fb83 	bl	80039f0 <HAL_TIM_MspPostInit>

}
 80022ea:	bf00      	nop
 80022ec:	3728      	adds	r7, #40	; 0x28
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	240012dc 	.word	0x240012dc
 80022f8:	40000800 	.word	0x40000800

080022fc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b08a      	sub	sp, #40	; 0x28
 8002300:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002302:	f107 031c 	add.w	r3, r7, #28
 8002306:	2200      	movs	r2, #0
 8002308:	601a      	str	r2, [r3, #0]
 800230a:	605a      	str	r2, [r3, #4]
 800230c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800230e:	463b      	mov	r3, r7
 8002310:	2200      	movs	r2, #0
 8002312:	601a      	str	r2, [r3, #0]
 8002314:	605a      	str	r2, [r3, #4]
 8002316:	609a      	str	r2, [r3, #8]
 8002318:	60da      	str	r2, [r3, #12]
 800231a:	611a      	str	r2, [r3, #16]
 800231c:	615a      	str	r2, [r3, #20]
 800231e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002320:	4b21      	ldr	r3, [pc, #132]	; (80023a8 <MX_TIM5_Init+0xac>)
 8002322:	4a22      	ldr	r2, [pc, #136]	; (80023ac <MX_TIM5_Init+0xb0>)
 8002324:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002326:	4b20      	ldr	r3, [pc, #128]	; (80023a8 <MX_TIM5_Init+0xac>)
 8002328:	2200      	movs	r2, #0
 800232a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800232c:	4b1e      	ldr	r3, [pc, #120]	; (80023a8 <MX_TIM5_Init+0xac>)
 800232e:	2200      	movs	r2, #0
 8002330:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 90;
 8002332:	4b1d      	ldr	r3, [pc, #116]	; (80023a8 <MX_TIM5_Init+0xac>)
 8002334:	225a      	movs	r2, #90	; 0x5a
 8002336:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002338:	4b1b      	ldr	r3, [pc, #108]	; (80023a8 <MX_TIM5_Init+0xac>)
 800233a:	2200      	movs	r2, #0
 800233c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800233e:	4b1a      	ldr	r3, [pc, #104]	; (80023a8 <MX_TIM5_Init+0xac>)
 8002340:	2200      	movs	r2, #0
 8002342:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002344:	4818      	ldr	r0, [pc, #96]	; (80023a8 <MX_TIM5_Init+0xac>)
 8002346:	f00e fa77 	bl	8010838 <HAL_TIM_PWM_Init>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d001      	beq.n	8002354 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8002350:	f000 fad2 	bl	80028f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002354:	2300      	movs	r3, #0
 8002356:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002358:	2300      	movs	r3, #0
 800235a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800235c:	f107 031c 	add.w	r3, r7, #28
 8002360:	4619      	mov	r1, r3
 8002362:	4811      	ldr	r0, [pc, #68]	; (80023a8 <MX_TIM5_Init+0xac>)
 8002364:	f00f fcfe 	bl	8011d64 <HAL_TIMEx_MasterConfigSynchronization>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d001      	beq.n	8002372 <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 800236e:	f000 fac3 	bl	80028f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002372:	2360      	movs	r3, #96	; 0x60
 8002374:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002376:	2300      	movs	r3, #0
 8002378:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800237a:	2300      	movs	r3, #0
 800237c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800237e:	2300      	movs	r3, #0
 8002380:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002382:	463b      	mov	r3, r7
 8002384:	220c      	movs	r2, #12
 8002386:	4619      	mov	r1, r3
 8002388:	4807      	ldr	r0, [pc, #28]	; (80023a8 <MX_TIM5_Init+0xac>)
 800238a:	f00e ff1d 	bl	80111c8 <HAL_TIM_PWM_ConfigChannel>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d001      	beq.n	8002398 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8002394:	f000 fab0 	bl	80028f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002398:	4803      	ldr	r0, [pc, #12]	; (80023a8 <MX_TIM5_Init+0xac>)
 800239a:	f001 fb29 	bl	80039f0 <HAL_TIM_MspPostInit>

}
 800239e:	bf00      	nop
 80023a0:	3728      	adds	r7, #40	; 0x28
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	24001328 	.word	0x24001328
 80023ac:	40000c00 	.word	0x40000c00

080023b0 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80023b4:	4b0e      	ldr	r3, [pc, #56]	; (80023f0 <MX_TIM13_Init+0x40>)
 80023b6:	4a0f      	ldr	r2, [pc, #60]	; (80023f4 <MX_TIM13_Init+0x44>)
 80023b8:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 99;
 80023ba:	4b0d      	ldr	r3, [pc, #52]	; (80023f0 <MX_TIM13_Init+0x40>)
 80023bc:	2263      	movs	r2, #99	; 0x63
 80023be:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023c0:	4b0b      	ldr	r3, [pc, #44]	; (80023f0 <MX_TIM13_Init+0x40>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 80023c6:	4b0a      	ldr	r3, [pc, #40]	; (80023f0 <MX_TIM13_Init+0x40>)
 80023c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023cc:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023ce:	4b08      	ldr	r3, [pc, #32]	; (80023f0 <MX_TIM13_Init+0x40>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023d4:	4b06      	ldr	r3, [pc, #24]	; (80023f0 <MX_TIM13_Init+0x40>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80023da:	4805      	ldr	r0, [pc, #20]	; (80023f0 <MX_TIM13_Init+0x40>)
 80023dc:	f00e f9d5 	bl	801078a <HAL_TIM_Base_Init>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 80023e6:	f000 fa87 	bl	80028f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 80023ea:	bf00      	nop
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	24001374 	.word	0x24001374
 80023f4:	40001c00 	.word	0x40001c00

080023f8 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80023fc:	4b0e      	ldr	r3, [pc, #56]	; (8002438 <MX_TIM14_Init+0x40>)
 80023fe:	4a0f      	ldr	r2, [pc, #60]	; (800243c <MX_TIM14_Init+0x44>)
 8002400:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 99;
 8002402:	4b0d      	ldr	r3, [pc, #52]	; (8002438 <MX_TIM14_Init+0x40>)
 8002404:	2263      	movs	r2, #99	; 0x63
 8002406:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002408:	4b0b      	ldr	r3, [pc, #44]	; (8002438 <MX_TIM14_Init+0x40>)
 800240a:	2200      	movs	r2, #0
 800240c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 800240e:	4b0a      	ldr	r3, [pc, #40]	; (8002438 <MX_TIM14_Init+0x40>)
 8002410:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002414:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002416:	4b08      	ldr	r3, [pc, #32]	; (8002438 <MX_TIM14_Init+0x40>)
 8002418:	2200      	movs	r2, #0
 800241a:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800241c:	4b06      	ldr	r3, [pc, #24]	; (8002438 <MX_TIM14_Init+0x40>)
 800241e:	2200      	movs	r2, #0
 8002420:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002422:	4805      	ldr	r0, [pc, #20]	; (8002438 <MX_TIM14_Init+0x40>)
 8002424:	f00e f9b1 	bl	801078a <HAL_TIM_Base_Init>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 800242e:	f000 fa63 	bl	80028f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8002432:	bf00      	nop
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	240013c0 	.word	0x240013c0
 800243c:	40002000 	.word	0x40002000

08002440 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002444:	4b22      	ldr	r3, [pc, #136]	; (80024d0 <MX_UART4_Init+0x90>)
 8002446:	4a23      	ldr	r2, [pc, #140]	; (80024d4 <MX_UART4_Init+0x94>)
 8002448:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800244a:	4b21      	ldr	r3, [pc, #132]	; (80024d0 <MX_UART4_Init+0x90>)
 800244c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002450:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002452:	4b1f      	ldr	r3, [pc, #124]	; (80024d0 <MX_UART4_Init+0x90>)
 8002454:	2200      	movs	r2, #0
 8002456:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002458:	4b1d      	ldr	r3, [pc, #116]	; (80024d0 <MX_UART4_Init+0x90>)
 800245a:	2200      	movs	r2, #0
 800245c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800245e:	4b1c      	ldr	r3, [pc, #112]	; (80024d0 <MX_UART4_Init+0x90>)
 8002460:	2200      	movs	r2, #0
 8002462:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002464:	4b1a      	ldr	r3, [pc, #104]	; (80024d0 <MX_UART4_Init+0x90>)
 8002466:	220c      	movs	r2, #12
 8002468:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800246a:	4b19      	ldr	r3, [pc, #100]	; (80024d0 <MX_UART4_Init+0x90>)
 800246c:	2200      	movs	r2, #0
 800246e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002470:	4b17      	ldr	r3, [pc, #92]	; (80024d0 <MX_UART4_Init+0x90>)
 8002472:	2200      	movs	r2, #0
 8002474:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002476:	4b16      	ldr	r3, [pc, #88]	; (80024d0 <MX_UART4_Init+0x90>)
 8002478:	2200      	movs	r2, #0
 800247a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800247c:	4b14      	ldr	r3, [pc, #80]	; (80024d0 <MX_UART4_Init+0x90>)
 800247e:	2200      	movs	r2, #0
 8002480:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002482:	4b13      	ldr	r3, [pc, #76]	; (80024d0 <MX_UART4_Init+0x90>)
 8002484:	2200      	movs	r2, #0
 8002486:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002488:	4811      	ldr	r0, [pc, #68]	; (80024d0 <MX_UART4_Init+0x90>)
 800248a:	f00f fd25 	bl	8011ed8 <HAL_UART_Init>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d001      	beq.n	8002498 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002494:	f000 fa30 	bl	80028f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002498:	2100      	movs	r1, #0
 800249a:	480d      	ldr	r0, [pc, #52]	; (80024d0 <MX_UART4_Init+0x90>)
 800249c:	f010 fe2b 	bl	80130f6 <HAL_UARTEx_SetTxFifoThreshold>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80024a6:	f000 fa27 	bl	80028f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024aa:	2100      	movs	r1, #0
 80024ac:	4808      	ldr	r0, [pc, #32]	; (80024d0 <MX_UART4_Init+0x90>)
 80024ae:	f010 fe60 	bl	8013172 <HAL_UARTEx_SetRxFifoThreshold>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80024b8:	f000 fa1e 	bl	80028f8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80024bc:	4804      	ldr	r0, [pc, #16]	; (80024d0 <MX_UART4_Init+0x90>)
 80024be:	f010 fde1 	bl	8013084 <HAL_UARTEx_DisableFifoMode>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 80024c8:	f000 fa16 	bl	80028f8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80024cc:	bf00      	nop
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	24001664 	.word	0x24001664
 80024d4:	40004c00 	.word	0x40004c00

080024d8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80024dc:	4b22      	ldr	r3, [pc, #136]	; (8002568 <MX_USART6_UART_Init+0x90>)
 80024de:	4a23      	ldr	r2, [pc, #140]	; (800256c <MX_USART6_UART_Init+0x94>)
 80024e0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80024e2:	4b21      	ldr	r3, [pc, #132]	; (8002568 <MX_USART6_UART_Init+0x90>)
 80024e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024e8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80024ea:	4b1f      	ldr	r3, [pc, #124]	; (8002568 <MX_USART6_UART_Init+0x90>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80024f0:	4b1d      	ldr	r3, [pc, #116]	; (8002568 <MX_USART6_UART_Init+0x90>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80024f6:	4b1c      	ldr	r3, [pc, #112]	; (8002568 <MX_USART6_UART_Init+0x90>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80024fc:	4b1a      	ldr	r3, [pc, #104]	; (8002568 <MX_USART6_UART_Init+0x90>)
 80024fe:	220c      	movs	r2, #12
 8002500:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002502:	4b19      	ldr	r3, [pc, #100]	; (8002568 <MX_USART6_UART_Init+0x90>)
 8002504:	2200      	movs	r2, #0
 8002506:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002508:	4b17      	ldr	r3, [pc, #92]	; (8002568 <MX_USART6_UART_Init+0x90>)
 800250a:	2200      	movs	r2, #0
 800250c:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800250e:	4b16      	ldr	r3, [pc, #88]	; (8002568 <MX_USART6_UART_Init+0x90>)
 8002510:	2200      	movs	r2, #0
 8002512:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002514:	4b14      	ldr	r3, [pc, #80]	; (8002568 <MX_USART6_UART_Init+0x90>)
 8002516:	2200      	movs	r2, #0
 8002518:	625a      	str	r2, [r3, #36]	; 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800251a:	4b13      	ldr	r3, [pc, #76]	; (8002568 <MX_USART6_UART_Init+0x90>)
 800251c:	2200      	movs	r2, #0
 800251e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002520:	4811      	ldr	r0, [pc, #68]	; (8002568 <MX_USART6_UART_Init+0x90>)
 8002522:	f00f fcd9 	bl	8011ed8 <HAL_UART_Init>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 800252c:	f000 f9e4 	bl	80028f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002530:	2100      	movs	r1, #0
 8002532:	480d      	ldr	r0, [pc, #52]	; (8002568 <MX_USART6_UART_Init+0x90>)
 8002534:	f010 fddf 	bl	80130f6 <HAL_UARTEx_SetTxFifoThreshold>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 800253e:	f000 f9db 	bl	80028f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002542:	2100      	movs	r1, #0
 8002544:	4808      	ldr	r0, [pc, #32]	; (8002568 <MX_USART6_UART_Init+0x90>)
 8002546:	f010 fe14 	bl	8013172 <HAL_UARTEx_SetRxFifoThreshold>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d001      	beq.n	8002554 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 8002550:	f000 f9d2 	bl	80028f8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8002554:	4804      	ldr	r0, [pc, #16]	; (8002568 <MX_USART6_UART_Init+0x90>)
 8002556:	f010 fd95 	bl	8013084 <HAL_UARTEx_DisableFifoMode>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d001      	beq.n	8002564 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 8002560:	f000 f9ca 	bl	80028f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002564:	bf00      	nop
 8002566:	bd80      	pop	{r7, pc}
 8002568:	240016f8 	.word	0x240016f8
 800256c:	40011400 	.word	0x40011400

08002570 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002576:	4b2d      	ldr	r3, [pc, #180]	; (800262c <MX_DMA_Init+0xbc>)
 8002578:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800257c:	4a2b      	ldr	r2, [pc, #172]	; (800262c <MX_DMA_Init+0xbc>)
 800257e:	f043 0301 	orr.w	r3, r3, #1
 8002582:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002586:	4b29      	ldr	r3, [pc, #164]	; (800262c <MX_DMA_Init+0xbc>)
 8002588:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800258c:	f003 0301 	and.w	r3, r3, #1
 8002590:	607b      	str	r3, [r7, #4]
 8002592:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002594:	4b25      	ldr	r3, [pc, #148]	; (800262c <MX_DMA_Init+0xbc>)
 8002596:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800259a:	4a24      	ldr	r2, [pc, #144]	; (800262c <MX_DMA_Init+0xbc>)
 800259c:	f043 0302 	orr.w	r3, r3, #2
 80025a0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80025a4:	4b21      	ldr	r3, [pc, #132]	; (800262c <MX_DMA_Init+0xbc>)
 80025a6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80025aa:	f003 0302 	and.w	r3, r3, #2
 80025ae:	603b      	str	r3, [r7, #0]
 80025b0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80025b2:	2200      	movs	r2, #0
 80025b4:	2100      	movs	r1, #0
 80025b6:	200b      	movs	r0, #11
 80025b8:	f003 fefb 	bl	80063b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80025bc:	200b      	movs	r0, #11
 80025be:	f003 ff12 	bl	80063e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80025c2:	2200      	movs	r2, #0
 80025c4:	2100      	movs	r1, #0
 80025c6:	200c      	movs	r0, #12
 80025c8:	f003 fef3 	bl	80063b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80025cc:	200c      	movs	r0, #12
 80025ce:	f003 ff0a 	bl	80063e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80025d2:	2200      	movs	r2, #0
 80025d4:	2100      	movs	r1, #0
 80025d6:	200d      	movs	r0, #13
 80025d8:	f003 feeb 	bl	80063b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80025dc:	200d      	movs	r0, #13
 80025de:	f003 ff02 	bl	80063e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80025e2:	2200      	movs	r2, #0
 80025e4:	2100      	movs	r1, #0
 80025e6:	200e      	movs	r0, #14
 80025e8:	f003 fee3 	bl	80063b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80025ec:	200e      	movs	r0, #14
 80025ee:	f003 fefa 	bl	80063e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80025f2:	2200      	movs	r2, #0
 80025f4:	2100      	movs	r1, #0
 80025f6:	200f      	movs	r0, #15
 80025f8:	f003 fedb 	bl	80063b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80025fc:	200f      	movs	r0, #15
 80025fe:	f003 fef2 	bl	80063e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002602:	2200      	movs	r2, #0
 8002604:	2100      	movs	r1, #0
 8002606:	2010      	movs	r0, #16
 8002608:	f003 fed3 	bl	80063b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800260c:	2010      	movs	r0, #16
 800260e:	f003 feea 	bl	80063e6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8002612:	2200      	movs	r2, #0
 8002614:	2100      	movs	r1, #0
 8002616:	2046      	movs	r0, #70	; 0x46
 8002618:	f003 fecb 	bl	80063b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800261c:	2046      	movs	r0, #70	; 0x46
 800261e:	f003 fee2 	bl	80063e6 <HAL_NVIC_EnableIRQ>

}
 8002622:	bf00      	nop
 8002624:	3708      	adds	r7, #8
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	58024400 	.word	0x58024400

08002630 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b08c      	sub	sp, #48	; 0x30
 8002634:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002636:	f107 031c 	add.w	r3, r7, #28
 800263a:	2200      	movs	r2, #0
 800263c:	601a      	str	r2, [r3, #0]
 800263e:	605a      	str	r2, [r3, #4]
 8002640:	609a      	str	r2, [r3, #8]
 8002642:	60da      	str	r2, [r3, #12]
 8002644:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002646:	4ba4      	ldr	r3, [pc, #656]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 8002648:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800264c:	4aa2      	ldr	r2, [pc, #648]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 800264e:	f043 0310 	orr.w	r3, r3, #16
 8002652:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002656:	4ba0      	ldr	r3, [pc, #640]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 8002658:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800265c:	f003 0310 	and.w	r3, r3, #16
 8002660:	61bb      	str	r3, [r7, #24]
 8002662:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002664:	4b9c      	ldr	r3, [pc, #624]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 8002666:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800266a:	4a9b      	ldr	r2, [pc, #620]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 800266c:	f043 0320 	orr.w	r3, r3, #32
 8002670:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002674:	4b98      	ldr	r3, [pc, #608]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 8002676:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800267a:	f003 0320 	and.w	r3, r3, #32
 800267e:	617b      	str	r3, [r7, #20]
 8002680:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002682:	4b95      	ldr	r3, [pc, #596]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 8002684:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002688:	4a93      	ldr	r2, [pc, #588]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 800268a:	f043 0304 	orr.w	r3, r3, #4
 800268e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002692:	4b91      	ldr	r3, [pc, #580]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 8002694:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002698:	f003 0304 	and.w	r3, r3, #4
 800269c:	613b      	str	r3, [r7, #16]
 800269e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a0:	4b8d      	ldr	r3, [pc, #564]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 80026a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026a6:	4a8c      	ldr	r2, [pc, #560]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 80026a8:	f043 0301 	orr.w	r3, r3, #1
 80026ac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026b0:	4b89      	ldr	r3, [pc, #548]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 80026b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026b6:	f003 0301 	and.w	r3, r3, #1
 80026ba:	60fb      	str	r3, [r7, #12]
 80026bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026be:	4b86      	ldr	r3, [pc, #536]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 80026c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026c4:	4a84      	ldr	r2, [pc, #528]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 80026c6:	f043 0302 	orr.w	r3, r3, #2
 80026ca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026ce:	4b82      	ldr	r3, [pc, #520]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 80026d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026d4:	f003 0302 	and.w	r3, r3, #2
 80026d8:	60bb      	str	r3, [r7, #8]
 80026da:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80026dc:	4b7e      	ldr	r3, [pc, #504]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 80026de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026e2:	4a7d      	ldr	r2, [pc, #500]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 80026e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026e8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026ec:	4b7a      	ldr	r3, [pc, #488]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 80026ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026f6:	607b      	str	r3, [r7, #4]
 80026f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026fa:	4b77      	ldr	r3, [pc, #476]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 80026fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002700:	4a75      	ldr	r2, [pc, #468]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 8002702:	f043 0308 	orr.w	r3, r3, #8
 8002706:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800270a:	4b73      	ldr	r3, [pc, #460]	; (80028d8 <MX_GPIO_Init+0x2a8>)
 800270c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002710:	f003 0308 	and.w	r3, r3, #8
 8002714:	603b      	str	r3, [r7, #0]
 8002716:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|PYRO6_Pin|PYRO7_Pin|PYRO8_Pin, GPIO_PIN_RESET);
 8002718:	2200      	movs	r2, #0
 800271a:	f241 5104 	movw	r1, #5380	; 0x1504
 800271e:	486f      	ldr	r0, [pc, #444]	; (80028dc <MX_GPIO_Init+0x2ac>)
 8002720:	f006 fc74 	bl	800900c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARM1_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 8002724:	2200      	movs	r2, #0
 8002726:	f248 0102 	movw	r1, #32770	; 0x8002
 800272a:	486d      	ldr	r0, [pc, #436]	; (80028e0 <MX_GPIO_Init+0x2b0>)
 800272c:	f006 fc6e 	bl	800900c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8002730:	2200      	movs	r2, #0
 8002732:	2130      	movs	r1, #48	; 0x30
 8002734:	486b      	ldr	r0, [pc, #428]	; (80028e4 <MX_GPIO_Init+0x2b4>)
 8002736:	f006 fc69 	bl	800900c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PYRO1_GPIO_Port, PYRO1_Pin, GPIO_PIN_RESET);
 800273a:	2200      	movs	r2, #0
 800273c:	2102      	movs	r1, #2
 800273e:	486a      	ldr	r0, [pc, #424]	; (80028e8 <MX_GPIO_Init+0x2b8>)
 8002740:	f006 fc64 	bl	800900c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, PYRO2_Pin|PYRO3_Pin|PYRO4_Pin, GPIO_PIN_RESET);
 8002744:	2200      	movs	r2, #0
 8002746:	f44f 4128 	mov.w	r1, #43008	; 0xa800
 800274a:	4868      	ldr	r0, [pc, #416]	; (80028ec <MX_GPIO_Init+0x2bc>)
 800274c:	f006 fc5e 	bl	800900c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, PYRO5_Pin|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8002750:	2200      	movs	r2, #0
 8002752:	210e      	movs	r1, #14
 8002754:	4866      	ldr	r0, [pc, #408]	; (80028f0 <MX_GPIO_Init+0x2c0>)
 8002756:	f006 fc59 	bl	800900c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_0, GPIO_PIN_RESET);
 800275a:	2200      	movs	r2, #0
 800275c:	f240 3101 	movw	r1, #769	; 0x301
 8002760:	4864      	ldr	r0, [pc, #400]	; (80028f4 <MX_GPIO_Init+0x2c4>)
 8002762:	f006 fc53 	bl	800900c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PYRO6_Pin PYRO7_Pin PYRO8_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|PYRO6_Pin|PYRO7_Pin|PYRO8_Pin;
 8002766:	f241 5304 	movw	r3, #5380	; 0x1504
 800276a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800276c:	2301      	movs	r3, #1
 800276e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002770:	2300      	movs	r3, #0
 8002772:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002774:	2300      	movs	r3, #0
 8002776:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002778:	f107 031c 	add.w	r3, r7, #28
 800277c:	4619      	mov	r1, r3
 800277e:	4857      	ldr	r0, [pc, #348]	; (80028dc <MX_GPIO_Init+0x2ac>)
 8002780:	f006 fa84 	bl	8008c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARM1_Pin PA15 */
  GPIO_InitStruct.Pin = ARM1_Pin|GPIO_PIN_15;
 8002784:	f248 0302 	movw	r3, #32770	; 0x8002
 8002788:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800278a:	2301      	movs	r3, #1
 800278c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278e:	2300      	movs	r3, #0
 8002790:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002792:	2300      	movs	r3, #0
 8002794:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002796:	f107 031c 	add.w	r3, r7, #28
 800279a:	4619      	mov	r1, r3
 800279c:	4850      	ldr	r0, [pc, #320]	; (80028e0 <MX_GPIO_Init+0x2b0>)
 800279e:	f006 fa75 	bl	8008c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80027a2:	2330      	movs	r3, #48	; 0x30
 80027a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027a6:	2301      	movs	r3, #1
 80027a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027aa:	2300      	movs	r3, #0
 80027ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ae:	2300      	movs	r3, #0
 80027b0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027b2:	f107 031c 	add.w	r3, r7, #28
 80027b6:	4619      	mov	r1, r3
 80027b8:	484a      	ldr	r0, [pc, #296]	; (80028e4 <MX_GPIO_Init+0x2b4>)
 80027ba:	f006 fa67 	bl	8008c8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PYRO1_Pin */
  GPIO_InitStruct.Pin = PYRO1_Pin;
 80027be:	2302      	movs	r3, #2
 80027c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027c2:	2301      	movs	r3, #1
 80027c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c6:	2300      	movs	r3, #0
 80027c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ca:	2300      	movs	r3, #0
 80027cc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(PYRO1_GPIO_Port, &GPIO_InitStruct);
 80027ce:	f107 031c 	add.w	r3, r7, #28
 80027d2:	4619      	mov	r1, r3
 80027d4:	4844      	ldr	r0, [pc, #272]	; (80028e8 <MX_GPIO_Init+0x2b8>)
 80027d6:	f006 fa59 	bl	8008c8c <HAL_GPIO_Init>

  /*Configure GPIO pin : CONT1_Pin */
  GPIO_InitStruct.Pin = CONT1_Pin;
 80027da:	2304      	movs	r3, #4
 80027dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027de:	2300      	movs	r3, #0
 80027e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027e2:	2301      	movs	r3, #1
 80027e4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(CONT1_GPIO_Port, &GPIO_InitStruct);
 80027e6:	f107 031c 	add.w	r3, r7, #28
 80027ea:	4619      	mov	r1, r3
 80027ec:	483e      	ldr	r0, [pc, #248]	; (80028e8 <MX_GPIO_Init+0x2b8>)
 80027ee:	f006 fa4d 	bl	8008c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO2_Pin PYRO3_Pin PYRO4_Pin */
  GPIO_InitStruct.Pin = PYRO2_Pin|PYRO3_Pin|PYRO4_Pin;
 80027f2:	f44f 4328 	mov.w	r3, #43008	; 0xa800
 80027f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027f8:	2301      	movs	r3, #1
 80027fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027fc:	2300      	movs	r3, #0
 80027fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002800:	2300      	movs	r3, #0
 8002802:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002804:	f107 031c 	add.w	r3, r7, #28
 8002808:	4619      	mov	r1, r3
 800280a:	4838      	ldr	r0, [pc, #224]	; (80028ec <MX_GPIO_Init+0x2bc>)
 800280c:	f006 fa3e 	bl	8008c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : CONT2_Pin CONT3_Pin */
  GPIO_InitStruct.Pin = CONT2_Pin|CONT3_Pin;
 8002810:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8002814:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002816:	2300      	movs	r3, #0
 8002818:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800281a:	2301      	movs	r3, #1
 800281c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800281e:	f107 031c 	add.w	r3, r7, #28
 8002822:	4619      	mov	r1, r3
 8002824:	4831      	ldr	r0, [pc, #196]	; (80028ec <MX_GPIO_Init+0x2bc>)
 8002826:	f006 fa31 	bl	8008c8c <HAL_GPIO_Init>

  /*Configure GPIO pin : CONT4_Pin */
  GPIO_InitStruct.Pin = CONT4_Pin;
 800282a:	2301      	movs	r3, #1
 800282c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800282e:	2300      	movs	r3, #0
 8002830:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002832:	2301      	movs	r3, #1
 8002834:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(CONT4_GPIO_Port, &GPIO_InitStruct);
 8002836:	f107 031c 	add.w	r3, r7, #28
 800283a:	4619      	mov	r1, r3
 800283c:	482c      	ldr	r0, [pc, #176]	; (80028f0 <MX_GPIO_Init+0x2c0>)
 800283e:	f006 fa25 	bl	8008c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO5_Pin PG2 PG3 */
  GPIO_InitStruct.Pin = PYRO5_Pin|GPIO_PIN_2|GPIO_PIN_3;
 8002842:	230e      	movs	r3, #14
 8002844:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002846:	2301      	movs	r3, #1
 8002848:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284a:	2300      	movs	r3, #0
 800284c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800284e:	2300      	movs	r3, #0
 8002850:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002852:	f107 031c 	add.w	r3, r7, #28
 8002856:	4619      	mov	r1, r3
 8002858:	4825      	ldr	r0, [pc, #148]	; (80028f0 <MX_GPIO_Init+0x2c0>)
 800285a:	f006 fa17 	bl	8008c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : CONT5_Pin CONT6_Pin CONT7_Pin CONT8_Pin */
  GPIO_InitStruct.Pin = CONT5_Pin|CONT6_Pin|CONT7_Pin|CONT8_Pin;
 800285e:	f44f 532a 	mov.w	r3, #10880	; 0x2a80
 8002862:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002864:	2300      	movs	r3, #0
 8002866:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002868:	2301      	movs	r3, #1
 800286a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800286c:	f107 031c 	add.w	r3, r7, #28
 8002870:	4619      	mov	r1, r3
 8002872:	481a      	ldr	r0, [pc, #104]	; (80028dc <MX_GPIO_Init+0x2ac>)
 8002874:	f006 fa0a 	bl	8008c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_0;
 8002878:	f240 3301 	movw	r3, #769	; 0x301
 800287c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800287e:	2301      	movs	r3, #1
 8002880:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002882:	2300      	movs	r3, #0
 8002884:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002886:	2300      	movs	r3, #0
 8002888:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800288a:	f107 031c 	add.w	r3, r7, #28
 800288e:	4619      	mov	r1, r3
 8002890:	4818      	ldr	r0, [pc, #96]	; (80028f4 <MX_GPIO_Init+0x2c4>)
 8002892:	f006 f9fb 	bl	8008c8c <HAL_GPIO_Init>

  /*Configure GPIO pin : Servo_ARM_CHECK_Pin */
  GPIO_InitStruct.Pin = Servo_ARM_CHECK_Pin;
 8002896:	2310      	movs	r3, #16
 8002898:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800289a:	2300      	movs	r3, #0
 800289c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289e:	2300      	movs	r3, #0
 80028a0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Servo_ARM_CHECK_GPIO_Port, &GPIO_InitStruct);
 80028a2:	f107 031c 	add.w	r3, r7, #28
 80028a6:	4619      	mov	r1, r3
 80028a8:	4811      	ldr	r0, [pc, #68]	; (80028f0 <MX_GPIO_Init+0x2c0>)
 80028aa:	f006 f9ef 	bl	8008c8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80028ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028b4:	2302      	movs	r3, #2
 80028b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b8:	2300      	movs	r3, #0
 80028ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028bc:	2300      	movs	r3, #0
 80028be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80028c0:	2300      	movs	r3, #0
 80028c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028c4:	f107 031c 	add.w	r3, r7, #28
 80028c8:	4619      	mov	r1, r3
 80028ca:	4805      	ldr	r0, [pc, #20]	; (80028e0 <MX_GPIO_Init+0x2b0>)
 80028cc:	f006 f9de 	bl	8008c8c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80028d0:	bf00      	nop
 80028d2:	3730      	adds	r7, #48	; 0x30
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	58024400 	.word	0x58024400
 80028dc:	58021000 	.word	0x58021000
 80028e0:	58020000 	.word	0x58020000
 80028e4:	58020800 	.word	0x58020800
 80028e8:	58020400 	.word	0x58020400
 80028ec:	58021400 	.word	0x58021400
 80028f0:	58021800 	.word	0x58021800
 80028f4:	58020c00 	.word	0x58020c00

080028f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028fc:	b672      	cpsid	i
}
 80028fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002900:	e7fe      	b.n	8002900 <Error_Handler+0x8>
	...

08002904 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
void MX_RNG_Init(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8002908:	4b09      	ldr	r3, [pc, #36]	; (8002930 <MX_RNG_Init+0x2c>)
 800290a:	4a0a      	ldr	r2, [pc, #40]	; (8002934 <MX_RNG_Init+0x30>)
 800290c:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 800290e:	4b08      	ldr	r3, [pc, #32]	; (8002930 <MX_RNG_Init+0x2c>)
 8002910:	2200      	movs	r2, #0
 8002912:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8002914:	4806      	ldr	r0, [pc, #24]	; (8002930 <MX_RNG_Init+0x2c>)
 8002916:	f00b fb8d 	bl	800e034 <HAL_RNG_Init>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d001      	beq.n	8002924 <MX_RNG_Init+0x20>
  {
    Error_Handler();
 8002920:	f7ff ffea 	bl	80028f8 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */
  initialized = 1;
 8002924:	4b04      	ldr	r3, [pc, #16]	; (8002938 <MX_RNG_Init+0x34>)
 8002926:	2201      	movs	r2, #1
 8002928:	601a      	str	r2, [r3, #0]
  /* USER CODE END RNG_Init 2 */

}
 800292a:	bf00      	nop
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	240037fc 	.word	0x240037fc
 8002934:	48021800 	.word	0x48021800
 8002938:	240037f8 	.word	0x240037f8

0800293c <rand_range>:


uint32_t rand_range(uint32_t a, uint32_t b) {
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
	if(!initialized)
 8002946:	4b1c      	ldr	r3, [pc, #112]	; (80029b8 <rand_range+0x7c>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d109      	bne.n	8002962 <rand_range+0x26>
	{
		HAL_Delay(100);
 800294e:	2064      	movs	r0, #100	; 0x64
 8002950:	f001 fc5e 	bl	8004210 <HAL_Delay>
		CDC_Transmit_HS("Random not initialized!\n", strlen("Random not initialized!\n"));
 8002954:	2118      	movs	r1, #24
 8002956:	4819      	ldr	r0, [pc, #100]	; (80029bc <rand_range+0x80>)
 8002958:	f018 f858 	bl	801aa0c <CDC_Transmit_HS>
		return -1;
 800295c:	f04f 33ff 	mov.w	r3, #4294967295
 8002960:	e026      	b.n	80029b0 <rand_range+0x74>
	}

	uint32_t rand = 0;
 8002962:	2300      	movs	r3, #0
 8002964:	60bb      	str	r3, [r7, #8]
	uint32_t MAX = 4294967295;
 8002966:	f04f 33ff 	mov.w	r3, #4294967295
 800296a:	60fb      	str	r3, [r7, #12]
	if(b>a && HAL_RNG_GenerateRandomNumber(&hrng, &rand) == HAL_OK)
 800296c:	683a      	ldr	r2, [r7, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	429a      	cmp	r2, r3
 8002972:	d914      	bls.n	800299e <rand_range+0x62>
 8002974:	f107 0308 	add.w	r3, r7, #8
 8002978:	4619      	mov	r1, r3
 800297a:	4811      	ldr	r0, [pc, #68]	; (80029c0 <rand_range+0x84>)
 800297c:	f00b fbfe 	bl	800e17c <HAL_RNG_GenerateRandomNumber>
 8002980:	4603      	mov	r3, r0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d10b      	bne.n	800299e <rand_range+0x62>
	{
		return a+rand/(MAX/(b-a));
 8002986:	68ba      	ldr	r2, [r7, #8]
 8002988:	6839      	ldr	r1, [r7, #0]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	1acb      	subs	r3, r1, r3
 800298e:	68f9      	ldr	r1, [r7, #12]
 8002990:	fbb1 f3f3 	udiv	r3, r1, r3
 8002994:	fbb2 f2f3 	udiv	r2, r2, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	4413      	add	r3, r2
 800299c:	e008      	b.n	80029b0 <rand_range+0x74>
	}
	else
	{
		HAL_Delay(100);
 800299e:	2064      	movs	r0, #100	; 0x64
 80029a0:	f001 fc36 	bl	8004210 <HAL_Delay>
		CDC_Transmit_HS("rng error\n", strlen("rng error\n"));
 80029a4:	210a      	movs	r1, #10
 80029a6:	4807      	ldr	r0, [pc, #28]	; (80029c4 <rand_range+0x88>)
 80029a8:	f018 f830 	bl	801aa0c <CDC_Transmit_HS>
	}
	return -1;
 80029ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3710      	adds	r7, #16
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	240037f8 	.word	0x240037f8
 80029bc:	08020190 	.word	0x08020190
 80029c0:	240037fc 	.word	0x240037fc
 80029c4:	080201ac 	.word	0x080201ac

080029c8 <disarm>:
extern uint32_t LED_Color_Data[NUM_LEDS_0 + NUM_LEDS_1 + NUM_LEDS_2 + NUM_LEDS_3][3];
extern FATFS FatFs;
extern FIL Fil;
extern FRESULT FR_Status;

int disarm(char *state) {
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ARM1_GPIO_Port, ARM1_Pin, 0);
 80029d0:	2200      	movs	r2, #0
 80029d2:	2102      	movs	r1, #2
 80029d4:	482d      	ldr	r0, [pc, #180]	; (8002a8c <disarm+0xc4>)
 80029d6:	f006 fb19 	bl	800900c <HAL_GPIO_WritePin>
	//HAL_GPIO_WritePin(ARM2_GPIO_Port, ARM2_Pin, 0);

	HAL_GPIO_WritePin(PYRO1_GPIO_Port, PYRO1_Pin, 0);
 80029da:	2200      	movs	r2, #0
 80029dc:	2102      	movs	r1, #2
 80029de:	482c      	ldr	r0, [pc, #176]	; (8002a90 <disarm+0xc8>)
 80029e0:	f006 fb14 	bl	800900c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO2_GPIO_Port, PYRO2_Pin, 0);
 80029e4:	2200      	movs	r2, #0
 80029e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80029ea:	482a      	ldr	r0, [pc, #168]	; (8002a94 <disarm+0xcc>)
 80029ec:	f006 fb0e 	bl	800900c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO3_GPIO_Port, PYRO3_Pin, 0);
 80029f0:	2200      	movs	r2, #0
 80029f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80029f6:	4827      	ldr	r0, [pc, #156]	; (8002a94 <disarm+0xcc>)
 80029f8:	f006 fb08 	bl	800900c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO4_GPIO_Port, PYRO4_Pin, 0);
 80029fc:	2200      	movs	r2, #0
 80029fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a02:	4824      	ldr	r0, [pc, #144]	; (8002a94 <disarm+0xcc>)
 8002a04:	f006 fb02 	bl	800900c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(PYRO5_GPIO_Port, PYRO5_Pin, 0);
 8002a08:	2200      	movs	r2, #0
 8002a0a:	2102      	movs	r1, #2
 8002a0c:	4822      	ldr	r0, [pc, #136]	; (8002a98 <disarm+0xd0>)
 8002a0e:	f006 fafd 	bl	800900c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO6_GPIO_Port, PYRO6_Pin, 0);
 8002a12:	2200      	movs	r2, #0
 8002a14:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a18:	4820      	ldr	r0, [pc, #128]	; (8002a9c <disarm+0xd4>)
 8002a1a:	f006 faf7 	bl	800900c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO7_GPIO_Port, PYRO7_Pin, 0);
 8002a1e:	2200      	movs	r2, #0
 8002a20:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a24:	481d      	ldr	r0, [pc, #116]	; (8002a9c <disarm+0xd4>)
 8002a26:	f006 faf1 	bl	800900c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO8_GPIO_Port, PYRO8_Pin, 0);
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a30:	481a      	ldr	r0, [pc, #104]	; (8002a9c <disarm+0xd4>)
 8002a32:	f006 faeb 	bl	800900c <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8002a36:	210c      	movs	r1, #12
 8002a38:	4819      	ldr	r0, [pc, #100]	; (8002aa0 <disarm+0xd8>)
 8002a3a:	f00d ff55 	bl	80108e8 <HAL_TIM_PWM_Start>
	setServo(1, 0);
 8002a3e:	2100      	movs	r1, #0
 8002a40:	2001      	movs	r0, #1
 8002a42:	f7fe fd4d 	bl	80014e0 <setServo>

	LED_Color_Data[7][0] = 255;
 8002a46:	4b17      	ldr	r3, [pc, #92]	; (8002aa4 <disarm+0xdc>)
 8002a48:	22ff      	movs	r2, #255	; 0xff
 8002a4a:	655a      	str	r2, [r3, #84]	; 0x54
	LED_Color_Data[7][1] = 0;
 8002a4c:	4b15      	ldr	r3, [pc, #84]	; (8002aa4 <disarm+0xdc>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	659a      	str	r2, [r3, #88]	; 0x58
	LED_Color_Data[7][2] = 0;
 8002a52:	4b14      	ldr	r3, [pc, #80]	; (8002aa4 <disarm+0xdc>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	65da      	str	r2, [r3, #92]	; 0x5c

	LED_Color_Data[2][0] = 255;
 8002a58:	4b12      	ldr	r3, [pc, #72]	; (8002aa4 <disarm+0xdc>)
 8002a5a:	22ff      	movs	r2, #255	; 0xff
 8002a5c:	619a      	str	r2, [r3, #24]
	LED_Color_Data[2][1] = 0;
 8002a5e:	4b11      	ldr	r3, [pc, #68]	; (8002aa4 <disarm+0xdc>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	61da      	str	r2, [r3, #28]
	LED_Color_Data[2][2] = 0;
 8002a64:	4b0f      	ldr	r3, [pc, #60]	; (8002aa4 <disarm+0xdc>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	621a      	str	r2, [r3, #32]
	setLEDs();
 8002a6a:	f7fe fd81 	bl	8001570 <setLEDs>

	strcpy(state, "DISARMED");
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	490d      	ldr	r1, [pc, #52]	; (8002aa8 <disarm+0xe0>)
 8002a72:	461a      	mov	r2, r3
 8002a74:	460b      	mov	r3, r1
 8002a76:	cb03      	ldmia	r3!, {r0, r1}
 8002a78:	6010      	str	r0, [r2, #0]
 8002a7a:	6051      	str	r1, [r2, #4]
 8002a7c:	781b      	ldrb	r3, [r3, #0]
 8002a7e:	7213      	strb	r3, [r2, #8]
	return 0;
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3708      	adds	r7, #8
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	58020000 	.word	0x58020000
 8002a90:	58020400 	.word	0x58020400
 8002a94:	58021400 	.word	0x58021400
 8002a98:	58021800 	.word	0x58021800
 8002a9c:	58021000 	.word	0x58021000
 8002aa0:	240012dc 	.word	0x240012dc
 8002aa4:	24000cc4 	.word	0x24000cc4
 8002aa8:	080201b8 	.word	0x080201b8

08002aac <arm>:

int arm(char *state) {
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ARM1_GPIO_Port, ARM1_Pin, 1);
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	2102      	movs	r1, #2
 8002ab8:	4810      	ldr	r0, [pc, #64]	; (8002afc <arm+0x50>)
 8002aba:	f006 faa7 	bl	800900c <HAL_GPIO_WritePin>
//HAL_GPIO_WritePin(ARM2_GPIO_Port, ARM2_Pin, 1);

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8002abe:	210c      	movs	r1, #12
 8002ac0:	480f      	ldr	r0, [pc, #60]	; (8002b00 <arm+0x54>)
 8002ac2:	f00d ff11 	bl	80108e8 <HAL_TIM_PWM_Start>
	setServo(1, 100);
 8002ac6:	2164      	movs	r1, #100	; 0x64
 8002ac8:	2001      	movs	r0, #1
 8002aca:	f7fe fd09 	bl	80014e0 <setServo>

	strcpy(state, "ARMED");
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4a0c      	ldr	r2, [pc, #48]	; (8002b04 <arm+0x58>)
 8002ad2:	6810      	ldr	r0, [r2, #0]
 8002ad4:	6018      	str	r0, [r3, #0]
 8002ad6:	8892      	ldrh	r2, [r2, #4]
 8002ad8:	809a      	strh	r2, [r3, #4]
	LED_Color_Data[7][0] = 0;
 8002ada:	4b0b      	ldr	r3, [pc, #44]	; (8002b08 <arm+0x5c>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	655a      	str	r2, [r3, #84]	; 0x54
	LED_Color_Data[7][1] = 255;
 8002ae0:	4b09      	ldr	r3, [pc, #36]	; (8002b08 <arm+0x5c>)
 8002ae2:	22ff      	movs	r2, #255	; 0xff
 8002ae4:	659a      	str	r2, [r3, #88]	; 0x58
	LED_Color_Data[7][2] = 0;
 8002ae6:	4b08      	ldr	r3, [pc, #32]	; (8002b08 <arm+0x5c>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	65da      	str	r2, [r3, #92]	; 0x5c
	setLEDs();
 8002aec:	f7fe fd40 	bl	8001570 <setLEDs>
	return 0;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	58020000 	.word	0x58020000
 8002b00:	240012dc 	.word	0x240012dc
 8002b04:	080201c4 	.word	0x080201c4
 8002b08:	24000cc4 	.word	0x24000cc4

08002b0c <pyro_check_continuity>:

void pyro_check_continuity(uint8_t CONTS[]) {
 8002b0c:	b590      	push	{r4, r7, lr}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
	CONTS[0] = HAL_GPIO_ReadPin(CONT1_GPIO_Port, CONT1_Pin);
 8002b14:	2104      	movs	r1, #4
 8002b16:	4824      	ldr	r0, [pc, #144]	; (8002ba8 <pyro_check_continuity+0x9c>)
 8002b18:	f006 fa60 	bl	8008fdc <HAL_GPIO_ReadPin>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	461a      	mov	r2, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	701a      	strb	r2, [r3, #0]
	CONTS[1] = HAL_GPIO_ReadPin(CONT2_GPIO_Port, CONT2_Pin);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	1c5c      	adds	r4, r3, #1
 8002b28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b2c:	481f      	ldr	r0, [pc, #124]	; (8002bac <pyro_check_continuity+0xa0>)
 8002b2e:	f006 fa55 	bl	8008fdc <HAL_GPIO_ReadPin>
 8002b32:	4603      	mov	r3, r0
 8002b34:	7023      	strb	r3, [r4, #0]
	CONTS[2] = HAL_GPIO_ReadPin(CONT3_GPIO_Port, CONT3_Pin);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	1c9c      	adds	r4, r3, #2
 8002b3a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002b3e:	481b      	ldr	r0, [pc, #108]	; (8002bac <pyro_check_continuity+0xa0>)
 8002b40:	f006 fa4c 	bl	8008fdc <HAL_GPIO_ReadPin>
 8002b44:	4603      	mov	r3, r0
 8002b46:	7023      	strb	r3, [r4, #0]
	CONTS[3] = HAL_GPIO_ReadPin(CONT4_GPIO_Port, CONT4_Pin);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	1cdc      	adds	r4, r3, #3
 8002b4c:	2101      	movs	r1, #1
 8002b4e:	4818      	ldr	r0, [pc, #96]	; (8002bb0 <pyro_check_continuity+0xa4>)
 8002b50:	f006 fa44 	bl	8008fdc <HAL_GPIO_ReadPin>
 8002b54:	4603      	mov	r3, r0
 8002b56:	7023      	strb	r3, [r4, #0]
	CONTS[4] = HAL_GPIO_ReadPin(CONT5_GPIO_Port, CONT5_Pin);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	1d1c      	adds	r4, r3, #4
 8002b5c:	2180      	movs	r1, #128	; 0x80
 8002b5e:	4815      	ldr	r0, [pc, #84]	; (8002bb4 <pyro_check_continuity+0xa8>)
 8002b60:	f006 fa3c 	bl	8008fdc <HAL_GPIO_ReadPin>
 8002b64:	4603      	mov	r3, r0
 8002b66:	7023      	strb	r3, [r4, #0]
	CONTS[5] = HAL_GPIO_ReadPin(CONT6_GPIO_Port, CONT6_Pin);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	1d5c      	adds	r4, r3, #5
 8002b6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b70:	4810      	ldr	r0, [pc, #64]	; (8002bb4 <pyro_check_continuity+0xa8>)
 8002b72:	f006 fa33 	bl	8008fdc <HAL_GPIO_ReadPin>
 8002b76:	4603      	mov	r3, r0
 8002b78:	7023      	strb	r3, [r4, #0]
	CONTS[6] = HAL_GPIO_ReadPin(CONT7_GPIO_Port, CONT7_Pin);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	1d9c      	adds	r4, r3, #6
 8002b7e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002b82:	480c      	ldr	r0, [pc, #48]	; (8002bb4 <pyro_check_continuity+0xa8>)
 8002b84:	f006 fa2a 	bl	8008fdc <HAL_GPIO_ReadPin>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	7023      	strb	r3, [r4, #0]
	CONTS[7] = HAL_GPIO_ReadPin(CONT8_GPIO_Port, CONT8_Pin);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	1ddc      	adds	r4, r3, #7
 8002b90:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b94:	4807      	ldr	r0, [pc, #28]	; (8002bb4 <pyro_check_continuity+0xa8>)
 8002b96:	f006 fa21 	bl	8008fdc <HAL_GPIO_ReadPin>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	7023      	strb	r3, [r4, #0]
}
 8002b9e:	bf00      	nop
 8002ba0:	370c      	adds	r7, #12
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd90      	pop	{r4, r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	58020400 	.word	0x58020400
 8002bac:	58021400 	.word	0x58021400
 8002bb0:	58021800 	.word	0x58021800
 8002bb4:	58021000 	.word	0x58021000

08002bb8 <rocketReliableReceiveHandle>:
char streamed_data[100];
char state_message[100];
//length is an arbitrary number, but it's unlikely to have more than 200
char* rocket_messages[200];

void rocketReliableReceiveHandle(char* received_packet) {
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
	strcpy(command, received_packet);
 8002bc0:	6879      	ldr	r1, [r7, #4]
 8002bc2:	4803      	ldr	r0, [pc, #12]	; (8002bd0 <rocketReliableReceiveHandle+0x18>)
 8002bc4:	f019 fb89 	bl	801c2da <strcpy>
}
 8002bc8:	bf00      	nop
 8002bca:	3708      	adds	r7, #8
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	240039d4 	.word	0x240039d4

08002bd4 <rocketStreamReceiveHandle>:

void rocketStreamReceiveHandle(char* received_packet) {
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
	CDC_Transmit_HS(received_packet, strlen(received_packet));
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	f7fd fbf7 	bl	80003d0 <strlen>
 8002be2:	4603      	mov	r3, r0
 8002be4:	4619      	mov	r1, r3
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f017 ff10 	bl	801aa0c <CDC_Transmit_HS>
}
 8002bec:	bf00      	nop
 8002bee:	3708      	adds	r7, #8
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <rocketStreamSendHandle>:

char* rocketStreamSendHandle(int remainingPacketCount) {
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
	if (strcmp(state, "ARMED") == 0) {
 8002bfc:	491d      	ldr	r1, [pc, #116]	; (8002c74 <rocketStreamSendHandle+0x80>)
 8002bfe:	481e      	ldr	r0, [pc, #120]	; (8002c78 <rocketStreamSendHandle+0x84>)
 8002c00:	f7fd fb86 	bl	8000310 <strcmp>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d12f      	bne.n	8002c6a <rocketStreamSendHandle+0x76>
		if (strcmp(command, "FIRE") == 0) {
 8002c0a:	491c      	ldr	r1, [pc, #112]	; (8002c7c <rocketStreamSendHandle+0x88>)
 8002c0c:	481c      	ldr	r0, [pc, #112]	; (8002c80 <rocketStreamSendHandle+0x8c>)
 8002c0e:	f7fd fb7f 	bl	8000310 <strcmp>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d128      	bne.n	8002c6a <rocketStreamSendHandle+0x76>
			HAL_ADC_Start(&hadc1); // start the adc
 8002c18:	481a      	ldr	r0, [pc, #104]	; (8002c84 <rocketStreamSendHandle+0x90>)
 8002c1a:	f002 f827 	bl	8004c6c <HAL_ADC_Start>
			HAL_ADC_PollForConversion(&hadc1, 100); // poll for conversion
 8002c1e:	2164      	movs	r1, #100	; 0x64
 8002c20:	4818      	ldr	r0, [pc, #96]	; (8002c84 <rocketStreamSendHandle+0x90>)
 8002c22:	f002 f921 	bl	8004e68 <HAL_ADC_PollForConversion>

			uint16_t adc_val = HAL_ADC_GetValue(&hadc1); // get the adc value
 8002c26:	4817      	ldr	r0, [pc, #92]	; (8002c84 <rocketStreamSendHandle+0x90>)
 8002c28:	f002 fa12 	bl	8005050 <HAL_ADC_GetValue>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	81fb      	strh	r3, [r7, #14]
			sprintf(streamed_data, "%d, %d\n", HAL_GetTick(), adc_val);
 8002c30:	f001 fae2 	bl	80041f8 <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	89fb      	ldrh	r3, [r7, #14]
 8002c38:	4913      	ldr	r1, [pc, #76]	; (8002c88 <rocketStreamSendHandle+0x94>)
 8002c3a:	4814      	ldr	r0, [pc, #80]	; (8002c8c <rocketStreamSendHandle+0x98>)
 8002c3c:	f019 fa3c 	bl	801c0b8 <siprintf>
			FR_Status = f_open(&Fil, "MyTextFile.txt",
 8002c40:	2232      	movs	r2, #50	; 0x32
 8002c42:	4913      	ldr	r1, [pc, #76]	; (8002c90 <rocketStreamSendHandle+0x9c>)
 8002c44:	4813      	ldr	r0, [pc, #76]	; (8002c94 <rocketStreamSendHandle+0xa0>)
 8002c46:	f017 f85b 	bl	8019d00 <f_open>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	4b12      	ldr	r3, [pc, #72]	; (8002c98 <rocketStreamSendHandle+0xa4>)
 8002c50:	701a      	strb	r2, [r3, #0]
					FA_OPEN_APPEND | FA_WRITE);
			f_puts(streamed_data, &Fil);
 8002c52:	4910      	ldr	r1, [pc, #64]	; (8002c94 <rocketStreamSendHandle+0xa0>)
 8002c54:	480d      	ldr	r0, [pc, #52]	; (8002c8c <rocketStreamSendHandle+0x98>)
 8002c56:	f017 fcd2 	bl	801a5fe <f_puts>
			f_close(&Fil);
 8002c5a:	480e      	ldr	r0, [pc, #56]	; (8002c94 <rocketStreamSendHandle+0xa0>)
 8002c5c:	f017 fc2e 	bl	801a4bc <f_close>
			HAL_ADC_Stop(&hadc1); // stop adc
 8002c60:	4808      	ldr	r0, [pc, #32]	; (8002c84 <rocketStreamSendHandle+0x90>)
 8002c62:	f002 f8cd 	bl	8004e00 <HAL_ADC_Stop>
			return streamed_data;
 8002c66:	4b09      	ldr	r3, [pc, #36]	; (8002c8c <rocketStreamSendHandle+0x98>)
 8002c68:	e000      	b.n	8002c6c <rocketStreamSendHandle+0x78>
		}
	}
	return "";
 8002c6a:	4b0c      	ldr	r3, [pc, #48]	; (8002c9c <rocketStreamSendHandle+0xa8>)
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3710      	adds	r7, #16
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	080201c4 	.word	0x080201c4
 8002c78:	24000000 	.word	0x24000000
 8002c7c:	080201cc 	.word	0x080201cc
 8002c80:	240039d4 	.word	0x240039d4
 8002c84:	24000d6c 	.word	0x24000d6c
 8002c88:	080201d4 	.word	0x080201d4
 8002c8c:	24003ad4 	.word	0x24003ad4
 8002c90:	080201dc 	.word	0x080201dc
 8002c94:	240027c4 	.word	0x240027c4
 8002c98:	240037f4 	.word	0x240037f4
 8002c9c:	080201ec 	.word	0x080201ec

08002ca0 <rocketReliableSendHandle>:

struct ReliableSendConfig rocketReliableSendHandle() {
 8002ca0:	b5b0      	push	{r4, r5, r7, lr}
 8002ca2:	b08a      	sub	sp, #40	; 0x28
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
	struct ReliableSendConfig config;
	int message_count=0;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	627b      	str	r3, [r7, #36]	; 0x24
	//reserve first place for the state message
	message_count++;
 8002cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cae:	3301      	adds	r3, #1
 8002cb0:	627b      	str	r3, [r7, #36]	; 0x24
	if (strcmp(state, "DISARMED") == 0) {
 8002cb2:	4984      	ldr	r1, [pc, #528]	; (8002ec4 <rocketReliableSendHandle+0x224>)
 8002cb4:	4884      	ldr	r0, [pc, #528]	; (8002ec8 <rocketReliableSendHandle+0x228>)
 8002cb6:	f7fd fb2b 	bl	8000310 <strcmp>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	f040 8088 	bne.w	8002dd2 <rocketReliableSendHandle+0x132>
		if (strcmp(command, "ARM") == 0) {
 8002cc2:	4982      	ldr	r1, [pc, #520]	; (8002ecc <rocketReliableSendHandle+0x22c>)
 8002cc4:	4882      	ldr	r0, [pc, #520]	; (8002ed0 <rocketReliableSendHandle+0x230>)
 8002cc6:	f7fd fb23 	bl	8000310 <strcmp>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d124      	bne.n	8002d1a <rocketReliableSendHandle+0x7a>

			if (!arm(state)) {
 8002cd0:	487d      	ldr	r0, [pc, #500]	; (8002ec8 <rocketReliableSendHandle+0x228>)
 8002cd2:	f7ff feeb 	bl	8002aac <arm>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d10d      	bne.n	8002cf8 <rocketReliableSendHandle+0x58>
				strcpy(status, "ARM SUCCESS");
 8002cdc:	4b7d      	ldr	r3, [pc, #500]	; (8002ed4 <rocketReliableSendHandle+0x234>)
 8002cde:	4a7e      	ldr	r2, [pc, #504]	; (8002ed8 <rocketReliableSendHandle+0x238>)
 8002ce0:	ca07      	ldmia	r2, {r0, r1, r2}
 8002ce2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 				rocket_messages[message_count] = status;
 8002ce6:	4a7d      	ldr	r2, [pc, #500]	; (8002edc <rocketReliableSendHandle+0x23c>)
 8002ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cea:	497a      	ldr	r1, [pc, #488]	; (8002ed4 <rocketReliableSendHandle+0x234>)
 8002cec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				message_count++;
 8002cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	627b      	str	r3, [r7, #36]	; 0x24
 8002cf6:	e0cc      	b.n	8002e92 <rocketReliableSendHandle+0x1f2>
			} else {
				strcpy(status, "ARM UNSUCCESSFUL");
 8002cf8:	4a76      	ldr	r2, [pc, #472]	; (8002ed4 <rocketReliableSendHandle+0x234>)
 8002cfa:	4b79      	ldr	r3, [pc, #484]	; (8002ee0 <rocketReliableSendHandle+0x240>)
 8002cfc:	4614      	mov	r4, r2
 8002cfe:	461d      	mov	r5, r3
 8002d00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d04:	682b      	ldr	r3, [r5, #0]
 8002d06:	7023      	strb	r3, [r4, #0]
 				rocket_messages[message_count] = status;
 8002d08:	4a74      	ldr	r2, [pc, #464]	; (8002edc <rocketReliableSendHandle+0x23c>)
 8002d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d0c:	4971      	ldr	r1, [pc, #452]	; (8002ed4 <rocketReliableSendHandle+0x234>)
 8002d0e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				message_count++;
 8002d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d14:	3301      	adds	r3, #1
 8002d16:	627b      	str	r3, [r7, #36]	; 0x24
 8002d18:	e0bb      	b.n	8002e92 <rocketReliableSendHandle+0x1f2>
			}
		} else if (strcmp(command, "DISARM") == 0) {
 8002d1a:	4972      	ldr	r1, [pc, #456]	; (8002ee4 <rocketReliableSendHandle+0x244>)
 8002d1c:	486c      	ldr	r0, [pc, #432]	; (8002ed0 <rocketReliableSendHandle+0x230>)
 8002d1e:	f7fd faf7 	bl	8000310 <strcmp>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d110      	bne.n	8002d4a <rocketReliableSendHandle+0xaa>
			strcpy(status, "ALREADY DISARMED");
 8002d28:	4a6a      	ldr	r2, [pc, #424]	; (8002ed4 <rocketReliableSendHandle+0x234>)
 8002d2a:	4b6f      	ldr	r3, [pc, #444]	; (8002ee8 <rocketReliableSendHandle+0x248>)
 8002d2c:	4614      	mov	r4, r2
 8002d2e:	461d      	mov	r5, r3
 8002d30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d34:	682b      	ldr	r3, [r5, #0]
 8002d36:	7023      	strb	r3, [r4, #0]
			rocket_messages[message_count] = status;
 8002d38:	4a68      	ldr	r2, [pc, #416]	; (8002edc <rocketReliableSendHandle+0x23c>)
 8002d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d3c:	4965      	ldr	r1, [pc, #404]	; (8002ed4 <rocketReliableSendHandle+0x234>)
 8002d3e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			message_count++;
 8002d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d44:	3301      	adds	r3, #1
 8002d46:	627b      	str	r3, [r7, #36]	; 0x24
 8002d48:	e0a3      	b.n	8002e92 <rocketReliableSendHandle+0x1f2>
		} else if (strcmp(command, "CONT") == 0) {
 8002d4a:	4968      	ldr	r1, [pc, #416]	; (8002eec <rocketReliableSendHandle+0x24c>)
 8002d4c:	4860      	ldr	r0, [pc, #384]	; (8002ed0 <rocketReliableSendHandle+0x230>)
 8002d4e:	f7fd fadf 	bl	8000310 <strcmp>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	f040 809c 	bne.w	8002e92 <rocketReliableSendHandle+0x1f2>
			uint8_t CONTS[8];
			pyro_check_continuity(CONTS);
 8002d5a:	f107 0308 	add.w	r3, r7, #8
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7ff fed4 	bl	8002b0c <pyro_check_continuity>


			for (int i = 0; i < 8; i++) {
 8002d64:	2300      	movs	r3, #0
 8002d66:	623b      	str	r3, [r7, #32]
 8002d68:	e02f      	b.n	8002dca <rocketReliableSendHandle+0x12a>
				if (CONTS[i]) {
 8002d6a:	f107 0208 	add.w	r2, r7, #8
 8002d6e:	6a3b      	ldr	r3, [r7, #32]
 8002d70:	4413      	add	r3, r2
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d00c      	beq.n	8002d92 <rocketReliableSendHandle+0xf2>
					sprintf(continuities[i], "PYRO %d DOESN'T HAVE CONTINUITY",
 8002d78:	6a3b      	ldr	r3, [r7, #32]
 8002d7a:	2232      	movs	r2, #50	; 0x32
 8002d7c:	fb02 f303 	mul.w	r3, r2, r3
 8002d80:	4a5b      	ldr	r2, [pc, #364]	; (8002ef0 <rocketReliableSendHandle+0x250>)
 8002d82:	1898      	adds	r0, r3, r2
 8002d84:	6a3b      	ldr	r3, [r7, #32]
 8002d86:	3301      	adds	r3, #1
 8002d88:	461a      	mov	r2, r3
 8002d8a:	495a      	ldr	r1, [pc, #360]	; (8002ef4 <rocketReliableSendHandle+0x254>)
 8002d8c:	f019 f994 	bl	801c0b8 <siprintf>
 8002d90:	e00b      	b.n	8002daa <rocketReliableSendHandle+0x10a>
							i + 1);
				} else {
					sprintf(continuities[i], "PYRO %d HAS CONTINUITY", i + 1);
 8002d92:	6a3b      	ldr	r3, [r7, #32]
 8002d94:	2232      	movs	r2, #50	; 0x32
 8002d96:	fb02 f303 	mul.w	r3, r2, r3
 8002d9a:	4a55      	ldr	r2, [pc, #340]	; (8002ef0 <rocketReliableSendHandle+0x250>)
 8002d9c:	1898      	adds	r0, r3, r2
 8002d9e:	6a3b      	ldr	r3, [r7, #32]
 8002da0:	3301      	adds	r3, #1
 8002da2:	461a      	mov	r2, r3
 8002da4:	4954      	ldr	r1, [pc, #336]	; (8002ef8 <rocketReliableSendHandle+0x258>)
 8002da6:	f019 f987 	bl	801c0b8 <siprintf>
				}
				rocket_messages[message_count] = continuities[i];
 8002daa:	6a3b      	ldr	r3, [r7, #32]
 8002dac:	2232      	movs	r2, #50	; 0x32
 8002dae:	fb02 f303 	mul.w	r3, r2, r3
 8002db2:	4a4f      	ldr	r2, [pc, #316]	; (8002ef0 <rocketReliableSendHandle+0x250>)
 8002db4:	441a      	add	r2, r3
 8002db6:	4949      	ldr	r1, [pc, #292]	; (8002edc <rocketReliableSendHandle+0x23c>)
 8002db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				message_count++;
 8002dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	627b      	str	r3, [r7, #36]	; 0x24
			for (int i = 0; i < 8; i++) {
 8002dc4:	6a3b      	ldr	r3, [r7, #32]
 8002dc6:	3301      	adds	r3, #1
 8002dc8:	623b      	str	r3, [r7, #32]
 8002dca:	6a3b      	ldr	r3, [r7, #32]
 8002dcc:	2b07      	cmp	r3, #7
 8002dce:	ddcc      	ble.n	8002d6a <rocketReliableSendHandle+0xca>
 8002dd0:	e05f      	b.n	8002e92 <rocketReliableSendHandle+0x1f2>
			}
		}
	} else if (strcmp(state, "ARMED") == 0) {
 8002dd2:	494a      	ldr	r1, [pc, #296]	; (8002efc <rocketReliableSendHandle+0x25c>)
 8002dd4:	483c      	ldr	r0, [pc, #240]	; (8002ec8 <rocketReliableSendHandle+0x228>)
 8002dd6:	f7fd fa9b 	bl	8000310 <strcmp>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d14a      	bne.n	8002e76 <rocketReliableSendHandle+0x1d6>
		if (strcmp(command, "DISARM") == 0) {
 8002de0:	4940      	ldr	r1, [pc, #256]	; (8002ee4 <rocketReliableSendHandle+0x244>)
 8002de2:	483b      	ldr	r0, [pc, #236]	; (8002ed0 <rocketReliableSendHandle+0x230>)
 8002de4:	f7fd fa94 	bl	8000310 <strcmp>
 8002de8:	4603      	mov	r3, r0
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d128      	bne.n	8002e40 <rocketReliableSendHandle+0x1a0>
			if (!disarm(state)) {
 8002dee:	4836      	ldr	r0, [pc, #216]	; (8002ec8 <rocketReliableSendHandle+0x228>)
 8002df0:	f7ff fdea 	bl	80029c8 <disarm>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d111      	bne.n	8002e1e <rocketReliableSendHandle+0x17e>
				strcpy(status, "DISARM SUCCESS");
 8002dfa:	4a36      	ldr	r2, [pc, #216]	; (8002ed4 <rocketReliableSendHandle+0x234>)
 8002dfc:	4b40      	ldr	r3, [pc, #256]	; (8002f00 <rocketReliableSendHandle+0x260>)
 8002dfe:	4614      	mov	r4, r2
 8002e00:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e02:	c407      	stmia	r4!, {r0, r1, r2}
 8002e04:	8023      	strh	r3, [r4, #0]
 8002e06:	3402      	adds	r4, #2
 8002e08:	0c1b      	lsrs	r3, r3, #16
 8002e0a:	7023      	strb	r3, [r4, #0]
				rocket_messages[message_count] = status;
 8002e0c:	4a33      	ldr	r2, [pc, #204]	; (8002edc <rocketReliableSendHandle+0x23c>)
 8002e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e10:	4930      	ldr	r1, [pc, #192]	; (8002ed4 <rocketReliableSendHandle+0x234>)
 8002e12:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				message_count++;
 8002e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e18:	3301      	adds	r3, #1
 8002e1a:	627b      	str	r3, [r7, #36]	; 0x24
 8002e1c:	e039      	b.n	8002e92 <rocketReliableSendHandle+0x1f2>
			} else {
				strcpy(status, "DISARM UNSUCCESS");
 8002e1e:	4a2d      	ldr	r2, [pc, #180]	; (8002ed4 <rocketReliableSendHandle+0x234>)
 8002e20:	4b38      	ldr	r3, [pc, #224]	; (8002f04 <rocketReliableSendHandle+0x264>)
 8002e22:	4614      	mov	r4, r2
 8002e24:	461d      	mov	r5, r3
 8002e26:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e28:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e2a:	682b      	ldr	r3, [r5, #0]
 8002e2c:	7023      	strb	r3, [r4, #0]
				rocket_messages[message_count] = status;
 8002e2e:	4a2b      	ldr	r2, [pc, #172]	; (8002edc <rocketReliableSendHandle+0x23c>)
 8002e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e32:	4928      	ldr	r1, [pc, #160]	; (8002ed4 <rocketReliableSendHandle+0x234>)
 8002e34:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				message_count++;
 8002e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	627b      	str	r3, [r7, #36]	; 0x24
 8002e3e:	e028      	b.n	8002e92 <rocketReliableSendHandle+0x1f2>
			}
		} else if (strcmp(command, "ARM") == 0) {
 8002e40:	4922      	ldr	r1, [pc, #136]	; (8002ecc <rocketReliableSendHandle+0x22c>)
 8002e42:	4823      	ldr	r0, [pc, #140]	; (8002ed0 <rocketReliableSendHandle+0x230>)
 8002e44:	f7fd fa64 	bl	8000310 <strcmp>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d10e      	bne.n	8002e6c <rocketReliableSendHandle+0x1cc>
			strcpy(status, "ALREADY ARMED");
 8002e4e:	4a21      	ldr	r2, [pc, #132]	; (8002ed4 <rocketReliableSendHandle+0x234>)
 8002e50:	4b2d      	ldr	r3, [pc, #180]	; (8002f08 <rocketReliableSendHandle+0x268>)
 8002e52:	4614      	mov	r4, r2
 8002e54:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e56:	c407      	stmia	r4!, {r0, r1, r2}
 8002e58:	8023      	strh	r3, [r4, #0]
			rocket_messages[message_count] = status;
 8002e5a:	4a20      	ldr	r2, [pc, #128]	; (8002edc <rocketReliableSendHandle+0x23c>)
 8002e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5e:	491d      	ldr	r1, [pc, #116]	; (8002ed4 <rocketReliableSendHandle+0x234>)
 8002e60:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			message_count++;
 8002e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e66:	3301      	adds	r3, #1
 8002e68:	627b      	str	r3, [r7, #36]	; 0x24
 8002e6a:	e012      	b.n	8002e92 <rocketReliableSendHandle+0x1f2>
		} else if (strcmp(command, "FIRE") == 0) {
 8002e6c:	4927      	ldr	r1, [pc, #156]	; (8002f0c <rocketReliableSendHandle+0x26c>)
 8002e6e:	4818      	ldr	r0, [pc, #96]	; (8002ed0 <rocketReliableSendHandle+0x230>)
 8002e70:	f7fd fa4e 	bl	8000310 <strcmp>
 8002e74:	e00d      	b.n	8002e92 <rocketReliableSendHandle+0x1f2>

		}

	} else {
		strcpy(status, "state wrong!");
 8002e76:	4a17      	ldr	r2, [pc, #92]	; (8002ed4 <rocketReliableSendHandle+0x234>)
 8002e78:	4b25      	ldr	r3, [pc, #148]	; (8002f10 <rocketReliableSendHandle+0x270>)
 8002e7a:	4614      	mov	r4, r2
 8002e7c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e7e:	c407      	stmia	r4!, {r0, r1, r2}
 8002e80:	7023      	strb	r3, [r4, #0]
		rocket_messages[message_count] = status;
 8002e82:	4a16      	ldr	r2, [pc, #88]	; (8002edc <rocketReliableSendHandle+0x23c>)
 8002e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e86:	4913      	ldr	r1, [pc, #76]	; (8002ed4 <rocketReliableSendHandle+0x234>)
 8002e88:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		message_count++;
 8002e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e8e:	3301      	adds	r3, #1
 8002e90:	627b      	str	r3, [r7, #36]	; 0x24
	}

	//first message is state
	sprintf(state_message, "Current state: %s\n", state);
 8002e92:	4a0d      	ldr	r2, [pc, #52]	; (8002ec8 <rocketReliableSendHandle+0x228>)
 8002e94:	491f      	ldr	r1, [pc, #124]	; (8002f14 <rocketReliableSendHandle+0x274>)
 8002e96:	4820      	ldr	r0, [pc, #128]	; (8002f18 <rocketReliableSendHandle+0x278>)
 8002e98:	f019 f90e 	bl	801c0b8 <siprintf>
	rocket_messages[0] = state_message;
 8002e9c:	4b0f      	ldr	r3, [pc, #60]	; (8002edc <rocketReliableSendHandle+0x23c>)
 8002e9e:	4a1e      	ldr	r2, [pc, #120]	; (8002f18 <rocketReliableSendHandle+0x278>)
 8002ea0:	601a      	str	r2, [r3, #0]

	config.messages_count = message_count;
 8002ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea4:	61fb      	str	r3, [r7, #28]
	config.messages = rocket_messages;
 8002ea6:	4b0d      	ldr	r3, [pc, #52]	; (8002edc <rocketReliableSendHandle+0x23c>)
 8002ea8:	61bb      	str	r3, [r7, #24]
	config.mode = RECEIVING_RELIABLE;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	613b      	str	r3, [r7, #16]
    return config;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	461c      	mov	r4, r3
 8002eb2:	f107 0310 	add.w	r3, r7, #16
 8002eb6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002eb8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	3728      	adds	r7, #40	; 0x28
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bdb0      	pop	{r4, r5, r7, pc}
 8002ec4:	080201b8 	.word	0x080201b8
 8002ec8:	24000000 	.word	0x24000000
 8002ecc:	080201f0 	.word	0x080201f0
 8002ed0:	240039d4 	.word	0x240039d4
 8002ed4:	240039a0 	.word	0x240039a0
 8002ed8:	080201f4 	.word	0x080201f4
 8002edc:	24003b9c 	.word	0x24003b9c
 8002ee0:	08020200 	.word	0x08020200
 8002ee4:	08020214 	.word	0x08020214
 8002ee8:	0802021c 	.word	0x0802021c
 8002eec:	08020230 	.word	0x08020230
 8002ef0:	24003810 	.word	0x24003810
 8002ef4:	08020238 	.word	0x08020238
 8002ef8:	08020258 	.word	0x08020258
 8002efc:	080201c4 	.word	0x080201c4
 8002f00:	08020270 	.word	0x08020270
 8002f04:	08020280 	.word	0x08020280
 8002f08:	08020294 	.word	0x08020294
 8002f0c:	080201cc 	.word	0x080201cc
 8002f10:	080202a4 	.word	0x080202a4
 8002f14:	080202b4 	.word	0x080202b4
 8002f18:	24003b38 	.word	0x24003b38

08002f1c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f22:	4b0a      	ldr	r3, [pc, #40]	; (8002f4c <HAL_MspInit+0x30>)
 8002f24:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002f28:	4a08      	ldr	r2, [pc, #32]	; (8002f4c <HAL_MspInit+0x30>)
 8002f2a:	f043 0302 	orr.w	r3, r3, #2
 8002f2e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002f32:	4b06      	ldr	r3, [pc, #24]	; (8002f4c <HAL_MspInit+0x30>)
 8002f34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002f38:	f003 0302 	and.w	r3, r3, #2
 8002f3c:	607b      	str	r3, [r7, #4]
 8002f3e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr
 8002f4c:	58024400 	.word	0x58024400

08002f50 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b08c      	sub	sp, #48	; 0x30
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f58:	f107 031c 	add.w	r3, r7, #28
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	601a      	str	r2, [r3, #0]
 8002f60:	605a      	str	r2, [r3, #4]
 8002f62:	609a      	str	r2, [r3, #8]
 8002f64:	60da      	str	r2, [r3, #12]
 8002f66:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a5d      	ldr	r2, [pc, #372]	; (80030e4 <HAL_ADC_MspInit+0x194>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d159      	bne.n	8003026 <HAL_ADC_MspInit+0xd6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002f72:	4b5d      	ldr	r3, [pc, #372]	; (80030e8 <HAL_ADC_MspInit+0x198>)
 8002f74:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002f78:	4a5b      	ldr	r2, [pc, #364]	; (80030e8 <HAL_ADC_MspInit+0x198>)
 8002f7a:	f043 0320 	orr.w	r3, r3, #32
 8002f7e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002f82:	4b59      	ldr	r3, [pc, #356]	; (80030e8 <HAL_ADC_MspInit+0x198>)
 8002f84:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002f88:	f003 0320 	and.w	r3, r3, #32
 8002f8c:	61bb      	str	r3, [r7, #24]
 8002f8e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f90:	4b55      	ldr	r3, [pc, #340]	; (80030e8 <HAL_ADC_MspInit+0x198>)
 8002f92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f96:	4a54      	ldr	r2, [pc, #336]	; (80030e8 <HAL_ADC_MspInit+0x198>)
 8002f98:	f043 0301 	orr.w	r3, r3, #1
 8002f9c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002fa0:	4b51      	ldr	r3, [pc, #324]	; (80030e8 <HAL_ADC_MspInit+0x198>)
 8002fa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	617b      	str	r3, [r7, #20]
 8002fac:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_INP14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002fae:	2304      	movs	r3, #4
 8002fb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fba:	f107 031c 	add.w	r3, r7, #28
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	484a      	ldr	r0, [pc, #296]	; (80030ec <HAL_ADC_MspInit+0x19c>)
 8002fc2:	f005 fe63 	bl	8008c8c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream5;
 8002fc6:	4b4a      	ldr	r3, [pc, #296]	; (80030f0 <HAL_ADC_MspInit+0x1a0>)
 8002fc8:	4a4a      	ldr	r2, [pc, #296]	; (80030f4 <HAL_ADC_MspInit+0x1a4>)
 8002fca:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002fcc:	4b48      	ldr	r3, [pc, #288]	; (80030f0 <HAL_ADC_MspInit+0x1a0>)
 8002fce:	2209      	movs	r2, #9
 8002fd0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002fd2:	4b47      	ldr	r3, [pc, #284]	; (80030f0 <HAL_ADC_MspInit+0x1a0>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fd8:	4b45      	ldr	r3, [pc, #276]	; (80030f0 <HAL_ADC_MspInit+0x1a0>)
 8002fda:	2200      	movs	r2, #0
 8002fdc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002fde:	4b44      	ldr	r3, [pc, #272]	; (80030f0 <HAL_ADC_MspInit+0x1a0>)
 8002fe0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002fe4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002fe6:	4b42      	ldr	r3, [pc, #264]	; (80030f0 <HAL_ADC_MspInit+0x1a0>)
 8002fe8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002fec:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002fee:	4b40      	ldr	r3, [pc, #256]	; (80030f0 <HAL_ADC_MspInit+0x1a0>)
 8002ff0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ff4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002ff6:	4b3e      	ldr	r3, [pc, #248]	; (80030f0 <HAL_ADC_MspInit+0x1a0>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002ffc:	4b3c      	ldr	r3, [pc, #240]	; (80030f0 <HAL_ADC_MspInit+0x1a0>)
 8002ffe:	2200      	movs	r2, #0
 8003000:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003002:	4b3b      	ldr	r3, [pc, #236]	; (80030f0 <HAL_ADC_MspInit+0x1a0>)
 8003004:	2200      	movs	r2, #0
 8003006:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003008:	4839      	ldr	r0, [pc, #228]	; (80030f0 <HAL_ADC_MspInit+0x1a0>)
 800300a:	f003 fa07 	bl	800641c <HAL_DMA_Init>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d001      	beq.n	8003018 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8003014:	f7ff fc70 	bl	80028f8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	4a35      	ldr	r2, [pc, #212]	; (80030f0 <HAL_ADC_MspInit+0x1a0>)
 800301c:	659a      	str	r2, [r3, #88]	; 0x58
 800301e:	4a34      	ldr	r2, [pc, #208]	; (80030f0 <HAL_ADC_MspInit+0x1a0>)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8003024:	e059      	b.n	80030da <HAL_ADC_MspInit+0x18a>
  else if(hadc->Instance==ADC3)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a33      	ldr	r2, [pc, #204]	; (80030f8 <HAL_ADC_MspInit+0x1a8>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d154      	bne.n	80030da <HAL_ADC_MspInit+0x18a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003030:	4b2d      	ldr	r3, [pc, #180]	; (80030e8 <HAL_ADC_MspInit+0x198>)
 8003032:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003036:	4a2c      	ldr	r2, [pc, #176]	; (80030e8 <HAL_ADC_MspInit+0x198>)
 8003038:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800303c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003040:	4b29      	ldr	r3, [pc, #164]	; (80030e8 <HAL_ADC_MspInit+0x198>)
 8003042:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003046:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800304a:	613b      	str	r3, [r7, #16]
 800304c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800304e:	4b26      	ldr	r3, [pc, #152]	; (80030e8 <HAL_ADC_MspInit+0x198>)
 8003050:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003054:	4a24      	ldr	r2, [pc, #144]	; (80030e8 <HAL_ADC_MspInit+0x198>)
 8003056:	f043 0304 	orr.w	r3, r3, #4
 800305a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800305e:	4b22      	ldr	r3, [pc, #136]	; (80030e8 <HAL_ADC_MspInit+0x198>)
 8003060:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003064:	f003 0304 	and.w	r3, r3, #4
 8003068:	60fb      	str	r3, [r7, #12]
 800306a:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 800306c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8003070:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8003074:	f001 f8f0 	bl	8004258 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA2_Stream7;
 8003078:	4b20      	ldr	r3, [pc, #128]	; (80030fc <HAL_ADC_MspInit+0x1ac>)
 800307a:	4a21      	ldr	r2, [pc, #132]	; (8003100 <HAL_ADC_MspInit+0x1b0>)
 800307c:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 800307e:	4b1f      	ldr	r3, [pc, #124]	; (80030fc <HAL_ADC_MspInit+0x1ac>)
 8003080:	2273      	movs	r2, #115	; 0x73
 8003082:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003084:	4b1d      	ldr	r3, [pc, #116]	; (80030fc <HAL_ADC_MspInit+0x1ac>)
 8003086:	2200      	movs	r2, #0
 8003088:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800308a:	4b1c      	ldr	r3, [pc, #112]	; (80030fc <HAL_ADC_MspInit+0x1ac>)
 800308c:	2200      	movs	r2, #0
 800308e:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8003090:	4b1a      	ldr	r3, [pc, #104]	; (80030fc <HAL_ADC_MspInit+0x1ac>)
 8003092:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003096:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003098:	4b18      	ldr	r3, [pc, #96]	; (80030fc <HAL_ADC_MspInit+0x1ac>)
 800309a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800309e:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80030a0:	4b16      	ldr	r3, [pc, #88]	; (80030fc <HAL_ADC_MspInit+0x1ac>)
 80030a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80030a6:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80030a8:	4b14      	ldr	r3, [pc, #80]	; (80030fc <HAL_ADC_MspInit+0x1ac>)
 80030aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80030ae:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_MEDIUM;
 80030b0:	4b12      	ldr	r3, [pc, #72]	; (80030fc <HAL_ADC_MspInit+0x1ac>)
 80030b2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80030b6:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80030b8:	4b10      	ldr	r3, [pc, #64]	; (80030fc <HAL_ADC_MspInit+0x1ac>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 80030be:	480f      	ldr	r0, [pc, #60]	; (80030fc <HAL_ADC_MspInit+0x1ac>)
 80030c0:	f003 f9ac 	bl	800641c <HAL_DMA_Init>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d001      	beq.n	80030ce <HAL_ADC_MspInit+0x17e>
      Error_Handler();
 80030ca:	f7ff fc15 	bl	80028f8 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a0a      	ldr	r2, [pc, #40]	; (80030fc <HAL_ADC_MspInit+0x1ac>)
 80030d2:	659a      	str	r2, [r3, #88]	; 0x58
 80030d4:	4a09      	ldr	r2, [pc, #36]	; (80030fc <HAL_ADC_MspInit+0x1ac>)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6393      	str	r3, [r2, #56]	; 0x38
}
 80030da:	bf00      	nop
 80030dc:	3730      	adds	r7, #48	; 0x30
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	40022000 	.word	0x40022000
 80030e8:	58024400 	.word	0x58024400
 80030ec:	58020000 	.word	0x58020000
 80030f0:	24000e4c 	.word	0x24000e4c
 80030f4:	40020088 	.word	0x40020088
 80030f8:	58026000 	.word	0x58026000
 80030fc:	24000ec4 	.word	0x24000ec4
 8003100:	400204b8 	.word	0x400204b8

08003104 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b0b8      	sub	sp, #224	; 0xe0
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800310c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003110:	2200      	movs	r2, #0
 8003112:	601a      	str	r2, [r3, #0]
 8003114:	605a      	str	r2, [r3, #4]
 8003116:	609a      	str	r2, [r3, #8]
 8003118:	60da      	str	r2, [r3, #12]
 800311a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800311c:	f107 0310 	add.w	r3, r7, #16
 8003120:	22b8      	movs	r2, #184	; 0xb8
 8003122:	2100      	movs	r1, #0
 8003124:	4618      	mov	r0, r3
 8003126:	f019 f858 	bl	801c1da <memset>
  if(hfdcan->Instance==FDCAN3)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a26      	ldr	r2, [pc, #152]	; (80031c8 <HAL_FDCAN_MspInit+0xc4>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d145      	bne.n	80031c0 <HAL_FDCAN_MspInit+0xbc>

  /* USER CODE END FDCAN3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8003134:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003138:	f04f 0300 	mov.w	r3, #0
 800313c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8003140:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003144:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003146:	f107 0310 	add.w	r3, r7, #16
 800314a:	4618      	mov	r0, r3
 800314c:	f008 fb8c 	bl	800b868 <HAL_RCCEx_PeriphCLKConfig>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8003156:	f7ff fbcf 	bl	80028f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800315a:	4b1c      	ldr	r3, [pc, #112]	; (80031cc <HAL_FDCAN_MspInit+0xc8>)
 800315c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8003160:	4a1a      	ldr	r2, [pc, #104]	; (80031cc <HAL_FDCAN_MspInit+0xc8>)
 8003162:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003166:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 800316a:	4b18      	ldr	r3, [pc, #96]	; (80031cc <HAL_FDCAN_MspInit+0xc8>)
 800316c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8003170:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003174:	60fb      	str	r3, [r7, #12]
 8003176:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003178:	4b14      	ldr	r3, [pc, #80]	; (80031cc <HAL_FDCAN_MspInit+0xc8>)
 800317a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800317e:	4a13      	ldr	r2, [pc, #76]	; (80031cc <HAL_FDCAN_MspInit+0xc8>)
 8003180:	f043 0320 	orr.w	r3, r3, #32
 8003184:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003188:	4b10      	ldr	r3, [pc, #64]	; (80031cc <HAL_FDCAN_MspInit+0xc8>)
 800318a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800318e:	f003 0320 	and.w	r3, r3, #32
 8003192:	60bb      	str	r3, [r7, #8]
 8003194:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN3 GPIO Configuration
    PF6     ------> FDCAN3_RX
    PF7     ------> FDCAN3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003196:	23c0      	movs	r3, #192	; 0xc0
 8003198:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800319c:	2302      	movs	r3, #2
 800319e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a2:	2300      	movs	r3, #0
 80031a4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a8:	2300      	movs	r3, #0
 80031aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF2_FDCAN3;
 80031ae:	2302      	movs	r3, #2
 80031b0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80031b4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80031b8:	4619      	mov	r1, r3
 80031ba:	4805      	ldr	r0, [pc, #20]	; (80031d0 <HAL_FDCAN_MspInit+0xcc>)
 80031bc:	f005 fd66 	bl	8008c8c <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }

}
 80031c0:	bf00      	nop
 80031c2:	37e0      	adds	r7, #224	; 0xe0
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	4000d400 	.word	0x4000d400
 80031cc:	58024400 	.word	0x58024400
 80031d0:	58021400 	.word	0x58021400

080031d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b0b8      	sub	sp, #224	; 0xe0
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031dc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80031e0:	2200      	movs	r2, #0
 80031e2:	601a      	str	r2, [r3, #0]
 80031e4:	605a      	str	r2, [r3, #4]
 80031e6:	609a      	str	r2, [r3, #8]
 80031e8:	60da      	str	r2, [r3, #12]
 80031ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80031ec:	f107 0310 	add.w	r3, r7, #16
 80031f0:	22b8      	movs	r2, #184	; 0xb8
 80031f2:	2100      	movs	r1, #0
 80031f4:	4618      	mov	r0, r3
 80031f6:	f018 fff0 	bl	801c1da <memset>
  if(hi2c->Instance==I2C2)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a2a      	ldr	r2, [pc, #168]	; (80032a8 <HAL_I2C_MspInit+0xd4>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d14d      	bne.n	80032a0 <HAL_I2C_MspInit+0xcc>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003204:	f04f 0208 	mov.w	r2, #8
 8003208:	f04f 0300 	mov.w	r3, #0
 800320c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 8003210:	2300      	movs	r3, #0
 8003212:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003216:	f107 0310 	add.w	r3, r7, #16
 800321a:	4618      	mov	r0, r3
 800321c:	f008 fb24 	bl	800b868 <HAL_RCCEx_PeriphCLKConfig>
 8003220:	4603      	mov	r3, r0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d001      	beq.n	800322a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8003226:	f7ff fb67 	bl	80028f8 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800322a:	4b20      	ldr	r3, [pc, #128]	; (80032ac <HAL_I2C_MspInit+0xd8>)
 800322c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003230:	4a1e      	ldr	r2, [pc, #120]	; (80032ac <HAL_I2C_MspInit+0xd8>)
 8003232:	f043 0320 	orr.w	r3, r3, #32
 8003236:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800323a:	4b1c      	ldr	r3, [pc, #112]	; (80032ac <HAL_I2C_MspInit+0xd8>)
 800323c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003240:	f003 0320 	and.w	r3, r3, #32
 8003244:	60fb      	str	r3, [r7, #12]
 8003246:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003248:	2303      	movs	r3, #3
 800324a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800324e:	2312      	movs	r3, #18
 8003250:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003254:	2300      	movs	r3, #0
 8003256:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800325a:	2300      	movs	r3, #0
 800325c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003260:	2304      	movs	r3, #4
 8003262:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003266:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800326a:	4619      	mov	r1, r3
 800326c:	4810      	ldr	r0, [pc, #64]	; (80032b0 <HAL_I2C_MspInit+0xdc>)
 800326e:	f005 fd0d 	bl	8008c8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003272:	4b0e      	ldr	r3, [pc, #56]	; (80032ac <HAL_I2C_MspInit+0xd8>)
 8003274:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003278:	4a0c      	ldr	r2, [pc, #48]	; (80032ac <HAL_I2C_MspInit+0xd8>)
 800327a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800327e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003282:	4b0a      	ldr	r3, [pc, #40]	; (80032ac <HAL_I2C_MspInit+0xd8>)
 8003284:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003288:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800328c:	60bb      	str	r3, [r7, #8]
 800328e:	68bb      	ldr	r3, [r7, #8]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 1, 0);
 8003290:	2200      	movs	r2, #0
 8003292:	2101      	movs	r1, #1
 8003294:	2021      	movs	r0, #33	; 0x21
 8003296:	f003 f88c 	bl	80063b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800329a:	2021      	movs	r0, #33	; 0x21
 800329c:	f003 f8a3 	bl	80063e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80032a0:	bf00      	nop
 80032a2:	37e0      	adds	r7, #224	; 0xe0
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	40005800 	.word	0x40005800
 80032ac:	58024400 	.word	0x58024400
 80032b0:	58021400 	.word	0x58021400

080032b4 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b0b2      	sub	sp, #200	; 0xc8
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80032bc:	f107 0310 	add.w	r3, r7, #16
 80032c0:	22b8      	movs	r2, #184	; 0xb8
 80032c2:	2100      	movs	r1, #0
 80032c4:	4618      	mov	r0, r3
 80032c6:	f018 ff88 	bl	801c1da <memset>
  if(hrng->Instance==RNG)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a14      	ldr	r2, [pc, #80]	; (8003320 <HAL_RNG_MspInit+0x6c>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d121      	bne.n	8003318 <HAL_RNG_MspInit+0x64>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 80032d4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80032d8:	f04f 0300 	mov.w	r3, #0
 80032dc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 80032e0:	2300      	movs	r3, #0
 80032e2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80032e6:	f107 0310 	add.w	r3, r7, #16
 80032ea:	4618      	mov	r0, r3
 80032ec:	f008 fabc 	bl	800b868 <HAL_RCCEx_PeriphCLKConfig>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d001      	beq.n	80032fa <HAL_RNG_MspInit+0x46>
    {
      Error_Handler();
 80032f6:	f7ff faff 	bl	80028f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80032fa:	4b0a      	ldr	r3, [pc, #40]	; (8003324 <HAL_RNG_MspInit+0x70>)
 80032fc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8003300:	4a08      	ldr	r2, [pc, #32]	; (8003324 <HAL_RNG_MspInit+0x70>)
 8003302:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003306:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 800330a:	4b06      	ldr	r3, [pc, #24]	; (8003324 <HAL_RNG_MspInit+0x70>)
 800330c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8003310:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003314:	60fb      	str	r3, [r7, #12]
 8003316:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8003318:	bf00      	nop
 800331a:	37c8      	adds	r7, #200	; 0xc8
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}
 8003320:	48021800 	.word	0x48021800
 8003324:	58024400 	.word	0x58024400

08003328 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b0ba      	sub	sp, #232	; 0xe8
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003330:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003334:	2200      	movs	r2, #0
 8003336:	601a      	str	r2, [r3, #0]
 8003338:	605a      	str	r2, [r3, #4]
 800333a:	609a      	str	r2, [r3, #8]
 800333c:	60da      	str	r2, [r3, #12]
 800333e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003340:	f107 0318 	add.w	r3, r7, #24
 8003344:	22b8      	movs	r2, #184	; 0xb8
 8003346:	2100      	movs	r1, #0
 8003348:	4618      	mov	r0, r3
 800334a:	f018 ff46 	bl	801c1da <memset>
  if(hsd->Instance==SDMMC2)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a5d      	ldr	r2, [pc, #372]	; (80034c8 <HAL_SD_MspInit+0x1a0>)
 8003354:	4293      	cmp	r3, r2
 8003356:	f040 80b3 	bne.w	80034c0 <HAL_SD_MspInit+0x198>

  /* USER CODE END SDMMC2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 800335a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800335e:	f04f 0300 	mov.w	r3, #0
 8003362:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8003366:	2300      	movs	r3, #0
 8003368:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800336a:	f107 0318 	add.w	r3, r7, #24
 800336e:	4618      	mov	r0, r3
 8003370:	f008 fa7a 	bl	800b868 <HAL_RCCEx_PeriphCLKConfig>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 800337a:	f7ff fabd 	bl	80028f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC2_CLK_ENABLE();
 800337e:	4b53      	ldr	r3, [pc, #332]	; (80034cc <HAL_SD_MspInit+0x1a4>)
 8003380:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8003384:	4a51      	ldr	r2, [pc, #324]	; (80034cc <HAL_SD_MspInit+0x1a4>)
 8003386:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800338a:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 800338e:	4b4f      	ldr	r3, [pc, #316]	; (80034cc <HAL_SD_MspInit+0x1a4>)
 8003390:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8003394:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003398:	617b      	str	r3, [r7, #20]
 800339a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800339c:	4b4b      	ldr	r3, [pc, #300]	; (80034cc <HAL_SD_MspInit+0x1a4>)
 800339e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80033a2:	4a4a      	ldr	r2, [pc, #296]	; (80034cc <HAL_SD_MspInit+0x1a4>)
 80033a4:	f043 0308 	orr.w	r3, r3, #8
 80033a8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80033ac:	4b47      	ldr	r3, [pc, #284]	; (80034cc <HAL_SD_MspInit+0x1a4>)
 80033ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80033b2:	f003 0308 	and.w	r3, r3, #8
 80033b6:	613b      	str	r3, [r7, #16]
 80033b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80033ba:	4b44      	ldr	r3, [pc, #272]	; (80034cc <HAL_SD_MspInit+0x1a4>)
 80033bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80033c0:	4a42      	ldr	r2, [pc, #264]	; (80034cc <HAL_SD_MspInit+0x1a4>)
 80033c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033c6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80033ca:	4b40      	ldr	r3, [pc, #256]	; (80034cc <HAL_SD_MspInit+0x1a4>)
 80033cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80033d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033d4:	60fb      	str	r3, [r7, #12]
 80033d6:	68fb      	ldr	r3, [r7, #12]
    PG9     ------> SDMMC2_D0
    PG10     ------> SDMMC2_D1
    PG11     ------> SDMMC2_D2
    PG12     ------> SDMMC2_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80033d8:	2340      	movs	r3, #64	; 0x40
 80033da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033de:	2302      	movs	r3, #2
 80033e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e4:	2300      	movs	r3, #0
 80033e6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033ea:	2303      	movs	r3, #3
 80033ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 80033f0:	230b      	movs	r3, #11
 80033f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80033f6:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80033fa:	4619      	mov	r1, r3
 80033fc:	4834      	ldr	r0, [pc, #208]	; (80034d0 <HAL_SD_MspInit+0x1a8>)
 80033fe:	f005 fc45 	bl	8008c8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003402:	2380      	movs	r3, #128	; 0x80
 8003404:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003408:	2302      	movs	r3, #2
 800340a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800340e:	2301      	movs	r3, #1
 8003410:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003414:	2303      	movs	r3, #3
 8003416:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 800341a:	230b      	movs	r3, #11
 800341c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003420:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003424:	4619      	mov	r1, r3
 8003426:	482a      	ldr	r0, [pc, #168]	; (80034d0 <HAL_SD_MspInit+0x1a8>)
 8003428:	f005 fc30 	bl	8008c8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800342c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003430:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003434:	2302      	movs	r3, #2
 8003436:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800343a:	2301      	movs	r3, #1
 800343c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003440:	2303      	movs	r3, #3
 8003442:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8003446:	230b      	movs	r3, #11
 8003448:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800344c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003450:	4619      	mov	r1, r3
 8003452:	4820      	ldr	r0, [pc, #128]	; (80034d4 <HAL_SD_MspInit+0x1ac>)
 8003454:	f005 fc1a 	bl	8008c8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003458:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800345c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003460:	2302      	movs	r3, #2
 8003462:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003466:	2300      	movs	r3, #0
 8003468:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800346c:	2303      	movs	r3, #3
 800346e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8003472:	230b      	movs	r3, #11
 8003474:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003478:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800347c:	4619      	mov	r1, r3
 800347e:	4815      	ldr	r0, [pc, #84]	; (80034d4 <HAL_SD_MspInit+0x1ac>)
 8003480:	f005 fc04 	bl	8008c8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003484:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003488:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800348c:	2302      	movs	r3, #2
 800348e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003492:	2300      	movs	r3, #0
 8003494:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003498:	2303      	movs	r3, #3
 800349a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_SDMMC2;
 800349e:	230a      	movs	r3, #10
 80034a0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80034a4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80034a8:	4619      	mov	r1, r3
 80034aa:	480a      	ldr	r0, [pc, #40]	; (80034d4 <HAL_SD_MspInit+0x1ac>)
 80034ac:	f005 fbee 	bl	8008c8c <HAL_GPIO_Init>

    /* SDMMC2 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC2_IRQn, 0, 0);
 80034b0:	2200      	movs	r2, #0
 80034b2:	2100      	movs	r1, #0
 80034b4:	207c      	movs	r0, #124	; 0x7c
 80034b6:	f002 ff7c 	bl	80063b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC2_IRQn);
 80034ba:	207c      	movs	r0, #124	; 0x7c
 80034bc:	f002 ff93 	bl	80063e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC2_MspInit 1 */

  /* USER CODE END SDMMC2_MspInit 1 */
  }

}
 80034c0:	bf00      	nop
 80034c2:	37e8      	adds	r7, #232	; 0xe8
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	48022400 	.word	0x48022400
 80034cc:	58024400 	.word	0x58024400
 80034d0:	58020c00 	.word	0x58020c00
 80034d4:	58021800 	.word	0x58021800

080034d8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b08e      	sub	sp, #56	; 0x38
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80034e4:	2200      	movs	r2, #0
 80034e6:	601a      	str	r2, [r3, #0]
 80034e8:	605a      	str	r2, [r3, #4]
 80034ea:	609a      	str	r2, [r3, #8]
 80034ec:	60da      	str	r2, [r3, #12]
 80034ee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a4f      	ldr	r2, [pc, #316]	; (8003634 <HAL_SPI_MspInit+0x15c>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d12e      	bne.n	8003558 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80034fa:	4b4f      	ldr	r3, [pc, #316]	; (8003638 <HAL_SPI_MspInit+0x160>)
 80034fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003500:	4a4d      	ldr	r2, [pc, #308]	; (8003638 <HAL_SPI_MspInit+0x160>)
 8003502:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003506:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800350a:	4b4b      	ldr	r3, [pc, #300]	; (8003638 <HAL_SPI_MspInit+0x160>)
 800350c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003510:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003514:	623b      	str	r3, [r7, #32]
 8003516:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003518:	4b47      	ldr	r3, [pc, #284]	; (8003638 <HAL_SPI_MspInit+0x160>)
 800351a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800351e:	4a46      	ldr	r2, [pc, #280]	; (8003638 <HAL_SPI_MspInit+0x160>)
 8003520:	f043 0301 	orr.w	r3, r3, #1
 8003524:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003528:	4b43      	ldr	r3, [pc, #268]	; (8003638 <HAL_SPI_MspInit+0x160>)
 800352a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800352e:	f003 0301 	and.w	r3, r3, #1
 8003532:	61fb      	str	r3, [r7, #28]
 8003534:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003536:	23e0      	movs	r3, #224	; 0xe0
 8003538:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800353a:	2302      	movs	r3, #2
 800353c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800353e:	2300      	movs	r3, #0
 8003540:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003542:	2300      	movs	r3, #0
 8003544:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003546:	2305      	movs	r3, #5
 8003548:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800354a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800354e:	4619      	mov	r1, r3
 8003550:	483a      	ldr	r0, [pc, #232]	; (800363c <HAL_SPI_MspInit+0x164>)
 8003552:	f005 fb9b 	bl	8008c8c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8003556:	e068      	b.n	800362a <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI2)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a38      	ldr	r2, [pc, #224]	; (8003640 <HAL_SPI_MspInit+0x168>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d12f      	bne.n	80035c2 <HAL_SPI_MspInit+0xea>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003562:	4b35      	ldr	r3, [pc, #212]	; (8003638 <HAL_SPI_MspInit+0x160>)
 8003564:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003568:	4a33      	ldr	r2, [pc, #204]	; (8003638 <HAL_SPI_MspInit+0x160>)
 800356a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800356e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003572:	4b31      	ldr	r3, [pc, #196]	; (8003638 <HAL_SPI_MspInit+0x160>)
 8003574:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003578:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800357c:	61bb      	str	r3, [r7, #24]
 800357e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003580:	4b2d      	ldr	r3, [pc, #180]	; (8003638 <HAL_SPI_MspInit+0x160>)
 8003582:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003586:	4a2c      	ldr	r2, [pc, #176]	; (8003638 <HAL_SPI_MspInit+0x160>)
 8003588:	f043 0302 	orr.w	r3, r3, #2
 800358c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003590:	4b29      	ldr	r3, [pc, #164]	; (8003638 <HAL_SPI_MspInit+0x160>)
 8003592:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003596:	f003 0302 	and.w	r3, r3, #2
 800359a:	617b      	str	r3, [r7, #20]
 800359c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800359e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80035a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035a4:	2302      	movs	r3, #2
 80035a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035a8:	2300      	movs	r3, #0
 80035aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035ac:	2300      	movs	r3, #0
 80035ae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80035b0:	2305      	movs	r3, #5
 80035b2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80035b8:	4619      	mov	r1, r3
 80035ba:	4822      	ldr	r0, [pc, #136]	; (8003644 <HAL_SPI_MspInit+0x16c>)
 80035bc:	f005 fb66 	bl	8008c8c <HAL_GPIO_Init>
}
 80035c0:	e033      	b.n	800362a <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI3)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a20      	ldr	r2, [pc, #128]	; (8003648 <HAL_SPI_MspInit+0x170>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d12e      	bne.n	800362a <HAL_SPI_MspInit+0x152>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80035cc:	4b1a      	ldr	r3, [pc, #104]	; (8003638 <HAL_SPI_MspInit+0x160>)
 80035ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80035d2:	4a19      	ldr	r2, [pc, #100]	; (8003638 <HAL_SPI_MspInit+0x160>)
 80035d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035d8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80035dc:	4b16      	ldr	r3, [pc, #88]	; (8003638 <HAL_SPI_MspInit+0x160>)
 80035de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80035e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80035e6:	613b      	str	r3, [r7, #16]
 80035e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035ea:	4b13      	ldr	r3, [pc, #76]	; (8003638 <HAL_SPI_MspInit+0x160>)
 80035ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035f0:	4a11      	ldr	r2, [pc, #68]	; (8003638 <HAL_SPI_MspInit+0x160>)
 80035f2:	f043 0304 	orr.w	r3, r3, #4
 80035f6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80035fa:	4b0f      	ldr	r3, [pc, #60]	; (8003638 <HAL_SPI_MspInit+0x160>)
 80035fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003600:	f003 0304 	and.w	r3, r3, #4
 8003604:	60fb      	str	r3, [r7, #12]
 8003606:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8003608:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800360c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800360e:	2302      	movs	r3, #2
 8003610:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003612:	2300      	movs	r3, #0
 8003614:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003616:	2300      	movs	r3, #0
 8003618:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800361a:	2306      	movs	r3, #6
 800361c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800361e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003622:	4619      	mov	r1, r3
 8003624:	4809      	ldr	r0, [pc, #36]	; (800364c <HAL_SPI_MspInit+0x174>)
 8003626:	f005 fb31 	bl	8008c8c <HAL_GPIO_Init>
}
 800362a:	bf00      	nop
 800362c:	3738      	adds	r7, #56	; 0x38
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	40013000 	.word	0x40013000
 8003638:	58024400 	.word	0x58024400
 800363c:	58020000 	.word	0x58020000
 8003640:	40003800 	.word	0x40003800
 8003644:	58020400 	.word	0x58020400
 8003648:	40003c00 	.word	0x40003c00
 800364c:	58020800 	.word	0x58020800

08003650 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b08c      	sub	sp, #48	; 0x30
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003658:	f107 031c 	add.w	r3, r7, #28
 800365c:	2200      	movs	r2, #0
 800365e:	601a      	str	r2, [r3, #0]
 8003660:	605a      	str	r2, [r3, #4]
 8003662:	609a      	str	r2, [r3, #8]
 8003664:	60da      	str	r2, [r3, #12]
 8003666:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM2)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003670:	d15d      	bne.n	800372e <HAL_TIM_PWM_MspInit+0xde>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003672:	4b8e      	ldr	r3, [pc, #568]	; (80038ac <HAL_TIM_PWM_MspInit+0x25c>)
 8003674:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003678:	4a8c      	ldr	r2, [pc, #560]	; (80038ac <HAL_TIM_PWM_MspInit+0x25c>)
 800367a:	f043 0301 	orr.w	r3, r3, #1
 800367e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003682:	4b8a      	ldr	r3, [pc, #552]	; (80038ac <HAL_TIM_PWM_MspInit+0x25c>)
 8003684:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003688:	f003 0301 	and.w	r3, r3, #1
 800368c:	61bb      	str	r3, [r7, #24]
 800368e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003690:	4b86      	ldr	r3, [pc, #536]	; (80038ac <HAL_TIM_PWM_MspInit+0x25c>)
 8003692:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003696:	4a85      	ldr	r2, [pc, #532]	; (80038ac <HAL_TIM_PWM_MspInit+0x25c>)
 8003698:	f043 0301 	orr.w	r3, r3, #1
 800369c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80036a0:	4b82      	ldr	r3, [pc, #520]	; (80038ac <HAL_TIM_PWM_MspInit+0x25c>)
 80036a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80036a6:	f003 0301 	and.w	r3, r3, #1
 80036aa:	617b      	str	r3, [r7, #20]
 80036ac:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80036ae:	2301      	movs	r3, #1
 80036b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036b2:	2302      	movs	r3, #2
 80036b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b6:	2300      	movs	r3, #0
 80036b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036ba:	2300      	movs	r3, #0
 80036bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80036be:	2301      	movs	r3, #1
 80036c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036c2:	f107 031c 	add.w	r3, r7, #28
 80036c6:	4619      	mov	r1, r3
 80036c8:	4879      	ldr	r0, [pc, #484]	; (80038b0 <HAL_TIM_PWM_MspInit+0x260>)
 80036ca:	f005 fadf 	bl	8008c8c <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Stream1;
 80036ce:	4b79      	ldr	r3, [pc, #484]	; (80038b4 <HAL_TIM_PWM_MspInit+0x264>)
 80036d0:	4a79      	ldr	r2, [pc, #484]	; (80038b8 <HAL_TIM_PWM_MspInit+0x268>)
 80036d2:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 80036d4:	4b77      	ldr	r3, [pc, #476]	; (80038b4 <HAL_TIM_PWM_MspInit+0x264>)
 80036d6:	2214      	movs	r2, #20
 80036d8:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80036da:	4b76      	ldr	r3, [pc, #472]	; (80038b4 <HAL_TIM_PWM_MspInit+0x264>)
 80036dc:	2240      	movs	r2, #64	; 0x40
 80036de:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80036e0:	4b74      	ldr	r3, [pc, #464]	; (80038b4 <HAL_TIM_PWM_MspInit+0x264>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80036e6:	4b73      	ldr	r3, [pc, #460]	; (80038b4 <HAL_TIM_PWM_MspInit+0x264>)
 80036e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80036ec:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80036ee:	4b71      	ldr	r3, [pc, #452]	; (80038b4 <HAL_TIM_PWM_MspInit+0x264>)
 80036f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80036f4:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80036f6:	4b6f      	ldr	r3, [pc, #444]	; (80038b4 <HAL_TIM_PWM_MspInit+0x264>)
 80036f8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80036fc:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 80036fe:	4b6d      	ldr	r3, [pc, #436]	; (80038b4 <HAL_TIM_PWM_MspInit+0x264>)
 8003700:	2200      	movs	r2, #0
 8003702:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8003704:	4b6b      	ldr	r3, [pc, #428]	; (80038b4 <HAL_TIM_PWM_MspInit+0x264>)
 8003706:	2200      	movs	r2, #0
 8003708:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800370a:	4b6a      	ldr	r3, [pc, #424]	; (80038b4 <HAL_TIM_PWM_MspInit+0x264>)
 800370c:	2200      	movs	r2, #0
 800370e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 8003710:	4868      	ldr	r0, [pc, #416]	; (80038b4 <HAL_TIM_PWM_MspInit+0x264>)
 8003712:	f002 fe83 	bl	800641c <HAL_DMA_Init>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d001      	beq.n	8003720 <HAL_TIM_PWM_MspInit+0xd0>
    {
      Error_Handler();
 800371c:	f7ff f8ec 	bl	80028f8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	4a64      	ldr	r2, [pc, #400]	; (80038b4 <HAL_TIM_PWM_MspInit+0x264>)
 8003724:	62da      	str	r2, [r3, #44]	; 0x2c
 8003726:	4a63      	ldr	r2, [pc, #396]	; (80038b4 <HAL_TIM_PWM_MspInit+0x264>)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800372c:	e119      	b.n	8003962 <HAL_TIM_PWM_MspInit+0x312>
  else if(htim_pwm->Instance==TIM3)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a62      	ldr	r2, [pc, #392]	; (80038bc <HAL_TIM_PWM_MspInit+0x26c>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d16d      	bne.n	8003814 <HAL_TIM_PWM_MspInit+0x1c4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003738:	4b5c      	ldr	r3, [pc, #368]	; (80038ac <HAL_TIM_PWM_MspInit+0x25c>)
 800373a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800373e:	4a5b      	ldr	r2, [pc, #364]	; (80038ac <HAL_TIM_PWM_MspInit+0x25c>)
 8003740:	f043 0302 	orr.w	r3, r3, #2
 8003744:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003748:	4b58      	ldr	r3, [pc, #352]	; (80038ac <HAL_TIM_PWM_MspInit+0x25c>)
 800374a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800374e:	f003 0302 	and.w	r3, r3, #2
 8003752:	613b      	str	r3, [r7, #16]
 8003754:	693b      	ldr	r3, [r7, #16]
    hdma_tim3_ch2.Instance = DMA1_Stream3;
 8003756:	4b5a      	ldr	r3, [pc, #360]	; (80038c0 <HAL_TIM_PWM_MspInit+0x270>)
 8003758:	4a5a      	ldr	r2, [pc, #360]	; (80038c4 <HAL_TIM_PWM_MspInit+0x274>)
 800375a:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 800375c:	4b58      	ldr	r3, [pc, #352]	; (80038c0 <HAL_TIM_PWM_MspInit+0x270>)
 800375e:	2218      	movs	r2, #24
 8003760:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003762:	4b57      	ldr	r3, [pc, #348]	; (80038c0 <HAL_TIM_PWM_MspInit+0x270>)
 8003764:	2240      	movs	r2, #64	; 0x40
 8003766:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003768:	4b55      	ldr	r3, [pc, #340]	; (80038c0 <HAL_TIM_PWM_MspInit+0x270>)
 800376a:	2200      	movs	r2, #0
 800376c:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800376e:	4b54      	ldr	r3, [pc, #336]	; (80038c0 <HAL_TIM_PWM_MspInit+0x270>)
 8003770:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003774:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003776:	4b52      	ldr	r3, [pc, #328]	; (80038c0 <HAL_TIM_PWM_MspInit+0x270>)
 8003778:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800377c:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800377e:	4b50      	ldr	r3, [pc, #320]	; (80038c0 <HAL_TIM_PWM_MspInit+0x270>)
 8003780:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003784:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_NORMAL;
 8003786:	4b4e      	ldr	r3, [pc, #312]	; (80038c0 <HAL_TIM_PWM_MspInit+0x270>)
 8003788:	2200      	movs	r2, #0
 800378a:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 800378c:	4b4c      	ldr	r3, [pc, #304]	; (80038c0 <HAL_TIM_PWM_MspInit+0x270>)
 800378e:	2200      	movs	r2, #0
 8003790:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003792:	4b4b      	ldr	r3, [pc, #300]	; (80038c0 <HAL_TIM_PWM_MspInit+0x270>)
 8003794:	2200      	movs	r2, #0
 8003796:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 8003798:	4849      	ldr	r0, [pc, #292]	; (80038c0 <HAL_TIM_PWM_MspInit+0x270>)
 800379a:	f002 fe3f 	bl	800641c <HAL_DMA_Init>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d001      	beq.n	80037a8 <HAL_TIM_PWM_MspInit+0x158>
      Error_Handler();
 80037a4:	f7ff f8a8 	bl	80028f8 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	4a45      	ldr	r2, [pc, #276]	; (80038c0 <HAL_TIM_PWM_MspInit+0x270>)
 80037ac:	629a      	str	r2, [r3, #40]	; 0x28
 80037ae:	4a44      	ldr	r2, [pc, #272]	; (80038c0 <HAL_TIM_PWM_MspInit+0x270>)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim3_ch1.Instance = DMA1_Stream4;
 80037b4:	4b44      	ldr	r3, [pc, #272]	; (80038c8 <HAL_TIM_PWM_MspInit+0x278>)
 80037b6:	4a45      	ldr	r2, [pc, #276]	; (80038cc <HAL_TIM_PWM_MspInit+0x27c>)
 80037b8:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 80037ba:	4b43      	ldr	r3, [pc, #268]	; (80038c8 <HAL_TIM_PWM_MspInit+0x278>)
 80037bc:	2217      	movs	r2, #23
 80037be:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80037c0:	4b41      	ldr	r3, [pc, #260]	; (80038c8 <HAL_TIM_PWM_MspInit+0x278>)
 80037c2:	2240      	movs	r2, #64	; 0x40
 80037c4:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80037c6:	4b40      	ldr	r3, [pc, #256]	; (80038c8 <HAL_TIM_PWM_MspInit+0x278>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80037cc:	4b3e      	ldr	r3, [pc, #248]	; (80038c8 <HAL_TIM_PWM_MspInit+0x278>)
 80037ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80037d2:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80037d4:	4b3c      	ldr	r3, [pc, #240]	; (80038c8 <HAL_TIM_PWM_MspInit+0x278>)
 80037d6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80037da:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80037dc:	4b3a      	ldr	r3, [pc, #232]	; (80038c8 <HAL_TIM_PWM_MspInit+0x278>)
 80037de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80037e2:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1.Init.Mode = DMA_NORMAL;
 80037e4:	4b38      	ldr	r3, [pc, #224]	; (80038c8 <HAL_TIM_PWM_MspInit+0x278>)
 80037e6:	2200      	movs	r2, #0
 80037e8:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80037ea:	4b37      	ldr	r3, [pc, #220]	; (80038c8 <HAL_TIM_PWM_MspInit+0x278>)
 80037ec:	2200      	movs	r2, #0
 80037ee:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80037f0:	4b35      	ldr	r3, [pc, #212]	; (80038c8 <HAL_TIM_PWM_MspInit+0x278>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 80037f6:	4834      	ldr	r0, [pc, #208]	; (80038c8 <HAL_TIM_PWM_MspInit+0x278>)
 80037f8:	f002 fe10 	bl	800641c <HAL_DMA_Init>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d001      	beq.n	8003806 <HAL_TIM_PWM_MspInit+0x1b6>
      Error_Handler();
 8003802:	f7ff f879 	bl	80028f8 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a2f      	ldr	r2, [pc, #188]	; (80038c8 <HAL_TIM_PWM_MspInit+0x278>)
 800380a:	625a      	str	r2, [r3, #36]	; 0x24
 800380c:	4a2e      	ldr	r2, [pc, #184]	; (80038c8 <HAL_TIM_PWM_MspInit+0x278>)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003812:	e0a6      	b.n	8003962 <HAL_TIM_PWM_MspInit+0x312>
  else if(htim_pwm->Instance==TIM4)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a2d      	ldr	r2, [pc, #180]	; (80038d0 <HAL_TIM_PWM_MspInit+0x280>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d15e      	bne.n	80038dc <HAL_TIM_PWM_MspInit+0x28c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800381e:	4b23      	ldr	r3, [pc, #140]	; (80038ac <HAL_TIM_PWM_MspInit+0x25c>)
 8003820:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003824:	4a21      	ldr	r2, [pc, #132]	; (80038ac <HAL_TIM_PWM_MspInit+0x25c>)
 8003826:	f043 0304 	orr.w	r3, r3, #4
 800382a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800382e:	4b1f      	ldr	r3, [pc, #124]	; (80038ac <HAL_TIM_PWM_MspInit+0x25c>)
 8003830:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003834:	f003 0304 	and.w	r3, r3, #4
 8003838:	60fb      	str	r3, [r7, #12]
 800383a:	68fb      	ldr	r3, [r7, #12]
    hdma_tim4_ch3.Instance = DMA1_Stream0;
 800383c:	4b25      	ldr	r3, [pc, #148]	; (80038d4 <HAL_TIM_PWM_MspInit+0x284>)
 800383e:	4a26      	ldr	r2, [pc, #152]	; (80038d8 <HAL_TIM_PWM_MspInit+0x288>)
 8003840:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Request = DMA_REQUEST_TIM4_CH3;
 8003842:	4b24      	ldr	r3, [pc, #144]	; (80038d4 <HAL_TIM_PWM_MspInit+0x284>)
 8003844:	221f      	movs	r2, #31
 8003846:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003848:	4b22      	ldr	r3, [pc, #136]	; (80038d4 <HAL_TIM_PWM_MspInit+0x284>)
 800384a:	2240      	movs	r2, #64	; 0x40
 800384c:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 800384e:	4b21      	ldr	r3, [pc, #132]	; (80038d4 <HAL_TIM_PWM_MspInit+0x284>)
 8003850:	2200      	movs	r2, #0
 8003852:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8003854:	4b1f      	ldr	r3, [pc, #124]	; (80038d4 <HAL_TIM_PWM_MspInit+0x284>)
 8003856:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800385a:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800385c:	4b1d      	ldr	r3, [pc, #116]	; (80038d4 <HAL_TIM_PWM_MspInit+0x284>)
 800385e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003862:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003864:	4b1b      	ldr	r3, [pc, #108]	; (80038d4 <HAL_TIM_PWM_MspInit+0x284>)
 8003866:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800386a:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 800386c:	4b19      	ldr	r3, [pc, #100]	; (80038d4 <HAL_TIM_PWM_MspInit+0x284>)
 800386e:	2200      	movs	r2, #0
 8003870:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8003872:	4b18      	ldr	r3, [pc, #96]	; (80038d4 <HAL_TIM_PWM_MspInit+0x284>)
 8003874:	2200      	movs	r2, #0
 8003876:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003878:	4b16      	ldr	r3, [pc, #88]	; (80038d4 <HAL_TIM_PWM_MspInit+0x284>)
 800387a:	2200      	movs	r2, #0
 800387c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 800387e:	4815      	ldr	r0, [pc, #84]	; (80038d4 <HAL_TIM_PWM_MspInit+0x284>)
 8003880:	f002 fdcc 	bl	800641c <HAL_DMA_Init>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d001      	beq.n	800388e <HAL_TIM_PWM_MspInit+0x23e>
      Error_Handler();
 800388a:	f7ff f835 	bl	80028f8 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	4a10      	ldr	r2, [pc, #64]	; (80038d4 <HAL_TIM_PWM_MspInit+0x284>)
 8003892:	62da      	str	r2, [r3, #44]	; 0x2c
 8003894:	4a0f      	ldr	r2, [pc, #60]	; (80038d4 <HAL_TIM_PWM_MspInit+0x284>)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800389a:	2200      	movs	r2, #0
 800389c:	2100      	movs	r1, #0
 800389e:	201e      	movs	r0, #30
 80038a0:	f002 fd87 	bl	80063b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80038a4:	201e      	movs	r0, #30
 80038a6:	f002 fd9e 	bl	80063e6 <HAL_NVIC_EnableIRQ>
}
 80038aa:	e05a      	b.n	8003962 <HAL_TIM_PWM_MspInit+0x312>
 80038ac:	58024400 	.word	0x58024400
 80038b0:	58020000 	.word	0x58020000
 80038b4:	2400140c 	.word	0x2400140c
 80038b8:	40020028 	.word	0x40020028
 80038bc:	40000400 	.word	0x40000400
 80038c0:	24001484 	.word	0x24001484
 80038c4:	40020058 	.word	0x40020058
 80038c8:	240014fc 	.word	0x240014fc
 80038cc:	40020070 	.word	0x40020070
 80038d0:	40000800 	.word	0x40000800
 80038d4:	24001574 	.word	0x24001574
 80038d8:	40020010 	.word	0x40020010
  else if(htim_pwm->Instance==TIM5)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a22      	ldr	r2, [pc, #136]	; (800396c <HAL_TIM_PWM_MspInit+0x31c>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d13d      	bne.n	8003962 <HAL_TIM_PWM_MspInit+0x312>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80038e6:	4b22      	ldr	r3, [pc, #136]	; (8003970 <HAL_TIM_PWM_MspInit+0x320>)
 80038e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80038ec:	4a20      	ldr	r2, [pc, #128]	; (8003970 <HAL_TIM_PWM_MspInit+0x320>)
 80038ee:	f043 0308 	orr.w	r3, r3, #8
 80038f2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80038f6:	4b1e      	ldr	r3, [pc, #120]	; (8003970 <HAL_TIM_PWM_MspInit+0x320>)
 80038f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80038fc:	f003 0308 	and.w	r3, r3, #8
 8003900:	60bb      	str	r3, [r7, #8]
 8003902:	68bb      	ldr	r3, [r7, #8]
    hdma_tim5_ch4.Instance = DMA1_Stream2;
 8003904:	4b1b      	ldr	r3, [pc, #108]	; (8003974 <HAL_TIM_PWM_MspInit+0x324>)
 8003906:	4a1c      	ldr	r2, [pc, #112]	; (8003978 <HAL_TIM_PWM_MspInit+0x328>)
 8003908:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4.Init.Request = DMA_REQUEST_TIM5_CH4;
 800390a:	4b1a      	ldr	r3, [pc, #104]	; (8003974 <HAL_TIM_PWM_MspInit+0x324>)
 800390c:	223a      	movs	r2, #58	; 0x3a
 800390e:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003910:	4b18      	ldr	r3, [pc, #96]	; (8003974 <HAL_TIM_PWM_MspInit+0x324>)
 8003912:	2240      	movs	r2, #64	; 0x40
 8003914:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8003916:	4b17      	ldr	r3, [pc, #92]	; (8003974 <HAL_TIM_PWM_MspInit+0x324>)
 8003918:	2200      	movs	r2, #0
 800391a:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4.Init.MemInc = DMA_MINC_ENABLE;
 800391c:	4b15      	ldr	r3, [pc, #84]	; (8003974 <HAL_TIM_PWM_MspInit+0x324>)
 800391e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003922:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003924:	4b13      	ldr	r3, [pc, #76]	; (8003974 <HAL_TIM_PWM_MspInit+0x324>)
 8003926:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800392a:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800392c:	4b11      	ldr	r3, [pc, #68]	; (8003974 <HAL_TIM_PWM_MspInit+0x324>)
 800392e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003932:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4.Init.Mode = DMA_NORMAL;
 8003934:	4b0f      	ldr	r3, [pc, #60]	; (8003974 <HAL_TIM_PWM_MspInit+0x324>)
 8003936:	2200      	movs	r2, #0
 8003938:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4.Init.Priority = DMA_PRIORITY_LOW;
 800393a:	4b0e      	ldr	r3, [pc, #56]	; (8003974 <HAL_TIM_PWM_MspInit+0x324>)
 800393c:	2200      	movs	r2, #0
 800393e:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003940:	4b0c      	ldr	r3, [pc, #48]	; (8003974 <HAL_TIM_PWM_MspInit+0x324>)
 8003942:	2200      	movs	r2, #0
 8003944:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch4) != HAL_OK)
 8003946:	480b      	ldr	r0, [pc, #44]	; (8003974 <HAL_TIM_PWM_MspInit+0x324>)
 8003948:	f002 fd68 	bl	800641c <HAL_DMA_Init>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d001      	beq.n	8003956 <HAL_TIM_PWM_MspInit+0x306>
      Error_Handler();
 8003952:	f7fe ffd1 	bl	80028f8 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a06      	ldr	r2, [pc, #24]	; (8003974 <HAL_TIM_PWM_MspInit+0x324>)
 800395a:	631a      	str	r2, [r3, #48]	; 0x30
 800395c:	4a05      	ldr	r2, [pc, #20]	; (8003974 <HAL_TIM_PWM_MspInit+0x324>)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003962:	bf00      	nop
 8003964:	3730      	adds	r7, #48	; 0x30
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
 800396a:	bf00      	nop
 800396c:	40000c00 	.word	0x40000c00
 8003970:	58024400 	.word	0x58024400
 8003974:	240015ec 	.word	0x240015ec
 8003978:	40020040 	.word	0x40020040

0800397c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800397c:	b480      	push	{r7}
 800397e:	b085      	sub	sp, #20
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a16      	ldr	r2, [pc, #88]	; (80039e4 <HAL_TIM_Base_MspInit+0x68>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d10f      	bne.n	80039ae <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 800398e:	4b16      	ldr	r3, [pc, #88]	; (80039e8 <HAL_TIM_Base_MspInit+0x6c>)
 8003990:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003994:	4a14      	ldr	r2, [pc, #80]	; (80039e8 <HAL_TIM_Base_MspInit+0x6c>)
 8003996:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800399a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800399e:	4b12      	ldr	r3, [pc, #72]	; (80039e8 <HAL_TIM_Base_MspInit+0x6c>)
 80039a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80039a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039a8:	60fb      	str	r3, [r7, #12]
 80039aa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 80039ac:	e013      	b.n	80039d6 <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a0e      	ldr	r2, [pc, #56]	; (80039ec <HAL_TIM_Base_MspInit+0x70>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d10e      	bne.n	80039d6 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80039b8:	4b0b      	ldr	r3, [pc, #44]	; (80039e8 <HAL_TIM_Base_MspInit+0x6c>)
 80039ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80039be:	4a0a      	ldr	r2, [pc, #40]	; (80039e8 <HAL_TIM_Base_MspInit+0x6c>)
 80039c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039c4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80039c8:	4b07      	ldr	r3, [pc, #28]	; (80039e8 <HAL_TIM_Base_MspInit+0x6c>)
 80039ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80039ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039d2:	60bb      	str	r3, [r7, #8]
 80039d4:	68bb      	ldr	r3, [r7, #8]
}
 80039d6:	bf00      	nop
 80039d8:	3714      	adds	r7, #20
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr
 80039e2:	bf00      	nop
 80039e4:	40001c00 	.word	0x40001c00
 80039e8:	58024400 	.word	0x58024400
 80039ec:	40002000 	.word	0x40002000

080039f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b08c      	sub	sp, #48	; 0x30
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039f8:	f107 031c 	add.w	r3, r7, #28
 80039fc:	2200      	movs	r2, #0
 80039fe:	601a      	str	r2, [r3, #0]
 8003a00:	605a      	str	r2, [r3, #4]
 8003a02:	609a      	str	r2, [r3, #8]
 8003a04:	60da      	str	r2, [r3, #12]
 8003a06:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a10:	d120      	bne.n	8003a54 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a12:	4b52      	ldr	r3, [pc, #328]	; (8003b5c <HAL_TIM_MspPostInit+0x16c>)
 8003a14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003a18:	4a50      	ldr	r2, [pc, #320]	; (8003b5c <HAL_TIM_MspPostInit+0x16c>)
 8003a1a:	f043 0302 	orr.w	r3, r3, #2
 8003a1e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003a22:	4b4e      	ldr	r3, [pc, #312]	; (8003b5c <HAL_TIM_MspPostInit+0x16c>)
 8003a24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003a28:	f003 0302 	and.w	r3, r3, #2
 8003a2c:	61bb      	str	r3, [r7, #24]
 8003a2e:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003a30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a36:	2302      	movs	r3, #2
 8003a38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003a3a:	2302      	movs	r3, #2
 8003a3c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003a42:	2301      	movs	r3, #1
 8003a44:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a46:	f107 031c 	add.w	r3, r7, #28
 8003a4a:	4619      	mov	r1, r3
 8003a4c:	4844      	ldr	r0, [pc, #272]	; (8003b60 <HAL_TIM_MspPostInit+0x170>)
 8003a4e:	f005 f91d 	bl	8008c8c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8003a52:	e07f      	b.n	8003b54 <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM3)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a42      	ldr	r2, [pc, #264]	; (8003b64 <HAL_TIM_MspPostInit+0x174>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d11f      	bne.n	8003a9e <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a5e:	4b3f      	ldr	r3, [pc, #252]	; (8003b5c <HAL_TIM_MspPostInit+0x16c>)
 8003a60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003a64:	4a3d      	ldr	r2, [pc, #244]	; (8003b5c <HAL_TIM_MspPostInit+0x16c>)
 8003a66:	f043 0302 	orr.w	r3, r3, #2
 8003a6a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003a6e:	4b3b      	ldr	r3, [pc, #236]	; (8003b5c <HAL_TIM_MspPostInit+0x16c>)
 8003a70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003a74:	f003 0302 	and.w	r3, r3, #2
 8003a78:	617b      	str	r3, [r7, #20]
 8003a7a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003a7c:	2330      	movs	r3, #48	; 0x30
 8003a7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a80:	2302      	movs	r3, #2
 8003a82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003a84:	2302      	movs	r3, #2
 8003a86:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003a8c:	2302      	movs	r3, #2
 8003a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a90:	f107 031c 	add.w	r3, r7, #28
 8003a94:	4619      	mov	r1, r3
 8003a96:	4832      	ldr	r0, [pc, #200]	; (8003b60 <HAL_TIM_MspPostInit+0x170>)
 8003a98:	f005 f8f8 	bl	8008c8c <HAL_GPIO_Init>
}
 8003a9c:	e05a      	b.n	8003b54 <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM4)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a31      	ldr	r2, [pc, #196]	; (8003b68 <HAL_TIM_MspPostInit+0x178>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d131      	bne.n	8003b0c <HAL_TIM_MspPostInit+0x11c>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003aa8:	4b2c      	ldr	r3, [pc, #176]	; (8003b5c <HAL_TIM_MspPostInit+0x16c>)
 8003aaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003aae:	4a2b      	ldr	r2, [pc, #172]	; (8003b5c <HAL_TIM_MspPostInit+0x16c>)
 8003ab0:	f043 0308 	orr.w	r3, r3, #8
 8003ab4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003ab8:	4b28      	ldr	r3, [pc, #160]	; (8003b5c <HAL_TIM_MspPostInit+0x16c>)
 8003aba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003abe:	f003 0308 	and.w	r3, r3, #8
 8003ac2:	613b      	str	r3, [r7, #16]
 8003ac4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8003ac6:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8003aca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003acc:	2302      	movs	r3, #2
 8003ace:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003ad8:	2302      	movs	r3, #2
 8003ada:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003adc:	f107 031c 	add.w	r3, r7, #28
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	4822      	ldr	r0, [pc, #136]	; (8003b6c <HAL_TIM_MspPostInit+0x17c>)
 8003ae4:	f005 f8d2 	bl	8008c8c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003ae8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003aec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aee:	2302      	movs	r3, #2
 8003af0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003af2:	2302      	movs	r3, #2
 8003af4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003af6:	2300      	movs	r3, #0
 8003af8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003afa:	2302      	movs	r3, #2
 8003afc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003afe:	f107 031c 	add.w	r3, r7, #28
 8003b02:	4619      	mov	r1, r3
 8003b04:	4819      	ldr	r0, [pc, #100]	; (8003b6c <HAL_TIM_MspPostInit+0x17c>)
 8003b06:	f005 f8c1 	bl	8008c8c <HAL_GPIO_Init>
}
 8003b0a:	e023      	b.n	8003b54 <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM5)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a17      	ldr	r2, [pc, #92]	; (8003b70 <HAL_TIM_MspPostInit+0x180>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d11e      	bne.n	8003b54 <HAL_TIM_MspPostInit+0x164>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b16:	4b11      	ldr	r3, [pc, #68]	; (8003b5c <HAL_TIM_MspPostInit+0x16c>)
 8003b18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003b1c:	4a0f      	ldr	r2, [pc, #60]	; (8003b5c <HAL_TIM_MspPostInit+0x16c>)
 8003b1e:	f043 0301 	orr.w	r3, r3, #1
 8003b22:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003b26:	4b0d      	ldr	r3, [pc, #52]	; (8003b5c <HAL_TIM_MspPostInit+0x16c>)
 8003b28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003b2c:	f003 0301 	and.w	r3, r3, #1
 8003b30:	60fb      	str	r3, [r7, #12]
 8003b32:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003b34:	2308      	movs	r3, #8
 8003b36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b38:	2302      	movs	r3, #2
 8003b3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003b3c:	2302      	movs	r3, #2
 8003b3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b40:	2300      	movs	r3, #0
 8003b42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003b44:	2302      	movs	r3, #2
 8003b46:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b48:	f107 031c 	add.w	r3, r7, #28
 8003b4c:	4619      	mov	r1, r3
 8003b4e:	4809      	ldr	r0, [pc, #36]	; (8003b74 <HAL_TIM_MspPostInit+0x184>)
 8003b50:	f005 f89c 	bl	8008c8c <HAL_GPIO_Init>
}
 8003b54:	bf00      	nop
 8003b56:	3730      	adds	r7, #48	; 0x30
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	58024400 	.word	0x58024400
 8003b60:	58020400 	.word	0x58020400
 8003b64:	40000400 	.word	0x40000400
 8003b68:	40000800 	.word	0x40000800
 8003b6c:	58020c00 	.word	0x58020c00
 8003b70:	40000c00 	.word	0x40000c00
 8003b74:	58020000 	.word	0x58020000

08003b78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b0ba      	sub	sp, #232	; 0xe8
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b80:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003b84:	2200      	movs	r2, #0
 8003b86:	601a      	str	r2, [r3, #0]
 8003b88:	605a      	str	r2, [r3, #4]
 8003b8a:	609a      	str	r2, [r3, #8]
 8003b8c:	60da      	str	r2, [r3, #12]
 8003b8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003b90:	f107 0318 	add.w	r3, r7, #24
 8003b94:	22b8      	movs	r2, #184	; 0xb8
 8003b96:	2100      	movs	r1, #0
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f018 fb1e 	bl	801c1da <memset>
  if(huart->Instance==UART4)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a4d      	ldr	r2, [pc, #308]	; (8003cd8 <HAL_UART_MspInit+0x160>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d147      	bne.n	8003c38 <HAL_UART_MspInit+0xc0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8003ba8:	f04f 0202 	mov.w	r2, #2
 8003bac:	f04f 0300 	mov.w	r3, #0
 8003bb0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003bba:	f107 0318 	add.w	r3, r7, #24
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f007 fe52 	bl	800b868 <HAL_RCCEx_PeriphCLKConfig>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d001      	beq.n	8003bce <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8003bca:	f7fe fe95 	bl	80028f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003bce:	4b43      	ldr	r3, [pc, #268]	; (8003cdc <HAL_UART_MspInit+0x164>)
 8003bd0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003bd4:	4a41      	ldr	r2, [pc, #260]	; (8003cdc <HAL_UART_MspInit+0x164>)
 8003bd6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003bda:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003bde:	4b3f      	ldr	r3, [pc, #252]	; (8003cdc <HAL_UART_MspInit+0x164>)
 8003be0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003be4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003be8:	617b      	str	r3, [r7, #20]
 8003bea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bec:	4b3b      	ldr	r3, [pc, #236]	; (8003cdc <HAL_UART_MspInit+0x164>)
 8003bee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003bf2:	4a3a      	ldr	r2, [pc, #232]	; (8003cdc <HAL_UART_MspInit+0x164>)
 8003bf4:	f043 0302 	orr.w	r3, r3, #2
 8003bf8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003bfc:	4b37      	ldr	r3, [pc, #220]	; (8003cdc <HAL_UART_MspInit+0x164>)
 8003bfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003c02:	f003 0302 	and.w	r3, r3, #2
 8003c06:	613b      	str	r3, [r7, #16]
 8003c08:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PB8     ------> UART4_RX
    PB9     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003c0a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003c0e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c12:	2302      	movs	r3, #2
 8003c14:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003c24:	2308      	movs	r3, #8
 8003c26:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c2a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003c2e:	4619      	mov	r1, r3
 8003c30:	482b      	ldr	r0, [pc, #172]	; (8003ce0 <HAL_UART_MspInit+0x168>)
 8003c32:	f005 f82b 	bl	8008c8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003c36:	e04a      	b.n	8003cce <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART6)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a29      	ldr	r2, [pc, #164]	; (8003ce4 <HAL_UART_MspInit+0x16c>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d145      	bne.n	8003cce <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8003c42:	f04f 0201 	mov.w	r2, #1
 8003c46:	f04f 0300 	mov.w	r3, #0
 8003c4a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003c54:	f107 0318 	add.w	r3, r7, #24
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f007 fe05 	bl	800b868 <HAL_RCCEx_PeriphCLKConfig>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d001      	beq.n	8003c68 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8003c64:	f7fe fe48 	bl	80028f8 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003c68:	4b1c      	ldr	r3, [pc, #112]	; (8003cdc <HAL_UART_MspInit+0x164>)
 8003c6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003c6e:	4a1b      	ldr	r2, [pc, #108]	; (8003cdc <HAL_UART_MspInit+0x164>)
 8003c70:	f043 0320 	orr.w	r3, r3, #32
 8003c74:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003c78:	4b18      	ldr	r3, [pc, #96]	; (8003cdc <HAL_UART_MspInit+0x164>)
 8003c7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003c7e:	f003 0320 	and.w	r3, r3, #32
 8003c82:	60fb      	str	r3, [r7, #12]
 8003c84:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c86:	4b15      	ldr	r3, [pc, #84]	; (8003cdc <HAL_UART_MspInit+0x164>)
 8003c88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003c8c:	4a13      	ldr	r2, [pc, #76]	; (8003cdc <HAL_UART_MspInit+0x164>)
 8003c8e:	f043 0304 	orr.w	r3, r3, #4
 8003c92:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003c96:	4b11      	ldr	r3, [pc, #68]	; (8003cdc <HAL_UART_MspInit+0x164>)
 8003c98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003c9c:	f003 0304 	and.w	r3, r3, #4
 8003ca0:	60bb      	str	r3, [r7, #8]
 8003ca2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003ca4:	23c0      	movs	r3, #192	; 0xc0
 8003ca6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003caa:	2302      	movs	r3, #2
 8003cac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8003cbc:	2307      	movs	r3, #7
 8003cbe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cc2:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	4807      	ldr	r0, [pc, #28]	; (8003ce8 <HAL_UART_MspInit+0x170>)
 8003cca:	f004 ffdf 	bl	8008c8c <HAL_GPIO_Init>
}
 8003cce:	bf00      	nop
 8003cd0:	37e8      	adds	r7, #232	; 0xe8
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	40004c00 	.word	0x40004c00
 8003cdc:	58024400 	.word	0x58024400
 8003ce0:	58020400 	.word	0x58020400
 8003ce4:	40011400 	.word	0x40011400
 8003ce8:	58020800 	.word	0x58020800

08003cec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003cec:	b480      	push	{r7}
 8003cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003cf0:	e7fe      	b.n	8003cf0 <NMI_Handler+0x4>

08003cf2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003cf2:	b480      	push	{r7}
 8003cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003cf6:	e7fe      	b.n	8003cf6 <HardFault_Handler+0x4>

08003cf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003cfc:	e7fe      	b.n	8003cfc <MemManage_Handler+0x4>

08003cfe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003cfe:	b480      	push	{r7}
 8003d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d02:	e7fe      	b.n	8003d02 <BusFault_Handler+0x4>

08003d04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d04:	b480      	push	{r7}
 8003d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d08:	e7fe      	b.n	8003d08 <UsageFault_Handler+0x4>

08003d0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d0a:	b480      	push	{r7}
 8003d0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d0e:	bf00      	nop
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr

08003d18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d1c:	bf00      	nop
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr

08003d26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d26:	b480      	push	{r7}
 8003d28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d2a:	bf00      	nop
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr

08003d34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d38:	f000 fa4a 	bl	80041d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d3c:	bf00      	nop
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 8003d44:	4802      	ldr	r0, [pc, #8]	; (8003d50 <DMA1_Stream0_IRQHandler+0x10>)
 8003d46:	f003 f92b 	bl	8006fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003d4a:	bf00      	nop
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	24001574 	.word	0x24001574

08003d54 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 8003d58:	4802      	ldr	r0, [pc, #8]	; (8003d64 <DMA1_Stream1_IRQHandler+0x10>)
 8003d5a:	f003 f921 	bl	8006fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003d5e:	bf00      	nop
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	2400140c 	.word	0x2400140c

08003d68 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4);
 8003d6c:	4802      	ldr	r0, [pc, #8]	; (8003d78 <DMA1_Stream2_IRQHandler+0x10>)
 8003d6e:	f003 f917 	bl	8006fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8003d72:	bf00      	nop
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop
 8003d78:	240015ec 	.word	0x240015ec

08003d7c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 8003d80:	4802      	ldr	r0, [pc, #8]	; (8003d8c <DMA1_Stream3_IRQHandler+0x10>)
 8003d82:	f003 f90d 	bl	8006fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003d86:	bf00      	nop
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	24001484 	.word	0x24001484

08003d90 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1);
 8003d94:	4802      	ldr	r0, [pc, #8]	; (8003da0 <DMA1_Stream4_IRQHandler+0x10>)
 8003d96:	f003 f903 	bl	8006fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8003d9a:	bf00      	nop
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	240014fc 	.word	0x240014fc

08003da4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003da8:	4802      	ldr	r0, [pc, #8]	; (8003db4 <DMA1_Stream5_IRQHandler+0x10>)
 8003daa:	f003 f8f9 	bl	8006fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003dae:	bf00      	nop
 8003db0:	bd80      	pop	{r7, pc}
 8003db2:	bf00      	nop
 8003db4:	24000e4c 	.word	0x24000e4c

08003db8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003dbc:	4802      	ldr	r0, [pc, #8]	; (8003dc8 <TIM4_IRQHandler+0x10>)
 8003dbe:	f00d f8e3 	bl	8010f88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003dc2:	bf00      	nop
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	240012dc 	.word	0x240012dc

08003dcc <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8003dd0:	4802      	ldr	r0, [pc, #8]	; (8003ddc <I2C2_EV_IRQHandler+0x10>)
 8003dd2:	f005 f9c5 	bl	8009160 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8003dd6:	bf00      	nop
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	24000fdc 	.word	0x24000fdc

08003de0 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003de4:	4802      	ldr	r0, [pc, #8]	; (8003df0 <DMA2_Stream7_IRQHandler+0x10>)
 8003de6:	f003 f8db 	bl	8006fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003dea:	bf00      	nop
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	24000ec4 	.word	0x24000ec4

08003df4 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8003df8:	4802      	ldr	r0, [pc, #8]	; (8003e04 <OTG_HS_IRQHandler+0x10>)
 8003dfa:	f005 fbbb 	bl	8009574 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8003dfe:	bf00      	nop
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	bf00      	nop
 8003e04:	240055e8 	.word	0x240055e8

08003e08 <SDMMC2_IRQHandler>:

/**
  * @brief This function handles SDMMC2 global interrupt.
  */
void SDMMC2_IRQHandler(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC2_IRQn 0 */

  /* USER CODE END SDMMC2_IRQn 0 */
  HAL_SD_IRQHandler(&hsd2);
 8003e0c:	4802      	ldr	r0, [pc, #8]	; (8003e18 <SDMMC2_IRQHandler+0x10>)
 8003e0e:	f00a fd2f 	bl	800e870 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC2_IRQn 1 */

  /* USER CODE END SDMMC2_IRQn 1 */
}
 8003e12:	bf00      	nop
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	24001030 	.word	0x24001030

08003e1c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	af00      	add	r7, sp, #0
  return 1;
 8003e20:	2301      	movs	r3, #1
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr

08003e2c <_kill>:

int _kill(int pid, int sig)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003e36:	f018 fa23 	bl	801c280 <__errno>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	2216      	movs	r2, #22
 8003e3e:	601a      	str	r2, [r3, #0]
  return -1;
 8003e40:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3708      	adds	r7, #8
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}

08003e4c <_exit>:

void _exit (int status)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003e54:	f04f 31ff 	mov.w	r1, #4294967295
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f7ff ffe7 	bl	8003e2c <_kill>
  while (1) {}    /* Make sure we hang here */
 8003e5e:	e7fe      	b.n	8003e5e <_exit+0x12>

08003e60 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b086      	sub	sp, #24
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	60b9      	str	r1, [r7, #8]
 8003e6a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	617b      	str	r3, [r7, #20]
 8003e70:	e00a      	b.n	8003e88 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003e72:	f3af 8000 	nop.w
 8003e76:	4601      	mov	r1, r0
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	1c5a      	adds	r2, r3, #1
 8003e7c:	60ba      	str	r2, [r7, #8]
 8003e7e:	b2ca      	uxtb	r2, r1
 8003e80:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	3301      	adds	r3, #1
 8003e86:	617b      	str	r3, [r7, #20]
 8003e88:	697a      	ldr	r2, [r7, #20]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	dbf0      	blt.n	8003e72 <_read+0x12>
  }

  return len;
 8003e90:	687b      	ldr	r3, [r7, #4]
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3718      	adds	r7, #24
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}

08003e9a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003e9a:	b580      	push	{r7, lr}
 8003e9c:	b086      	sub	sp, #24
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	60f8      	str	r0, [r7, #12]
 8003ea2:	60b9      	str	r1, [r7, #8]
 8003ea4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	617b      	str	r3, [r7, #20]
 8003eaa:	e009      	b.n	8003ec0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	1c5a      	adds	r2, r3, #1
 8003eb0:	60ba      	str	r2, [r7, #8]
 8003eb2:	781b      	ldrb	r3, [r3, #0]
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	3301      	adds	r3, #1
 8003ebe:	617b      	str	r3, [r7, #20]
 8003ec0:	697a      	ldr	r2, [r7, #20]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	dbf1      	blt.n	8003eac <_write+0x12>
  }
  return len;
 8003ec8:	687b      	ldr	r3, [r7, #4]
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3718      	adds	r7, #24
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}

08003ed2 <_close>:

int _close(int file)
{
 8003ed2:	b480      	push	{r7}
 8003ed4:	b083      	sub	sp, #12
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003eda:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	370c      	adds	r7, #12
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr

08003eea <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003eea:	b480      	push	{r7}
 8003eec:	b083      	sub	sp, #12
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	6078      	str	r0, [r7, #4]
 8003ef2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003efa:	605a      	str	r2, [r3, #4]
  return 0;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	370c      	adds	r7, #12
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr

08003f0a <_isatty>:

int _isatty(int file)
{
 8003f0a:	b480      	push	{r7}
 8003f0c:	b083      	sub	sp, #12
 8003f0e:	af00      	add	r7, sp, #0
 8003f10:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003f12:	2301      	movs	r3, #1
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	370c      	adds	r7, #12
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b085      	sub	sp, #20
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	60b9      	str	r1, [r7, #8]
 8003f2a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003f2c:	2300      	movs	r3, #0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3714      	adds	r7, #20
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
	...

08003f3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b086      	sub	sp, #24
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f44:	4a14      	ldr	r2, [pc, #80]	; (8003f98 <_sbrk+0x5c>)
 8003f46:	4b15      	ldr	r3, [pc, #84]	; (8003f9c <_sbrk+0x60>)
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003f50:	4b13      	ldr	r3, [pc, #76]	; (8003fa0 <_sbrk+0x64>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d102      	bne.n	8003f5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003f58:	4b11      	ldr	r3, [pc, #68]	; (8003fa0 <_sbrk+0x64>)
 8003f5a:	4a12      	ldr	r2, [pc, #72]	; (8003fa4 <_sbrk+0x68>)
 8003f5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003f5e:	4b10      	ldr	r3, [pc, #64]	; (8003fa0 <_sbrk+0x64>)
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4413      	add	r3, r2
 8003f66:	693a      	ldr	r2, [r7, #16]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d207      	bcs.n	8003f7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003f6c:	f018 f988 	bl	801c280 <__errno>
 8003f70:	4603      	mov	r3, r0
 8003f72:	220c      	movs	r2, #12
 8003f74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003f76:	f04f 33ff 	mov.w	r3, #4294967295
 8003f7a:	e009      	b.n	8003f90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003f7c:	4b08      	ldr	r3, [pc, #32]	; (8003fa0 <_sbrk+0x64>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003f82:	4b07      	ldr	r3, [pc, #28]	; (8003fa0 <_sbrk+0x64>)
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	4413      	add	r3, r2
 8003f8a:	4a05      	ldr	r2, [pc, #20]	; (8003fa0 <_sbrk+0x64>)
 8003f8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	3718      	adds	r7, #24
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	24050000 	.word	0x24050000
 8003f9c:	00000800 	.word	0x00000800
 8003fa0:	24003ebc 	.word	0x24003ebc
 8003fa4:	24005e60 	.word	0x24005e60

08003fa8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003fac:	4b32      	ldr	r3, [pc, #200]	; (8004078 <SystemInit+0xd0>)
 8003fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fb2:	4a31      	ldr	r2, [pc, #196]	; (8004078 <SystemInit+0xd0>)
 8003fb4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003fb8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003fbc:	4b2f      	ldr	r3, [pc, #188]	; (800407c <SystemInit+0xd4>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 030f 	and.w	r3, r3, #15
 8003fc4:	2b06      	cmp	r3, #6
 8003fc6:	d807      	bhi.n	8003fd8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003fc8:	4b2c      	ldr	r3, [pc, #176]	; (800407c <SystemInit+0xd4>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f023 030f 	bic.w	r3, r3, #15
 8003fd0:	4a2a      	ldr	r2, [pc, #168]	; (800407c <SystemInit+0xd4>)
 8003fd2:	f043 0307 	orr.w	r3, r3, #7
 8003fd6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003fd8:	4b29      	ldr	r3, [pc, #164]	; (8004080 <SystemInit+0xd8>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a28      	ldr	r2, [pc, #160]	; (8004080 <SystemInit+0xd8>)
 8003fde:	f043 0301 	orr.w	r3, r3, #1
 8003fe2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003fe4:	4b26      	ldr	r3, [pc, #152]	; (8004080 <SystemInit+0xd8>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003fea:	4b25      	ldr	r3, [pc, #148]	; (8004080 <SystemInit+0xd8>)
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	4924      	ldr	r1, [pc, #144]	; (8004080 <SystemInit+0xd8>)
 8003ff0:	4b24      	ldr	r3, [pc, #144]	; (8004084 <SystemInit+0xdc>)
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003ff6:	4b21      	ldr	r3, [pc, #132]	; (800407c <SystemInit+0xd4>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0308 	and.w	r3, r3, #8
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d007      	beq.n	8004012 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004002:	4b1e      	ldr	r3, [pc, #120]	; (800407c <SystemInit+0xd4>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f023 030f 	bic.w	r3, r3, #15
 800400a:	4a1c      	ldr	r2, [pc, #112]	; (800407c <SystemInit+0xd4>)
 800400c:	f043 0307 	orr.w	r3, r3, #7
 8004010:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004012:	4b1b      	ldr	r3, [pc, #108]	; (8004080 <SystemInit+0xd8>)
 8004014:	2200      	movs	r2, #0
 8004016:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004018:	4b19      	ldr	r3, [pc, #100]	; (8004080 <SystemInit+0xd8>)
 800401a:	2200      	movs	r2, #0
 800401c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800401e:	4b18      	ldr	r3, [pc, #96]	; (8004080 <SystemInit+0xd8>)
 8004020:	2200      	movs	r2, #0
 8004022:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004024:	4b16      	ldr	r3, [pc, #88]	; (8004080 <SystemInit+0xd8>)
 8004026:	4a18      	ldr	r2, [pc, #96]	; (8004088 <SystemInit+0xe0>)
 8004028:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800402a:	4b15      	ldr	r3, [pc, #84]	; (8004080 <SystemInit+0xd8>)
 800402c:	4a17      	ldr	r2, [pc, #92]	; (800408c <SystemInit+0xe4>)
 800402e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004030:	4b13      	ldr	r3, [pc, #76]	; (8004080 <SystemInit+0xd8>)
 8004032:	4a17      	ldr	r2, [pc, #92]	; (8004090 <SystemInit+0xe8>)
 8004034:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004036:	4b12      	ldr	r3, [pc, #72]	; (8004080 <SystemInit+0xd8>)
 8004038:	2200      	movs	r2, #0
 800403a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800403c:	4b10      	ldr	r3, [pc, #64]	; (8004080 <SystemInit+0xd8>)
 800403e:	4a14      	ldr	r2, [pc, #80]	; (8004090 <SystemInit+0xe8>)
 8004040:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004042:	4b0f      	ldr	r3, [pc, #60]	; (8004080 <SystemInit+0xd8>)
 8004044:	2200      	movs	r2, #0
 8004046:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004048:	4b0d      	ldr	r3, [pc, #52]	; (8004080 <SystemInit+0xd8>)
 800404a:	4a11      	ldr	r2, [pc, #68]	; (8004090 <SystemInit+0xe8>)
 800404c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800404e:	4b0c      	ldr	r3, [pc, #48]	; (8004080 <SystemInit+0xd8>)
 8004050:	2200      	movs	r2, #0
 8004052:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004054:	4b0a      	ldr	r3, [pc, #40]	; (8004080 <SystemInit+0xd8>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a09      	ldr	r2, [pc, #36]	; (8004080 <SystemInit+0xd8>)
 800405a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800405e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004060:	4b07      	ldr	r3, [pc, #28]	; (8004080 <SystemInit+0xd8>)
 8004062:	2200      	movs	r2, #0
 8004064:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004066:	4b0b      	ldr	r3, [pc, #44]	; (8004094 <SystemInit+0xec>)
 8004068:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800406c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800406e:	bf00      	nop
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr
 8004078:	e000ed00 	.word	0xe000ed00
 800407c:	52002000 	.word	0x52002000
 8004080:	58024400 	.word	0x58024400
 8004084:	eaf6ed7f 	.word	0xeaf6ed7f
 8004088:	02020200 	.word	0x02020200
 800408c:	01ff0000 	.word	0x01ff0000
 8004090:	01010280 	.word	0x01010280
 8004094:	52004000 	.word	0x52004000

08004098 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8004098:	f8df d034 	ldr.w	sp, [pc, #52]	; 80040d0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800409c:	f7ff ff84 	bl	8003fa8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80040a0:	480c      	ldr	r0, [pc, #48]	; (80040d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80040a2:	490d      	ldr	r1, [pc, #52]	; (80040d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80040a4:	4a0d      	ldr	r2, [pc, #52]	; (80040dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80040a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80040a8:	e002      	b.n	80040b0 <LoopCopyDataInit>

080040aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80040aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80040ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80040ae:	3304      	adds	r3, #4

080040b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80040b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80040b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80040b4:	d3f9      	bcc.n	80040aa <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80040b6:	4a0a      	ldr	r2, [pc, #40]	; (80040e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80040b8:	4c0a      	ldr	r4, [pc, #40]	; (80040e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80040ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80040bc:	e001      	b.n	80040c2 <LoopFillZerobss>

080040be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80040be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80040c0:	3204      	adds	r2, #4

080040c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80040c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80040c4:	d3fb      	bcc.n	80040be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80040c6:	f018 f8e1 	bl	801c28c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80040ca:	f7fd fc09 	bl	80018e0 <main>
  bx  lr
 80040ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80040d0:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80040d4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80040d8:	240003c8 	.word	0x240003c8
  ldr r2, =_sidata
 80040dc:	08020cfc 	.word	0x08020cfc
  ldr r2, =_sbss
 80040e0:	240003c8 	.word	0x240003c8
  ldr r4, =_ebss
 80040e4:	24005e60 	.word	0x24005e60

080040e8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80040e8:	e7fe      	b.n	80040e8 <ADC3_IRQHandler>
	...

080040ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b082      	sub	sp, #8
 80040f0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040f2:	2003      	movs	r0, #3
 80040f4:	f002 f952 	bl	800639c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80040f8:	f007 f9e0 	bl	800b4bc <HAL_RCC_GetSysClockFreq>
 80040fc:	4602      	mov	r2, r0
 80040fe:	4b15      	ldr	r3, [pc, #84]	; (8004154 <HAL_Init+0x68>)
 8004100:	699b      	ldr	r3, [r3, #24]
 8004102:	0a1b      	lsrs	r3, r3, #8
 8004104:	f003 030f 	and.w	r3, r3, #15
 8004108:	4913      	ldr	r1, [pc, #76]	; (8004158 <HAL_Init+0x6c>)
 800410a:	5ccb      	ldrb	r3, [r1, r3]
 800410c:	f003 031f 	and.w	r3, r3, #31
 8004110:	fa22 f303 	lsr.w	r3, r2, r3
 8004114:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004116:	4b0f      	ldr	r3, [pc, #60]	; (8004154 <HAL_Init+0x68>)
 8004118:	699b      	ldr	r3, [r3, #24]
 800411a:	f003 030f 	and.w	r3, r3, #15
 800411e:	4a0e      	ldr	r2, [pc, #56]	; (8004158 <HAL_Init+0x6c>)
 8004120:	5cd3      	ldrb	r3, [r2, r3]
 8004122:	f003 031f 	and.w	r3, r3, #31
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	fa22 f303 	lsr.w	r3, r2, r3
 800412c:	4a0b      	ldr	r2, [pc, #44]	; (800415c <HAL_Init+0x70>)
 800412e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004130:	4a0b      	ldr	r2, [pc, #44]	; (8004160 <HAL_Init+0x74>)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004136:	200f      	movs	r0, #15
 8004138:	f000 f814 	bl	8004164 <HAL_InitTick>
 800413c:	4603      	mov	r3, r0
 800413e:	2b00      	cmp	r3, #0
 8004140:	d001      	beq.n	8004146 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e002      	b.n	800414c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004146:	f7fe fee9 	bl	8002f1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800414a:	2300      	movs	r3, #0
}
 800414c:	4618      	mov	r0, r3
 800414e:	3708      	adds	r7, #8
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}
 8004154:	58024400 	.word	0x58024400
 8004158:	08020414 	.word	0x08020414
 800415c:	24000104 	.word	0x24000104
 8004160:	24000100 	.word	0x24000100

08004164 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b082      	sub	sp, #8
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800416c:	4b15      	ldr	r3, [pc, #84]	; (80041c4 <HAL_InitTick+0x60>)
 800416e:	781b      	ldrb	r3, [r3, #0]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d101      	bne.n	8004178 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e021      	b.n	80041bc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004178:	4b13      	ldr	r3, [pc, #76]	; (80041c8 <HAL_InitTick+0x64>)
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	4b11      	ldr	r3, [pc, #68]	; (80041c4 <HAL_InitTick+0x60>)
 800417e:	781b      	ldrb	r3, [r3, #0]
 8004180:	4619      	mov	r1, r3
 8004182:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004186:	fbb3 f3f1 	udiv	r3, r3, r1
 800418a:	fbb2 f3f3 	udiv	r3, r2, r3
 800418e:	4618      	mov	r0, r3
 8004190:	f002 f937 	bl	8006402 <HAL_SYSTICK_Config>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d001      	beq.n	800419e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e00e      	b.n	80041bc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2b0f      	cmp	r3, #15
 80041a2:	d80a      	bhi.n	80041ba <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80041a4:	2200      	movs	r2, #0
 80041a6:	6879      	ldr	r1, [r7, #4]
 80041a8:	f04f 30ff 	mov.w	r0, #4294967295
 80041ac:	f002 f901 	bl	80063b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80041b0:	4a06      	ldr	r2, [pc, #24]	; (80041cc <HAL_InitTick+0x68>)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80041b6:	2300      	movs	r3, #0
 80041b8:	e000      	b.n	80041bc <HAL_InitTick+0x58>
    return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
}
 80041bc:	4618      	mov	r0, r3
 80041be:	3708      	adds	r7, #8
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	2400010c 	.word	0x2400010c
 80041c8:	24000100 	.word	0x24000100
 80041cc:	24000108 	.word	0x24000108

080041d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80041d0:	b480      	push	{r7}
 80041d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80041d4:	4b06      	ldr	r3, [pc, #24]	; (80041f0 <HAL_IncTick+0x20>)
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	461a      	mov	r2, r3
 80041da:	4b06      	ldr	r3, [pc, #24]	; (80041f4 <HAL_IncTick+0x24>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4413      	add	r3, r2
 80041e0:	4a04      	ldr	r2, [pc, #16]	; (80041f4 <HAL_IncTick+0x24>)
 80041e2:	6013      	str	r3, [r2, #0]
}
 80041e4:	bf00      	nop
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	2400010c 	.word	0x2400010c
 80041f4:	24003ec0 	.word	0x24003ec0

080041f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041f8:	b480      	push	{r7}
 80041fa:	af00      	add	r7, sp, #0
  return uwTick;
 80041fc:	4b03      	ldr	r3, [pc, #12]	; (800420c <HAL_GetTick+0x14>)
 80041fe:	681b      	ldr	r3, [r3, #0]
}
 8004200:	4618      	mov	r0, r3
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr
 800420a:	bf00      	nop
 800420c:	24003ec0 	.word	0x24003ec0

08004210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b084      	sub	sp, #16
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004218:	f7ff ffee 	bl	80041f8 <HAL_GetTick>
 800421c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004228:	d005      	beq.n	8004236 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800422a:	4b0a      	ldr	r3, [pc, #40]	; (8004254 <HAL_Delay+0x44>)
 800422c:	781b      	ldrb	r3, [r3, #0]
 800422e:	461a      	mov	r2, r3
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	4413      	add	r3, r2
 8004234:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004236:	bf00      	nop
 8004238:	f7ff ffde 	bl	80041f8 <HAL_GetTick>
 800423c:	4602      	mov	r2, r0
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	1ad3      	subs	r3, r2, r3
 8004242:	68fa      	ldr	r2, [r7, #12]
 8004244:	429a      	cmp	r2, r3
 8004246:	d8f7      	bhi.n	8004238 <HAL_Delay+0x28>
  {
  }
}
 8004248:	bf00      	nop
 800424a:	bf00      	nop
 800424c:	3710      	adds	r7, #16
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	2400010c 	.word	0x2400010c

08004258 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8004262:	4b07      	ldr	r3, [pc, #28]	; (8004280 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8004264:	685a      	ldr	r2, [r3, #4]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	43db      	mvns	r3, r3
 800426a:	401a      	ands	r2, r3
 800426c:	4904      	ldr	r1, [pc, #16]	; (8004280 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	4313      	orrs	r3, r2
 8004272:	604b      	str	r3, [r1, #4]
}
 8004274:	bf00      	nop
 8004276:	370c      	adds	r7, #12
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr
 8004280:	58000400 	.word	0x58000400

08004284 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004284:	b480      	push	{r7}
 8004286:	b083      	sub	sp, #12
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	431a      	orrs	r2, r3
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	609a      	str	r2, [r3, #8]
}
 800429e:	bf00      	nop
 80042a0:	370c      	adds	r7, #12
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr

080042aa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80042aa:	b480      	push	{r7}
 80042ac:	b083      	sub	sp, #12
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
 80042b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	431a      	orrs	r2, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	609a      	str	r2, [r3, #8]
}
 80042c4:	bf00      	nop
 80042c6:	370c      	adds	r7, #12
 80042c8:	46bd      	mov	sp, r7
 80042ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ce:	4770      	bx	lr

080042d0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	370c      	adds	r7, #12
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr

080042ec <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b087      	sub	sp, #28
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	60f8      	str	r0, [r7, #12]
 80042f4:	60b9      	str	r1, [r7, #8]
 80042f6:	607a      	str	r2, [r7, #4]
 80042f8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	3360      	adds	r3, #96	; 0x60
 80042fe:	461a      	mov	r2, r3
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	4413      	add	r3, r2
 8004306:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	4a10      	ldr	r2, [pc, #64]	; (800434c <LL_ADC_SetOffset+0x60>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d10b      	bne.n	8004328 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	4313      	orrs	r3, r2
 800431e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8004326:	e00b      	b.n	8004340 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	430b      	orrs	r3, r1
 800433a:	431a      	orrs	r2, r3
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	601a      	str	r2, [r3, #0]
}
 8004340:	bf00      	nop
 8004342:	371c      	adds	r7, #28
 8004344:	46bd      	mov	sp, r7
 8004346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434a:	4770      	bx	lr
 800434c:	58026000 	.word	0x58026000

08004350 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004350:	b480      	push	{r7}
 8004352:	b085      	sub	sp, #20
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
 8004358:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	3360      	adds	r3, #96	; 0x60
 800435e:	461a      	mov	r2, r3
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	4413      	add	r3, r2
 8004366:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8004370:	4618      	mov	r0, r3
 8004372:	3714      	adds	r7, #20
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr

0800437c <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800437c:	b480      	push	{r7}
 800437e:	b085      	sub	sp, #20
 8004380:	af00      	add	r7, sp, #0
 8004382:	60f8      	str	r0, [r7, #12]
 8004384:	60b9      	str	r1, [r7, #8]
 8004386:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	691b      	ldr	r3, [r3, #16]
 800438c:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	f003 031f 	and.w	r3, r3, #31
 8004396:	6879      	ldr	r1, [r7, #4]
 8004398:	fa01 f303 	lsl.w	r3, r1, r3
 800439c:	431a      	orrs	r2, r3
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	611a      	str	r2, [r3, #16]
}
 80043a2:	bf00      	nop
 80043a4:	3714      	adds	r7, #20
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr
	...

080043b0 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b087      	sub	sp, #28
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	60f8      	str	r0, [r7, #12]
 80043b8:	60b9      	str	r1, [r7, #8]
 80043ba:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	4a0c      	ldr	r2, [pc, #48]	; (80043f0 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d00e      	beq.n	80043e2 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	3360      	adds	r3, #96	; 0x60
 80043c8:	461a      	mov	r2, r3
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	4413      	add	r3, r2
 80043d0:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	431a      	orrs	r2, r3
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	601a      	str	r2, [r3, #0]
  }
}
 80043e2:	bf00      	nop
 80043e4:	371c      	adds	r7, #28
 80043e6:	46bd      	mov	sp, r7
 80043e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ec:	4770      	bx	lr
 80043ee:	bf00      	nop
 80043f0:	58026000 	.word	0x58026000

080043f4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b087      	sub	sp, #28
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	4a0c      	ldr	r2, [pc, #48]	; (8004434 <LL_ADC_SetOffsetSaturation+0x40>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d10e      	bne.n	8004426 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	3360      	adds	r3, #96	; 0x60
 800440c:	461a      	mov	r2, r3
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	4413      	add	r3, r2
 8004414:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	431a      	orrs	r2, r3
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8004426:	bf00      	nop
 8004428:	371c      	adds	r7, #28
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop
 8004434:	58026000 	.word	0x58026000

08004438 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004438:	b480      	push	{r7}
 800443a:	b087      	sub	sp, #28
 800443c:	af00      	add	r7, sp, #0
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	60b9      	str	r1, [r7, #8]
 8004442:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	4a0c      	ldr	r2, [pc, #48]	; (8004478 <LL_ADC_SetOffsetSign+0x40>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d10e      	bne.n	800446a <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	3360      	adds	r3, #96	; 0x60
 8004450:	461a      	mov	r2, r3
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	009b      	lsls	r3, r3, #2
 8004456:	4413      	add	r3, r2
 8004458:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	431a      	orrs	r2, r3
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 800446a:	bf00      	nop
 800446c:	371c      	adds	r7, #28
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr
 8004476:	bf00      	nop
 8004478:	58026000 	.word	0x58026000

0800447c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800447c:	b480      	push	{r7}
 800447e:	b087      	sub	sp, #28
 8004480:	af00      	add	r7, sp, #0
 8004482:	60f8      	str	r0, [r7, #12]
 8004484:	60b9      	str	r1, [r7, #8]
 8004486:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	3360      	adds	r3, #96	; 0x60
 800448c:	461a      	mov	r2, r3
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	4413      	add	r3, r2
 8004494:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	4a0c      	ldr	r2, [pc, #48]	; (80044cc <LL_ADC_SetOffsetState+0x50>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d108      	bne.n	80044b0 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	431a      	orrs	r2, r3
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 80044ae:	e007      	b.n	80044c0 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	431a      	orrs	r2, r3
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	601a      	str	r2, [r3, #0]
}
 80044c0:	bf00      	nop
 80044c2:	371c      	adds	r7, #28
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr
 80044cc:	58026000 	.word	0x58026000

080044d0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b083      	sub	sp, #12
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d101      	bne.n	80044e8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80044e4:	2301      	movs	r3, #1
 80044e6:	e000      	b.n	80044ea <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80044e8:	2300      	movs	r3, #0
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	370c      	adds	r7, #12
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr

080044f6 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80044f6:	b480      	push	{r7}
 80044f8:	b087      	sub	sp, #28
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	60f8      	str	r0, [r7, #12]
 80044fe:	60b9      	str	r1, [r7, #8]
 8004500:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	3330      	adds	r3, #48	; 0x30
 8004506:	461a      	mov	r2, r3
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	0a1b      	lsrs	r3, r3, #8
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	f003 030c 	and.w	r3, r3, #12
 8004512:	4413      	add	r3, r2
 8004514:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	f003 031f 	and.w	r3, r3, #31
 8004520:	211f      	movs	r1, #31
 8004522:	fa01 f303 	lsl.w	r3, r1, r3
 8004526:	43db      	mvns	r3, r3
 8004528:	401a      	ands	r2, r3
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	0e9b      	lsrs	r3, r3, #26
 800452e:	f003 011f 	and.w	r1, r3, #31
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	f003 031f 	and.w	r3, r3, #31
 8004538:	fa01 f303 	lsl.w	r3, r1, r3
 800453c:	431a      	orrs	r2, r3
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004542:	bf00      	nop
 8004544:	371c      	adds	r7, #28
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr

0800454e <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800454e:	b480      	push	{r7}
 8004550:	b087      	sub	sp, #28
 8004552:	af00      	add	r7, sp, #0
 8004554:	60f8      	str	r0, [r7, #12]
 8004556:	60b9      	str	r1, [r7, #8]
 8004558:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	3314      	adds	r3, #20
 800455e:	461a      	mov	r2, r3
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	0e5b      	lsrs	r3, r3, #25
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	f003 0304 	and.w	r3, r3, #4
 800456a:	4413      	add	r3, r2
 800456c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	0d1b      	lsrs	r3, r3, #20
 8004576:	f003 031f 	and.w	r3, r3, #31
 800457a:	2107      	movs	r1, #7
 800457c:	fa01 f303 	lsl.w	r3, r1, r3
 8004580:	43db      	mvns	r3, r3
 8004582:	401a      	ands	r2, r3
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	0d1b      	lsrs	r3, r3, #20
 8004588:	f003 031f 	and.w	r3, r3, #31
 800458c:	6879      	ldr	r1, [r7, #4]
 800458e:	fa01 f303 	lsl.w	r3, r1, r3
 8004592:	431a      	orrs	r2, r3
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004598:	bf00      	nop
 800459a:	371c      	adds	r7, #28
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr

080045a4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	4a1a      	ldr	r2, [pc, #104]	; (800461c <LL_ADC_SetChannelSingleDiff+0x78>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d115      	bne.n	80045e4 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80045c4:	43db      	mvns	r3, r3
 80045c6:	401a      	ands	r2, r3
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f003 0318 	and.w	r3, r3, #24
 80045ce:	4914      	ldr	r1, [pc, #80]	; (8004620 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80045d0:	40d9      	lsrs	r1, r3
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	400b      	ands	r3, r1
 80045d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80045da:	431a      	orrs	r2, r3
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80045e2:	e014      	b.n	800460e <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80045f0:	43db      	mvns	r3, r3
 80045f2:	401a      	ands	r2, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	f003 0318 	and.w	r3, r3, #24
 80045fa:	4909      	ldr	r1, [pc, #36]	; (8004620 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80045fc:	40d9      	lsrs	r1, r3
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	400b      	ands	r3, r1
 8004602:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004606:	431a      	orrs	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
 800460e:	bf00      	nop
 8004610:	3714      	adds	r7, #20
 8004612:	46bd      	mov	sp, r7
 8004614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004618:	4770      	bx	lr
 800461a:	bf00      	nop
 800461c:	58026000 	.word	0x58026000
 8004620:	000fffff 	.word	0x000fffff

08004624 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	f003 031f 	and.w	r3, r3, #31
}
 8004634:	4618      	mov	r0, r3
 8004636:	370c      	adds	r7, #12
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr

08004640 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004640:	b480      	push	{r7}
 8004642:	b083      	sub	sp, #12
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 8004650:	4618      	mov	r0, r3
 8004652:	370c      	adds	r7, #12
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr

0800465c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800465c:	b480      	push	{r7}
 800465e:	b083      	sub	sp, #12
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	689a      	ldr	r2, [r3, #8]
 8004668:	4b04      	ldr	r3, [pc, #16]	; (800467c <LL_ADC_DisableDeepPowerDown+0x20>)
 800466a:	4013      	ands	r3, r2
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	6093      	str	r3, [r2, #8]
}
 8004670:	bf00      	nop
 8004672:	370c      	adds	r7, #12
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr
 800467c:	5fffffc0 	.word	0x5fffffc0

08004680 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004690:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004694:	d101      	bne.n	800469a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004696:	2301      	movs	r3, #1
 8004698:	e000      	b.n	800469c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800469a:	2300      	movs	r3, #0
}
 800469c:	4618      	mov	r0, r3
 800469e:	370c      	adds	r7, #12
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr

080046a8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b083      	sub	sp, #12
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	689a      	ldr	r2, [r3, #8]
 80046b4:	4b05      	ldr	r3, [pc, #20]	; (80046cc <LL_ADC_EnableInternalRegulator+0x24>)
 80046b6:	4013      	ands	r3, r2
 80046b8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80046c0:	bf00      	nop
 80046c2:	370c      	adds	r7, #12
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr
 80046cc:	6fffffc0 	.word	0x6fffffc0

080046d0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046e0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80046e4:	d101      	bne.n	80046ea <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80046e6:	2301      	movs	r3, #1
 80046e8:	e000      	b.n	80046ec <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80046ea:	2300      	movs	r3, #0
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	370c      	adds	r7, #12
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr

080046f8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	689a      	ldr	r2, [r3, #8]
 8004704:	4b05      	ldr	r3, [pc, #20]	; (800471c <LL_ADC_Enable+0x24>)
 8004706:	4013      	ands	r3, r2
 8004708:	f043 0201 	orr.w	r2, r3, #1
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004710:	bf00      	nop
 8004712:	370c      	adds	r7, #12
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr
 800471c:	7fffffc0 	.word	0x7fffffc0

08004720 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004720:	b480      	push	{r7}
 8004722:	b083      	sub	sp, #12
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	689a      	ldr	r2, [r3, #8]
 800472c:	4b05      	ldr	r3, [pc, #20]	; (8004744 <LL_ADC_Disable+0x24>)
 800472e:	4013      	ands	r3, r2
 8004730:	f043 0202 	orr.w	r2, r3, #2
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004738:	bf00      	nop
 800473a:	370c      	adds	r7, #12
 800473c:	46bd      	mov	sp, r7
 800473e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004742:	4770      	bx	lr
 8004744:	7fffffc0 	.word	0x7fffffc0

08004748 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	f003 0301 	and.w	r3, r3, #1
 8004758:	2b01      	cmp	r3, #1
 800475a:	d101      	bne.n	8004760 <LL_ADC_IsEnabled+0x18>
 800475c:	2301      	movs	r3, #1
 800475e:	e000      	b.n	8004762 <LL_ADC_IsEnabled+0x1a>
 8004760:	2300      	movs	r3, #0
}
 8004762:	4618      	mov	r0, r3
 8004764:	370c      	adds	r7, #12
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr

0800476e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800476e:	b480      	push	{r7}
 8004770:	b083      	sub	sp, #12
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	f003 0302 	and.w	r3, r3, #2
 800477e:	2b02      	cmp	r3, #2
 8004780:	d101      	bne.n	8004786 <LL_ADC_IsDisableOngoing+0x18>
 8004782:	2301      	movs	r3, #1
 8004784:	e000      	b.n	8004788 <LL_ADC_IsDisableOngoing+0x1a>
 8004786:	2300      	movs	r3, #0
}
 8004788:	4618      	mov	r0, r3
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr

08004794 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	689a      	ldr	r2, [r3, #8]
 80047a0:	4b05      	ldr	r3, [pc, #20]	; (80047b8 <LL_ADC_REG_StartConversion+0x24>)
 80047a2:	4013      	ands	r3, r2
 80047a4:	f043 0204 	orr.w	r2, r3, #4
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80047ac:	bf00      	nop
 80047ae:	370c      	adds	r7, #12
 80047b0:	46bd      	mov	sp, r7
 80047b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b6:	4770      	bx	lr
 80047b8:	7fffffc0 	.word	0x7fffffc0

080047bc <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	689a      	ldr	r2, [r3, #8]
 80047c8:	4b05      	ldr	r3, [pc, #20]	; (80047e0 <LL_ADC_REG_StopConversion+0x24>)
 80047ca:	4013      	ands	r3, r2
 80047cc:	f043 0210 	orr.w	r2, r3, #16
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80047d4:	bf00      	nop
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr
 80047e0:	7fffffc0 	.word	0x7fffffc0

080047e4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b083      	sub	sp, #12
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	f003 0304 	and.w	r3, r3, #4
 80047f4:	2b04      	cmp	r3, #4
 80047f6:	d101      	bne.n	80047fc <LL_ADC_REG_IsConversionOngoing+0x18>
 80047f8:	2301      	movs	r3, #1
 80047fa:	e000      	b.n	80047fe <LL_ADC_REG_IsConversionOngoing+0x1a>
 80047fc:	2300      	movs	r3, #0
}
 80047fe:	4618      	mov	r0, r3
 8004800:	370c      	adds	r7, #12
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr
	...

0800480c <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800480c:	b480      	push	{r7}
 800480e:	b083      	sub	sp, #12
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	689a      	ldr	r2, [r3, #8]
 8004818:	4b05      	ldr	r3, [pc, #20]	; (8004830 <LL_ADC_INJ_StopConversion+0x24>)
 800481a:	4013      	ands	r3, r2
 800481c:	f043 0220 	orr.w	r2, r3, #32
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8004824:	bf00      	nop
 8004826:	370c      	adds	r7, #12
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr
 8004830:	7fffffc0 	.word	0x7fffffc0

08004834 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004834:	b480      	push	{r7}
 8004836:	b083      	sub	sp, #12
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	f003 0308 	and.w	r3, r3, #8
 8004844:	2b08      	cmp	r3, #8
 8004846:	d101      	bne.n	800484c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004848:	2301      	movs	r3, #1
 800484a:	e000      	b.n	800484e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800484c:	2300      	movs	r3, #0
}
 800484e:	4618      	mov	r0, r3
 8004850:	370c      	adds	r7, #12
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr
	...

0800485c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800485c:	b590      	push	{r4, r7, lr}
 800485e:	b089      	sub	sp, #36	; 0x24
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004864:	2300      	movs	r3, #0
 8004866:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004868:	2300      	movs	r3, #0
 800486a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d101      	bne.n	8004876 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e1ee      	b.n	8004c54 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	691b      	ldr	r3, [r3, #16]
 800487a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004880:	2b00      	cmp	r3, #0
 8004882:	d109      	bne.n	8004898 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f7fe fb63 	bl	8002f50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2200      	movs	r2, #0
 800488e:	665a      	str	r2, [r3, #100]	; 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4618      	mov	r0, r3
 800489e:	f7ff feef 	bl	8004680 <LL_ADC_IsDeepPowerDownEnabled>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d004      	beq.n	80048b2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4618      	mov	r0, r3
 80048ae:	f7ff fed5 	bl	800465c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4618      	mov	r0, r3
 80048b8:	f7ff ff0a 	bl	80046d0 <LL_ADC_IsInternalRegulatorEnabled>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d114      	bne.n	80048ec <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4618      	mov	r0, r3
 80048c8:	f7ff feee 	bl	80046a8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80048cc:	4b8e      	ldr	r3, [pc, #568]	; (8004b08 <HAL_ADC_Init+0x2ac>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	099b      	lsrs	r3, r3, #6
 80048d2:	4a8e      	ldr	r2, [pc, #568]	; (8004b0c <HAL_ADC_Init+0x2b0>)
 80048d4:	fba2 2303 	umull	r2, r3, r2, r3
 80048d8:	099b      	lsrs	r3, r3, #6
 80048da:	3301      	adds	r3, #1
 80048dc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80048de:	e002      	b.n	80048e6 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	3b01      	subs	r3, #1
 80048e4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d1f9      	bne.n	80048e0 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4618      	mov	r0, r3
 80048f2:	f7ff feed 	bl	80046d0 <LL_ADC_IsInternalRegulatorEnabled>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d10d      	bne.n	8004918 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004900:	f043 0210 	orr.w	r2, r3, #16
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	661a      	str	r2, [r3, #96]	; 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800490c:	f043 0201 	orr.w	r2, r3, #1
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	665a      	str	r2, [r3, #100]	; 0x64

    tmp_hal_status = HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4618      	mov	r0, r3
 800491e:	f7ff ff61 	bl	80047e4 <LL_ADC_REG_IsConversionOngoing>
 8004922:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004928:	f003 0310 	and.w	r3, r3, #16
 800492c:	2b00      	cmp	r3, #0
 800492e:	f040 8188 	bne.w	8004c42 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	2b00      	cmp	r3, #0
 8004936:	f040 8184 	bne.w	8004c42 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800493e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004942:	f043 0202 	orr.w	r2, r3, #2
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	661a      	str	r2, [r3, #96]	; 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4618      	mov	r0, r3
 8004950:	f7ff fefa 	bl	8004748 <LL_ADC_IsEnabled>
 8004954:	4603      	mov	r3, r0
 8004956:	2b00      	cmp	r3, #0
 8004958:	d136      	bne.n	80049c8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a6c      	ldr	r2, [pc, #432]	; (8004b10 <HAL_ADC_Init+0x2b4>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d004      	beq.n	800496e <HAL_ADC_Init+0x112>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a6a      	ldr	r2, [pc, #424]	; (8004b14 <HAL_ADC_Init+0x2b8>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d10e      	bne.n	800498c <HAL_ADC_Init+0x130>
 800496e:	4868      	ldr	r0, [pc, #416]	; (8004b10 <HAL_ADC_Init+0x2b4>)
 8004970:	f7ff feea 	bl	8004748 <LL_ADC_IsEnabled>
 8004974:	4604      	mov	r4, r0
 8004976:	4867      	ldr	r0, [pc, #412]	; (8004b14 <HAL_ADC_Init+0x2b8>)
 8004978:	f7ff fee6 	bl	8004748 <LL_ADC_IsEnabled>
 800497c:	4603      	mov	r3, r0
 800497e:	4323      	orrs	r3, r4
 8004980:	2b00      	cmp	r3, #0
 8004982:	bf0c      	ite	eq
 8004984:	2301      	moveq	r3, #1
 8004986:	2300      	movne	r3, #0
 8004988:	b2db      	uxtb	r3, r3
 800498a:	e008      	b.n	800499e <HAL_ADC_Init+0x142>
 800498c:	4862      	ldr	r0, [pc, #392]	; (8004b18 <HAL_ADC_Init+0x2bc>)
 800498e:	f7ff fedb 	bl	8004748 <LL_ADC_IsEnabled>
 8004992:	4603      	mov	r3, r0
 8004994:	2b00      	cmp	r3, #0
 8004996:	bf0c      	ite	eq
 8004998:	2301      	moveq	r3, #1
 800499a:	2300      	movne	r3, #0
 800499c:	b2db      	uxtb	r3, r3
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d012      	beq.n	80049c8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a5a      	ldr	r2, [pc, #360]	; (8004b10 <HAL_ADC_Init+0x2b4>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d004      	beq.n	80049b6 <HAL_ADC_Init+0x15a>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a58      	ldr	r2, [pc, #352]	; (8004b14 <HAL_ADC_Init+0x2b8>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d101      	bne.n	80049ba <HAL_ADC_Init+0x15e>
 80049b6:	4a59      	ldr	r2, [pc, #356]	; (8004b1c <HAL_ADC_Init+0x2c0>)
 80049b8:	e000      	b.n	80049bc <HAL_ADC_Init+0x160>
 80049ba:	4a59      	ldr	r2, [pc, #356]	; (8004b20 <HAL_ADC_Init+0x2c4>)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	4619      	mov	r1, r3
 80049c2:	4610      	mov	r0, r2
 80049c4:	f7ff fc5e 	bl	8004284 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a52      	ldr	r2, [pc, #328]	; (8004b18 <HAL_ADC_Init+0x2bc>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d129      	bne.n	8004a26 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	7e5b      	ldrb	r3, [r3, #25]
 80049d6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80049dc:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 80049e2:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	2b08      	cmp	r3, #8
 80049ea:	d013      	beq.n	8004a14 <HAL_ADC_Init+0x1b8>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	2b0c      	cmp	r3, #12
 80049f2:	d00d      	beq.n	8004a10 <HAL_ADC_Init+0x1b4>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	2b1c      	cmp	r3, #28
 80049fa:	d007      	beq.n	8004a0c <HAL_ADC_Init+0x1b0>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	2b18      	cmp	r3, #24
 8004a02:	d101      	bne.n	8004a08 <HAL_ADC_Init+0x1ac>
 8004a04:	2318      	movs	r3, #24
 8004a06:	e006      	b.n	8004a16 <HAL_ADC_Init+0x1ba>
 8004a08:	2300      	movs	r3, #0
 8004a0a:	e004      	b.n	8004a16 <HAL_ADC_Init+0x1ba>
 8004a0c:	2310      	movs	r3, #16
 8004a0e:	e002      	b.n	8004a16 <HAL_ADC_Init+0x1ba>
 8004a10:	2308      	movs	r3, #8
 8004a12:	e000      	b.n	8004a16 <HAL_ADC_Init+0x1ba>
 8004a14:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8004a16:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a1e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8004a20:	4313      	orrs	r3, r2
 8004a22:	61bb      	str	r3, [r7, #24]
 8004a24:	e00e      	b.n	8004a44 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	7e5b      	ldrb	r3, [r3, #25]
 8004a2a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004a30:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8004a36:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a3e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004a40:	4313      	orrs	r3, r2
 8004a42:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d106      	bne.n	8004a5c <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a52:	3b01      	subs	r3, #1
 8004a54:	045b      	lsls	r3, r3, #17
 8004a56:	69ba      	ldr	r2, [r7, #24]
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d009      	beq.n	8004a78 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a68:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a70:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004a72:	69ba      	ldr	r2, [r7, #24]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a26      	ldr	r2, [pc, #152]	; (8004b18 <HAL_ADC_Init+0x2bc>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d115      	bne.n	8004aae <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	68da      	ldr	r2, [r3, #12]
 8004a88:	4b26      	ldr	r3, [pc, #152]	; (8004b24 <HAL_ADC_Init+0x2c8>)
 8004a8a:	4013      	ands	r3, r2
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	6812      	ldr	r2, [r2, #0]
 8004a90:	69b9      	ldr	r1, [r7, #24]
 8004a92:	430b      	orrs	r3, r1
 8004a94:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	691b      	ldr	r3, [r3, #16]
 8004a9c:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	430a      	orrs	r2, r1
 8004aaa:	611a      	str	r2, [r3, #16]
 8004aac:	e009      	b.n	8004ac2 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	68da      	ldr	r2, [r3, #12]
 8004ab4:	4b1c      	ldr	r3, [pc, #112]	; (8004b28 <HAL_ADC_Init+0x2cc>)
 8004ab6:	4013      	ands	r3, r2
 8004ab8:	687a      	ldr	r2, [r7, #4]
 8004aba:	6812      	ldr	r2, [r2, #0]
 8004abc:	69b9      	ldr	r1, [r7, #24]
 8004abe:	430b      	orrs	r3, r1
 8004ac0:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f7ff fe8c 	bl	80047e4 <LL_ADC_REG_IsConversionOngoing>
 8004acc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f7ff feae 	bl	8004834 <LL_ADC_INJ_IsConversionOngoing>
 8004ad8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	f040 808e 	bne.w	8004bfe <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	f040 808a 	bne.w	8004bfe <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a0a      	ldr	r2, [pc, #40]	; (8004b18 <HAL_ADC_Init+0x2bc>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d11b      	bne.n	8004b2c <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	7e1b      	ldrb	r3, [r3, #24]
 8004af8:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004b00:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8004b02:	4313      	orrs	r3, r2
 8004b04:	61bb      	str	r3, [r7, #24]
 8004b06:	e018      	b.n	8004b3a <HAL_ADC_Init+0x2de>
 8004b08:	24000100 	.word	0x24000100
 8004b0c:	053e2d63 	.word	0x053e2d63
 8004b10:	40022000 	.word	0x40022000
 8004b14:	40022100 	.word	0x40022100
 8004b18:	58026000 	.word	0x58026000
 8004b1c:	40022300 	.word	0x40022300
 8004b20:	58026300 	.word	0x58026300
 8004b24:	fff04007 	.word	0xfff04007
 8004b28:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	7e1b      	ldrb	r3, [r3, #24]
 8004b30:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        tmpCFGR = (
 8004b36:	4313      	orrs	r3, r2
 8004b38:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	68da      	ldr	r2, [r3, #12]
 8004b40:	4b46      	ldr	r3, [pc, #280]	; (8004c5c <HAL_ADC_Init+0x400>)
 8004b42:	4013      	ands	r3, r2
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	6812      	ldr	r2, [r2, #0]
 8004b48:	69b9      	ldr	r1, [r7, #24]
 8004b4a:	430b      	orrs	r3, r1
 8004b4c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d137      	bne.n	8004bc8 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b5c:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a3f      	ldr	r2, [pc, #252]	; (8004c60 <HAL_ADC_Init+0x404>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d116      	bne.n	8004b96 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	691a      	ldr	r2, [r3, #16]
 8004b6e:	4b3d      	ldr	r3, [pc, #244]	; (8004c64 <HAL_ADC_Init+0x408>)
 8004b70:	4013      	ands	r3, r2
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8004b76:	687a      	ldr	r2, [r7, #4]
 8004b78:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004b7a:	4311      	orrs	r1, r2
 8004b7c:	687a      	ldr	r2, [r7, #4]
 8004b7e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004b80:	4311      	orrs	r1, r2
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004b86:	430a      	orrs	r2, r1
 8004b88:	431a      	orrs	r2, r3
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f042 0201 	orr.w	r2, r2, #1
 8004b92:	611a      	str	r2, [r3, #16]
 8004b94:	e020      	b.n	8004bd8 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	691a      	ldr	r2, [r3, #16]
 8004b9c:	4b32      	ldr	r3, [pc, #200]	; (8004c68 <HAL_ADC_Init+0x40c>)
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004ba4:	3a01      	subs	r2, #1
 8004ba6:	0411      	lsls	r1, r2, #16
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004bac:	4311      	orrs	r1, r2
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004bb2:	4311      	orrs	r1, r2
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004bb8:	430a      	orrs	r2, r1
 8004bba:	431a      	orrs	r2, r3
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f042 0201 	orr.w	r2, r2, #1
 8004bc4:	611a      	str	r2, [r3, #16]
 8004bc6:	e007      	b.n	8004bd8 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	691a      	ldr	r2, [r3, #16]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f022 0201 	bic.w	r2, r2, #1
 8004bd6:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	691b      	ldr	r3, [r3, #16]
 8004bde:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	430a      	orrs	r2, r1
 8004bec:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a1b      	ldr	r2, [pc, #108]	; (8004c60 <HAL_ADC_Init+0x404>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d002      	beq.n	8004bfe <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f001 f909 	bl	8005e10 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	691b      	ldr	r3, [r3, #16]
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d10c      	bne.n	8004c20 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c0c:	f023 010f 	bic.w	r1, r3, #15
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	69db      	ldr	r3, [r3, #28]
 8004c14:	1e5a      	subs	r2, r3, #1
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	430a      	orrs	r2, r1
 8004c1c:	631a      	str	r2, [r3, #48]	; 0x30
 8004c1e:	e007      	b.n	8004c30 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f022 020f 	bic.w	r2, r2, #15
 8004c2e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c34:	f023 0303 	bic.w	r3, r3, #3
 8004c38:	f043 0201 	orr.w	r2, r3, #1
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	661a      	str	r2, [r3, #96]	; 0x60
 8004c40:	e007      	b.n	8004c52 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c46:	f043 0210 	orr.w	r2, r3, #16
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004c52:	7ffb      	ldrb	r3, [r7, #31]
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3724      	adds	r7, #36	; 0x24
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd90      	pop	{r4, r7, pc}
 8004c5c:	ffffbffc 	.word	0xffffbffc
 8004c60:	58026000 	.word	0x58026000
 8004c64:	fc00f81f 	.word	0xfc00f81f
 8004c68:	fc00f81e 	.word	0xfc00f81e

08004c6c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b086      	sub	sp, #24
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a5c      	ldr	r2, [pc, #368]	; (8004dec <HAL_ADC_Start+0x180>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d004      	beq.n	8004c88 <HAL_ADC_Start+0x1c>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a5b      	ldr	r2, [pc, #364]	; (8004df0 <HAL_ADC_Start+0x184>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d101      	bne.n	8004c8c <HAL_ADC_Start+0x20>
 8004c88:	4b5a      	ldr	r3, [pc, #360]	; (8004df4 <HAL_ADC_Start+0x188>)
 8004c8a:	e000      	b.n	8004c8e <HAL_ADC_Start+0x22>
 8004c8c:	4b5a      	ldr	r3, [pc, #360]	; (8004df8 <HAL_ADC_Start+0x18c>)
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f7ff fcc8 	bl	8004624 <LL_ADC_GetMultimode>
 8004c94:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f7ff fda2 	bl	80047e4 <LL_ADC_REG_IsConversionOngoing>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	f040 809a 	bne.w	8004ddc <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d101      	bne.n	8004cb6 <HAL_ADC_Start+0x4a>
 8004cb2:	2302      	movs	r3, #2
 8004cb4:	e095      	b.n	8004de2 <HAL_ADC_Start+0x176>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2201      	movs	r2, #1
 8004cba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 ffbc 	bl	8005c3c <ADC_Enable>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004cc8:	7dfb      	ldrb	r3, [r7, #23]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	f040 8081 	bne.w	8004dd2 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004cd4:	4b49      	ldr	r3, [pc, #292]	; (8004dfc <HAL_ADC_Start+0x190>)
 8004cd6:	4013      	ands	r3, r2
 8004cd8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	661a      	str	r2, [r3, #96]	; 0x60
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a42      	ldr	r2, [pc, #264]	; (8004df0 <HAL_ADC_Start+0x184>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d002      	beq.n	8004cf0 <HAL_ADC_Start+0x84>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	e000      	b.n	8004cf2 <HAL_ADC_Start+0x86>
 8004cf0:	4b3e      	ldr	r3, [pc, #248]	; (8004dec <HAL_ADC_Start+0x180>)
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	6812      	ldr	r2, [r2, #0]
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d002      	beq.n	8004d00 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d105      	bne.n	8004d0c <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d04:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d10:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d18:	d106      	bne.n	8004d28 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d1e:	f023 0206 	bic.w	r2, r3, #6
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	665a      	str	r2, [r3, #100]	; 0x64
 8004d26:	e002      	b.n	8004d2e <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	665a      	str	r2, [r3, #100]	; 0x64
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	221c      	movs	r2, #28
 8004d34:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a2b      	ldr	r2, [pc, #172]	; (8004df0 <HAL_ADC_Start+0x184>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d002      	beq.n	8004d4e <HAL_ADC_Start+0xe2>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	e000      	b.n	8004d50 <HAL_ADC_Start+0xe4>
 8004d4e:	4b27      	ldr	r3, [pc, #156]	; (8004dec <HAL_ADC_Start+0x180>)
 8004d50:	687a      	ldr	r2, [r7, #4]
 8004d52:	6812      	ldr	r2, [r2, #0]
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d008      	beq.n	8004d6a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d005      	beq.n	8004d6a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	2b05      	cmp	r3, #5
 8004d62:	d002      	beq.n	8004d6a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	2b09      	cmp	r3, #9
 8004d68:	d114      	bne.n	8004d94 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	68db      	ldr	r3, [r3, #12]
 8004d70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d007      	beq.n	8004d88 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d7c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004d80:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f7ff fd01 	bl	8004794 <LL_ADC_REG_StartConversion>
 8004d92:	e025      	b.n	8004de0 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d98:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	661a      	str	r2, [r3, #96]	; 0x60
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a12      	ldr	r2, [pc, #72]	; (8004df0 <HAL_ADC_Start+0x184>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d002      	beq.n	8004db0 <HAL_ADC_Start+0x144>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	e000      	b.n	8004db2 <HAL_ADC_Start+0x146>
 8004db0:	4b0e      	ldr	r3, [pc, #56]	; (8004dec <HAL_ADC_Start+0x180>)
 8004db2:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d00f      	beq.n	8004de0 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dc4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004dc8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	661a      	str	r2, [r3, #96]	; 0x60
 8004dd0:	e006      	b.n	8004de0 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 8004dda:	e001      	b.n	8004de0 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004ddc:	2302      	movs	r3, #2
 8004dde:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004de0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3718      	adds	r7, #24
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	40022000 	.word	0x40022000
 8004df0:	40022100 	.word	0x40022100
 8004df4:	40022300 	.word	0x40022300
 8004df8:	58026300 	.word	0x58026300
 8004dfc:	fffff0fe 	.word	0xfffff0fe

08004e00 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b084      	sub	sp, #16
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d101      	bne.n	8004e16 <HAL_ADC_Stop+0x16>
 8004e12:	2302      	movs	r3, #2
 8004e14:	e021      	b.n	8004e5a <HAL_ADC_Stop+0x5a>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2201      	movs	r2, #1
 8004e1a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004e1e:	2103      	movs	r1, #3
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	f000 fe4f 	bl	8005ac4 <ADC_ConversionStop>
 8004e26:	4603      	mov	r3, r0
 8004e28:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004e2a:	7bfb      	ldrb	r3, [r7, #15]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d10f      	bne.n	8004e50 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	f000 ff8d 	bl	8005d50 <ADC_Disable>
 8004e36:	4603      	mov	r3, r0
 8004e38:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004e3a:	7bfb      	ldrb	r3, [r7, #15]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d107      	bne.n	8004e50 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004e44:	4b07      	ldr	r3, [pc, #28]	; (8004e64 <HAL_ADC_Stop+0x64>)
 8004e46:	4013      	ands	r3, r2
 8004e48:	f043 0201 	orr.w	r2, r3, #1
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	661a      	str	r2, [r3, #96]	; 0x60
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2200      	movs	r2, #0
 8004e54:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3710      	adds	r7, #16
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	ffffeefe 	.word	0xffffeefe

08004e68 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b088      	sub	sp, #32
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a72      	ldr	r2, [pc, #456]	; (8005040 <HAL_ADC_PollForConversion+0x1d8>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d004      	beq.n	8004e86 <HAL_ADC_PollForConversion+0x1e>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a70      	ldr	r2, [pc, #448]	; (8005044 <HAL_ADC_PollForConversion+0x1dc>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d101      	bne.n	8004e8a <HAL_ADC_PollForConversion+0x22>
 8004e86:	4b70      	ldr	r3, [pc, #448]	; (8005048 <HAL_ADC_PollForConversion+0x1e0>)
 8004e88:	e000      	b.n	8004e8c <HAL_ADC_PollForConversion+0x24>
 8004e8a:	4b70      	ldr	r3, [pc, #448]	; (800504c <HAL_ADC_PollForConversion+0x1e4>)
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	f7ff fbc9 	bl	8004624 <LL_ADC_GetMultimode>
 8004e92:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	695b      	ldr	r3, [r3, #20]
 8004e98:	2b08      	cmp	r3, #8
 8004e9a:	d102      	bne.n	8004ea2 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8004e9c:	2308      	movs	r3, #8
 8004e9e:	61fb      	str	r3, [r7, #28]
 8004ea0:	e037      	b.n	8004f12 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d005      	beq.n	8004eb4 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	2b05      	cmp	r3, #5
 8004eac:	d002      	beq.n	8004eb4 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	2b09      	cmp	r3, #9
 8004eb2:	d111      	bne.n	8004ed8 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	68db      	ldr	r3, [r3, #12]
 8004eba:	f003 0301 	and.w	r3, r3, #1
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d007      	beq.n	8004ed2 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ec6:	f043 0220 	orr.w	r2, r3, #32
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	661a      	str	r2, [r3, #96]	; 0x60
        return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e0b1      	b.n	8005036 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004ed2:	2304      	movs	r3, #4
 8004ed4:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8004ed6:	e01c      	b.n	8004f12 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a58      	ldr	r2, [pc, #352]	; (8005040 <HAL_ADC_PollForConversion+0x1d8>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d004      	beq.n	8004eec <HAL_ADC_PollForConversion+0x84>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a57      	ldr	r2, [pc, #348]	; (8005044 <HAL_ADC_PollForConversion+0x1dc>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d101      	bne.n	8004ef0 <HAL_ADC_PollForConversion+0x88>
 8004eec:	4b56      	ldr	r3, [pc, #344]	; (8005048 <HAL_ADC_PollForConversion+0x1e0>)
 8004eee:	e000      	b.n	8004ef2 <HAL_ADC_PollForConversion+0x8a>
 8004ef0:	4b56      	ldr	r3, [pc, #344]	; (800504c <HAL_ADC_PollForConversion+0x1e4>)
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f7ff fba4 	bl	8004640 <LL_ADC_GetMultiDMATransfer>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d007      	beq.n	8004f0e <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f02:	f043 0220 	orr.w	r2, r3, #32
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	661a      	str	r2, [r3, #96]	; 0x60
        return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e093      	b.n	8005036 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004f0e:	2304      	movs	r3, #4
 8004f10:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004f12:	f7ff f971 	bl	80041f8 <HAL_GetTick>
 8004f16:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004f18:	e021      	b.n	8004f5e <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f20:	d01d      	beq.n	8004f5e <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004f22:	f7ff f969 	bl	80041f8 <HAL_GetTick>
 8004f26:	4602      	mov	r2, r0
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	1ad3      	subs	r3, r2, r3
 8004f2c:	683a      	ldr	r2, [r7, #0]
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d302      	bcc.n	8004f38 <HAL_ADC_PollForConversion+0xd0>
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d112      	bne.n	8004f5e <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	69fb      	ldr	r3, [r7, #28]
 8004f40:	4013      	ands	r3, r2
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d10b      	bne.n	8004f5e <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f4a:	f043 0204 	orr.w	r2, r3, #4
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	661a      	str	r2, [r3, #96]	; 0x60

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2200      	movs	r2, #0
 8004f56:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

          return HAL_TIMEOUT;
 8004f5a:	2303      	movs	r3, #3
 8004f5c:	e06b      	b.n	8005036 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	69fb      	ldr	r3, [r7, #28]
 8004f66:	4013      	ands	r3, r2
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d0d6      	beq.n	8004f1a <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f70:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	661a      	str	r2, [r3, #96]	; 0x60

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f7ff faa7 	bl	80044d0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004f82:	4603      	mov	r3, r0
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d01c      	beq.n	8004fc2 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	7e5b      	ldrb	r3, [r3, #25]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d118      	bne.n	8004fc2 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 0308 	and.w	r3, r3, #8
 8004f9a:	2b08      	cmp	r3, #8
 8004f9c:	d111      	bne.n	8004fc2 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fa2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	661a      	str	r2, [r3, #96]	; 0x60

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d105      	bne.n	8004fc2 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fba:	f043 0201 	orr.w	r2, r3, #1
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a1f      	ldr	r2, [pc, #124]	; (8005044 <HAL_ADC_PollForConversion+0x1dc>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d002      	beq.n	8004fd2 <HAL_ADC_PollForConversion+0x16a>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	e000      	b.n	8004fd4 <HAL_ADC_PollForConversion+0x16c>
 8004fd2:	4b1b      	ldr	r3, [pc, #108]	; (8005040 <HAL_ADC_PollForConversion+0x1d8>)
 8004fd4:	687a      	ldr	r2, [r7, #4]
 8004fd6:	6812      	ldr	r2, [r2, #0]
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d008      	beq.n	8004fee <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d005      	beq.n	8004fee <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	2b05      	cmp	r3, #5
 8004fe6:	d002      	beq.n	8004fee <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	2b09      	cmp	r3, #9
 8004fec:	d104      	bne.n	8004ff8 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	61bb      	str	r3, [r7, #24]
 8004ff6:	e00c      	b.n	8005012 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a11      	ldr	r2, [pc, #68]	; (8005044 <HAL_ADC_PollForConversion+0x1dc>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d002      	beq.n	8005008 <HAL_ADC_PollForConversion+0x1a0>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	e000      	b.n	800500a <HAL_ADC_PollForConversion+0x1a2>
 8005008:	4b0d      	ldr	r3, [pc, #52]	; (8005040 <HAL_ADC_PollForConversion+0x1d8>)
 800500a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	68db      	ldr	r3, [r3, #12]
 8005010:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8005012:	69fb      	ldr	r3, [r7, #28]
 8005014:	2b08      	cmp	r3, #8
 8005016:	d104      	bne.n	8005022 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	2208      	movs	r2, #8
 800501e:	601a      	str	r2, [r3, #0]
 8005020:	e008      	b.n	8005034 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005028:	2b00      	cmp	r3, #0
 800502a:	d103      	bne.n	8005034 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	220c      	movs	r2, #12
 8005032:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8005034:	2300      	movs	r3, #0
}
 8005036:	4618      	mov	r0, r3
 8005038:	3720      	adds	r7, #32
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	40022000 	.word	0x40022000
 8005044:	40022100 	.word	0x40022100
 8005048:	40022300 	.word	0x40022300
 800504c:	58026300 	.word	0x58026300

08005050 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8005050:	b480      	push	{r7}
 8005052:	b083      	sub	sp, #12
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800505e:	4618      	mov	r0, r3
 8005060:	370c      	adds	r7, #12
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr
	...

0800506c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800506c:	b590      	push	{r4, r7, lr}
 800506e:	b0b9      	sub	sp, #228	; 0xe4
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005076:	2300      	movs	r3, #0
 8005078:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800507c:	2300      	movs	r3, #0
 800507e:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005086:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	4aa9      	ldr	r2, [pc, #676]	; (8005334 <HAL_ADC_ConfigChannel+0x2c8>)
 800508e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005096:	2b01      	cmp	r3, #1
 8005098:	d102      	bne.n	80050a0 <HAL_ADC_ConfigChannel+0x34>
 800509a:	2302      	movs	r3, #2
 800509c:	f000 bcfa 	b.w	8005a94 <HAL_ADC_ConfigChannel+0xa28>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4618      	mov	r0, r3
 80050ae:	f7ff fb99 	bl	80047e4 <LL_ADC_REG_IsConversionOngoing>
 80050b2:	4603      	mov	r3, r0
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	f040 84de 	bne.w	8005a76 <HAL_ADC_ConfigChannel+0xa0a>
  {

#if defined(ADC_VER_V5_V90)
    if (hadc->Instance != ADC3)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a9e      	ldr	r2, [pc, #632]	; (8005338 <HAL_ADC_ConfigChannel+0x2cc>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d033      	beq.n	800512c <HAL_ADC_ConfigChannel+0xc0>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d108      	bne.n	80050e2 <HAL_ADC_ConfigChannel+0x76>
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	0e9b      	lsrs	r3, r3, #26
 80050d6:	f003 031f 	and.w	r3, r3, #31
 80050da:	2201      	movs	r2, #1
 80050dc:	fa02 f303 	lsl.w	r3, r2, r3
 80050e0:	e01d      	b.n	800511e <HAL_ADC_ConfigChannel+0xb2>
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80050ee:	fa93 f3a3 	rbit	r3, r3
 80050f2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80050f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80050fa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80050fe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005102:	2b00      	cmp	r3, #0
 8005104:	d101      	bne.n	800510a <HAL_ADC_ConfigChannel+0x9e>
  {
    return 32U;
 8005106:	2320      	movs	r3, #32
 8005108:	e004      	b.n	8005114 <HAL_ADC_ConfigChannel+0xa8>
  }
  return __builtin_clz(value);
 800510a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800510e:	fab3 f383 	clz	r3, r3
 8005112:	b2db      	uxtb	r3, r3
 8005114:	f003 031f 	and.w	r3, r3, #31
 8005118:	2201      	movs	r2, #1
 800511a:	fa02 f303 	lsl.w	r3, r2, r3
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	6812      	ldr	r2, [r2, #0]
 8005122:	69d1      	ldr	r1, [r2, #28]
 8005124:	687a      	ldr	r2, [r7, #4]
 8005126:	6812      	ldr	r2, [r2, #0]
 8005128:	430b      	orrs	r3, r1
 800512a:	61d3      	str	r3, [r2, #28]
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6818      	ldr	r0, [r3, #0]
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	6859      	ldr	r1, [r3, #4]
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	461a      	mov	r2, r3
 800513a:	f7ff f9dc 	bl	80044f6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4618      	mov	r0, r3
 8005144:	f7ff fb4e 	bl	80047e4 <LL_ADC_REG_IsConversionOngoing>
 8005148:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4618      	mov	r0, r3
 8005152:	f7ff fb6f 	bl	8004834 <LL_ADC_INJ_IsConversionOngoing>
 8005156:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800515a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800515e:	2b00      	cmp	r3, #0
 8005160:	f040 8270 	bne.w	8005644 <HAL_ADC_ConfigChannel+0x5d8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005164:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005168:	2b00      	cmp	r3, #0
 800516a:	f040 826b 	bne.w	8005644 <HAL_ADC_ConfigChannel+0x5d8>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6818      	ldr	r0, [r3, #0]
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	6819      	ldr	r1, [r3, #0]
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	461a      	mov	r2, r3
 800517c:	f7ff f9e7 	bl	800454e <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a6c      	ldr	r2, [pc, #432]	; (8005338 <HAL_ADC_ConfigChannel+0x2cc>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d10d      	bne.n	80051a6 <HAL_ADC_ConfigChannel+0x13a>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	695a      	ldr	r2, [r3, #20]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	08db      	lsrs	r3, r3, #3
 8005196:	f003 0303 	and.w	r3, r3, #3
 800519a:	005b      	lsls	r3, r3, #1
 800519c:	fa02 f303 	lsl.w	r3, r2, r3
 80051a0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80051a4:	e032      	b.n	800520c <HAL_ADC_ConfigChannel+0x1a0>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80051a6:	4b65      	ldr	r3, [pc, #404]	; (800533c <HAL_ADC_ConfigChannel+0x2d0>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80051ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80051b2:	d10b      	bne.n	80051cc <HAL_ADC_ConfigChannel+0x160>
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	695a      	ldr	r2, [r3, #20]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	089b      	lsrs	r3, r3, #2
 80051c0:	f003 0307 	and.w	r3, r3, #7
 80051c4:	005b      	lsls	r3, r3, #1
 80051c6:	fa02 f303 	lsl.w	r3, r2, r3
 80051ca:	e01d      	b.n	8005208 <HAL_ADC_ConfigChannel+0x19c>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	f003 0310 	and.w	r3, r3, #16
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d10b      	bne.n	80051f2 <HAL_ADC_ConfigChannel+0x186>
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	695a      	ldr	r2, [r3, #20]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	089b      	lsrs	r3, r3, #2
 80051e6:	f003 0307 	and.w	r3, r3, #7
 80051ea:	005b      	lsls	r3, r3, #1
 80051ec:	fa02 f303 	lsl.w	r3, r2, r3
 80051f0:	e00a      	b.n	8005208 <HAL_ADC_ConfigChannel+0x19c>
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	695a      	ldr	r2, [r3, #20]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	089b      	lsrs	r3, r3, #2
 80051fe:	f003 0304 	and.w	r3, r3, #4
 8005202:	005b      	lsls	r3, r3, #1
 8005204:	fa02 f303 	lsl.w	r3, r2, r3
 8005208:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	691b      	ldr	r3, [r3, #16]
 8005210:	2b04      	cmp	r3, #4
 8005212:	d048      	beq.n	80052a6 <HAL_ADC_ConfigChannel+0x23a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6818      	ldr	r0, [r3, #0]
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	6919      	ldr	r1, [r3, #16]
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005224:	f7ff f862 	bl	80042ec <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a42      	ldr	r2, [pc, #264]	; (8005338 <HAL_ADC_ConfigChannel+0x2cc>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d119      	bne.n	8005266 <HAL_ADC_ConfigChannel+0x1fa>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6818      	ldr	r0, [r3, #0]
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	6919      	ldr	r1, [r3, #16]
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	69db      	ldr	r3, [r3, #28]
 800523e:	461a      	mov	r2, r3
 8005240:	f7ff f8fa 	bl	8004438 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6818      	ldr	r0, [r3, #0]
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	6919      	ldr	r1, [r3, #16]
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005252:	2b01      	cmp	r3, #1
 8005254:	d102      	bne.n	800525c <HAL_ADC_ConfigChannel+0x1f0>
 8005256:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800525a:	e000      	b.n	800525e <HAL_ADC_ConfigChannel+0x1f2>
 800525c:	2300      	movs	r3, #0
 800525e:	461a      	mov	r2, r3
 8005260:	f7ff f8c8 	bl	80043f4 <LL_ADC_SetOffsetSaturation>
 8005264:	e1ee      	b.n	8005644 <HAL_ADC_ConfigChannel+0x5d8>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6818      	ldr	r0, [r3, #0]
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	6919      	ldr	r1, [r3, #16]
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005274:	2b01      	cmp	r3, #1
 8005276:	d102      	bne.n	800527e <HAL_ADC_ConfigChannel+0x212>
 8005278:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800527c:	e000      	b.n	8005280 <HAL_ADC_ConfigChannel+0x214>
 800527e:	2300      	movs	r3, #0
 8005280:	461a      	mov	r2, r3
 8005282:	f7ff f895 	bl	80043b0 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6818      	ldr	r0, [r3, #0]
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	6919      	ldr	r1, [r3, #16]
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	7e1b      	ldrb	r3, [r3, #24]
 8005292:	2b01      	cmp	r3, #1
 8005294:	d102      	bne.n	800529c <HAL_ADC_ConfigChannel+0x230>
 8005296:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800529a:	e000      	b.n	800529e <HAL_ADC_ConfigChannel+0x232>
 800529c:	2300      	movs	r3, #0
 800529e:	461a      	mov	r2, r3
 80052a0:	f7ff f86c 	bl	800437c <LL_ADC_SetDataRightShift>
 80052a4:	e1ce      	b.n	8005644 <HAL_ADC_ConfigChannel+0x5d8>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a23      	ldr	r2, [pc, #140]	; (8005338 <HAL_ADC_ConfigChannel+0x2cc>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	f040 8181 	bne.w	80055b4 <HAL_ADC_ConfigChannel+0x548>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	2100      	movs	r1, #0
 80052b8:	4618      	mov	r0, r3
 80052ba:	f7ff f849 	bl	8004350 <LL_ADC_GetOffsetChannel>
 80052be:	4603      	mov	r3, r0
 80052c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d10a      	bne.n	80052de <HAL_ADC_ConfigChannel+0x272>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2100      	movs	r1, #0
 80052ce:	4618      	mov	r0, r3
 80052d0:	f7ff f83e 	bl	8004350 <LL_ADC_GetOffsetChannel>
 80052d4:	4603      	mov	r3, r0
 80052d6:	0e9b      	lsrs	r3, r3, #26
 80052d8:	f003 021f 	and.w	r2, r3, #31
 80052dc:	e01e      	b.n	800531c <HAL_ADC_ConfigChannel+0x2b0>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	2100      	movs	r1, #0
 80052e4:	4618      	mov	r0, r3
 80052e6:	f7ff f833 	bl	8004350 <LL_ADC_GetOffsetChannel>
 80052ea:	4603      	mov	r3, r0
 80052ec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052f0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80052f4:	fa93 f3a3 	rbit	r3, r3
 80052f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return result;
 80052fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005300:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  if (value == 0U)
 8005304:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005308:	2b00      	cmp	r3, #0
 800530a:	d101      	bne.n	8005310 <HAL_ADC_ConfigChannel+0x2a4>
    return 32U;
 800530c:	2320      	movs	r3, #32
 800530e:	e004      	b.n	800531a <HAL_ADC_ConfigChannel+0x2ae>
  return __builtin_clz(value);
 8005310:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005314:	fab3 f383 	clz	r3, r3
 8005318:	b2db      	uxtb	r3, r3
 800531a:	461a      	mov	r2, r3
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005324:	2b00      	cmp	r3, #0
 8005326:	d10b      	bne.n	8005340 <HAL_ADC_ConfigChannel+0x2d4>
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	0e9b      	lsrs	r3, r3, #26
 800532e:	f003 031f 	and.w	r3, r3, #31
 8005332:	e01e      	b.n	8005372 <HAL_ADC_ConfigChannel+0x306>
 8005334:	47ff0000 	.word	0x47ff0000
 8005338:	58026000 	.word	0x58026000
 800533c:	5c001000 	.word	0x5c001000
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005348:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800534c:	fa93 f3a3 	rbit	r3, r3
 8005350:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8005354:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005358:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 800535c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005360:	2b00      	cmp	r3, #0
 8005362:	d101      	bne.n	8005368 <HAL_ADC_ConfigChannel+0x2fc>
    return 32U;
 8005364:	2320      	movs	r3, #32
 8005366:	e004      	b.n	8005372 <HAL_ADC_ConfigChannel+0x306>
  return __builtin_clz(value);
 8005368:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800536c:	fab3 f383 	clz	r3, r3
 8005370:	b2db      	uxtb	r3, r3
 8005372:	429a      	cmp	r2, r3
 8005374:	d106      	bne.n	8005384 <HAL_ADC_ConfigChannel+0x318>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2200      	movs	r2, #0
 800537c:	2100      	movs	r1, #0
 800537e:	4618      	mov	r0, r3
 8005380:	f7ff f87c 	bl	800447c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	2101      	movs	r1, #1
 800538a:	4618      	mov	r0, r3
 800538c:	f7fe ffe0 	bl	8004350 <LL_ADC_GetOffsetChannel>
 8005390:	4603      	mov	r3, r0
 8005392:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005396:	2b00      	cmp	r3, #0
 8005398:	d10a      	bne.n	80053b0 <HAL_ADC_ConfigChannel+0x344>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	2101      	movs	r1, #1
 80053a0:	4618      	mov	r0, r3
 80053a2:	f7fe ffd5 	bl	8004350 <LL_ADC_GetOffsetChannel>
 80053a6:	4603      	mov	r3, r0
 80053a8:	0e9b      	lsrs	r3, r3, #26
 80053aa:	f003 021f 	and.w	r2, r3, #31
 80053ae:	e01e      	b.n	80053ee <HAL_ADC_ConfigChannel+0x382>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	2101      	movs	r1, #1
 80053b6:	4618      	mov	r0, r3
 80053b8:	f7fe ffca 	bl	8004350 <LL_ADC_GetOffsetChannel>
 80053bc:	4603      	mov	r3, r0
 80053be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80053c6:	fa93 f3a3 	rbit	r3, r3
 80053ca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 80053ce:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80053d2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 80053d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d101      	bne.n	80053e2 <HAL_ADC_ConfigChannel+0x376>
    return 32U;
 80053de:	2320      	movs	r3, #32
 80053e0:	e004      	b.n	80053ec <HAL_ADC_ConfigChannel+0x380>
  return __builtin_clz(value);
 80053e2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80053e6:	fab3 f383 	clz	r3, r3
 80053ea:	b2db      	uxtb	r3, r3
 80053ec:	461a      	mov	r2, r3
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d105      	bne.n	8005406 <HAL_ADC_ConfigChannel+0x39a>
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	0e9b      	lsrs	r3, r3, #26
 8005400:	f003 031f 	and.w	r3, r3, #31
 8005404:	e018      	b.n	8005438 <HAL_ADC_ConfigChannel+0x3cc>
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800540e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005412:	fa93 f3a3 	rbit	r3, r3
 8005416:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 800541a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800541e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8005422:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005426:	2b00      	cmp	r3, #0
 8005428:	d101      	bne.n	800542e <HAL_ADC_ConfigChannel+0x3c2>
    return 32U;
 800542a:	2320      	movs	r3, #32
 800542c:	e004      	b.n	8005438 <HAL_ADC_ConfigChannel+0x3cc>
  return __builtin_clz(value);
 800542e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005432:	fab3 f383 	clz	r3, r3
 8005436:	b2db      	uxtb	r3, r3
 8005438:	429a      	cmp	r2, r3
 800543a:	d106      	bne.n	800544a <HAL_ADC_ConfigChannel+0x3de>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2200      	movs	r2, #0
 8005442:	2101      	movs	r1, #1
 8005444:	4618      	mov	r0, r3
 8005446:	f7ff f819 	bl	800447c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	2102      	movs	r1, #2
 8005450:	4618      	mov	r0, r3
 8005452:	f7fe ff7d 	bl	8004350 <LL_ADC_GetOffsetChannel>
 8005456:	4603      	mov	r3, r0
 8005458:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800545c:	2b00      	cmp	r3, #0
 800545e:	d10a      	bne.n	8005476 <HAL_ADC_ConfigChannel+0x40a>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	2102      	movs	r1, #2
 8005466:	4618      	mov	r0, r3
 8005468:	f7fe ff72 	bl	8004350 <LL_ADC_GetOffsetChannel>
 800546c:	4603      	mov	r3, r0
 800546e:	0e9b      	lsrs	r3, r3, #26
 8005470:	f003 021f 	and.w	r2, r3, #31
 8005474:	e01e      	b.n	80054b4 <HAL_ADC_ConfigChannel+0x448>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	2102      	movs	r1, #2
 800547c:	4618      	mov	r0, r3
 800547e:	f7fe ff67 	bl	8004350 <LL_ADC_GetOffsetChannel>
 8005482:	4603      	mov	r3, r0
 8005484:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005488:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800548c:	fa93 f3a3 	rbit	r3, r3
 8005490:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8005494:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005498:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 800549c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d101      	bne.n	80054a8 <HAL_ADC_ConfigChannel+0x43c>
    return 32U;
 80054a4:	2320      	movs	r3, #32
 80054a6:	e004      	b.n	80054b2 <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 80054a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80054ac:	fab3 f383 	clz	r3, r3
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	461a      	mov	r2, r3
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d105      	bne.n	80054cc <HAL_ADC_ConfigChannel+0x460>
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	0e9b      	lsrs	r3, r3, #26
 80054c6:	f003 031f 	and.w	r3, r3, #31
 80054ca:	e014      	b.n	80054f6 <HAL_ADC_ConfigChannel+0x48a>
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054d2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80054d4:	fa93 f3a3 	rbit	r3, r3
 80054d8:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 80054da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80054dc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 80054e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d101      	bne.n	80054ec <HAL_ADC_ConfigChannel+0x480>
    return 32U;
 80054e8:	2320      	movs	r3, #32
 80054ea:	e004      	b.n	80054f6 <HAL_ADC_ConfigChannel+0x48a>
  return __builtin_clz(value);
 80054ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80054f0:	fab3 f383 	clz	r3, r3
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d106      	bne.n	8005508 <HAL_ADC_ConfigChannel+0x49c>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	2200      	movs	r2, #0
 8005500:	2102      	movs	r1, #2
 8005502:	4618      	mov	r0, r3
 8005504:	f7fe ffba 	bl	800447c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	2103      	movs	r1, #3
 800550e:	4618      	mov	r0, r3
 8005510:	f7fe ff1e 	bl	8004350 <LL_ADC_GetOffsetChannel>
 8005514:	4603      	mov	r3, r0
 8005516:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800551a:	2b00      	cmp	r3, #0
 800551c:	d10a      	bne.n	8005534 <HAL_ADC_ConfigChannel+0x4c8>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	2103      	movs	r1, #3
 8005524:	4618      	mov	r0, r3
 8005526:	f7fe ff13 	bl	8004350 <LL_ADC_GetOffsetChannel>
 800552a:	4603      	mov	r3, r0
 800552c:	0e9b      	lsrs	r3, r3, #26
 800552e:	f003 021f 	and.w	r2, r3, #31
 8005532:	e017      	b.n	8005564 <HAL_ADC_ConfigChannel+0x4f8>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	2103      	movs	r1, #3
 800553a:	4618      	mov	r0, r3
 800553c:	f7fe ff08 	bl	8004350 <LL_ADC_GetOffsetChannel>
 8005540:	4603      	mov	r3, r0
 8005542:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005544:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005546:	fa93 f3a3 	rbit	r3, r3
 800554a:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800554c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800554e:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8005550:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005552:	2b00      	cmp	r3, #0
 8005554:	d101      	bne.n	800555a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8005556:	2320      	movs	r3, #32
 8005558:	e003      	b.n	8005562 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800555a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800555c:	fab3 f383 	clz	r3, r3
 8005560:	b2db      	uxtb	r3, r3
 8005562:	461a      	mov	r2, r3
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800556c:	2b00      	cmp	r3, #0
 800556e:	d105      	bne.n	800557c <HAL_ADC_ConfigChannel+0x510>
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	0e9b      	lsrs	r3, r3, #26
 8005576:	f003 031f 	and.w	r3, r3, #31
 800557a:	e011      	b.n	80055a0 <HAL_ADC_ConfigChannel+0x534>
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005582:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005584:	fa93 f3a3 	rbit	r3, r3
 8005588:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 800558a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800558c:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 800558e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005590:	2b00      	cmp	r3, #0
 8005592:	d101      	bne.n	8005598 <HAL_ADC_ConfigChannel+0x52c>
    return 32U;
 8005594:	2320      	movs	r3, #32
 8005596:	e003      	b.n	80055a0 <HAL_ADC_ConfigChannel+0x534>
  return __builtin_clz(value);
 8005598:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800559a:	fab3 f383 	clz	r3, r3
 800559e:	b2db      	uxtb	r3, r3
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d14f      	bne.n	8005644 <HAL_ADC_ConfigChannel+0x5d8>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	2200      	movs	r2, #0
 80055aa:	2103      	movs	r1, #3
 80055ac:	4618      	mov	r0, r3
 80055ae:	f7fe ff65 	bl	800447c <LL_ADC_SetOffsetState>
 80055b2:	e047      	b.n	8005644 <HAL_ADC_ConfigChannel+0x5d8>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055ba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	069b      	lsls	r3, r3, #26
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d107      	bne.n	80055d8 <HAL_ADC_ConfigChannel+0x56c>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80055d6:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80055de:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	069b      	lsls	r3, r3, #26
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d107      	bne.n	80055fc <HAL_ADC_ConfigChannel+0x590>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80055fa:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005602:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	069b      	lsls	r3, r3, #26
 800560c:	429a      	cmp	r2, r3
 800560e:	d107      	bne.n	8005620 <HAL_ADC_ConfigChannel+0x5b4>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800561e:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005626:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	069b      	lsls	r3, r3, #26
 8005630:	429a      	cmp	r2, r3
 8005632:	d107      	bne.n	8005644 <HAL_ADC_ConfigChannel+0x5d8>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005642:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4618      	mov	r0, r3
 800564a:	f7ff f87d 	bl	8004748 <LL_ADC_IsEnabled>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	f040 8219 	bne.w	8005a88 <HAL_ADC_ConfigChannel+0xa1c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6818      	ldr	r0, [r3, #0]
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	6819      	ldr	r1, [r3, #0]
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	461a      	mov	r2, r3
 8005664:	f7fe ff9e 	bl	80045a4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	4aa1      	ldr	r2, [pc, #644]	; (80058f4 <HAL_ADC_ConfigChannel+0x888>)
 800566e:	4293      	cmp	r3, r2
 8005670:	f040 812e 	bne.w	80058d0 <HAL_ADC_ConfigChannel+0x864>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005680:	2b00      	cmp	r3, #0
 8005682:	d10b      	bne.n	800569c <HAL_ADC_ConfigChannel+0x630>
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	0e9b      	lsrs	r3, r3, #26
 800568a:	3301      	adds	r3, #1
 800568c:	f003 031f 	and.w	r3, r3, #31
 8005690:	2b09      	cmp	r3, #9
 8005692:	bf94      	ite	ls
 8005694:	2301      	movls	r3, #1
 8005696:	2300      	movhi	r3, #0
 8005698:	b2db      	uxtb	r3, r3
 800569a:	e019      	b.n	80056d0 <HAL_ADC_ConfigChannel+0x664>
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056a2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80056a4:	fa93 f3a3 	rbit	r3, r3
 80056a8:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80056aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80056ac:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 80056ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d101      	bne.n	80056b8 <HAL_ADC_ConfigChannel+0x64c>
    return 32U;
 80056b4:	2320      	movs	r3, #32
 80056b6:	e003      	b.n	80056c0 <HAL_ADC_ConfigChannel+0x654>
  return __builtin_clz(value);
 80056b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80056ba:	fab3 f383 	clz	r3, r3
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	3301      	adds	r3, #1
 80056c2:	f003 031f 	and.w	r3, r3, #31
 80056c6:	2b09      	cmp	r3, #9
 80056c8:	bf94      	ite	ls
 80056ca:	2301      	movls	r3, #1
 80056cc:	2300      	movhi	r3, #0
 80056ce:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d079      	beq.n	80057c8 <HAL_ADC_ConfigChannel+0x75c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d107      	bne.n	80056f0 <HAL_ADC_ConfigChannel+0x684>
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	0e9b      	lsrs	r3, r3, #26
 80056e6:	3301      	adds	r3, #1
 80056e8:	069b      	lsls	r3, r3, #26
 80056ea:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80056ee:	e015      	b.n	800571c <HAL_ADC_ConfigChannel+0x6b0>
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056f8:	fa93 f3a3 	rbit	r3, r3
 80056fc:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80056fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005700:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8005702:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005704:	2b00      	cmp	r3, #0
 8005706:	d101      	bne.n	800570c <HAL_ADC_ConfigChannel+0x6a0>
    return 32U;
 8005708:	2320      	movs	r3, #32
 800570a:	e003      	b.n	8005714 <HAL_ADC_ConfigChannel+0x6a8>
  return __builtin_clz(value);
 800570c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800570e:	fab3 f383 	clz	r3, r3
 8005712:	b2db      	uxtb	r3, r3
 8005714:	3301      	adds	r3, #1
 8005716:	069b      	lsls	r3, r3, #26
 8005718:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005724:	2b00      	cmp	r3, #0
 8005726:	d109      	bne.n	800573c <HAL_ADC_ConfigChannel+0x6d0>
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	0e9b      	lsrs	r3, r3, #26
 800572e:	3301      	adds	r3, #1
 8005730:	f003 031f 	and.w	r3, r3, #31
 8005734:	2101      	movs	r1, #1
 8005736:	fa01 f303 	lsl.w	r3, r1, r3
 800573a:	e017      	b.n	800576c <HAL_ADC_ConfigChannel+0x700>
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005742:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005744:	fa93 f3a3 	rbit	r3, r3
 8005748:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800574a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800574c:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 800574e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005750:	2b00      	cmp	r3, #0
 8005752:	d101      	bne.n	8005758 <HAL_ADC_ConfigChannel+0x6ec>
    return 32U;
 8005754:	2320      	movs	r3, #32
 8005756:	e003      	b.n	8005760 <HAL_ADC_ConfigChannel+0x6f4>
  return __builtin_clz(value);
 8005758:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800575a:	fab3 f383 	clz	r3, r3
 800575e:	b2db      	uxtb	r3, r3
 8005760:	3301      	adds	r3, #1
 8005762:	f003 031f 	and.w	r3, r3, #31
 8005766:	2101      	movs	r1, #1
 8005768:	fa01 f303 	lsl.w	r3, r1, r3
 800576c:	ea42 0103 	orr.w	r1, r2, r3
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005778:	2b00      	cmp	r3, #0
 800577a:	d10a      	bne.n	8005792 <HAL_ADC_ConfigChannel+0x726>
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	0e9b      	lsrs	r3, r3, #26
 8005782:	3301      	adds	r3, #1
 8005784:	f003 021f 	and.w	r2, r3, #31
 8005788:	4613      	mov	r3, r2
 800578a:	005b      	lsls	r3, r3, #1
 800578c:	4413      	add	r3, r2
 800578e:	051b      	lsls	r3, r3, #20
 8005790:	e018      	b.n	80057c4 <HAL_ADC_ConfigChannel+0x758>
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005798:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800579a:	fa93 f3a3 	rbit	r3, r3
 800579e:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80057a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057a2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80057a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d101      	bne.n	80057ae <HAL_ADC_ConfigChannel+0x742>
    return 32U;
 80057aa:	2320      	movs	r3, #32
 80057ac:	e003      	b.n	80057b6 <HAL_ADC_ConfigChannel+0x74a>
  return __builtin_clz(value);
 80057ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057b0:	fab3 f383 	clz	r3, r3
 80057b4:	b2db      	uxtb	r3, r3
 80057b6:	3301      	adds	r3, #1
 80057b8:	f003 021f 	and.w	r2, r3, #31
 80057bc:	4613      	mov	r3, r2
 80057be:	005b      	lsls	r3, r3, #1
 80057c0:	4413      	add	r3, r2
 80057c2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80057c4:	430b      	orrs	r3, r1
 80057c6:	e07e      	b.n	80058c6 <HAL_ADC_ConfigChannel+0x85a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d107      	bne.n	80057e4 <HAL_ADC_ConfigChannel+0x778>
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	0e9b      	lsrs	r3, r3, #26
 80057da:	3301      	adds	r3, #1
 80057dc:	069b      	lsls	r3, r3, #26
 80057de:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80057e2:	e015      	b.n	8005810 <HAL_ADC_ConfigChannel+0x7a4>
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057ec:	fa93 f3a3 	rbit	r3, r3
 80057f0:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80057f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80057f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d101      	bne.n	8005800 <HAL_ADC_ConfigChannel+0x794>
    return 32U;
 80057fc:	2320      	movs	r3, #32
 80057fe:	e003      	b.n	8005808 <HAL_ADC_ConfigChannel+0x79c>
  return __builtin_clz(value);
 8005800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005802:	fab3 f383 	clz	r3, r3
 8005806:	b2db      	uxtb	r3, r3
 8005808:	3301      	adds	r3, #1
 800580a:	069b      	lsls	r3, r3, #26
 800580c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005818:	2b00      	cmp	r3, #0
 800581a:	d109      	bne.n	8005830 <HAL_ADC_ConfigChannel+0x7c4>
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	0e9b      	lsrs	r3, r3, #26
 8005822:	3301      	adds	r3, #1
 8005824:	f003 031f 	and.w	r3, r3, #31
 8005828:	2101      	movs	r1, #1
 800582a:	fa01 f303 	lsl.w	r3, r1, r3
 800582e:	e017      	b.n	8005860 <HAL_ADC_ConfigChannel+0x7f4>
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005836:	69fb      	ldr	r3, [r7, #28]
 8005838:	fa93 f3a3 	rbit	r3, r3
 800583c:	61bb      	str	r3, [r7, #24]
  return result;
 800583e:	69bb      	ldr	r3, [r7, #24]
 8005840:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8005842:	6a3b      	ldr	r3, [r7, #32]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d101      	bne.n	800584c <HAL_ADC_ConfigChannel+0x7e0>
    return 32U;
 8005848:	2320      	movs	r3, #32
 800584a:	e003      	b.n	8005854 <HAL_ADC_ConfigChannel+0x7e8>
  return __builtin_clz(value);
 800584c:	6a3b      	ldr	r3, [r7, #32]
 800584e:	fab3 f383 	clz	r3, r3
 8005852:	b2db      	uxtb	r3, r3
 8005854:	3301      	adds	r3, #1
 8005856:	f003 031f 	and.w	r3, r3, #31
 800585a:	2101      	movs	r1, #1
 800585c:	fa01 f303 	lsl.w	r3, r1, r3
 8005860:	ea42 0103 	orr.w	r1, r2, r3
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800586c:	2b00      	cmp	r3, #0
 800586e:	d10d      	bne.n	800588c <HAL_ADC_ConfigChannel+0x820>
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	0e9b      	lsrs	r3, r3, #26
 8005876:	3301      	adds	r3, #1
 8005878:	f003 021f 	and.w	r2, r3, #31
 800587c:	4613      	mov	r3, r2
 800587e:	005b      	lsls	r3, r3, #1
 8005880:	4413      	add	r3, r2
 8005882:	3b1e      	subs	r3, #30
 8005884:	051b      	lsls	r3, r3, #20
 8005886:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800588a:	e01b      	b.n	80058c4 <HAL_ADC_ConfigChannel+0x858>
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	fa93 f3a3 	rbit	r3, r3
 8005898:	60fb      	str	r3, [r7, #12]
  return result;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d101      	bne.n	80058a8 <HAL_ADC_ConfigChannel+0x83c>
    return 32U;
 80058a4:	2320      	movs	r3, #32
 80058a6:	e003      	b.n	80058b0 <HAL_ADC_ConfigChannel+0x844>
  return __builtin_clz(value);
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	fab3 f383 	clz	r3, r3
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	3301      	adds	r3, #1
 80058b2:	f003 021f 	and.w	r2, r3, #31
 80058b6:	4613      	mov	r3, r2
 80058b8:	005b      	lsls	r3, r3, #1
 80058ba:	4413      	add	r3, r2
 80058bc:	3b1e      	subs	r3, #30
 80058be:	051b      	lsls	r3, r3, #20
 80058c0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80058c4:	430b      	orrs	r3, r1
 80058c6:	683a      	ldr	r2, [r7, #0]
 80058c8:	6892      	ldr	r2, [r2, #8]
 80058ca:	4619      	mov	r1, r3
 80058cc:	f7fe fe3f 	bl	800454e <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	f280 80d7 	bge.w	8005a88 <HAL_ADC_ConfigChannel+0xa1c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a06      	ldr	r2, [pc, #24]	; (80058f8 <HAL_ADC_ConfigChannel+0x88c>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d004      	beq.n	80058ee <HAL_ADC_ConfigChannel+0x882>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a04      	ldr	r2, [pc, #16]	; (80058fc <HAL_ADC_ConfigChannel+0x890>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d10a      	bne.n	8005904 <HAL_ADC_ConfigChannel+0x898>
 80058ee:	4b04      	ldr	r3, [pc, #16]	; (8005900 <HAL_ADC_ConfigChannel+0x894>)
 80058f0:	e009      	b.n	8005906 <HAL_ADC_ConfigChannel+0x89a>
 80058f2:	bf00      	nop
 80058f4:	47ff0000 	.word	0x47ff0000
 80058f8:	40022000 	.word	0x40022000
 80058fc:	40022100 	.word	0x40022100
 8005900:	40022300 	.word	0x40022300
 8005904:	4b65      	ldr	r3, [pc, #404]	; (8005a9c <HAL_ADC_ConfigChannel+0xa30>)
 8005906:	4618      	mov	r0, r3
 8005908:	f7fe fce2 	bl	80042d0 <LL_ADC_GetCommonPathInternalCh>
 800590c:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a62      	ldr	r2, [pc, #392]	; (8005aa0 <HAL_ADC_ConfigChannel+0xa34>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d004      	beq.n	8005924 <HAL_ADC_ConfigChannel+0x8b8>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a61      	ldr	r2, [pc, #388]	; (8005aa4 <HAL_ADC_ConfigChannel+0xa38>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d10e      	bne.n	8005942 <HAL_ADC_ConfigChannel+0x8d6>
 8005924:	485e      	ldr	r0, [pc, #376]	; (8005aa0 <HAL_ADC_ConfigChannel+0xa34>)
 8005926:	f7fe ff0f 	bl	8004748 <LL_ADC_IsEnabled>
 800592a:	4604      	mov	r4, r0
 800592c:	485d      	ldr	r0, [pc, #372]	; (8005aa4 <HAL_ADC_ConfigChannel+0xa38>)
 800592e:	f7fe ff0b 	bl	8004748 <LL_ADC_IsEnabled>
 8005932:	4603      	mov	r3, r0
 8005934:	4323      	orrs	r3, r4
 8005936:	2b00      	cmp	r3, #0
 8005938:	bf0c      	ite	eq
 800593a:	2301      	moveq	r3, #1
 800593c:	2300      	movne	r3, #0
 800593e:	b2db      	uxtb	r3, r3
 8005940:	e008      	b.n	8005954 <HAL_ADC_ConfigChannel+0x8e8>
 8005942:	4859      	ldr	r0, [pc, #356]	; (8005aa8 <HAL_ADC_ConfigChannel+0xa3c>)
 8005944:	f7fe ff00 	bl	8004748 <LL_ADC_IsEnabled>
 8005948:	4603      	mov	r3, r0
 800594a:	2b00      	cmp	r3, #0
 800594c:	bf0c      	ite	eq
 800594e:	2301      	moveq	r3, #1
 8005950:	2300      	movne	r3, #0
 8005952:	b2db      	uxtb	r3, r3
 8005954:	2b00      	cmp	r3, #0
 8005956:	f000 8084 	beq.w	8005a62 <HAL_ADC_ConfigChannel+0x9f6>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4a53      	ldr	r2, [pc, #332]	; (8005aac <HAL_ADC_ConfigChannel+0xa40>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d132      	bne.n	80059ca <HAL_ADC_ConfigChannel+0x95e>
 8005964:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005968:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800596c:	2b00      	cmp	r3, #0
 800596e:	d12c      	bne.n	80059ca <HAL_ADC_ConfigChannel+0x95e>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a4c      	ldr	r2, [pc, #304]	; (8005aa8 <HAL_ADC_ConfigChannel+0xa3c>)
 8005976:	4293      	cmp	r3, r2
 8005978:	f040 8086 	bne.w	8005a88 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a47      	ldr	r2, [pc, #284]	; (8005aa0 <HAL_ADC_ConfigChannel+0xa34>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d004      	beq.n	8005990 <HAL_ADC_ConfigChannel+0x924>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a46      	ldr	r2, [pc, #280]	; (8005aa4 <HAL_ADC_ConfigChannel+0xa38>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d101      	bne.n	8005994 <HAL_ADC_ConfigChannel+0x928>
 8005990:	4a47      	ldr	r2, [pc, #284]	; (8005ab0 <HAL_ADC_ConfigChannel+0xa44>)
 8005992:	e000      	b.n	8005996 <HAL_ADC_ConfigChannel+0x92a>
 8005994:	4a41      	ldr	r2, [pc, #260]	; (8005a9c <HAL_ADC_ConfigChannel+0xa30>)
 8005996:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800599a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800599e:	4619      	mov	r1, r3
 80059a0:	4610      	mov	r0, r2
 80059a2:	f7fe fc82 	bl	80042aa <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80059a6:	4b43      	ldr	r3, [pc, #268]	; (8005ab4 <HAL_ADC_ConfigChannel+0xa48>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	099b      	lsrs	r3, r3, #6
 80059ac:	4a42      	ldr	r2, [pc, #264]	; (8005ab8 <HAL_ADC_ConfigChannel+0xa4c>)
 80059ae:	fba2 2303 	umull	r2, r3, r2, r3
 80059b2:	099b      	lsrs	r3, r3, #6
 80059b4:	3301      	adds	r3, #1
 80059b6:	005b      	lsls	r3, r3, #1
 80059b8:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80059ba:	e002      	b.n	80059c2 <HAL_ADC_ConfigChannel+0x956>
              {
                wait_loop_index--;
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	3b01      	subs	r3, #1
 80059c0:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d1f9      	bne.n	80059bc <HAL_ADC_ConfigChannel+0x950>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80059c8:	e05e      	b.n	8005a88 <HAL_ADC_ConfigChannel+0xa1c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a3b      	ldr	r2, [pc, #236]	; (8005abc <HAL_ADC_ConfigChannel+0xa50>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d120      	bne.n	8005a16 <HAL_ADC_ConfigChannel+0x9aa>
 80059d4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80059d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d11a      	bne.n	8005a16 <HAL_ADC_ConfigChannel+0x9aa>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a30      	ldr	r2, [pc, #192]	; (8005aa8 <HAL_ADC_ConfigChannel+0xa3c>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d14e      	bne.n	8005a88 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a2c      	ldr	r2, [pc, #176]	; (8005aa0 <HAL_ADC_ConfigChannel+0xa34>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d004      	beq.n	80059fe <HAL_ADC_ConfigChannel+0x992>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a2a      	ldr	r2, [pc, #168]	; (8005aa4 <HAL_ADC_ConfigChannel+0xa38>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d101      	bne.n	8005a02 <HAL_ADC_ConfigChannel+0x996>
 80059fe:	4a2c      	ldr	r2, [pc, #176]	; (8005ab0 <HAL_ADC_ConfigChannel+0xa44>)
 8005a00:	e000      	b.n	8005a04 <HAL_ADC_ConfigChannel+0x998>
 8005a02:	4a26      	ldr	r2, [pc, #152]	; (8005a9c <HAL_ADC_ConfigChannel+0xa30>)
 8005a04:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005a08:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	4610      	mov	r0, r2
 8005a10:	f7fe fc4b 	bl	80042aa <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005a14:	e038      	b.n	8005a88 <HAL_ADC_ConfigChannel+0xa1c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a29      	ldr	r2, [pc, #164]	; (8005ac0 <HAL_ADC_ConfigChannel+0xa54>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d133      	bne.n	8005a88 <HAL_ADC_ConfigChannel+0xa1c>
 8005a20:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005a24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d12d      	bne.n	8005a88 <HAL_ADC_ConfigChannel+0xa1c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a1d      	ldr	r2, [pc, #116]	; (8005aa8 <HAL_ADC_ConfigChannel+0xa3c>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d128      	bne.n	8005a88 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a19      	ldr	r2, [pc, #100]	; (8005aa0 <HAL_ADC_ConfigChannel+0xa34>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d004      	beq.n	8005a4a <HAL_ADC_ConfigChannel+0x9de>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a17      	ldr	r2, [pc, #92]	; (8005aa4 <HAL_ADC_ConfigChannel+0xa38>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d101      	bne.n	8005a4e <HAL_ADC_ConfigChannel+0x9e2>
 8005a4a:	4a19      	ldr	r2, [pc, #100]	; (8005ab0 <HAL_ADC_ConfigChannel+0xa44>)
 8005a4c:	e000      	b.n	8005a50 <HAL_ADC_ConfigChannel+0x9e4>
 8005a4e:	4a13      	ldr	r2, [pc, #76]	; (8005a9c <HAL_ADC_ConfigChannel+0xa30>)
 8005a50:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005a54:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005a58:	4619      	mov	r1, r3
 8005a5a:	4610      	mov	r0, r2
 8005a5c:	f7fe fc25 	bl	80042aa <LL_ADC_SetCommonPathInternalCh>
 8005a60:	e012      	b.n	8005a88 <HAL_ADC_ConfigChannel+0xa1c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a66:	f043 0220 	orr.w	r2, r3, #32
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	661a      	str	r2, [r3, #96]	; 0x60

          tmp_hal_status = HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 8005a74:	e008      	b.n	8005a88 <HAL_ADC_ConfigChannel+0xa1c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a7a:	f043 0220 	orr.w	r2, r3, #32
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 8005a90:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	37e4      	adds	r7, #228	; 0xe4
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd90      	pop	{r4, r7, pc}
 8005a9c:	58026300 	.word	0x58026300
 8005aa0:	40022000 	.word	0x40022000
 8005aa4:	40022100 	.word	0x40022100
 8005aa8:	58026000 	.word	0x58026000
 8005aac:	c7520000 	.word	0xc7520000
 8005ab0:	40022300 	.word	0x40022300
 8005ab4:	24000100 	.word	0x24000100
 8005ab8:	053e2d63 	.word	0x053e2d63
 8005abc:	c3210000 	.word	0xc3210000
 8005ac0:	cb840000 	.word	0xcb840000

08005ac4 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b088      	sub	sp, #32
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
 8005acc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4618      	mov	r0, r3
 8005adc:	f7fe fe82 	bl	80047e4 <LL_ADC_REG_IsConversionOngoing>
 8005ae0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f7fe fea4 	bl	8004834 <LL_ADC_INJ_IsConversionOngoing>
 8005aec:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d103      	bne.n	8005afc <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	f000 8098 	beq.w	8005c2c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d02a      	beq.n	8005b60 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	7e5b      	ldrb	r3, [r3, #25]
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d126      	bne.n	8005b60 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	7e1b      	ldrb	r3, [r3, #24]
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d122      	bne.n	8005b60 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005b1e:	e014      	b.n	8005b4a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005b20:	69fb      	ldr	r3, [r7, #28]
 8005b22:	4a45      	ldr	r2, [pc, #276]	; (8005c38 <ADC_ConversionStop+0x174>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d90d      	bls.n	8005b44 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b2c:	f043 0210 	orr.w	r2, r3, #16
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	661a      	str	r2, [r3, #96]	; 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b38:	f043 0201 	orr.w	r2, r3, #1
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	665a      	str	r2, [r3, #100]	; 0x64

          return HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	e074      	b.n	8005c2e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8005b44:	69fb      	ldr	r3, [r7, #28]
 8005b46:	3301      	adds	r3, #1
 8005b48:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b54:	2b40      	cmp	r3, #64	; 0x40
 8005b56:	d1e3      	bne.n	8005b20 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	2240      	movs	r2, #64	; 0x40
 8005b5e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8005b60:	69bb      	ldr	r3, [r7, #24]
 8005b62:	2b02      	cmp	r3, #2
 8005b64:	d014      	beq.n	8005b90 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	f7fe fe3a 	bl	80047e4 <LL_ADC_REG_IsConversionOngoing>
 8005b70:	4603      	mov	r3, r0
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d00c      	beq.n	8005b90 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7fe fdf7 	bl	800476e <LL_ADC_IsDisableOngoing>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d104      	bne.n	8005b90 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f7fe fe16 	bl	80047bc <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8005b90:	69bb      	ldr	r3, [r7, #24]
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	d014      	beq.n	8005bc0 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f7fe fe4a 	bl	8004834 <LL_ADC_INJ_IsConversionOngoing>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d00c      	beq.n	8005bc0 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4618      	mov	r0, r3
 8005bac:	f7fe fddf 	bl	800476e <LL_ADC_IsDisableOngoing>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d104      	bne.n	8005bc0 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f7fe fe26 	bl	800480c <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8005bc0:	69bb      	ldr	r3, [r7, #24]
 8005bc2:	2b02      	cmp	r3, #2
 8005bc4:	d005      	beq.n	8005bd2 <ADC_ConversionStop+0x10e>
 8005bc6:	69bb      	ldr	r3, [r7, #24]
 8005bc8:	2b03      	cmp	r3, #3
 8005bca:	d105      	bne.n	8005bd8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005bcc:	230c      	movs	r3, #12
 8005bce:	617b      	str	r3, [r7, #20]
        break;
 8005bd0:	e005      	b.n	8005bde <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8005bd2:	2308      	movs	r3, #8
 8005bd4:	617b      	str	r3, [r7, #20]
        break;
 8005bd6:	e002      	b.n	8005bde <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005bd8:	2304      	movs	r3, #4
 8005bda:	617b      	str	r3, [r7, #20]
        break;
 8005bdc:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8005bde:	f7fe fb0b 	bl	80041f8 <HAL_GetTick>
 8005be2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005be4:	e01b      	b.n	8005c1e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005be6:	f7fe fb07 	bl	80041f8 <HAL_GetTick>
 8005bea:	4602      	mov	r2, r0
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	1ad3      	subs	r3, r2, r3
 8005bf0:	2b05      	cmp	r3, #5
 8005bf2:	d914      	bls.n	8005c1e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	689a      	ldr	r2, [r3, #8]
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d00d      	beq.n	8005c1e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c06:	f043 0210 	orr.w	r2, r3, #16
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	661a      	str	r2, [r3, #96]	; 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c12:	f043 0201 	orr.w	r2, r3, #1
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	665a      	str	r2, [r3, #100]	; 0x64

          return HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e007      	b.n	8005c2e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	689a      	ldr	r2, [r3, #8]
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	4013      	ands	r3, r2
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d1dc      	bne.n	8005be6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8005c2c:	2300      	movs	r3, #0
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3720      	adds	r7, #32
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	000cdbff 	.word	0x000cdbff

08005c3c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f7fe fd7d 	bl	8004748 <LL_ADC_IsEnabled>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d16e      	bne.n	8005d32 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	689a      	ldr	r2, [r3, #8]
 8005c5a:	4b38      	ldr	r3, [pc, #224]	; (8005d3c <ADC_Enable+0x100>)
 8005c5c:	4013      	ands	r3, r2
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d00d      	beq.n	8005c7e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c66:	f043 0210 	orr.w	r2, r3, #16
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	661a      	str	r2, [r3, #96]	; 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c72:	f043 0201 	orr.w	r2, r3, #1
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	665a      	str	r2, [r3, #100]	; 0x64

      return HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e05a      	b.n	8005d34 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4618      	mov	r0, r3
 8005c84:	f7fe fd38 	bl	80046f8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005c88:	f7fe fab6 	bl	80041f8 <HAL_GetTick>
 8005c8c:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a2b      	ldr	r2, [pc, #172]	; (8005d40 <ADC_Enable+0x104>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d004      	beq.n	8005ca2 <ADC_Enable+0x66>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a29      	ldr	r2, [pc, #164]	; (8005d44 <ADC_Enable+0x108>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d101      	bne.n	8005ca6 <ADC_Enable+0x6a>
 8005ca2:	4b29      	ldr	r3, [pc, #164]	; (8005d48 <ADC_Enable+0x10c>)
 8005ca4:	e000      	b.n	8005ca8 <ADC_Enable+0x6c>
 8005ca6:	4b29      	ldr	r3, [pc, #164]	; (8005d4c <ADC_Enable+0x110>)
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f7fe fcbb 	bl	8004624 <LL_ADC_GetMultimode>
 8005cae:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a23      	ldr	r2, [pc, #140]	; (8005d44 <ADC_Enable+0x108>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d002      	beq.n	8005cc0 <ADC_Enable+0x84>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	e000      	b.n	8005cc2 <ADC_Enable+0x86>
 8005cc0:	4b1f      	ldr	r3, [pc, #124]	; (8005d40 <ADC_Enable+0x104>)
 8005cc2:	687a      	ldr	r2, [r7, #4]
 8005cc4:	6812      	ldr	r2, [r2, #0]
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d02c      	beq.n	8005d24 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d130      	bne.n	8005d32 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005cd0:	e028      	b.n	8005d24 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f7fe fd36 	bl	8004748 <LL_ADC_IsEnabled>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d104      	bne.n	8005cec <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f7fe fd06 	bl	80046f8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005cec:	f7fe fa84 	bl	80041f8 <HAL_GetTick>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	1ad3      	subs	r3, r2, r3
 8005cf6:	2b02      	cmp	r3, #2
 8005cf8:	d914      	bls.n	8005d24 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 0301 	and.w	r3, r3, #1
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d00d      	beq.n	8005d24 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d0c:	f043 0210 	orr.w	r2, r3, #16
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	661a      	str	r2, [r3, #96]	; 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005d18:	f043 0201 	orr.w	r2, r3, #1
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	665a      	str	r2, [r3, #100]	; 0x64

            return HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	e007      	b.n	8005d34 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f003 0301 	and.w	r3, r3, #1
 8005d2e:	2b01      	cmp	r3, #1
 8005d30:	d1cf      	bne.n	8005cd2 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005d32:	2300      	movs	r3, #0
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3710      	adds	r7, #16
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}
 8005d3c:	8000003f 	.word	0x8000003f
 8005d40:	40022000 	.word	0x40022000
 8005d44:	40022100 	.word	0x40022100
 8005d48:	40022300 	.word	0x40022300
 8005d4c:	58026300 	.word	0x58026300

08005d50 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b084      	sub	sp, #16
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f7fe fd06 	bl	800476e <LL_ADC_IsDisableOngoing>
 8005d62:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f7fe fced 	bl	8004748 <LL_ADC_IsEnabled>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d047      	beq.n	8005e04 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d144      	bne.n	8005e04 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	f003 030d 	and.w	r3, r3, #13
 8005d84:	2b01      	cmp	r3, #1
 8005d86:	d10c      	bne.n	8005da2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	f7fe fcc7 	bl	8004720 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	2203      	movs	r2, #3
 8005d98:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005d9a:	f7fe fa2d 	bl	80041f8 <HAL_GetTick>
 8005d9e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005da0:	e029      	b.n	8005df6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005da6:	f043 0210 	orr.w	r2, r3, #16
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	661a      	str	r2, [r3, #96]	; 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005db2:	f043 0201 	orr.w	r2, r3, #1
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	665a      	str	r2, [r3, #100]	; 0x64
      return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e023      	b.n	8005e06 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005dbe:	f7fe fa1b 	bl	80041f8 <HAL_GetTick>
 8005dc2:	4602      	mov	r2, r0
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	1ad3      	subs	r3, r2, r3
 8005dc8:	2b02      	cmp	r3, #2
 8005dca:	d914      	bls.n	8005df6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	f003 0301 	and.w	r3, r3, #1
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d00d      	beq.n	8005df6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dde:	f043 0210 	orr.w	r2, r3, #16
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	661a      	str	r2, [r3, #96]	; 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005dea:	f043 0201 	orr.w	r2, r3, #1
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	665a      	str	r2, [r3, #100]	; 0x64

          return HAL_ERROR;
 8005df2:	2301      	movs	r3, #1
 8005df4:	e007      	b.n	8005e06 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	f003 0301 	and.w	r3, r3, #1
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d1dc      	bne.n	8005dbe <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3710      	adds	r7, #16
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
	...

08005e10 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b084      	sub	sp, #16
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a6c      	ldr	r2, [pc, #432]	; (8005fd0 <ADC_ConfigureBoostMode+0x1c0>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d004      	beq.n	8005e2c <ADC_ConfigureBoostMode+0x1c>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a6b      	ldr	r2, [pc, #428]	; (8005fd4 <ADC_ConfigureBoostMode+0x1c4>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d109      	bne.n	8005e40 <ADC_ConfigureBoostMode+0x30>
 8005e2c:	4b6a      	ldr	r3, [pc, #424]	; (8005fd8 <ADC_ConfigureBoostMode+0x1c8>)
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	bf14      	ite	ne
 8005e38:	2301      	movne	r3, #1
 8005e3a:	2300      	moveq	r3, #0
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	e008      	b.n	8005e52 <ADC_ConfigureBoostMode+0x42>
 8005e40:	4b66      	ldr	r3, [pc, #408]	; (8005fdc <ADC_ConfigureBoostMode+0x1cc>)
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	bf14      	ite	ne
 8005e4c:	2301      	movne	r3, #1
 8005e4e:	2300      	moveq	r3, #0
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d01c      	beq.n	8005e90 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8005e56:	f005 fcab 	bl	800b7b0 <HAL_RCC_GetHCLKFreq>
 8005e5a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005e64:	d010      	beq.n	8005e88 <ADC_ConfigureBoostMode+0x78>
 8005e66:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005e6a:	d873      	bhi.n	8005f54 <ADC_ConfigureBoostMode+0x144>
 8005e6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e70:	d002      	beq.n	8005e78 <ADC_ConfigureBoostMode+0x68>
 8005e72:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005e76:	d16d      	bne.n	8005f54 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	0c1b      	lsrs	r3, r3, #16
 8005e7e:	68fa      	ldr	r2, [r7, #12]
 8005e80:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e84:	60fb      	str	r3, [r7, #12]
        break;
 8005e86:	e068      	b.n	8005f5a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	089b      	lsrs	r3, r3, #2
 8005e8c:	60fb      	str	r3, [r7, #12]
        break;
 8005e8e:	e064      	b.n	8005f5a <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8005e90:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005e94:	f04f 0100 	mov.w	r1, #0
 8005e98:	f006 fe86 	bl	800cba8 <HAL_RCCEx_GetPeriphCLKFreq>
 8005e9c:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8005ea6:	d051      	beq.n	8005f4c <ADC_ConfigureBoostMode+0x13c>
 8005ea8:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8005eac:	d854      	bhi.n	8005f58 <ADC_ConfigureBoostMode+0x148>
 8005eae:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8005eb2:	d047      	beq.n	8005f44 <ADC_ConfigureBoostMode+0x134>
 8005eb4:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8005eb8:	d84e      	bhi.n	8005f58 <ADC_ConfigureBoostMode+0x148>
 8005eba:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8005ebe:	d03d      	beq.n	8005f3c <ADC_ConfigureBoostMode+0x12c>
 8005ec0:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8005ec4:	d848      	bhi.n	8005f58 <ADC_ConfigureBoostMode+0x148>
 8005ec6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005eca:	d033      	beq.n	8005f34 <ADC_ConfigureBoostMode+0x124>
 8005ecc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005ed0:	d842      	bhi.n	8005f58 <ADC_ConfigureBoostMode+0x148>
 8005ed2:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8005ed6:	d029      	beq.n	8005f2c <ADC_ConfigureBoostMode+0x11c>
 8005ed8:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8005edc:	d83c      	bhi.n	8005f58 <ADC_ConfigureBoostMode+0x148>
 8005ede:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005ee2:	d01a      	beq.n	8005f1a <ADC_ConfigureBoostMode+0x10a>
 8005ee4:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005ee8:	d836      	bhi.n	8005f58 <ADC_ConfigureBoostMode+0x148>
 8005eea:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8005eee:	d014      	beq.n	8005f1a <ADC_ConfigureBoostMode+0x10a>
 8005ef0:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8005ef4:	d830      	bhi.n	8005f58 <ADC_ConfigureBoostMode+0x148>
 8005ef6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005efa:	d00e      	beq.n	8005f1a <ADC_ConfigureBoostMode+0x10a>
 8005efc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005f00:	d82a      	bhi.n	8005f58 <ADC_ConfigureBoostMode+0x148>
 8005f02:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005f06:	d008      	beq.n	8005f1a <ADC_ConfigureBoostMode+0x10a>
 8005f08:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005f0c:	d824      	bhi.n	8005f58 <ADC_ConfigureBoostMode+0x148>
 8005f0e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005f12:	d002      	beq.n	8005f1a <ADC_ConfigureBoostMode+0x10a>
 8005f14:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005f18:	d11e      	bne.n	8005f58 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	0c9b      	lsrs	r3, r3, #18
 8005f20:	005b      	lsls	r3, r3, #1
 8005f22:	68fa      	ldr	r2, [r7, #12]
 8005f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f28:	60fb      	str	r3, [r7, #12]
        break;
 8005f2a:	e016      	b.n	8005f5a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	091b      	lsrs	r3, r3, #4
 8005f30:	60fb      	str	r3, [r7, #12]
        break;
 8005f32:	e012      	b.n	8005f5a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	095b      	lsrs	r3, r3, #5
 8005f38:	60fb      	str	r3, [r7, #12]
        break;
 8005f3a:	e00e      	b.n	8005f5a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	099b      	lsrs	r3, r3, #6
 8005f40:	60fb      	str	r3, [r7, #12]
        break;
 8005f42:	e00a      	b.n	8005f5a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	09db      	lsrs	r3, r3, #7
 8005f48:	60fb      	str	r3, [r7, #12]
        break;
 8005f4a:	e006      	b.n	8005f5a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	0a1b      	lsrs	r3, r3, #8
 8005f50:	60fb      	str	r3, [r7, #12]
        break;
 8005f52:	e002      	b.n	8005f5a <ADC_ConfigureBoostMode+0x14a>
        break;
 8005f54:	bf00      	nop
 8005f56:	e000      	b.n	8005f5a <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8005f58:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	085b      	lsrs	r3, r3, #1
 8005f5e:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	4a1f      	ldr	r2, [pc, #124]	; (8005fe0 <ADC_ConfigureBoostMode+0x1d0>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d808      	bhi.n	8005f7a <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	689a      	ldr	r2, [r3, #8]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005f76:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8005f78:	e025      	b.n	8005fc6 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	4a19      	ldr	r2, [pc, #100]	; (8005fe4 <ADC_ConfigureBoostMode+0x1d4>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d80a      	bhi.n	8005f98 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f94:	609a      	str	r2, [r3, #8]
}
 8005f96:	e016      	b.n	8005fc6 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	4a13      	ldr	r2, [pc, #76]	; (8005fe8 <ADC_ConfigureBoostMode+0x1d8>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d80a      	bhi.n	8005fb6 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	689b      	ldr	r3, [r3, #8]
 8005fa6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fb2:	609a      	str	r2, [r3, #8]
}
 8005fb4:	e007      	b.n	8005fc6 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	689a      	ldr	r2, [r3, #8]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8005fc4:	609a      	str	r2, [r3, #8]
}
 8005fc6:	bf00      	nop
 8005fc8:	3710      	adds	r7, #16
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
 8005fce:	bf00      	nop
 8005fd0:	40022000 	.word	0x40022000
 8005fd4:	40022100 	.word	0x40022100
 8005fd8:	40022300 	.word	0x40022300
 8005fdc:	58026300 	.word	0x58026300
 8005fe0:	005f5e10 	.word	0x005f5e10
 8005fe4:	00bebc20 	.word	0x00bebc20
 8005fe8:	017d7840 	.word	0x017d7840

08005fec <LL_ADC_IsEnabled>:
{
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	f003 0301 	and.w	r3, r3, #1
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d101      	bne.n	8006004 <LL_ADC_IsEnabled+0x18>
 8006000:	2301      	movs	r3, #1
 8006002:	e000      	b.n	8006006 <LL_ADC_IsEnabled+0x1a>
 8006004:	2300      	movs	r3, #0
}
 8006006:	4618      	mov	r0, r3
 8006008:	370c      	adds	r7, #12
 800600a:	46bd      	mov	sp, r7
 800600c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006010:	4770      	bx	lr

08006012 <LL_ADC_REG_IsConversionOngoing>:
{
 8006012:	b480      	push	{r7}
 8006014:	b083      	sub	sp, #12
 8006016:	af00      	add	r7, sp, #0
 8006018:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	f003 0304 	and.w	r3, r3, #4
 8006022:	2b04      	cmp	r3, #4
 8006024:	d101      	bne.n	800602a <LL_ADC_REG_IsConversionOngoing+0x18>
 8006026:	2301      	movs	r3, #1
 8006028:	e000      	b.n	800602c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800602a:	2300      	movs	r3, #0
}
 800602c:	4618      	mov	r0, r3
 800602e:	370c      	adds	r7, #12
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr

08006038 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006038:	b590      	push	{r4, r7, lr}
 800603a:	b0a3      	sub	sp, #140	; 0x8c
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
 8006040:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006042:	2300      	movs	r3, #0
 8006044:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800604e:	2b01      	cmp	r3, #1
 8006050:	d101      	bne.n	8006056 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006052:	2302      	movs	r3, #2
 8006054:	e0c1      	b.n	80061da <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2201      	movs	r2, #1
 800605a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800605e:	2300      	movs	r3, #0
 8006060:	66fb      	str	r3, [r7, #108]	; 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8006062:	2300      	movs	r3, #0
 8006064:	673b      	str	r3, [r7, #112]	; 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a5e      	ldr	r2, [pc, #376]	; (80061e4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d102      	bne.n	8006076 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006070:	4b5d      	ldr	r3, [pc, #372]	; (80061e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8006072:	60fb      	str	r3, [r7, #12]
 8006074:	e001      	b.n	800607a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8006076:	2300      	movs	r3, #0
 8006078:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d10b      	bne.n	8006098 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006084:	f043 0220 	orr.w	r2, r3, #32
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2200      	movs	r2, #0
 8006090:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    return HAL_ERROR;
 8006094:	2301      	movs	r3, #1
 8006096:	e0a0      	b.n	80061da <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	4618      	mov	r0, r3
 800609c:	f7ff ffb9 	bl	8006012 <LL_ADC_REG_IsConversionOngoing>
 80060a0:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4618      	mov	r0, r3
 80060aa:	f7ff ffb2 	bl	8006012 <LL_ADC_REG_IsConversionOngoing>
 80060ae:	4603      	mov	r3, r0
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	f040 8081 	bne.w	80061b8 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80060b6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d17c      	bne.n	80061b8 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a48      	ldr	r2, [pc, #288]	; (80061e4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d004      	beq.n	80060d2 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a46      	ldr	r2, [pc, #280]	; (80061e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d101      	bne.n	80060d6 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 80060d2:	4b46      	ldr	r3, [pc, #280]	; (80061ec <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80060d4:	e000      	b.n	80060d8 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 80060d6:	4b46      	ldr	r3, [pc, #280]	; (80061f0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80060d8:	67fb      	str	r3, [r7, #124]	; 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d039      	beq.n	8006156 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80060e2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	431a      	orrs	r2, r3
 80060f0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80060f2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a3a      	ldr	r2, [pc, #232]	; (80061e4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d004      	beq.n	8006108 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a39      	ldr	r2, [pc, #228]	; (80061e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d10e      	bne.n	8006126 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8006108:	4836      	ldr	r0, [pc, #216]	; (80061e4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800610a:	f7ff ff6f 	bl	8005fec <LL_ADC_IsEnabled>
 800610e:	4604      	mov	r4, r0
 8006110:	4835      	ldr	r0, [pc, #212]	; (80061e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8006112:	f7ff ff6b 	bl	8005fec <LL_ADC_IsEnabled>
 8006116:	4603      	mov	r3, r0
 8006118:	4323      	orrs	r3, r4
 800611a:	2b00      	cmp	r3, #0
 800611c:	bf0c      	ite	eq
 800611e:	2301      	moveq	r3, #1
 8006120:	2300      	movne	r3, #0
 8006122:	b2db      	uxtb	r3, r3
 8006124:	e008      	b.n	8006138 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8006126:	4833      	ldr	r0, [pc, #204]	; (80061f4 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8006128:	f7ff ff60 	bl	8005fec <LL_ADC_IsEnabled>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	bf0c      	ite	eq
 8006132:	2301      	moveq	r3, #1
 8006134:	2300      	movne	r3, #0
 8006136:	b2db      	uxtb	r3, r3
 8006138:	2b00      	cmp	r3, #0
 800613a:	d047      	beq.n	80061cc <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800613c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800613e:	689a      	ldr	r2, [r3, #8]
 8006140:	4b2d      	ldr	r3, [pc, #180]	; (80061f8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8006142:	4013      	ands	r3, r2
 8006144:	683a      	ldr	r2, [r7, #0]
 8006146:	6811      	ldr	r1, [r2, #0]
 8006148:	683a      	ldr	r2, [r7, #0]
 800614a:	6892      	ldr	r2, [r2, #8]
 800614c:	430a      	orrs	r2, r1
 800614e:	431a      	orrs	r2, r3
 8006150:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006152:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006154:	e03a      	b.n	80061cc <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8006156:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800615e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006160:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a1f      	ldr	r2, [pc, #124]	; (80061e4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d004      	beq.n	8006176 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a1d      	ldr	r2, [pc, #116]	; (80061e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d10e      	bne.n	8006194 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8006176:	481b      	ldr	r0, [pc, #108]	; (80061e4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8006178:	f7ff ff38 	bl	8005fec <LL_ADC_IsEnabled>
 800617c:	4604      	mov	r4, r0
 800617e:	481a      	ldr	r0, [pc, #104]	; (80061e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8006180:	f7ff ff34 	bl	8005fec <LL_ADC_IsEnabled>
 8006184:	4603      	mov	r3, r0
 8006186:	4323      	orrs	r3, r4
 8006188:	2b00      	cmp	r3, #0
 800618a:	bf0c      	ite	eq
 800618c:	2301      	moveq	r3, #1
 800618e:	2300      	movne	r3, #0
 8006190:	b2db      	uxtb	r3, r3
 8006192:	e008      	b.n	80061a6 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8006194:	4817      	ldr	r0, [pc, #92]	; (80061f4 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8006196:	f7ff ff29 	bl	8005fec <LL_ADC_IsEnabled>
 800619a:	4603      	mov	r3, r0
 800619c:	2b00      	cmp	r3, #0
 800619e:	bf0c      	ite	eq
 80061a0:	2301      	moveq	r3, #1
 80061a2:	2300      	movne	r3, #0
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d010      	beq.n	80061cc <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80061aa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80061ac:	689a      	ldr	r2, [r3, #8]
 80061ae:	4b12      	ldr	r3, [pc, #72]	; (80061f8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80061b0:	4013      	ands	r3, r2
 80061b2:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80061b4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80061b6:	e009      	b.n	80061cc <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061bc:	f043 0220 	orr.w	r2, r3, #32
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80061c4:	2301      	movs	r3, #1
 80061c6:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 80061ca:	e000      	b.n	80061ce <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80061cc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2200      	movs	r2, #0
 80061d2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 80061d6:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 80061da:	4618      	mov	r0, r3
 80061dc:	378c      	adds	r7, #140	; 0x8c
 80061de:	46bd      	mov	sp, r7
 80061e0:	bd90      	pop	{r4, r7, pc}
 80061e2:	bf00      	nop
 80061e4:	40022000 	.word	0x40022000
 80061e8:	40022100 	.word	0x40022100
 80061ec:	40022300 	.word	0x40022300
 80061f0:	58026300 	.word	0x58026300
 80061f4:	58026000 	.word	0x58026000
 80061f8:	fffff0e0 	.word	0xfffff0e0

080061fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b085      	sub	sp, #20
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	f003 0307 	and.w	r3, r3, #7
 800620a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800620c:	4b0b      	ldr	r3, [pc, #44]	; (800623c <__NVIC_SetPriorityGrouping+0x40>)
 800620e:	68db      	ldr	r3, [r3, #12]
 8006210:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006212:	68ba      	ldr	r2, [r7, #8]
 8006214:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006218:	4013      	ands	r3, r2
 800621a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006224:	4b06      	ldr	r3, [pc, #24]	; (8006240 <__NVIC_SetPriorityGrouping+0x44>)
 8006226:	4313      	orrs	r3, r2
 8006228:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800622a:	4a04      	ldr	r2, [pc, #16]	; (800623c <__NVIC_SetPriorityGrouping+0x40>)
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	60d3      	str	r3, [r2, #12]
}
 8006230:	bf00      	nop
 8006232:	3714      	adds	r7, #20
 8006234:	46bd      	mov	sp, r7
 8006236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623a:	4770      	bx	lr
 800623c:	e000ed00 	.word	0xe000ed00
 8006240:	05fa0000 	.word	0x05fa0000

08006244 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006244:	b480      	push	{r7}
 8006246:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006248:	4b04      	ldr	r3, [pc, #16]	; (800625c <__NVIC_GetPriorityGrouping+0x18>)
 800624a:	68db      	ldr	r3, [r3, #12]
 800624c:	0a1b      	lsrs	r3, r3, #8
 800624e:	f003 0307 	and.w	r3, r3, #7
}
 8006252:	4618      	mov	r0, r3
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr
 800625c:	e000ed00 	.word	0xe000ed00

08006260 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006260:	b480      	push	{r7}
 8006262:	b083      	sub	sp, #12
 8006264:	af00      	add	r7, sp, #0
 8006266:	4603      	mov	r3, r0
 8006268:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800626a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800626e:	2b00      	cmp	r3, #0
 8006270:	db0b      	blt.n	800628a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006272:	88fb      	ldrh	r3, [r7, #6]
 8006274:	f003 021f 	and.w	r2, r3, #31
 8006278:	4907      	ldr	r1, [pc, #28]	; (8006298 <__NVIC_EnableIRQ+0x38>)
 800627a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800627e:	095b      	lsrs	r3, r3, #5
 8006280:	2001      	movs	r0, #1
 8006282:	fa00 f202 	lsl.w	r2, r0, r2
 8006286:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800628a:	bf00      	nop
 800628c:	370c      	adds	r7, #12
 800628e:	46bd      	mov	sp, r7
 8006290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006294:	4770      	bx	lr
 8006296:	bf00      	nop
 8006298:	e000e100 	.word	0xe000e100

0800629c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800629c:	b480      	push	{r7}
 800629e:	b083      	sub	sp, #12
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	4603      	mov	r3, r0
 80062a4:	6039      	str	r1, [r7, #0]
 80062a6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80062a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	db0a      	blt.n	80062c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	b2da      	uxtb	r2, r3
 80062b4:	490c      	ldr	r1, [pc, #48]	; (80062e8 <__NVIC_SetPriority+0x4c>)
 80062b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80062ba:	0112      	lsls	r2, r2, #4
 80062bc:	b2d2      	uxtb	r2, r2
 80062be:	440b      	add	r3, r1
 80062c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80062c4:	e00a      	b.n	80062dc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	b2da      	uxtb	r2, r3
 80062ca:	4908      	ldr	r1, [pc, #32]	; (80062ec <__NVIC_SetPriority+0x50>)
 80062cc:	88fb      	ldrh	r3, [r7, #6]
 80062ce:	f003 030f 	and.w	r3, r3, #15
 80062d2:	3b04      	subs	r3, #4
 80062d4:	0112      	lsls	r2, r2, #4
 80062d6:	b2d2      	uxtb	r2, r2
 80062d8:	440b      	add	r3, r1
 80062da:	761a      	strb	r2, [r3, #24]
}
 80062dc:	bf00      	nop
 80062de:	370c      	adds	r7, #12
 80062e0:	46bd      	mov	sp, r7
 80062e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e6:	4770      	bx	lr
 80062e8:	e000e100 	.word	0xe000e100
 80062ec:	e000ed00 	.word	0xe000ed00

080062f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b089      	sub	sp, #36	; 0x24
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	60f8      	str	r0, [r7, #12]
 80062f8:	60b9      	str	r1, [r7, #8]
 80062fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f003 0307 	and.w	r3, r3, #7
 8006302:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006304:	69fb      	ldr	r3, [r7, #28]
 8006306:	f1c3 0307 	rsb	r3, r3, #7
 800630a:	2b04      	cmp	r3, #4
 800630c:	bf28      	it	cs
 800630e:	2304      	movcs	r3, #4
 8006310:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006312:	69fb      	ldr	r3, [r7, #28]
 8006314:	3304      	adds	r3, #4
 8006316:	2b06      	cmp	r3, #6
 8006318:	d902      	bls.n	8006320 <NVIC_EncodePriority+0x30>
 800631a:	69fb      	ldr	r3, [r7, #28]
 800631c:	3b03      	subs	r3, #3
 800631e:	e000      	b.n	8006322 <NVIC_EncodePriority+0x32>
 8006320:	2300      	movs	r3, #0
 8006322:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006324:	f04f 32ff 	mov.w	r2, #4294967295
 8006328:	69bb      	ldr	r3, [r7, #24]
 800632a:	fa02 f303 	lsl.w	r3, r2, r3
 800632e:	43da      	mvns	r2, r3
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	401a      	ands	r2, r3
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006338:	f04f 31ff 	mov.w	r1, #4294967295
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	fa01 f303 	lsl.w	r3, r1, r3
 8006342:	43d9      	mvns	r1, r3
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006348:	4313      	orrs	r3, r2
         );
}
 800634a:	4618      	mov	r0, r3
 800634c:	3724      	adds	r7, #36	; 0x24
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr
	...

08006358 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b082      	sub	sp, #8
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	3b01      	subs	r3, #1
 8006364:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006368:	d301      	bcc.n	800636e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800636a:	2301      	movs	r3, #1
 800636c:	e00f      	b.n	800638e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800636e:	4a0a      	ldr	r2, [pc, #40]	; (8006398 <SysTick_Config+0x40>)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	3b01      	subs	r3, #1
 8006374:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006376:	210f      	movs	r1, #15
 8006378:	f04f 30ff 	mov.w	r0, #4294967295
 800637c:	f7ff ff8e 	bl	800629c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006380:	4b05      	ldr	r3, [pc, #20]	; (8006398 <SysTick_Config+0x40>)
 8006382:	2200      	movs	r2, #0
 8006384:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006386:	4b04      	ldr	r3, [pc, #16]	; (8006398 <SysTick_Config+0x40>)
 8006388:	2207      	movs	r2, #7
 800638a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800638c:	2300      	movs	r3, #0
}
 800638e:	4618      	mov	r0, r3
 8006390:	3708      	adds	r7, #8
 8006392:	46bd      	mov	sp, r7
 8006394:	bd80      	pop	{r7, pc}
 8006396:	bf00      	nop
 8006398:	e000e010 	.word	0xe000e010

0800639c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b082      	sub	sp, #8
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80063a4:	6878      	ldr	r0, [r7, #4]
 80063a6:	f7ff ff29 	bl	80061fc <__NVIC_SetPriorityGrouping>
}
 80063aa:	bf00      	nop
 80063ac:	3708      	adds	r7, #8
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}

080063b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80063b2:	b580      	push	{r7, lr}
 80063b4:	b086      	sub	sp, #24
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	4603      	mov	r3, r0
 80063ba:	60b9      	str	r1, [r7, #8]
 80063bc:	607a      	str	r2, [r7, #4]
 80063be:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80063c0:	f7ff ff40 	bl	8006244 <__NVIC_GetPriorityGrouping>
 80063c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80063c6:	687a      	ldr	r2, [r7, #4]
 80063c8:	68b9      	ldr	r1, [r7, #8]
 80063ca:	6978      	ldr	r0, [r7, #20]
 80063cc:	f7ff ff90 	bl	80062f0 <NVIC_EncodePriority>
 80063d0:	4602      	mov	r2, r0
 80063d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80063d6:	4611      	mov	r1, r2
 80063d8:	4618      	mov	r0, r3
 80063da:	f7ff ff5f 	bl	800629c <__NVIC_SetPriority>
}
 80063de:	bf00      	nop
 80063e0:	3718      	adds	r7, #24
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}

080063e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80063e6:	b580      	push	{r7, lr}
 80063e8:	b082      	sub	sp, #8
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	4603      	mov	r3, r0
 80063ee:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80063f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80063f4:	4618      	mov	r0, r3
 80063f6:	f7ff ff33 	bl	8006260 <__NVIC_EnableIRQ>
}
 80063fa:	bf00      	nop
 80063fc:	3708      	adds	r7, #8
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}

08006402 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006402:	b580      	push	{r7, lr}
 8006404:	b082      	sub	sp, #8
 8006406:	af00      	add	r7, sp, #0
 8006408:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f7ff ffa4 	bl	8006358 <SysTick_Config>
 8006410:	4603      	mov	r3, r0
}
 8006412:	4618      	mov	r0, r3
 8006414:	3708      	adds	r7, #8
 8006416:	46bd      	mov	sp, r7
 8006418:	bd80      	pop	{r7, pc}
	...

0800641c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b086      	sub	sp, #24
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8006424:	f7fd fee8 	bl	80041f8 <HAL_GetTick>
 8006428:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d101      	bne.n	8006434 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8006430:	2301      	movs	r3, #1
 8006432:	e312      	b.n	8006a5a <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4a66      	ldr	r2, [pc, #408]	; (80065d4 <HAL_DMA_Init+0x1b8>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d04a      	beq.n	80064d4 <HAL_DMA_Init+0xb8>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a65      	ldr	r2, [pc, #404]	; (80065d8 <HAL_DMA_Init+0x1bc>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d045      	beq.n	80064d4 <HAL_DMA_Init+0xb8>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a63      	ldr	r2, [pc, #396]	; (80065dc <HAL_DMA_Init+0x1c0>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d040      	beq.n	80064d4 <HAL_DMA_Init+0xb8>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a62      	ldr	r2, [pc, #392]	; (80065e0 <HAL_DMA_Init+0x1c4>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d03b      	beq.n	80064d4 <HAL_DMA_Init+0xb8>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a60      	ldr	r2, [pc, #384]	; (80065e4 <HAL_DMA_Init+0x1c8>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d036      	beq.n	80064d4 <HAL_DMA_Init+0xb8>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a5f      	ldr	r2, [pc, #380]	; (80065e8 <HAL_DMA_Init+0x1cc>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d031      	beq.n	80064d4 <HAL_DMA_Init+0xb8>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4a5d      	ldr	r2, [pc, #372]	; (80065ec <HAL_DMA_Init+0x1d0>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d02c      	beq.n	80064d4 <HAL_DMA_Init+0xb8>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a5c      	ldr	r2, [pc, #368]	; (80065f0 <HAL_DMA_Init+0x1d4>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d027      	beq.n	80064d4 <HAL_DMA_Init+0xb8>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a5a      	ldr	r2, [pc, #360]	; (80065f4 <HAL_DMA_Init+0x1d8>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d022      	beq.n	80064d4 <HAL_DMA_Init+0xb8>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4a59      	ldr	r2, [pc, #356]	; (80065f8 <HAL_DMA_Init+0x1dc>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d01d      	beq.n	80064d4 <HAL_DMA_Init+0xb8>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a57      	ldr	r2, [pc, #348]	; (80065fc <HAL_DMA_Init+0x1e0>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d018      	beq.n	80064d4 <HAL_DMA_Init+0xb8>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a56      	ldr	r2, [pc, #344]	; (8006600 <HAL_DMA_Init+0x1e4>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d013      	beq.n	80064d4 <HAL_DMA_Init+0xb8>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a54      	ldr	r2, [pc, #336]	; (8006604 <HAL_DMA_Init+0x1e8>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d00e      	beq.n	80064d4 <HAL_DMA_Init+0xb8>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a53      	ldr	r2, [pc, #332]	; (8006608 <HAL_DMA_Init+0x1ec>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d009      	beq.n	80064d4 <HAL_DMA_Init+0xb8>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a51      	ldr	r2, [pc, #324]	; (800660c <HAL_DMA_Init+0x1f0>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d004      	beq.n	80064d4 <HAL_DMA_Init+0xb8>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a50      	ldr	r2, [pc, #320]	; (8006610 <HAL_DMA_Init+0x1f4>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d101      	bne.n	80064d8 <HAL_DMA_Init+0xbc>
 80064d4:	2301      	movs	r3, #1
 80064d6:	e000      	b.n	80064da <HAL_DMA_Init+0xbe>
 80064d8:	2300      	movs	r3, #0
 80064da:	2b00      	cmp	r3, #0
 80064dc:	f000 813c 	beq.w	8006758 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2202      	movs	r2, #2
 80064e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2200      	movs	r2, #0
 80064ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a37      	ldr	r2, [pc, #220]	; (80065d4 <HAL_DMA_Init+0x1b8>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d04a      	beq.n	8006590 <HAL_DMA_Init+0x174>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4a36      	ldr	r2, [pc, #216]	; (80065d8 <HAL_DMA_Init+0x1bc>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d045      	beq.n	8006590 <HAL_DMA_Init+0x174>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a34      	ldr	r2, [pc, #208]	; (80065dc <HAL_DMA_Init+0x1c0>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d040      	beq.n	8006590 <HAL_DMA_Init+0x174>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4a33      	ldr	r2, [pc, #204]	; (80065e0 <HAL_DMA_Init+0x1c4>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d03b      	beq.n	8006590 <HAL_DMA_Init+0x174>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a31      	ldr	r2, [pc, #196]	; (80065e4 <HAL_DMA_Init+0x1c8>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d036      	beq.n	8006590 <HAL_DMA_Init+0x174>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a30      	ldr	r2, [pc, #192]	; (80065e8 <HAL_DMA_Init+0x1cc>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d031      	beq.n	8006590 <HAL_DMA_Init+0x174>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a2e      	ldr	r2, [pc, #184]	; (80065ec <HAL_DMA_Init+0x1d0>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d02c      	beq.n	8006590 <HAL_DMA_Init+0x174>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a2d      	ldr	r2, [pc, #180]	; (80065f0 <HAL_DMA_Init+0x1d4>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d027      	beq.n	8006590 <HAL_DMA_Init+0x174>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a2b      	ldr	r2, [pc, #172]	; (80065f4 <HAL_DMA_Init+0x1d8>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d022      	beq.n	8006590 <HAL_DMA_Init+0x174>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a2a      	ldr	r2, [pc, #168]	; (80065f8 <HAL_DMA_Init+0x1dc>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d01d      	beq.n	8006590 <HAL_DMA_Init+0x174>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a28      	ldr	r2, [pc, #160]	; (80065fc <HAL_DMA_Init+0x1e0>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d018      	beq.n	8006590 <HAL_DMA_Init+0x174>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a27      	ldr	r2, [pc, #156]	; (8006600 <HAL_DMA_Init+0x1e4>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d013      	beq.n	8006590 <HAL_DMA_Init+0x174>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a25      	ldr	r2, [pc, #148]	; (8006604 <HAL_DMA_Init+0x1e8>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d00e      	beq.n	8006590 <HAL_DMA_Init+0x174>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a24      	ldr	r2, [pc, #144]	; (8006608 <HAL_DMA_Init+0x1ec>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d009      	beq.n	8006590 <HAL_DMA_Init+0x174>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a22      	ldr	r2, [pc, #136]	; (800660c <HAL_DMA_Init+0x1f0>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d004      	beq.n	8006590 <HAL_DMA_Init+0x174>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a21      	ldr	r2, [pc, #132]	; (8006610 <HAL_DMA_Init+0x1f4>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d108      	bne.n	80065a2 <HAL_DMA_Init+0x186>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f022 0201 	bic.w	r2, r2, #1
 800659e:	601a      	str	r2, [r3, #0]
 80065a0:	e007      	b.n	80065b2 <HAL_DMA_Init+0x196>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	681a      	ldr	r2, [r3, #0]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f022 0201 	bic.w	r2, r2, #1
 80065b0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80065b2:	e02f      	b.n	8006614 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80065b4:	f7fd fe20 	bl	80041f8 <HAL_GetTick>
 80065b8:	4602      	mov	r2, r0
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	1ad3      	subs	r3, r2, r3
 80065be:	2b05      	cmp	r3, #5
 80065c0:	d928      	bls.n	8006614 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2220      	movs	r2, #32
 80065c6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2203      	movs	r2, #3
 80065cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80065d0:	2301      	movs	r3, #1
 80065d2:	e242      	b.n	8006a5a <HAL_DMA_Init+0x63e>
 80065d4:	40020010 	.word	0x40020010
 80065d8:	40020028 	.word	0x40020028
 80065dc:	40020040 	.word	0x40020040
 80065e0:	40020058 	.word	0x40020058
 80065e4:	40020070 	.word	0x40020070
 80065e8:	40020088 	.word	0x40020088
 80065ec:	400200a0 	.word	0x400200a0
 80065f0:	400200b8 	.word	0x400200b8
 80065f4:	40020410 	.word	0x40020410
 80065f8:	40020428 	.word	0x40020428
 80065fc:	40020440 	.word	0x40020440
 8006600:	40020458 	.word	0x40020458
 8006604:	40020470 	.word	0x40020470
 8006608:	40020488 	.word	0x40020488
 800660c:	400204a0 	.word	0x400204a0
 8006610:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f003 0301 	and.w	r3, r3, #1
 800661e:	2b00      	cmp	r3, #0
 8006620:	d1c8      	bne.n	80065b4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800662a:	697a      	ldr	r2, [r7, #20]
 800662c:	4b83      	ldr	r3, [pc, #524]	; (800683c <HAL_DMA_Init+0x420>)
 800662e:	4013      	ands	r3, r2
 8006630:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800663a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	691b      	ldr	r3, [r3, #16]
 8006640:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006646:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	699b      	ldr	r3, [r3, #24]
 800664c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006652:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6a1b      	ldr	r3, [r3, #32]
 8006658:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800665a:	697a      	ldr	r2, [r7, #20]
 800665c:	4313      	orrs	r3, r2
 800665e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006664:	2b04      	cmp	r3, #4
 8006666:	d107      	bne.n	8006678 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006670:	4313      	orrs	r3, r2
 8006672:	697a      	ldr	r2, [r7, #20]
 8006674:	4313      	orrs	r3, r2
 8006676:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	2b28      	cmp	r3, #40	; 0x28
 800667e:	d903      	bls.n	8006688 <HAL_DMA_Init+0x26c>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	2b2e      	cmp	r3, #46	; 0x2e
 8006686:	d91f      	bls.n	80066c8 <HAL_DMA_Init+0x2ac>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	2b3e      	cmp	r3, #62	; 0x3e
 800668e:	d903      	bls.n	8006698 <HAL_DMA_Init+0x27c>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	2b42      	cmp	r3, #66	; 0x42
 8006696:	d917      	bls.n	80066c8 <HAL_DMA_Init+0x2ac>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	2b46      	cmp	r3, #70	; 0x46
 800669e:	d903      	bls.n	80066a8 <HAL_DMA_Init+0x28c>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	2b48      	cmp	r3, #72	; 0x48
 80066a6:	d90f      	bls.n	80066c8 <HAL_DMA_Init+0x2ac>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	2b4e      	cmp	r3, #78	; 0x4e
 80066ae:	d903      	bls.n	80066b8 <HAL_DMA_Init+0x29c>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	2b52      	cmp	r3, #82	; 0x52
 80066b6:	d907      	bls.n	80066c8 <HAL_DMA_Init+0x2ac>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	685b      	ldr	r3, [r3, #4]
 80066bc:	2b73      	cmp	r3, #115	; 0x73
 80066be:	d905      	bls.n	80066cc <HAL_DMA_Init+0x2b0>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	2b77      	cmp	r3, #119	; 0x77
 80066c6:	d801      	bhi.n	80066cc <HAL_DMA_Init+0x2b0>
 80066c8:	2301      	movs	r3, #1
 80066ca:	e000      	b.n	80066ce <HAL_DMA_Init+0x2b2>
 80066cc:	2300      	movs	r3, #0
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d003      	beq.n	80066da <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80066d8:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	697a      	ldr	r2, [r7, #20]
 80066e0:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	695b      	ldr	r3, [r3, #20]
 80066e8:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	f023 0307 	bic.w	r3, r3, #7
 80066f0:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066f6:	697a      	ldr	r2, [r7, #20]
 80066f8:	4313      	orrs	r3, r2
 80066fa:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006700:	2b04      	cmp	r3, #4
 8006702:	d117      	bne.n	8006734 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006708:	697a      	ldr	r2, [r7, #20]
 800670a:	4313      	orrs	r3, r2
 800670c:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006712:	2b00      	cmp	r3, #0
 8006714:	d00e      	beq.n	8006734 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f001 fdca 	bl	80082b0 <DMA_CheckFifoParam>
 800671c:	4603      	mov	r3, r0
 800671e:	2b00      	cmp	r3, #0
 8006720:	d008      	beq.n	8006734 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2240      	movs	r2, #64	; 0x40
 8006726:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2201      	movs	r2, #1
 800672c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8006730:	2301      	movs	r3, #1
 8006732:	e192      	b.n	8006a5a <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	697a      	ldr	r2, [r7, #20]
 800673a:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f001 fd05 	bl	800814c <DMA_CalcBaseAndBitshift>
 8006742:	4603      	mov	r3, r0
 8006744:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800674a:	f003 031f 	and.w	r3, r3, #31
 800674e:	223f      	movs	r2, #63	; 0x3f
 8006750:	409a      	lsls	r2, r3
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	609a      	str	r2, [r3, #8]
 8006756:	e0c8      	b.n	80068ea <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a38      	ldr	r2, [pc, #224]	; (8006840 <HAL_DMA_Init+0x424>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d022      	beq.n	80067a8 <HAL_DMA_Init+0x38c>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a37      	ldr	r2, [pc, #220]	; (8006844 <HAL_DMA_Init+0x428>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d01d      	beq.n	80067a8 <HAL_DMA_Init+0x38c>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a35      	ldr	r2, [pc, #212]	; (8006848 <HAL_DMA_Init+0x42c>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d018      	beq.n	80067a8 <HAL_DMA_Init+0x38c>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a34      	ldr	r2, [pc, #208]	; (800684c <HAL_DMA_Init+0x430>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d013      	beq.n	80067a8 <HAL_DMA_Init+0x38c>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a32      	ldr	r2, [pc, #200]	; (8006850 <HAL_DMA_Init+0x434>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d00e      	beq.n	80067a8 <HAL_DMA_Init+0x38c>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a31      	ldr	r2, [pc, #196]	; (8006854 <HAL_DMA_Init+0x438>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d009      	beq.n	80067a8 <HAL_DMA_Init+0x38c>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a2f      	ldr	r2, [pc, #188]	; (8006858 <HAL_DMA_Init+0x43c>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d004      	beq.n	80067a8 <HAL_DMA_Init+0x38c>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a2e      	ldr	r2, [pc, #184]	; (800685c <HAL_DMA_Init+0x440>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d101      	bne.n	80067ac <HAL_DMA_Init+0x390>
 80067a8:	2301      	movs	r3, #1
 80067aa:	e000      	b.n	80067ae <HAL_DMA_Init+0x392>
 80067ac:	2300      	movs	r3, #0
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	f000 8092 	beq.w	80068d8 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a21      	ldr	r2, [pc, #132]	; (8006840 <HAL_DMA_Init+0x424>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d021      	beq.n	8006802 <HAL_DMA_Init+0x3e6>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4a20      	ldr	r2, [pc, #128]	; (8006844 <HAL_DMA_Init+0x428>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d01c      	beq.n	8006802 <HAL_DMA_Init+0x3e6>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4a1e      	ldr	r2, [pc, #120]	; (8006848 <HAL_DMA_Init+0x42c>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d017      	beq.n	8006802 <HAL_DMA_Init+0x3e6>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4a1d      	ldr	r2, [pc, #116]	; (800684c <HAL_DMA_Init+0x430>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d012      	beq.n	8006802 <HAL_DMA_Init+0x3e6>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a1b      	ldr	r2, [pc, #108]	; (8006850 <HAL_DMA_Init+0x434>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d00d      	beq.n	8006802 <HAL_DMA_Init+0x3e6>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4a1a      	ldr	r2, [pc, #104]	; (8006854 <HAL_DMA_Init+0x438>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d008      	beq.n	8006802 <HAL_DMA_Init+0x3e6>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4a18      	ldr	r2, [pc, #96]	; (8006858 <HAL_DMA_Init+0x43c>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d003      	beq.n	8006802 <HAL_DMA_Init+0x3e6>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4a17      	ldr	r2, [pc, #92]	; (800685c <HAL_DMA_Init+0x440>)
 8006800:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2202      	movs	r2, #2
 8006806:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2200      	movs	r2, #0
 800680e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800681a:	697a      	ldr	r2, [r7, #20]
 800681c:	4b10      	ldr	r3, [pc, #64]	; (8006860 <HAL_DMA_Init+0x444>)
 800681e:	4013      	ands	r3, r2
 8006820:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	2b40      	cmp	r3, #64	; 0x40
 8006828:	d01c      	beq.n	8006864 <HAL_DMA_Init+0x448>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	689b      	ldr	r3, [r3, #8]
 800682e:	2b80      	cmp	r3, #128	; 0x80
 8006830:	d102      	bne.n	8006838 <HAL_DMA_Init+0x41c>
 8006832:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006836:	e016      	b.n	8006866 <HAL_DMA_Init+0x44a>
 8006838:	2300      	movs	r3, #0
 800683a:	e014      	b.n	8006866 <HAL_DMA_Init+0x44a>
 800683c:	fe10803f 	.word	0xfe10803f
 8006840:	58025408 	.word	0x58025408
 8006844:	5802541c 	.word	0x5802541c
 8006848:	58025430 	.word	0x58025430
 800684c:	58025444 	.word	0x58025444
 8006850:	58025458 	.word	0x58025458
 8006854:	5802546c 	.word	0x5802546c
 8006858:	58025480 	.word	0x58025480
 800685c:	58025494 	.word	0x58025494
 8006860:	fffe000f 	.word	0xfffe000f
 8006864:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006866:	687a      	ldr	r2, [r7, #4]
 8006868:	68d2      	ldr	r2, [r2, #12]
 800686a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800686c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	691b      	ldr	r3, [r3, #16]
 8006872:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006874:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	695b      	ldr	r3, [r3, #20]
 800687a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800687c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	699b      	ldr	r3, [r3, #24]
 8006882:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006884:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	69db      	ldr	r3, [r3, #28]
 800688a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800688c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6a1b      	ldr	r3, [r3, #32]
 8006892:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006894:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006896:	697a      	ldr	r2, [r7, #20]
 8006898:	4313      	orrs	r3, r2
 800689a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	697a      	ldr	r2, [r7, #20]
 80068a2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	461a      	mov	r2, r3
 80068aa:	4b6e      	ldr	r3, [pc, #440]	; (8006a64 <HAL_DMA_Init+0x648>)
 80068ac:	4413      	add	r3, r2
 80068ae:	4a6e      	ldr	r2, [pc, #440]	; (8006a68 <HAL_DMA_Init+0x64c>)
 80068b0:	fba2 2303 	umull	r2, r3, r2, r3
 80068b4:	091b      	lsrs	r3, r3, #4
 80068b6:	009a      	lsls	r2, r3, #2
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	f001 fc45 	bl	800814c <DMA_CalcBaseAndBitshift>
 80068c2:	4603      	mov	r3, r0
 80068c4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068ca:	f003 031f 	and.w	r3, r3, #31
 80068ce:	2201      	movs	r2, #1
 80068d0:	409a      	lsls	r2, r3
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	605a      	str	r2, [r3, #4]
 80068d6:	e008      	b.n	80068ea <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2240      	movs	r2, #64	; 0x40
 80068dc:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2203      	movs	r2, #3
 80068e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 80068e6:	2301      	movs	r3, #1
 80068e8:	e0b7      	b.n	8006a5a <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a5f      	ldr	r2, [pc, #380]	; (8006a6c <HAL_DMA_Init+0x650>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d072      	beq.n	80069da <HAL_DMA_Init+0x5be>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a5d      	ldr	r2, [pc, #372]	; (8006a70 <HAL_DMA_Init+0x654>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d06d      	beq.n	80069da <HAL_DMA_Init+0x5be>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a5c      	ldr	r2, [pc, #368]	; (8006a74 <HAL_DMA_Init+0x658>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d068      	beq.n	80069da <HAL_DMA_Init+0x5be>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a5a      	ldr	r2, [pc, #360]	; (8006a78 <HAL_DMA_Init+0x65c>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d063      	beq.n	80069da <HAL_DMA_Init+0x5be>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a59      	ldr	r2, [pc, #356]	; (8006a7c <HAL_DMA_Init+0x660>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d05e      	beq.n	80069da <HAL_DMA_Init+0x5be>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a57      	ldr	r2, [pc, #348]	; (8006a80 <HAL_DMA_Init+0x664>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d059      	beq.n	80069da <HAL_DMA_Init+0x5be>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a56      	ldr	r2, [pc, #344]	; (8006a84 <HAL_DMA_Init+0x668>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d054      	beq.n	80069da <HAL_DMA_Init+0x5be>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a54      	ldr	r2, [pc, #336]	; (8006a88 <HAL_DMA_Init+0x66c>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d04f      	beq.n	80069da <HAL_DMA_Init+0x5be>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a53      	ldr	r2, [pc, #332]	; (8006a8c <HAL_DMA_Init+0x670>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d04a      	beq.n	80069da <HAL_DMA_Init+0x5be>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a51      	ldr	r2, [pc, #324]	; (8006a90 <HAL_DMA_Init+0x674>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d045      	beq.n	80069da <HAL_DMA_Init+0x5be>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4a50      	ldr	r2, [pc, #320]	; (8006a94 <HAL_DMA_Init+0x678>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d040      	beq.n	80069da <HAL_DMA_Init+0x5be>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a4e      	ldr	r2, [pc, #312]	; (8006a98 <HAL_DMA_Init+0x67c>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d03b      	beq.n	80069da <HAL_DMA_Init+0x5be>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4a4d      	ldr	r2, [pc, #308]	; (8006a9c <HAL_DMA_Init+0x680>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d036      	beq.n	80069da <HAL_DMA_Init+0x5be>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a4b      	ldr	r2, [pc, #300]	; (8006aa0 <HAL_DMA_Init+0x684>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d031      	beq.n	80069da <HAL_DMA_Init+0x5be>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	4a4a      	ldr	r2, [pc, #296]	; (8006aa4 <HAL_DMA_Init+0x688>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d02c      	beq.n	80069da <HAL_DMA_Init+0x5be>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a48      	ldr	r2, [pc, #288]	; (8006aa8 <HAL_DMA_Init+0x68c>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d027      	beq.n	80069da <HAL_DMA_Init+0x5be>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4a47      	ldr	r2, [pc, #284]	; (8006aac <HAL_DMA_Init+0x690>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d022      	beq.n	80069da <HAL_DMA_Init+0x5be>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4a45      	ldr	r2, [pc, #276]	; (8006ab0 <HAL_DMA_Init+0x694>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d01d      	beq.n	80069da <HAL_DMA_Init+0x5be>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a44      	ldr	r2, [pc, #272]	; (8006ab4 <HAL_DMA_Init+0x698>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d018      	beq.n	80069da <HAL_DMA_Init+0x5be>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a42      	ldr	r2, [pc, #264]	; (8006ab8 <HAL_DMA_Init+0x69c>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d013      	beq.n	80069da <HAL_DMA_Init+0x5be>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a41      	ldr	r2, [pc, #260]	; (8006abc <HAL_DMA_Init+0x6a0>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d00e      	beq.n	80069da <HAL_DMA_Init+0x5be>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a3f      	ldr	r2, [pc, #252]	; (8006ac0 <HAL_DMA_Init+0x6a4>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d009      	beq.n	80069da <HAL_DMA_Init+0x5be>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a3e      	ldr	r2, [pc, #248]	; (8006ac4 <HAL_DMA_Init+0x6a8>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d004      	beq.n	80069da <HAL_DMA_Init+0x5be>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4a3c      	ldr	r2, [pc, #240]	; (8006ac8 <HAL_DMA_Init+0x6ac>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d101      	bne.n	80069de <HAL_DMA_Init+0x5c2>
 80069da:	2301      	movs	r3, #1
 80069dc:	e000      	b.n	80069e0 <HAL_DMA_Init+0x5c4>
 80069de:	2300      	movs	r3, #0
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d032      	beq.n	8006a4a <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f001 fcdf 	bl	80083a8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	689b      	ldr	r3, [r3, #8]
 80069ee:	2b80      	cmp	r3, #128	; 0x80
 80069f0:	d102      	bne.n	80069f8 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	685a      	ldr	r2, [r3, #4]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a00:	b2d2      	uxtb	r2, r2
 8006a02:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a08:	687a      	ldr	r2, [r7, #4]
 8006a0a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006a0c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d010      	beq.n	8006a38 <HAL_DMA_Init+0x61c>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	2b08      	cmp	r3, #8
 8006a1c:	d80c      	bhi.n	8006a38 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	f001 fd5c 	bl	80084dc <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a28:	2200      	movs	r2, #0
 8006a2a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a30:	687a      	ldr	r2, [r7, #4]
 8006a32:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006a34:	605a      	str	r2, [r3, #4]
 8006a36:	e008      	b.n	8006a4a <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2200      	movs	r2, #0
 8006a42:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2200      	movs	r2, #0
 8006a48:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2201      	movs	r2, #1
 8006a54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006a58:	2300      	movs	r3, #0
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	3718      	adds	r7, #24
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	bd80      	pop	{r7, pc}
 8006a62:	bf00      	nop
 8006a64:	a7fdabf8 	.word	0xa7fdabf8
 8006a68:	cccccccd 	.word	0xcccccccd
 8006a6c:	40020010 	.word	0x40020010
 8006a70:	40020028 	.word	0x40020028
 8006a74:	40020040 	.word	0x40020040
 8006a78:	40020058 	.word	0x40020058
 8006a7c:	40020070 	.word	0x40020070
 8006a80:	40020088 	.word	0x40020088
 8006a84:	400200a0 	.word	0x400200a0
 8006a88:	400200b8 	.word	0x400200b8
 8006a8c:	40020410 	.word	0x40020410
 8006a90:	40020428 	.word	0x40020428
 8006a94:	40020440 	.word	0x40020440
 8006a98:	40020458 	.word	0x40020458
 8006a9c:	40020470 	.word	0x40020470
 8006aa0:	40020488 	.word	0x40020488
 8006aa4:	400204a0 	.word	0x400204a0
 8006aa8:	400204b8 	.word	0x400204b8
 8006aac:	58025408 	.word	0x58025408
 8006ab0:	5802541c 	.word	0x5802541c
 8006ab4:	58025430 	.word	0x58025430
 8006ab8:	58025444 	.word	0x58025444
 8006abc:	58025458 	.word	0x58025458
 8006ac0:	5802546c 	.word	0x5802546c
 8006ac4:	58025480 	.word	0x58025480
 8006ac8:	58025494 	.word	0x58025494

08006acc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b086      	sub	sp, #24
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	60f8      	str	r0, [r7, #12]
 8006ad4:	60b9      	str	r1, [r7, #8]
 8006ad6:	607a      	str	r2, [r7, #4]
 8006ad8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ada:	2300      	movs	r3, #0
 8006adc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d101      	bne.n	8006ae8 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e226      	b.n	8006f36 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006aee:	2b01      	cmp	r3, #1
 8006af0:	d101      	bne.n	8006af6 <HAL_DMA_Start_IT+0x2a>
 8006af2:	2302      	movs	r3, #2
 8006af4:	e21f      	b.n	8006f36 <HAL_DMA_Start_IT+0x46a>
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2201      	movs	r2, #1
 8006afa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	f040 820a 	bne.w	8006f20 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2202      	movs	r2, #2
 8006b10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	2200      	movs	r2, #0
 8006b18:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a68      	ldr	r2, [pc, #416]	; (8006cc0 <HAL_DMA_Start_IT+0x1f4>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d04a      	beq.n	8006bba <HAL_DMA_Start_IT+0xee>
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4a66      	ldr	r2, [pc, #408]	; (8006cc4 <HAL_DMA_Start_IT+0x1f8>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d045      	beq.n	8006bba <HAL_DMA_Start_IT+0xee>
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a65      	ldr	r2, [pc, #404]	; (8006cc8 <HAL_DMA_Start_IT+0x1fc>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d040      	beq.n	8006bba <HAL_DMA_Start_IT+0xee>
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4a63      	ldr	r2, [pc, #396]	; (8006ccc <HAL_DMA_Start_IT+0x200>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d03b      	beq.n	8006bba <HAL_DMA_Start_IT+0xee>
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a62      	ldr	r2, [pc, #392]	; (8006cd0 <HAL_DMA_Start_IT+0x204>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d036      	beq.n	8006bba <HAL_DMA_Start_IT+0xee>
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a60      	ldr	r2, [pc, #384]	; (8006cd4 <HAL_DMA_Start_IT+0x208>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d031      	beq.n	8006bba <HAL_DMA_Start_IT+0xee>
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a5f      	ldr	r2, [pc, #380]	; (8006cd8 <HAL_DMA_Start_IT+0x20c>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d02c      	beq.n	8006bba <HAL_DMA_Start_IT+0xee>
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a5d      	ldr	r2, [pc, #372]	; (8006cdc <HAL_DMA_Start_IT+0x210>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d027      	beq.n	8006bba <HAL_DMA_Start_IT+0xee>
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4a5c      	ldr	r2, [pc, #368]	; (8006ce0 <HAL_DMA_Start_IT+0x214>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d022      	beq.n	8006bba <HAL_DMA_Start_IT+0xee>
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4a5a      	ldr	r2, [pc, #360]	; (8006ce4 <HAL_DMA_Start_IT+0x218>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d01d      	beq.n	8006bba <HAL_DMA_Start_IT+0xee>
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a59      	ldr	r2, [pc, #356]	; (8006ce8 <HAL_DMA_Start_IT+0x21c>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d018      	beq.n	8006bba <HAL_DMA_Start_IT+0xee>
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a57      	ldr	r2, [pc, #348]	; (8006cec <HAL_DMA_Start_IT+0x220>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d013      	beq.n	8006bba <HAL_DMA_Start_IT+0xee>
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a56      	ldr	r2, [pc, #344]	; (8006cf0 <HAL_DMA_Start_IT+0x224>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d00e      	beq.n	8006bba <HAL_DMA_Start_IT+0xee>
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a54      	ldr	r2, [pc, #336]	; (8006cf4 <HAL_DMA_Start_IT+0x228>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d009      	beq.n	8006bba <HAL_DMA_Start_IT+0xee>
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a53      	ldr	r2, [pc, #332]	; (8006cf8 <HAL_DMA_Start_IT+0x22c>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d004      	beq.n	8006bba <HAL_DMA_Start_IT+0xee>
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a51      	ldr	r2, [pc, #324]	; (8006cfc <HAL_DMA_Start_IT+0x230>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d108      	bne.n	8006bcc <HAL_DMA_Start_IT+0x100>
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f022 0201 	bic.w	r2, r2, #1
 8006bc8:	601a      	str	r2, [r3, #0]
 8006bca:	e007      	b.n	8006bdc <HAL_DMA_Start_IT+0x110>
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f022 0201 	bic.w	r2, r2, #1
 8006bda:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	687a      	ldr	r2, [r7, #4]
 8006be0:	68b9      	ldr	r1, [r7, #8]
 8006be2:	68f8      	ldr	r0, [r7, #12]
 8006be4:	f001 f906 	bl	8007df4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a34      	ldr	r2, [pc, #208]	; (8006cc0 <HAL_DMA_Start_IT+0x1f4>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d04a      	beq.n	8006c88 <HAL_DMA_Start_IT+0x1bc>
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a33      	ldr	r2, [pc, #204]	; (8006cc4 <HAL_DMA_Start_IT+0x1f8>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d045      	beq.n	8006c88 <HAL_DMA_Start_IT+0x1bc>
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a31      	ldr	r2, [pc, #196]	; (8006cc8 <HAL_DMA_Start_IT+0x1fc>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d040      	beq.n	8006c88 <HAL_DMA_Start_IT+0x1bc>
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a30      	ldr	r2, [pc, #192]	; (8006ccc <HAL_DMA_Start_IT+0x200>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d03b      	beq.n	8006c88 <HAL_DMA_Start_IT+0x1bc>
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a2e      	ldr	r2, [pc, #184]	; (8006cd0 <HAL_DMA_Start_IT+0x204>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d036      	beq.n	8006c88 <HAL_DMA_Start_IT+0x1bc>
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4a2d      	ldr	r2, [pc, #180]	; (8006cd4 <HAL_DMA_Start_IT+0x208>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d031      	beq.n	8006c88 <HAL_DMA_Start_IT+0x1bc>
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a2b      	ldr	r2, [pc, #172]	; (8006cd8 <HAL_DMA_Start_IT+0x20c>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d02c      	beq.n	8006c88 <HAL_DMA_Start_IT+0x1bc>
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	4a2a      	ldr	r2, [pc, #168]	; (8006cdc <HAL_DMA_Start_IT+0x210>)
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d027      	beq.n	8006c88 <HAL_DMA_Start_IT+0x1bc>
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a28      	ldr	r2, [pc, #160]	; (8006ce0 <HAL_DMA_Start_IT+0x214>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d022      	beq.n	8006c88 <HAL_DMA_Start_IT+0x1bc>
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a27      	ldr	r2, [pc, #156]	; (8006ce4 <HAL_DMA_Start_IT+0x218>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d01d      	beq.n	8006c88 <HAL_DMA_Start_IT+0x1bc>
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a25      	ldr	r2, [pc, #148]	; (8006ce8 <HAL_DMA_Start_IT+0x21c>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d018      	beq.n	8006c88 <HAL_DMA_Start_IT+0x1bc>
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a24      	ldr	r2, [pc, #144]	; (8006cec <HAL_DMA_Start_IT+0x220>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d013      	beq.n	8006c88 <HAL_DMA_Start_IT+0x1bc>
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4a22      	ldr	r2, [pc, #136]	; (8006cf0 <HAL_DMA_Start_IT+0x224>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d00e      	beq.n	8006c88 <HAL_DMA_Start_IT+0x1bc>
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a21      	ldr	r2, [pc, #132]	; (8006cf4 <HAL_DMA_Start_IT+0x228>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d009      	beq.n	8006c88 <HAL_DMA_Start_IT+0x1bc>
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a1f      	ldr	r2, [pc, #124]	; (8006cf8 <HAL_DMA_Start_IT+0x22c>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d004      	beq.n	8006c88 <HAL_DMA_Start_IT+0x1bc>
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a1e      	ldr	r2, [pc, #120]	; (8006cfc <HAL_DMA_Start_IT+0x230>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d101      	bne.n	8006c8c <HAL_DMA_Start_IT+0x1c0>
 8006c88:	2301      	movs	r3, #1
 8006c8a:	e000      	b.n	8006c8e <HAL_DMA_Start_IT+0x1c2>
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d036      	beq.n	8006d00 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f023 021e 	bic.w	r2, r3, #30
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f042 0216 	orr.w	r2, r2, #22
 8006ca4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d03e      	beq.n	8006d2c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f042 0208 	orr.w	r2, r2, #8
 8006cbc:	601a      	str	r2, [r3, #0]
 8006cbe:	e035      	b.n	8006d2c <HAL_DMA_Start_IT+0x260>
 8006cc0:	40020010 	.word	0x40020010
 8006cc4:	40020028 	.word	0x40020028
 8006cc8:	40020040 	.word	0x40020040
 8006ccc:	40020058 	.word	0x40020058
 8006cd0:	40020070 	.word	0x40020070
 8006cd4:	40020088 	.word	0x40020088
 8006cd8:	400200a0 	.word	0x400200a0
 8006cdc:	400200b8 	.word	0x400200b8
 8006ce0:	40020410 	.word	0x40020410
 8006ce4:	40020428 	.word	0x40020428
 8006ce8:	40020440 	.word	0x40020440
 8006cec:	40020458 	.word	0x40020458
 8006cf0:	40020470 	.word	0x40020470
 8006cf4:	40020488 	.word	0x40020488
 8006cf8:	400204a0 	.word	0x400204a0
 8006cfc:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f023 020e 	bic.w	r2, r3, #14
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f042 020a 	orr.w	r2, r2, #10
 8006d12:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d007      	beq.n	8006d2c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	681a      	ldr	r2, [r3, #0]
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f042 0204 	orr.w	r2, r2, #4
 8006d2a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4a83      	ldr	r2, [pc, #524]	; (8006f40 <HAL_DMA_Start_IT+0x474>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d072      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a82      	ldr	r2, [pc, #520]	; (8006f44 <HAL_DMA_Start_IT+0x478>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d06d      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4a80      	ldr	r2, [pc, #512]	; (8006f48 <HAL_DMA_Start_IT+0x47c>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d068      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4a7f      	ldr	r2, [pc, #508]	; (8006f4c <HAL_DMA_Start_IT+0x480>)
 8006d50:	4293      	cmp	r3, r2
 8006d52:	d063      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	4a7d      	ldr	r2, [pc, #500]	; (8006f50 <HAL_DMA_Start_IT+0x484>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d05e      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	4a7c      	ldr	r2, [pc, #496]	; (8006f54 <HAL_DMA_Start_IT+0x488>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d059      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4a7a      	ldr	r2, [pc, #488]	; (8006f58 <HAL_DMA_Start_IT+0x48c>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d054      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a79      	ldr	r2, [pc, #484]	; (8006f5c <HAL_DMA_Start_IT+0x490>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d04f      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4a77      	ldr	r2, [pc, #476]	; (8006f60 <HAL_DMA_Start_IT+0x494>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d04a      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a76      	ldr	r2, [pc, #472]	; (8006f64 <HAL_DMA_Start_IT+0x498>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d045      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a74      	ldr	r2, [pc, #464]	; (8006f68 <HAL_DMA_Start_IT+0x49c>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d040      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a73      	ldr	r2, [pc, #460]	; (8006f6c <HAL_DMA_Start_IT+0x4a0>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d03b      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a71      	ldr	r2, [pc, #452]	; (8006f70 <HAL_DMA_Start_IT+0x4a4>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d036      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a70      	ldr	r2, [pc, #448]	; (8006f74 <HAL_DMA_Start_IT+0x4a8>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d031      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a6e      	ldr	r2, [pc, #440]	; (8006f78 <HAL_DMA_Start_IT+0x4ac>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d02c      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a6d      	ldr	r2, [pc, #436]	; (8006f7c <HAL_DMA_Start_IT+0x4b0>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d027      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a6b      	ldr	r2, [pc, #428]	; (8006f80 <HAL_DMA_Start_IT+0x4b4>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d022      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4a6a      	ldr	r2, [pc, #424]	; (8006f84 <HAL_DMA_Start_IT+0x4b8>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d01d      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a68      	ldr	r2, [pc, #416]	; (8006f88 <HAL_DMA_Start_IT+0x4bc>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d018      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a67      	ldr	r2, [pc, #412]	; (8006f8c <HAL_DMA_Start_IT+0x4c0>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d013      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a65      	ldr	r2, [pc, #404]	; (8006f90 <HAL_DMA_Start_IT+0x4c4>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d00e      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a64      	ldr	r2, [pc, #400]	; (8006f94 <HAL_DMA_Start_IT+0x4c8>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d009      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a62      	ldr	r2, [pc, #392]	; (8006f98 <HAL_DMA_Start_IT+0x4cc>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d004      	beq.n	8006e1c <HAL_DMA_Start_IT+0x350>
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4a61      	ldr	r2, [pc, #388]	; (8006f9c <HAL_DMA_Start_IT+0x4d0>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d101      	bne.n	8006e20 <HAL_DMA_Start_IT+0x354>
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	e000      	b.n	8006e22 <HAL_DMA_Start_IT+0x356>
 8006e20:	2300      	movs	r3, #0
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d01a      	beq.n	8006e5c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d007      	beq.n	8006e44 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e38:	681a      	ldr	r2, [r3, #0]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e42:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d007      	beq.n	8006e5c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e5a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a37      	ldr	r2, [pc, #220]	; (8006f40 <HAL_DMA_Start_IT+0x474>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d04a      	beq.n	8006efc <HAL_DMA_Start_IT+0x430>
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a36      	ldr	r2, [pc, #216]	; (8006f44 <HAL_DMA_Start_IT+0x478>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d045      	beq.n	8006efc <HAL_DMA_Start_IT+0x430>
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a34      	ldr	r2, [pc, #208]	; (8006f48 <HAL_DMA_Start_IT+0x47c>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d040      	beq.n	8006efc <HAL_DMA_Start_IT+0x430>
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a33      	ldr	r2, [pc, #204]	; (8006f4c <HAL_DMA_Start_IT+0x480>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d03b      	beq.n	8006efc <HAL_DMA_Start_IT+0x430>
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a31      	ldr	r2, [pc, #196]	; (8006f50 <HAL_DMA_Start_IT+0x484>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d036      	beq.n	8006efc <HAL_DMA_Start_IT+0x430>
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a30      	ldr	r2, [pc, #192]	; (8006f54 <HAL_DMA_Start_IT+0x488>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d031      	beq.n	8006efc <HAL_DMA_Start_IT+0x430>
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a2e      	ldr	r2, [pc, #184]	; (8006f58 <HAL_DMA_Start_IT+0x48c>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d02c      	beq.n	8006efc <HAL_DMA_Start_IT+0x430>
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a2d      	ldr	r2, [pc, #180]	; (8006f5c <HAL_DMA_Start_IT+0x490>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d027      	beq.n	8006efc <HAL_DMA_Start_IT+0x430>
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a2b      	ldr	r2, [pc, #172]	; (8006f60 <HAL_DMA_Start_IT+0x494>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d022      	beq.n	8006efc <HAL_DMA_Start_IT+0x430>
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4a2a      	ldr	r2, [pc, #168]	; (8006f64 <HAL_DMA_Start_IT+0x498>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d01d      	beq.n	8006efc <HAL_DMA_Start_IT+0x430>
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4a28      	ldr	r2, [pc, #160]	; (8006f68 <HAL_DMA_Start_IT+0x49c>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d018      	beq.n	8006efc <HAL_DMA_Start_IT+0x430>
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a27      	ldr	r2, [pc, #156]	; (8006f6c <HAL_DMA_Start_IT+0x4a0>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d013      	beq.n	8006efc <HAL_DMA_Start_IT+0x430>
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4a25      	ldr	r2, [pc, #148]	; (8006f70 <HAL_DMA_Start_IT+0x4a4>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d00e      	beq.n	8006efc <HAL_DMA_Start_IT+0x430>
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	4a24      	ldr	r2, [pc, #144]	; (8006f74 <HAL_DMA_Start_IT+0x4a8>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d009      	beq.n	8006efc <HAL_DMA_Start_IT+0x430>
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4a22      	ldr	r2, [pc, #136]	; (8006f78 <HAL_DMA_Start_IT+0x4ac>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d004      	beq.n	8006efc <HAL_DMA_Start_IT+0x430>
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4a21      	ldr	r2, [pc, #132]	; (8006f7c <HAL_DMA_Start_IT+0x4b0>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d108      	bne.n	8006f0e <HAL_DMA_Start_IT+0x442>
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	681a      	ldr	r2, [r3, #0]
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f042 0201 	orr.w	r2, r2, #1
 8006f0a:	601a      	str	r2, [r3, #0]
 8006f0c:	e012      	b.n	8006f34 <HAL_DMA_Start_IT+0x468>
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	681a      	ldr	r2, [r3, #0]
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f042 0201 	orr.w	r2, r2, #1
 8006f1c:	601a      	str	r2, [r3, #0]
 8006f1e:	e009      	b.n	8006f34 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006f26:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8006f30:	2301      	movs	r3, #1
 8006f32:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006f34:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	3718      	adds	r7, #24
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}
 8006f3e:	bf00      	nop
 8006f40:	40020010 	.word	0x40020010
 8006f44:	40020028 	.word	0x40020028
 8006f48:	40020040 	.word	0x40020040
 8006f4c:	40020058 	.word	0x40020058
 8006f50:	40020070 	.word	0x40020070
 8006f54:	40020088 	.word	0x40020088
 8006f58:	400200a0 	.word	0x400200a0
 8006f5c:	400200b8 	.word	0x400200b8
 8006f60:	40020410 	.word	0x40020410
 8006f64:	40020428 	.word	0x40020428
 8006f68:	40020440 	.word	0x40020440
 8006f6c:	40020458 	.word	0x40020458
 8006f70:	40020470 	.word	0x40020470
 8006f74:	40020488 	.word	0x40020488
 8006f78:	400204a0 	.word	0x400204a0
 8006f7c:	400204b8 	.word	0x400204b8
 8006f80:	58025408 	.word	0x58025408
 8006f84:	5802541c 	.word	0x5802541c
 8006f88:	58025430 	.word	0x58025430
 8006f8c:	58025444 	.word	0x58025444
 8006f90:	58025458 	.word	0x58025458
 8006f94:	5802546c 	.word	0x5802546c
 8006f98:	58025480 	.word	0x58025480
 8006f9c:	58025494 	.word	0x58025494

08006fa0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b08a      	sub	sp, #40	; 0x28
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8006fa8:	2300      	movs	r3, #0
 8006faa:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006fac:	4b67      	ldr	r3, [pc, #412]	; (800714c <HAL_DMA_IRQHandler+0x1ac>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4a67      	ldr	r2, [pc, #412]	; (8007150 <HAL_DMA_IRQHandler+0x1b0>)
 8006fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8006fb6:	0a9b      	lsrs	r3, r3, #10
 8006fb8:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fbe:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fc4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8006fc6:	6a3b      	ldr	r3, [r7, #32]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8006fcc:	69fb      	ldr	r3, [r7, #28]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4a5f      	ldr	r2, [pc, #380]	; (8007154 <HAL_DMA_IRQHandler+0x1b4>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d04a      	beq.n	8007072 <HAL_DMA_IRQHandler+0xd2>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a5d      	ldr	r2, [pc, #372]	; (8007158 <HAL_DMA_IRQHandler+0x1b8>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d045      	beq.n	8007072 <HAL_DMA_IRQHandler+0xd2>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a5c      	ldr	r2, [pc, #368]	; (800715c <HAL_DMA_IRQHandler+0x1bc>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d040      	beq.n	8007072 <HAL_DMA_IRQHandler+0xd2>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a5a      	ldr	r2, [pc, #360]	; (8007160 <HAL_DMA_IRQHandler+0x1c0>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d03b      	beq.n	8007072 <HAL_DMA_IRQHandler+0xd2>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a59      	ldr	r2, [pc, #356]	; (8007164 <HAL_DMA_IRQHandler+0x1c4>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d036      	beq.n	8007072 <HAL_DMA_IRQHandler+0xd2>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a57      	ldr	r2, [pc, #348]	; (8007168 <HAL_DMA_IRQHandler+0x1c8>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d031      	beq.n	8007072 <HAL_DMA_IRQHandler+0xd2>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a56      	ldr	r2, [pc, #344]	; (800716c <HAL_DMA_IRQHandler+0x1cc>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d02c      	beq.n	8007072 <HAL_DMA_IRQHandler+0xd2>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a54      	ldr	r2, [pc, #336]	; (8007170 <HAL_DMA_IRQHandler+0x1d0>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d027      	beq.n	8007072 <HAL_DMA_IRQHandler+0xd2>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a53      	ldr	r2, [pc, #332]	; (8007174 <HAL_DMA_IRQHandler+0x1d4>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d022      	beq.n	8007072 <HAL_DMA_IRQHandler+0xd2>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a51      	ldr	r2, [pc, #324]	; (8007178 <HAL_DMA_IRQHandler+0x1d8>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d01d      	beq.n	8007072 <HAL_DMA_IRQHandler+0xd2>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a50      	ldr	r2, [pc, #320]	; (800717c <HAL_DMA_IRQHandler+0x1dc>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d018      	beq.n	8007072 <HAL_DMA_IRQHandler+0xd2>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4a4e      	ldr	r2, [pc, #312]	; (8007180 <HAL_DMA_IRQHandler+0x1e0>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d013      	beq.n	8007072 <HAL_DMA_IRQHandler+0xd2>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a4d      	ldr	r2, [pc, #308]	; (8007184 <HAL_DMA_IRQHandler+0x1e4>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d00e      	beq.n	8007072 <HAL_DMA_IRQHandler+0xd2>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a4b      	ldr	r2, [pc, #300]	; (8007188 <HAL_DMA_IRQHandler+0x1e8>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d009      	beq.n	8007072 <HAL_DMA_IRQHandler+0xd2>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a4a      	ldr	r2, [pc, #296]	; (800718c <HAL_DMA_IRQHandler+0x1ec>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d004      	beq.n	8007072 <HAL_DMA_IRQHandler+0xd2>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a48      	ldr	r2, [pc, #288]	; (8007190 <HAL_DMA_IRQHandler+0x1f0>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d101      	bne.n	8007076 <HAL_DMA_IRQHandler+0xd6>
 8007072:	2301      	movs	r3, #1
 8007074:	e000      	b.n	8007078 <HAL_DMA_IRQHandler+0xd8>
 8007076:	2300      	movs	r3, #0
 8007078:	2b00      	cmp	r3, #0
 800707a:	f000 842b 	beq.w	80078d4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007082:	f003 031f 	and.w	r3, r3, #31
 8007086:	2208      	movs	r2, #8
 8007088:	409a      	lsls	r2, r3
 800708a:	69bb      	ldr	r3, [r7, #24]
 800708c:	4013      	ands	r3, r2
 800708e:	2b00      	cmp	r3, #0
 8007090:	f000 80a2 	beq.w	80071d8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a2e      	ldr	r2, [pc, #184]	; (8007154 <HAL_DMA_IRQHandler+0x1b4>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d04a      	beq.n	8007134 <HAL_DMA_IRQHandler+0x194>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4a2d      	ldr	r2, [pc, #180]	; (8007158 <HAL_DMA_IRQHandler+0x1b8>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d045      	beq.n	8007134 <HAL_DMA_IRQHandler+0x194>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a2b      	ldr	r2, [pc, #172]	; (800715c <HAL_DMA_IRQHandler+0x1bc>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d040      	beq.n	8007134 <HAL_DMA_IRQHandler+0x194>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4a2a      	ldr	r2, [pc, #168]	; (8007160 <HAL_DMA_IRQHandler+0x1c0>)
 80070b8:	4293      	cmp	r3, r2
 80070ba:	d03b      	beq.n	8007134 <HAL_DMA_IRQHandler+0x194>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4a28      	ldr	r2, [pc, #160]	; (8007164 <HAL_DMA_IRQHandler+0x1c4>)
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d036      	beq.n	8007134 <HAL_DMA_IRQHandler+0x194>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	4a27      	ldr	r2, [pc, #156]	; (8007168 <HAL_DMA_IRQHandler+0x1c8>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d031      	beq.n	8007134 <HAL_DMA_IRQHandler+0x194>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4a25      	ldr	r2, [pc, #148]	; (800716c <HAL_DMA_IRQHandler+0x1cc>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d02c      	beq.n	8007134 <HAL_DMA_IRQHandler+0x194>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4a24      	ldr	r2, [pc, #144]	; (8007170 <HAL_DMA_IRQHandler+0x1d0>)
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d027      	beq.n	8007134 <HAL_DMA_IRQHandler+0x194>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a22      	ldr	r2, [pc, #136]	; (8007174 <HAL_DMA_IRQHandler+0x1d4>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d022      	beq.n	8007134 <HAL_DMA_IRQHandler+0x194>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4a21      	ldr	r2, [pc, #132]	; (8007178 <HAL_DMA_IRQHandler+0x1d8>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d01d      	beq.n	8007134 <HAL_DMA_IRQHandler+0x194>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a1f      	ldr	r2, [pc, #124]	; (800717c <HAL_DMA_IRQHandler+0x1dc>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d018      	beq.n	8007134 <HAL_DMA_IRQHandler+0x194>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a1e      	ldr	r2, [pc, #120]	; (8007180 <HAL_DMA_IRQHandler+0x1e0>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d013      	beq.n	8007134 <HAL_DMA_IRQHandler+0x194>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a1c      	ldr	r2, [pc, #112]	; (8007184 <HAL_DMA_IRQHandler+0x1e4>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d00e      	beq.n	8007134 <HAL_DMA_IRQHandler+0x194>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4a1b      	ldr	r2, [pc, #108]	; (8007188 <HAL_DMA_IRQHandler+0x1e8>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d009      	beq.n	8007134 <HAL_DMA_IRQHandler+0x194>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a19      	ldr	r2, [pc, #100]	; (800718c <HAL_DMA_IRQHandler+0x1ec>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d004      	beq.n	8007134 <HAL_DMA_IRQHandler+0x194>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a18      	ldr	r2, [pc, #96]	; (8007190 <HAL_DMA_IRQHandler+0x1f0>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d12f      	bne.n	8007194 <HAL_DMA_IRQHandler+0x1f4>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f003 0304 	and.w	r3, r3, #4
 800713e:	2b00      	cmp	r3, #0
 8007140:	bf14      	ite	ne
 8007142:	2301      	movne	r3, #1
 8007144:	2300      	moveq	r3, #0
 8007146:	b2db      	uxtb	r3, r3
 8007148:	e02e      	b.n	80071a8 <HAL_DMA_IRQHandler+0x208>
 800714a:	bf00      	nop
 800714c:	24000100 	.word	0x24000100
 8007150:	1b4e81b5 	.word	0x1b4e81b5
 8007154:	40020010 	.word	0x40020010
 8007158:	40020028 	.word	0x40020028
 800715c:	40020040 	.word	0x40020040
 8007160:	40020058 	.word	0x40020058
 8007164:	40020070 	.word	0x40020070
 8007168:	40020088 	.word	0x40020088
 800716c:	400200a0 	.word	0x400200a0
 8007170:	400200b8 	.word	0x400200b8
 8007174:	40020410 	.word	0x40020410
 8007178:	40020428 	.word	0x40020428
 800717c:	40020440 	.word	0x40020440
 8007180:	40020458 	.word	0x40020458
 8007184:	40020470 	.word	0x40020470
 8007188:	40020488 	.word	0x40020488
 800718c:	400204a0 	.word	0x400204a0
 8007190:	400204b8 	.word	0x400204b8
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f003 0308 	and.w	r3, r3, #8
 800719e:	2b00      	cmp	r3, #0
 80071a0:	bf14      	ite	ne
 80071a2:	2301      	movne	r3, #1
 80071a4:	2300      	moveq	r3, #0
 80071a6:	b2db      	uxtb	r3, r3
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d015      	beq.n	80071d8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	681a      	ldr	r2, [r3, #0]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f022 0204 	bic.w	r2, r2, #4
 80071ba:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071c0:	f003 031f 	and.w	r3, r3, #31
 80071c4:	2208      	movs	r2, #8
 80071c6:	409a      	lsls	r2, r3
 80071c8:	6a3b      	ldr	r3, [r7, #32]
 80071ca:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071d0:	f043 0201 	orr.w	r2, r3, #1
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071dc:	f003 031f 	and.w	r3, r3, #31
 80071e0:	69ba      	ldr	r2, [r7, #24]
 80071e2:	fa22 f303 	lsr.w	r3, r2, r3
 80071e6:	f003 0301 	and.w	r3, r3, #1
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d06e      	beq.n	80072cc <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4a69      	ldr	r2, [pc, #420]	; (8007398 <HAL_DMA_IRQHandler+0x3f8>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d04a      	beq.n	800728e <HAL_DMA_IRQHandler+0x2ee>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a67      	ldr	r2, [pc, #412]	; (800739c <HAL_DMA_IRQHandler+0x3fc>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d045      	beq.n	800728e <HAL_DMA_IRQHandler+0x2ee>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a66      	ldr	r2, [pc, #408]	; (80073a0 <HAL_DMA_IRQHandler+0x400>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d040      	beq.n	800728e <HAL_DMA_IRQHandler+0x2ee>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a64      	ldr	r2, [pc, #400]	; (80073a4 <HAL_DMA_IRQHandler+0x404>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d03b      	beq.n	800728e <HAL_DMA_IRQHandler+0x2ee>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4a63      	ldr	r2, [pc, #396]	; (80073a8 <HAL_DMA_IRQHandler+0x408>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d036      	beq.n	800728e <HAL_DMA_IRQHandler+0x2ee>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a61      	ldr	r2, [pc, #388]	; (80073ac <HAL_DMA_IRQHandler+0x40c>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d031      	beq.n	800728e <HAL_DMA_IRQHandler+0x2ee>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a60      	ldr	r2, [pc, #384]	; (80073b0 <HAL_DMA_IRQHandler+0x410>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d02c      	beq.n	800728e <HAL_DMA_IRQHandler+0x2ee>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a5e      	ldr	r2, [pc, #376]	; (80073b4 <HAL_DMA_IRQHandler+0x414>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d027      	beq.n	800728e <HAL_DMA_IRQHandler+0x2ee>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4a5d      	ldr	r2, [pc, #372]	; (80073b8 <HAL_DMA_IRQHandler+0x418>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d022      	beq.n	800728e <HAL_DMA_IRQHandler+0x2ee>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a5b      	ldr	r2, [pc, #364]	; (80073bc <HAL_DMA_IRQHandler+0x41c>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d01d      	beq.n	800728e <HAL_DMA_IRQHandler+0x2ee>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	4a5a      	ldr	r2, [pc, #360]	; (80073c0 <HAL_DMA_IRQHandler+0x420>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d018      	beq.n	800728e <HAL_DMA_IRQHandler+0x2ee>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4a58      	ldr	r2, [pc, #352]	; (80073c4 <HAL_DMA_IRQHandler+0x424>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d013      	beq.n	800728e <HAL_DMA_IRQHandler+0x2ee>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a57      	ldr	r2, [pc, #348]	; (80073c8 <HAL_DMA_IRQHandler+0x428>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d00e      	beq.n	800728e <HAL_DMA_IRQHandler+0x2ee>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a55      	ldr	r2, [pc, #340]	; (80073cc <HAL_DMA_IRQHandler+0x42c>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d009      	beq.n	800728e <HAL_DMA_IRQHandler+0x2ee>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4a54      	ldr	r2, [pc, #336]	; (80073d0 <HAL_DMA_IRQHandler+0x430>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d004      	beq.n	800728e <HAL_DMA_IRQHandler+0x2ee>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4a52      	ldr	r2, [pc, #328]	; (80073d4 <HAL_DMA_IRQHandler+0x434>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d10a      	bne.n	80072a4 <HAL_DMA_IRQHandler+0x304>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	695b      	ldr	r3, [r3, #20]
 8007294:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007298:	2b00      	cmp	r3, #0
 800729a:	bf14      	ite	ne
 800729c:	2301      	movne	r3, #1
 800729e:	2300      	moveq	r3, #0
 80072a0:	b2db      	uxtb	r3, r3
 80072a2:	e003      	b.n	80072ac <HAL_DMA_IRQHandler+0x30c>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	2300      	movs	r3, #0
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d00d      	beq.n	80072cc <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072b4:	f003 031f 	and.w	r3, r3, #31
 80072b8:	2201      	movs	r2, #1
 80072ba:	409a      	lsls	r2, r3
 80072bc:	6a3b      	ldr	r3, [r7, #32]
 80072be:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072c4:	f043 0202 	orr.w	r2, r3, #2
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072d0:	f003 031f 	and.w	r3, r3, #31
 80072d4:	2204      	movs	r2, #4
 80072d6:	409a      	lsls	r2, r3
 80072d8:	69bb      	ldr	r3, [r7, #24]
 80072da:	4013      	ands	r3, r2
 80072dc:	2b00      	cmp	r3, #0
 80072de:	f000 808f 	beq.w	8007400 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a2c      	ldr	r2, [pc, #176]	; (8007398 <HAL_DMA_IRQHandler+0x3f8>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d04a      	beq.n	8007382 <HAL_DMA_IRQHandler+0x3e2>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a2a      	ldr	r2, [pc, #168]	; (800739c <HAL_DMA_IRQHandler+0x3fc>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d045      	beq.n	8007382 <HAL_DMA_IRQHandler+0x3e2>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a29      	ldr	r2, [pc, #164]	; (80073a0 <HAL_DMA_IRQHandler+0x400>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d040      	beq.n	8007382 <HAL_DMA_IRQHandler+0x3e2>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a27      	ldr	r2, [pc, #156]	; (80073a4 <HAL_DMA_IRQHandler+0x404>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d03b      	beq.n	8007382 <HAL_DMA_IRQHandler+0x3e2>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4a26      	ldr	r2, [pc, #152]	; (80073a8 <HAL_DMA_IRQHandler+0x408>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d036      	beq.n	8007382 <HAL_DMA_IRQHandler+0x3e2>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	4a24      	ldr	r2, [pc, #144]	; (80073ac <HAL_DMA_IRQHandler+0x40c>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d031      	beq.n	8007382 <HAL_DMA_IRQHandler+0x3e2>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	4a23      	ldr	r2, [pc, #140]	; (80073b0 <HAL_DMA_IRQHandler+0x410>)
 8007324:	4293      	cmp	r3, r2
 8007326:	d02c      	beq.n	8007382 <HAL_DMA_IRQHandler+0x3e2>
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	4a21      	ldr	r2, [pc, #132]	; (80073b4 <HAL_DMA_IRQHandler+0x414>)
 800732e:	4293      	cmp	r3, r2
 8007330:	d027      	beq.n	8007382 <HAL_DMA_IRQHandler+0x3e2>
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4a20      	ldr	r2, [pc, #128]	; (80073b8 <HAL_DMA_IRQHandler+0x418>)
 8007338:	4293      	cmp	r3, r2
 800733a:	d022      	beq.n	8007382 <HAL_DMA_IRQHandler+0x3e2>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4a1e      	ldr	r2, [pc, #120]	; (80073bc <HAL_DMA_IRQHandler+0x41c>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d01d      	beq.n	8007382 <HAL_DMA_IRQHandler+0x3e2>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4a1d      	ldr	r2, [pc, #116]	; (80073c0 <HAL_DMA_IRQHandler+0x420>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d018      	beq.n	8007382 <HAL_DMA_IRQHandler+0x3e2>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	4a1b      	ldr	r2, [pc, #108]	; (80073c4 <HAL_DMA_IRQHandler+0x424>)
 8007356:	4293      	cmp	r3, r2
 8007358:	d013      	beq.n	8007382 <HAL_DMA_IRQHandler+0x3e2>
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	4a1a      	ldr	r2, [pc, #104]	; (80073c8 <HAL_DMA_IRQHandler+0x428>)
 8007360:	4293      	cmp	r3, r2
 8007362:	d00e      	beq.n	8007382 <HAL_DMA_IRQHandler+0x3e2>
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4a18      	ldr	r2, [pc, #96]	; (80073cc <HAL_DMA_IRQHandler+0x42c>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d009      	beq.n	8007382 <HAL_DMA_IRQHandler+0x3e2>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4a17      	ldr	r2, [pc, #92]	; (80073d0 <HAL_DMA_IRQHandler+0x430>)
 8007374:	4293      	cmp	r3, r2
 8007376:	d004      	beq.n	8007382 <HAL_DMA_IRQHandler+0x3e2>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a15      	ldr	r2, [pc, #84]	; (80073d4 <HAL_DMA_IRQHandler+0x434>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d12a      	bne.n	80073d8 <HAL_DMA_IRQHandler+0x438>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f003 0302 	and.w	r3, r3, #2
 800738c:	2b00      	cmp	r3, #0
 800738e:	bf14      	ite	ne
 8007390:	2301      	movne	r3, #1
 8007392:	2300      	moveq	r3, #0
 8007394:	b2db      	uxtb	r3, r3
 8007396:	e023      	b.n	80073e0 <HAL_DMA_IRQHandler+0x440>
 8007398:	40020010 	.word	0x40020010
 800739c:	40020028 	.word	0x40020028
 80073a0:	40020040 	.word	0x40020040
 80073a4:	40020058 	.word	0x40020058
 80073a8:	40020070 	.word	0x40020070
 80073ac:	40020088 	.word	0x40020088
 80073b0:	400200a0 	.word	0x400200a0
 80073b4:	400200b8 	.word	0x400200b8
 80073b8:	40020410 	.word	0x40020410
 80073bc:	40020428 	.word	0x40020428
 80073c0:	40020440 	.word	0x40020440
 80073c4:	40020458 	.word	0x40020458
 80073c8:	40020470 	.word	0x40020470
 80073cc:	40020488 	.word	0x40020488
 80073d0:	400204a0 	.word	0x400204a0
 80073d4:	400204b8 	.word	0x400204b8
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	2300      	movs	r3, #0
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d00d      	beq.n	8007400 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80073e8:	f003 031f 	and.w	r3, r3, #31
 80073ec:	2204      	movs	r2, #4
 80073ee:	409a      	lsls	r2, r3
 80073f0:	6a3b      	ldr	r3, [r7, #32]
 80073f2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073f8:	f043 0204 	orr.w	r2, r3, #4
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007404:	f003 031f 	and.w	r3, r3, #31
 8007408:	2210      	movs	r2, #16
 800740a:	409a      	lsls	r2, r3
 800740c:	69bb      	ldr	r3, [r7, #24]
 800740e:	4013      	ands	r3, r2
 8007410:	2b00      	cmp	r3, #0
 8007412:	f000 80a6 	beq.w	8007562 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a85      	ldr	r2, [pc, #532]	; (8007630 <HAL_DMA_IRQHandler+0x690>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d04a      	beq.n	80074b6 <HAL_DMA_IRQHandler+0x516>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4a83      	ldr	r2, [pc, #524]	; (8007634 <HAL_DMA_IRQHandler+0x694>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d045      	beq.n	80074b6 <HAL_DMA_IRQHandler+0x516>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4a82      	ldr	r2, [pc, #520]	; (8007638 <HAL_DMA_IRQHandler+0x698>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d040      	beq.n	80074b6 <HAL_DMA_IRQHandler+0x516>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4a80      	ldr	r2, [pc, #512]	; (800763c <HAL_DMA_IRQHandler+0x69c>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d03b      	beq.n	80074b6 <HAL_DMA_IRQHandler+0x516>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	4a7f      	ldr	r2, [pc, #508]	; (8007640 <HAL_DMA_IRQHandler+0x6a0>)
 8007444:	4293      	cmp	r3, r2
 8007446:	d036      	beq.n	80074b6 <HAL_DMA_IRQHandler+0x516>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4a7d      	ldr	r2, [pc, #500]	; (8007644 <HAL_DMA_IRQHandler+0x6a4>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d031      	beq.n	80074b6 <HAL_DMA_IRQHandler+0x516>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4a7c      	ldr	r2, [pc, #496]	; (8007648 <HAL_DMA_IRQHandler+0x6a8>)
 8007458:	4293      	cmp	r3, r2
 800745a:	d02c      	beq.n	80074b6 <HAL_DMA_IRQHandler+0x516>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4a7a      	ldr	r2, [pc, #488]	; (800764c <HAL_DMA_IRQHandler+0x6ac>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d027      	beq.n	80074b6 <HAL_DMA_IRQHandler+0x516>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4a79      	ldr	r2, [pc, #484]	; (8007650 <HAL_DMA_IRQHandler+0x6b0>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d022      	beq.n	80074b6 <HAL_DMA_IRQHandler+0x516>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4a77      	ldr	r2, [pc, #476]	; (8007654 <HAL_DMA_IRQHandler+0x6b4>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d01d      	beq.n	80074b6 <HAL_DMA_IRQHandler+0x516>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4a76      	ldr	r2, [pc, #472]	; (8007658 <HAL_DMA_IRQHandler+0x6b8>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d018      	beq.n	80074b6 <HAL_DMA_IRQHandler+0x516>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a74      	ldr	r2, [pc, #464]	; (800765c <HAL_DMA_IRQHandler+0x6bc>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d013      	beq.n	80074b6 <HAL_DMA_IRQHandler+0x516>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4a73      	ldr	r2, [pc, #460]	; (8007660 <HAL_DMA_IRQHandler+0x6c0>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d00e      	beq.n	80074b6 <HAL_DMA_IRQHandler+0x516>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a71      	ldr	r2, [pc, #452]	; (8007664 <HAL_DMA_IRQHandler+0x6c4>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d009      	beq.n	80074b6 <HAL_DMA_IRQHandler+0x516>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4a70      	ldr	r2, [pc, #448]	; (8007668 <HAL_DMA_IRQHandler+0x6c8>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d004      	beq.n	80074b6 <HAL_DMA_IRQHandler+0x516>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a6e      	ldr	r2, [pc, #440]	; (800766c <HAL_DMA_IRQHandler+0x6cc>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d10a      	bne.n	80074cc <HAL_DMA_IRQHandler+0x52c>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f003 0308 	and.w	r3, r3, #8
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	bf14      	ite	ne
 80074c4:	2301      	movne	r3, #1
 80074c6:	2300      	moveq	r3, #0
 80074c8:	b2db      	uxtb	r3, r3
 80074ca:	e009      	b.n	80074e0 <HAL_DMA_IRQHandler+0x540>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f003 0304 	and.w	r3, r3, #4
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	bf14      	ite	ne
 80074da:	2301      	movne	r3, #1
 80074dc:	2300      	moveq	r3, #0
 80074de:	b2db      	uxtb	r3, r3
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d03e      	beq.n	8007562 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074e8:	f003 031f 	and.w	r3, r3, #31
 80074ec:	2210      	movs	r2, #16
 80074ee:	409a      	lsls	r2, r3
 80074f0:	6a3b      	ldr	r3, [r7, #32]
 80074f2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d018      	beq.n	8007534 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800750c:	2b00      	cmp	r3, #0
 800750e:	d108      	bne.n	8007522 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007514:	2b00      	cmp	r3, #0
 8007516:	d024      	beq.n	8007562 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800751c:	6878      	ldr	r0, [r7, #4]
 800751e:	4798      	blx	r3
 8007520:	e01f      	b.n	8007562 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007526:	2b00      	cmp	r3, #0
 8007528:	d01b      	beq.n	8007562 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	4798      	blx	r3
 8007532:	e016      	b.n	8007562 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800753e:	2b00      	cmp	r3, #0
 8007540:	d107      	bne.n	8007552 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	681a      	ldr	r2, [r3, #0]
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f022 0208 	bic.w	r2, r2, #8
 8007550:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007556:	2b00      	cmp	r3, #0
 8007558:	d003      	beq.n	8007562 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007566:	f003 031f 	and.w	r3, r3, #31
 800756a:	2220      	movs	r2, #32
 800756c:	409a      	lsls	r2, r3
 800756e:	69bb      	ldr	r3, [r7, #24]
 8007570:	4013      	ands	r3, r2
 8007572:	2b00      	cmp	r3, #0
 8007574:	f000 8110 	beq.w	8007798 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	4a2c      	ldr	r2, [pc, #176]	; (8007630 <HAL_DMA_IRQHandler+0x690>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d04a      	beq.n	8007618 <HAL_DMA_IRQHandler+0x678>
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	4a2b      	ldr	r2, [pc, #172]	; (8007634 <HAL_DMA_IRQHandler+0x694>)
 8007588:	4293      	cmp	r3, r2
 800758a:	d045      	beq.n	8007618 <HAL_DMA_IRQHandler+0x678>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	4a29      	ldr	r2, [pc, #164]	; (8007638 <HAL_DMA_IRQHandler+0x698>)
 8007592:	4293      	cmp	r3, r2
 8007594:	d040      	beq.n	8007618 <HAL_DMA_IRQHandler+0x678>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4a28      	ldr	r2, [pc, #160]	; (800763c <HAL_DMA_IRQHandler+0x69c>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d03b      	beq.n	8007618 <HAL_DMA_IRQHandler+0x678>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a26      	ldr	r2, [pc, #152]	; (8007640 <HAL_DMA_IRQHandler+0x6a0>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d036      	beq.n	8007618 <HAL_DMA_IRQHandler+0x678>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a25      	ldr	r2, [pc, #148]	; (8007644 <HAL_DMA_IRQHandler+0x6a4>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d031      	beq.n	8007618 <HAL_DMA_IRQHandler+0x678>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a23      	ldr	r2, [pc, #140]	; (8007648 <HAL_DMA_IRQHandler+0x6a8>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d02c      	beq.n	8007618 <HAL_DMA_IRQHandler+0x678>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a22      	ldr	r2, [pc, #136]	; (800764c <HAL_DMA_IRQHandler+0x6ac>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d027      	beq.n	8007618 <HAL_DMA_IRQHandler+0x678>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a20      	ldr	r2, [pc, #128]	; (8007650 <HAL_DMA_IRQHandler+0x6b0>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d022      	beq.n	8007618 <HAL_DMA_IRQHandler+0x678>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a1f      	ldr	r2, [pc, #124]	; (8007654 <HAL_DMA_IRQHandler+0x6b4>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d01d      	beq.n	8007618 <HAL_DMA_IRQHandler+0x678>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a1d      	ldr	r2, [pc, #116]	; (8007658 <HAL_DMA_IRQHandler+0x6b8>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d018      	beq.n	8007618 <HAL_DMA_IRQHandler+0x678>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a1c      	ldr	r2, [pc, #112]	; (800765c <HAL_DMA_IRQHandler+0x6bc>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d013      	beq.n	8007618 <HAL_DMA_IRQHandler+0x678>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a1a      	ldr	r2, [pc, #104]	; (8007660 <HAL_DMA_IRQHandler+0x6c0>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d00e      	beq.n	8007618 <HAL_DMA_IRQHandler+0x678>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4a19      	ldr	r2, [pc, #100]	; (8007664 <HAL_DMA_IRQHandler+0x6c4>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d009      	beq.n	8007618 <HAL_DMA_IRQHandler+0x678>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4a17      	ldr	r2, [pc, #92]	; (8007668 <HAL_DMA_IRQHandler+0x6c8>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d004      	beq.n	8007618 <HAL_DMA_IRQHandler+0x678>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a16      	ldr	r2, [pc, #88]	; (800766c <HAL_DMA_IRQHandler+0x6cc>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d12b      	bne.n	8007670 <HAL_DMA_IRQHandler+0x6d0>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f003 0310 	and.w	r3, r3, #16
 8007622:	2b00      	cmp	r3, #0
 8007624:	bf14      	ite	ne
 8007626:	2301      	movne	r3, #1
 8007628:	2300      	moveq	r3, #0
 800762a:	b2db      	uxtb	r3, r3
 800762c:	e02a      	b.n	8007684 <HAL_DMA_IRQHandler+0x6e4>
 800762e:	bf00      	nop
 8007630:	40020010 	.word	0x40020010
 8007634:	40020028 	.word	0x40020028
 8007638:	40020040 	.word	0x40020040
 800763c:	40020058 	.word	0x40020058
 8007640:	40020070 	.word	0x40020070
 8007644:	40020088 	.word	0x40020088
 8007648:	400200a0 	.word	0x400200a0
 800764c:	400200b8 	.word	0x400200b8
 8007650:	40020410 	.word	0x40020410
 8007654:	40020428 	.word	0x40020428
 8007658:	40020440 	.word	0x40020440
 800765c:	40020458 	.word	0x40020458
 8007660:	40020470 	.word	0x40020470
 8007664:	40020488 	.word	0x40020488
 8007668:	400204a0 	.word	0x400204a0
 800766c:	400204b8 	.word	0x400204b8
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f003 0302 	and.w	r3, r3, #2
 800767a:	2b00      	cmp	r3, #0
 800767c:	bf14      	ite	ne
 800767e:	2301      	movne	r3, #1
 8007680:	2300      	moveq	r3, #0
 8007682:	b2db      	uxtb	r3, r3
 8007684:	2b00      	cmp	r3, #0
 8007686:	f000 8087 	beq.w	8007798 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800768e:	f003 031f 	and.w	r3, r3, #31
 8007692:	2220      	movs	r2, #32
 8007694:	409a      	lsls	r2, r3
 8007696:	6a3b      	ldr	r3, [r7, #32]
 8007698:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80076a0:	b2db      	uxtb	r3, r3
 80076a2:	2b04      	cmp	r3, #4
 80076a4:	d139      	bne.n	800771a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	681a      	ldr	r2, [r3, #0]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f022 0216 	bic.w	r2, r2, #22
 80076b4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	695a      	ldr	r2, [r3, #20]
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80076c4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d103      	bne.n	80076d6 <HAL_DMA_IRQHandler+0x736>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d007      	beq.n	80076e6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	681a      	ldr	r2, [r3, #0]
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f022 0208 	bic.w	r2, r2, #8
 80076e4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076ea:	f003 031f 	and.w	r3, r3, #31
 80076ee:	223f      	movs	r2, #63	; 0x3f
 80076f0:	409a      	lsls	r2, r3
 80076f2:	6a3b      	ldr	r3, [r7, #32]
 80076f4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2201      	movs	r2, #1
 80076fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2200      	movs	r2, #0
 8007702:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800770a:	2b00      	cmp	r3, #0
 800770c:	f000 834a 	beq.w	8007da4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007714:	6878      	ldr	r0, [r7, #4]
 8007716:	4798      	blx	r3
          }
          return;
 8007718:	e344      	b.n	8007da4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007724:	2b00      	cmp	r3, #0
 8007726:	d018      	beq.n	800775a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007732:	2b00      	cmp	r3, #0
 8007734:	d108      	bne.n	8007748 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800773a:	2b00      	cmp	r3, #0
 800773c:	d02c      	beq.n	8007798 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	4798      	blx	r3
 8007746:	e027      	b.n	8007798 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800774c:	2b00      	cmp	r3, #0
 800774e:	d023      	beq.n	8007798 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007754:	6878      	ldr	r0, [r7, #4]
 8007756:	4798      	blx	r3
 8007758:	e01e      	b.n	8007798 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007764:	2b00      	cmp	r3, #0
 8007766:	d10f      	bne.n	8007788 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	681a      	ldr	r2, [r3, #0]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f022 0210 	bic.w	r2, r2, #16
 8007776:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2201      	movs	r2, #1
 800777c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2200      	movs	r2, #0
 8007784:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800778c:	2b00      	cmp	r3, #0
 800778e:	d003      	beq.n	8007798 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800779c:	2b00      	cmp	r3, #0
 800779e:	f000 8306 	beq.w	8007dae <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077a6:	f003 0301 	and.w	r3, r3, #1
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	f000 8088 	beq.w	80078c0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2204      	movs	r2, #4
 80077b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a7a      	ldr	r2, [pc, #488]	; (80079a8 <HAL_DMA_IRQHandler+0xa08>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d04a      	beq.n	8007858 <HAL_DMA_IRQHandler+0x8b8>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	4a79      	ldr	r2, [pc, #484]	; (80079ac <HAL_DMA_IRQHandler+0xa0c>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d045      	beq.n	8007858 <HAL_DMA_IRQHandler+0x8b8>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a77      	ldr	r2, [pc, #476]	; (80079b0 <HAL_DMA_IRQHandler+0xa10>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d040      	beq.n	8007858 <HAL_DMA_IRQHandler+0x8b8>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a76      	ldr	r2, [pc, #472]	; (80079b4 <HAL_DMA_IRQHandler+0xa14>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d03b      	beq.n	8007858 <HAL_DMA_IRQHandler+0x8b8>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a74      	ldr	r2, [pc, #464]	; (80079b8 <HAL_DMA_IRQHandler+0xa18>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d036      	beq.n	8007858 <HAL_DMA_IRQHandler+0x8b8>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a73      	ldr	r2, [pc, #460]	; (80079bc <HAL_DMA_IRQHandler+0xa1c>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d031      	beq.n	8007858 <HAL_DMA_IRQHandler+0x8b8>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4a71      	ldr	r2, [pc, #452]	; (80079c0 <HAL_DMA_IRQHandler+0xa20>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d02c      	beq.n	8007858 <HAL_DMA_IRQHandler+0x8b8>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4a70      	ldr	r2, [pc, #448]	; (80079c4 <HAL_DMA_IRQHandler+0xa24>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d027      	beq.n	8007858 <HAL_DMA_IRQHandler+0x8b8>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4a6e      	ldr	r2, [pc, #440]	; (80079c8 <HAL_DMA_IRQHandler+0xa28>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d022      	beq.n	8007858 <HAL_DMA_IRQHandler+0x8b8>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	4a6d      	ldr	r2, [pc, #436]	; (80079cc <HAL_DMA_IRQHandler+0xa2c>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d01d      	beq.n	8007858 <HAL_DMA_IRQHandler+0x8b8>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a6b      	ldr	r2, [pc, #428]	; (80079d0 <HAL_DMA_IRQHandler+0xa30>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d018      	beq.n	8007858 <HAL_DMA_IRQHandler+0x8b8>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	4a6a      	ldr	r2, [pc, #424]	; (80079d4 <HAL_DMA_IRQHandler+0xa34>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d013      	beq.n	8007858 <HAL_DMA_IRQHandler+0x8b8>
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	4a68      	ldr	r2, [pc, #416]	; (80079d8 <HAL_DMA_IRQHandler+0xa38>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d00e      	beq.n	8007858 <HAL_DMA_IRQHandler+0x8b8>
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	4a67      	ldr	r2, [pc, #412]	; (80079dc <HAL_DMA_IRQHandler+0xa3c>)
 8007840:	4293      	cmp	r3, r2
 8007842:	d009      	beq.n	8007858 <HAL_DMA_IRQHandler+0x8b8>
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4a65      	ldr	r2, [pc, #404]	; (80079e0 <HAL_DMA_IRQHandler+0xa40>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d004      	beq.n	8007858 <HAL_DMA_IRQHandler+0x8b8>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	4a64      	ldr	r2, [pc, #400]	; (80079e4 <HAL_DMA_IRQHandler+0xa44>)
 8007854:	4293      	cmp	r3, r2
 8007856:	d108      	bne.n	800786a <HAL_DMA_IRQHandler+0x8ca>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	681a      	ldr	r2, [r3, #0]
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f022 0201 	bic.w	r2, r2, #1
 8007866:	601a      	str	r2, [r3, #0]
 8007868:	e007      	b.n	800787a <HAL_DMA_IRQHandler+0x8da>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	681a      	ldr	r2, [r3, #0]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f022 0201 	bic.w	r2, r2, #1
 8007878:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	3301      	adds	r3, #1
 800787e:	60fb      	str	r3, [r7, #12]
 8007880:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007882:	429a      	cmp	r2, r3
 8007884:	d307      	bcc.n	8007896 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f003 0301 	and.w	r3, r3, #1
 8007890:	2b00      	cmp	r3, #0
 8007892:	d1f2      	bne.n	800787a <HAL_DMA_IRQHandler+0x8da>
 8007894:	e000      	b.n	8007898 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8007896:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f003 0301 	and.w	r3, r3, #1
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d004      	beq.n	80078b0 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2203      	movs	r2, #3
 80078aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80078ae:	e003      	b.n	80078b8 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2201      	movs	r2, #1
 80078b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2200      	movs	r2, #0
 80078bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	f000 8272 	beq.w	8007dae <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	4798      	blx	r3
 80078d2:	e26c      	b.n	8007dae <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4a43      	ldr	r2, [pc, #268]	; (80079e8 <HAL_DMA_IRQHandler+0xa48>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d022      	beq.n	8007924 <HAL_DMA_IRQHandler+0x984>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	4a42      	ldr	r2, [pc, #264]	; (80079ec <HAL_DMA_IRQHandler+0xa4c>)
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d01d      	beq.n	8007924 <HAL_DMA_IRQHandler+0x984>
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	4a40      	ldr	r2, [pc, #256]	; (80079f0 <HAL_DMA_IRQHandler+0xa50>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d018      	beq.n	8007924 <HAL_DMA_IRQHandler+0x984>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	4a3f      	ldr	r2, [pc, #252]	; (80079f4 <HAL_DMA_IRQHandler+0xa54>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d013      	beq.n	8007924 <HAL_DMA_IRQHandler+0x984>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	4a3d      	ldr	r2, [pc, #244]	; (80079f8 <HAL_DMA_IRQHandler+0xa58>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d00e      	beq.n	8007924 <HAL_DMA_IRQHandler+0x984>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	4a3c      	ldr	r2, [pc, #240]	; (80079fc <HAL_DMA_IRQHandler+0xa5c>)
 800790c:	4293      	cmp	r3, r2
 800790e:	d009      	beq.n	8007924 <HAL_DMA_IRQHandler+0x984>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4a3a      	ldr	r2, [pc, #232]	; (8007a00 <HAL_DMA_IRQHandler+0xa60>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d004      	beq.n	8007924 <HAL_DMA_IRQHandler+0x984>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	4a39      	ldr	r2, [pc, #228]	; (8007a04 <HAL_DMA_IRQHandler+0xa64>)
 8007920:	4293      	cmp	r3, r2
 8007922:	d101      	bne.n	8007928 <HAL_DMA_IRQHandler+0x988>
 8007924:	2301      	movs	r3, #1
 8007926:	e000      	b.n	800792a <HAL_DMA_IRQHandler+0x98a>
 8007928:	2300      	movs	r3, #0
 800792a:	2b00      	cmp	r3, #0
 800792c:	f000 823f 	beq.w	8007dae <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800793c:	f003 031f 	and.w	r3, r3, #31
 8007940:	2204      	movs	r2, #4
 8007942:	409a      	lsls	r2, r3
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	4013      	ands	r3, r2
 8007948:	2b00      	cmp	r3, #0
 800794a:	f000 80cd 	beq.w	8007ae8 <HAL_DMA_IRQHandler+0xb48>
 800794e:	693b      	ldr	r3, [r7, #16]
 8007950:	f003 0304 	and.w	r3, r3, #4
 8007954:	2b00      	cmp	r3, #0
 8007956:	f000 80c7 	beq.w	8007ae8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800795e:	f003 031f 	and.w	r3, r3, #31
 8007962:	2204      	movs	r2, #4
 8007964:	409a      	lsls	r2, r3
 8007966:	69fb      	ldr	r3, [r7, #28]
 8007968:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007970:	2b00      	cmp	r3, #0
 8007972:	d049      	beq.n	8007a08 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007974:	693b      	ldr	r3, [r7, #16]
 8007976:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800797a:	2b00      	cmp	r3, #0
 800797c:	d109      	bne.n	8007992 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007982:	2b00      	cmp	r3, #0
 8007984:	f000 8210 	beq.w	8007da8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007990:	e20a      	b.n	8007da8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007996:	2b00      	cmp	r3, #0
 8007998:	f000 8206 	beq.w	8007da8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079a0:	6878      	ldr	r0, [r7, #4]
 80079a2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80079a4:	e200      	b.n	8007da8 <HAL_DMA_IRQHandler+0xe08>
 80079a6:	bf00      	nop
 80079a8:	40020010 	.word	0x40020010
 80079ac:	40020028 	.word	0x40020028
 80079b0:	40020040 	.word	0x40020040
 80079b4:	40020058 	.word	0x40020058
 80079b8:	40020070 	.word	0x40020070
 80079bc:	40020088 	.word	0x40020088
 80079c0:	400200a0 	.word	0x400200a0
 80079c4:	400200b8 	.word	0x400200b8
 80079c8:	40020410 	.word	0x40020410
 80079cc:	40020428 	.word	0x40020428
 80079d0:	40020440 	.word	0x40020440
 80079d4:	40020458 	.word	0x40020458
 80079d8:	40020470 	.word	0x40020470
 80079dc:	40020488 	.word	0x40020488
 80079e0:	400204a0 	.word	0x400204a0
 80079e4:	400204b8 	.word	0x400204b8
 80079e8:	58025408 	.word	0x58025408
 80079ec:	5802541c 	.word	0x5802541c
 80079f0:	58025430 	.word	0x58025430
 80079f4:	58025444 	.word	0x58025444
 80079f8:	58025458 	.word	0x58025458
 80079fc:	5802546c 	.word	0x5802546c
 8007a00:	58025480 	.word	0x58025480
 8007a04:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	f003 0320 	and.w	r3, r3, #32
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d160      	bne.n	8007ad4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	4a7f      	ldr	r2, [pc, #508]	; (8007c14 <HAL_DMA_IRQHandler+0xc74>)
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	d04a      	beq.n	8007ab2 <HAL_DMA_IRQHandler+0xb12>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4a7d      	ldr	r2, [pc, #500]	; (8007c18 <HAL_DMA_IRQHandler+0xc78>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d045      	beq.n	8007ab2 <HAL_DMA_IRQHandler+0xb12>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	4a7c      	ldr	r2, [pc, #496]	; (8007c1c <HAL_DMA_IRQHandler+0xc7c>)
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	d040      	beq.n	8007ab2 <HAL_DMA_IRQHandler+0xb12>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4a7a      	ldr	r2, [pc, #488]	; (8007c20 <HAL_DMA_IRQHandler+0xc80>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d03b      	beq.n	8007ab2 <HAL_DMA_IRQHandler+0xb12>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	4a79      	ldr	r2, [pc, #484]	; (8007c24 <HAL_DMA_IRQHandler+0xc84>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d036      	beq.n	8007ab2 <HAL_DMA_IRQHandler+0xb12>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4a77      	ldr	r2, [pc, #476]	; (8007c28 <HAL_DMA_IRQHandler+0xc88>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d031      	beq.n	8007ab2 <HAL_DMA_IRQHandler+0xb12>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a76      	ldr	r2, [pc, #472]	; (8007c2c <HAL_DMA_IRQHandler+0xc8c>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d02c      	beq.n	8007ab2 <HAL_DMA_IRQHandler+0xb12>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	4a74      	ldr	r2, [pc, #464]	; (8007c30 <HAL_DMA_IRQHandler+0xc90>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d027      	beq.n	8007ab2 <HAL_DMA_IRQHandler+0xb12>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	4a73      	ldr	r2, [pc, #460]	; (8007c34 <HAL_DMA_IRQHandler+0xc94>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d022      	beq.n	8007ab2 <HAL_DMA_IRQHandler+0xb12>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4a71      	ldr	r2, [pc, #452]	; (8007c38 <HAL_DMA_IRQHandler+0xc98>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d01d      	beq.n	8007ab2 <HAL_DMA_IRQHandler+0xb12>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	4a70      	ldr	r2, [pc, #448]	; (8007c3c <HAL_DMA_IRQHandler+0xc9c>)
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d018      	beq.n	8007ab2 <HAL_DMA_IRQHandler+0xb12>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	4a6e      	ldr	r2, [pc, #440]	; (8007c40 <HAL_DMA_IRQHandler+0xca0>)
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d013      	beq.n	8007ab2 <HAL_DMA_IRQHandler+0xb12>
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	4a6d      	ldr	r2, [pc, #436]	; (8007c44 <HAL_DMA_IRQHandler+0xca4>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d00e      	beq.n	8007ab2 <HAL_DMA_IRQHandler+0xb12>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	4a6b      	ldr	r2, [pc, #428]	; (8007c48 <HAL_DMA_IRQHandler+0xca8>)
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d009      	beq.n	8007ab2 <HAL_DMA_IRQHandler+0xb12>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	4a6a      	ldr	r2, [pc, #424]	; (8007c4c <HAL_DMA_IRQHandler+0xcac>)
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d004      	beq.n	8007ab2 <HAL_DMA_IRQHandler+0xb12>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	4a68      	ldr	r2, [pc, #416]	; (8007c50 <HAL_DMA_IRQHandler+0xcb0>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d108      	bne.n	8007ac4 <HAL_DMA_IRQHandler+0xb24>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	681a      	ldr	r2, [r3, #0]
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f022 0208 	bic.w	r2, r2, #8
 8007ac0:	601a      	str	r2, [r3, #0]
 8007ac2:	e007      	b.n	8007ad4 <HAL_DMA_IRQHandler+0xb34>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	681a      	ldr	r2, [r3, #0]
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f022 0204 	bic.w	r2, r2, #4
 8007ad2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	f000 8165 	beq.w	8007da8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007ae6:	e15f      	b.n	8007da8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007aec:	f003 031f 	and.w	r3, r3, #31
 8007af0:	2202      	movs	r2, #2
 8007af2:	409a      	lsls	r2, r3
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	4013      	ands	r3, r2
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	f000 80c5 	beq.w	8007c88 <HAL_DMA_IRQHandler+0xce8>
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	f003 0302 	and.w	r3, r3, #2
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	f000 80bf 	beq.w	8007c88 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b0e:	f003 031f 	and.w	r3, r3, #31
 8007b12:	2202      	movs	r2, #2
 8007b14:	409a      	lsls	r2, r3
 8007b16:	69fb      	ldr	r3, [r7, #28]
 8007b18:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d018      	beq.n	8007b56 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007b24:	693b      	ldr	r3, [r7, #16]
 8007b26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d109      	bne.n	8007b42 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	f000 813a 	beq.w	8007dac <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b3c:	6878      	ldr	r0, [r7, #4]
 8007b3e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007b40:	e134      	b.n	8007dac <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	f000 8130 	beq.w	8007dac <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b50:	6878      	ldr	r0, [r7, #4]
 8007b52:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007b54:	e12a      	b.n	8007dac <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	f003 0320 	and.w	r3, r3, #32
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	f040 8089 	bne.w	8007c74 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4a2b      	ldr	r2, [pc, #172]	; (8007c14 <HAL_DMA_IRQHandler+0xc74>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d04a      	beq.n	8007c02 <HAL_DMA_IRQHandler+0xc62>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a29      	ldr	r2, [pc, #164]	; (8007c18 <HAL_DMA_IRQHandler+0xc78>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d045      	beq.n	8007c02 <HAL_DMA_IRQHandler+0xc62>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a28      	ldr	r2, [pc, #160]	; (8007c1c <HAL_DMA_IRQHandler+0xc7c>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d040      	beq.n	8007c02 <HAL_DMA_IRQHandler+0xc62>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4a26      	ldr	r2, [pc, #152]	; (8007c20 <HAL_DMA_IRQHandler+0xc80>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d03b      	beq.n	8007c02 <HAL_DMA_IRQHandler+0xc62>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4a25      	ldr	r2, [pc, #148]	; (8007c24 <HAL_DMA_IRQHandler+0xc84>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d036      	beq.n	8007c02 <HAL_DMA_IRQHandler+0xc62>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a23      	ldr	r2, [pc, #140]	; (8007c28 <HAL_DMA_IRQHandler+0xc88>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d031      	beq.n	8007c02 <HAL_DMA_IRQHandler+0xc62>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4a22      	ldr	r2, [pc, #136]	; (8007c2c <HAL_DMA_IRQHandler+0xc8c>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d02c      	beq.n	8007c02 <HAL_DMA_IRQHandler+0xc62>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	4a20      	ldr	r2, [pc, #128]	; (8007c30 <HAL_DMA_IRQHandler+0xc90>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d027      	beq.n	8007c02 <HAL_DMA_IRQHandler+0xc62>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4a1f      	ldr	r2, [pc, #124]	; (8007c34 <HAL_DMA_IRQHandler+0xc94>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d022      	beq.n	8007c02 <HAL_DMA_IRQHandler+0xc62>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a1d      	ldr	r2, [pc, #116]	; (8007c38 <HAL_DMA_IRQHandler+0xc98>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d01d      	beq.n	8007c02 <HAL_DMA_IRQHandler+0xc62>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4a1c      	ldr	r2, [pc, #112]	; (8007c3c <HAL_DMA_IRQHandler+0xc9c>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d018      	beq.n	8007c02 <HAL_DMA_IRQHandler+0xc62>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a1a      	ldr	r2, [pc, #104]	; (8007c40 <HAL_DMA_IRQHandler+0xca0>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d013      	beq.n	8007c02 <HAL_DMA_IRQHandler+0xc62>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a19      	ldr	r2, [pc, #100]	; (8007c44 <HAL_DMA_IRQHandler+0xca4>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d00e      	beq.n	8007c02 <HAL_DMA_IRQHandler+0xc62>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a17      	ldr	r2, [pc, #92]	; (8007c48 <HAL_DMA_IRQHandler+0xca8>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d009      	beq.n	8007c02 <HAL_DMA_IRQHandler+0xc62>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	4a16      	ldr	r2, [pc, #88]	; (8007c4c <HAL_DMA_IRQHandler+0xcac>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d004      	beq.n	8007c02 <HAL_DMA_IRQHandler+0xc62>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4a14      	ldr	r2, [pc, #80]	; (8007c50 <HAL_DMA_IRQHandler+0xcb0>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d128      	bne.n	8007c54 <HAL_DMA_IRQHandler+0xcb4>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	681a      	ldr	r2, [r3, #0]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f022 0214 	bic.w	r2, r2, #20
 8007c10:	601a      	str	r2, [r3, #0]
 8007c12:	e027      	b.n	8007c64 <HAL_DMA_IRQHandler+0xcc4>
 8007c14:	40020010 	.word	0x40020010
 8007c18:	40020028 	.word	0x40020028
 8007c1c:	40020040 	.word	0x40020040
 8007c20:	40020058 	.word	0x40020058
 8007c24:	40020070 	.word	0x40020070
 8007c28:	40020088 	.word	0x40020088
 8007c2c:	400200a0 	.word	0x400200a0
 8007c30:	400200b8 	.word	0x400200b8
 8007c34:	40020410 	.word	0x40020410
 8007c38:	40020428 	.word	0x40020428
 8007c3c:	40020440 	.word	0x40020440
 8007c40:	40020458 	.word	0x40020458
 8007c44:	40020470 	.word	0x40020470
 8007c48:	40020488 	.word	0x40020488
 8007c4c:	400204a0 	.word	0x400204a0
 8007c50:	400204b8 	.word	0x400204b8
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	681a      	ldr	r2, [r3, #0]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f022 020a 	bic.w	r2, r2, #10
 8007c62:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2201      	movs	r2, #1
 8007c68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	f000 8097 	beq.w	8007dac <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c82:	6878      	ldr	r0, [r7, #4]
 8007c84:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007c86:	e091      	b.n	8007dac <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c8c:	f003 031f 	and.w	r3, r3, #31
 8007c90:	2208      	movs	r2, #8
 8007c92:	409a      	lsls	r2, r3
 8007c94:	697b      	ldr	r3, [r7, #20]
 8007c96:	4013      	ands	r3, r2
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	f000 8088 	beq.w	8007dae <HAL_DMA_IRQHandler+0xe0e>
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	f003 0308 	and.w	r3, r3, #8
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	f000 8082 	beq.w	8007dae <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	4a41      	ldr	r2, [pc, #260]	; (8007db4 <HAL_DMA_IRQHandler+0xe14>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d04a      	beq.n	8007d4a <HAL_DMA_IRQHandler+0xdaa>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	4a3f      	ldr	r2, [pc, #252]	; (8007db8 <HAL_DMA_IRQHandler+0xe18>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d045      	beq.n	8007d4a <HAL_DMA_IRQHandler+0xdaa>
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	4a3e      	ldr	r2, [pc, #248]	; (8007dbc <HAL_DMA_IRQHandler+0xe1c>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d040      	beq.n	8007d4a <HAL_DMA_IRQHandler+0xdaa>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	4a3c      	ldr	r2, [pc, #240]	; (8007dc0 <HAL_DMA_IRQHandler+0xe20>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d03b      	beq.n	8007d4a <HAL_DMA_IRQHandler+0xdaa>
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	4a3b      	ldr	r2, [pc, #236]	; (8007dc4 <HAL_DMA_IRQHandler+0xe24>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d036      	beq.n	8007d4a <HAL_DMA_IRQHandler+0xdaa>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4a39      	ldr	r2, [pc, #228]	; (8007dc8 <HAL_DMA_IRQHandler+0xe28>)
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d031      	beq.n	8007d4a <HAL_DMA_IRQHandler+0xdaa>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4a38      	ldr	r2, [pc, #224]	; (8007dcc <HAL_DMA_IRQHandler+0xe2c>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d02c      	beq.n	8007d4a <HAL_DMA_IRQHandler+0xdaa>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4a36      	ldr	r2, [pc, #216]	; (8007dd0 <HAL_DMA_IRQHandler+0xe30>)
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d027      	beq.n	8007d4a <HAL_DMA_IRQHandler+0xdaa>
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	4a35      	ldr	r2, [pc, #212]	; (8007dd4 <HAL_DMA_IRQHandler+0xe34>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d022      	beq.n	8007d4a <HAL_DMA_IRQHandler+0xdaa>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	4a33      	ldr	r2, [pc, #204]	; (8007dd8 <HAL_DMA_IRQHandler+0xe38>)
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d01d      	beq.n	8007d4a <HAL_DMA_IRQHandler+0xdaa>
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	4a32      	ldr	r2, [pc, #200]	; (8007ddc <HAL_DMA_IRQHandler+0xe3c>)
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d018      	beq.n	8007d4a <HAL_DMA_IRQHandler+0xdaa>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a30      	ldr	r2, [pc, #192]	; (8007de0 <HAL_DMA_IRQHandler+0xe40>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d013      	beq.n	8007d4a <HAL_DMA_IRQHandler+0xdaa>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a2f      	ldr	r2, [pc, #188]	; (8007de4 <HAL_DMA_IRQHandler+0xe44>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d00e      	beq.n	8007d4a <HAL_DMA_IRQHandler+0xdaa>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a2d      	ldr	r2, [pc, #180]	; (8007de8 <HAL_DMA_IRQHandler+0xe48>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d009      	beq.n	8007d4a <HAL_DMA_IRQHandler+0xdaa>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4a2c      	ldr	r2, [pc, #176]	; (8007dec <HAL_DMA_IRQHandler+0xe4c>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d004      	beq.n	8007d4a <HAL_DMA_IRQHandler+0xdaa>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a2a      	ldr	r2, [pc, #168]	; (8007df0 <HAL_DMA_IRQHandler+0xe50>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d108      	bne.n	8007d5c <HAL_DMA_IRQHandler+0xdbc>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	681a      	ldr	r2, [r3, #0]
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f022 021c 	bic.w	r2, r2, #28
 8007d58:	601a      	str	r2, [r3, #0]
 8007d5a:	e007      	b.n	8007d6c <HAL_DMA_IRQHandler+0xdcc>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	681a      	ldr	r2, [r3, #0]
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f022 020e 	bic.w	r2, r2, #14
 8007d6a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d70:	f003 031f 	and.w	r3, r3, #31
 8007d74:	2201      	movs	r2, #1
 8007d76:	409a      	lsls	r2, r3
 8007d78:	69fb      	ldr	r3, [r7, #28]
 8007d7a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2201      	movs	r2, #1
 8007d80:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2201      	movs	r2, #1
 8007d86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d009      	beq.n	8007dae <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	4798      	blx	r3
 8007da2:	e004      	b.n	8007dae <HAL_DMA_IRQHandler+0xe0e>
          return;
 8007da4:	bf00      	nop
 8007da6:	e002      	b.n	8007dae <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007da8:	bf00      	nop
 8007daa:	e000      	b.n	8007dae <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007dac:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007dae:	3728      	adds	r7, #40	; 0x28
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}
 8007db4:	40020010 	.word	0x40020010
 8007db8:	40020028 	.word	0x40020028
 8007dbc:	40020040 	.word	0x40020040
 8007dc0:	40020058 	.word	0x40020058
 8007dc4:	40020070 	.word	0x40020070
 8007dc8:	40020088 	.word	0x40020088
 8007dcc:	400200a0 	.word	0x400200a0
 8007dd0:	400200b8 	.word	0x400200b8
 8007dd4:	40020410 	.word	0x40020410
 8007dd8:	40020428 	.word	0x40020428
 8007ddc:	40020440 	.word	0x40020440
 8007de0:	40020458 	.word	0x40020458
 8007de4:	40020470 	.word	0x40020470
 8007de8:	40020488 	.word	0x40020488
 8007dec:	400204a0 	.word	0x400204a0
 8007df0:	400204b8 	.word	0x400204b8

08007df4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007df4:	b480      	push	{r7}
 8007df6:	b087      	sub	sp, #28
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	60f8      	str	r0, [r7, #12]
 8007dfc:	60b9      	str	r1, [r7, #8]
 8007dfe:	607a      	str	r2, [r7, #4]
 8007e00:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e06:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e0c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4a7f      	ldr	r2, [pc, #508]	; (8008010 <DMA_SetConfig+0x21c>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d072      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4a7d      	ldr	r2, [pc, #500]	; (8008014 <DMA_SetConfig+0x220>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d06d      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4a7c      	ldr	r2, [pc, #496]	; (8008018 <DMA_SetConfig+0x224>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d068      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	4a7a      	ldr	r2, [pc, #488]	; (800801c <DMA_SetConfig+0x228>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d063      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4a79      	ldr	r2, [pc, #484]	; (8008020 <DMA_SetConfig+0x22c>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d05e      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	4a77      	ldr	r2, [pc, #476]	; (8008024 <DMA_SetConfig+0x230>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d059      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	4a76      	ldr	r2, [pc, #472]	; (8008028 <DMA_SetConfig+0x234>)
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d054      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	4a74      	ldr	r2, [pc, #464]	; (800802c <DMA_SetConfig+0x238>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d04f      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4a73      	ldr	r2, [pc, #460]	; (8008030 <DMA_SetConfig+0x23c>)
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d04a      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4a71      	ldr	r2, [pc, #452]	; (8008034 <DMA_SetConfig+0x240>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d045      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a70      	ldr	r2, [pc, #448]	; (8008038 <DMA_SetConfig+0x244>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d040      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4a6e      	ldr	r2, [pc, #440]	; (800803c <DMA_SetConfig+0x248>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d03b      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a6d      	ldr	r2, [pc, #436]	; (8008040 <DMA_SetConfig+0x24c>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d036      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4a6b      	ldr	r2, [pc, #428]	; (8008044 <DMA_SetConfig+0x250>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d031      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4a6a      	ldr	r2, [pc, #424]	; (8008048 <DMA_SetConfig+0x254>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d02c      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4a68      	ldr	r2, [pc, #416]	; (800804c <DMA_SetConfig+0x258>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d027      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4a67      	ldr	r2, [pc, #412]	; (8008050 <DMA_SetConfig+0x25c>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d022      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a65      	ldr	r2, [pc, #404]	; (8008054 <DMA_SetConfig+0x260>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d01d      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	4a64      	ldr	r2, [pc, #400]	; (8008058 <DMA_SetConfig+0x264>)
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	d018      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	4a62      	ldr	r2, [pc, #392]	; (800805c <DMA_SetConfig+0x268>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d013      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	4a61      	ldr	r2, [pc, #388]	; (8008060 <DMA_SetConfig+0x26c>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d00e      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	4a5f      	ldr	r2, [pc, #380]	; (8008064 <DMA_SetConfig+0x270>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d009      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	4a5e      	ldr	r2, [pc, #376]	; (8008068 <DMA_SetConfig+0x274>)
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d004      	beq.n	8007efe <DMA_SetConfig+0x10a>
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	4a5c      	ldr	r2, [pc, #368]	; (800806c <DMA_SetConfig+0x278>)
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d101      	bne.n	8007f02 <DMA_SetConfig+0x10e>
 8007efe:	2301      	movs	r3, #1
 8007f00:	e000      	b.n	8007f04 <DMA_SetConfig+0x110>
 8007f02:	2300      	movs	r3, #0
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d00d      	beq.n	8007f24 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007f0c:	68fa      	ldr	r2, [r7, #12]
 8007f0e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8007f10:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d004      	beq.n	8007f24 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f1e:	68fa      	ldr	r2, [r7, #12]
 8007f20:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007f22:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4a39      	ldr	r2, [pc, #228]	; (8008010 <DMA_SetConfig+0x21c>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d04a      	beq.n	8007fc4 <DMA_SetConfig+0x1d0>
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	4a38      	ldr	r2, [pc, #224]	; (8008014 <DMA_SetConfig+0x220>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d045      	beq.n	8007fc4 <DMA_SetConfig+0x1d0>
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	4a36      	ldr	r2, [pc, #216]	; (8008018 <DMA_SetConfig+0x224>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d040      	beq.n	8007fc4 <DMA_SetConfig+0x1d0>
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	4a35      	ldr	r2, [pc, #212]	; (800801c <DMA_SetConfig+0x228>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d03b      	beq.n	8007fc4 <DMA_SetConfig+0x1d0>
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	4a33      	ldr	r2, [pc, #204]	; (8008020 <DMA_SetConfig+0x22c>)
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d036      	beq.n	8007fc4 <DMA_SetConfig+0x1d0>
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	4a32      	ldr	r2, [pc, #200]	; (8008024 <DMA_SetConfig+0x230>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d031      	beq.n	8007fc4 <DMA_SetConfig+0x1d0>
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	4a30      	ldr	r2, [pc, #192]	; (8008028 <DMA_SetConfig+0x234>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d02c      	beq.n	8007fc4 <DMA_SetConfig+0x1d0>
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	4a2f      	ldr	r2, [pc, #188]	; (800802c <DMA_SetConfig+0x238>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d027      	beq.n	8007fc4 <DMA_SetConfig+0x1d0>
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a2d      	ldr	r2, [pc, #180]	; (8008030 <DMA_SetConfig+0x23c>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d022      	beq.n	8007fc4 <DMA_SetConfig+0x1d0>
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	4a2c      	ldr	r2, [pc, #176]	; (8008034 <DMA_SetConfig+0x240>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d01d      	beq.n	8007fc4 <DMA_SetConfig+0x1d0>
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	4a2a      	ldr	r2, [pc, #168]	; (8008038 <DMA_SetConfig+0x244>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d018      	beq.n	8007fc4 <DMA_SetConfig+0x1d0>
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4a29      	ldr	r2, [pc, #164]	; (800803c <DMA_SetConfig+0x248>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d013      	beq.n	8007fc4 <DMA_SetConfig+0x1d0>
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a27      	ldr	r2, [pc, #156]	; (8008040 <DMA_SetConfig+0x24c>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d00e      	beq.n	8007fc4 <DMA_SetConfig+0x1d0>
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	4a26      	ldr	r2, [pc, #152]	; (8008044 <DMA_SetConfig+0x250>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d009      	beq.n	8007fc4 <DMA_SetConfig+0x1d0>
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	4a24      	ldr	r2, [pc, #144]	; (8008048 <DMA_SetConfig+0x254>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d004      	beq.n	8007fc4 <DMA_SetConfig+0x1d0>
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	4a23      	ldr	r2, [pc, #140]	; (800804c <DMA_SetConfig+0x258>)
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d101      	bne.n	8007fc8 <DMA_SetConfig+0x1d4>
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	e000      	b.n	8007fca <DMA_SetConfig+0x1d6>
 8007fc8:	2300      	movs	r3, #0
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d059      	beq.n	8008082 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007fd2:	f003 031f 	and.w	r3, r3, #31
 8007fd6:	223f      	movs	r2, #63	; 0x3f
 8007fd8:	409a      	lsls	r2, r3
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	681a      	ldr	r2, [r3, #0]
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007fec:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	683a      	ldr	r2, [r7, #0]
 8007ff4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	689b      	ldr	r3, [r3, #8]
 8007ffa:	2b40      	cmp	r3, #64	; 0x40
 8007ffc:	d138      	bne.n	8008070 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	687a      	ldr	r2, [r7, #4]
 8008004:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	68ba      	ldr	r2, [r7, #8]
 800800c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800800e:	e086      	b.n	800811e <DMA_SetConfig+0x32a>
 8008010:	40020010 	.word	0x40020010
 8008014:	40020028 	.word	0x40020028
 8008018:	40020040 	.word	0x40020040
 800801c:	40020058 	.word	0x40020058
 8008020:	40020070 	.word	0x40020070
 8008024:	40020088 	.word	0x40020088
 8008028:	400200a0 	.word	0x400200a0
 800802c:	400200b8 	.word	0x400200b8
 8008030:	40020410 	.word	0x40020410
 8008034:	40020428 	.word	0x40020428
 8008038:	40020440 	.word	0x40020440
 800803c:	40020458 	.word	0x40020458
 8008040:	40020470 	.word	0x40020470
 8008044:	40020488 	.word	0x40020488
 8008048:	400204a0 	.word	0x400204a0
 800804c:	400204b8 	.word	0x400204b8
 8008050:	58025408 	.word	0x58025408
 8008054:	5802541c 	.word	0x5802541c
 8008058:	58025430 	.word	0x58025430
 800805c:	58025444 	.word	0x58025444
 8008060:	58025458 	.word	0x58025458
 8008064:	5802546c 	.word	0x5802546c
 8008068:	58025480 	.word	0x58025480
 800806c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	68ba      	ldr	r2, [r7, #8]
 8008076:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	687a      	ldr	r2, [r7, #4]
 800807e:	60da      	str	r2, [r3, #12]
}
 8008080:	e04d      	b.n	800811e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	4a29      	ldr	r2, [pc, #164]	; (800812c <DMA_SetConfig+0x338>)
 8008088:	4293      	cmp	r3, r2
 800808a:	d022      	beq.n	80080d2 <DMA_SetConfig+0x2de>
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4a27      	ldr	r2, [pc, #156]	; (8008130 <DMA_SetConfig+0x33c>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d01d      	beq.n	80080d2 <DMA_SetConfig+0x2de>
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	4a26      	ldr	r2, [pc, #152]	; (8008134 <DMA_SetConfig+0x340>)
 800809c:	4293      	cmp	r3, r2
 800809e:	d018      	beq.n	80080d2 <DMA_SetConfig+0x2de>
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	4a24      	ldr	r2, [pc, #144]	; (8008138 <DMA_SetConfig+0x344>)
 80080a6:	4293      	cmp	r3, r2
 80080a8:	d013      	beq.n	80080d2 <DMA_SetConfig+0x2de>
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	4a23      	ldr	r2, [pc, #140]	; (800813c <DMA_SetConfig+0x348>)
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d00e      	beq.n	80080d2 <DMA_SetConfig+0x2de>
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	4a21      	ldr	r2, [pc, #132]	; (8008140 <DMA_SetConfig+0x34c>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d009      	beq.n	80080d2 <DMA_SetConfig+0x2de>
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	4a20      	ldr	r2, [pc, #128]	; (8008144 <DMA_SetConfig+0x350>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d004      	beq.n	80080d2 <DMA_SetConfig+0x2de>
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	4a1e      	ldr	r2, [pc, #120]	; (8008148 <DMA_SetConfig+0x354>)
 80080ce:	4293      	cmp	r3, r2
 80080d0:	d101      	bne.n	80080d6 <DMA_SetConfig+0x2e2>
 80080d2:	2301      	movs	r3, #1
 80080d4:	e000      	b.n	80080d8 <DMA_SetConfig+0x2e4>
 80080d6:	2300      	movs	r3, #0
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d020      	beq.n	800811e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80080e0:	f003 031f 	and.w	r3, r3, #31
 80080e4:	2201      	movs	r2, #1
 80080e6:	409a      	lsls	r2, r3
 80080e8:	693b      	ldr	r3, [r7, #16]
 80080ea:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	683a      	ldr	r2, [r7, #0]
 80080f2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	2b40      	cmp	r3, #64	; 0x40
 80080fa:	d108      	bne.n	800810e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	687a      	ldr	r2, [r7, #4]
 8008102:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	68ba      	ldr	r2, [r7, #8]
 800810a:	60da      	str	r2, [r3, #12]
}
 800810c:	e007      	b.n	800811e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	68ba      	ldr	r2, [r7, #8]
 8008114:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	687a      	ldr	r2, [r7, #4]
 800811c:	60da      	str	r2, [r3, #12]
}
 800811e:	bf00      	nop
 8008120:	371c      	adds	r7, #28
 8008122:	46bd      	mov	sp, r7
 8008124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008128:	4770      	bx	lr
 800812a:	bf00      	nop
 800812c:	58025408 	.word	0x58025408
 8008130:	5802541c 	.word	0x5802541c
 8008134:	58025430 	.word	0x58025430
 8008138:	58025444 	.word	0x58025444
 800813c:	58025458 	.word	0x58025458
 8008140:	5802546c 	.word	0x5802546c
 8008144:	58025480 	.word	0x58025480
 8008148:	58025494 	.word	0x58025494

0800814c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800814c:	b480      	push	{r7}
 800814e:	b085      	sub	sp, #20
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	4a42      	ldr	r2, [pc, #264]	; (8008264 <DMA_CalcBaseAndBitshift+0x118>)
 800815a:	4293      	cmp	r3, r2
 800815c:	d04a      	beq.n	80081f4 <DMA_CalcBaseAndBitshift+0xa8>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4a41      	ldr	r2, [pc, #260]	; (8008268 <DMA_CalcBaseAndBitshift+0x11c>)
 8008164:	4293      	cmp	r3, r2
 8008166:	d045      	beq.n	80081f4 <DMA_CalcBaseAndBitshift+0xa8>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	4a3f      	ldr	r2, [pc, #252]	; (800826c <DMA_CalcBaseAndBitshift+0x120>)
 800816e:	4293      	cmp	r3, r2
 8008170:	d040      	beq.n	80081f4 <DMA_CalcBaseAndBitshift+0xa8>
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	4a3e      	ldr	r2, [pc, #248]	; (8008270 <DMA_CalcBaseAndBitshift+0x124>)
 8008178:	4293      	cmp	r3, r2
 800817a:	d03b      	beq.n	80081f4 <DMA_CalcBaseAndBitshift+0xa8>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	4a3c      	ldr	r2, [pc, #240]	; (8008274 <DMA_CalcBaseAndBitshift+0x128>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d036      	beq.n	80081f4 <DMA_CalcBaseAndBitshift+0xa8>
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	4a3b      	ldr	r2, [pc, #236]	; (8008278 <DMA_CalcBaseAndBitshift+0x12c>)
 800818c:	4293      	cmp	r3, r2
 800818e:	d031      	beq.n	80081f4 <DMA_CalcBaseAndBitshift+0xa8>
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	4a39      	ldr	r2, [pc, #228]	; (800827c <DMA_CalcBaseAndBitshift+0x130>)
 8008196:	4293      	cmp	r3, r2
 8008198:	d02c      	beq.n	80081f4 <DMA_CalcBaseAndBitshift+0xa8>
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	4a38      	ldr	r2, [pc, #224]	; (8008280 <DMA_CalcBaseAndBitshift+0x134>)
 80081a0:	4293      	cmp	r3, r2
 80081a2:	d027      	beq.n	80081f4 <DMA_CalcBaseAndBitshift+0xa8>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	4a36      	ldr	r2, [pc, #216]	; (8008284 <DMA_CalcBaseAndBitshift+0x138>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d022      	beq.n	80081f4 <DMA_CalcBaseAndBitshift+0xa8>
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	4a35      	ldr	r2, [pc, #212]	; (8008288 <DMA_CalcBaseAndBitshift+0x13c>)
 80081b4:	4293      	cmp	r3, r2
 80081b6:	d01d      	beq.n	80081f4 <DMA_CalcBaseAndBitshift+0xa8>
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a33      	ldr	r2, [pc, #204]	; (800828c <DMA_CalcBaseAndBitshift+0x140>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d018      	beq.n	80081f4 <DMA_CalcBaseAndBitshift+0xa8>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	4a32      	ldr	r2, [pc, #200]	; (8008290 <DMA_CalcBaseAndBitshift+0x144>)
 80081c8:	4293      	cmp	r3, r2
 80081ca:	d013      	beq.n	80081f4 <DMA_CalcBaseAndBitshift+0xa8>
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	4a30      	ldr	r2, [pc, #192]	; (8008294 <DMA_CalcBaseAndBitshift+0x148>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d00e      	beq.n	80081f4 <DMA_CalcBaseAndBitshift+0xa8>
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	4a2f      	ldr	r2, [pc, #188]	; (8008298 <DMA_CalcBaseAndBitshift+0x14c>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d009      	beq.n	80081f4 <DMA_CalcBaseAndBitshift+0xa8>
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	4a2d      	ldr	r2, [pc, #180]	; (800829c <DMA_CalcBaseAndBitshift+0x150>)
 80081e6:	4293      	cmp	r3, r2
 80081e8:	d004      	beq.n	80081f4 <DMA_CalcBaseAndBitshift+0xa8>
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	4a2c      	ldr	r2, [pc, #176]	; (80082a0 <DMA_CalcBaseAndBitshift+0x154>)
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d101      	bne.n	80081f8 <DMA_CalcBaseAndBitshift+0xac>
 80081f4:	2301      	movs	r3, #1
 80081f6:	e000      	b.n	80081fa <DMA_CalcBaseAndBitshift+0xae>
 80081f8:	2300      	movs	r3, #0
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d024      	beq.n	8008248 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	b2db      	uxtb	r3, r3
 8008204:	3b10      	subs	r3, #16
 8008206:	4a27      	ldr	r2, [pc, #156]	; (80082a4 <DMA_CalcBaseAndBitshift+0x158>)
 8008208:	fba2 2303 	umull	r2, r3, r2, r3
 800820c:	091b      	lsrs	r3, r3, #4
 800820e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	f003 0307 	and.w	r3, r3, #7
 8008216:	4a24      	ldr	r2, [pc, #144]	; (80082a8 <DMA_CalcBaseAndBitshift+0x15c>)
 8008218:	5cd3      	ldrb	r3, [r2, r3]
 800821a:	461a      	mov	r2, r3
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	2b03      	cmp	r3, #3
 8008224:	d908      	bls.n	8008238 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	461a      	mov	r2, r3
 800822c:	4b1f      	ldr	r3, [pc, #124]	; (80082ac <DMA_CalcBaseAndBitshift+0x160>)
 800822e:	4013      	ands	r3, r2
 8008230:	1d1a      	adds	r2, r3, #4
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	659a      	str	r2, [r3, #88]	; 0x58
 8008236:	e00d      	b.n	8008254 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	461a      	mov	r2, r3
 800823e:	4b1b      	ldr	r3, [pc, #108]	; (80082ac <DMA_CalcBaseAndBitshift+0x160>)
 8008240:	4013      	ands	r3, r2
 8008242:	687a      	ldr	r2, [r7, #4]
 8008244:	6593      	str	r3, [r2, #88]	; 0x58
 8008246:	e005      	b.n	8008254 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8008258:	4618      	mov	r0, r3
 800825a:	3714      	adds	r7, #20
 800825c:	46bd      	mov	sp, r7
 800825e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008262:	4770      	bx	lr
 8008264:	40020010 	.word	0x40020010
 8008268:	40020028 	.word	0x40020028
 800826c:	40020040 	.word	0x40020040
 8008270:	40020058 	.word	0x40020058
 8008274:	40020070 	.word	0x40020070
 8008278:	40020088 	.word	0x40020088
 800827c:	400200a0 	.word	0x400200a0
 8008280:	400200b8 	.word	0x400200b8
 8008284:	40020410 	.word	0x40020410
 8008288:	40020428 	.word	0x40020428
 800828c:	40020440 	.word	0x40020440
 8008290:	40020458 	.word	0x40020458
 8008294:	40020470 	.word	0x40020470
 8008298:	40020488 	.word	0x40020488
 800829c:	400204a0 	.word	0x400204a0
 80082a0:	400204b8 	.word	0x400204b8
 80082a4:	aaaaaaab 	.word	0xaaaaaaab
 80082a8:	08020424 	.word	0x08020424
 80082ac:	fffffc00 	.word	0xfffffc00

080082b0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80082b0:	b480      	push	{r7}
 80082b2:	b085      	sub	sp, #20
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80082b8:	2300      	movs	r3, #0
 80082ba:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	699b      	ldr	r3, [r3, #24]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d120      	bne.n	8008306 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082c8:	2b03      	cmp	r3, #3
 80082ca:	d858      	bhi.n	800837e <DMA_CheckFifoParam+0xce>
 80082cc:	a201      	add	r2, pc, #4	; (adr r2, 80082d4 <DMA_CheckFifoParam+0x24>)
 80082ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082d2:	bf00      	nop
 80082d4:	080082e5 	.word	0x080082e5
 80082d8:	080082f7 	.word	0x080082f7
 80082dc:	080082e5 	.word	0x080082e5
 80082e0:	0800837f 	.word	0x0800837f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d048      	beq.n	8008382 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80082f0:	2301      	movs	r3, #1
 80082f2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80082f4:	e045      	b.n	8008382 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082fa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80082fe:	d142      	bne.n	8008386 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8008300:	2301      	movs	r3, #1
 8008302:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008304:	e03f      	b.n	8008386 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	699b      	ldr	r3, [r3, #24]
 800830a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800830e:	d123      	bne.n	8008358 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008314:	2b03      	cmp	r3, #3
 8008316:	d838      	bhi.n	800838a <DMA_CheckFifoParam+0xda>
 8008318:	a201      	add	r2, pc, #4	; (adr r2, 8008320 <DMA_CheckFifoParam+0x70>)
 800831a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800831e:	bf00      	nop
 8008320:	08008331 	.word	0x08008331
 8008324:	08008337 	.word	0x08008337
 8008328:	08008331 	.word	0x08008331
 800832c:	08008349 	.word	0x08008349
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8008330:	2301      	movs	r3, #1
 8008332:	73fb      	strb	r3, [r7, #15]
        break;
 8008334:	e030      	b.n	8008398 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800833a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800833e:	2b00      	cmp	r3, #0
 8008340:	d025      	beq.n	800838e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8008342:	2301      	movs	r3, #1
 8008344:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008346:	e022      	b.n	800838e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800834c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008350:	d11f      	bne.n	8008392 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8008352:	2301      	movs	r3, #1
 8008354:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008356:	e01c      	b.n	8008392 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800835c:	2b02      	cmp	r3, #2
 800835e:	d902      	bls.n	8008366 <DMA_CheckFifoParam+0xb6>
 8008360:	2b03      	cmp	r3, #3
 8008362:	d003      	beq.n	800836c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8008364:	e018      	b.n	8008398 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8008366:	2301      	movs	r3, #1
 8008368:	73fb      	strb	r3, [r7, #15]
        break;
 800836a:	e015      	b.n	8008398 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008370:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008374:	2b00      	cmp	r3, #0
 8008376:	d00e      	beq.n	8008396 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8008378:	2301      	movs	r3, #1
 800837a:	73fb      	strb	r3, [r7, #15]
    break;
 800837c:	e00b      	b.n	8008396 <DMA_CheckFifoParam+0xe6>
        break;
 800837e:	bf00      	nop
 8008380:	e00a      	b.n	8008398 <DMA_CheckFifoParam+0xe8>
        break;
 8008382:	bf00      	nop
 8008384:	e008      	b.n	8008398 <DMA_CheckFifoParam+0xe8>
        break;
 8008386:	bf00      	nop
 8008388:	e006      	b.n	8008398 <DMA_CheckFifoParam+0xe8>
        break;
 800838a:	bf00      	nop
 800838c:	e004      	b.n	8008398 <DMA_CheckFifoParam+0xe8>
        break;
 800838e:	bf00      	nop
 8008390:	e002      	b.n	8008398 <DMA_CheckFifoParam+0xe8>
        break;
 8008392:	bf00      	nop
 8008394:	e000      	b.n	8008398 <DMA_CheckFifoParam+0xe8>
    break;
 8008396:	bf00      	nop
    }
  }

  return status;
 8008398:	7bfb      	ldrb	r3, [r7, #15]
}
 800839a:	4618      	mov	r0, r3
 800839c:	3714      	adds	r7, #20
 800839e:	46bd      	mov	sp, r7
 80083a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a4:	4770      	bx	lr
 80083a6:	bf00      	nop

080083a8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80083a8:	b480      	push	{r7}
 80083aa:	b085      	sub	sp, #20
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4a38      	ldr	r2, [pc, #224]	; (800849c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80083bc:	4293      	cmp	r3, r2
 80083be:	d022      	beq.n	8008406 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	4a36      	ldr	r2, [pc, #216]	; (80084a0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d01d      	beq.n	8008406 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a35      	ldr	r2, [pc, #212]	; (80084a4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d018      	beq.n	8008406 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4a33      	ldr	r2, [pc, #204]	; (80084a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d013      	beq.n	8008406 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	4a32      	ldr	r2, [pc, #200]	; (80084ac <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d00e      	beq.n	8008406 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	4a30      	ldr	r2, [pc, #192]	; (80084b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80083ee:	4293      	cmp	r3, r2
 80083f0:	d009      	beq.n	8008406 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	4a2f      	ldr	r2, [pc, #188]	; (80084b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80083f8:	4293      	cmp	r3, r2
 80083fa:	d004      	beq.n	8008406 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	4a2d      	ldr	r2, [pc, #180]	; (80084b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8008402:	4293      	cmp	r3, r2
 8008404:	d101      	bne.n	800840a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8008406:	2301      	movs	r3, #1
 8008408:	e000      	b.n	800840c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800840a:	2300      	movs	r3, #0
 800840c:	2b00      	cmp	r3, #0
 800840e:	d01a      	beq.n	8008446 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	b2db      	uxtb	r3, r3
 8008416:	3b08      	subs	r3, #8
 8008418:	4a28      	ldr	r2, [pc, #160]	; (80084bc <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800841a:	fba2 2303 	umull	r2, r3, r2, r3
 800841e:	091b      	lsrs	r3, r3, #4
 8008420:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008422:	68fa      	ldr	r2, [r7, #12]
 8008424:	4b26      	ldr	r3, [pc, #152]	; (80084c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8008426:	4413      	add	r3, r2
 8008428:	009b      	lsls	r3, r3, #2
 800842a:	461a      	mov	r2, r3
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	4a24      	ldr	r2, [pc, #144]	; (80084c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8008434:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	f003 031f 	and.w	r3, r3, #31
 800843c:	2201      	movs	r2, #1
 800843e:	409a      	lsls	r2, r3
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8008444:	e024      	b.n	8008490 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	b2db      	uxtb	r3, r3
 800844c:	3b10      	subs	r3, #16
 800844e:	4a1e      	ldr	r2, [pc, #120]	; (80084c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8008450:	fba2 2303 	umull	r2, r3, r2, r3
 8008454:	091b      	lsrs	r3, r3, #4
 8008456:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008458:	68bb      	ldr	r3, [r7, #8]
 800845a:	4a1c      	ldr	r2, [pc, #112]	; (80084cc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d806      	bhi.n	800846e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	4a1b      	ldr	r2, [pc, #108]	; (80084d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8008464:	4293      	cmp	r3, r2
 8008466:	d902      	bls.n	800846e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	3308      	adds	r3, #8
 800846c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800846e:	68fa      	ldr	r2, [r7, #12]
 8008470:	4b18      	ldr	r3, [pc, #96]	; (80084d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8008472:	4413      	add	r3, r2
 8008474:	009b      	lsls	r3, r3, #2
 8008476:	461a      	mov	r2, r3
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	4a16      	ldr	r2, [pc, #88]	; (80084d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8008480:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	f003 031f 	and.w	r3, r3, #31
 8008488:	2201      	movs	r2, #1
 800848a:	409a      	lsls	r2, r3
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008490:	bf00      	nop
 8008492:	3714      	adds	r7, #20
 8008494:	46bd      	mov	sp, r7
 8008496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849a:	4770      	bx	lr
 800849c:	58025408 	.word	0x58025408
 80084a0:	5802541c 	.word	0x5802541c
 80084a4:	58025430 	.word	0x58025430
 80084a8:	58025444 	.word	0x58025444
 80084ac:	58025458 	.word	0x58025458
 80084b0:	5802546c 	.word	0x5802546c
 80084b4:	58025480 	.word	0x58025480
 80084b8:	58025494 	.word	0x58025494
 80084bc:	cccccccd 	.word	0xcccccccd
 80084c0:	16009600 	.word	0x16009600
 80084c4:	58025880 	.word	0x58025880
 80084c8:	aaaaaaab 	.word	0xaaaaaaab
 80084cc:	400204b8 	.word	0x400204b8
 80084d0:	4002040f 	.word	0x4002040f
 80084d4:	10008200 	.word	0x10008200
 80084d8:	40020880 	.word	0x40020880

080084dc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80084dc:	b480      	push	{r7}
 80084de:	b085      	sub	sp, #20
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	685b      	ldr	r3, [r3, #4]
 80084e8:	b2db      	uxtb	r3, r3
 80084ea:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d04a      	beq.n	8008588 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2b08      	cmp	r3, #8
 80084f6:	d847      	bhi.n	8008588 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4a25      	ldr	r2, [pc, #148]	; (8008594 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d022      	beq.n	8008548 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4a24      	ldr	r2, [pc, #144]	; (8008598 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8008508:	4293      	cmp	r3, r2
 800850a:	d01d      	beq.n	8008548 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	4a22      	ldr	r2, [pc, #136]	; (800859c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8008512:	4293      	cmp	r3, r2
 8008514:	d018      	beq.n	8008548 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	4a21      	ldr	r2, [pc, #132]	; (80085a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800851c:	4293      	cmp	r3, r2
 800851e:	d013      	beq.n	8008548 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	4a1f      	ldr	r2, [pc, #124]	; (80085a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8008526:	4293      	cmp	r3, r2
 8008528:	d00e      	beq.n	8008548 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	4a1e      	ldr	r2, [pc, #120]	; (80085a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8008530:	4293      	cmp	r3, r2
 8008532:	d009      	beq.n	8008548 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	4a1c      	ldr	r2, [pc, #112]	; (80085ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800853a:	4293      	cmp	r3, r2
 800853c:	d004      	beq.n	8008548 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	4a1b      	ldr	r2, [pc, #108]	; (80085b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8008544:	4293      	cmp	r3, r2
 8008546:	d101      	bne.n	800854c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8008548:	2301      	movs	r3, #1
 800854a:	e000      	b.n	800854e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800854c:	2300      	movs	r3, #0
 800854e:	2b00      	cmp	r3, #0
 8008550:	d00a      	beq.n	8008568 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8008552:	68fa      	ldr	r2, [r7, #12]
 8008554:	4b17      	ldr	r3, [pc, #92]	; (80085b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8008556:	4413      	add	r3, r2
 8008558:	009b      	lsls	r3, r3, #2
 800855a:	461a      	mov	r2, r3
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	4a15      	ldr	r2, [pc, #84]	; (80085b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8008564:	671a      	str	r2, [r3, #112]	; 0x70
 8008566:	e009      	b.n	800857c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008568:	68fa      	ldr	r2, [r7, #12]
 800856a:	4b14      	ldr	r3, [pc, #80]	; (80085bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800856c:	4413      	add	r3, r2
 800856e:	009b      	lsls	r3, r3, #2
 8008570:	461a      	mov	r2, r3
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	4a11      	ldr	r2, [pc, #68]	; (80085c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800857a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	3b01      	subs	r3, #1
 8008580:	2201      	movs	r2, #1
 8008582:	409a      	lsls	r2, r3
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8008588:	bf00      	nop
 800858a:	3714      	adds	r7, #20
 800858c:	46bd      	mov	sp, r7
 800858e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008592:	4770      	bx	lr
 8008594:	58025408 	.word	0x58025408
 8008598:	5802541c 	.word	0x5802541c
 800859c:	58025430 	.word	0x58025430
 80085a0:	58025444 	.word	0x58025444
 80085a4:	58025458 	.word	0x58025458
 80085a8:	5802546c 	.word	0x5802546c
 80085ac:	58025480 	.word	0x58025480
 80085b0:	58025494 	.word	0x58025494
 80085b4:	1600963f 	.word	0x1600963f
 80085b8:	58025940 	.word	0x58025940
 80085bc:	1000823f 	.word	0x1000823f
 80085c0:	40020940 	.word	0x40020940

080085c4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b098      	sub	sp, #96	; 0x60
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80085cc:	4a84      	ldr	r2, [pc, #528]	; (80087e0 <HAL_FDCAN_Init+0x21c>)
 80085ce:	f107 030c 	add.w	r3, r7, #12
 80085d2:	4611      	mov	r1, r2
 80085d4:	224c      	movs	r2, #76	; 0x4c
 80085d6:	4618      	mov	r0, r3
 80085d8:	f013 fe87 	bl	801c2ea <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d101      	bne.n	80085e6 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80085e2:	2301      	movs	r3, #1
 80085e4:	e1c6      	b.n	8008974 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	4a7e      	ldr	r2, [pc, #504]	; (80087e4 <HAL_FDCAN_Init+0x220>)
 80085ec:	4293      	cmp	r3, r2
 80085ee:	d106      	bne.n	80085fe <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80085f8:	461a      	mov	r2, r3
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8008604:	b2db      	uxtb	r3, r3
 8008606:	2b00      	cmp	r3, #0
 8008608:	d106      	bne.n	8008618 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2200      	movs	r2, #0
 800860e:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f7fa fd76 	bl	8003104 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	699a      	ldr	r2, [r3, #24]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f022 0210 	bic.w	r2, r2, #16
 8008626:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008628:	f7fb fde6 	bl	80041f8 <HAL_GetTick>
 800862c:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800862e:	e014      	b.n	800865a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8008630:	f7fb fde2 	bl	80041f8 <HAL_GetTick>
 8008634:	4602      	mov	r2, r0
 8008636:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008638:	1ad3      	subs	r3, r2, r3
 800863a:	2b0a      	cmp	r3, #10
 800863c:	d90d      	bls.n	800865a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008644:	f043 0201 	orr.w	r2, r3, #1
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2203      	movs	r2, #3
 8008652:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8008656:	2301      	movs	r3, #1
 8008658:	e18c      	b.n	8008974 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	699b      	ldr	r3, [r3, #24]
 8008660:	f003 0308 	and.w	r3, r3, #8
 8008664:	2b08      	cmp	r3, #8
 8008666:	d0e3      	beq.n	8008630 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	699a      	ldr	r2, [r3, #24]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f042 0201 	orr.w	r2, r2, #1
 8008676:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008678:	f7fb fdbe 	bl	80041f8 <HAL_GetTick>
 800867c:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800867e:	e014      	b.n	80086aa <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8008680:	f7fb fdba 	bl	80041f8 <HAL_GetTick>
 8008684:	4602      	mov	r2, r0
 8008686:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008688:	1ad3      	subs	r3, r2, r3
 800868a:	2b0a      	cmp	r3, #10
 800868c:	d90d      	bls.n	80086aa <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008694:	f043 0201 	orr.w	r2, r3, #1
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2203      	movs	r2, #3
 80086a2:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 80086a6:	2301      	movs	r3, #1
 80086a8:	e164      	b.n	8008974 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	699b      	ldr	r3, [r3, #24]
 80086b0:	f003 0301 	and.w	r3, r3, #1
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d0e3      	beq.n	8008680 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	699a      	ldr	r2, [r3, #24]
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f042 0202 	orr.w	r2, r2, #2
 80086c6:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	7c1b      	ldrb	r3, [r3, #16]
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	d108      	bne.n	80086e2 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	699a      	ldr	r2, [r3, #24]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80086de:	619a      	str	r2, [r3, #24]
 80086e0:	e007      	b.n	80086f2 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	699a      	ldr	r2, [r3, #24]
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80086f0:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	7c5b      	ldrb	r3, [r3, #17]
 80086f6:	2b01      	cmp	r3, #1
 80086f8:	d108      	bne.n	800870c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	699a      	ldr	r2, [r3, #24]
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008708:	619a      	str	r2, [r3, #24]
 800870a:	e007      	b.n	800871c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	699a      	ldr	r2, [r3, #24]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800871a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	7c9b      	ldrb	r3, [r3, #18]
 8008720:	2b01      	cmp	r3, #1
 8008722:	d108      	bne.n	8008736 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	699a      	ldr	r2, [r3, #24]
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008732:	619a      	str	r2, [r3, #24]
 8008734:	e007      	b.n	8008746 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	699a      	ldr	r2, [r3, #24]
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008744:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	699b      	ldr	r3, [r3, #24]
 800874c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	689a      	ldr	r2, [r3, #8]
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	430a      	orrs	r2, r1
 800875a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	699a      	ldr	r2, [r3, #24]
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 800876a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	691a      	ldr	r2, [r3, #16]
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f022 0210 	bic.w	r2, r2, #16
 800877a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	68db      	ldr	r3, [r3, #12]
 8008780:	2b01      	cmp	r3, #1
 8008782:	d108      	bne.n	8008796 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	699a      	ldr	r2, [r3, #24]
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f042 0204 	orr.w	r2, r2, #4
 8008792:	619a      	str	r2, [r3, #24]
 8008794:	e030      	b.n	80087f8 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	68db      	ldr	r3, [r3, #12]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d02c      	beq.n	80087f8 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	68db      	ldr	r3, [r3, #12]
 80087a2:	2b02      	cmp	r3, #2
 80087a4:	d020      	beq.n	80087e8 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	699a      	ldr	r2, [r3, #24]
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80087b4:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	691a      	ldr	r2, [r3, #16]
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f042 0210 	orr.w	r2, r2, #16
 80087c4:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	68db      	ldr	r3, [r3, #12]
 80087ca:	2b03      	cmp	r3, #3
 80087cc:	d114      	bne.n	80087f8 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	699a      	ldr	r2, [r3, #24]
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f042 0220 	orr.w	r2, r2, #32
 80087dc:	619a      	str	r2, [r3, #24]
 80087de:	e00b      	b.n	80087f8 <HAL_FDCAN_Init+0x234>
 80087e0:	080202c8 	.word	0x080202c8
 80087e4:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	699a      	ldr	r2, [r3, #24]
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f042 0220 	orr.w	r2, r2, #32
 80087f6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	699b      	ldr	r3, [r3, #24]
 80087fc:	3b01      	subs	r3, #1
 80087fe:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	69db      	ldr	r3, [r3, #28]
 8008804:	3b01      	subs	r3, #1
 8008806:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008808:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6a1b      	ldr	r3, [r3, #32]
 800880e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8008810:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	695b      	ldr	r3, [r3, #20]
 8008818:	3b01      	subs	r3, #1
 800881a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8008820:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008822:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800882c:	d115      	bne.n	800885a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008832:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008838:	3b01      	subs	r3, #1
 800883a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 800883c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008842:	3b01      	subs	r3, #1
 8008844:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8008846:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800884e:	3b01      	subs	r3, #1
 8008850:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8008856:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8008858:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800885e:	2b00      	cmp	r3, #0
 8008860:	d00a      	beq.n	8008878 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	430a      	orrs	r2, r1
 8008874:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008880:	4413      	add	r3, r2
 8008882:	2b00      	cmp	r3, #0
 8008884:	d011      	beq.n	80088aa <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800888e:	f023 0107 	bic.w	r1, r3, #7
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008896:	009b      	lsls	r3, r3, #2
 8008898:	3360      	adds	r3, #96	; 0x60
 800889a:	443b      	add	r3, r7
 800889c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	430a      	orrs	r2, r1
 80088a6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d011      	beq.n	80088d6 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80088ba:	f023 0107 	bic.w	r1, r3, #7
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088c2:	009b      	lsls	r3, r3, #2
 80088c4:	3360      	adds	r3, #96	; 0x60
 80088c6:	443b      	add	r3, r7
 80088c8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	430a      	orrs	r2, r1
 80088d2:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d012      	beq.n	8008904 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80088e6:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80088ee:	009b      	lsls	r3, r3, #2
 80088f0:	3360      	adds	r3, #96	; 0x60
 80088f2:	443b      	add	r3, r7
 80088f4:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80088f8:	011a      	lsls	r2, r3, #4
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	430a      	orrs	r2, r1
 8008900:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008908:	2b00      	cmp	r3, #0
 800890a:	d012      	beq.n	8008932 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8008914:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800891c:	009b      	lsls	r3, r3, #2
 800891e:	3360      	adds	r3, #96	; 0x60
 8008920:	443b      	add	r3, r7
 8008922:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8008926:	021a      	lsls	r2, r3, #8
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	430a      	orrs	r2, r1
 800892e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a11      	ldr	r2, [pc, #68]	; (800897c <HAL_FDCAN_Init+0x3b8>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d107      	bne.n	800894c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	685b      	ldr	r3, [r3, #4]
 8008940:	689a      	ldr	r2, [r3, #8]
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	f022 0203 	bic.w	r2, r2, #3
 800894a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2200      	movs	r2, #0
 8008950:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2200      	movs	r2, #0
 8008958:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2201      	movs	r2, #1
 8008960:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f000 f80b 	bl	8008980 <FDCAN_CalcultateRamBlockAddresses>
 800896a:	4603      	mov	r3, r0
 800896c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 8008970:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 8008974:	4618      	mov	r0, r3
 8008976:	3760      	adds	r7, #96	; 0x60
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}
 800897c:	4000a000 	.word	0x4000a000

08008980 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8008980:	b480      	push	{r7}
 8008982:	b085      	sub	sp, #20
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800898c:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8008996:	4ba7      	ldr	r3, [pc, #668]	; (8008c34 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008998:	4013      	ands	r3, r2
 800899a:	68ba      	ldr	r2, [r7, #8]
 800899c:	0091      	lsls	r1, r2, #2
 800899e:	687a      	ldr	r2, [r7, #4]
 80089a0:	6812      	ldr	r2, [r2, #0]
 80089a2:	430b      	orrs	r3, r1
 80089a4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80089b0:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089b8:	041a      	lsls	r2, r3, #16
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	430a      	orrs	r2, r1
 80089c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089c8:	68ba      	ldr	r2, [r7, #8]
 80089ca:	4413      	add	r3, r2
 80089cc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80089d6:	4b97      	ldr	r3, [pc, #604]	; (8008c34 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80089d8:	4013      	ands	r3, r2
 80089da:	68ba      	ldr	r2, [r7, #8]
 80089dc:	0091      	lsls	r1, r2, #2
 80089de:	687a      	ldr	r2, [r7, #4]
 80089e0:	6812      	ldr	r2, [r2, #0]
 80089e2:	430b      	orrs	r3, r1
 80089e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089f0:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089f8:	041a      	lsls	r2, r3, #16
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	430a      	orrs	r2, r1
 8008a00:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a08:	005b      	lsls	r3, r3, #1
 8008a0a:	68ba      	ldr	r2, [r7, #8]
 8008a0c:	4413      	add	r3, r2
 8008a0e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8008a18:	4b86      	ldr	r3, [pc, #536]	; (8008c34 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008a1a:	4013      	ands	r3, r2
 8008a1c:	68ba      	ldr	r2, [r7, #8]
 8008a1e:	0091      	lsls	r1, r2, #2
 8008a20:	687a      	ldr	r2, [r7, #4]
 8008a22:	6812      	ldr	r2, [r2, #0]
 8008a24:	430b      	orrs	r3, r1
 8008a26:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008a32:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a3a:	041a      	lsls	r2, r3, #16
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	430a      	orrs	r2, r1
 8008a42:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a4a:	687a      	ldr	r2, [r7, #4]
 8008a4c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008a4e:	fb02 f303 	mul.w	r3, r2, r3
 8008a52:	68ba      	ldr	r2, [r7, #8]
 8008a54:	4413      	add	r3, r2
 8008a56:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8008a60:	4b74      	ldr	r3, [pc, #464]	; (8008c34 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008a62:	4013      	ands	r3, r2
 8008a64:	68ba      	ldr	r2, [r7, #8]
 8008a66:	0091      	lsls	r1, r2, #2
 8008a68:	687a      	ldr	r2, [r7, #4]
 8008a6a:	6812      	ldr	r2, [r2, #0]
 8008a6c:	430b      	orrs	r3, r1
 8008a6e:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008a7a:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008a82:	041a      	lsls	r2, r3, #16
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	430a      	orrs	r2, r1
 8008a8a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008a92:	687a      	ldr	r2, [r7, #4]
 8008a94:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8008a96:	fb02 f303 	mul.w	r3, r2, r3
 8008a9a:	68ba      	ldr	r2, [r7, #8]
 8008a9c:	4413      	add	r3, r2
 8008a9e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8008aa8:	4b62      	ldr	r3, [pc, #392]	; (8008c34 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008aaa:	4013      	ands	r3, r2
 8008aac:	68ba      	ldr	r2, [r7, #8]
 8008aae:	0091      	lsls	r1, r2, #2
 8008ab0:	687a      	ldr	r2, [r7, #4]
 8008ab2:	6812      	ldr	r2, [r2, #0]
 8008ab4:	430b      	orrs	r3, r1
 8008ab6:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008ac2:	fb02 f303 	mul.w	r3, r2, r3
 8008ac6:	68ba      	ldr	r2, [r7, #8]
 8008ac8:	4413      	add	r3, r2
 8008aca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8008ad4:	4b57      	ldr	r3, [pc, #348]	; (8008c34 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008ad6:	4013      	ands	r3, r2
 8008ad8:	68ba      	ldr	r2, [r7, #8]
 8008ada:	0091      	lsls	r1, r2, #2
 8008adc:	687a      	ldr	r2, [r7, #4]
 8008ade:	6812      	ldr	r2, [r2, #0]
 8008ae0:	430b      	orrs	r3, r1
 8008ae2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008aee:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008af6:	041a      	lsls	r2, r3, #16
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	430a      	orrs	r2, r1
 8008afe:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b06:	005b      	lsls	r3, r3, #1
 8008b08:	68ba      	ldr	r2, [r7, #8]
 8008b0a:	4413      	add	r3, r2
 8008b0c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8008b16:	4b47      	ldr	r3, [pc, #284]	; (8008c34 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008b18:	4013      	ands	r3, r2
 8008b1a:	68ba      	ldr	r2, [r7, #8]
 8008b1c:	0091      	lsls	r1, r2, #2
 8008b1e:	687a      	ldr	r2, [r7, #4]
 8008b20:	6812      	ldr	r2, [r2, #0]
 8008b22:	430b      	orrs	r3, r1
 8008b24:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8008b30:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b38:	041a      	lsls	r2, r3, #16
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	430a      	orrs	r2, r1
 8008b40:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8008b4c:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b54:	061a      	lsls	r2, r3, #24
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	430a      	orrs	r2, r1
 8008b5c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b64:	4b34      	ldr	r3, [pc, #208]	; (8008c38 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8008b66:	4413      	add	r3, r2
 8008b68:	009a      	lsls	r2, r3, #2
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b76:	009b      	lsls	r3, r3, #2
 8008b78:	441a      	add	r2, r3
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b86:	00db      	lsls	r3, r3, #3
 8008b88:	441a      	add	r2, r3
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b96:	6879      	ldr	r1, [r7, #4]
 8008b98:	6c49      	ldr	r1, [r1, #68]	; 0x44
 8008b9a:	fb01 f303 	mul.w	r3, r1, r3
 8008b9e:	009b      	lsls	r3, r3, #2
 8008ba0:	441a      	add	r2, r3
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008bae:	6879      	ldr	r1, [r7, #4]
 8008bb0:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8008bb2:	fb01 f303 	mul.w	r3, r1, r3
 8008bb6:	009b      	lsls	r3, r3, #2
 8008bb8:	441a      	add	r2, r3
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008bc6:	6879      	ldr	r1, [r7, #4]
 8008bc8:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8008bca:	fb01 f303 	mul.w	r3, r1, r3
 8008bce:	009b      	lsls	r3, r3, #2
 8008bd0:	441a      	add	r2, r3
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008be2:	00db      	lsls	r3, r3, #3
 8008be4:	441a      	add	r2, r3
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008bf6:	6879      	ldr	r1, [r7, #4]
 8008bf8:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8008bfa:	fb01 f303 	mul.w	r3, r1, r3
 8008bfe:	009b      	lsls	r3, r3, #2
 8008c00:	441a      	add	r2, r3
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c12:	6879      	ldr	r1, [r7, #4]
 8008c14:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8008c16:	fb01 f303 	mul.w	r3, r1, r3
 8008c1a:	009b      	lsls	r3, r3, #2
 8008c1c:	441a      	add	r2, r3
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c2a:	4a04      	ldr	r2, [pc, #16]	; (8008c3c <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d915      	bls.n	8008c5c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8008c30:	e006      	b.n	8008c40 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8008c32:	bf00      	nop
 8008c34:	ffff0003 	.word	0xffff0003
 8008c38:	10002b00 	.word	0x10002b00
 8008c3c:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008c46:	f043 0220 	orr.w	r2, r3, #32
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2203      	movs	r2, #3
 8008c54:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 8008c58:	2301      	movs	r3, #1
 8008c5a:	e010      	b.n	8008c7e <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008c60:	60fb      	str	r3, [r7, #12]
 8008c62:	e005      	b.n	8008c70 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	2200      	movs	r2, #0
 8008c68:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	3304      	adds	r3, #4
 8008c6e:	60fb      	str	r3, [r7, #12]
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c76:	68fa      	ldr	r2, [r7, #12]
 8008c78:	429a      	cmp	r2, r3
 8008c7a:	d3f3      	bcc.n	8008c64 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8008c7c:	2300      	movs	r3, #0
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	3714      	adds	r7, #20
 8008c82:	46bd      	mov	sp, r7
 8008c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c88:	4770      	bx	lr
 8008c8a:	bf00      	nop

08008c8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b089      	sub	sp, #36	; 0x24
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
 8008c94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008c96:	2300      	movs	r3, #0
 8008c98:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008c9a:	4b86      	ldr	r3, [pc, #536]	; (8008eb4 <HAL_GPIO_Init+0x228>)
 8008c9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008c9e:	e18c      	b.n	8008fba <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	681a      	ldr	r2, [r3, #0]
 8008ca4:	2101      	movs	r1, #1
 8008ca6:	69fb      	ldr	r3, [r7, #28]
 8008ca8:	fa01 f303 	lsl.w	r3, r1, r3
 8008cac:	4013      	ands	r3, r2
 8008cae:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008cb0:	693b      	ldr	r3, [r7, #16]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	f000 817e 	beq.w	8008fb4 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	685b      	ldr	r3, [r3, #4]
 8008cbc:	f003 0303 	and.w	r3, r3, #3
 8008cc0:	2b01      	cmp	r3, #1
 8008cc2:	d005      	beq.n	8008cd0 <HAL_GPIO_Init+0x44>
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	685b      	ldr	r3, [r3, #4]
 8008cc8:	f003 0303 	and.w	r3, r3, #3
 8008ccc:	2b02      	cmp	r3, #2
 8008cce:	d130      	bne.n	8008d32 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	689b      	ldr	r3, [r3, #8]
 8008cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008cd6:	69fb      	ldr	r3, [r7, #28]
 8008cd8:	005b      	lsls	r3, r3, #1
 8008cda:	2203      	movs	r2, #3
 8008cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8008ce0:	43db      	mvns	r3, r3
 8008ce2:	69ba      	ldr	r2, [r7, #24]
 8008ce4:	4013      	ands	r3, r2
 8008ce6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	68da      	ldr	r2, [r3, #12]
 8008cec:	69fb      	ldr	r3, [r7, #28]
 8008cee:	005b      	lsls	r3, r3, #1
 8008cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8008cf4:	69ba      	ldr	r2, [r7, #24]
 8008cf6:	4313      	orrs	r3, r2
 8008cf8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	69ba      	ldr	r2, [r7, #24]
 8008cfe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	685b      	ldr	r3, [r3, #4]
 8008d04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008d06:	2201      	movs	r2, #1
 8008d08:	69fb      	ldr	r3, [r7, #28]
 8008d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8008d0e:	43db      	mvns	r3, r3
 8008d10:	69ba      	ldr	r2, [r7, #24]
 8008d12:	4013      	ands	r3, r2
 8008d14:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	685b      	ldr	r3, [r3, #4]
 8008d1a:	091b      	lsrs	r3, r3, #4
 8008d1c:	f003 0201 	and.w	r2, r3, #1
 8008d20:	69fb      	ldr	r3, [r7, #28]
 8008d22:	fa02 f303 	lsl.w	r3, r2, r3
 8008d26:	69ba      	ldr	r2, [r7, #24]
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	69ba      	ldr	r2, [r7, #24]
 8008d30:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	685b      	ldr	r3, [r3, #4]
 8008d36:	f003 0303 	and.w	r3, r3, #3
 8008d3a:	2b03      	cmp	r3, #3
 8008d3c:	d017      	beq.n	8008d6e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	68db      	ldr	r3, [r3, #12]
 8008d42:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008d44:	69fb      	ldr	r3, [r7, #28]
 8008d46:	005b      	lsls	r3, r3, #1
 8008d48:	2203      	movs	r2, #3
 8008d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8008d4e:	43db      	mvns	r3, r3
 8008d50:	69ba      	ldr	r2, [r7, #24]
 8008d52:	4013      	ands	r3, r2
 8008d54:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	689a      	ldr	r2, [r3, #8]
 8008d5a:	69fb      	ldr	r3, [r7, #28]
 8008d5c:	005b      	lsls	r3, r3, #1
 8008d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8008d62:	69ba      	ldr	r2, [r7, #24]
 8008d64:	4313      	orrs	r3, r2
 8008d66:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	69ba      	ldr	r2, [r7, #24]
 8008d6c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	685b      	ldr	r3, [r3, #4]
 8008d72:	f003 0303 	and.w	r3, r3, #3
 8008d76:	2b02      	cmp	r3, #2
 8008d78:	d123      	bne.n	8008dc2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008d7a:	69fb      	ldr	r3, [r7, #28]
 8008d7c:	08da      	lsrs	r2, r3, #3
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	3208      	adds	r2, #8
 8008d82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008d88:	69fb      	ldr	r3, [r7, #28]
 8008d8a:	f003 0307 	and.w	r3, r3, #7
 8008d8e:	009b      	lsls	r3, r3, #2
 8008d90:	220f      	movs	r2, #15
 8008d92:	fa02 f303 	lsl.w	r3, r2, r3
 8008d96:	43db      	mvns	r3, r3
 8008d98:	69ba      	ldr	r2, [r7, #24]
 8008d9a:	4013      	ands	r3, r2
 8008d9c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	691a      	ldr	r2, [r3, #16]
 8008da2:	69fb      	ldr	r3, [r7, #28]
 8008da4:	f003 0307 	and.w	r3, r3, #7
 8008da8:	009b      	lsls	r3, r3, #2
 8008daa:	fa02 f303 	lsl.w	r3, r2, r3
 8008dae:	69ba      	ldr	r2, [r7, #24]
 8008db0:	4313      	orrs	r3, r2
 8008db2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008db4:	69fb      	ldr	r3, [r7, #28]
 8008db6:	08da      	lsrs	r2, r3, #3
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	3208      	adds	r2, #8
 8008dbc:	69b9      	ldr	r1, [r7, #24]
 8008dbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008dc8:	69fb      	ldr	r3, [r7, #28]
 8008dca:	005b      	lsls	r3, r3, #1
 8008dcc:	2203      	movs	r2, #3
 8008dce:	fa02 f303 	lsl.w	r3, r2, r3
 8008dd2:	43db      	mvns	r3, r3
 8008dd4:	69ba      	ldr	r2, [r7, #24]
 8008dd6:	4013      	ands	r3, r2
 8008dd8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	685b      	ldr	r3, [r3, #4]
 8008dde:	f003 0203 	and.w	r2, r3, #3
 8008de2:	69fb      	ldr	r3, [r7, #28]
 8008de4:	005b      	lsls	r3, r3, #1
 8008de6:	fa02 f303 	lsl.w	r3, r2, r3
 8008dea:	69ba      	ldr	r2, [r7, #24]
 8008dec:	4313      	orrs	r3, r2
 8008dee:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	69ba      	ldr	r2, [r7, #24]
 8008df4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	685b      	ldr	r3, [r3, #4]
 8008dfa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	f000 80d8 	beq.w	8008fb4 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008e04:	4b2c      	ldr	r3, [pc, #176]	; (8008eb8 <HAL_GPIO_Init+0x22c>)
 8008e06:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008e0a:	4a2b      	ldr	r2, [pc, #172]	; (8008eb8 <HAL_GPIO_Init+0x22c>)
 8008e0c:	f043 0302 	orr.w	r3, r3, #2
 8008e10:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8008e14:	4b28      	ldr	r3, [pc, #160]	; (8008eb8 <HAL_GPIO_Init+0x22c>)
 8008e16:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008e1a:	f003 0302 	and.w	r3, r3, #2
 8008e1e:	60fb      	str	r3, [r7, #12]
 8008e20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008e22:	4a26      	ldr	r2, [pc, #152]	; (8008ebc <HAL_GPIO_Init+0x230>)
 8008e24:	69fb      	ldr	r3, [r7, #28]
 8008e26:	089b      	lsrs	r3, r3, #2
 8008e28:	3302      	adds	r3, #2
 8008e2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008e30:	69fb      	ldr	r3, [r7, #28]
 8008e32:	f003 0303 	and.w	r3, r3, #3
 8008e36:	009b      	lsls	r3, r3, #2
 8008e38:	220f      	movs	r2, #15
 8008e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8008e3e:	43db      	mvns	r3, r3
 8008e40:	69ba      	ldr	r2, [r7, #24]
 8008e42:	4013      	ands	r3, r2
 8008e44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	4a1d      	ldr	r2, [pc, #116]	; (8008ec0 <HAL_GPIO_Init+0x234>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d04a      	beq.n	8008ee4 <HAL_GPIO_Init+0x258>
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	4a1c      	ldr	r2, [pc, #112]	; (8008ec4 <HAL_GPIO_Init+0x238>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d02b      	beq.n	8008eae <HAL_GPIO_Init+0x222>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	4a1b      	ldr	r2, [pc, #108]	; (8008ec8 <HAL_GPIO_Init+0x23c>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d025      	beq.n	8008eaa <HAL_GPIO_Init+0x21e>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	4a1a      	ldr	r2, [pc, #104]	; (8008ecc <HAL_GPIO_Init+0x240>)
 8008e62:	4293      	cmp	r3, r2
 8008e64:	d01f      	beq.n	8008ea6 <HAL_GPIO_Init+0x21a>
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	4a19      	ldr	r2, [pc, #100]	; (8008ed0 <HAL_GPIO_Init+0x244>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d019      	beq.n	8008ea2 <HAL_GPIO_Init+0x216>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	4a18      	ldr	r2, [pc, #96]	; (8008ed4 <HAL_GPIO_Init+0x248>)
 8008e72:	4293      	cmp	r3, r2
 8008e74:	d013      	beq.n	8008e9e <HAL_GPIO_Init+0x212>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	4a17      	ldr	r2, [pc, #92]	; (8008ed8 <HAL_GPIO_Init+0x24c>)
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d00d      	beq.n	8008e9a <HAL_GPIO_Init+0x20e>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	4a16      	ldr	r2, [pc, #88]	; (8008edc <HAL_GPIO_Init+0x250>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d007      	beq.n	8008e96 <HAL_GPIO_Init+0x20a>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	4a15      	ldr	r2, [pc, #84]	; (8008ee0 <HAL_GPIO_Init+0x254>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d101      	bne.n	8008e92 <HAL_GPIO_Init+0x206>
 8008e8e:	2309      	movs	r3, #9
 8008e90:	e029      	b.n	8008ee6 <HAL_GPIO_Init+0x25a>
 8008e92:	230a      	movs	r3, #10
 8008e94:	e027      	b.n	8008ee6 <HAL_GPIO_Init+0x25a>
 8008e96:	2307      	movs	r3, #7
 8008e98:	e025      	b.n	8008ee6 <HAL_GPIO_Init+0x25a>
 8008e9a:	2306      	movs	r3, #6
 8008e9c:	e023      	b.n	8008ee6 <HAL_GPIO_Init+0x25a>
 8008e9e:	2305      	movs	r3, #5
 8008ea0:	e021      	b.n	8008ee6 <HAL_GPIO_Init+0x25a>
 8008ea2:	2304      	movs	r3, #4
 8008ea4:	e01f      	b.n	8008ee6 <HAL_GPIO_Init+0x25a>
 8008ea6:	2303      	movs	r3, #3
 8008ea8:	e01d      	b.n	8008ee6 <HAL_GPIO_Init+0x25a>
 8008eaa:	2302      	movs	r3, #2
 8008eac:	e01b      	b.n	8008ee6 <HAL_GPIO_Init+0x25a>
 8008eae:	2301      	movs	r3, #1
 8008eb0:	e019      	b.n	8008ee6 <HAL_GPIO_Init+0x25a>
 8008eb2:	bf00      	nop
 8008eb4:	58000080 	.word	0x58000080
 8008eb8:	58024400 	.word	0x58024400
 8008ebc:	58000400 	.word	0x58000400
 8008ec0:	58020000 	.word	0x58020000
 8008ec4:	58020400 	.word	0x58020400
 8008ec8:	58020800 	.word	0x58020800
 8008ecc:	58020c00 	.word	0x58020c00
 8008ed0:	58021000 	.word	0x58021000
 8008ed4:	58021400 	.word	0x58021400
 8008ed8:	58021800 	.word	0x58021800
 8008edc:	58021c00 	.word	0x58021c00
 8008ee0:	58022400 	.word	0x58022400
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	69fa      	ldr	r2, [r7, #28]
 8008ee8:	f002 0203 	and.w	r2, r2, #3
 8008eec:	0092      	lsls	r2, r2, #2
 8008eee:	4093      	lsls	r3, r2
 8008ef0:	69ba      	ldr	r2, [r7, #24]
 8008ef2:	4313      	orrs	r3, r2
 8008ef4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008ef6:	4938      	ldr	r1, [pc, #224]	; (8008fd8 <HAL_GPIO_Init+0x34c>)
 8008ef8:	69fb      	ldr	r3, [r7, #28]
 8008efa:	089b      	lsrs	r3, r3, #2
 8008efc:	3302      	adds	r3, #2
 8008efe:	69ba      	ldr	r2, [r7, #24]
 8008f00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008f04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008f0c:	693b      	ldr	r3, [r7, #16]
 8008f0e:	43db      	mvns	r3, r3
 8008f10:	69ba      	ldr	r2, [r7, #24]
 8008f12:	4013      	ands	r3, r2
 8008f14:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	685b      	ldr	r3, [r3, #4]
 8008f1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d003      	beq.n	8008f2a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8008f22:	69ba      	ldr	r2, [r7, #24]
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	4313      	orrs	r3, r2
 8008f28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008f2a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008f2e:	69bb      	ldr	r3, [r7, #24]
 8008f30:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008f32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008f36:	685b      	ldr	r3, [r3, #4]
 8008f38:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	43db      	mvns	r3, r3
 8008f3e:	69ba      	ldr	r2, [r7, #24]
 8008f40:	4013      	ands	r3, r2
 8008f42:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008f44:	683b      	ldr	r3, [r7, #0]
 8008f46:	685b      	ldr	r3, [r3, #4]
 8008f48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d003      	beq.n	8008f58 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8008f50:	69ba      	ldr	r2, [r7, #24]
 8008f52:	693b      	ldr	r3, [r7, #16]
 8008f54:	4313      	orrs	r3, r2
 8008f56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008f58:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008f5c:	69bb      	ldr	r3, [r7, #24]
 8008f5e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008f66:	693b      	ldr	r3, [r7, #16]
 8008f68:	43db      	mvns	r3, r3
 8008f6a:	69ba      	ldr	r2, [r7, #24]
 8008f6c:	4013      	ands	r3, r2
 8008f6e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d003      	beq.n	8008f84 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8008f7c:	69ba      	ldr	r2, [r7, #24]
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	4313      	orrs	r3, r2
 8008f82:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	69ba      	ldr	r2, [r7, #24]
 8008f88:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008f8a:	697b      	ldr	r3, [r7, #20]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008f90:	693b      	ldr	r3, [r7, #16]
 8008f92:	43db      	mvns	r3, r3
 8008f94:	69ba      	ldr	r2, [r7, #24]
 8008f96:	4013      	ands	r3, r2
 8008f98:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	685b      	ldr	r3, [r3, #4]
 8008f9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d003      	beq.n	8008fae <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8008fa6:	69ba      	ldr	r2, [r7, #24]
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	4313      	orrs	r3, r2
 8008fac:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	69ba      	ldr	r2, [r7, #24]
 8008fb2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008fb4:	69fb      	ldr	r3, [r7, #28]
 8008fb6:	3301      	adds	r3, #1
 8008fb8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	681a      	ldr	r2, [r3, #0]
 8008fbe:	69fb      	ldr	r3, [r7, #28]
 8008fc0:	fa22 f303 	lsr.w	r3, r2, r3
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	f47f ae6b 	bne.w	8008ca0 <HAL_GPIO_Init+0x14>
  }
}
 8008fca:	bf00      	nop
 8008fcc:	bf00      	nop
 8008fce:	3724      	adds	r7, #36	; 0x24
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr
 8008fd8:	58000400 	.word	0x58000400

08008fdc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008fdc:	b480      	push	{r7}
 8008fde:	b085      	sub	sp, #20
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
 8008fe4:	460b      	mov	r3, r1
 8008fe6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	691a      	ldr	r2, [r3, #16]
 8008fec:	887b      	ldrh	r3, [r7, #2]
 8008fee:	4013      	ands	r3, r2
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d002      	beq.n	8008ffa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008ff4:	2301      	movs	r3, #1
 8008ff6:	73fb      	strb	r3, [r7, #15]
 8008ff8:	e001      	b.n	8008ffe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008ffe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009000:	4618      	mov	r0, r3
 8009002:	3714      	adds	r7, #20
 8009004:	46bd      	mov	sp, r7
 8009006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900a:	4770      	bx	lr

0800900c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800900c:	b480      	push	{r7}
 800900e:	b083      	sub	sp, #12
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
 8009014:	460b      	mov	r3, r1
 8009016:	807b      	strh	r3, [r7, #2]
 8009018:	4613      	mov	r3, r2
 800901a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800901c:	787b      	ldrb	r3, [r7, #1]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d003      	beq.n	800902a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009022:	887a      	ldrh	r2, [r7, #2]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8009028:	e003      	b.n	8009032 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800902a:	887b      	ldrh	r3, [r7, #2]
 800902c:	041a      	lsls	r2, r3, #16
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	619a      	str	r2, [r3, #24]
}
 8009032:	bf00      	nop
 8009034:	370c      	adds	r7, #12
 8009036:	46bd      	mov	sp, r7
 8009038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903c:	4770      	bx	lr
	...

08009040 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b082      	sub	sp, #8
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d101      	bne.n	8009052 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800904e:	2301      	movs	r3, #1
 8009050:	e07f      	b.n	8009152 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009058:	b2db      	uxtb	r3, r3
 800905a:	2b00      	cmp	r3, #0
 800905c:	d106      	bne.n	800906c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2200      	movs	r2, #0
 8009062:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009066:	6878      	ldr	r0, [r7, #4]
 8009068:	f7fa f8b4 	bl	80031d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2224      	movs	r2, #36	; 0x24
 8009070:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	681a      	ldr	r2, [r3, #0]
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f022 0201 	bic.w	r2, r2, #1
 8009082:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	685a      	ldr	r2, [r3, #4]
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8009090:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	689a      	ldr	r2, [r3, #8]
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80090a0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	68db      	ldr	r3, [r3, #12]
 80090a6:	2b01      	cmp	r3, #1
 80090a8:	d107      	bne.n	80090ba <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	689a      	ldr	r2, [r3, #8]
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80090b6:	609a      	str	r2, [r3, #8]
 80090b8:	e006      	b.n	80090c8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	689a      	ldr	r2, [r3, #8]
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80090c6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	68db      	ldr	r3, [r3, #12]
 80090cc:	2b02      	cmp	r3, #2
 80090ce:	d104      	bne.n	80090da <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80090d8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	6859      	ldr	r1, [r3, #4]
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681a      	ldr	r2, [r3, #0]
 80090e4:	4b1d      	ldr	r3, [pc, #116]	; (800915c <HAL_I2C_Init+0x11c>)
 80090e6:	430b      	orrs	r3, r1
 80090e8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	68da      	ldr	r2, [r3, #12]
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80090f8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	691a      	ldr	r2, [r3, #16]
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	695b      	ldr	r3, [r3, #20]
 8009102:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	699b      	ldr	r3, [r3, #24]
 800910a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	430a      	orrs	r2, r1
 8009112:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	69d9      	ldr	r1, [r3, #28]
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	6a1a      	ldr	r2, [r3, #32]
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	430a      	orrs	r2, r1
 8009122:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	681a      	ldr	r2, [r3, #0]
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	f042 0201 	orr.w	r2, r2, #1
 8009132:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2200      	movs	r2, #0
 8009138:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	2220      	movs	r2, #32
 800913e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2200      	movs	r2, #0
 8009146:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2200      	movs	r2, #0
 800914c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8009150:	2300      	movs	r3, #0
}
 8009152:	4618      	mov	r0, r3
 8009154:	3708      	adds	r7, #8
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}
 800915a:	bf00      	nop
 800915c:	02008000 	.word	0x02008000

08009160 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b084      	sub	sp, #16
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	699b      	ldr	r3, [r3, #24]
 800916e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800917c:	2b00      	cmp	r3, #0
 800917e:	d005      	beq.n	800918c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009184:	68ba      	ldr	r2, [r7, #8]
 8009186:	68f9      	ldr	r1, [r7, #12]
 8009188:	6878      	ldr	r0, [r7, #4]
 800918a:	4798      	blx	r3
  }
}
 800918c:	bf00      	nop
 800918e:	3710      	adds	r7, #16
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}

08009194 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009194:	b480      	push	{r7}
 8009196:	b083      	sub	sp, #12
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
 800919c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80091a4:	b2db      	uxtb	r3, r3
 80091a6:	2b20      	cmp	r3, #32
 80091a8:	d138      	bne.n	800921c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80091b0:	2b01      	cmp	r3, #1
 80091b2:	d101      	bne.n	80091b8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80091b4:	2302      	movs	r3, #2
 80091b6:	e032      	b.n	800921e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2201      	movs	r2, #1
 80091bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2224      	movs	r2, #36	; 0x24
 80091c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	681a      	ldr	r2, [r3, #0]
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f022 0201 	bic.w	r2, r2, #1
 80091d6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	681a      	ldr	r2, [r3, #0]
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80091e6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	6819      	ldr	r1, [r3, #0]
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	683a      	ldr	r2, [r7, #0]
 80091f4:	430a      	orrs	r2, r1
 80091f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	681a      	ldr	r2, [r3, #0]
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f042 0201 	orr.w	r2, r2, #1
 8009206:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2220      	movs	r2, #32
 800920c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2200      	movs	r2, #0
 8009214:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009218:	2300      	movs	r3, #0
 800921a:	e000      	b.n	800921e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800921c:	2302      	movs	r3, #2
  }
}
 800921e:	4618      	mov	r0, r3
 8009220:	370c      	adds	r7, #12
 8009222:	46bd      	mov	sp, r7
 8009224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009228:	4770      	bx	lr

0800922a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800922a:	b480      	push	{r7}
 800922c:	b085      	sub	sp, #20
 800922e:	af00      	add	r7, sp, #0
 8009230:	6078      	str	r0, [r7, #4]
 8009232:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800923a:	b2db      	uxtb	r3, r3
 800923c:	2b20      	cmp	r3, #32
 800923e:	d139      	bne.n	80092b4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009246:	2b01      	cmp	r3, #1
 8009248:	d101      	bne.n	800924e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800924a:	2302      	movs	r3, #2
 800924c:	e033      	b.n	80092b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	2201      	movs	r2, #1
 8009252:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2224      	movs	r2, #36	; 0x24
 800925a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	681a      	ldr	r2, [r3, #0]
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	f022 0201 	bic.w	r2, r2, #1
 800926c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800927c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	021b      	lsls	r3, r3, #8
 8009282:	68fa      	ldr	r2, [r7, #12]
 8009284:	4313      	orrs	r3, r2
 8009286:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	68fa      	ldr	r2, [r7, #12]
 800928e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	681a      	ldr	r2, [r3, #0]
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f042 0201 	orr.w	r2, r2, #1
 800929e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2220      	movs	r2, #32
 80092a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2200      	movs	r2, #0
 80092ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80092b0:	2300      	movs	r3, #0
 80092b2:	e000      	b.n	80092b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80092b4:	2302      	movs	r3, #2
  }
}
 80092b6:	4618      	mov	r0, r3
 80092b8:	3714      	adds	r7, #20
 80092ba:	46bd      	mov	sp, r7
 80092bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c0:	4770      	bx	lr

080092c2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80092c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80092c4:	b08f      	sub	sp, #60	; 0x3c
 80092c6:	af0a      	add	r7, sp, #40	; 0x28
 80092c8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d101      	bne.n	80092d4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80092d0:	2301      	movs	r3, #1
 80092d2:	e116      	b.n	8009502 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80092e0:	b2db      	uxtb	r3, r3
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d106      	bne.n	80092f4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2200      	movs	r2, #0
 80092ea:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80092ee:	6878      	ldr	r0, [r7, #4]
 80092f0:	f011 fcd4 	bl	801ac9c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2203      	movs	r2, #3
 80092f8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009300:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009304:	2b00      	cmp	r3, #0
 8009306:	d102      	bne.n	800930e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2200      	movs	r2, #0
 800930c:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	4618      	mov	r0, r3
 8009314:	f00a fea5 	bl	8014062 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	603b      	str	r3, [r7, #0]
 800931e:	687e      	ldr	r6, [r7, #4]
 8009320:	466d      	mov	r5, sp
 8009322:	f106 0410 	add.w	r4, r6, #16
 8009326:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009328:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800932a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800932c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800932e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8009332:	e885 0003 	stmia.w	r5, {r0, r1}
 8009336:	1d33      	adds	r3, r6, #4
 8009338:	cb0e      	ldmia	r3, {r1, r2, r3}
 800933a:	6838      	ldr	r0, [r7, #0]
 800933c:	f00a fd70 	bl	8013e20 <USB_CoreInit>
 8009340:	4603      	mov	r3, r0
 8009342:	2b00      	cmp	r3, #0
 8009344:	d005      	beq.n	8009352 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	2202      	movs	r2, #2
 800934a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800934e:	2301      	movs	r3, #1
 8009350:	e0d7      	b.n	8009502 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	2100      	movs	r1, #0
 8009358:	4618      	mov	r0, r3
 800935a:	f00a fe93 	bl	8014084 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800935e:	2300      	movs	r3, #0
 8009360:	73fb      	strb	r3, [r7, #15]
 8009362:	e04a      	b.n	80093fa <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8009364:	7bfa      	ldrb	r2, [r7, #15]
 8009366:	6879      	ldr	r1, [r7, #4]
 8009368:	4613      	mov	r3, r2
 800936a:	00db      	lsls	r3, r3, #3
 800936c:	4413      	add	r3, r2
 800936e:	009b      	lsls	r3, r3, #2
 8009370:	440b      	add	r3, r1
 8009372:	333d      	adds	r3, #61	; 0x3d
 8009374:	2201      	movs	r2, #1
 8009376:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009378:	7bfa      	ldrb	r2, [r7, #15]
 800937a:	6879      	ldr	r1, [r7, #4]
 800937c:	4613      	mov	r3, r2
 800937e:	00db      	lsls	r3, r3, #3
 8009380:	4413      	add	r3, r2
 8009382:	009b      	lsls	r3, r3, #2
 8009384:	440b      	add	r3, r1
 8009386:	333c      	adds	r3, #60	; 0x3c
 8009388:	7bfa      	ldrb	r2, [r7, #15]
 800938a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800938c:	7bfa      	ldrb	r2, [r7, #15]
 800938e:	7bfb      	ldrb	r3, [r7, #15]
 8009390:	b298      	uxth	r0, r3
 8009392:	6879      	ldr	r1, [r7, #4]
 8009394:	4613      	mov	r3, r2
 8009396:	00db      	lsls	r3, r3, #3
 8009398:	4413      	add	r3, r2
 800939a:	009b      	lsls	r3, r3, #2
 800939c:	440b      	add	r3, r1
 800939e:	3356      	adds	r3, #86	; 0x56
 80093a0:	4602      	mov	r2, r0
 80093a2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80093a4:	7bfa      	ldrb	r2, [r7, #15]
 80093a6:	6879      	ldr	r1, [r7, #4]
 80093a8:	4613      	mov	r3, r2
 80093aa:	00db      	lsls	r3, r3, #3
 80093ac:	4413      	add	r3, r2
 80093ae:	009b      	lsls	r3, r3, #2
 80093b0:	440b      	add	r3, r1
 80093b2:	3340      	adds	r3, #64	; 0x40
 80093b4:	2200      	movs	r2, #0
 80093b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80093b8:	7bfa      	ldrb	r2, [r7, #15]
 80093ba:	6879      	ldr	r1, [r7, #4]
 80093bc:	4613      	mov	r3, r2
 80093be:	00db      	lsls	r3, r3, #3
 80093c0:	4413      	add	r3, r2
 80093c2:	009b      	lsls	r3, r3, #2
 80093c4:	440b      	add	r3, r1
 80093c6:	3344      	adds	r3, #68	; 0x44
 80093c8:	2200      	movs	r2, #0
 80093ca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80093cc:	7bfa      	ldrb	r2, [r7, #15]
 80093ce:	6879      	ldr	r1, [r7, #4]
 80093d0:	4613      	mov	r3, r2
 80093d2:	00db      	lsls	r3, r3, #3
 80093d4:	4413      	add	r3, r2
 80093d6:	009b      	lsls	r3, r3, #2
 80093d8:	440b      	add	r3, r1
 80093da:	3348      	adds	r3, #72	; 0x48
 80093dc:	2200      	movs	r2, #0
 80093de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80093e0:	7bfa      	ldrb	r2, [r7, #15]
 80093e2:	6879      	ldr	r1, [r7, #4]
 80093e4:	4613      	mov	r3, r2
 80093e6:	00db      	lsls	r3, r3, #3
 80093e8:	4413      	add	r3, r2
 80093ea:	009b      	lsls	r3, r3, #2
 80093ec:	440b      	add	r3, r1
 80093ee:	334c      	adds	r3, #76	; 0x4c
 80093f0:	2200      	movs	r2, #0
 80093f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80093f4:	7bfb      	ldrb	r3, [r7, #15]
 80093f6:	3301      	adds	r3, #1
 80093f8:	73fb      	strb	r3, [r7, #15]
 80093fa:	7bfa      	ldrb	r2, [r7, #15]
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	685b      	ldr	r3, [r3, #4]
 8009400:	429a      	cmp	r2, r3
 8009402:	d3af      	bcc.n	8009364 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009404:	2300      	movs	r3, #0
 8009406:	73fb      	strb	r3, [r7, #15]
 8009408:	e044      	b.n	8009494 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800940a:	7bfa      	ldrb	r2, [r7, #15]
 800940c:	6879      	ldr	r1, [r7, #4]
 800940e:	4613      	mov	r3, r2
 8009410:	00db      	lsls	r3, r3, #3
 8009412:	4413      	add	r3, r2
 8009414:	009b      	lsls	r3, r3, #2
 8009416:	440b      	add	r3, r1
 8009418:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800941c:	2200      	movs	r2, #0
 800941e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8009420:	7bfa      	ldrb	r2, [r7, #15]
 8009422:	6879      	ldr	r1, [r7, #4]
 8009424:	4613      	mov	r3, r2
 8009426:	00db      	lsls	r3, r3, #3
 8009428:	4413      	add	r3, r2
 800942a:	009b      	lsls	r3, r3, #2
 800942c:	440b      	add	r3, r1
 800942e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8009432:	7bfa      	ldrb	r2, [r7, #15]
 8009434:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8009436:	7bfa      	ldrb	r2, [r7, #15]
 8009438:	6879      	ldr	r1, [r7, #4]
 800943a:	4613      	mov	r3, r2
 800943c:	00db      	lsls	r3, r3, #3
 800943e:	4413      	add	r3, r2
 8009440:	009b      	lsls	r3, r3, #2
 8009442:	440b      	add	r3, r1
 8009444:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8009448:	2200      	movs	r2, #0
 800944a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800944c:	7bfa      	ldrb	r2, [r7, #15]
 800944e:	6879      	ldr	r1, [r7, #4]
 8009450:	4613      	mov	r3, r2
 8009452:	00db      	lsls	r3, r3, #3
 8009454:	4413      	add	r3, r2
 8009456:	009b      	lsls	r3, r3, #2
 8009458:	440b      	add	r3, r1
 800945a:	f503 7321 	add.w	r3, r3, #644	; 0x284
 800945e:	2200      	movs	r2, #0
 8009460:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8009462:	7bfa      	ldrb	r2, [r7, #15]
 8009464:	6879      	ldr	r1, [r7, #4]
 8009466:	4613      	mov	r3, r2
 8009468:	00db      	lsls	r3, r3, #3
 800946a:	4413      	add	r3, r2
 800946c:	009b      	lsls	r3, r3, #2
 800946e:	440b      	add	r3, r1
 8009470:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8009474:	2200      	movs	r2, #0
 8009476:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009478:	7bfa      	ldrb	r2, [r7, #15]
 800947a:	6879      	ldr	r1, [r7, #4]
 800947c:	4613      	mov	r3, r2
 800947e:	00db      	lsls	r3, r3, #3
 8009480:	4413      	add	r3, r2
 8009482:	009b      	lsls	r3, r3, #2
 8009484:	440b      	add	r3, r1
 8009486:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800948a:	2200      	movs	r2, #0
 800948c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800948e:	7bfb      	ldrb	r3, [r7, #15]
 8009490:	3301      	adds	r3, #1
 8009492:	73fb      	strb	r3, [r7, #15]
 8009494:	7bfa      	ldrb	r2, [r7, #15]
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	685b      	ldr	r3, [r3, #4]
 800949a:	429a      	cmp	r2, r3
 800949c:	d3b5      	bcc.n	800940a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	603b      	str	r3, [r7, #0]
 80094a4:	687e      	ldr	r6, [r7, #4]
 80094a6:	466d      	mov	r5, sp
 80094a8:	f106 0410 	add.w	r4, r6, #16
 80094ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80094ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80094b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80094b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80094b4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80094b8:	e885 0003 	stmia.w	r5, {r0, r1}
 80094bc:	1d33      	adds	r3, r6, #4
 80094be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80094c0:	6838      	ldr	r0, [r7, #0]
 80094c2:	f00a fe2b 	bl	801411c <USB_DevInit>
 80094c6:	4603      	mov	r3, r0
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d005      	beq.n	80094d8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2202      	movs	r2, #2
 80094d0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80094d4:	2301      	movs	r3, #1
 80094d6:	e014      	b.n	8009502 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2200      	movs	r2, #0
 80094dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	2201      	movs	r2, #1
 80094e4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094ec:	2b01      	cmp	r3, #1
 80094ee:	d102      	bne.n	80094f6 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80094f0:	6878      	ldr	r0, [r7, #4]
 80094f2:	f001 f96f 	bl	800a7d4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	4618      	mov	r0, r3
 80094fc:	f00b fe6d 	bl	80151da <USB_DevDisconnect>

  return HAL_OK;
 8009500:	2300      	movs	r3, #0
}
 8009502:	4618      	mov	r0, r3
 8009504:	3714      	adds	r7, #20
 8009506:	46bd      	mov	sp, r7
 8009508:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800950a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800950a:	b580      	push	{r7, lr}
 800950c:	b084      	sub	sp, #16
 800950e:	af00      	add	r7, sp, #0
 8009510:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800951e:	2b01      	cmp	r3, #1
 8009520:	d101      	bne.n	8009526 <HAL_PCD_Start+0x1c>
 8009522:	2302      	movs	r3, #2
 8009524:	e022      	b.n	800956c <HAL_PCD_Start+0x62>
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2201      	movs	r2, #1
 800952a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009536:	2b00      	cmp	r3, #0
 8009538:	d109      	bne.n	800954e <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 800953e:	2b01      	cmp	r3, #1
 8009540:	d105      	bne.n	800954e <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009546:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	4618      	mov	r0, r3
 8009554:	f00a fd74 	bl	8014040 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	4618      	mov	r0, r3
 800955e:	f00b fe1b 	bl	8015198 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2200      	movs	r2, #0
 8009566:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800956a:	2300      	movs	r3, #0
}
 800956c:	4618      	mov	r0, r3
 800956e:	3710      	adds	r7, #16
 8009570:	46bd      	mov	sp, r7
 8009572:	bd80      	pop	{r7, pc}

08009574 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8009574:	b590      	push	{r4, r7, lr}
 8009576:	b08d      	sub	sp, #52	; 0x34
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009582:	6a3b      	ldr	r3, [r7, #32]
 8009584:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	4618      	mov	r0, r3
 800958c:	f00b fed9 	bl	8015342 <USB_GetMode>
 8009590:	4603      	mov	r3, r0
 8009592:	2b00      	cmp	r3, #0
 8009594:	f040 84b7 	bne.w	8009f06 <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	4618      	mov	r0, r3
 800959e:	f00b fe3d 	bl	801521c <USB_ReadInterrupts>
 80095a2:	4603      	mov	r3, r0
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	f000 84ad 	beq.w	8009f04 <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80095aa:	69fb      	ldr	r3, [r7, #28]
 80095ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80095b0:	689b      	ldr	r3, [r3, #8]
 80095b2:	0a1b      	lsrs	r3, r3, #8
 80095b4:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	4618      	mov	r0, r3
 80095c4:	f00b fe2a 	bl	801521c <USB_ReadInterrupts>
 80095c8:	4603      	mov	r3, r0
 80095ca:	f003 0302 	and.w	r3, r3, #2
 80095ce:	2b02      	cmp	r3, #2
 80095d0:	d107      	bne.n	80095e2 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	695a      	ldr	r2, [r3, #20]
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f002 0202 	and.w	r2, r2, #2
 80095e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	4618      	mov	r0, r3
 80095e8:	f00b fe18 	bl	801521c <USB_ReadInterrupts>
 80095ec:	4603      	mov	r3, r0
 80095ee:	f003 0310 	and.w	r3, r3, #16
 80095f2:	2b10      	cmp	r3, #16
 80095f4:	d161      	bne.n	80096ba <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	699a      	ldr	r2, [r3, #24]
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f022 0210 	bic.w	r2, r2, #16
 8009604:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8009606:	6a3b      	ldr	r3, [r7, #32]
 8009608:	6a1b      	ldr	r3, [r3, #32]
 800960a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800960c:	69bb      	ldr	r3, [r7, #24]
 800960e:	f003 020f 	and.w	r2, r3, #15
 8009612:	4613      	mov	r3, r2
 8009614:	00db      	lsls	r3, r3, #3
 8009616:	4413      	add	r3, r2
 8009618:	009b      	lsls	r3, r3, #2
 800961a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800961e:	687a      	ldr	r2, [r7, #4]
 8009620:	4413      	add	r3, r2
 8009622:	3304      	adds	r3, #4
 8009624:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8009626:	69bb      	ldr	r3, [r7, #24]
 8009628:	0c5b      	lsrs	r3, r3, #17
 800962a:	f003 030f 	and.w	r3, r3, #15
 800962e:	2b02      	cmp	r3, #2
 8009630:	d124      	bne.n	800967c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8009632:	69ba      	ldr	r2, [r7, #24]
 8009634:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8009638:	4013      	ands	r3, r2
 800963a:	2b00      	cmp	r3, #0
 800963c:	d035      	beq.n	80096aa <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800963e:	697b      	ldr	r3, [r7, #20]
 8009640:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8009642:	69bb      	ldr	r3, [r7, #24]
 8009644:	091b      	lsrs	r3, r3, #4
 8009646:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8009648:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800964c:	b29b      	uxth	r3, r3
 800964e:	461a      	mov	r2, r3
 8009650:	6a38      	ldr	r0, [r7, #32]
 8009652:	f00b fc4f 	bl	8014ef4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009656:	697b      	ldr	r3, [r7, #20]
 8009658:	68da      	ldr	r2, [r3, #12]
 800965a:	69bb      	ldr	r3, [r7, #24]
 800965c:	091b      	lsrs	r3, r3, #4
 800965e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009662:	441a      	add	r2, r3
 8009664:	697b      	ldr	r3, [r7, #20]
 8009666:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	695a      	ldr	r2, [r3, #20]
 800966c:	69bb      	ldr	r3, [r7, #24]
 800966e:	091b      	lsrs	r3, r3, #4
 8009670:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009674:	441a      	add	r2, r3
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	615a      	str	r2, [r3, #20]
 800967a:	e016      	b.n	80096aa <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800967c:	69bb      	ldr	r3, [r7, #24]
 800967e:	0c5b      	lsrs	r3, r3, #17
 8009680:	f003 030f 	and.w	r3, r3, #15
 8009684:	2b06      	cmp	r3, #6
 8009686:	d110      	bne.n	80096aa <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800968e:	2208      	movs	r2, #8
 8009690:	4619      	mov	r1, r3
 8009692:	6a38      	ldr	r0, [r7, #32]
 8009694:	f00b fc2e 	bl	8014ef4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009698:	697b      	ldr	r3, [r7, #20]
 800969a:	695a      	ldr	r2, [r3, #20]
 800969c:	69bb      	ldr	r3, [r7, #24]
 800969e:	091b      	lsrs	r3, r3, #4
 80096a0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80096a4:	441a      	add	r2, r3
 80096a6:	697b      	ldr	r3, [r7, #20]
 80096a8:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	699a      	ldr	r2, [r3, #24]
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f042 0210 	orr.w	r2, r2, #16
 80096b8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	4618      	mov	r0, r3
 80096c0:	f00b fdac 	bl	801521c <USB_ReadInterrupts>
 80096c4:	4603      	mov	r3, r0
 80096c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80096ca:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80096ce:	f040 80a7 	bne.w	8009820 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80096d2:	2300      	movs	r3, #0
 80096d4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	4618      	mov	r0, r3
 80096dc:	f00b fdb1 	bl	8015242 <USB_ReadDevAllOutEpInterrupt>
 80096e0:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80096e2:	e099      	b.n	8009818 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80096e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096e6:	f003 0301 	and.w	r3, r3, #1
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	f000 808e 	beq.w	800980c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096f6:	b2d2      	uxtb	r2, r2
 80096f8:	4611      	mov	r1, r2
 80096fa:	4618      	mov	r0, r3
 80096fc:	f00b fdd5 	bl	80152aa <USB_ReadDevOutEPInterrupt>
 8009700:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8009702:	693b      	ldr	r3, [r7, #16]
 8009704:	f003 0301 	and.w	r3, r3, #1
 8009708:	2b00      	cmp	r3, #0
 800970a:	d00c      	beq.n	8009726 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800970c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800970e:	015a      	lsls	r2, r3, #5
 8009710:	69fb      	ldr	r3, [r7, #28]
 8009712:	4413      	add	r3, r2
 8009714:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009718:	461a      	mov	r2, r3
 800971a:	2301      	movs	r3, #1
 800971c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800971e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009720:	6878      	ldr	r0, [r7, #4]
 8009722:	f000 fed1 	bl	800a4c8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8009726:	693b      	ldr	r3, [r7, #16]
 8009728:	f003 0308 	and.w	r3, r3, #8
 800972c:	2b00      	cmp	r3, #0
 800972e:	d00c      	beq.n	800974a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8009730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009732:	015a      	lsls	r2, r3, #5
 8009734:	69fb      	ldr	r3, [r7, #28]
 8009736:	4413      	add	r3, r2
 8009738:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800973c:	461a      	mov	r2, r3
 800973e:	2308      	movs	r3, #8
 8009740:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8009742:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009744:	6878      	ldr	r0, [r7, #4]
 8009746:	f000 ffa7 	bl	800a698 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800974a:	693b      	ldr	r3, [r7, #16]
 800974c:	f003 0310 	and.w	r3, r3, #16
 8009750:	2b00      	cmp	r3, #0
 8009752:	d008      	beq.n	8009766 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8009754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009756:	015a      	lsls	r2, r3, #5
 8009758:	69fb      	ldr	r3, [r7, #28]
 800975a:	4413      	add	r3, r2
 800975c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009760:	461a      	mov	r2, r3
 8009762:	2310      	movs	r3, #16
 8009764:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8009766:	693b      	ldr	r3, [r7, #16]
 8009768:	f003 0302 	and.w	r3, r3, #2
 800976c:	2b00      	cmp	r3, #0
 800976e:	d030      	beq.n	80097d2 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8009770:	6a3b      	ldr	r3, [r7, #32]
 8009772:	695b      	ldr	r3, [r3, #20]
 8009774:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009778:	2b80      	cmp	r3, #128	; 0x80
 800977a:	d109      	bne.n	8009790 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800977c:	69fb      	ldr	r3, [r7, #28]
 800977e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009782:	685b      	ldr	r3, [r3, #4]
 8009784:	69fa      	ldr	r2, [r7, #28]
 8009786:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800978a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800978e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8009790:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009792:	4613      	mov	r3, r2
 8009794:	00db      	lsls	r3, r3, #3
 8009796:	4413      	add	r3, r2
 8009798:	009b      	lsls	r3, r3, #2
 800979a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800979e:	687a      	ldr	r2, [r7, #4]
 80097a0:	4413      	add	r3, r2
 80097a2:	3304      	adds	r3, #4
 80097a4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80097a6:	697b      	ldr	r3, [r7, #20]
 80097a8:	78db      	ldrb	r3, [r3, #3]
 80097aa:	2b01      	cmp	r3, #1
 80097ac:	d108      	bne.n	80097c0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80097ae:	697b      	ldr	r3, [r7, #20]
 80097b0:	2200      	movs	r2, #0
 80097b2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80097b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097b6:	b2db      	uxtb	r3, r3
 80097b8:	4619      	mov	r1, r3
 80097ba:	6878      	ldr	r0, [r7, #4]
 80097bc:	f011 fb66 	bl	801ae8c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80097c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097c2:	015a      	lsls	r2, r3, #5
 80097c4:	69fb      	ldr	r3, [r7, #28]
 80097c6:	4413      	add	r3, r2
 80097c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097cc:	461a      	mov	r2, r3
 80097ce:	2302      	movs	r3, #2
 80097d0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80097d2:	693b      	ldr	r3, [r7, #16]
 80097d4:	f003 0320 	and.w	r3, r3, #32
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d008      	beq.n	80097ee <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80097dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097de:	015a      	lsls	r2, r3, #5
 80097e0:	69fb      	ldr	r3, [r7, #28]
 80097e2:	4413      	add	r3, r2
 80097e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097e8:	461a      	mov	r2, r3
 80097ea:	2320      	movs	r3, #32
 80097ec:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80097ee:	693b      	ldr	r3, [r7, #16]
 80097f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d009      	beq.n	800980c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80097f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097fa:	015a      	lsls	r2, r3, #5
 80097fc:	69fb      	ldr	r3, [r7, #28]
 80097fe:	4413      	add	r3, r2
 8009800:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009804:	461a      	mov	r2, r3
 8009806:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800980a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800980c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800980e:	3301      	adds	r3, #1
 8009810:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8009812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009814:	085b      	lsrs	r3, r3, #1
 8009816:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800981a:	2b00      	cmp	r3, #0
 800981c:	f47f af62 	bne.w	80096e4 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	4618      	mov	r0, r3
 8009826:	f00b fcf9 	bl	801521c <USB_ReadInterrupts>
 800982a:	4603      	mov	r3, r0
 800982c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009830:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009834:	f040 80db 	bne.w	80099ee <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	4618      	mov	r0, r3
 800983e:	f00b fd1a 	bl	8015276 <USB_ReadDevAllInEpInterrupt>
 8009842:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8009844:	2300      	movs	r3, #0
 8009846:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8009848:	e0cd      	b.n	80099e6 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800984a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800984c:	f003 0301 	and.w	r3, r3, #1
 8009850:	2b00      	cmp	r3, #0
 8009852:	f000 80c2 	beq.w	80099da <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800985c:	b2d2      	uxtb	r2, r2
 800985e:	4611      	mov	r1, r2
 8009860:	4618      	mov	r0, r3
 8009862:	f00b fd40 	bl	80152e6 <USB_ReadDevInEPInterrupt>
 8009866:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8009868:	693b      	ldr	r3, [r7, #16]
 800986a:	f003 0301 	and.w	r3, r3, #1
 800986e:	2b00      	cmp	r3, #0
 8009870:	d057      	beq.n	8009922 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009874:	f003 030f 	and.w	r3, r3, #15
 8009878:	2201      	movs	r2, #1
 800987a:	fa02 f303 	lsl.w	r3, r2, r3
 800987e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009880:	69fb      	ldr	r3, [r7, #28]
 8009882:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009886:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	43db      	mvns	r3, r3
 800988c:	69f9      	ldr	r1, [r7, #28]
 800988e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009892:	4013      	ands	r3, r2
 8009894:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8009896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009898:	015a      	lsls	r2, r3, #5
 800989a:	69fb      	ldr	r3, [r7, #28]
 800989c:	4413      	add	r3, r2
 800989e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098a2:	461a      	mov	r2, r3
 80098a4:	2301      	movs	r3, #1
 80098a6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	68db      	ldr	r3, [r3, #12]
 80098ac:	2b01      	cmp	r3, #1
 80098ae:	d132      	bne.n	8009916 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80098b0:	6879      	ldr	r1, [r7, #4]
 80098b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098b4:	4613      	mov	r3, r2
 80098b6:	00db      	lsls	r3, r3, #3
 80098b8:	4413      	add	r3, r2
 80098ba:	009b      	lsls	r3, r3, #2
 80098bc:	440b      	add	r3, r1
 80098be:	3348      	adds	r3, #72	; 0x48
 80098c0:	6819      	ldr	r1, [r3, #0]
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098c6:	4613      	mov	r3, r2
 80098c8:	00db      	lsls	r3, r3, #3
 80098ca:	4413      	add	r3, r2
 80098cc:	009b      	lsls	r3, r3, #2
 80098ce:	4403      	add	r3, r0
 80098d0:	3344      	adds	r3, #68	; 0x44
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4419      	add	r1, r3
 80098d6:	6878      	ldr	r0, [r7, #4]
 80098d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098da:	4613      	mov	r3, r2
 80098dc:	00db      	lsls	r3, r3, #3
 80098de:	4413      	add	r3, r2
 80098e0:	009b      	lsls	r3, r3, #2
 80098e2:	4403      	add	r3, r0
 80098e4:	3348      	adds	r3, #72	; 0x48
 80098e6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80098e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d113      	bne.n	8009916 <HAL_PCD_IRQHandler+0x3a2>
 80098ee:	6879      	ldr	r1, [r7, #4]
 80098f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098f2:	4613      	mov	r3, r2
 80098f4:	00db      	lsls	r3, r3, #3
 80098f6:	4413      	add	r3, r2
 80098f8:	009b      	lsls	r3, r3, #2
 80098fa:	440b      	add	r3, r1
 80098fc:	334c      	adds	r3, #76	; 0x4c
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d108      	bne.n	8009916 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	6818      	ldr	r0, [r3, #0]
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800990e:	461a      	mov	r2, r3
 8009910:	2101      	movs	r1, #1
 8009912:	f00b fd49 	bl	80153a8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8009916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009918:	b2db      	uxtb	r3, r3
 800991a:	4619      	mov	r1, r3
 800991c:	6878      	ldr	r0, [r7, #4]
 800991e:	f011 fa30 	bl	801ad82 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009922:	693b      	ldr	r3, [r7, #16]
 8009924:	f003 0308 	and.w	r3, r3, #8
 8009928:	2b00      	cmp	r3, #0
 800992a:	d008      	beq.n	800993e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800992c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800992e:	015a      	lsls	r2, r3, #5
 8009930:	69fb      	ldr	r3, [r7, #28]
 8009932:	4413      	add	r3, r2
 8009934:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009938:	461a      	mov	r2, r3
 800993a:	2308      	movs	r3, #8
 800993c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800993e:	693b      	ldr	r3, [r7, #16]
 8009940:	f003 0310 	and.w	r3, r3, #16
 8009944:	2b00      	cmp	r3, #0
 8009946:	d008      	beq.n	800995a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8009948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800994a:	015a      	lsls	r2, r3, #5
 800994c:	69fb      	ldr	r3, [r7, #28]
 800994e:	4413      	add	r3, r2
 8009950:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009954:	461a      	mov	r2, r3
 8009956:	2310      	movs	r3, #16
 8009958:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800995a:	693b      	ldr	r3, [r7, #16]
 800995c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009960:	2b00      	cmp	r3, #0
 8009962:	d008      	beq.n	8009976 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8009964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009966:	015a      	lsls	r2, r3, #5
 8009968:	69fb      	ldr	r3, [r7, #28]
 800996a:	4413      	add	r3, r2
 800996c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009970:	461a      	mov	r2, r3
 8009972:	2340      	movs	r3, #64	; 0x40
 8009974:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8009976:	693b      	ldr	r3, [r7, #16]
 8009978:	f003 0302 	and.w	r3, r3, #2
 800997c:	2b00      	cmp	r3, #0
 800997e:	d023      	beq.n	80099c8 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8009980:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009982:	6a38      	ldr	r0, [r7, #32]
 8009984:	f00a fd28 	bl	80143d8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8009988:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800998a:	4613      	mov	r3, r2
 800998c:	00db      	lsls	r3, r3, #3
 800998e:	4413      	add	r3, r2
 8009990:	009b      	lsls	r3, r3, #2
 8009992:	3338      	adds	r3, #56	; 0x38
 8009994:	687a      	ldr	r2, [r7, #4]
 8009996:	4413      	add	r3, r2
 8009998:	3304      	adds	r3, #4
 800999a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800999c:	697b      	ldr	r3, [r7, #20]
 800999e:	78db      	ldrb	r3, [r3, #3]
 80099a0:	2b01      	cmp	r3, #1
 80099a2:	d108      	bne.n	80099b6 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80099a4:	697b      	ldr	r3, [r7, #20]
 80099a6:	2200      	movs	r2, #0
 80099a8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80099aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ac:	b2db      	uxtb	r3, r3
 80099ae:	4619      	mov	r1, r3
 80099b0:	6878      	ldr	r0, [r7, #4]
 80099b2:	f011 fa7d 	bl	801aeb0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80099b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099b8:	015a      	lsls	r2, r3, #5
 80099ba:	69fb      	ldr	r3, [r7, #28]
 80099bc:	4413      	add	r3, r2
 80099be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099c2:	461a      	mov	r2, r3
 80099c4:	2302      	movs	r3, #2
 80099c6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80099c8:	693b      	ldr	r3, [r7, #16]
 80099ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d003      	beq.n	80099da <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80099d2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80099d4:	6878      	ldr	r0, [r7, #4]
 80099d6:	f000 fcea 	bl	800a3ae <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80099da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099dc:	3301      	adds	r3, #1
 80099de:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80099e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099e2:	085b      	lsrs	r3, r3, #1
 80099e4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80099e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	f47f af2e 	bne.w	800984a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	4618      	mov	r0, r3
 80099f4:	f00b fc12 	bl	801521c <USB_ReadInterrupts>
 80099f8:	4603      	mov	r3, r0
 80099fa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80099fe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009a02:	d122      	bne.n	8009a4a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009a04:	69fb      	ldr	r3, [r7, #28]
 8009a06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a0a:	685b      	ldr	r3, [r3, #4]
 8009a0c:	69fa      	ldr	r2, [r7, #28]
 8009a0e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a12:	f023 0301 	bic.w	r3, r3, #1
 8009a16:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8009a1e:	2b01      	cmp	r3, #1
 8009a20:	d108      	bne.n	8009a34 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2200      	movs	r2, #0
 8009a26:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009a2a:	2100      	movs	r1, #0
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f000 fef5 	bl	800a81c <HAL_PCDEx_LPM_Callback>
 8009a32:	e002      	b.n	8009a3a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8009a34:	6878      	ldr	r0, [r7, #4]
 8009a36:	f011 fa1b 	bl	801ae70 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	695a      	ldr	r2, [r3, #20]
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8009a48:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	4618      	mov	r0, r3
 8009a50:	f00b fbe4 	bl	801521c <USB_ReadInterrupts>
 8009a54:	4603      	mov	r3, r0
 8009a56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009a5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009a5e:	d112      	bne.n	8009a86 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8009a60:	69fb      	ldr	r3, [r7, #28]
 8009a62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a66:	689b      	ldr	r3, [r3, #8]
 8009a68:	f003 0301 	and.w	r3, r3, #1
 8009a6c:	2b01      	cmp	r3, #1
 8009a6e:	d102      	bne.n	8009a76 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f011 f9d7 	bl	801ae24 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	695a      	ldr	r2, [r3, #20]
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8009a84:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	f00b fbc6 	bl	801521c <USB_ReadInterrupts>
 8009a90:	4603      	mov	r3, r0
 8009a92:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009a96:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009a9a:	d121      	bne.n	8009ae0 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	695a      	ldr	r2, [r3, #20]
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8009aaa:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d111      	bne.n	8009ada <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2201      	movs	r2, #1
 8009aba:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ac4:	089b      	lsrs	r3, r3, #2
 8009ac6:	f003 020f 	and.w	r2, r3, #15
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8009ad0:	2101      	movs	r1, #1
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f000 fea2 	bl	800a81c <HAL_PCDEx_LPM_Callback>
 8009ad8:	e002      	b.n	8009ae0 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009ada:	6878      	ldr	r0, [r7, #4]
 8009adc:	f011 f9a2 	bl	801ae24 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	f00b fb99 	bl	801521c <USB_ReadInterrupts>
 8009aea:	4603      	mov	r3, r0
 8009aec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009af0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009af4:	f040 80b7 	bne.w	8009c66 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009af8:	69fb      	ldr	r3, [r7, #28]
 8009afa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009afe:	685b      	ldr	r3, [r3, #4]
 8009b00:	69fa      	ldr	r2, [r7, #28]
 8009b02:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009b06:	f023 0301 	bic.w	r3, r3, #1
 8009b0a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	2110      	movs	r1, #16
 8009b12:	4618      	mov	r0, r3
 8009b14:	f00a fc60 	bl	80143d8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009b18:	2300      	movs	r3, #0
 8009b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009b1c:	e046      	b.n	8009bac <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b20:	015a      	lsls	r2, r3, #5
 8009b22:	69fb      	ldr	r3, [r7, #28]
 8009b24:	4413      	add	r3, r2
 8009b26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b2a:	461a      	mov	r2, r3
 8009b2c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009b30:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b34:	015a      	lsls	r2, r3, #5
 8009b36:	69fb      	ldr	r3, [r7, #28]
 8009b38:	4413      	add	r3, r2
 8009b3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009b42:	0151      	lsls	r1, r2, #5
 8009b44:	69fa      	ldr	r2, [r7, #28]
 8009b46:	440a      	add	r2, r1
 8009b48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b4c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009b50:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8009b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b54:	015a      	lsls	r2, r3, #5
 8009b56:	69fb      	ldr	r3, [r7, #28]
 8009b58:	4413      	add	r3, r2
 8009b5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b5e:	461a      	mov	r2, r3
 8009b60:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009b64:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b68:	015a      	lsls	r2, r3, #5
 8009b6a:	69fb      	ldr	r3, [r7, #28]
 8009b6c:	4413      	add	r3, r2
 8009b6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009b76:	0151      	lsls	r1, r2, #5
 8009b78:	69fa      	ldr	r2, [r7, #28]
 8009b7a:	440a      	add	r2, r1
 8009b7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009b80:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009b84:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b88:	015a      	lsls	r2, r3, #5
 8009b8a:	69fb      	ldr	r3, [r7, #28]
 8009b8c:	4413      	add	r3, r2
 8009b8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009b96:	0151      	lsls	r1, r2, #5
 8009b98:	69fa      	ldr	r2, [r7, #28]
 8009b9a:	440a      	add	r2, r1
 8009b9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ba0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009ba4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ba8:	3301      	adds	r3, #1
 8009baa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	685b      	ldr	r3, [r3, #4]
 8009bb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009bb2:	429a      	cmp	r2, r3
 8009bb4:	d3b3      	bcc.n	8009b1e <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009bb6:	69fb      	ldr	r3, [r7, #28]
 8009bb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bbc:	69db      	ldr	r3, [r3, #28]
 8009bbe:	69fa      	ldr	r2, [r7, #28]
 8009bc0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009bc4:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8009bc8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d016      	beq.n	8009c00 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8009bd2:	69fb      	ldr	r3, [r7, #28]
 8009bd4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009bdc:	69fa      	ldr	r2, [r7, #28]
 8009bde:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009be2:	f043 030b 	orr.w	r3, r3, #11
 8009be6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8009bea:	69fb      	ldr	r3, [r7, #28]
 8009bec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009bf2:	69fa      	ldr	r2, [r7, #28]
 8009bf4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009bf8:	f043 030b 	orr.w	r3, r3, #11
 8009bfc:	6453      	str	r3, [r2, #68]	; 0x44
 8009bfe:	e015      	b.n	8009c2c <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8009c00:	69fb      	ldr	r3, [r7, #28]
 8009c02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c06:	695a      	ldr	r2, [r3, #20]
 8009c08:	69fb      	ldr	r3, [r7, #28]
 8009c0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c0e:	4619      	mov	r1, r3
 8009c10:	f242 032b 	movw	r3, #8235	; 0x202b
 8009c14:	4313      	orrs	r3, r2
 8009c16:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8009c18:	69fb      	ldr	r3, [r7, #28]
 8009c1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c1e:	691b      	ldr	r3, [r3, #16]
 8009c20:	69fa      	ldr	r2, [r7, #28]
 8009c22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009c26:	f043 030b 	orr.w	r3, r3, #11
 8009c2a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009c2c:	69fb      	ldr	r3, [r7, #28]
 8009c2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	69fa      	ldr	r2, [r7, #28]
 8009c36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009c3a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009c3e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	6818      	ldr	r0, [r3, #0]
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	68db      	ldr	r3, [r3, #12]
 8009c48:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009c50:	461a      	mov	r2, r3
 8009c52:	f00b fba9 	bl	80153a8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	695a      	ldr	r2, [r3, #20]
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8009c64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	f00b fad6 	bl	801521c <USB_ReadInterrupts>
 8009c70:	4603      	mov	r3, r0
 8009c72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009c76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009c7a:	d124      	bne.n	8009cc6 <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4618      	mov	r0, r3
 8009c82:	f00b fb6d 	bl	8015360 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	f00a fc21 	bl	80144d2 <USB_GetDevSpeed>
 8009c90:	4603      	mov	r3, r0
 8009c92:	461a      	mov	r2, r3
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681c      	ldr	r4, [r3, #0]
 8009c9c:	f001 fd88 	bl	800b7b0 <HAL_RCC_GetHCLKFreq>
 8009ca0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009ca6:	b2db      	uxtb	r3, r3
 8009ca8:	461a      	mov	r2, r3
 8009caa:	4620      	mov	r0, r4
 8009cac:	f00a f926 	bl	8013efc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f011 f88e 	bl	801add2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	695a      	ldr	r2, [r3, #20]
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8009cc4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	4618      	mov	r0, r3
 8009ccc:	f00b faa6 	bl	801521c <USB_ReadInterrupts>
 8009cd0:	4603      	mov	r3, r0
 8009cd2:	f003 0308 	and.w	r3, r3, #8
 8009cd6:	2b08      	cmp	r3, #8
 8009cd8:	d10a      	bne.n	8009cf0 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8009cda:	6878      	ldr	r0, [r7, #4]
 8009cdc:	f011 f86b 	bl	801adb6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	695a      	ldr	r2, [r3, #20]
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	f002 0208 	and.w	r2, r2, #8
 8009cee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	f00b fa91 	bl	801521c <USB_ReadInterrupts>
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d00:	2b80      	cmp	r3, #128	; 0x80
 8009d02:	d122      	bne.n	8009d4a <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8009d04:	6a3b      	ldr	r3, [r7, #32]
 8009d06:	699b      	ldr	r3, [r3, #24]
 8009d08:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009d0c:	6a3b      	ldr	r3, [r7, #32]
 8009d0e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009d10:	2301      	movs	r3, #1
 8009d12:	627b      	str	r3, [r7, #36]	; 0x24
 8009d14:	e014      	b.n	8009d40 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8009d16:	6879      	ldr	r1, [r7, #4]
 8009d18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d1a:	4613      	mov	r3, r2
 8009d1c:	00db      	lsls	r3, r3, #3
 8009d1e:	4413      	add	r3, r2
 8009d20:	009b      	lsls	r3, r3, #2
 8009d22:	440b      	add	r3, r1
 8009d24:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8009d28:	781b      	ldrb	r3, [r3, #0]
 8009d2a:	2b01      	cmp	r3, #1
 8009d2c:	d105      	bne.n	8009d3a <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8009d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d30:	b2db      	uxtb	r3, r3
 8009d32:	4619      	mov	r1, r3
 8009d34:	6878      	ldr	r0, [r7, #4]
 8009d36:	f000 fb09 	bl	800a34c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d3c:	3301      	adds	r3, #1
 8009d3e:	627b      	str	r3, [r7, #36]	; 0x24
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	685b      	ldr	r3, [r3, #4]
 8009d44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d46:	429a      	cmp	r2, r3
 8009d48:	d3e5      	bcc.n	8009d16 <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	4618      	mov	r0, r3
 8009d50:	f00b fa64 	bl	801521c <USB_ReadInterrupts>
 8009d54:	4603      	mov	r3, r0
 8009d56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009d5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009d5e:	d13b      	bne.n	8009dd8 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009d60:	2301      	movs	r3, #1
 8009d62:	627b      	str	r3, [r7, #36]	; 0x24
 8009d64:	e02b      	b.n	8009dbe <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8009d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d68:	015a      	lsls	r2, r3, #5
 8009d6a:	69fb      	ldr	r3, [r7, #28]
 8009d6c:	4413      	add	r3, r2
 8009d6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009d76:	6879      	ldr	r1, [r7, #4]
 8009d78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d7a:	4613      	mov	r3, r2
 8009d7c:	00db      	lsls	r3, r3, #3
 8009d7e:	4413      	add	r3, r2
 8009d80:	009b      	lsls	r3, r3, #2
 8009d82:	440b      	add	r3, r1
 8009d84:	3340      	adds	r3, #64	; 0x40
 8009d86:	781b      	ldrb	r3, [r3, #0]
 8009d88:	2b01      	cmp	r3, #1
 8009d8a:	d115      	bne.n	8009db8 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8009d8c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	da12      	bge.n	8009db8 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009d92:	6879      	ldr	r1, [r7, #4]
 8009d94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d96:	4613      	mov	r3, r2
 8009d98:	00db      	lsls	r3, r3, #3
 8009d9a:	4413      	add	r3, r2
 8009d9c:	009b      	lsls	r3, r3, #2
 8009d9e:	440b      	add	r3, r1
 8009da0:	333f      	adds	r3, #63	; 0x3f
 8009da2:	2201      	movs	r2, #1
 8009da4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8009da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009da8:	b2db      	uxtb	r3, r3
 8009daa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009dae:	b2db      	uxtb	r3, r3
 8009db0:	4619      	mov	r1, r3
 8009db2:	6878      	ldr	r0, [r7, #4]
 8009db4:	f000 faca 	bl	800a34c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dba:	3301      	adds	r3, #1
 8009dbc:	627b      	str	r3, [r7, #36]	; 0x24
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	685b      	ldr	r3, [r3, #4]
 8009dc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009dc4:	429a      	cmp	r2, r3
 8009dc6:	d3ce      	bcc.n	8009d66 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	695a      	ldr	r2, [r3, #20]
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8009dd6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	4618      	mov	r0, r3
 8009dde:	f00b fa1d 	bl	801521c <USB_ReadInterrupts>
 8009de2:	4603      	mov	r3, r0
 8009de4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009de8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009dec:	d155      	bne.n	8009e9a <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009dee:	2301      	movs	r3, #1
 8009df0:	627b      	str	r3, [r7, #36]	; 0x24
 8009df2:	e045      	b.n	8009e80 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8009df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009df6:	015a      	lsls	r2, r3, #5
 8009df8:	69fb      	ldr	r3, [r7, #28]
 8009dfa:	4413      	add	r3, r2
 8009dfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8009e04:	6879      	ldr	r1, [r7, #4]
 8009e06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e08:	4613      	mov	r3, r2
 8009e0a:	00db      	lsls	r3, r3, #3
 8009e0c:	4413      	add	r3, r2
 8009e0e:	009b      	lsls	r3, r3, #2
 8009e10:	440b      	add	r3, r1
 8009e12:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8009e16:	781b      	ldrb	r3, [r3, #0]
 8009e18:	2b01      	cmp	r3, #1
 8009e1a:	d12e      	bne.n	8009e7a <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009e1c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	da2b      	bge.n	8009e7a <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8009e22:	69bb      	ldr	r3, [r7, #24]
 8009e24:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8009e2e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009e32:	429a      	cmp	r2, r3
 8009e34:	d121      	bne.n	8009e7a <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8009e36:	6879      	ldr	r1, [r7, #4]
 8009e38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e3a:	4613      	mov	r3, r2
 8009e3c:	00db      	lsls	r3, r3, #3
 8009e3e:	4413      	add	r3, r2
 8009e40:	009b      	lsls	r3, r3, #2
 8009e42:	440b      	add	r3, r1
 8009e44:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8009e48:	2201      	movs	r2, #1
 8009e4a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8009e4c:	6a3b      	ldr	r3, [r7, #32]
 8009e4e:	699b      	ldr	r3, [r3, #24]
 8009e50:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009e54:	6a3b      	ldr	r3, [r7, #32]
 8009e56:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8009e58:	6a3b      	ldr	r3, [r7, #32]
 8009e5a:	695b      	ldr	r3, [r3, #20]
 8009e5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d10a      	bne.n	8009e7a <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8009e64:	69fb      	ldr	r3, [r7, #28]
 8009e66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e6a:	685b      	ldr	r3, [r3, #4]
 8009e6c:	69fa      	ldr	r2, [r7, #28]
 8009e6e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009e72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009e76:	6053      	str	r3, [r2, #4]
            break;
 8009e78:	e007      	b.n	8009e8a <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e7c:	3301      	adds	r3, #1
 8009e7e:	627b      	str	r3, [r7, #36]	; 0x24
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	685b      	ldr	r3, [r3, #4]
 8009e84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e86:	429a      	cmp	r2, r3
 8009e88:	d3b4      	bcc.n	8009df4 <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	695a      	ldr	r2, [r3, #20]
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8009e98:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	f00b f9bc 	bl	801521c <USB_ReadInterrupts>
 8009ea4:	4603      	mov	r3, r0
 8009ea6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009eae:	d10a      	bne.n	8009ec6 <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8009eb0:	6878      	ldr	r0, [r7, #4]
 8009eb2:	f011 f80f 	bl	801aed4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	695a      	ldr	r2, [r3, #20]
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8009ec4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	4618      	mov	r0, r3
 8009ecc:	f00b f9a6 	bl	801521c <USB_ReadInterrupts>
 8009ed0:	4603      	mov	r3, r0
 8009ed2:	f003 0304 	and.w	r3, r3, #4
 8009ed6:	2b04      	cmp	r3, #4
 8009ed8:	d115      	bne.n	8009f06 <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	685b      	ldr	r3, [r3, #4]
 8009ee0:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8009ee2:	69bb      	ldr	r3, [r7, #24]
 8009ee4:	f003 0304 	and.w	r3, r3, #4
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d002      	beq.n	8009ef2 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009eec:	6878      	ldr	r0, [r7, #4]
 8009eee:	f010 ffff 	bl	801aef0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	6859      	ldr	r1, [r3, #4]
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	69ba      	ldr	r2, [r7, #24]
 8009efe:	430a      	orrs	r2, r1
 8009f00:	605a      	str	r2, [r3, #4]
 8009f02:	e000      	b.n	8009f06 <HAL_PCD_IRQHandler+0x992>
      return;
 8009f04:	bf00      	nop
    }
  }
}
 8009f06:	3734      	adds	r7, #52	; 0x34
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bd90      	pop	{r4, r7, pc}

08009f0c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	b082      	sub	sp, #8
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
 8009f14:	460b      	mov	r3, r1
 8009f16:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009f1e:	2b01      	cmp	r3, #1
 8009f20:	d101      	bne.n	8009f26 <HAL_PCD_SetAddress+0x1a>
 8009f22:	2302      	movs	r3, #2
 8009f24:	e013      	b.n	8009f4e <HAL_PCD_SetAddress+0x42>
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	2201      	movs	r2, #1
 8009f2a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	78fa      	ldrb	r2, [r7, #3]
 8009f32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	78fa      	ldrb	r2, [r7, #3]
 8009f3c:	4611      	mov	r1, r2
 8009f3e:	4618      	mov	r0, r3
 8009f40:	f00b f904 	bl	801514c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2200      	movs	r2, #0
 8009f48:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8009f4c:	2300      	movs	r3, #0
}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	3708      	adds	r7, #8
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}

08009f56 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009f56:	b580      	push	{r7, lr}
 8009f58:	b084      	sub	sp, #16
 8009f5a:	af00      	add	r7, sp, #0
 8009f5c:	6078      	str	r0, [r7, #4]
 8009f5e:	4608      	mov	r0, r1
 8009f60:	4611      	mov	r1, r2
 8009f62:	461a      	mov	r2, r3
 8009f64:	4603      	mov	r3, r0
 8009f66:	70fb      	strb	r3, [r7, #3]
 8009f68:	460b      	mov	r3, r1
 8009f6a:	803b      	strh	r3, [r7, #0]
 8009f6c:	4613      	mov	r3, r2
 8009f6e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8009f70:	2300      	movs	r3, #0
 8009f72:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009f74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	da0f      	bge.n	8009f9c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009f7c:	78fb      	ldrb	r3, [r7, #3]
 8009f7e:	f003 020f 	and.w	r2, r3, #15
 8009f82:	4613      	mov	r3, r2
 8009f84:	00db      	lsls	r3, r3, #3
 8009f86:	4413      	add	r3, r2
 8009f88:	009b      	lsls	r3, r3, #2
 8009f8a:	3338      	adds	r3, #56	; 0x38
 8009f8c:	687a      	ldr	r2, [r7, #4]
 8009f8e:	4413      	add	r3, r2
 8009f90:	3304      	adds	r3, #4
 8009f92:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	2201      	movs	r2, #1
 8009f98:	705a      	strb	r2, [r3, #1]
 8009f9a:	e00f      	b.n	8009fbc <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009f9c:	78fb      	ldrb	r3, [r7, #3]
 8009f9e:	f003 020f 	and.w	r2, r3, #15
 8009fa2:	4613      	mov	r3, r2
 8009fa4:	00db      	lsls	r3, r3, #3
 8009fa6:	4413      	add	r3, r2
 8009fa8:	009b      	lsls	r3, r3, #2
 8009faa:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009fae:	687a      	ldr	r2, [r7, #4]
 8009fb0:	4413      	add	r3, r2
 8009fb2:	3304      	adds	r3, #4
 8009fb4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	2200      	movs	r2, #0
 8009fba:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009fbc:	78fb      	ldrb	r3, [r7, #3]
 8009fbe:	f003 030f 	and.w	r3, r3, #15
 8009fc2:	b2da      	uxtb	r2, r3
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8009fc8:	883a      	ldrh	r2, [r7, #0]
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	78ba      	ldrb	r2, [r7, #2]
 8009fd2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	785b      	ldrb	r3, [r3, #1]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d004      	beq.n	8009fe6 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	781b      	ldrb	r3, [r3, #0]
 8009fe0:	b29a      	uxth	r2, r3
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009fe6:	78bb      	ldrb	r3, [r7, #2]
 8009fe8:	2b02      	cmp	r3, #2
 8009fea:	d102      	bne.n	8009ff2 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	2200      	movs	r2, #0
 8009ff0:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009ff8:	2b01      	cmp	r3, #1
 8009ffa:	d101      	bne.n	800a000 <HAL_PCD_EP_Open+0xaa>
 8009ffc:	2302      	movs	r3, #2
 8009ffe:	e00e      	b.n	800a01e <HAL_PCD_EP_Open+0xc8>
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2201      	movs	r2, #1
 800a004:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	68f9      	ldr	r1, [r7, #12]
 800a00e:	4618      	mov	r0, r3
 800a010:	f00a fa84 	bl	801451c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	2200      	movs	r2, #0
 800a018:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800a01c:	7afb      	ldrb	r3, [r7, #11]
}
 800a01e:	4618      	mov	r0, r3
 800a020:	3710      	adds	r7, #16
 800a022:	46bd      	mov	sp, r7
 800a024:	bd80      	pop	{r7, pc}

0800a026 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a026:	b580      	push	{r7, lr}
 800a028:	b084      	sub	sp, #16
 800a02a:	af00      	add	r7, sp, #0
 800a02c:	6078      	str	r0, [r7, #4]
 800a02e:	460b      	mov	r3, r1
 800a030:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800a032:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a036:	2b00      	cmp	r3, #0
 800a038:	da0f      	bge.n	800a05a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a03a:	78fb      	ldrb	r3, [r7, #3]
 800a03c:	f003 020f 	and.w	r2, r3, #15
 800a040:	4613      	mov	r3, r2
 800a042:	00db      	lsls	r3, r3, #3
 800a044:	4413      	add	r3, r2
 800a046:	009b      	lsls	r3, r3, #2
 800a048:	3338      	adds	r3, #56	; 0x38
 800a04a:	687a      	ldr	r2, [r7, #4]
 800a04c:	4413      	add	r3, r2
 800a04e:	3304      	adds	r3, #4
 800a050:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	2201      	movs	r2, #1
 800a056:	705a      	strb	r2, [r3, #1]
 800a058:	e00f      	b.n	800a07a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a05a:	78fb      	ldrb	r3, [r7, #3]
 800a05c:	f003 020f 	and.w	r2, r3, #15
 800a060:	4613      	mov	r3, r2
 800a062:	00db      	lsls	r3, r3, #3
 800a064:	4413      	add	r3, r2
 800a066:	009b      	lsls	r3, r3, #2
 800a068:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a06c:	687a      	ldr	r2, [r7, #4]
 800a06e:	4413      	add	r3, r2
 800a070:	3304      	adds	r3, #4
 800a072:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	2200      	movs	r2, #0
 800a078:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800a07a:	78fb      	ldrb	r3, [r7, #3]
 800a07c:	f003 030f 	and.w	r3, r3, #15
 800a080:	b2da      	uxtb	r2, r3
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a08c:	2b01      	cmp	r3, #1
 800a08e:	d101      	bne.n	800a094 <HAL_PCD_EP_Close+0x6e>
 800a090:	2302      	movs	r3, #2
 800a092:	e00e      	b.n	800a0b2 <HAL_PCD_EP_Close+0x8c>
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	2201      	movs	r2, #1
 800a098:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	68f9      	ldr	r1, [r7, #12]
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	f00a fac2 	bl	801462c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800a0b0:	2300      	movs	r3, #0
}
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	3710      	adds	r7, #16
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}

0800a0ba <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a0ba:	b580      	push	{r7, lr}
 800a0bc:	b086      	sub	sp, #24
 800a0be:	af00      	add	r7, sp, #0
 800a0c0:	60f8      	str	r0, [r7, #12]
 800a0c2:	607a      	str	r2, [r7, #4]
 800a0c4:	603b      	str	r3, [r7, #0]
 800a0c6:	460b      	mov	r3, r1
 800a0c8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a0ca:	7afb      	ldrb	r3, [r7, #11]
 800a0cc:	f003 020f 	and.w	r2, r3, #15
 800a0d0:	4613      	mov	r3, r2
 800a0d2:	00db      	lsls	r3, r3, #3
 800a0d4:	4413      	add	r3, r2
 800a0d6:	009b      	lsls	r3, r3, #2
 800a0d8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a0dc:	68fa      	ldr	r2, [r7, #12]
 800a0de:	4413      	add	r3, r2
 800a0e0:	3304      	adds	r3, #4
 800a0e2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a0e4:	697b      	ldr	r3, [r7, #20]
 800a0e6:	687a      	ldr	r2, [r7, #4]
 800a0e8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800a0ea:	697b      	ldr	r3, [r7, #20]
 800a0ec:	683a      	ldr	r2, [r7, #0]
 800a0ee:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800a0f0:	697b      	ldr	r3, [r7, #20]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800a0f6:	697b      	ldr	r3, [r7, #20]
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a0fc:	7afb      	ldrb	r3, [r7, #11]
 800a0fe:	f003 030f 	and.w	r3, r3, #15
 800a102:	b2da      	uxtb	r2, r3
 800a104:	697b      	ldr	r3, [r7, #20]
 800a106:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	68db      	ldr	r3, [r3, #12]
 800a10c:	2b01      	cmp	r3, #1
 800a10e:	d102      	bne.n	800a116 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800a110:	687a      	ldr	r2, [r7, #4]
 800a112:	697b      	ldr	r3, [r7, #20]
 800a114:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	6818      	ldr	r0, [r3, #0]
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	68db      	ldr	r3, [r3, #12]
 800a11e:	b2db      	uxtb	r3, r3
 800a120:	461a      	mov	r2, r3
 800a122:	6979      	ldr	r1, [r7, #20]
 800a124:	f00a fb5e 	bl	80147e4 <USB_EPStartXfer>

  return HAL_OK;
 800a128:	2300      	movs	r3, #0
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	3718      	adds	r7, #24
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}

0800a132 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a132:	b480      	push	{r7}
 800a134:	b083      	sub	sp, #12
 800a136:	af00      	add	r7, sp, #0
 800a138:	6078      	str	r0, [r7, #4]
 800a13a:	460b      	mov	r3, r1
 800a13c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800a13e:	78fb      	ldrb	r3, [r7, #3]
 800a140:	f003 020f 	and.w	r2, r3, #15
 800a144:	6879      	ldr	r1, [r7, #4]
 800a146:	4613      	mov	r3, r2
 800a148:	00db      	lsls	r3, r3, #3
 800a14a:	4413      	add	r3, r2
 800a14c:	009b      	lsls	r3, r3, #2
 800a14e:	440b      	add	r3, r1
 800a150:	f503 7324 	add.w	r3, r3, #656	; 0x290
 800a154:	681b      	ldr	r3, [r3, #0]
}
 800a156:	4618      	mov	r0, r3
 800a158:	370c      	adds	r7, #12
 800a15a:	46bd      	mov	sp, r7
 800a15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a160:	4770      	bx	lr

0800a162 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800a162:	b580      	push	{r7, lr}
 800a164:	b086      	sub	sp, #24
 800a166:	af00      	add	r7, sp, #0
 800a168:	60f8      	str	r0, [r7, #12]
 800a16a:	607a      	str	r2, [r7, #4]
 800a16c:	603b      	str	r3, [r7, #0]
 800a16e:	460b      	mov	r3, r1
 800a170:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a172:	7afb      	ldrb	r3, [r7, #11]
 800a174:	f003 020f 	and.w	r2, r3, #15
 800a178:	4613      	mov	r3, r2
 800a17a:	00db      	lsls	r3, r3, #3
 800a17c:	4413      	add	r3, r2
 800a17e:	009b      	lsls	r3, r3, #2
 800a180:	3338      	adds	r3, #56	; 0x38
 800a182:	68fa      	ldr	r2, [r7, #12]
 800a184:	4413      	add	r3, r2
 800a186:	3304      	adds	r3, #4
 800a188:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a18a:	697b      	ldr	r3, [r7, #20]
 800a18c:	687a      	ldr	r2, [r7, #4]
 800a18e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800a190:	697b      	ldr	r3, [r7, #20]
 800a192:	683a      	ldr	r2, [r7, #0]
 800a194:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800a196:	697b      	ldr	r3, [r7, #20]
 800a198:	2200      	movs	r2, #0
 800a19a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800a19c:	697b      	ldr	r3, [r7, #20]
 800a19e:	2201      	movs	r2, #1
 800a1a0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a1a2:	7afb      	ldrb	r3, [r7, #11]
 800a1a4:	f003 030f 	and.w	r3, r3, #15
 800a1a8:	b2da      	uxtb	r2, r3
 800a1aa:	697b      	ldr	r3, [r7, #20]
 800a1ac:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	68db      	ldr	r3, [r3, #12]
 800a1b2:	2b01      	cmp	r3, #1
 800a1b4:	d102      	bne.n	800a1bc <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800a1b6:	687a      	ldr	r2, [r7, #4]
 800a1b8:	697b      	ldr	r3, [r7, #20]
 800a1ba:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	6818      	ldr	r0, [r3, #0]
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	68db      	ldr	r3, [r3, #12]
 800a1c4:	b2db      	uxtb	r3, r3
 800a1c6:	461a      	mov	r2, r3
 800a1c8:	6979      	ldr	r1, [r7, #20]
 800a1ca:	f00a fb0b 	bl	80147e4 <USB_EPStartXfer>

  return HAL_OK;
 800a1ce:	2300      	movs	r3, #0
}
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	3718      	adds	r7, #24
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	bd80      	pop	{r7, pc}

0800a1d8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b084      	sub	sp, #16
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
 800a1e0:	460b      	mov	r3, r1
 800a1e2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a1e4:	78fb      	ldrb	r3, [r7, #3]
 800a1e6:	f003 020f 	and.w	r2, r3, #15
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	685b      	ldr	r3, [r3, #4]
 800a1ee:	429a      	cmp	r2, r3
 800a1f0:	d901      	bls.n	800a1f6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800a1f2:	2301      	movs	r3, #1
 800a1f4:	e050      	b.n	800a298 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a1f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	da0f      	bge.n	800a21e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a1fe:	78fb      	ldrb	r3, [r7, #3]
 800a200:	f003 020f 	and.w	r2, r3, #15
 800a204:	4613      	mov	r3, r2
 800a206:	00db      	lsls	r3, r3, #3
 800a208:	4413      	add	r3, r2
 800a20a:	009b      	lsls	r3, r3, #2
 800a20c:	3338      	adds	r3, #56	; 0x38
 800a20e:	687a      	ldr	r2, [r7, #4]
 800a210:	4413      	add	r3, r2
 800a212:	3304      	adds	r3, #4
 800a214:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	2201      	movs	r2, #1
 800a21a:	705a      	strb	r2, [r3, #1]
 800a21c:	e00d      	b.n	800a23a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a21e:	78fa      	ldrb	r2, [r7, #3]
 800a220:	4613      	mov	r3, r2
 800a222:	00db      	lsls	r3, r3, #3
 800a224:	4413      	add	r3, r2
 800a226:	009b      	lsls	r3, r3, #2
 800a228:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a22c:	687a      	ldr	r2, [r7, #4]
 800a22e:	4413      	add	r3, r2
 800a230:	3304      	adds	r3, #4
 800a232:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	2200      	movs	r2, #0
 800a238:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	2201      	movs	r2, #1
 800a23e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a240:	78fb      	ldrb	r3, [r7, #3]
 800a242:	f003 030f 	and.w	r3, r3, #15
 800a246:	b2da      	uxtb	r2, r3
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a252:	2b01      	cmp	r3, #1
 800a254:	d101      	bne.n	800a25a <HAL_PCD_EP_SetStall+0x82>
 800a256:	2302      	movs	r3, #2
 800a258:	e01e      	b.n	800a298 <HAL_PCD_EP_SetStall+0xc0>
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2201      	movs	r2, #1
 800a25e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	68f9      	ldr	r1, [r7, #12]
 800a268:	4618      	mov	r0, r3
 800a26a:	f00a fe9b 	bl	8014fa4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800a26e:	78fb      	ldrb	r3, [r7, #3]
 800a270:	f003 030f 	and.w	r3, r3, #15
 800a274:	2b00      	cmp	r3, #0
 800a276:	d10a      	bne.n	800a28e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	6818      	ldr	r0, [r3, #0]
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	68db      	ldr	r3, [r3, #12]
 800a280:	b2d9      	uxtb	r1, r3
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a288:	461a      	mov	r2, r3
 800a28a:	f00b f88d 	bl	80153a8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2200      	movs	r2, #0
 800a292:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800a296:	2300      	movs	r3, #0
}
 800a298:	4618      	mov	r0, r3
 800a29a:	3710      	adds	r7, #16
 800a29c:	46bd      	mov	sp, r7
 800a29e:	bd80      	pop	{r7, pc}

0800a2a0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b084      	sub	sp, #16
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
 800a2a8:	460b      	mov	r3, r1
 800a2aa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a2ac:	78fb      	ldrb	r3, [r7, #3]
 800a2ae:	f003 020f 	and.w	r2, r3, #15
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	685b      	ldr	r3, [r3, #4]
 800a2b6:	429a      	cmp	r2, r3
 800a2b8:	d901      	bls.n	800a2be <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a2ba:	2301      	movs	r3, #1
 800a2bc:	e042      	b.n	800a344 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a2be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	da0f      	bge.n	800a2e6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a2c6:	78fb      	ldrb	r3, [r7, #3]
 800a2c8:	f003 020f 	and.w	r2, r3, #15
 800a2cc:	4613      	mov	r3, r2
 800a2ce:	00db      	lsls	r3, r3, #3
 800a2d0:	4413      	add	r3, r2
 800a2d2:	009b      	lsls	r3, r3, #2
 800a2d4:	3338      	adds	r3, #56	; 0x38
 800a2d6:	687a      	ldr	r2, [r7, #4]
 800a2d8:	4413      	add	r3, r2
 800a2da:	3304      	adds	r3, #4
 800a2dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	2201      	movs	r2, #1
 800a2e2:	705a      	strb	r2, [r3, #1]
 800a2e4:	e00f      	b.n	800a306 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a2e6:	78fb      	ldrb	r3, [r7, #3]
 800a2e8:	f003 020f 	and.w	r2, r3, #15
 800a2ec:	4613      	mov	r3, r2
 800a2ee:	00db      	lsls	r3, r3, #3
 800a2f0:	4413      	add	r3, r2
 800a2f2:	009b      	lsls	r3, r3, #2
 800a2f4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a2f8:	687a      	ldr	r2, [r7, #4]
 800a2fa:	4413      	add	r3, r2
 800a2fc:	3304      	adds	r3, #4
 800a2fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	2200      	movs	r2, #0
 800a304:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	2200      	movs	r2, #0
 800a30a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a30c:	78fb      	ldrb	r3, [r7, #3]
 800a30e:	f003 030f 	and.w	r3, r3, #15
 800a312:	b2da      	uxtb	r2, r3
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a31e:	2b01      	cmp	r3, #1
 800a320:	d101      	bne.n	800a326 <HAL_PCD_EP_ClrStall+0x86>
 800a322:	2302      	movs	r3, #2
 800a324:	e00e      	b.n	800a344 <HAL_PCD_EP_ClrStall+0xa4>
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	2201      	movs	r2, #1
 800a32a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	68f9      	ldr	r1, [r7, #12]
 800a334:	4618      	mov	r0, r3
 800a336:	f00a fea3 	bl	8015080 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2200      	movs	r2, #0
 800a33e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800a342:	2300      	movs	r3, #0
}
 800a344:	4618      	mov	r0, r3
 800a346:	3710      	adds	r7, #16
 800a348:	46bd      	mov	sp, r7
 800a34a:	bd80      	pop	{r7, pc}

0800a34c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b084      	sub	sp, #16
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
 800a354:	460b      	mov	r3, r1
 800a356:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800a358:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	da0c      	bge.n	800a37a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a360:	78fb      	ldrb	r3, [r7, #3]
 800a362:	f003 020f 	and.w	r2, r3, #15
 800a366:	4613      	mov	r3, r2
 800a368:	00db      	lsls	r3, r3, #3
 800a36a:	4413      	add	r3, r2
 800a36c:	009b      	lsls	r3, r3, #2
 800a36e:	3338      	adds	r3, #56	; 0x38
 800a370:	687a      	ldr	r2, [r7, #4]
 800a372:	4413      	add	r3, r2
 800a374:	3304      	adds	r3, #4
 800a376:	60fb      	str	r3, [r7, #12]
 800a378:	e00c      	b.n	800a394 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a37a:	78fb      	ldrb	r3, [r7, #3]
 800a37c:	f003 020f 	and.w	r2, r3, #15
 800a380:	4613      	mov	r3, r2
 800a382:	00db      	lsls	r3, r3, #3
 800a384:	4413      	add	r3, r2
 800a386:	009b      	lsls	r3, r3, #2
 800a388:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a38c:	687a      	ldr	r2, [r7, #4]
 800a38e:	4413      	add	r3, r2
 800a390:	3304      	adds	r3, #4
 800a392:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	68f9      	ldr	r1, [r7, #12]
 800a39a:	4618      	mov	r0, r3
 800a39c:	f00a fcc2 	bl	8014d24 <USB_EPStopXfer>
 800a3a0:	4603      	mov	r3, r0
 800a3a2:	72fb      	strb	r3, [r7, #11]

  return ret;
 800a3a4:	7afb      	ldrb	r3, [r7, #11]
}
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	3710      	adds	r7, #16
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	bd80      	pop	{r7, pc}

0800a3ae <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a3ae:	b580      	push	{r7, lr}
 800a3b0:	b08a      	sub	sp, #40	; 0x28
 800a3b2:	af02      	add	r7, sp, #8
 800a3b4:	6078      	str	r0, [r7, #4]
 800a3b6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3be:	697b      	ldr	r3, [r7, #20]
 800a3c0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800a3c2:	683a      	ldr	r2, [r7, #0]
 800a3c4:	4613      	mov	r3, r2
 800a3c6:	00db      	lsls	r3, r3, #3
 800a3c8:	4413      	add	r3, r2
 800a3ca:	009b      	lsls	r3, r3, #2
 800a3cc:	3338      	adds	r3, #56	; 0x38
 800a3ce:	687a      	ldr	r2, [r7, #4]
 800a3d0:	4413      	add	r3, r2
 800a3d2:	3304      	adds	r3, #4
 800a3d4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	695a      	ldr	r2, [r3, #20]
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	691b      	ldr	r3, [r3, #16]
 800a3de:	429a      	cmp	r2, r3
 800a3e0:	d901      	bls.n	800a3e6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	e06c      	b.n	800a4c0 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	691a      	ldr	r2, [r3, #16]
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	695b      	ldr	r3, [r3, #20]
 800a3ee:	1ad3      	subs	r3, r2, r3
 800a3f0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	689b      	ldr	r3, [r3, #8]
 800a3f6:	69fa      	ldr	r2, [r7, #28]
 800a3f8:	429a      	cmp	r2, r3
 800a3fa:	d902      	bls.n	800a402 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	689b      	ldr	r3, [r3, #8]
 800a400:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800a402:	69fb      	ldr	r3, [r7, #28]
 800a404:	3303      	adds	r3, #3
 800a406:	089b      	lsrs	r3, r3, #2
 800a408:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a40a:	e02b      	b.n	800a464 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	691a      	ldr	r2, [r3, #16]
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	695b      	ldr	r3, [r3, #20]
 800a414:	1ad3      	subs	r3, r2, r3
 800a416:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	689b      	ldr	r3, [r3, #8]
 800a41c:	69fa      	ldr	r2, [r7, #28]
 800a41e:	429a      	cmp	r2, r3
 800a420:	d902      	bls.n	800a428 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	689b      	ldr	r3, [r3, #8]
 800a426:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800a428:	69fb      	ldr	r3, [r7, #28]
 800a42a:	3303      	adds	r3, #3
 800a42c:	089b      	lsrs	r3, r3, #2
 800a42e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	68d9      	ldr	r1, [r3, #12]
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	b2da      	uxtb	r2, r3
 800a438:	69fb      	ldr	r3, [r7, #28]
 800a43a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	68db      	ldr	r3, [r3, #12]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a440:	b2db      	uxtb	r3, r3
 800a442:	9300      	str	r3, [sp, #0]
 800a444:	4603      	mov	r3, r0
 800a446:	6978      	ldr	r0, [r7, #20]
 800a448:	f00a fd16 	bl	8014e78 <USB_WritePacket>

    ep->xfer_buff  += len;
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	68da      	ldr	r2, [r3, #12]
 800a450:	69fb      	ldr	r3, [r7, #28]
 800a452:	441a      	add	r2, r3
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	695a      	ldr	r2, [r3, #20]
 800a45c:	69fb      	ldr	r3, [r7, #28]
 800a45e:	441a      	add	r2, r3
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a464:	683b      	ldr	r3, [r7, #0]
 800a466:	015a      	lsls	r2, r3, #5
 800a468:	693b      	ldr	r3, [r7, #16]
 800a46a:	4413      	add	r3, r2
 800a46c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a470:	699b      	ldr	r3, [r3, #24]
 800a472:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a474:	69ba      	ldr	r2, [r7, #24]
 800a476:	429a      	cmp	r2, r3
 800a478:	d809      	bhi.n	800a48e <PCD_WriteEmptyTxFifo+0xe0>
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	695a      	ldr	r2, [r3, #20]
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a482:	429a      	cmp	r2, r3
 800a484:	d203      	bcs.n	800a48e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	691b      	ldr	r3, [r3, #16]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d1be      	bne.n	800a40c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	691a      	ldr	r2, [r3, #16]
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	695b      	ldr	r3, [r3, #20]
 800a496:	429a      	cmp	r2, r3
 800a498:	d811      	bhi.n	800a4be <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a49a:	683b      	ldr	r3, [r7, #0]
 800a49c:	f003 030f 	and.w	r3, r3, #15
 800a4a0:	2201      	movs	r2, #1
 800a4a2:	fa02 f303 	lsl.w	r3, r2, r3
 800a4a6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a4a8:	693b      	ldr	r3, [r7, #16]
 800a4aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a4ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a4b0:	68bb      	ldr	r3, [r7, #8]
 800a4b2:	43db      	mvns	r3, r3
 800a4b4:	6939      	ldr	r1, [r7, #16]
 800a4b6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a4ba:	4013      	ands	r3, r2
 800a4bc:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800a4be:	2300      	movs	r3, #0
}
 800a4c0:	4618      	mov	r0, r3
 800a4c2:	3720      	adds	r7, #32
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	bd80      	pop	{r7, pc}

0800a4c8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b088      	sub	sp, #32
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
 800a4d0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4d8:	69fb      	ldr	r3, [r7, #28]
 800a4da:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a4dc:	69fb      	ldr	r3, [r7, #28]
 800a4de:	333c      	adds	r3, #60	; 0x3c
 800a4e0:	3304      	adds	r3, #4
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a4e6:	683b      	ldr	r3, [r7, #0]
 800a4e8:	015a      	lsls	r2, r3, #5
 800a4ea:	69bb      	ldr	r3, [r7, #24]
 800a4ec:	4413      	add	r3, r2
 800a4ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4f2:	689b      	ldr	r3, [r3, #8]
 800a4f4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	68db      	ldr	r3, [r3, #12]
 800a4fa:	2b01      	cmp	r3, #1
 800a4fc:	d17b      	bne.n	800a5f6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800a4fe:	693b      	ldr	r3, [r7, #16]
 800a500:	f003 0308 	and.w	r3, r3, #8
 800a504:	2b00      	cmp	r3, #0
 800a506:	d015      	beq.n	800a534 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a508:	697b      	ldr	r3, [r7, #20]
 800a50a:	4a61      	ldr	r2, [pc, #388]	; (800a690 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800a50c:	4293      	cmp	r3, r2
 800a50e:	f240 80b9 	bls.w	800a684 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a512:	693b      	ldr	r3, [r7, #16]
 800a514:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a518:	2b00      	cmp	r3, #0
 800a51a:	f000 80b3 	beq.w	800a684 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	015a      	lsls	r2, r3, #5
 800a522:	69bb      	ldr	r3, [r7, #24]
 800a524:	4413      	add	r3, r2
 800a526:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a52a:	461a      	mov	r2, r3
 800a52c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a530:	6093      	str	r3, [r2, #8]
 800a532:	e0a7      	b.n	800a684 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800a534:	693b      	ldr	r3, [r7, #16]
 800a536:	f003 0320 	and.w	r3, r3, #32
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d009      	beq.n	800a552 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a53e:	683b      	ldr	r3, [r7, #0]
 800a540:	015a      	lsls	r2, r3, #5
 800a542:	69bb      	ldr	r3, [r7, #24]
 800a544:	4413      	add	r3, r2
 800a546:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a54a:	461a      	mov	r2, r3
 800a54c:	2320      	movs	r3, #32
 800a54e:	6093      	str	r3, [r2, #8]
 800a550:	e098      	b.n	800a684 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800a552:	693b      	ldr	r3, [r7, #16]
 800a554:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a558:	2b00      	cmp	r3, #0
 800a55a:	f040 8093 	bne.w	800a684 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a55e:	697b      	ldr	r3, [r7, #20]
 800a560:	4a4b      	ldr	r2, [pc, #300]	; (800a690 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800a562:	4293      	cmp	r3, r2
 800a564:	d90f      	bls.n	800a586 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a566:	693b      	ldr	r3, [r7, #16]
 800a568:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d00a      	beq.n	800a586 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a570:	683b      	ldr	r3, [r7, #0]
 800a572:	015a      	lsls	r2, r3, #5
 800a574:	69bb      	ldr	r3, [r7, #24]
 800a576:	4413      	add	r3, r2
 800a578:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a57c:	461a      	mov	r2, r3
 800a57e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a582:	6093      	str	r3, [r2, #8]
 800a584:	e07e      	b.n	800a684 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800a586:	683a      	ldr	r2, [r7, #0]
 800a588:	4613      	mov	r3, r2
 800a58a:	00db      	lsls	r3, r3, #3
 800a58c:	4413      	add	r3, r2
 800a58e:	009b      	lsls	r3, r3, #2
 800a590:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a594:	687a      	ldr	r2, [r7, #4]
 800a596:	4413      	add	r3, r2
 800a598:	3304      	adds	r3, #4
 800a59a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	6a1a      	ldr	r2, [r3, #32]
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	0159      	lsls	r1, r3, #5
 800a5a4:	69bb      	ldr	r3, [r7, #24]
 800a5a6:	440b      	add	r3, r1
 800a5a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a5ac:	691b      	ldr	r3, [r3, #16]
 800a5ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a5b2:	1ad2      	subs	r2, r2, r3
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800a5b8:	683b      	ldr	r3, [r7, #0]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d114      	bne.n	800a5e8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	691b      	ldr	r3, [r3, #16]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d109      	bne.n	800a5da <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	6818      	ldr	r0, [r3, #0]
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a5d0:	461a      	mov	r2, r3
 800a5d2:	2101      	movs	r1, #1
 800a5d4:	f00a fee8 	bl	80153a8 <USB_EP0_OutStart>
 800a5d8:	e006      	b.n	800a5e8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	68da      	ldr	r2, [r3, #12]
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	695b      	ldr	r3, [r3, #20]
 800a5e2:	441a      	add	r2, r3
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	b2db      	uxtb	r3, r3
 800a5ec:	4619      	mov	r1, r3
 800a5ee:	6878      	ldr	r0, [r7, #4]
 800a5f0:	f010 fbac 	bl	801ad4c <HAL_PCD_DataOutStageCallback>
 800a5f4:	e046      	b.n	800a684 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800a5f6:	697b      	ldr	r3, [r7, #20]
 800a5f8:	4a26      	ldr	r2, [pc, #152]	; (800a694 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800a5fa:	4293      	cmp	r3, r2
 800a5fc:	d124      	bne.n	800a648 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800a5fe:	693b      	ldr	r3, [r7, #16]
 800a600:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a604:	2b00      	cmp	r3, #0
 800a606:	d00a      	beq.n	800a61e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	015a      	lsls	r2, r3, #5
 800a60c:	69bb      	ldr	r3, [r7, #24]
 800a60e:	4413      	add	r3, r2
 800a610:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a614:	461a      	mov	r2, r3
 800a616:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a61a:	6093      	str	r3, [r2, #8]
 800a61c:	e032      	b.n	800a684 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a61e:	693b      	ldr	r3, [r7, #16]
 800a620:	f003 0320 	and.w	r3, r3, #32
 800a624:	2b00      	cmp	r3, #0
 800a626:	d008      	beq.n	800a63a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	015a      	lsls	r2, r3, #5
 800a62c:	69bb      	ldr	r3, [r7, #24]
 800a62e:	4413      	add	r3, r2
 800a630:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a634:	461a      	mov	r2, r3
 800a636:	2320      	movs	r3, #32
 800a638:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	b2db      	uxtb	r3, r3
 800a63e:	4619      	mov	r1, r3
 800a640:	6878      	ldr	r0, [r7, #4]
 800a642:	f010 fb83 	bl	801ad4c <HAL_PCD_DataOutStageCallback>
 800a646:	e01d      	b.n	800a684 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800a648:	683b      	ldr	r3, [r7, #0]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d114      	bne.n	800a678 <PCD_EP_OutXfrComplete_int+0x1b0>
 800a64e:	6879      	ldr	r1, [r7, #4]
 800a650:	683a      	ldr	r2, [r7, #0]
 800a652:	4613      	mov	r3, r2
 800a654:	00db      	lsls	r3, r3, #3
 800a656:	4413      	add	r3, r2
 800a658:	009b      	lsls	r3, r3, #2
 800a65a:	440b      	add	r3, r1
 800a65c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d108      	bne.n	800a678 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	6818      	ldr	r0, [r3, #0]
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a670:	461a      	mov	r2, r3
 800a672:	2100      	movs	r1, #0
 800a674:	f00a fe98 	bl	80153a8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a678:	683b      	ldr	r3, [r7, #0]
 800a67a:	b2db      	uxtb	r3, r3
 800a67c:	4619      	mov	r1, r3
 800a67e:	6878      	ldr	r0, [r7, #4]
 800a680:	f010 fb64 	bl	801ad4c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800a684:	2300      	movs	r3, #0
}
 800a686:	4618      	mov	r0, r3
 800a688:	3720      	adds	r7, #32
 800a68a:	46bd      	mov	sp, r7
 800a68c:	bd80      	pop	{r7, pc}
 800a68e:	bf00      	nop
 800a690:	4f54300a 	.word	0x4f54300a
 800a694:	4f54310a 	.word	0x4f54310a

0800a698 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b086      	sub	sp, #24
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
 800a6a0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6a8:	697b      	ldr	r3, [r7, #20]
 800a6aa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a6ac:	697b      	ldr	r3, [r7, #20]
 800a6ae:	333c      	adds	r3, #60	; 0x3c
 800a6b0:	3304      	adds	r3, #4
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	015a      	lsls	r2, r3, #5
 800a6ba:	693b      	ldr	r3, [r7, #16]
 800a6bc:	4413      	add	r3, r2
 800a6be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6c2:	689b      	ldr	r3, [r3, #8]
 800a6c4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	4a15      	ldr	r2, [pc, #84]	; (800a720 <PCD_EP_OutSetupPacket_int+0x88>)
 800a6ca:	4293      	cmp	r3, r2
 800a6cc:	d90e      	bls.n	800a6ec <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d009      	beq.n	800a6ec <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	015a      	lsls	r2, r3, #5
 800a6dc:	693b      	ldr	r3, [r7, #16]
 800a6de:	4413      	add	r3, r2
 800a6e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6e4:	461a      	mov	r2, r3
 800a6e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a6ea:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800a6ec:	6878      	ldr	r0, [r7, #4]
 800a6ee:	f010 fb1b 	bl	801ad28 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	4a0a      	ldr	r2, [pc, #40]	; (800a720 <PCD_EP_OutSetupPacket_int+0x88>)
 800a6f6:	4293      	cmp	r3, r2
 800a6f8:	d90c      	bls.n	800a714 <PCD_EP_OutSetupPacket_int+0x7c>
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	68db      	ldr	r3, [r3, #12]
 800a6fe:	2b01      	cmp	r3, #1
 800a700:	d108      	bne.n	800a714 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	6818      	ldr	r0, [r3, #0]
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a70c:	461a      	mov	r2, r3
 800a70e:	2101      	movs	r1, #1
 800a710:	f00a fe4a 	bl	80153a8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800a714:	2300      	movs	r3, #0
}
 800a716:	4618      	mov	r0, r3
 800a718:	3718      	adds	r7, #24
 800a71a:	46bd      	mov	sp, r7
 800a71c:	bd80      	pop	{r7, pc}
 800a71e:	bf00      	nop
 800a720:	4f54300a 	.word	0x4f54300a

0800a724 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800a724:	b480      	push	{r7}
 800a726:	b085      	sub	sp, #20
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
 800a72c:	460b      	mov	r3, r1
 800a72e:	70fb      	strb	r3, [r7, #3]
 800a730:	4613      	mov	r3, r2
 800a732:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a73a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800a73c:	78fb      	ldrb	r3, [r7, #3]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d107      	bne.n	800a752 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800a742:	883b      	ldrh	r3, [r7, #0]
 800a744:	0419      	lsls	r1, r3, #16
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	68ba      	ldr	r2, [r7, #8]
 800a74c:	430a      	orrs	r2, r1
 800a74e:	629a      	str	r2, [r3, #40]	; 0x28
 800a750:	e028      	b.n	800a7a4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a758:	0c1b      	lsrs	r3, r3, #16
 800a75a:	68ba      	ldr	r2, [r7, #8]
 800a75c:	4413      	add	r3, r2
 800a75e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a760:	2300      	movs	r3, #0
 800a762:	73fb      	strb	r3, [r7, #15]
 800a764:	e00d      	b.n	800a782 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681a      	ldr	r2, [r3, #0]
 800a76a:	7bfb      	ldrb	r3, [r7, #15]
 800a76c:	3340      	adds	r3, #64	; 0x40
 800a76e:	009b      	lsls	r3, r3, #2
 800a770:	4413      	add	r3, r2
 800a772:	685b      	ldr	r3, [r3, #4]
 800a774:	0c1b      	lsrs	r3, r3, #16
 800a776:	68ba      	ldr	r2, [r7, #8]
 800a778:	4413      	add	r3, r2
 800a77a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a77c:	7bfb      	ldrb	r3, [r7, #15]
 800a77e:	3301      	adds	r3, #1
 800a780:	73fb      	strb	r3, [r7, #15]
 800a782:	7bfa      	ldrb	r2, [r7, #15]
 800a784:	78fb      	ldrb	r3, [r7, #3]
 800a786:	3b01      	subs	r3, #1
 800a788:	429a      	cmp	r2, r3
 800a78a:	d3ec      	bcc.n	800a766 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800a78c:	883b      	ldrh	r3, [r7, #0]
 800a78e:	0418      	lsls	r0, r3, #16
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	6819      	ldr	r1, [r3, #0]
 800a794:	78fb      	ldrb	r3, [r7, #3]
 800a796:	3b01      	subs	r3, #1
 800a798:	68ba      	ldr	r2, [r7, #8]
 800a79a:	4302      	orrs	r2, r0
 800a79c:	3340      	adds	r3, #64	; 0x40
 800a79e:	009b      	lsls	r3, r3, #2
 800a7a0:	440b      	add	r3, r1
 800a7a2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800a7a4:	2300      	movs	r3, #0
}
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	3714      	adds	r7, #20
 800a7aa:	46bd      	mov	sp, r7
 800a7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b0:	4770      	bx	lr

0800a7b2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800a7b2:	b480      	push	{r7}
 800a7b4:	b083      	sub	sp, #12
 800a7b6:	af00      	add	r7, sp, #0
 800a7b8:	6078      	str	r0, [r7, #4]
 800a7ba:	460b      	mov	r3, r1
 800a7bc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	887a      	ldrh	r2, [r7, #2]
 800a7c4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800a7c6:	2300      	movs	r3, #0
}
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	370c      	adds	r7, #12
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d2:	4770      	bx	lr

0800a7d4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800a7d4:	b480      	push	{r7}
 800a7d6:	b085      	sub	sp, #20
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2201      	movs	r2, #1
 800a7e6:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	699b      	ldr	r3, [r3, #24]
 800a7f6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a802:	4b05      	ldr	r3, [pc, #20]	; (800a818 <HAL_PCDEx_ActivateLPM+0x44>)
 800a804:	4313      	orrs	r3, r2
 800a806:	68fa      	ldr	r2, [r7, #12]
 800a808:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800a80a:	2300      	movs	r3, #0
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	3714      	adds	r7, #20
 800a810:	46bd      	mov	sp, r7
 800a812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a816:	4770      	bx	lr
 800a818:	10000003 	.word	0x10000003

0800a81c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800a81c:	b480      	push	{r7}
 800a81e:	b083      	sub	sp, #12
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
 800a824:	460b      	mov	r3, r1
 800a826:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800a828:	bf00      	nop
 800a82a:	370c      	adds	r7, #12
 800a82c:	46bd      	mov	sp, r7
 800a82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a832:	4770      	bx	lr

0800a834 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a834:	b580      	push	{r7, lr}
 800a836:	b084      	sub	sp, #16
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a83c:	4b19      	ldr	r3, [pc, #100]	; (800a8a4 <HAL_PWREx_ConfigSupply+0x70>)
 800a83e:	68db      	ldr	r3, [r3, #12]
 800a840:	f003 0304 	and.w	r3, r3, #4
 800a844:	2b04      	cmp	r3, #4
 800a846:	d00a      	beq.n	800a85e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a848:	4b16      	ldr	r3, [pc, #88]	; (800a8a4 <HAL_PWREx_ConfigSupply+0x70>)
 800a84a:	68db      	ldr	r3, [r3, #12]
 800a84c:	f003 0307 	and.w	r3, r3, #7
 800a850:	687a      	ldr	r2, [r7, #4]
 800a852:	429a      	cmp	r2, r3
 800a854:	d001      	beq.n	800a85a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a856:	2301      	movs	r3, #1
 800a858:	e01f      	b.n	800a89a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800a85a:	2300      	movs	r3, #0
 800a85c:	e01d      	b.n	800a89a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a85e:	4b11      	ldr	r3, [pc, #68]	; (800a8a4 <HAL_PWREx_ConfigSupply+0x70>)
 800a860:	68db      	ldr	r3, [r3, #12]
 800a862:	f023 0207 	bic.w	r2, r3, #7
 800a866:	490f      	ldr	r1, [pc, #60]	; (800a8a4 <HAL_PWREx_ConfigSupply+0x70>)
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	4313      	orrs	r3, r2
 800a86c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800a86e:	f7f9 fcc3 	bl	80041f8 <HAL_GetTick>
 800a872:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a874:	e009      	b.n	800a88a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a876:	f7f9 fcbf 	bl	80041f8 <HAL_GetTick>
 800a87a:	4602      	mov	r2, r0
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	1ad3      	subs	r3, r2, r3
 800a880:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a884:	d901      	bls.n	800a88a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800a886:	2301      	movs	r3, #1
 800a888:	e007      	b.n	800a89a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a88a:	4b06      	ldr	r3, [pc, #24]	; (800a8a4 <HAL_PWREx_ConfigSupply+0x70>)
 800a88c:	685b      	ldr	r3, [r3, #4]
 800a88e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a892:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a896:	d1ee      	bne.n	800a876 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800a898:	2300      	movs	r3, #0
}
 800a89a:	4618      	mov	r0, r3
 800a89c:	3710      	adds	r7, #16
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	bd80      	pop	{r7, pc}
 800a8a2:	bf00      	nop
 800a8a4:	58024800 	.word	0x58024800

0800a8a8 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800a8a8:	b480      	push	{r7}
 800a8aa:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800a8ac:	4b05      	ldr	r3, [pc, #20]	; (800a8c4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800a8ae:	68db      	ldr	r3, [r3, #12]
 800a8b0:	4a04      	ldr	r2, [pc, #16]	; (800a8c4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800a8b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a8b6:	60d3      	str	r3, [r2, #12]
}
 800a8b8:	bf00      	nop
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c0:	4770      	bx	lr
 800a8c2:	bf00      	nop
 800a8c4:	58024800 	.word	0x58024800

0800a8c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b08c      	sub	sp, #48	; 0x30
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d101      	bne.n	800a8da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a8d6:	2301      	movs	r3, #1
 800a8d8:	e3c8      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	f003 0301 	and.w	r3, r3, #1
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	f000 8087 	beq.w	800a9f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a8e8:	4b88      	ldr	r3, [pc, #544]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800a8ea:	691b      	ldr	r3, [r3, #16]
 800a8ec:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a8f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a8f2:	4b86      	ldr	r3, [pc, #536]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800a8f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8f6:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a8f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8fa:	2b10      	cmp	r3, #16
 800a8fc:	d007      	beq.n	800a90e <HAL_RCC_OscConfig+0x46>
 800a8fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a900:	2b18      	cmp	r3, #24
 800a902:	d110      	bne.n	800a926 <HAL_RCC_OscConfig+0x5e>
 800a904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a906:	f003 0303 	and.w	r3, r3, #3
 800a90a:	2b02      	cmp	r3, #2
 800a90c:	d10b      	bne.n	800a926 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a90e:	4b7f      	ldr	r3, [pc, #508]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a916:	2b00      	cmp	r3, #0
 800a918:	d06c      	beq.n	800a9f4 <HAL_RCC_OscConfig+0x12c>
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	685b      	ldr	r3, [r3, #4]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d168      	bne.n	800a9f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800a922:	2301      	movs	r3, #1
 800a924:	e3a2      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	685b      	ldr	r3, [r3, #4]
 800a92a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a92e:	d106      	bne.n	800a93e <HAL_RCC_OscConfig+0x76>
 800a930:	4b76      	ldr	r3, [pc, #472]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	4a75      	ldr	r2, [pc, #468]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800a936:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a93a:	6013      	str	r3, [r2, #0]
 800a93c:	e02e      	b.n	800a99c <HAL_RCC_OscConfig+0xd4>
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	685b      	ldr	r3, [r3, #4]
 800a942:	2b00      	cmp	r3, #0
 800a944:	d10c      	bne.n	800a960 <HAL_RCC_OscConfig+0x98>
 800a946:	4b71      	ldr	r3, [pc, #452]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	4a70      	ldr	r2, [pc, #448]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800a94c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a950:	6013      	str	r3, [r2, #0]
 800a952:	4b6e      	ldr	r3, [pc, #440]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	4a6d      	ldr	r2, [pc, #436]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800a958:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a95c:	6013      	str	r3, [r2, #0]
 800a95e:	e01d      	b.n	800a99c <HAL_RCC_OscConfig+0xd4>
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	685b      	ldr	r3, [r3, #4]
 800a964:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a968:	d10c      	bne.n	800a984 <HAL_RCC_OscConfig+0xbc>
 800a96a:	4b68      	ldr	r3, [pc, #416]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	4a67      	ldr	r2, [pc, #412]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800a970:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a974:	6013      	str	r3, [r2, #0]
 800a976:	4b65      	ldr	r3, [pc, #404]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	4a64      	ldr	r2, [pc, #400]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800a97c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a980:	6013      	str	r3, [r2, #0]
 800a982:	e00b      	b.n	800a99c <HAL_RCC_OscConfig+0xd4>
 800a984:	4b61      	ldr	r3, [pc, #388]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	4a60      	ldr	r2, [pc, #384]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800a98a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a98e:	6013      	str	r3, [r2, #0]
 800a990:	4b5e      	ldr	r3, [pc, #376]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	4a5d      	ldr	r2, [pc, #372]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800a996:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a99a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	685b      	ldr	r3, [r3, #4]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d013      	beq.n	800a9cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9a4:	f7f9 fc28 	bl	80041f8 <HAL_GetTick>
 800a9a8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a9aa:	e008      	b.n	800a9be <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a9ac:	f7f9 fc24 	bl	80041f8 <HAL_GetTick>
 800a9b0:	4602      	mov	r2, r0
 800a9b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9b4:	1ad3      	subs	r3, r2, r3
 800a9b6:	2b64      	cmp	r3, #100	; 0x64
 800a9b8:	d901      	bls.n	800a9be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800a9ba:	2303      	movs	r3, #3
 800a9bc:	e356      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a9be:	4b53      	ldr	r3, [pc, #332]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d0f0      	beq.n	800a9ac <HAL_RCC_OscConfig+0xe4>
 800a9ca:	e014      	b.n	800a9f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9cc:	f7f9 fc14 	bl	80041f8 <HAL_GetTick>
 800a9d0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a9d2:	e008      	b.n	800a9e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a9d4:	f7f9 fc10 	bl	80041f8 <HAL_GetTick>
 800a9d8:	4602      	mov	r2, r0
 800a9da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9dc:	1ad3      	subs	r3, r2, r3
 800a9de:	2b64      	cmp	r3, #100	; 0x64
 800a9e0:	d901      	bls.n	800a9e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800a9e2:	2303      	movs	r3, #3
 800a9e4:	e342      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a9e6:	4b49      	ldr	r3, [pc, #292]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d1f0      	bne.n	800a9d4 <HAL_RCC_OscConfig+0x10c>
 800a9f2:	e000      	b.n	800a9f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a9f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	f003 0302 	and.w	r3, r3, #2
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	f000 808c 	beq.w	800ab1c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aa04:	4b41      	ldr	r3, [pc, #260]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800aa06:	691b      	ldr	r3, [r3, #16]
 800aa08:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800aa0c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800aa0e:	4b3f      	ldr	r3, [pc, #252]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800aa10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa12:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800aa14:	6a3b      	ldr	r3, [r7, #32]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d007      	beq.n	800aa2a <HAL_RCC_OscConfig+0x162>
 800aa1a:	6a3b      	ldr	r3, [r7, #32]
 800aa1c:	2b18      	cmp	r3, #24
 800aa1e:	d137      	bne.n	800aa90 <HAL_RCC_OscConfig+0x1c8>
 800aa20:	69fb      	ldr	r3, [r7, #28]
 800aa22:	f003 0303 	and.w	r3, r3, #3
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d132      	bne.n	800aa90 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800aa2a:	4b38      	ldr	r3, [pc, #224]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	f003 0304 	and.w	r3, r3, #4
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d005      	beq.n	800aa42 <HAL_RCC_OscConfig+0x17a>
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	68db      	ldr	r3, [r3, #12]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d101      	bne.n	800aa42 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800aa3e:	2301      	movs	r3, #1
 800aa40:	e314      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800aa42:	4b32      	ldr	r3, [pc, #200]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	f023 0219 	bic.w	r2, r3, #25
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	68db      	ldr	r3, [r3, #12]
 800aa4e:	492f      	ldr	r1, [pc, #188]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800aa50:	4313      	orrs	r3, r2
 800aa52:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa54:	f7f9 fbd0 	bl	80041f8 <HAL_GetTick>
 800aa58:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800aa5a:	e008      	b.n	800aa6e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800aa5c:	f7f9 fbcc 	bl	80041f8 <HAL_GetTick>
 800aa60:	4602      	mov	r2, r0
 800aa62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa64:	1ad3      	subs	r3, r2, r3
 800aa66:	2b02      	cmp	r3, #2
 800aa68:	d901      	bls.n	800aa6e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800aa6a:	2303      	movs	r3, #3
 800aa6c:	e2fe      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800aa6e:	4b27      	ldr	r3, [pc, #156]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f003 0304 	and.w	r3, r3, #4
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d0f0      	beq.n	800aa5c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800aa7a:	4b24      	ldr	r3, [pc, #144]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800aa7c:	685b      	ldr	r3, [r3, #4]
 800aa7e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	691b      	ldr	r3, [r3, #16]
 800aa86:	061b      	lsls	r3, r3, #24
 800aa88:	4920      	ldr	r1, [pc, #128]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800aa8a:	4313      	orrs	r3, r2
 800aa8c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800aa8e:	e045      	b.n	800ab1c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	68db      	ldr	r3, [r3, #12]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d026      	beq.n	800aae6 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800aa98:	4b1c      	ldr	r3, [pc, #112]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	f023 0219 	bic.w	r2, r3, #25
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	68db      	ldr	r3, [r3, #12]
 800aaa4:	4919      	ldr	r1, [pc, #100]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800aaa6:	4313      	orrs	r3, r2
 800aaa8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aaaa:	f7f9 fba5 	bl	80041f8 <HAL_GetTick>
 800aaae:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800aab0:	e008      	b.n	800aac4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800aab2:	f7f9 fba1 	bl	80041f8 <HAL_GetTick>
 800aab6:	4602      	mov	r2, r0
 800aab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaba:	1ad3      	subs	r3, r2, r3
 800aabc:	2b02      	cmp	r3, #2
 800aabe:	d901      	bls.n	800aac4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800aac0:	2303      	movs	r3, #3
 800aac2:	e2d3      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800aac4:	4b11      	ldr	r3, [pc, #68]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	f003 0304 	and.w	r3, r3, #4
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d0f0      	beq.n	800aab2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800aad0:	4b0e      	ldr	r3, [pc, #56]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800aad2:	685b      	ldr	r3, [r3, #4]
 800aad4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	691b      	ldr	r3, [r3, #16]
 800aadc:	061b      	lsls	r3, r3, #24
 800aade:	490b      	ldr	r1, [pc, #44]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800aae0:	4313      	orrs	r3, r2
 800aae2:	604b      	str	r3, [r1, #4]
 800aae4:	e01a      	b.n	800ab1c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800aae6:	4b09      	ldr	r3, [pc, #36]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	4a08      	ldr	r2, [pc, #32]	; (800ab0c <HAL_RCC_OscConfig+0x244>)
 800aaec:	f023 0301 	bic.w	r3, r3, #1
 800aaf0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aaf2:	f7f9 fb81 	bl	80041f8 <HAL_GetTick>
 800aaf6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800aaf8:	e00a      	b.n	800ab10 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800aafa:	f7f9 fb7d 	bl	80041f8 <HAL_GetTick>
 800aafe:	4602      	mov	r2, r0
 800ab00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab02:	1ad3      	subs	r3, r2, r3
 800ab04:	2b02      	cmp	r3, #2
 800ab06:	d903      	bls.n	800ab10 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800ab08:	2303      	movs	r3, #3
 800ab0a:	e2af      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
 800ab0c:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800ab10:	4b96      	ldr	r3, [pc, #600]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	f003 0304 	and.w	r3, r3, #4
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d1ee      	bne.n	800aafa <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	f003 0310 	and.w	r3, r3, #16
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d06a      	beq.n	800abfe <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ab28:	4b90      	ldr	r3, [pc, #576]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ab2a:	691b      	ldr	r3, [r3, #16]
 800ab2c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ab30:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800ab32:	4b8e      	ldr	r3, [pc, #568]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ab34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab36:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800ab38:	69bb      	ldr	r3, [r7, #24]
 800ab3a:	2b08      	cmp	r3, #8
 800ab3c:	d007      	beq.n	800ab4e <HAL_RCC_OscConfig+0x286>
 800ab3e:	69bb      	ldr	r3, [r7, #24]
 800ab40:	2b18      	cmp	r3, #24
 800ab42:	d11b      	bne.n	800ab7c <HAL_RCC_OscConfig+0x2b4>
 800ab44:	697b      	ldr	r3, [r7, #20]
 800ab46:	f003 0303 	and.w	r3, r3, #3
 800ab4a:	2b01      	cmp	r3, #1
 800ab4c:	d116      	bne.n	800ab7c <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800ab4e:	4b87      	ldr	r3, [pc, #540]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d005      	beq.n	800ab66 <HAL_RCC_OscConfig+0x29e>
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	69db      	ldr	r3, [r3, #28]
 800ab5e:	2b80      	cmp	r3, #128	; 0x80
 800ab60:	d001      	beq.n	800ab66 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800ab62:	2301      	movs	r3, #1
 800ab64:	e282      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ab66:	4b81      	ldr	r3, [pc, #516]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ab68:	68db      	ldr	r3, [r3, #12]
 800ab6a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	6a1b      	ldr	r3, [r3, #32]
 800ab72:	061b      	lsls	r3, r3, #24
 800ab74:	497d      	ldr	r1, [pc, #500]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ab76:	4313      	orrs	r3, r2
 800ab78:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800ab7a:	e040      	b.n	800abfe <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	69db      	ldr	r3, [r3, #28]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d023      	beq.n	800abcc <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800ab84:	4b79      	ldr	r3, [pc, #484]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	4a78      	ldr	r2, [pc, #480]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ab8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab90:	f7f9 fb32 	bl	80041f8 <HAL_GetTick>
 800ab94:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ab96:	e008      	b.n	800abaa <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800ab98:	f7f9 fb2e 	bl	80041f8 <HAL_GetTick>
 800ab9c:	4602      	mov	r2, r0
 800ab9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aba0:	1ad3      	subs	r3, r2, r3
 800aba2:	2b02      	cmp	r3, #2
 800aba4:	d901      	bls.n	800abaa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800aba6:	2303      	movs	r3, #3
 800aba8:	e260      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800abaa:	4b70      	ldr	r3, [pc, #448]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d0f0      	beq.n	800ab98 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800abb6:	4b6d      	ldr	r3, [pc, #436]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800abb8:	68db      	ldr	r3, [r3, #12]
 800abba:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	6a1b      	ldr	r3, [r3, #32]
 800abc2:	061b      	lsls	r3, r3, #24
 800abc4:	4969      	ldr	r1, [pc, #420]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800abc6:	4313      	orrs	r3, r2
 800abc8:	60cb      	str	r3, [r1, #12]
 800abca:	e018      	b.n	800abfe <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800abcc:	4b67      	ldr	r3, [pc, #412]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	4a66      	ldr	r2, [pc, #408]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800abd2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800abd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800abd8:	f7f9 fb0e 	bl	80041f8 <HAL_GetTick>
 800abdc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800abde:	e008      	b.n	800abf2 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800abe0:	f7f9 fb0a 	bl	80041f8 <HAL_GetTick>
 800abe4:	4602      	mov	r2, r0
 800abe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abe8:	1ad3      	subs	r3, r2, r3
 800abea:	2b02      	cmp	r3, #2
 800abec:	d901      	bls.n	800abf2 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800abee:	2303      	movs	r3, #3
 800abf0:	e23c      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800abf2:	4b5e      	ldr	r3, [pc, #376]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d1f0      	bne.n	800abe0 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	f003 0308 	and.w	r3, r3, #8
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d036      	beq.n	800ac78 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	695b      	ldr	r3, [r3, #20]
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d019      	beq.n	800ac46 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ac12:	4b56      	ldr	r3, [pc, #344]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ac14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac16:	4a55      	ldr	r2, [pc, #340]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ac18:	f043 0301 	orr.w	r3, r3, #1
 800ac1c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac1e:	f7f9 faeb 	bl	80041f8 <HAL_GetTick>
 800ac22:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800ac24:	e008      	b.n	800ac38 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ac26:	f7f9 fae7 	bl	80041f8 <HAL_GetTick>
 800ac2a:	4602      	mov	r2, r0
 800ac2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac2e:	1ad3      	subs	r3, r2, r3
 800ac30:	2b02      	cmp	r3, #2
 800ac32:	d901      	bls.n	800ac38 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800ac34:	2303      	movs	r3, #3
 800ac36:	e219      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800ac38:	4b4c      	ldr	r3, [pc, #304]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ac3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac3c:	f003 0302 	and.w	r3, r3, #2
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d0f0      	beq.n	800ac26 <HAL_RCC_OscConfig+0x35e>
 800ac44:	e018      	b.n	800ac78 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ac46:	4b49      	ldr	r3, [pc, #292]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ac48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac4a:	4a48      	ldr	r2, [pc, #288]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ac4c:	f023 0301 	bic.w	r3, r3, #1
 800ac50:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac52:	f7f9 fad1 	bl	80041f8 <HAL_GetTick>
 800ac56:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800ac58:	e008      	b.n	800ac6c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ac5a:	f7f9 facd 	bl	80041f8 <HAL_GetTick>
 800ac5e:	4602      	mov	r2, r0
 800ac60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac62:	1ad3      	subs	r3, r2, r3
 800ac64:	2b02      	cmp	r3, #2
 800ac66:	d901      	bls.n	800ac6c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800ac68:	2303      	movs	r3, #3
 800ac6a:	e1ff      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800ac6c:	4b3f      	ldr	r3, [pc, #252]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ac6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac70:	f003 0302 	and.w	r3, r3, #2
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d1f0      	bne.n	800ac5a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	f003 0320 	and.w	r3, r3, #32
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d036      	beq.n	800acf2 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	699b      	ldr	r3, [r3, #24]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d019      	beq.n	800acc0 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ac8c:	4b37      	ldr	r3, [pc, #220]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	4a36      	ldr	r2, [pc, #216]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ac92:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800ac96:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800ac98:	f7f9 faae 	bl	80041f8 <HAL_GetTick>
 800ac9c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800ac9e:	e008      	b.n	800acb2 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800aca0:	f7f9 faaa 	bl	80041f8 <HAL_GetTick>
 800aca4:	4602      	mov	r2, r0
 800aca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aca8:	1ad3      	subs	r3, r2, r3
 800acaa:	2b02      	cmp	r3, #2
 800acac:	d901      	bls.n	800acb2 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800acae:	2303      	movs	r3, #3
 800acb0:	e1dc      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800acb2:	4b2e      	ldr	r3, [pc, #184]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d0f0      	beq.n	800aca0 <HAL_RCC_OscConfig+0x3d8>
 800acbe:	e018      	b.n	800acf2 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800acc0:	4b2a      	ldr	r3, [pc, #168]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	4a29      	ldr	r2, [pc, #164]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800acc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800acca:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800accc:	f7f9 fa94 	bl	80041f8 <HAL_GetTick>
 800acd0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800acd2:	e008      	b.n	800ace6 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800acd4:	f7f9 fa90 	bl	80041f8 <HAL_GetTick>
 800acd8:	4602      	mov	r2, r0
 800acda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acdc:	1ad3      	subs	r3, r2, r3
 800acde:	2b02      	cmp	r3, #2
 800ace0:	d901      	bls.n	800ace6 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800ace2:	2303      	movs	r3, #3
 800ace4:	e1c2      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ace6:	4b21      	ldr	r3, [pc, #132]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d1f0      	bne.n	800acd4 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	f003 0304 	and.w	r3, r3, #4
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	f000 8086 	beq.w	800ae0c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800ad00:	4b1b      	ldr	r3, [pc, #108]	; (800ad70 <HAL_RCC_OscConfig+0x4a8>)
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	4a1a      	ldr	r2, [pc, #104]	; (800ad70 <HAL_RCC_OscConfig+0x4a8>)
 800ad06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ad0a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ad0c:	f7f9 fa74 	bl	80041f8 <HAL_GetTick>
 800ad10:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ad12:	e008      	b.n	800ad26 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ad14:	f7f9 fa70 	bl	80041f8 <HAL_GetTick>
 800ad18:	4602      	mov	r2, r0
 800ad1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad1c:	1ad3      	subs	r3, r2, r3
 800ad1e:	2b64      	cmp	r3, #100	; 0x64
 800ad20:	d901      	bls.n	800ad26 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800ad22:	2303      	movs	r3, #3
 800ad24:	e1a2      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ad26:	4b12      	ldr	r3, [pc, #72]	; (800ad70 <HAL_RCC_OscConfig+0x4a8>)
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d0f0      	beq.n	800ad14 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	689b      	ldr	r3, [r3, #8]
 800ad36:	2b01      	cmp	r3, #1
 800ad38:	d106      	bne.n	800ad48 <HAL_RCC_OscConfig+0x480>
 800ad3a:	4b0c      	ldr	r3, [pc, #48]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ad3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad3e:	4a0b      	ldr	r2, [pc, #44]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ad40:	f043 0301 	orr.w	r3, r3, #1
 800ad44:	6713      	str	r3, [r2, #112]	; 0x70
 800ad46:	e032      	b.n	800adae <HAL_RCC_OscConfig+0x4e6>
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	689b      	ldr	r3, [r3, #8]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d111      	bne.n	800ad74 <HAL_RCC_OscConfig+0x4ac>
 800ad50:	4b06      	ldr	r3, [pc, #24]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ad52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad54:	4a05      	ldr	r2, [pc, #20]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ad56:	f023 0301 	bic.w	r3, r3, #1
 800ad5a:	6713      	str	r3, [r2, #112]	; 0x70
 800ad5c:	4b03      	ldr	r3, [pc, #12]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ad5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad60:	4a02      	ldr	r2, [pc, #8]	; (800ad6c <HAL_RCC_OscConfig+0x4a4>)
 800ad62:	f023 0304 	bic.w	r3, r3, #4
 800ad66:	6713      	str	r3, [r2, #112]	; 0x70
 800ad68:	e021      	b.n	800adae <HAL_RCC_OscConfig+0x4e6>
 800ad6a:	bf00      	nop
 800ad6c:	58024400 	.word	0x58024400
 800ad70:	58024800 	.word	0x58024800
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	689b      	ldr	r3, [r3, #8]
 800ad78:	2b05      	cmp	r3, #5
 800ad7a:	d10c      	bne.n	800ad96 <HAL_RCC_OscConfig+0x4ce>
 800ad7c:	4b83      	ldr	r3, [pc, #524]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800ad7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad80:	4a82      	ldr	r2, [pc, #520]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800ad82:	f043 0304 	orr.w	r3, r3, #4
 800ad86:	6713      	str	r3, [r2, #112]	; 0x70
 800ad88:	4b80      	ldr	r3, [pc, #512]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800ad8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad8c:	4a7f      	ldr	r2, [pc, #508]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800ad8e:	f043 0301 	orr.w	r3, r3, #1
 800ad92:	6713      	str	r3, [r2, #112]	; 0x70
 800ad94:	e00b      	b.n	800adae <HAL_RCC_OscConfig+0x4e6>
 800ad96:	4b7d      	ldr	r3, [pc, #500]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800ad98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad9a:	4a7c      	ldr	r2, [pc, #496]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800ad9c:	f023 0301 	bic.w	r3, r3, #1
 800ada0:	6713      	str	r3, [r2, #112]	; 0x70
 800ada2:	4b7a      	ldr	r3, [pc, #488]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800ada4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ada6:	4a79      	ldr	r2, [pc, #484]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800ada8:	f023 0304 	bic.w	r3, r3, #4
 800adac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	689b      	ldr	r3, [r3, #8]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d015      	beq.n	800ade2 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800adb6:	f7f9 fa1f 	bl	80041f8 <HAL_GetTick>
 800adba:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800adbc:	e00a      	b.n	800add4 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800adbe:	f7f9 fa1b 	bl	80041f8 <HAL_GetTick>
 800adc2:	4602      	mov	r2, r0
 800adc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adc6:	1ad3      	subs	r3, r2, r3
 800adc8:	f241 3288 	movw	r2, #5000	; 0x1388
 800adcc:	4293      	cmp	r3, r2
 800adce:	d901      	bls.n	800add4 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800add0:	2303      	movs	r3, #3
 800add2:	e14b      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800add4:	4b6d      	ldr	r3, [pc, #436]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800add6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800add8:	f003 0302 	and.w	r3, r3, #2
 800addc:	2b00      	cmp	r3, #0
 800adde:	d0ee      	beq.n	800adbe <HAL_RCC_OscConfig+0x4f6>
 800ade0:	e014      	b.n	800ae0c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ade2:	f7f9 fa09 	bl	80041f8 <HAL_GetTick>
 800ade6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ade8:	e00a      	b.n	800ae00 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800adea:	f7f9 fa05 	bl	80041f8 <HAL_GetTick>
 800adee:	4602      	mov	r2, r0
 800adf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adf2:	1ad3      	subs	r3, r2, r3
 800adf4:	f241 3288 	movw	r2, #5000	; 0x1388
 800adf8:	4293      	cmp	r3, r2
 800adfa:	d901      	bls.n	800ae00 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800adfc:	2303      	movs	r3, #3
 800adfe:	e135      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ae00:	4b62      	ldr	r3, [pc, #392]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800ae02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ae04:	f003 0302 	and.w	r3, r3, #2
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d1ee      	bne.n	800adea <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	f000 812a 	beq.w	800b06a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800ae16:	4b5d      	ldr	r3, [pc, #372]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800ae18:	691b      	ldr	r3, [r3, #16]
 800ae1a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ae1e:	2b18      	cmp	r3, #24
 800ae20:	f000 80ba 	beq.w	800af98 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae28:	2b02      	cmp	r3, #2
 800ae2a:	f040 8095 	bne.w	800af58 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ae2e:	4b57      	ldr	r3, [pc, #348]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	4a56      	ldr	r2, [pc, #344]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800ae34:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ae38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae3a:	f7f9 f9dd 	bl	80041f8 <HAL_GetTick>
 800ae3e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ae40:	e008      	b.n	800ae54 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ae42:	f7f9 f9d9 	bl	80041f8 <HAL_GetTick>
 800ae46:	4602      	mov	r2, r0
 800ae48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae4a:	1ad3      	subs	r3, r2, r3
 800ae4c:	2b02      	cmp	r3, #2
 800ae4e:	d901      	bls.n	800ae54 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800ae50:	2303      	movs	r3, #3
 800ae52:	e10b      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ae54:	4b4d      	ldr	r3, [pc, #308]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d1f0      	bne.n	800ae42 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ae60:	4b4a      	ldr	r3, [pc, #296]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800ae62:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ae64:	4b4a      	ldr	r3, [pc, #296]	; (800af90 <HAL_RCC_OscConfig+0x6c8>)
 800ae66:	4013      	ands	r3, r2
 800ae68:	687a      	ldr	r2, [r7, #4]
 800ae6a:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800ae6c:	687a      	ldr	r2, [r7, #4]
 800ae6e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800ae70:	0112      	lsls	r2, r2, #4
 800ae72:	430a      	orrs	r2, r1
 800ae74:	4945      	ldr	r1, [pc, #276]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800ae76:	4313      	orrs	r3, r2
 800ae78:	628b      	str	r3, [r1, #40]	; 0x28
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae7e:	3b01      	subs	r3, #1
 800ae80:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae88:	3b01      	subs	r3, #1
 800ae8a:	025b      	lsls	r3, r3, #9
 800ae8c:	b29b      	uxth	r3, r3
 800ae8e:	431a      	orrs	r2, r3
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae94:	3b01      	subs	r3, #1
 800ae96:	041b      	lsls	r3, r3, #16
 800ae98:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800ae9c:	431a      	orrs	r2, r3
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aea2:	3b01      	subs	r3, #1
 800aea4:	061b      	lsls	r3, r3, #24
 800aea6:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800aeaa:	4938      	ldr	r1, [pc, #224]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800aeac:	4313      	orrs	r3, r2
 800aeae:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800aeb0:	4b36      	ldr	r3, [pc, #216]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800aeb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeb4:	4a35      	ldr	r2, [pc, #212]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800aeb6:	f023 0301 	bic.w	r3, r3, #1
 800aeba:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800aebc:	4b33      	ldr	r3, [pc, #204]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800aebe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800aec0:	4b34      	ldr	r3, [pc, #208]	; (800af94 <HAL_RCC_OscConfig+0x6cc>)
 800aec2:	4013      	ands	r3, r2
 800aec4:	687a      	ldr	r2, [r7, #4]
 800aec6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800aec8:	00d2      	lsls	r2, r2, #3
 800aeca:	4930      	ldr	r1, [pc, #192]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800aecc:	4313      	orrs	r3, r2
 800aece:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800aed0:	4b2e      	ldr	r3, [pc, #184]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800aed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aed4:	f023 020c 	bic.w	r2, r3, #12
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aedc:	492b      	ldr	r1, [pc, #172]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800aede:	4313      	orrs	r3, r2
 800aee0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800aee2:	4b2a      	ldr	r3, [pc, #168]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800aee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aee6:	f023 0202 	bic.w	r2, r3, #2
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aeee:	4927      	ldr	r1, [pc, #156]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800aef0:	4313      	orrs	r3, r2
 800aef2:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800aef4:	4b25      	ldr	r3, [pc, #148]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800aef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aef8:	4a24      	ldr	r2, [pc, #144]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800aefa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aefe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800af00:	4b22      	ldr	r3, [pc, #136]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800af02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af04:	4a21      	ldr	r2, [pc, #132]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800af06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800af0a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800af0c:	4b1f      	ldr	r3, [pc, #124]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800af0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af10:	4a1e      	ldr	r2, [pc, #120]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800af12:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800af16:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800af18:	4b1c      	ldr	r3, [pc, #112]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800af1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af1c:	4a1b      	ldr	r2, [pc, #108]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800af1e:	f043 0301 	orr.w	r3, r3, #1
 800af22:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800af24:	4b19      	ldr	r3, [pc, #100]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	4a18      	ldr	r2, [pc, #96]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800af2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800af2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af30:	f7f9 f962 	bl	80041f8 <HAL_GetTick>
 800af34:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800af36:	e008      	b.n	800af4a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800af38:	f7f9 f95e 	bl	80041f8 <HAL_GetTick>
 800af3c:	4602      	mov	r2, r0
 800af3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af40:	1ad3      	subs	r3, r2, r3
 800af42:	2b02      	cmp	r3, #2
 800af44:	d901      	bls.n	800af4a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800af46:	2303      	movs	r3, #3
 800af48:	e090      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800af4a:	4b10      	ldr	r3, [pc, #64]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800af52:	2b00      	cmp	r3, #0
 800af54:	d0f0      	beq.n	800af38 <HAL_RCC_OscConfig+0x670>
 800af56:	e088      	b.n	800b06a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800af58:	4b0c      	ldr	r3, [pc, #48]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	4a0b      	ldr	r2, [pc, #44]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800af5e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800af62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af64:	f7f9 f948 	bl	80041f8 <HAL_GetTick>
 800af68:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800af6a:	e008      	b.n	800af7e <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800af6c:	f7f9 f944 	bl	80041f8 <HAL_GetTick>
 800af70:	4602      	mov	r2, r0
 800af72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af74:	1ad3      	subs	r3, r2, r3
 800af76:	2b02      	cmp	r3, #2
 800af78:	d901      	bls.n	800af7e <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800af7a:	2303      	movs	r3, #3
 800af7c:	e076      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800af7e:	4b03      	ldr	r3, [pc, #12]	; (800af8c <HAL_RCC_OscConfig+0x6c4>)
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800af86:	2b00      	cmp	r3, #0
 800af88:	d1f0      	bne.n	800af6c <HAL_RCC_OscConfig+0x6a4>
 800af8a:	e06e      	b.n	800b06a <HAL_RCC_OscConfig+0x7a2>
 800af8c:	58024400 	.word	0x58024400
 800af90:	fffffc0c 	.word	0xfffffc0c
 800af94:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800af98:	4b36      	ldr	r3, [pc, #216]	; (800b074 <HAL_RCC_OscConfig+0x7ac>)
 800af9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af9c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800af9e:	4b35      	ldr	r3, [pc, #212]	; (800b074 <HAL_RCC_OscConfig+0x7ac>)
 800afa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afa2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afa8:	2b01      	cmp	r3, #1
 800afaa:	d031      	beq.n	800b010 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800afac:	693b      	ldr	r3, [r7, #16]
 800afae:	f003 0203 	and.w	r2, r3, #3
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800afb6:	429a      	cmp	r2, r3
 800afb8:	d12a      	bne.n	800b010 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800afba:	693b      	ldr	r3, [r7, #16]
 800afbc:	091b      	lsrs	r3, r3, #4
 800afbe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800afc6:	429a      	cmp	r2, r3
 800afc8:	d122      	bne.n	800b010 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afd4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800afd6:	429a      	cmp	r2, r3
 800afd8:	d11a      	bne.n	800b010 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	0a5b      	lsrs	r3, r3, #9
 800afde:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afe6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800afe8:	429a      	cmp	r2, r3
 800afea:	d111      	bne.n	800b010 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	0c1b      	lsrs	r3, r3, #16
 800aff0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aff8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800affa:	429a      	cmp	r2, r3
 800affc:	d108      	bne.n	800b010 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	0e1b      	lsrs	r3, r3, #24
 800b002:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b00a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800b00c:	429a      	cmp	r2, r3
 800b00e:	d001      	beq.n	800b014 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800b010:	2301      	movs	r3, #1
 800b012:	e02b      	b.n	800b06c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800b014:	4b17      	ldr	r3, [pc, #92]	; (800b074 <HAL_RCC_OscConfig+0x7ac>)
 800b016:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b018:	08db      	lsrs	r3, r3, #3
 800b01a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b01e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b024:	693a      	ldr	r2, [r7, #16]
 800b026:	429a      	cmp	r2, r3
 800b028:	d01f      	beq.n	800b06a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800b02a:	4b12      	ldr	r3, [pc, #72]	; (800b074 <HAL_RCC_OscConfig+0x7ac>)
 800b02c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b02e:	4a11      	ldr	r2, [pc, #68]	; (800b074 <HAL_RCC_OscConfig+0x7ac>)
 800b030:	f023 0301 	bic.w	r3, r3, #1
 800b034:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b036:	f7f9 f8df 	bl	80041f8 <HAL_GetTick>
 800b03a:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800b03c:	bf00      	nop
 800b03e:	f7f9 f8db 	bl	80041f8 <HAL_GetTick>
 800b042:	4602      	mov	r2, r0
 800b044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b046:	4293      	cmp	r3, r2
 800b048:	d0f9      	beq.n	800b03e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800b04a:	4b0a      	ldr	r3, [pc, #40]	; (800b074 <HAL_RCC_OscConfig+0x7ac>)
 800b04c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b04e:	4b0a      	ldr	r3, [pc, #40]	; (800b078 <HAL_RCC_OscConfig+0x7b0>)
 800b050:	4013      	ands	r3, r2
 800b052:	687a      	ldr	r2, [r7, #4]
 800b054:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800b056:	00d2      	lsls	r2, r2, #3
 800b058:	4906      	ldr	r1, [pc, #24]	; (800b074 <HAL_RCC_OscConfig+0x7ac>)
 800b05a:	4313      	orrs	r3, r2
 800b05c:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800b05e:	4b05      	ldr	r3, [pc, #20]	; (800b074 <HAL_RCC_OscConfig+0x7ac>)
 800b060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b062:	4a04      	ldr	r2, [pc, #16]	; (800b074 <HAL_RCC_OscConfig+0x7ac>)
 800b064:	f043 0301 	orr.w	r3, r3, #1
 800b068:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800b06a:	2300      	movs	r3, #0
}
 800b06c:	4618      	mov	r0, r3
 800b06e:	3730      	adds	r7, #48	; 0x30
 800b070:	46bd      	mov	sp, r7
 800b072:	bd80      	pop	{r7, pc}
 800b074:	58024400 	.word	0x58024400
 800b078:	ffff0007 	.word	0xffff0007

0800b07c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b086      	sub	sp, #24
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]
 800b084:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d101      	bne.n	800b090 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b08c:	2301      	movs	r3, #1
 800b08e:	e19c      	b.n	800b3ca <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b090:	4b8a      	ldr	r3, [pc, #552]	; (800b2bc <HAL_RCC_ClockConfig+0x240>)
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	f003 030f 	and.w	r3, r3, #15
 800b098:	683a      	ldr	r2, [r7, #0]
 800b09a:	429a      	cmp	r2, r3
 800b09c:	d910      	bls.n	800b0c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b09e:	4b87      	ldr	r3, [pc, #540]	; (800b2bc <HAL_RCC_ClockConfig+0x240>)
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	f023 020f 	bic.w	r2, r3, #15
 800b0a6:	4985      	ldr	r1, [pc, #532]	; (800b2bc <HAL_RCC_ClockConfig+0x240>)
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	4313      	orrs	r3, r2
 800b0ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b0ae:	4b83      	ldr	r3, [pc, #524]	; (800b2bc <HAL_RCC_ClockConfig+0x240>)
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	f003 030f 	and.w	r3, r3, #15
 800b0b6:	683a      	ldr	r2, [r7, #0]
 800b0b8:	429a      	cmp	r2, r3
 800b0ba:	d001      	beq.n	800b0c0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800b0bc:	2301      	movs	r3, #1
 800b0be:	e184      	b.n	800b3ca <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	f003 0304 	and.w	r3, r3, #4
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d010      	beq.n	800b0ee <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	691a      	ldr	r2, [r3, #16]
 800b0d0:	4b7b      	ldr	r3, [pc, #492]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b0d2:	699b      	ldr	r3, [r3, #24]
 800b0d4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b0d8:	429a      	cmp	r2, r3
 800b0da:	d908      	bls.n	800b0ee <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b0dc:	4b78      	ldr	r3, [pc, #480]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b0de:	699b      	ldr	r3, [r3, #24]
 800b0e0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	691b      	ldr	r3, [r3, #16]
 800b0e8:	4975      	ldr	r1, [pc, #468]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b0ea:	4313      	orrs	r3, r2
 800b0ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	f003 0308 	and.w	r3, r3, #8
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d010      	beq.n	800b11c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	695a      	ldr	r2, [r3, #20]
 800b0fe:	4b70      	ldr	r3, [pc, #448]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b100:	69db      	ldr	r3, [r3, #28]
 800b102:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b106:	429a      	cmp	r2, r3
 800b108:	d908      	bls.n	800b11c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b10a:	4b6d      	ldr	r3, [pc, #436]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b10c:	69db      	ldr	r3, [r3, #28]
 800b10e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	695b      	ldr	r3, [r3, #20]
 800b116:	496a      	ldr	r1, [pc, #424]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b118:	4313      	orrs	r3, r2
 800b11a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	f003 0310 	and.w	r3, r3, #16
 800b124:	2b00      	cmp	r3, #0
 800b126:	d010      	beq.n	800b14a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	699a      	ldr	r2, [r3, #24]
 800b12c:	4b64      	ldr	r3, [pc, #400]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b12e:	69db      	ldr	r3, [r3, #28]
 800b130:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b134:	429a      	cmp	r2, r3
 800b136:	d908      	bls.n	800b14a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b138:	4b61      	ldr	r3, [pc, #388]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b13a:	69db      	ldr	r3, [r3, #28]
 800b13c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	699b      	ldr	r3, [r3, #24]
 800b144:	495e      	ldr	r1, [pc, #376]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b146:	4313      	orrs	r3, r2
 800b148:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	f003 0320 	and.w	r3, r3, #32
 800b152:	2b00      	cmp	r3, #0
 800b154:	d010      	beq.n	800b178 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	69da      	ldr	r2, [r3, #28]
 800b15a:	4b59      	ldr	r3, [pc, #356]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b15c:	6a1b      	ldr	r3, [r3, #32]
 800b15e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b162:	429a      	cmp	r2, r3
 800b164:	d908      	bls.n	800b178 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800b166:	4b56      	ldr	r3, [pc, #344]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b168:	6a1b      	ldr	r3, [r3, #32]
 800b16a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	69db      	ldr	r3, [r3, #28]
 800b172:	4953      	ldr	r1, [pc, #332]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b174:	4313      	orrs	r3, r2
 800b176:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	f003 0302 	and.w	r3, r3, #2
 800b180:	2b00      	cmp	r3, #0
 800b182:	d010      	beq.n	800b1a6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	68da      	ldr	r2, [r3, #12]
 800b188:	4b4d      	ldr	r3, [pc, #308]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b18a:	699b      	ldr	r3, [r3, #24]
 800b18c:	f003 030f 	and.w	r3, r3, #15
 800b190:	429a      	cmp	r2, r3
 800b192:	d908      	bls.n	800b1a6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b194:	4b4a      	ldr	r3, [pc, #296]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b196:	699b      	ldr	r3, [r3, #24]
 800b198:	f023 020f 	bic.w	r2, r3, #15
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	68db      	ldr	r3, [r3, #12]
 800b1a0:	4947      	ldr	r1, [pc, #284]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b1a2:	4313      	orrs	r3, r2
 800b1a4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	f003 0301 	and.w	r3, r3, #1
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d055      	beq.n	800b25e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800b1b2:	4b43      	ldr	r3, [pc, #268]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b1b4:	699b      	ldr	r3, [r3, #24]
 800b1b6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	689b      	ldr	r3, [r3, #8]
 800b1be:	4940      	ldr	r1, [pc, #256]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b1c0:	4313      	orrs	r3, r2
 800b1c2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	685b      	ldr	r3, [r3, #4]
 800b1c8:	2b02      	cmp	r3, #2
 800b1ca:	d107      	bne.n	800b1dc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b1cc:	4b3c      	ldr	r3, [pc, #240]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d121      	bne.n	800b21c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b1d8:	2301      	movs	r3, #1
 800b1da:	e0f6      	b.n	800b3ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	685b      	ldr	r3, [r3, #4]
 800b1e0:	2b03      	cmp	r3, #3
 800b1e2:	d107      	bne.n	800b1f4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b1e4:	4b36      	ldr	r3, [pc, #216]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d115      	bne.n	800b21c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b1f0:	2301      	movs	r3, #1
 800b1f2:	e0ea      	b.n	800b3ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	685b      	ldr	r3, [r3, #4]
 800b1f8:	2b01      	cmp	r3, #1
 800b1fa:	d107      	bne.n	800b20c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b1fc:	4b30      	ldr	r3, [pc, #192]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b204:	2b00      	cmp	r3, #0
 800b206:	d109      	bne.n	800b21c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b208:	2301      	movs	r3, #1
 800b20a:	e0de      	b.n	800b3ca <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b20c:	4b2c      	ldr	r3, [pc, #176]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	f003 0304 	and.w	r3, r3, #4
 800b214:	2b00      	cmp	r3, #0
 800b216:	d101      	bne.n	800b21c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b218:	2301      	movs	r3, #1
 800b21a:	e0d6      	b.n	800b3ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b21c:	4b28      	ldr	r3, [pc, #160]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b21e:	691b      	ldr	r3, [r3, #16]
 800b220:	f023 0207 	bic.w	r2, r3, #7
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	685b      	ldr	r3, [r3, #4]
 800b228:	4925      	ldr	r1, [pc, #148]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b22a:	4313      	orrs	r3, r2
 800b22c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b22e:	f7f8 ffe3 	bl	80041f8 <HAL_GetTick>
 800b232:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b234:	e00a      	b.n	800b24c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b236:	f7f8 ffdf 	bl	80041f8 <HAL_GetTick>
 800b23a:	4602      	mov	r2, r0
 800b23c:	697b      	ldr	r3, [r7, #20]
 800b23e:	1ad3      	subs	r3, r2, r3
 800b240:	f241 3288 	movw	r2, #5000	; 0x1388
 800b244:	4293      	cmp	r3, r2
 800b246:	d901      	bls.n	800b24c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800b248:	2303      	movs	r3, #3
 800b24a:	e0be      	b.n	800b3ca <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b24c:	4b1c      	ldr	r3, [pc, #112]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b24e:	691b      	ldr	r3, [r3, #16]
 800b250:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	685b      	ldr	r3, [r3, #4]
 800b258:	00db      	lsls	r3, r3, #3
 800b25a:	429a      	cmp	r2, r3
 800b25c:	d1eb      	bne.n	800b236 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	f003 0302 	and.w	r3, r3, #2
 800b266:	2b00      	cmp	r3, #0
 800b268:	d010      	beq.n	800b28c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	68da      	ldr	r2, [r3, #12]
 800b26e:	4b14      	ldr	r3, [pc, #80]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b270:	699b      	ldr	r3, [r3, #24]
 800b272:	f003 030f 	and.w	r3, r3, #15
 800b276:	429a      	cmp	r2, r3
 800b278:	d208      	bcs.n	800b28c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b27a:	4b11      	ldr	r3, [pc, #68]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b27c:	699b      	ldr	r3, [r3, #24]
 800b27e:	f023 020f 	bic.w	r2, r3, #15
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	68db      	ldr	r3, [r3, #12]
 800b286:	490e      	ldr	r1, [pc, #56]	; (800b2c0 <HAL_RCC_ClockConfig+0x244>)
 800b288:	4313      	orrs	r3, r2
 800b28a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b28c:	4b0b      	ldr	r3, [pc, #44]	; (800b2bc <HAL_RCC_ClockConfig+0x240>)
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	f003 030f 	and.w	r3, r3, #15
 800b294:	683a      	ldr	r2, [r7, #0]
 800b296:	429a      	cmp	r2, r3
 800b298:	d214      	bcs.n	800b2c4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b29a:	4b08      	ldr	r3, [pc, #32]	; (800b2bc <HAL_RCC_ClockConfig+0x240>)
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	f023 020f 	bic.w	r2, r3, #15
 800b2a2:	4906      	ldr	r1, [pc, #24]	; (800b2bc <HAL_RCC_ClockConfig+0x240>)
 800b2a4:	683b      	ldr	r3, [r7, #0]
 800b2a6:	4313      	orrs	r3, r2
 800b2a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b2aa:	4b04      	ldr	r3, [pc, #16]	; (800b2bc <HAL_RCC_ClockConfig+0x240>)
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	f003 030f 	and.w	r3, r3, #15
 800b2b2:	683a      	ldr	r2, [r7, #0]
 800b2b4:	429a      	cmp	r2, r3
 800b2b6:	d005      	beq.n	800b2c4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800b2b8:	2301      	movs	r3, #1
 800b2ba:	e086      	b.n	800b3ca <HAL_RCC_ClockConfig+0x34e>
 800b2bc:	52002000 	.word	0x52002000
 800b2c0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	f003 0304 	and.w	r3, r3, #4
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d010      	beq.n	800b2f2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	691a      	ldr	r2, [r3, #16]
 800b2d4:	4b3f      	ldr	r3, [pc, #252]	; (800b3d4 <HAL_RCC_ClockConfig+0x358>)
 800b2d6:	699b      	ldr	r3, [r3, #24]
 800b2d8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b2dc:	429a      	cmp	r2, r3
 800b2de:	d208      	bcs.n	800b2f2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b2e0:	4b3c      	ldr	r3, [pc, #240]	; (800b3d4 <HAL_RCC_ClockConfig+0x358>)
 800b2e2:	699b      	ldr	r3, [r3, #24]
 800b2e4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	691b      	ldr	r3, [r3, #16]
 800b2ec:	4939      	ldr	r1, [pc, #228]	; (800b3d4 <HAL_RCC_ClockConfig+0x358>)
 800b2ee:	4313      	orrs	r3, r2
 800b2f0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	f003 0308 	and.w	r3, r3, #8
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d010      	beq.n	800b320 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	695a      	ldr	r2, [r3, #20]
 800b302:	4b34      	ldr	r3, [pc, #208]	; (800b3d4 <HAL_RCC_ClockConfig+0x358>)
 800b304:	69db      	ldr	r3, [r3, #28]
 800b306:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b30a:	429a      	cmp	r2, r3
 800b30c:	d208      	bcs.n	800b320 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b30e:	4b31      	ldr	r3, [pc, #196]	; (800b3d4 <HAL_RCC_ClockConfig+0x358>)
 800b310:	69db      	ldr	r3, [r3, #28]
 800b312:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	695b      	ldr	r3, [r3, #20]
 800b31a:	492e      	ldr	r1, [pc, #184]	; (800b3d4 <HAL_RCC_ClockConfig+0x358>)
 800b31c:	4313      	orrs	r3, r2
 800b31e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	f003 0310 	and.w	r3, r3, #16
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d010      	beq.n	800b34e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	699a      	ldr	r2, [r3, #24]
 800b330:	4b28      	ldr	r3, [pc, #160]	; (800b3d4 <HAL_RCC_ClockConfig+0x358>)
 800b332:	69db      	ldr	r3, [r3, #28]
 800b334:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b338:	429a      	cmp	r2, r3
 800b33a:	d208      	bcs.n	800b34e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b33c:	4b25      	ldr	r3, [pc, #148]	; (800b3d4 <HAL_RCC_ClockConfig+0x358>)
 800b33e:	69db      	ldr	r3, [r3, #28]
 800b340:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	699b      	ldr	r3, [r3, #24]
 800b348:	4922      	ldr	r1, [pc, #136]	; (800b3d4 <HAL_RCC_ClockConfig+0x358>)
 800b34a:	4313      	orrs	r3, r2
 800b34c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	f003 0320 	and.w	r3, r3, #32
 800b356:	2b00      	cmp	r3, #0
 800b358:	d010      	beq.n	800b37c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	69da      	ldr	r2, [r3, #28]
 800b35e:	4b1d      	ldr	r3, [pc, #116]	; (800b3d4 <HAL_RCC_ClockConfig+0x358>)
 800b360:	6a1b      	ldr	r3, [r3, #32]
 800b362:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b366:	429a      	cmp	r2, r3
 800b368:	d208      	bcs.n	800b37c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800b36a:	4b1a      	ldr	r3, [pc, #104]	; (800b3d4 <HAL_RCC_ClockConfig+0x358>)
 800b36c:	6a1b      	ldr	r3, [r3, #32]
 800b36e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	69db      	ldr	r3, [r3, #28]
 800b376:	4917      	ldr	r1, [pc, #92]	; (800b3d4 <HAL_RCC_ClockConfig+0x358>)
 800b378:	4313      	orrs	r3, r2
 800b37a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800b37c:	f000 f89e 	bl	800b4bc <HAL_RCC_GetSysClockFreq>
 800b380:	4602      	mov	r2, r0
 800b382:	4b14      	ldr	r3, [pc, #80]	; (800b3d4 <HAL_RCC_ClockConfig+0x358>)
 800b384:	699b      	ldr	r3, [r3, #24]
 800b386:	0a1b      	lsrs	r3, r3, #8
 800b388:	f003 030f 	and.w	r3, r3, #15
 800b38c:	4912      	ldr	r1, [pc, #72]	; (800b3d8 <HAL_RCC_ClockConfig+0x35c>)
 800b38e:	5ccb      	ldrb	r3, [r1, r3]
 800b390:	f003 031f 	and.w	r3, r3, #31
 800b394:	fa22 f303 	lsr.w	r3, r2, r3
 800b398:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b39a:	4b0e      	ldr	r3, [pc, #56]	; (800b3d4 <HAL_RCC_ClockConfig+0x358>)
 800b39c:	699b      	ldr	r3, [r3, #24]
 800b39e:	f003 030f 	and.w	r3, r3, #15
 800b3a2:	4a0d      	ldr	r2, [pc, #52]	; (800b3d8 <HAL_RCC_ClockConfig+0x35c>)
 800b3a4:	5cd3      	ldrb	r3, [r2, r3]
 800b3a6:	f003 031f 	and.w	r3, r3, #31
 800b3aa:	693a      	ldr	r2, [r7, #16]
 800b3ac:	fa22 f303 	lsr.w	r3, r2, r3
 800b3b0:	4a0a      	ldr	r2, [pc, #40]	; (800b3dc <HAL_RCC_ClockConfig+0x360>)
 800b3b2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b3b4:	4a0a      	ldr	r2, [pc, #40]	; (800b3e0 <HAL_RCC_ClockConfig+0x364>)
 800b3b6:	693b      	ldr	r3, [r7, #16]
 800b3b8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800b3ba:	4b0a      	ldr	r3, [pc, #40]	; (800b3e4 <HAL_RCC_ClockConfig+0x368>)
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	4618      	mov	r0, r3
 800b3c0:	f7f8 fed0 	bl	8004164 <HAL_InitTick>
 800b3c4:	4603      	mov	r3, r0
 800b3c6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800b3c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	3718      	adds	r7, #24
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	bd80      	pop	{r7, pc}
 800b3d2:	bf00      	nop
 800b3d4:	58024400 	.word	0x58024400
 800b3d8:	08020414 	.word	0x08020414
 800b3dc:	24000104 	.word	0x24000104
 800b3e0:	24000100 	.word	0x24000100
 800b3e4:	24000108 	.word	0x24000108

0800b3e8 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800b3e8:	b580      	push	{r7, lr}
 800b3ea:	b08c      	sub	sp, #48	; 0x30
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	60f8      	str	r0, [r7, #12]
 800b3f0:	60b9      	str	r1, [r7, #8]
 800b3f2:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d12a      	bne.n	800b450 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 800b3fa:	4b2d      	ldr	r3, [pc, #180]	; (800b4b0 <HAL_RCC_MCOConfig+0xc8>)
 800b3fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b400:	4a2b      	ldr	r2, [pc, #172]	; (800b4b0 <HAL_RCC_MCOConfig+0xc8>)
 800b402:	f043 0301 	orr.w	r3, r3, #1
 800b406:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b40a:	4b29      	ldr	r3, [pc, #164]	; (800b4b0 <HAL_RCC_MCOConfig+0xc8>)
 800b40c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b410:	f003 0301 	and.w	r3, r3, #1
 800b414:	61bb      	str	r3, [r7, #24]
 800b416:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800b418:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b41c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b41e:	2302      	movs	r3, #2
 800b420:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b422:	2303      	movs	r3, #3
 800b424:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b426:	2300      	movs	r3, #0
 800b428:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800b42a:	2300      	movs	r3, #0
 800b42c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800b42e:	f107 031c 	add.w	r3, r7, #28
 800b432:	4619      	mov	r1, r3
 800b434:	481f      	ldr	r0, [pc, #124]	; (800b4b4 <HAL_RCC_MCOConfig+0xcc>)
 800b436:	f7fd fc29 	bl	8008c8c <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800b43a:	4b1d      	ldr	r3, [pc, #116]	; (800b4b0 <HAL_RCC_MCOConfig+0xc8>)
 800b43c:	691b      	ldr	r3, [r3, #16]
 800b43e:	f023 72fe 	bic.w	r2, r3, #33292288	; 0x1fc0000
 800b442:	68b9      	ldr	r1, [r7, #8]
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	430b      	orrs	r3, r1
 800b448:	4919      	ldr	r1, [pc, #100]	; (800b4b0 <HAL_RCC_MCOConfig+0xc8>)
 800b44a:	4313      	orrs	r3, r2
 800b44c:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 800b44e:	e02a      	b.n	800b4a6 <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 800b450:	4b17      	ldr	r3, [pc, #92]	; (800b4b0 <HAL_RCC_MCOConfig+0xc8>)
 800b452:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b456:	4a16      	ldr	r2, [pc, #88]	; (800b4b0 <HAL_RCC_MCOConfig+0xc8>)
 800b458:	f043 0304 	orr.w	r3, r3, #4
 800b45c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b460:	4b13      	ldr	r3, [pc, #76]	; (800b4b0 <HAL_RCC_MCOConfig+0xc8>)
 800b462:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b466:	f003 0304 	and.w	r3, r3, #4
 800b46a:	617b      	str	r3, [r7, #20]
 800b46c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800b46e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b472:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b474:	2302      	movs	r3, #2
 800b476:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b478:	2303      	movs	r3, #3
 800b47a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b47c:	2300      	movs	r3, #0
 800b47e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800b480:	2300      	movs	r3, #0
 800b482:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800b484:	f107 031c 	add.w	r3, r7, #28
 800b488:	4619      	mov	r1, r3
 800b48a:	480b      	ldr	r0, [pc, #44]	; (800b4b8 <HAL_RCC_MCOConfig+0xd0>)
 800b48c:	f7fd fbfe 	bl	8008c8c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800b490:	4b07      	ldr	r3, [pc, #28]	; (800b4b0 <HAL_RCC_MCOConfig+0xc8>)
 800b492:	691b      	ldr	r3, [r3, #16]
 800b494:	f023 427e 	bic.w	r2, r3, #4261412864	; 0xfe000000
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	01d9      	lsls	r1, r3, #7
 800b49c:	68bb      	ldr	r3, [r7, #8]
 800b49e:	430b      	orrs	r3, r1
 800b4a0:	4903      	ldr	r1, [pc, #12]	; (800b4b0 <HAL_RCC_MCOConfig+0xc8>)
 800b4a2:	4313      	orrs	r3, r2
 800b4a4:	610b      	str	r3, [r1, #16]
}
 800b4a6:	bf00      	nop
 800b4a8:	3730      	adds	r7, #48	; 0x30
 800b4aa:	46bd      	mov	sp, r7
 800b4ac:	bd80      	pop	{r7, pc}
 800b4ae:	bf00      	nop
 800b4b0:	58024400 	.word	0x58024400
 800b4b4:	58020000 	.word	0x58020000
 800b4b8:	58020800 	.word	0x58020800

0800b4bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b4bc:	b480      	push	{r7}
 800b4be:	b089      	sub	sp, #36	; 0x24
 800b4c0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b4c2:	4bb3      	ldr	r3, [pc, #716]	; (800b790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b4c4:	691b      	ldr	r3, [r3, #16]
 800b4c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b4ca:	2b18      	cmp	r3, #24
 800b4cc:	f200 8155 	bhi.w	800b77a <HAL_RCC_GetSysClockFreq+0x2be>
 800b4d0:	a201      	add	r2, pc, #4	; (adr r2, 800b4d8 <HAL_RCC_GetSysClockFreq+0x1c>)
 800b4d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4d6:	bf00      	nop
 800b4d8:	0800b53d 	.word	0x0800b53d
 800b4dc:	0800b77b 	.word	0x0800b77b
 800b4e0:	0800b77b 	.word	0x0800b77b
 800b4e4:	0800b77b 	.word	0x0800b77b
 800b4e8:	0800b77b 	.word	0x0800b77b
 800b4ec:	0800b77b 	.word	0x0800b77b
 800b4f0:	0800b77b 	.word	0x0800b77b
 800b4f4:	0800b77b 	.word	0x0800b77b
 800b4f8:	0800b563 	.word	0x0800b563
 800b4fc:	0800b77b 	.word	0x0800b77b
 800b500:	0800b77b 	.word	0x0800b77b
 800b504:	0800b77b 	.word	0x0800b77b
 800b508:	0800b77b 	.word	0x0800b77b
 800b50c:	0800b77b 	.word	0x0800b77b
 800b510:	0800b77b 	.word	0x0800b77b
 800b514:	0800b77b 	.word	0x0800b77b
 800b518:	0800b569 	.word	0x0800b569
 800b51c:	0800b77b 	.word	0x0800b77b
 800b520:	0800b77b 	.word	0x0800b77b
 800b524:	0800b77b 	.word	0x0800b77b
 800b528:	0800b77b 	.word	0x0800b77b
 800b52c:	0800b77b 	.word	0x0800b77b
 800b530:	0800b77b 	.word	0x0800b77b
 800b534:	0800b77b 	.word	0x0800b77b
 800b538:	0800b56f 	.word	0x0800b56f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b53c:	4b94      	ldr	r3, [pc, #592]	; (800b790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	f003 0320 	and.w	r3, r3, #32
 800b544:	2b00      	cmp	r3, #0
 800b546:	d009      	beq.n	800b55c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b548:	4b91      	ldr	r3, [pc, #580]	; (800b790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	08db      	lsrs	r3, r3, #3
 800b54e:	f003 0303 	and.w	r3, r3, #3
 800b552:	4a90      	ldr	r2, [pc, #576]	; (800b794 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b554:	fa22 f303 	lsr.w	r3, r2, r3
 800b558:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800b55a:	e111      	b.n	800b780 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800b55c:	4b8d      	ldr	r3, [pc, #564]	; (800b794 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b55e:	61bb      	str	r3, [r7, #24]
      break;
 800b560:	e10e      	b.n	800b780 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800b562:	4b8d      	ldr	r3, [pc, #564]	; (800b798 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b564:	61bb      	str	r3, [r7, #24]
      break;
 800b566:	e10b      	b.n	800b780 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800b568:	4b8c      	ldr	r3, [pc, #560]	; (800b79c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800b56a:	61bb      	str	r3, [r7, #24]
      break;
 800b56c:	e108      	b.n	800b780 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b56e:	4b88      	ldr	r3, [pc, #544]	; (800b790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b572:	f003 0303 	and.w	r3, r3, #3
 800b576:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800b578:	4b85      	ldr	r3, [pc, #532]	; (800b790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b57a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b57c:	091b      	lsrs	r3, r3, #4
 800b57e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b582:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b584:	4b82      	ldr	r3, [pc, #520]	; (800b790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b588:	f003 0301 	and.w	r3, r3, #1
 800b58c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b58e:	4b80      	ldr	r3, [pc, #512]	; (800b790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b590:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b592:	08db      	lsrs	r3, r3, #3
 800b594:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b598:	68fa      	ldr	r2, [r7, #12]
 800b59a:	fb02 f303 	mul.w	r3, r2, r3
 800b59e:	ee07 3a90 	vmov	s15, r3
 800b5a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5a6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800b5aa:	693b      	ldr	r3, [r7, #16]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	f000 80e1 	beq.w	800b774 <HAL_RCC_GetSysClockFreq+0x2b8>
 800b5b2:	697b      	ldr	r3, [r7, #20]
 800b5b4:	2b02      	cmp	r3, #2
 800b5b6:	f000 8083 	beq.w	800b6c0 <HAL_RCC_GetSysClockFreq+0x204>
 800b5ba:	697b      	ldr	r3, [r7, #20]
 800b5bc:	2b02      	cmp	r3, #2
 800b5be:	f200 80a1 	bhi.w	800b704 <HAL_RCC_GetSysClockFreq+0x248>
 800b5c2:	697b      	ldr	r3, [r7, #20]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d003      	beq.n	800b5d0 <HAL_RCC_GetSysClockFreq+0x114>
 800b5c8:	697b      	ldr	r3, [r7, #20]
 800b5ca:	2b01      	cmp	r3, #1
 800b5cc:	d056      	beq.n	800b67c <HAL_RCC_GetSysClockFreq+0x1c0>
 800b5ce:	e099      	b.n	800b704 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b5d0:	4b6f      	ldr	r3, [pc, #444]	; (800b790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	f003 0320 	and.w	r3, r3, #32
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d02d      	beq.n	800b638 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b5dc:	4b6c      	ldr	r3, [pc, #432]	; (800b790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	08db      	lsrs	r3, r3, #3
 800b5e2:	f003 0303 	and.w	r3, r3, #3
 800b5e6:	4a6b      	ldr	r2, [pc, #428]	; (800b794 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b5e8:	fa22 f303 	lsr.w	r3, r2, r3
 800b5ec:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	ee07 3a90 	vmov	s15, r3
 800b5f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5f8:	693b      	ldr	r3, [r7, #16]
 800b5fa:	ee07 3a90 	vmov	s15, r3
 800b5fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b602:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b606:	4b62      	ldr	r3, [pc, #392]	; (800b790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b60a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b60e:	ee07 3a90 	vmov	s15, r3
 800b612:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b616:	ed97 6a02 	vldr	s12, [r7, #8]
 800b61a:	eddf 5a61 	vldr	s11, [pc, #388]	; 800b7a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b61e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b622:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b626:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b62a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b62e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b632:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800b636:	e087      	b.n	800b748 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b638:	693b      	ldr	r3, [r7, #16]
 800b63a:	ee07 3a90 	vmov	s15, r3
 800b63e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b642:	eddf 6a58 	vldr	s13, [pc, #352]	; 800b7a4 <HAL_RCC_GetSysClockFreq+0x2e8>
 800b646:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b64a:	4b51      	ldr	r3, [pc, #324]	; (800b790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b64c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b64e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b652:	ee07 3a90 	vmov	s15, r3
 800b656:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b65a:	ed97 6a02 	vldr	s12, [r7, #8]
 800b65e:	eddf 5a50 	vldr	s11, [pc, #320]	; 800b7a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b662:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b666:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b66a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b66e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b672:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b676:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b67a:	e065      	b.n	800b748 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b67c:	693b      	ldr	r3, [r7, #16]
 800b67e:	ee07 3a90 	vmov	s15, r3
 800b682:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b686:	eddf 6a48 	vldr	s13, [pc, #288]	; 800b7a8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b68a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b68e:	4b40      	ldr	r3, [pc, #256]	; (800b790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b692:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b696:	ee07 3a90 	vmov	s15, r3
 800b69a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b69e:	ed97 6a02 	vldr	s12, [r7, #8]
 800b6a2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800b7a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b6a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b6aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b6ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b6b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b6b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b6ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b6be:	e043      	b.n	800b748 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b6c0:	693b      	ldr	r3, [r7, #16]
 800b6c2:	ee07 3a90 	vmov	s15, r3
 800b6c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6ca:	eddf 6a38 	vldr	s13, [pc, #224]	; 800b7ac <HAL_RCC_GetSysClockFreq+0x2f0>
 800b6ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b6d2:	4b2f      	ldr	r3, [pc, #188]	; (800b790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b6d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6da:	ee07 3a90 	vmov	s15, r3
 800b6de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b6e2:	ed97 6a02 	vldr	s12, [r7, #8]
 800b6e6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800b7a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b6ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b6ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b6f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b6f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b6fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b6fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b702:	e021      	b.n	800b748 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b704:	693b      	ldr	r3, [r7, #16]
 800b706:	ee07 3a90 	vmov	s15, r3
 800b70a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b70e:	eddf 6a26 	vldr	s13, [pc, #152]	; 800b7a8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b712:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b716:	4b1e      	ldr	r3, [pc, #120]	; (800b790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b71a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b71e:	ee07 3a90 	vmov	s15, r3
 800b722:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b726:	ed97 6a02 	vldr	s12, [r7, #8]
 800b72a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800b7a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b72e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b732:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b736:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b73a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b73e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b742:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b746:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800b748:	4b11      	ldr	r3, [pc, #68]	; (800b790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b74a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b74c:	0a5b      	lsrs	r3, r3, #9
 800b74e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b752:	3301      	adds	r3, #1
 800b754:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800b756:	683b      	ldr	r3, [r7, #0]
 800b758:	ee07 3a90 	vmov	s15, r3
 800b75c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b760:	edd7 6a07 	vldr	s13, [r7, #28]
 800b764:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b768:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b76c:	ee17 3a90 	vmov	r3, s15
 800b770:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800b772:	e005      	b.n	800b780 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800b774:	2300      	movs	r3, #0
 800b776:	61bb      	str	r3, [r7, #24]
      break;
 800b778:	e002      	b.n	800b780 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800b77a:	4b07      	ldr	r3, [pc, #28]	; (800b798 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b77c:	61bb      	str	r3, [r7, #24]
      break;
 800b77e:	bf00      	nop
  }

  return sysclockfreq;
 800b780:	69bb      	ldr	r3, [r7, #24]
}
 800b782:	4618      	mov	r0, r3
 800b784:	3724      	adds	r7, #36	; 0x24
 800b786:	46bd      	mov	sp, r7
 800b788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b78c:	4770      	bx	lr
 800b78e:	bf00      	nop
 800b790:	58024400 	.word	0x58024400
 800b794:	03d09000 	.word	0x03d09000
 800b798:	003d0900 	.word	0x003d0900
 800b79c:	02faf080 	.word	0x02faf080
 800b7a0:	46000000 	.word	0x46000000
 800b7a4:	4c742400 	.word	0x4c742400
 800b7a8:	4a742400 	.word	0x4a742400
 800b7ac:	4c3ebc20 	.word	0x4c3ebc20

0800b7b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b7b0:	b580      	push	{r7, lr}
 800b7b2:	b082      	sub	sp, #8
 800b7b4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b7b6:	f7ff fe81 	bl	800b4bc <HAL_RCC_GetSysClockFreq>
 800b7ba:	4602      	mov	r2, r0
 800b7bc:	4b10      	ldr	r3, [pc, #64]	; (800b800 <HAL_RCC_GetHCLKFreq+0x50>)
 800b7be:	699b      	ldr	r3, [r3, #24]
 800b7c0:	0a1b      	lsrs	r3, r3, #8
 800b7c2:	f003 030f 	and.w	r3, r3, #15
 800b7c6:	490f      	ldr	r1, [pc, #60]	; (800b804 <HAL_RCC_GetHCLKFreq+0x54>)
 800b7c8:	5ccb      	ldrb	r3, [r1, r3]
 800b7ca:	f003 031f 	and.w	r3, r3, #31
 800b7ce:	fa22 f303 	lsr.w	r3, r2, r3
 800b7d2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b7d4:	4b0a      	ldr	r3, [pc, #40]	; (800b800 <HAL_RCC_GetHCLKFreq+0x50>)
 800b7d6:	699b      	ldr	r3, [r3, #24]
 800b7d8:	f003 030f 	and.w	r3, r3, #15
 800b7dc:	4a09      	ldr	r2, [pc, #36]	; (800b804 <HAL_RCC_GetHCLKFreq+0x54>)
 800b7de:	5cd3      	ldrb	r3, [r2, r3]
 800b7e0:	f003 031f 	and.w	r3, r3, #31
 800b7e4:	687a      	ldr	r2, [r7, #4]
 800b7e6:	fa22 f303 	lsr.w	r3, r2, r3
 800b7ea:	4a07      	ldr	r2, [pc, #28]	; (800b808 <HAL_RCC_GetHCLKFreq+0x58>)
 800b7ec:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b7ee:	4a07      	ldr	r2, [pc, #28]	; (800b80c <HAL_RCC_GetHCLKFreq+0x5c>)
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800b7f4:	4b04      	ldr	r3, [pc, #16]	; (800b808 <HAL_RCC_GetHCLKFreq+0x58>)
 800b7f6:	681b      	ldr	r3, [r3, #0]
}
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	3708      	adds	r7, #8
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	bd80      	pop	{r7, pc}
 800b800:	58024400 	.word	0x58024400
 800b804:	08020414 	.word	0x08020414
 800b808:	24000104 	.word	0x24000104
 800b80c:	24000100 	.word	0x24000100

0800b810 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b810:	b580      	push	{r7, lr}
 800b812:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800b814:	f7ff ffcc 	bl	800b7b0 <HAL_RCC_GetHCLKFreq>
 800b818:	4602      	mov	r2, r0
 800b81a:	4b06      	ldr	r3, [pc, #24]	; (800b834 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b81c:	69db      	ldr	r3, [r3, #28]
 800b81e:	091b      	lsrs	r3, r3, #4
 800b820:	f003 0307 	and.w	r3, r3, #7
 800b824:	4904      	ldr	r1, [pc, #16]	; (800b838 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b826:	5ccb      	ldrb	r3, [r1, r3]
 800b828:	f003 031f 	and.w	r3, r3, #31
 800b82c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800b830:	4618      	mov	r0, r3
 800b832:	bd80      	pop	{r7, pc}
 800b834:	58024400 	.word	0x58024400
 800b838:	08020414 	.word	0x08020414

0800b83c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b83c:	b580      	push	{r7, lr}
 800b83e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800b840:	f7ff ffb6 	bl	800b7b0 <HAL_RCC_GetHCLKFreq>
 800b844:	4602      	mov	r2, r0
 800b846:	4b06      	ldr	r3, [pc, #24]	; (800b860 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b848:	69db      	ldr	r3, [r3, #28]
 800b84a:	0a1b      	lsrs	r3, r3, #8
 800b84c:	f003 0307 	and.w	r3, r3, #7
 800b850:	4904      	ldr	r1, [pc, #16]	; (800b864 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b852:	5ccb      	ldrb	r3, [r1, r3]
 800b854:	f003 031f 	and.w	r3, r3, #31
 800b858:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800b85c:	4618      	mov	r0, r3
 800b85e:	bd80      	pop	{r7, pc}
 800b860:	58024400 	.word	0x58024400
 800b864:	08020414 	.word	0x08020414

0800b868 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b868:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b86c:	b0c6      	sub	sp, #280	; 0x118
 800b86e:	af00      	add	r7, sp, #0
 800b870:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b874:	2300      	movs	r3, #0
 800b876:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b87a:	2300      	movs	r3, #0
 800b87c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b880:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b884:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b888:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800b88c:	2500      	movs	r5, #0
 800b88e:	ea54 0305 	orrs.w	r3, r4, r5
 800b892:	d049      	beq.n	800b928 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800b894:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b898:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b89a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b89e:	d02f      	beq.n	800b900 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800b8a0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b8a4:	d828      	bhi.n	800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b8a6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b8aa:	d01a      	beq.n	800b8e2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800b8ac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b8b0:	d822      	bhi.n	800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d003      	beq.n	800b8be <HAL_RCCEx_PeriphCLKConfig+0x56>
 800b8b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b8ba:	d007      	beq.n	800b8cc <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b8bc:	e01c      	b.n	800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b8be:	4bab      	ldr	r3, [pc, #684]	; (800bb6c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b8c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8c2:	4aaa      	ldr	r2, [pc, #680]	; (800bb6c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b8c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b8c8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b8ca:	e01a      	b.n	800b902 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b8cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8d0:	3308      	adds	r3, #8
 800b8d2:	2102      	movs	r1, #2
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	f002 fa49 	bl	800dd6c <RCCEx_PLL2_Config>
 800b8da:	4603      	mov	r3, r0
 800b8dc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b8e0:	e00f      	b.n	800b902 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b8e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8e6:	3328      	adds	r3, #40	; 0x28
 800b8e8:	2102      	movs	r1, #2
 800b8ea:	4618      	mov	r0, r3
 800b8ec:	f002 faf0 	bl	800ded0 <RCCEx_PLL3_Config>
 800b8f0:	4603      	mov	r3, r0
 800b8f2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b8f6:	e004      	b.n	800b902 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b8fe:	e000      	b.n	800b902 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800b900:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b902:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b906:	2b00      	cmp	r3, #0
 800b908:	d10a      	bne.n	800b920 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b90a:	4b98      	ldr	r3, [pc, #608]	; (800bb6c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b90c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b90e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800b912:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b916:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b918:	4a94      	ldr	r2, [pc, #592]	; (800bb6c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b91a:	430b      	orrs	r3, r1
 800b91c:	6513      	str	r3, [r2, #80]	; 0x50
 800b91e:	e003      	b.n	800b928 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b920:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b924:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b928:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b92c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b930:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800b934:	f04f 0900 	mov.w	r9, #0
 800b938:	ea58 0309 	orrs.w	r3, r8, r9
 800b93c:	d047      	beq.n	800b9ce <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800b93e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b942:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b944:	2b04      	cmp	r3, #4
 800b946:	d82a      	bhi.n	800b99e <HAL_RCCEx_PeriphCLKConfig+0x136>
 800b948:	a201      	add	r2, pc, #4	; (adr r2, 800b950 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800b94a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b94e:	bf00      	nop
 800b950:	0800b965 	.word	0x0800b965
 800b954:	0800b973 	.word	0x0800b973
 800b958:	0800b989 	.word	0x0800b989
 800b95c:	0800b9a7 	.word	0x0800b9a7
 800b960:	0800b9a7 	.word	0x0800b9a7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b964:	4b81      	ldr	r3, [pc, #516]	; (800bb6c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b968:	4a80      	ldr	r2, [pc, #512]	; (800bb6c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b96a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b96e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b970:	e01a      	b.n	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b972:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b976:	3308      	adds	r3, #8
 800b978:	2100      	movs	r1, #0
 800b97a:	4618      	mov	r0, r3
 800b97c:	f002 f9f6 	bl	800dd6c <RCCEx_PLL2_Config>
 800b980:	4603      	mov	r3, r0
 800b982:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b986:	e00f      	b.n	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b988:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b98c:	3328      	adds	r3, #40	; 0x28
 800b98e:	2100      	movs	r1, #0
 800b990:	4618      	mov	r0, r3
 800b992:	f002 fa9d 	bl	800ded0 <RCCEx_PLL3_Config>
 800b996:	4603      	mov	r3, r0
 800b998:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b99c:	e004      	b.n	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b99e:	2301      	movs	r3, #1
 800b9a0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b9a4:	e000      	b.n	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800b9a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b9a8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d10a      	bne.n	800b9c6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b9b0:	4b6e      	ldr	r3, [pc, #440]	; (800bb6c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b9b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b9b4:	f023 0107 	bic.w	r1, r3, #7
 800b9b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b9be:	4a6b      	ldr	r2, [pc, #428]	; (800bb6c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b9c0:	430b      	orrs	r3, r1
 800b9c2:	6513      	str	r3, [r2, #80]	; 0x50
 800b9c4:	e003      	b.n	800b9ce <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9c6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b9ca:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b9ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9d6:	f402 6a80 	and.w	sl, r2, #1024	; 0x400
 800b9da:	f04f 0b00 	mov.w	fp, #0
 800b9de:	ea5a 030b 	orrs.w	r3, sl, fp
 800b9e2:	d05b      	beq.n	800ba9c <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800b9e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9e8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800b9ec:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800b9f0:	d03b      	beq.n	800ba6a <HAL_RCCEx_PeriphCLKConfig+0x202>
 800b9f2:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800b9f6:	d834      	bhi.n	800ba62 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800b9f8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b9fc:	d037      	beq.n	800ba6e <HAL_RCCEx_PeriphCLKConfig+0x206>
 800b9fe:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ba02:	d82e      	bhi.n	800ba62 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800ba04:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800ba08:	d033      	beq.n	800ba72 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800ba0a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800ba0e:	d828      	bhi.n	800ba62 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800ba10:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ba14:	d01a      	beq.n	800ba4c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800ba16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ba1a:	d822      	bhi.n	800ba62 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d003      	beq.n	800ba28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800ba20:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ba24:	d007      	beq.n	800ba36 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800ba26:	e01c      	b.n	800ba62 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba28:	4b50      	ldr	r3, [pc, #320]	; (800bb6c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ba2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba2c:	4a4f      	ldr	r2, [pc, #316]	; (800bb6c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ba2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ba32:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ba34:	e01e      	b.n	800ba74 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ba36:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba3a:	3308      	adds	r3, #8
 800ba3c:	2100      	movs	r1, #0
 800ba3e:	4618      	mov	r0, r3
 800ba40:	f002 f994 	bl	800dd6c <RCCEx_PLL2_Config>
 800ba44:	4603      	mov	r3, r0
 800ba46:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800ba4a:	e013      	b.n	800ba74 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ba4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba50:	3328      	adds	r3, #40	; 0x28
 800ba52:	2100      	movs	r1, #0
 800ba54:	4618      	mov	r0, r3
 800ba56:	f002 fa3b 	bl	800ded0 <RCCEx_PLL3_Config>
 800ba5a:	4603      	mov	r3, r0
 800ba5c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ba60:	e008      	b.n	800ba74 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800ba62:	2301      	movs	r3, #1
 800ba64:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800ba68:	e004      	b.n	800ba74 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800ba6a:	bf00      	nop
 800ba6c:	e002      	b.n	800ba74 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800ba6e:	bf00      	nop
 800ba70:	e000      	b.n	800ba74 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800ba72:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ba74:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d10b      	bne.n	800ba94 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800ba7c:	4b3b      	ldr	r3, [pc, #236]	; (800bb6c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ba7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba80:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800ba84:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba88:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800ba8c:	4a37      	ldr	r2, [pc, #220]	; (800bb6c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ba8e:	430b      	orrs	r3, r1
 800ba90:	6593      	str	r3, [r2, #88]	; 0x58
 800ba92:	e003      	b.n	800ba9c <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba94:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ba98:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800ba9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800baa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baa4:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800baa8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800baac:	2300      	movs	r3, #0
 800baae:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800bab2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800bab6:	460b      	mov	r3, r1
 800bab8:	4313      	orrs	r3, r2
 800baba:	d05d      	beq.n	800bb78 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800babc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bac0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800bac4:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800bac8:	d03b      	beq.n	800bb42 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800baca:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800bace:	d834      	bhi.n	800bb3a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800bad0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bad4:	d037      	beq.n	800bb46 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800bad6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800bada:	d82e      	bhi.n	800bb3a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800badc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800bae0:	d033      	beq.n	800bb4a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800bae2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800bae6:	d828      	bhi.n	800bb3a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800bae8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800baec:	d01a      	beq.n	800bb24 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800baee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800baf2:	d822      	bhi.n	800bb3a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d003      	beq.n	800bb00 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800baf8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800bafc:	d007      	beq.n	800bb0e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800bafe:	e01c      	b.n	800bb3a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bb00:	4b1a      	ldr	r3, [pc, #104]	; (800bb6c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800bb02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb04:	4a19      	ldr	r2, [pc, #100]	; (800bb6c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800bb06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bb0a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800bb0c:	e01e      	b.n	800bb4c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bb0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb12:	3308      	adds	r3, #8
 800bb14:	2100      	movs	r1, #0
 800bb16:	4618      	mov	r0, r3
 800bb18:	f002 f928 	bl	800dd6c <RCCEx_PLL2_Config>
 800bb1c:	4603      	mov	r3, r0
 800bb1e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800bb22:	e013      	b.n	800bb4c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bb24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb28:	3328      	adds	r3, #40	; 0x28
 800bb2a:	2100      	movs	r1, #0
 800bb2c:	4618      	mov	r0, r3
 800bb2e:	f002 f9cf 	bl	800ded0 <RCCEx_PLL3_Config>
 800bb32:	4603      	mov	r3, r0
 800bb34:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800bb38:	e008      	b.n	800bb4c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800bb3a:	2301      	movs	r3, #1
 800bb3c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bb40:	e004      	b.n	800bb4c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800bb42:	bf00      	nop
 800bb44:	e002      	b.n	800bb4c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800bb46:	bf00      	nop
 800bb48:	e000      	b.n	800bb4c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800bb4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bb4c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d10d      	bne.n	800bb70 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800bb54:	4b05      	ldr	r3, [pc, #20]	; (800bb6c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800bb56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb58:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800bb5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb60:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800bb64:	4a01      	ldr	r2, [pc, #4]	; (800bb6c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800bb66:	430b      	orrs	r3, r1
 800bb68:	6593      	str	r3, [r2, #88]	; 0x58
 800bb6a:	e005      	b.n	800bb78 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800bb6c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb70:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bb74:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800bb78:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb80:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800bb84:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800bb88:	2300      	movs	r3, #0
 800bb8a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800bb8e:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800bb92:	460b      	mov	r3, r1
 800bb94:	4313      	orrs	r3, r2
 800bb96:	d03a      	beq.n	800bc0e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800bb98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb9e:	2b30      	cmp	r3, #48	; 0x30
 800bba0:	d01f      	beq.n	800bbe2 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800bba2:	2b30      	cmp	r3, #48	; 0x30
 800bba4:	d819      	bhi.n	800bbda <HAL_RCCEx_PeriphCLKConfig+0x372>
 800bba6:	2b20      	cmp	r3, #32
 800bba8:	d00c      	beq.n	800bbc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800bbaa:	2b20      	cmp	r3, #32
 800bbac:	d815      	bhi.n	800bbda <HAL_RCCEx_PeriphCLKConfig+0x372>
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d019      	beq.n	800bbe6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800bbb2:	2b10      	cmp	r3, #16
 800bbb4:	d111      	bne.n	800bbda <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bbb6:	4baa      	ldr	r3, [pc, #680]	; (800be60 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bbb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbba:	4aa9      	ldr	r2, [pc, #676]	; (800be60 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bbbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bbc0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800bbc2:	e011      	b.n	800bbe8 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bbc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bbc8:	3308      	adds	r3, #8
 800bbca:	2102      	movs	r1, #2
 800bbcc:	4618      	mov	r0, r3
 800bbce:	f002 f8cd 	bl	800dd6c <RCCEx_PLL2_Config>
 800bbd2:	4603      	mov	r3, r0
 800bbd4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800bbd8:	e006      	b.n	800bbe8 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800bbda:	2301      	movs	r3, #1
 800bbdc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bbe0:	e002      	b.n	800bbe8 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800bbe2:	bf00      	nop
 800bbe4:	e000      	b.n	800bbe8 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800bbe6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bbe8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d10a      	bne.n	800bc06 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800bbf0:	4b9b      	ldr	r3, [pc, #620]	; (800be60 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bbf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bbf4:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800bbf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bbfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bbfe:	4a98      	ldr	r2, [pc, #608]	; (800be60 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bc00:	430b      	orrs	r3, r1
 800bc02:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bc04:	e003      	b.n	800bc0e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc06:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bc0a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800bc0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc16:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800bc1a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800bc1e:	2300      	movs	r3, #0
 800bc20:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800bc24:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800bc28:	460b      	mov	r3, r1
 800bc2a:	4313      	orrs	r3, r2
 800bc2c:	d051      	beq.n	800bcd2 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800bc2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bc34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bc38:	d035      	beq.n	800bca6 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800bc3a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bc3e:	d82e      	bhi.n	800bc9e <HAL_RCCEx_PeriphCLKConfig+0x436>
 800bc40:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800bc44:	d031      	beq.n	800bcaa <HAL_RCCEx_PeriphCLKConfig+0x442>
 800bc46:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800bc4a:	d828      	bhi.n	800bc9e <HAL_RCCEx_PeriphCLKConfig+0x436>
 800bc4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bc50:	d01a      	beq.n	800bc88 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800bc52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bc56:	d822      	bhi.n	800bc9e <HAL_RCCEx_PeriphCLKConfig+0x436>
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d003      	beq.n	800bc64 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800bc5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bc60:	d007      	beq.n	800bc72 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800bc62:	e01c      	b.n	800bc9e <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bc64:	4b7e      	ldr	r3, [pc, #504]	; (800be60 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bc66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc68:	4a7d      	ldr	r2, [pc, #500]	; (800be60 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bc6a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bc6e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800bc70:	e01c      	b.n	800bcac <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bc72:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc76:	3308      	adds	r3, #8
 800bc78:	2100      	movs	r1, #0
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	f002 f876 	bl	800dd6c <RCCEx_PLL2_Config>
 800bc80:	4603      	mov	r3, r0
 800bc82:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800bc86:	e011      	b.n	800bcac <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bc88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc8c:	3328      	adds	r3, #40	; 0x28
 800bc8e:	2100      	movs	r1, #0
 800bc90:	4618      	mov	r0, r3
 800bc92:	f002 f91d 	bl	800ded0 <RCCEx_PLL3_Config>
 800bc96:	4603      	mov	r3, r0
 800bc98:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800bc9c:	e006      	b.n	800bcac <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bc9e:	2301      	movs	r3, #1
 800bca0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bca4:	e002      	b.n	800bcac <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800bca6:	bf00      	nop
 800bca8:	e000      	b.n	800bcac <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800bcaa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bcac:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d10a      	bne.n	800bcca <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800bcb4:	4b6a      	ldr	r3, [pc, #424]	; (800be60 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bcb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcb8:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800bcbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bcc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bcc2:	4a67      	ldr	r2, [pc, #412]	; (800be60 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bcc4:	430b      	orrs	r3, r1
 800bcc6:	6513      	str	r3, [r2, #80]	; 0x50
 800bcc8:	e003      	b.n	800bcd2 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bcca:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bcce:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800bcd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bcd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcda:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800bcde:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800bce2:	2300      	movs	r3, #0
 800bce4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800bce8:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800bcec:	460b      	mov	r3, r1
 800bcee:	4313      	orrs	r3, r2
 800bcf0:	d053      	beq.n	800bd9a <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800bcf2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bcf6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bcf8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800bcfc:	d033      	beq.n	800bd66 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800bcfe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800bd02:	d82c      	bhi.n	800bd5e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800bd04:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800bd08:	d02f      	beq.n	800bd6a <HAL_RCCEx_PeriphCLKConfig+0x502>
 800bd0a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800bd0e:	d826      	bhi.n	800bd5e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800bd10:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800bd14:	d02b      	beq.n	800bd6e <HAL_RCCEx_PeriphCLKConfig+0x506>
 800bd16:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800bd1a:	d820      	bhi.n	800bd5e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800bd1c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bd20:	d012      	beq.n	800bd48 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800bd22:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bd26:	d81a      	bhi.n	800bd5e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d022      	beq.n	800bd72 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800bd2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bd30:	d115      	bne.n	800bd5e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bd32:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd36:	3308      	adds	r3, #8
 800bd38:	2101      	movs	r1, #1
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	f002 f816 	bl	800dd6c <RCCEx_PLL2_Config>
 800bd40:	4603      	mov	r3, r0
 800bd42:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800bd46:	e015      	b.n	800bd74 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bd48:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd4c:	3328      	adds	r3, #40	; 0x28
 800bd4e:	2101      	movs	r1, #1
 800bd50:	4618      	mov	r0, r3
 800bd52:	f002 f8bd 	bl	800ded0 <RCCEx_PLL3_Config>
 800bd56:	4603      	mov	r3, r0
 800bd58:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800bd5c:	e00a      	b.n	800bd74 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bd5e:	2301      	movs	r3, #1
 800bd60:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bd64:	e006      	b.n	800bd74 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800bd66:	bf00      	nop
 800bd68:	e004      	b.n	800bd74 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800bd6a:	bf00      	nop
 800bd6c:	e002      	b.n	800bd74 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800bd6e:	bf00      	nop
 800bd70:	e000      	b.n	800bd74 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800bd72:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bd74:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d10a      	bne.n	800bd92 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800bd7c:	4b38      	ldr	r3, [pc, #224]	; (800be60 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bd7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd80:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800bd84:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bd8a:	4a35      	ldr	r2, [pc, #212]	; (800be60 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bd8c:	430b      	orrs	r3, r1
 800bd8e:	6513      	str	r3, [r2, #80]	; 0x50
 800bd90:	e003      	b.n	800bd9a <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd92:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bd96:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800bd9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bda2:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800bda6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800bdaa:	2300      	movs	r3, #0
 800bdac:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800bdb0:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800bdb4:	460b      	mov	r3, r1
 800bdb6:	4313      	orrs	r3, r2
 800bdb8:	d058      	beq.n	800be6c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800bdba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bdbe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800bdc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bdc6:	d033      	beq.n	800be30 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800bdc8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bdcc:	d82c      	bhi.n	800be28 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800bdce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bdd2:	d02f      	beq.n	800be34 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800bdd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bdd8:	d826      	bhi.n	800be28 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800bdda:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800bdde:	d02b      	beq.n	800be38 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800bde0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800bde4:	d820      	bhi.n	800be28 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800bde6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bdea:	d012      	beq.n	800be12 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800bdec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bdf0:	d81a      	bhi.n	800be28 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d022      	beq.n	800be3c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800bdf6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bdfa:	d115      	bne.n	800be28 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bdfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be00:	3308      	adds	r3, #8
 800be02:	2101      	movs	r1, #1
 800be04:	4618      	mov	r0, r3
 800be06:	f001 ffb1 	bl	800dd6c <RCCEx_PLL2_Config>
 800be0a:	4603      	mov	r3, r0
 800be0c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800be10:	e015      	b.n	800be3e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800be12:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be16:	3328      	adds	r3, #40	; 0x28
 800be18:	2101      	movs	r1, #1
 800be1a:	4618      	mov	r0, r3
 800be1c:	f002 f858 	bl	800ded0 <RCCEx_PLL3_Config>
 800be20:	4603      	mov	r3, r0
 800be22:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800be26:	e00a      	b.n	800be3e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800be28:	2301      	movs	r3, #1
 800be2a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800be2e:	e006      	b.n	800be3e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800be30:	bf00      	nop
 800be32:	e004      	b.n	800be3e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800be34:	bf00      	nop
 800be36:	e002      	b.n	800be3e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800be38:	bf00      	nop
 800be3a:	e000      	b.n	800be3e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800be3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800be3e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800be42:	2b00      	cmp	r3, #0
 800be44:	d10e      	bne.n	800be64 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800be46:	4b06      	ldr	r3, [pc, #24]	; (800be60 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800be48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be4a:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800be4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be52:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800be56:	4a02      	ldr	r2, [pc, #8]	; (800be60 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800be58:	430b      	orrs	r3, r1
 800be5a:	6593      	str	r3, [r2, #88]	; 0x58
 800be5c:	e006      	b.n	800be6c <HAL_RCCEx_PeriphCLKConfig+0x604>
 800be5e:	bf00      	nop
 800be60:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be64:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800be68:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800be6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be74:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800be78:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800be7c:	2300      	movs	r3, #0
 800be7e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800be82:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800be86:	460b      	mov	r3, r1
 800be88:	4313      	orrs	r3, r2
 800be8a:	d037      	beq.n	800befc <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800be8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800be92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800be96:	d00e      	beq.n	800beb6 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800be98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800be9c:	d816      	bhi.n	800becc <HAL_RCCEx_PeriphCLKConfig+0x664>
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d018      	beq.n	800bed4 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800bea2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bea6:	d111      	bne.n	800becc <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bea8:	4bc4      	ldr	r3, [pc, #784]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800beaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800beac:	4ac3      	ldr	r2, [pc, #780]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800beae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800beb2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800beb4:	e00f      	b.n	800bed6 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800beb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800beba:	3308      	adds	r3, #8
 800bebc:	2101      	movs	r1, #1
 800bebe:	4618      	mov	r0, r3
 800bec0:	f001 ff54 	bl	800dd6c <RCCEx_PLL2_Config>
 800bec4:	4603      	mov	r3, r0
 800bec6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800beca:	e004      	b.n	800bed6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800becc:	2301      	movs	r3, #1
 800bece:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bed2:	e000      	b.n	800bed6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800bed4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bed6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d10a      	bne.n	800bef4 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800bede:	4bb7      	ldr	r3, [pc, #732]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bee0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bee2:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800bee6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800beea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800beec:	4ab3      	ldr	r2, [pc, #716]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800beee:	430b      	orrs	r3, r1
 800bef0:	6513      	str	r3, [r2, #80]	; 0x50
 800bef2:	e003      	b.n	800befc <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bef4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bef8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800befc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf04:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800bf08:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800bf0c:	2300      	movs	r3, #0
 800bf0e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800bf12:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800bf16:	460b      	mov	r3, r1
 800bf18:	4313      	orrs	r3, r2
 800bf1a:	d039      	beq.n	800bf90 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800bf1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf22:	2b03      	cmp	r3, #3
 800bf24:	d81c      	bhi.n	800bf60 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800bf26:	a201      	add	r2, pc, #4	; (adr r2, 800bf2c <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800bf28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf2c:	0800bf69 	.word	0x0800bf69
 800bf30:	0800bf3d 	.word	0x0800bf3d
 800bf34:	0800bf4b 	.word	0x0800bf4b
 800bf38:	0800bf69 	.word	0x0800bf69
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bf3c:	4b9f      	ldr	r3, [pc, #636]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf40:	4a9e      	ldr	r2, [pc, #632]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bf46:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800bf48:	e00f      	b.n	800bf6a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bf4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf4e:	3308      	adds	r3, #8
 800bf50:	2102      	movs	r1, #2
 800bf52:	4618      	mov	r0, r3
 800bf54:	f001 ff0a 	bl	800dd6c <RCCEx_PLL2_Config>
 800bf58:	4603      	mov	r3, r0
 800bf5a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800bf5e:	e004      	b.n	800bf6a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800bf60:	2301      	movs	r3, #1
 800bf62:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bf66:	e000      	b.n	800bf6a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800bf68:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bf6a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d10a      	bne.n	800bf88 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800bf72:	4b92      	ldr	r3, [pc, #584]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bf76:	f023 0103 	bic.w	r1, r3, #3
 800bf7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf80:	4a8e      	ldr	r2, [pc, #568]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf82:	430b      	orrs	r3, r1
 800bf84:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bf86:	e003      	b.n	800bf90 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf88:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bf8c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bf90:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf98:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800bf9c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800bfa6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800bfaa:	460b      	mov	r3, r1
 800bfac:	4313      	orrs	r3, r2
 800bfae:	f000 8099 	beq.w	800c0e4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bfb2:	4b83      	ldr	r3, [pc, #524]	; (800c1c0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	4a82      	ldr	r2, [pc, #520]	; (800c1c0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800bfb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bfbc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bfbe:	f7f8 f91b 	bl	80041f8 <HAL_GetTick>
 800bfc2:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bfc6:	e00b      	b.n	800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bfc8:	f7f8 f916 	bl	80041f8 <HAL_GetTick>
 800bfcc:	4602      	mov	r2, r0
 800bfce:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800bfd2:	1ad3      	subs	r3, r2, r3
 800bfd4:	2b64      	cmp	r3, #100	; 0x64
 800bfd6:	d903      	bls.n	800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800bfd8:	2303      	movs	r3, #3
 800bfda:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bfde:	e005      	b.n	800bfec <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bfe0:	4b77      	ldr	r3, [pc, #476]	; (800c1c0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d0ed      	beq.n	800bfc8 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800bfec:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d173      	bne.n	800c0dc <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800bff4:	4b71      	ldr	r3, [pc, #452]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bff6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800bff8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bffc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c000:	4053      	eors	r3, r2
 800c002:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c006:	2b00      	cmp	r3, #0
 800c008:	d015      	beq.n	800c036 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c00a:	4b6c      	ldr	r3, [pc, #432]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c00c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c00e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c012:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c016:	4b69      	ldr	r3, [pc, #420]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c018:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c01a:	4a68      	ldr	r2, [pc, #416]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c01c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c020:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c022:	4b66      	ldr	r3, [pc, #408]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c026:	4a65      	ldr	r2, [pc, #404]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c028:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c02c:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800c02e:	4a63      	ldr	r2, [pc, #396]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c030:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c034:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800c036:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c03a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c03e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c042:	d118      	bne.n	800c076 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c044:	f7f8 f8d8 	bl	80041f8 <HAL_GetTick>
 800c048:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c04c:	e00d      	b.n	800c06a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c04e:	f7f8 f8d3 	bl	80041f8 <HAL_GetTick>
 800c052:	4602      	mov	r2, r0
 800c054:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800c058:	1ad2      	subs	r2, r2, r3
 800c05a:	f241 3388 	movw	r3, #5000	; 0x1388
 800c05e:	429a      	cmp	r2, r3
 800c060:	d903      	bls.n	800c06a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800c062:	2303      	movs	r3, #3
 800c064:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
            break;
 800c068:	e005      	b.n	800c076 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c06a:	4b54      	ldr	r3, [pc, #336]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c06c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c06e:	f003 0302 	and.w	r3, r3, #2
 800c072:	2b00      	cmp	r3, #0
 800c074:	d0eb      	beq.n	800c04e <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800c076:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d129      	bne.n	800c0d2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c07e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c082:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c086:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c08a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c08e:	d10e      	bne.n	800c0ae <HAL_RCCEx_PeriphCLKConfig+0x846>
 800c090:	4b4a      	ldr	r3, [pc, #296]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c092:	691b      	ldr	r3, [r3, #16]
 800c094:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800c098:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c09c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c0a0:	091a      	lsrs	r2, r3, #4
 800c0a2:	4b48      	ldr	r3, [pc, #288]	; (800c1c4 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800c0a4:	4013      	ands	r3, r2
 800c0a6:	4a45      	ldr	r2, [pc, #276]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c0a8:	430b      	orrs	r3, r1
 800c0aa:	6113      	str	r3, [r2, #16]
 800c0ac:	e005      	b.n	800c0ba <HAL_RCCEx_PeriphCLKConfig+0x852>
 800c0ae:	4b43      	ldr	r3, [pc, #268]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c0b0:	691b      	ldr	r3, [r3, #16]
 800c0b2:	4a42      	ldr	r2, [pc, #264]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c0b4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800c0b8:	6113      	str	r3, [r2, #16]
 800c0ba:	4b40      	ldr	r3, [pc, #256]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c0bc:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800c0be:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c0c2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c0c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c0ca:	4a3c      	ldr	r2, [pc, #240]	; (800c1bc <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800c0cc:	430b      	orrs	r3, r1
 800c0ce:	6713      	str	r3, [r2, #112]	; 0x70
 800c0d0:	e008      	b.n	800c0e4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c0d2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c0d6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
 800c0da:	e003      	b.n	800c0e4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c0dc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c0e0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800c0e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c0e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ec:	f002 0301 	and.w	r3, r2, #1
 800c0f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800c0fa:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800c0fe:	460b      	mov	r3, r1
 800c100:	4313      	orrs	r3, r2
 800c102:	f000 808f 	beq.w	800c224 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800c106:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c10a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c10c:	2b28      	cmp	r3, #40	; 0x28
 800c10e:	d871      	bhi.n	800c1f4 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800c110:	a201      	add	r2, pc, #4	; (adr r2, 800c118 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800c112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c116:	bf00      	nop
 800c118:	0800c1fd 	.word	0x0800c1fd
 800c11c:	0800c1f5 	.word	0x0800c1f5
 800c120:	0800c1f5 	.word	0x0800c1f5
 800c124:	0800c1f5 	.word	0x0800c1f5
 800c128:	0800c1f5 	.word	0x0800c1f5
 800c12c:	0800c1f5 	.word	0x0800c1f5
 800c130:	0800c1f5 	.word	0x0800c1f5
 800c134:	0800c1f5 	.word	0x0800c1f5
 800c138:	0800c1c9 	.word	0x0800c1c9
 800c13c:	0800c1f5 	.word	0x0800c1f5
 800c140:	0800c1f5 	.word	0x0800c1f5
 800c144:	0800c1f5 	.word	0x0800c1f5
 800c148:	0800c1f5 	.word	0x0800c1f5
 800c14c:	0800c1f5 	.word	0x0800c1f5
 800c150:	0800c1f5 	.word	0x0800c1f5
 800c154:	0800c1f5 	.word	0x0800c1f5
 800c158:	0800c1df 	.word	0x0800c1df
 800c15c:	0800c1f5 	.word	0x0800c1f5
 800c160:	0800c1f5 	.word	0x0800c1f5
 800c164:	0800c1f5 	.word	0x0800c1f5
 800c168:	0800c1f5 	.word	0x0800c1f5
 800c16c:	0800c1f5 	.word	0x0800c1f5
 800c170:	0800c1f5 	.word	0x0800c1f5
 800c174:	0800c1f5 	.word	0x0800c1f5
 800c178:	0800c1fd 	.word	0x0800c1fd
 800c17c:	0800c1f5 	.word	0x0800c1f5
 800c180:	0800c1f5 	.word	0x0800c1f5
 800c184:	0800c1f5 	.word	0x0800c1f5
 800c188:	0800c1f5 	.word	0x0800c1f5
 800c18c:	0800c1f5 	.word	0x0800c1f5
 800c190:	0800c1f5 	.word	0x0800c1f5
 800c194:	0800c1f5 	.word	0x0800c1f5
 800c198:	0800c1fd 	.word	0x0800c1fd
 800c19c:	0800c1f5 	.word	0x0800c1f5
 800c1a0:	0800c1f5 	.word	0x0800c1f5
 800c1a4:	0800c1f5 	.word	0x0800c1f5
 800c1a8:	0800c1f5 	.word	0x0800c1f5
 800c1ac:	0800c1f5 	.word	0x0800c1f5
 800c1b0:	0800c1f5 	.word	0x0800c1f5
 800c1b4:	0800c1f5 	.word	0x0800c1f5
 800c1b8:	0800c1fd 	.word	0x0800c1fd
 800c1bc:	58024400 	.word	0x58024400
 800c1c0:	58024800 	.word	0x58024800
 800c1c4:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c1c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c1cc:	3308      	adds	r3, #8
 800c1ce:	2101      	movs	r1, #1
 800c1d0:	4618      	mov	r0, r3
 800c1d2:	f001 fdcb 	bl	800dd6c <RCCEx_PLL2_Config>
 800c1d6:	4603      	mov	r3, r0
 800c1d8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800c1dc:	e00f      	b.n	800c1fe <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c1de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c1e2:	3328      	adds	r3, #40	; 0x28
 800c1e4:	2101      	movs	r1, #1
 800c1e6:	4618      	mov	r0, r3
 800c1e8:	f001 fe72 	bl	800ded0 <RCCEx_PLL3_Config>
 800c1ec:	4603      	mov	r3, r0
 800c1ee:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800c1f2:	e004      	b.n	800c1fe <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c1f4:	2301      	movs	r3, #1
 800c1f6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c1fa:	e000      	b.n	800c1fe <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800c1fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c1fe:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c202:	2b00      	cmp	r3, #0
 800c204:	d10a      	bne.n	800c21c <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800c206:	4bbf      	ldr	r3, [pc, #764]	; (800c504 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c208:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c20a:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800c20e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c212:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c214:	4abb      	ldr	r2, [pc, #748]	; (800c504 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c216:	430b      	orrs	r3, r1
 800c218:	6553      	str	r3, [r2, #84]	; 0x54
 800c21a:	e003      	b.n	800c224 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c21c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c220:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800c224:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c22c:	f002 0302 	and.w	r3, r2, #2
 800c230:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c234:	2300      	movs	r3, #0
 800c236:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c23a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800c23e:	460b      	mov	r3, r1
 800c240:	4313      	orrs	r3, r2
 800c242:	d041      	beq.n	800c2c8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800c244:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c248:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c24a:	2b05      	cmp	r3, #5
 800c24c:	d824      	bhi.n	800c298 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800c24e:	a201      	add	r2, pc, #4	; (adr r2, 800c254 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800c250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c254:	0800c2a1 	.word	0x0800c2a1
 800c258:	0800c26d 	.word	0x0800c26d
 800c25c:	0800c283 	.word	0x0800c283
 800c260:	0800c2a1 	.word	0x0800c2a1
 800c264:	0800c2a1 	.word	0x0800c2a1
 800c268:	0800c2a1 	.word	0x0800c2a1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c26c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c270:	3308      	adds	r3, #8
 800c272:	2101      	movs	r1, #1
 800c274:	4618      	mov	r0, r3
 800c276:	f001 fd79 	bl	800dd6c <RCCEx_PLL2_Config>
 800c27a:	4603      	mov	r3, r0
 800c27c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800c280:	e00f      	b.n	800c2a2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c282:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c286:	3328      	adds	r3, #40	; 0x28
 800c288:	2101      	movs	r1, #1
 800c28a:	4618      	mov	r0, r3
 800c28c:	f001 fe20 	bl	800ded0 <RCCEx_PLL3_Config>
 800c290:	4603      	mov	r3, r0
 800c292:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800c296:	e004      	b.n	800c2a2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c298:	2301      	movs	r3, #1
 800c29a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c29e:	e000      	b.n	800c2a2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800c2a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c2a2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d10a      	bne.n	800c2c0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800c2aa:	4b96      	ldr	r3, [pc, #600]	; (800c504 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c2ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2ae:	f023 0107 	bic.w	r1, r3, #7
 800c2b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c2b8:	4a92      	ldr	r2, [pc, #584]	; (800c504 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c2ba:	430b      	orrs	r3, r1
 800c2bc:	6553      	str	r3, [r2, #84]	; 0x54
 800c2be:	e003      	b.n	800c2c8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c2c0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c2c4:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c2c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2d0:	f002 0304 	and.w	r3, r2, #4
 800c2d4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800c2d8:	2300      	movs	r3, #0
 800c2da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c2de:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800c2e2:	460b      	mov	r3, r1
 800c2e4:	4313      	orrs	r3, r2
 800c2e6:	d044      	beq.n	800c372 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800c2e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c2f0:	2b05      	cmp	r3, #5
 800c2f2:	d825      	bhi.n	800c340 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800c2f4:	a201      	add	r2, pc, #4	; (adr r2, 800c2fc <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800c2f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2fa:	bf00      	nop
 800c2fc:	0800c349 	.word	0x0800c349
 800c300:	0800c315 	.word	0x0800c315
 800c304:	0800c32b 	.word	0x0800c32b
 800c308:	0800c349 	.word	0x0800c349
 800c30c:	0800c349 	.word	0x0800c349
 800c310:	0800c349 	.word	0x0800c349
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c314:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c318:	3308      	adds	r3, #8
 800c31a:	2101      	movs	r1, #1
 800c31c:	4618      	mov	r0, r3
 800c31e:	f001 fd25 	bl	800dd6c <RCCEx_PLL2_Config>
 800c322:	4603      	mov	r3, r0
 800c324:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800c328:	e00f      	b.n	800c34a <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c32a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c32e:	3328      	adds	r3, #40	; 0x28
 800c330:	2101      	movs	r1, #1
 800c332:	4618      	mov	r0, r3
 800c334:	f001 fdcc 	bl	800ded0 <RCCEx_PLL3_Config>
 800c338:	4603      	mov	r3, r0
 800c33a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800c33e:	e004      	b.n	800c34a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c340:	2301      	movs	r3, #1
 800c342:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c346:	e000      	b.n	800c34a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800c348:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c34a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d10b      	bne.n	800c36a <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c352:	4b6c      	ldr	r3, [pc, #432]	; (800c504 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c356:	f023 0107 	bic.w	r1, r3, #7
 800c35a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c35e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c362:	4a68      	ldr	r2, [pc, #416]	; (800c504 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c364:	430b      	orrs	r3, r1
 800c366:	6593      	str	r3, [r2, #88]	; 0x58
 800c368:	e003      	b.n	800c372 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c36a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c36e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c372:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c37a:	f002 0320 	and.w	r3, r2, #32
 800c37e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800c382:	2300      	movs	r3, #0
 800c384:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800c388:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800c38c:	460b      	mov	r3, r1
 800c38e:	4313      	orrs	r3, r2
 800c390:	d055      	beq.n	800c43e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800c392:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c396:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c39a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c39e:	d033      	beq.n	800c408 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800c3a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c3a4:	d82c      	bhi.n	800c400 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800c3a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c3aa:	d02f      	beq.n	800c40c <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800c3ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c3b0:	d826      	bhi.n	800c400 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800c3b2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c3b6:	d02b      	beq.n	800c410 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800c3b8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c3bc:	d820      	bhi.n	800c400 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800c3be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c3c2:	d012      	beq.n	800c3ea <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800c3c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c3c8:	d81a      	bhi.n	800c400 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d022      	beq.n	800c414 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800c3ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c3d2:	d115      	bne.n	800c400 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c3d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c3d8:	3308      	adds	r3, #8
 800c3da:	2100      	movs	r1, #0
 800c3dc:	4618      	mov	r0, r3
 800c3de:	f001 fcc5 	bl	800dd6c <RCCEx_PLL2_Config>
 800c3e2:	4603      	mov	r3, r0
 800c3e4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800c3e8:	e015      	b.n	800c416 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c3ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c3ee:	3328      	adds	r3, #40	; 0x28
 800c3f0:	2102      	movs	r1, #2
 800c3f2:	4618      	mov	r0, r3
 800c3f4:	f001 fd6c 	bl	800ded0 <RCCEx_PLL3_Config>
 800c3f8:	4603      	mov	r3, r0
 800c3fa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800c3fe:	e00a      	b.n	800c416 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c400:	2301      	movs	r3, #1
 800c402:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c406:	e006      	b.n	800c416 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800c408:	bf00      	nop
 800c40a:	e004      	b.n	800c416 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800c40c:	bf00      	nop
 800c40e:	e002      	b.n	800c416 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800c410:	bf00      	nop
 800c412:	e000      	b.n	800c416 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800c414:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c416:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d10b      	bne.n	800c436 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c41e:	4b39      	ldr	r3, [pc, #228]	; (800c504 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c422:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800c426:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c42a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c42e:	4a35      	ldr	r2, [pc, #212]	; (800c504 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c430:	430b      	orrs	r3, r1
 800c432:	6553      	str	r3, [r2, #84]	; 0x54
 800c434:	e003      	b.n	800c43e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c436:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c43a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800c43e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c442:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c446:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800c44a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800c44e:	2300      	movs	r3, #0
 800c450:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c454:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800c458:	460b      	mov	r3, r1
 800c45a:	4313      	orrs	r3, r2
 800c45c:	d058      	beq.n	800c510 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800c45e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c462:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c466:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800c46a:	d033      	beq.n	800c4d4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800c46c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800c470:	d82c      	bhi.n	800c4cc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800c472:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c476:	d02f      	beq.n	800c4d8 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800c478:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c47c:	d826      	bhi.n	800c4cc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800c47e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c482:	d02b      	beq.n	800c4dc <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800c484:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c488:	d820      	bhi.n	800c4cc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800c48a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c48e:	d012      	beq.n	800c4b6 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800c490:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c494:	d81a      	bhi.n	800c4cc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800c496:	2b00      	cmp	r3, #0
 800c498:	d022      	beq.n	800c4e0 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800c49a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c49e:	d115      	bne.n	800c4cc <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c4a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c4a4:	3308      	adds	r3, #8
 800c4a6:	2100      	movs	r1, #0
 800c4a8:	4618      	mov	r0, r3
 800c4aa:	f001 fc5f 	bl	800dd6c <RCCEx_PLL2_Config>
 800c4ae:	4603      	mov	r3, r0
 800c4b0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800c4b4:	e015      	b.n	800c4e2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c4b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c4ba:	3328      	adds	r3, #40	; 0x28
 800c4bc:	2102      	movs	r1, #2
 800c4be:	4618      	mov	r0, r3
 800c4c0:	f001 fd06 	bl	800ded0 <RCCEx_PLL3_Config>
 800c4c4:	4603      	mov	r3, r0
 800c4c6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800c4ca:	e00a      	b.n	800c4e2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c4cc:	2301      	movs	r3, #1
 800c4ce:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c4d2:	e006      	b.n	800c4e2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800c4d4:	bf00      	nop
 800c4d6:	e004      	b.n	800c4e2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800c4d8:	bf00      	nop
 800c4da:	e002      	b.n	800c4e2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800c4dc:	bf00      	nop
 800c4de:	e000      	b.n	800c4e2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800c4e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c4e2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d10e      	bne.n	800c508 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c4ea:	4b06      	ldr	r3, [pc, #24]	; (800c504 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c4ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c4ee:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800c4f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c4f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c4fa:	4a02      	ldr	r2, [pc, #8]	; (800c504 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c4fc:	430b      	orrs	r3, r1
 800c4fe:	6593      	str	r3, [r2, #88]	; 0x58
 800c500:	e006      	b.n	800c510 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800c502:	bf00      	nop
 800c504:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c508:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c50c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800c510:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c514:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c518:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800c51c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c520:	2300      	movs	r3, #0
 800c522:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800c526:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800c52a:	460b      	mov	r3, r1
 800c52c:	4313      	orrs	r3, r2
 800c52e:	d055      	beq.n	800c5dc <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800c530:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c534:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c538:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800c53c:	d033      	beq.n	800c5a6 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800c53e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800c542:	d82c      	bhi.n	800c59e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800c544:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c548:	d02f      	beq.n	800c5aa <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800c54a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c54e:	d826      	bhi.n	800c59e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800c550:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800c554:	d02b      	beq.n	800c5ae <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800c556:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800c55a:	d820      	bhi.n	800c59e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800c55c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c560:	d012      	beq.n	800c588 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800c562:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c566:	d81a      	bhi.n	800c59e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d022      	beq.n	800c5b2 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800c56c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c570:	d115      	bne.n	800c59e <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c572:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c576:	3308      	adds	r3, #8
 800c578:	2100      	movs	r1, #0
 800c57a:	4618      	mov	r0, r3
 800c57c:	f001 fbf6 	bl	800dd6c <RCCEx_PLL2_Config>
 800c580:	4603      	mov	r3, r0
 800c582:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c586:	e015      	b.n	800c5b4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c588:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c58c:	3328      	adds	r3, #40	; 0x28
 800c58e:	2102      	movs	r1, #2
 800c590:	4618      	mov	r0, r3
 800c592:	f001 fc9d 	bl	800ded0 <RCCEx_PLL3_Config>
 800c596:	4603      	mov	r3, r0
 800c598:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c59c:	e00a      	b.n	800c5b4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c59e:	2301      	movs	r3, #1
 800c5a0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c5a4:	e006      	b.n	800c5b4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800c5a6:	bf00      	nop
 800c5a8:	e004      	b.n	800c5b4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800c5aa:	bf00      	nop
 800c5ac:	e002      	b.n	800c5b4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800c5ae:	bf00      	nop
 800c5b0:	e000      	b.n	800c5b4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800c5b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c5b4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d10b      	bne.n	800c5d4 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800c5bc:	4ba0      	ldr	r3, [pc, #640]	; (800c840 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c5be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c5c0:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800c5c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c5c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c5cc:	4a9c      	ldr	r2, [pc, #624]	; (800c840 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c5ce:	430b      	orrs	r3, r1
 800c5d0:	6593      	str	r3, [r2, #88]	; 0x58
 800c5d2:	e003      	b.n	800c5dc <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c5d4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c5d8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800c5dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5e4:	f002 0308 	and.w	r3, r2, #8
 800c5e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c5ec:	2300      	movs	r3, #0
 800c5ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800c5f2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800c5f6:	460b      	mov	r3, r1
 800c5f8:	4313      	orrs	r3, r2
 800c5fa:	d01e      	beq.n	800c63a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800c5fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c600:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c604:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c608:	d10c      	bne.n	800c624 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c60a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c60e:	3328      	adds	r3, #40	; 0x28
 800c610:	2102      	movs	r1, #2
 800c612:	4618      	mov	r0, r3
 800c614:	f001 fc5c 	bl	800ded0 <RCCEx_PLL3_Config>
 800c618:	4603      	mov	r3, r0
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d002      	beq.n	800c624 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800c61e:	2301      	movs	r3, #1
 800c620:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800c624:	4b86      	ldr	r3, [pc, #536]	; (800c840 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c626:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c628:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c62c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c630:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c634:	4a82      	ldr	r2, [pc, #520]	; (800c840 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c636:	430b      	orrs	r3, r1
 800c638:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c63a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c63e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c642:	f002 0310 	and.w	r3, r2, #16
 800c646:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800c64a:	2300      	movs	r3, #0
 800c64c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c650:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800c654:	460b      	mov	r3, r1
 800c656:	4313      	orrs	r3, r2
 800c658:	d01e      	beq.n	800c698 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800c65a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c65e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c662:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c666:	d10c      	bne.n	800c682 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c668:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c66c:	3328      	adds	r3, #40	; 0x28
 800c66e:	2102      	movs	r1, #2
 800c670:	4618      	mov	r0, r3
 800c672:	f001 fc2d 	bl	800ded0 <RCCEx_PLL3_Config>
 800c676:	4603      	mov	r3, r0
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d002      	beq.n	800c682 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800c67c:	2301      	movs	r3, #1
 800c67e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c682:	4b6f      	ldr	r3, [pc, #444]	; (800c840 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c684:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c686:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800c68a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c68e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c692:	4a6b      	ldr	r2, [pc, #428]	; (800c840 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c694:	430b      	orrs	r3, r1
 800c696:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c698:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6a0:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800c6a4:	67bb      	str	r3, [r7, #120]	; 0x78
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c6aa:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800c6ae:	460b      	mov	r3, r1
 800c6b0:	4313      	orrs	r3, r2
 800c6b2:	d03e      	beq.n	800c732 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800c6b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6b8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800c6bc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c6c0:	d022      	beq.n	800c708 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800c6c2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c6c6:	d81b      	bhi.n	800c700 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d003      	beq.n	800c6d4 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800c6cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c6d0:	d00b      	beq.n	800c6ea <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800c6d2:	e015      	b.n	800c700 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c6d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6d8:	3308      	adds	r3, #8
 800c6da:	2100      	movs	r1, #0
 800c6dc:	4618      	mov	r0, r3
 800c6de:	f001 fb45 	bl	800dd6c <RCCEx_PLL2_Config>
 800c6e2:	4603      	mov	r3, r0
 800c6e4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c6e8:	e00f      	b.n	800c70a <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c6ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6ee:	3328      	adds	r3, #40	; 0x28
 800c6f0:	2102      	movs	r1, #2
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	f001 fbec 	bl	800ded0 <RCCEx_PLL3_Config>
 800c6f8:	4603      	mov	r3, r0
 800c6fa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c6fe:	e004      	b.n	800c70a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c700:	2301      	movs	r3, #1
 800c702:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c706:	e000      	b.n	800c70a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800c708:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c70a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d10b      	bne.n	800c72a <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c712:	4b4b      	ldr	r3, [pc, #300]	; (800c840 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c714:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c716:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800c71a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c71e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800c722:	4a47      	ldr	r2, [pc, #284]	; (800c840 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c724:	430b      	orrs	r3, r1
 800c726:	6593      	str	r3, [r2, #88]	; 0x58
 800c728:	e003      	b.n	800c732 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c72a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c72e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c732:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c73a:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800c73e:	673b      	str	r3, [r7, #112]	; 0x70
 800c740:	2300      	movs	r3, #0
 800c742:	677b      	str	r3, [r7, #116]	; 0x74
 800c744:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800c748:	460b      	mov	r3, r1
 800c74a:	4313      	orrs	r3, r2
 800c74c:	d03b      	beq.n	800c7c6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800c74e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c752:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c756:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c75a:	d01f      	beq.n	800c79c <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800c75c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c760:	d818      	bhi.n	800c794 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800c762:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c766:	d003      	beq.n	800c770 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800c768:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c76c:	d007      	beq.n	800c77e <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800c76e:	e011      	b.n	800c794 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c770:	4b33      	ldr	r3, [pc, #204]	; (800c840 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c774:	4a32      	ldr	r2, [pc, #200]	; (800c840 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c776:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c77a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800c77c:	e00f      	b.n	800c79e <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c77e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c782:	3328      	adds	r3, #40	; 0x28
 800c784:	2101      	movs	r1, #1
 800c786:	4618      	mov	r0, r3
 800c788:	f001 fba2 	bl	800ded0 <RCCEx_PLL3_Config>
 800c78c:	4603      	mov	r3, r0
 800c78e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800c792:	e004      	b.n	800c79e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c794:	2301      	movs	r3, #1
 800c796:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c79a:	e000      	b.n	800c79e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800c79c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c79e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d10b      	bne.n	800c7be <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c7a6:	4b26      	ldr	r3, [pc, #152]	; (800c840 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c7a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c7aa:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800c7ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c7b6:	4a22      	ldr	r2, [pc, #136]	; (800c840 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c7b8:	430b      	orrs	r3, r1
 800c7ba:	6553      	str	r3, [r2, #84]	; 0x54
 800c7bc:	e003      	b.n	800c7c6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c7be:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c7c2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c7c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ce:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800c7d2:	66bb      	str	r3, [r7, #104]	; 0x68
 800c7d4:	2300      	movs	r3, #0
 800c7d6:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c7d8:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800c7dc:	460b      	mov	r3, r1
 800c7de:	4313      	orrs	r3, r2
 800c7e0:	d034      	beq.n	800c84c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800c7e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d003      	beq.n	800c7f4 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800c7ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c7f0:	d007      	beq.n	800c802 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800c7f2:	e011      	b.n	800c818 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c7f4:	4b12      	ldr	r3, [pc, #72]	; (800c840 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c7f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7f8:	4a11      	ldr	r2, [pc, #68]	; (800c840 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c7fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c7fe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c800:	e00e      	b.n	800c820 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c802:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c806:	3308      	adds	r3, #8
 800c808:	2102      	movs	r1, #2
 800c80a:	4618      	mov	r0, r3
 800c80c:	f001 faae 	bl	800dd6c <RCCEx_PLL2_Config>
 800c810:	4603      	mov	r3, r0
 800c812:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c816:	e003      	b.n	800c820 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800c818:	2301      	movs	r3, #1
 800c81a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c81e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c820:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c824:	2b00      	cmp	r3, #0
 800c826:	d10d      	bne.n	800c844 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c828:	4b05      	ldr	r3, [pc, #20]	; (800c840 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c82a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c82c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c830:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c834:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c836:	4a02      	ldr	r2, [pc, #8]	; (800c840 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c838:	430b      	orrs	r3, r1
 800c83a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c83c:	e006      	b.n	800c84c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800c83e:	bf00      	nop
 800c840:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c844:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c848:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c84c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c850:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c854:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800c858:	663b      	str	r3, [r7, #96]	; 0x60
 800c85a:	2300      	movs	r3, #0
 800c85c:	667b      	str	r3, [r7, #100]	; 0x64
 800c85e:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800c862:	460b      	mov	r3, r1
 800c864:	4313      	orrs	r3, r2
 800c866:	d00c      	beq.n	800c882 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c868:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c86c:	3328      	adds	r3, #40	; 0x28
 800c86e:	2102      	movs	r1, #2
 800c870:	4618      	mov	r0, r3
 800c872:	f001 fb2d 	bl	800ded0 <RCCEx_PLL3_Config>
 800c876:	4603      	mov	r3, r0
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d002      	beq.n	800c882 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800c87c:	2301      	movs	r3, #1
 800c87e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c882:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c88a:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800c88e:	65bb      	str	r3, [r7, #88]	; 0x58
 800c890:	2300      	movs	r3, #0
 800c892:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c894:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800c898:	460b      	mov	r3, r1
 800c89a:	4313      	orrs	r3, r2
 800c89c:	d036      	beq.n	800c90c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800c89e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c8a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c8a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c8a8:	d018      	beq.n	800c8dc <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800c8aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c8ae:	d811      	bhi.n	800c8d4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800c8b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c8b4:	d014      	beq.n	800c8e0 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800c8b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c8ba:	d80b      	bhi.n	800c8d4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d011      	beq.n	800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800c8c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c8c4:	d106      	bne.n	800c8d4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c8c6:	4bb7      	ldr	r3, [pc, #732]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c8c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8ca:	4ab6      	ldr	r2, [pc, #728]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c8cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c8d0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800c8d2:	e008      	b.n	800c8e6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c8d4:	2301      	movs	r3, #1
 800c8d6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c8da:	e004      	b.n	800c8e6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800c8dc:	bf00      	nop
 800c8de:	e002      	b.n	800c8e6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800c8e0:	bf00      	nop
 800c8e2:	e000      	b.n	800c8e6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800c8e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c8e6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d10a      	bne.n	800c904 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c8ee:	4bad      	ldr	r3, [pc, #692]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c8f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c8f2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800c8f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c8fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c8fc:	4aa9      	ldr	r2, [pc, #676]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c8fe:	430b      	orrs	r3, r1
 800c900:	6553      	str	r3, [r2, #84]	; 0x54
 800c902:	e003      	b.n	800c90c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c904:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c908:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c90c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c914:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800c918:	653b      	str	r3, [r7, #80]	; 0x50
 800c91a:	2300      	movs	r3, #0
 800c91c:	657b      	str	r3, [r7, #84]	; 0x54
 800c91e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800c922:	460b      	mov	r3, r1
 800c924:	4313      	orrs	r3, r2
 800c926:	d009      	beq.n	800c93c <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c928:	4b9e      	ldr	r3, [pc, #632]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c92a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c92c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c930:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c934:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c936:	4a9b      	ldr	r2, [pc, #620]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c938:	430b      	orrs	r3, r1
 800c93a:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c93c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c940:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c944:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800c948:	64bb      	str	r3, [r7, #72]	; 0x48
 800c94a:	2300      	movs	r3, #0
 800c94c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c94e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800c952:	460b      	mov	r3, r1
 800c954:	4313      	orrs	r3, r2
 800c956:	d009      	beq.n	800c96c <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c958:	4b92      	ldr	r3, [pc, #584]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c95a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c95c:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800c960:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c964:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c966:	4a8f      	ldr	r2, [pc, #572]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c968:	430b      	orrs	r3, r1
 800c96a:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c96c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c974:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800c978:	643b      	str	r3, [r7, #64]	; 0x40
 800c97a:	2300      	movs	r3, #0
 800c97c:	647b      	str	r3, [r7, #68]	; 0x44
 800c97e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800c982:	460b      	mov	r3, r1
 800c984:	4313      	orrs	r3, r2
 800c986:	d00e      	beq.n	800c9a6 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c988:	4b86      	ldr	r3, [pc, #536]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c98a:	691b      	ldr	r3, [r3, #16]
 800c98c:	4a85      	ldr	r2, [pc, #532]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c98e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c992:	6113      	str	r3, [r2, #16]
 800c994:	4b83      	ldr	r3, [pc, #524]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c996:	6919      	ldr	r1, [r3, #16]
 800c998:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c99c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800c9a0:	4a80      	ldr	r2, [pc, #512]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c9a2:	430b      	orrs	r3, r1
 800c9a4:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c9a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ae:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800c9b2:	63bb      	str	r3, [r7, #56]	; 0x38
 800c9b4:	2300      	movs	r3, #0
 800c9b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c9b8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800c9bc:	460b      	mov	r3, r1
 800c9be:	4313      	orrs	r3, r2
 800c9c0:	d009      	beq.n	800c9d6 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c9c2:	4b78      	ldr	r3, [pc, #480]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c9c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c9c6:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800c9ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c9d0:	4a74      	ldr	r2, [pc, #464]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c9d2:	430b      	orrs	r3, r1
 800c9d4:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c9d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9de:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800c9e2:	633b      	str	r3, [r7, #48]	; 0x30
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	637b      	str	r3, [r7, #52]	; 0x34
 800c9e8:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800c9ec:	460b      	mov	r3, r1
 800c9ee:	4313      	orrs	r3, r2
 800c9f0:	d00a      	beq.n	800ca08 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c9f2:	4b6c      	ldr	r3, [pc, #432]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c9f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c9f6:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800c9fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca02:	4a68      	ldr	r2, [pc, #416]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800ca04:	430b      	orrs	r3, r1
 800ca06:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800ca08:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca10:	2100      	movs	r1, #0
 800ca12:	62b9      	str	r1, [r7, #40]	; 0x28
 800ca14:	f003 0301 	and.w	r3, r3, #1
 800ca18:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ca1a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800ca1e:	460b      	mov	r3, r1
 800ca20:	4313      	orrs	r3, r2
 800ca22:	d011      	beq.n	800ca48 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ca24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca28:	3308      	adds	r3, #8
 800ca2a:	2100      	movs	r1, #0
 800ca2c:	4618      	mov	r0, r3
 800ca2e:	f001 f99d 	bl	800dd6c <RCCEx_PLL2_Config>
 800ca32:	4603      	mov	r3, r0
 800ca34:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800ca38:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d003      	beq.n	800ca48 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca40:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ca44:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800ca48:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca50:	2100      	movs	r1, #0
 800ca52:	6239      	str	r1, [r7, #32]
 800ca54:	f003 0302 	and.w	r3, r3, #2
 800ca58:	627b      	str	r3, [r7, #36]	; 0x24
 800ca5a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800ca5e:	460b      	mov	r3, r1
 800ca60:	4313      	orrs	r3, r2
 800ca62:	d011      	beq.n	800ca88 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ca64:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca68:	3308      	adds	r3, #8
 800ca6a:	2101      	movs	r1, #1
 800ca6c:	4618      	mov	r0, r3
 800ca6e:	f001 f97d 	bl	800dd6c <RCCEx_PLL2_Config>
 800ca72:	4603      	mov	r3, r0
 800ca74:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800ca78:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d003      	beq.n	800ca88 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca80:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ca84:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800ca88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca90:	2100      	movs	r1, #0
 800ca92:	61b9      	str	r1, [r7, #24]
 800ca94:	f003 0304 	and.w	r3, r3, #4
 800ca98:	61fb      	str	r3, [r7, #28]
 800ca9a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800ca9e:	460b      	mov	r3, r1
 800caa0:	4313      	orrs	r3, r2
 800caa2:	d011      	beq.n	800cac8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800caa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800caa8:	3308      	adds	r3, #8
 800caaa:	2102      	movs	r1, #2
 800caac:	4618      	mov	r0, r3
 800caae:	f001 f95d 	bl	800dd6c <RCCEx_PLL2_Config>
 800cab2:	4603      	mov	r3, r0
 800cab4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800cab8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d003      	beq.n	800cac8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cac0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cac4:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800cac8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cacc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cad0:	2100      	movs	r1, #0
 800cad2:	6139      	str	r1, [r7, #16]
 800cad4:	f003 0308 	and.w	r3, r3, #8
 800cad8:	617b      	str	r3, [r7, #20]
 800cada:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800cade:	460b      	mov	r3, r1
 800cae0:	4313      	orrs	r3, r2
 800cae2:	d011      	beq.n	800cb08 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cae4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cae8:	3328      	adds	r3, #40	; 0x28
 800caea:	2100      	movs	r1, #0
 800caec:	4618      	mov	r0, r3
 800caee:	f001 f9ef 	bl	800ded0 <RCCEx_PLL3_Config>
 800caf2:	4603      	mov	r3, r0
 800caf4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  
    if (ret == HAL_OK)
 800caf8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d003      	beq.n	800cb08 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb00:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cb04:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800cb08:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb10:	2100      	movs	r1, #0
 800cb12:	60b9      	str	r1, [r7, #8]
 800cb14:	f003 0310 	and.w	r3, r3, #16
 800cb18:	60fb      	str	r3, [r7, #12]
 800cb1a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800cb1e:	460b      	mov	r3, r1
 800cb20:	4313      	orrs	r3, r2
 800cb22:	d011      	beq.n	800cb48 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cb24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb28:	3328      	adds	r3, #40	; 0x28
 800cb2a:	2101      	movs	r1, #1
 800cb2c:	4618      	mov	r0, r3
 800cb2e:	f001 f9cf 	bl	800ded0 <RCCEx_PLL3_Config>
 800cb32:	4603      	mov	r3, r0
 800cb34:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800cb38:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d003      	beq.n	800cb48 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb40:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cb44:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800cb48:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb50:	2100      	movs	r1, #0
 800cb52:	6039      	str	r1, [r7, #0]
 800cb54:	f003 0320 	and.w	r3, r3, #32
 800cb58:	607b      	str	r3, [r7, #4]
 800cb5a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800cb5e:	460b      	mov	r3, r1
 800cb60:	4313      	orrs	r3, r2
 800cb62:	d011      	beq.n	800cb88 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cb64:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb68:	3328      	adds	r3, #40	; 0x28
 800cb6a:	2102      	movs	r1, #2
 800cb6c:	4618      	mov	r0, r3
 800cb6e:	f001 f9af 	bl	800ded0 <RCCEx_PLL3_Config>
 800cb72:	4603      	mov	r3, r0
 800cb74:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800cb78:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d003      	beq.n	800cb88 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb80:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800cb84:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }

  if (status == HAL_OK)
 800cb88:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d101      	bne.n	800cb94 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800cb90:	2300      	movs	r3, #0
 800cb92:	e000      	b.n	800cb96 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800cb94:	2301      	movs	r3, #1
}
 800cb96:	4618      	mov	r0, r3
 800cb98:	f507 778c 	add.w	r7, r7, #280	; 0x118
 800cb9c:	46bd      	mov	sp, r7
 800cb9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cba2:	bf00      	nop
 800cba4:	58024400 	.word	0x58024400

0800cba8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800cba8:	b580      	push	{r7, lr}
 800cbaa:	b090      	sub	sp, #64	; 0x40
 800cbac:	af00      	add	r7, sp, #0
 800cbae:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800cbb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cbb6:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800cbba:	430b      	orrs	r3, r1
 800cbbc:	f040 8094 	bne.w	800cce8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800cbc0:	4b9b      	ldr	r3, [pc, #620]	; (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cbc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cbc4:	f003 0307 	and.w	r3, r3, #7
 800cbc8:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800cbca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbcc:	2b04      	cmp	r3, #4
 800cbce:	f200 8087 	bhi.w	800cce0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800cbd2:	a201      	add	r2, pc, #4	; (adr r2, 800cbd8 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800cbd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbd8:	0800cbed 	.word	0x0800cbed
 800cbdc:	0800cc15 	.word	0x0800cc15
 800cbe0:	0800cc3d 	.word	0x0800cc3d
 800cbe4:	0800ccd9 	.word	0x0800ccd9
 800cbe8:	0800cc65 	.word	0x0800cc65
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cbec:	4b90      	ldr	r3, [pc, #576]	; (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cbf4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cbf8:	d108      	bne.n	800cc0c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cbfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cbfe:	4618      	mov	r0, r3
 800cc00:	f000 ff62 	bl	800dac8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cc04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc06:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc08:	f000 bc93 	b.w	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cc0c:	2300      	movs	r3, #0
 800cc0e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cc10:	f000 bc8f 	b.w	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cc14:	4b86      	ldr	r3, [pc, #536]	; (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cc1c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cc20:	d108      	bne.n	800cc34 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cc22:	f107 0318 	add.w	r3, r7, #24
 800cc26:	4618      	mov	r0, r3
 800cc28:	f000 fca6 	bl	800d578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cc2c:	69bb      	ldr	r3, [r7, #24]
 800cc2e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc30:	f000 bc7f 	b.w	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cc34:	2300      	movs	r3, #0
 800cc36:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cc38:	f000 bc7b 	b.w	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cc3c:	4b7c      	ldr	r3, [pc, #496]	; (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cc44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cc48:	d108      	bne.n	800cc5c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cc4a:	f107 030c 	add.w	r3, r7, #12
 800cc4e:	4618      	mov	r0, r3
 800cc50:	f000 fde6 	bl	800d820 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc58:	f000 bc6b 	b.w	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cc5c:	2300      	movs	r3, #0
 800cc5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cc60:	f000 bc67 	b.w	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cc64:	4b72      	ldr	r3, [pc, #456]	; (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cc66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cc68:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cc6c:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cc6e:	4b70      	ldr	r3, [pc, #448]	; (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	f003 0304 	and.w	r3, r3, #4
 800cc76:	2b04      	cmp	r3, #4
 800cc78:	d10c      	bne.n	800cc94 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800cc7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d109      	bne.n	800cc94 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cc80:	4b6b      	ldr	r3, [pc, #428]	; (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	08db      	lsrs	r3, r3, #3
 800cc86:	f003 0303 	and.w	r3, r3, #3
 800cc8a:	4a6a      	ldr	r2, [pc, #424]	; (800ce34 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800cc8c:	fa22 f303 	lsr.w	r3, r2, r3
 800cc90:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cc92:	e01f      	b.n	800ccd4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cc94:	4b66      	ldr	r3, [pc, #408]	; (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cc9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cca0:	d106      	bne.n	800ccb0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800cca2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cca4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cca8:	d102      	bne.n	800ccb0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ccaa:	4b63      	ldr	r3, [pc, #396]	; (800ce38 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800ccac:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ccae:	e011      	b.n	800ccd4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ccb0:	4b5f      	ldr	r3, [pc, #380]	; (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ccb8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ccbc:	d106      	bne.n	800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800ccbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ccc0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ccc4:	d102      	bne.n	800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ccc6:	4b5d      	ldr	r3, [pc, #372]	; (800ce3c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ccc8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ccca:	e003      	b.n	800ccd4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cccc:	2300      	movs	r3, #0
 800ccce:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800ccd0:	f000 bc2f 	b.w	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ccd4:	f000 bc2d 	b.w	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ccd8:	4b59      	ldr	r3, [pc, #356]	; (800ce40 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800ccda:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ccdc:	f000 bc29 	b.w	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800cce0:	2300      	movs	r3, #0
 800cce2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cce4:	f000 bc25 	b.w	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800cce8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ccec:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800ccf0:	430b      	orrs	r3, r1
 800ccf2:	f040 80a7 	bne.w	800ce44 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800ccf6:	4b4e      	ldr	r3, [pc, #312]	; (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ccf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ccfa:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800ccfe:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800cd00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd02:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800cd06:	d054      	beq.n	800cdb2 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800cd08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd0a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800cd0e:	f200 808b 	bhi.w	800ce28 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800cd12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd14:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800cd18:	f000 8083 	beq.w	800ce22 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800cd1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd1e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800cd22:	f200 8081 	bhi.w	800ce28 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800cd26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cd2c:	d02f      	beq.n	800cd8e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800cd2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd30:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cd34:	d878      	bhi.n	800ce28 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800cd36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d004      	beq.n	800cd46 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800cd3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd3e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cd42:	d012      	beq.n	800cd6a <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800cd44:	e070      	b.n	800ce28 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cd46:	4b3a      	ldr	r3, [pc, #232]	; (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cd4e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cd52:	d107      	bne.n	800cd64 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cd54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cd58:	4618      	mov	r0, r3
 800cd5a:	f000 feb5 	bl	800dac8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cd5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd60:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd62:	e3e6      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cd64:	2300      	movs	r3, #0
 800cd66:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cd68:	e3e3      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cd6a:	4b31      	ldr	r3, [pc, #196]	; (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cd72:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cd76:	d107      	bne.n	800cd88 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cd78:	f107 0318 	add.w	r3, r7, #24
 800cd7c:	4618      	mov	r0, r3
 800cd7e:	f000 fbfb 	bl	800d578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cd82:	69bb      	ldr	r3, [r7, #24]
 800cd84:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd86:	e3d4      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cd88:	2300      	movs	r3, #0
 800cd8a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cd8c:	e3d1      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cd8e:	4b28      	ldr	r3, [pc, #160]	; (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cd96:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cd9a:	d107      	bne.n	800cdac <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cd9c:	f107 030c 	add.w	r3, r7, #12
 800cda0:	4618      	mov	r0, r3
 800cda2:	f000 fd3d 	bl	800d820 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cdaa:	e3c2      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cdac:	2300      	movs	r3, #0
 800cdae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cdb0:	e3bf      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cdb2:	4b1f      	ldr	r3, [pc, #124]	; (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cdb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cdb6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cdba:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cdbc:	4b1c      	ldr	r3, [pc, #112]	; (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	f003 0304 	and.w	r3, r3, #4
 800cdc4:	2b04      	cmp	r3, #4
 800cdc6:	d10c      	bne.n	800cde2 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800cdc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d109      	bne.n	800cde2 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cdce:	4b18      	ldr	r3, [pc, #96]	; (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	08db      	lsrs	r3, r3, #3
 800cdd4:	f003 0303 	and.w	r3, r3, #3
 800cdd8:	4a16      	ldr	r2, [pc, #88]	; (800ce34 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800cdda:	fa22 f303 	lsr.w	r3, r2, r3
 800cdde:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cde0:	e01e      	b.n	800ce20 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cde2:	4b13      	ldr	r3, [pc, #76]	; (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cdea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cdee:	d106      	bne.n	800cdfe <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800cdf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cdf2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cdf6:	d102      	bne.n	800cdfe <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cdf8:	4b0f      	ldr	r3, [pc, #60]	; (800ce38 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800cdfa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cdfc:	e010      	b.n	800ce20 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cdfe:	4b0c      	ldr	r3, [pc, #48]	; (800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ce06:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ce0a:	d106      	bne.n	800ce1a <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800ce0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce0e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ce12:	d102      	bne.n	800ce1a <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ce14:	4b09      	ldr	r3, [pc, #36]	; (800ce3c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ce16:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ce18:	e002      	b.n	800ce20 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ce1a:	2300      	movs	r3, #0
 800ce1c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800ce1e:	e388      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ce20:	e387      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ce22:	4b07      	ldr	r3, [pc, #28]	; (800ce40 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800ce24:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ce26:	e384      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800ce28:	2300      	movs	r3, #0
 800ce2a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ce2c:	e381      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ce2e:	bf00      	nop
 800ce30:	58024400 	.word	0x58024400
 800ce34:	03d09000 	.word	0x03d09000
 800ce38:	003d0900 	.word	0x003d0900
 800ce3c:	02faf080 	.word	0x02faf080
 800ce40:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800ce44:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ce48:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800ce4c:	430b      	orrs	r3, r1
 800ce4e:	f040 809c 	bne.w	800cf8a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800ce52:	4b9e      	ldr	r3, [pc, #632]	; (800d0cc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ce54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce56:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800ce5a:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800ce5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce5e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ce62:	d054      	beq.n	800cf0e <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800ce64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce66:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ce6a:	f200 808b 	bhi.w	800cf84 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800ce6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce70:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800ce74:	f000 8083 	beq.w	800cf7e <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800ce78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce7a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800ce7e:	f200 8081 	bhi.w	800cf84 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800ce82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce84:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ce88:	d02f      	beq.n	800ceea <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800ce8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce8c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ce90:	d878      	bhi.n	800cf84 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800ce92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d004      	beq.n	800cea2 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800ce98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce9a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ce9e:	d012      	beq.n	800cec6 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800cea0:	e070      	b.n	800cf84 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cea2:	4b8a      	ldr	r3, [pc, #552]	; (800d0cc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ceaa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ceae:	d107      	bne.n	800cec0 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ceb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ceb4:	4618      	mov	r0, r3
 800ceb6:	f000 fe07 	bl	800dac8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ceba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cebc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cebe:	e338      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cec0:	2300      	movs	r3, #0
 800cec2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cec4:	e335      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cec6:	4b81      	ldr	r3, [pc, #516]	; (800d0cc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cece:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ced2:	d107      	bne.n	800cee4 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ced4:	f107 0318 	add.w	r3, r7, #24
 800ced8:	4618      	mov	r0, r3
 800ceda:	f000 fb4d 	bl	800d578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cede:	69bb      	ldr	r3, [r7, #24]
 800cee0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cee2:	e326      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cee4:	2300      	movs	r3, #0
 800cee6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cee8:	e323      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ceea:	4b78      	ldr	r3, [pc, #480]	; (800d0cc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cef2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cef6:	d107      	bne.n	800cf08 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cef8:	f107 030c 	add.w	r3, r7, #12
 800cefc:	4618      	mov	r0, r3
 800cefe:	f000 fc8f 	bl	800d820 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cf06:	e314      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cf08:	2300      	movs	r3, #0
 800cf0a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cf0c:	e311      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cf0e:	4b6f      	ldr	r3, [pc, #444]	; (800d0cc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cf10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cf12:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cf16:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cf18:	4b6c      	ldr	r3, [pc, #432]	; (800d0cc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	f003 0304 	and.w	r3, r3, #4
 800cf20:	2b04      	cmp	r3, #4
 800cf22:	d10c      	bne.n	800cf3e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800cf24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d109      	bne.n	800cf3e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cf2a:	4b68      	ldr	r3, [pc, #416]	; (800d0cc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	08db      	lsrs	r3, r3, #3
 800cf30:	f003 0303 	and.w	r3, r3, #3
 800cf34:	4a66      	ldr	r2, [pc, #408]	; (800d0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800cf36:	fa22 f303 	lsr.w	r3, r2, r3
 800cf3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cf3c:	e01e      	b.n	800cf7c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cf3e:	4b63      	ldr	r3, [pc, #396]	; (800d0cc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cf4a:	d106      	bne.n	800cf5a <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800cf4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf4e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cf52:	d102      	bne.n	800cf5a <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cf54:	4b5f      	ldr	r3, [pc, #380]	; (800d0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800cf56:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cf58:	e010      	b.n	800cf7c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cf5a:	4b5c      	ldr	r3, [pc, #368]	; (800d0cc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cf62:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cf66:	d106      	bne.n	800cf76 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800cf68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf6a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cf6e:	d102      	bne.n	800cf76 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cf70:	4b59      	ldr	r3, [pc, #356]	; (800d0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cf72:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cf74:	e002      	b.n	800cf7c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cf76:	2300      	movs	r3, #0
 800cf78:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800cf7a:	e2da      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800cf7c:	e2d9      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800cf7e:	4b57      	ldr	r3, [pc, #348]	; (800d0dc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800cf80:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cf82:	e2d6      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800cf84:	2300      	movs	r3, #0
 800cf86:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cf88:	e2d3      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800cf8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cf8e:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800cf92:	430b      	orrs	r3, r1
 800cf94:	f040 80a7 	bne.w	800d0e6 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800cf98:	4b4c      	ldr	r3, [pc, #304]	; (800d0cc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cf9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cf9c:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800cfa0:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800cfa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfa4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cfa8:	d055      	beq.n	800d056 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800cfaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cfb0:	f200 8096 	bhi.w	800d0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800cfb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfb6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800cfba:	f000 8084 	beq.w	800d0c6 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800cfbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfc0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800cfc4:	f200 808c 	bhi.w	800d0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800cfc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cfce:	d030      	beq.n	800d032 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800cfd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfd2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cfd6:	f200 8083 	bhi.w	800d0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800cfda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d004      	beq.n	800cfea <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800cfe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfe2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cfe6:	d012      	beq.n	800d00e <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800cfe8:	e07a      	b.n	800d0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cfea:	4b38      	ldr	r3, [pc, #224]	; (800d0cc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cff2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cff6:	d107      	bne.n	800d008 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cff8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cffc:	4618      	mov	r0, r3
 800cffe:	f000 fd63 	bl	800dac8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d004:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d006:	e294      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d008:	2300      	movs	r3, #0
 800d00a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d00c:	e291      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d00e:	4b2f      	ldr	r3, [pc, #188]	; (800d0cc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d016:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d01a:	d107      	bne.n	800d02c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d01c:	f107 0318 	add.w	r3, r7, #24
 800d020:	4618      	mov	r0, r3
 800d022:	f000 faa9 	bl	800d578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d026:	69bb      	ldr	r3, [r7, #24]
 800d028:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d02a:	e282      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d02c:	2300      	movs	r3, #0
 800d02e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d030:	e27f      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d032:	4b26      	ldr	r3, [pc, #152]	; (800d0cc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d03a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d03e:	d107      	bne.n	800d050 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d040:	f107 030c 	add.w	r3, r7, #12
 800d044:	4618      	mov	r0, r3
 800d046:	f000 fbeb 	bl	800d820 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d04e:	e270      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d050:	2300      	movs	r3, #0
 800d052:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d054:	e26d      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d056:	4b1d      	ldr	r3, [pc, #116]	; (800d0cc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d058:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d05a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800d05e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d060:	4b1a      	ldr	r3, [pc, #104]	; (800d0cc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	f003 0304 	and.w	r3, r3, #4
 800d068:	2b04      	cmp	r3, #4
 800d06a:	d10c      	bne.n	800d086 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800d06c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d109      	bne.n	800d086 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d072:	4b16      	ldr	r3, [pc, #88]	; (800d0cc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	08db      	lsrs	r3, r3, #3
 800d078:	f003 0303 	and.w	r3, r3, #3
 800d07c:	4a14      	ldr	r2, [pc, #80]	; (800d0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800d07e:	fa22 f303 	lsr.w	r3, r2, r3
 800d082:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d084:	e01e      	b.n	800d0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d086:	4b11      	ldr	r3, [pc, #68]	; (800d0cc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d08e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d092:	d106      	bne.n	800d0a2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800d094:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d096:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d09a:	d102      	bne.n	800d0a2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d09c:	4b0d      	ldr	r3, [pc, #52]	; (800d0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800d09e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d0a0:	e010      	b.n	800d0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d0a2:	4b0a      	ldr	r3, [pc, #40]	; (800d0cc <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d0aa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d0ae:	d106      	bne.n	800d0be <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800d0b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d0b2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d0b6:	d102      	bne.n	800d0be <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d0b8:	4b07      	ldr	r3, [pc, #28]	; (800d0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d0ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d0bc:	e002      	b.n	800d0c4 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d0be:	2300      	movs	r3, #0
 800d0c0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800d0c2:	e236      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800d0c4:	e235      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d0c6:	4b05      	ldr	r3, [pc, #20]	; (800d0dc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800d0c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d0ca:	e232      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800d0cc:	58024400 	.word	0x58024400
 800d0d0:	03d09000 	.word	0x03d09000
 800d0d4:	003d0900 	.word	0x003d0900
 800d0d8:	02faf080 	.word	0x02faf080
 800d0dc:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d0e4:	e225      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800d0e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d0ea:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800d0ee:	430b      	orrs	r3, r1
 800d0f0:	f040 8085 	bne.w	800d1fe <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800d0f4:	4b9c      	ldr	r3, [pc, #624]	; (800d368 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d0f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d0f8:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800d0fc:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800d0fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d100:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d104:	d06b      	beq.n	800d1de <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800d106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d108:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d10c:	d874      	bhi.n	800d1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800d10e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d110:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800d114:	d056      	beq.n	800d1c4 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800d116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d118:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800d11c:	d86c      	bhi.n	800d1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800d11e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d120:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800d124:	d03b      	beq.n	800d19e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800d126:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d128:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800d12c:	d864      	bhi.n	800d1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800d12e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d130:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d134:	d021      	beq.n	800d17a <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800d136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d138:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d13c:	d85c      	bhi.n	800d1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800d13e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d140:	2b00      	cmp	r3, #0
 800d142:	d004      	beq.n	800d14e <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800d144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d146:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d14a:	d004      	beq.n	800d156 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800d14c:	e054      	b.n	800d1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800d14e:	f7fe fb5f 	bl	800b810 <HAL_RCC_GetPCLK1Freq>
 800d152:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800d154:	e1ed      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d156:	4b84      	ldr	r3, [pc, #528]	; (800d368 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d15e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d162:	d107      	bne.n	800d174 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d164:	f107 0318 	add.w	r3, r7, #24
 800d168:	4618      	mov	r0, r3
 800d16a:	f000 fa05 	bl	800d578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d16e:	69fb      	ldr	r3, [r7, #28]
 800d170:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d172:	e1de      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d174:	2300      	movs	r3, #0
 800d176:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d178:	e1db      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d17a:	4b7b      	ldr	r3, [pc, #492]	; (800d368 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d182:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d186:	d107      	bne.n	800d198 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d188:	f107 030c 	add.w	r3, r7, #12
 800d18c:	4618      	mov	r0, r3
 800d18e:	f000 fb47 	bl	800d820 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d192:	693b      	ldr	r3, [r7, #16]
 800d194:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d196:	e1cc      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d198:	2300      	movs	r3, #0
 800d19a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d19c:	e1c9      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d19e:	4b72      	ldr	r3, [pc, #456]	; (800d368 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	f003 0304 	and.w	r3, r3, #4
 800d1a6:	2b04      	cmp	r3, #4
 800d1a8:	d109      	bne.n	800d1be <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d1aa:	4b6f      	ldr	r3, [pc, #444]	; (800d368 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	08db      	lsrs	r3, r3, #3
 800d1b0:	f003 0303 	and.w	r3, r3, #3
 800d1b4:	4a6d      	ldr	r2, [pc, #436]	; (800d36c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800d1b6:	fa22 f303 	lsr.w	r3, r2, r3
 800d1ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d1bc:	e1b9      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d1be:	2300      	movs	r3, #0
 800d1c0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d1c2:	e1b6      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d1c4:	4b68      	ldr	r3, [pc, #416]	; (800d368 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d1cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d1d0:	d102      	bne.n	800d1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800d1d2:	4b67      	ldr	r3, [pc, #412]	; (800d370 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800d1d4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d1d6:	e1ac      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d1d8:	2300      	movs	r3, #0
 800d1da:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d1dc:	e1a9      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d1de:	4b62      	ldr	r3, [pc, #392]	; (800d368 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d1e6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d1ea:	d102      	bne.n	800d1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800d1ec:	4b61      	ldr	r3, [pc, #388]	; (800d374 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800d1ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d1f0:	e19f      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d1f2:	2300      	movs	r3, #0
 800d1f4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d1f6:	e19c      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d1fc:	e199      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800d1fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d202:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800d206:	430b      	orrs	r3, r1
 800d208:	d173      	bne.n	800d2f2 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800d20a:	4b57      	ldr	r3, [pc, #348]	; (800d368 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d20c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d20e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800d212:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800d214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d216:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d21a:	d02f      	beq.n	800d27c <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800d21c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d21e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d222:	d863      	bhi.n	800d2ec <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800d224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d226:	2b00      	cmp	r3, #0
 800d228:	d004      	beq.n	800d234 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800d22a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d22c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d230:	d012      	beq.n	800d258 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800d232:	e05b      	b.n	800d2ec <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d234:	4b4c      	ldr	r3, [pc, #304]	; (800d368 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d23c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d240:	d107      	bne.n	800d252 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d242:	f107 0318 	add.w	r3, r7, #24
 800d246:	4618      	mov	r0, r3
 800d248:	f000 f996 	bl	800d578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d24c:	69bb      	ldr	r3, [r7, #24]
 800d24e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d250:	e16f      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d252:	2300      	movs	r3, #0
 800d254:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d256:	e16c      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d258:	4b43      	ldr	r3, [pc, #268]	; (800d368 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d260:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d264:	d107      	bne.n	800d276 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d266:	f107 030c 	add.w	r3, r7, #12
 800d26a:	4618      	mov	r0, r3
 800d26c:	f000 fad8 	bl	800d820 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800d270:	697b      	ldr	r3, [r7, #20]
 800d272:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d274:	e15d      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d276:	2300      	movs	r3, #0
 800d278:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d27a:	e15a      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d27c:	4b3a      	ldr	r3, [pc, #232]	; (800d368 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d27e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d280:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800d284:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d286:	4b38      	ldr	r3, [pc, #224]	; (800d368 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	f003 0304 	and.w	r3, r3, #4
 800d28e:	2b04      	cmp	r3, #4
 800d290:	d10c      	bne.n	800d2ac <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800d292:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d294:	2b00      	cmp	r3, #0
 800d296:	d109      	bne.n	800d2ac <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d298:	4b33      	ldr	r3, [pc, #204]	; (800d368 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	08db      	lsrs	r3, r3, #3
 800d29e:	f003 0303 	and.w	r3, r3, #3
 800d2a2:	4a32      	ldr	r2, [pc, #200]	; (800d36c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800d2a4:	fa22 f303 	lsr.w	r3, r2, r3
 800d2a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d2aa:	e01e      	b.n	800d2ea <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d2ac:	4b2e      	ldr	r3, [pc, #184]	; (800d368 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d2b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d2b8:	d106      	bne.n	800d2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800d2ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d2bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d2c0:	d102      	bne.n	800d2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d2c2:	4b2b      	ldr	r3, [pc, #172]	; (800d370 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800d2c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d2c6:	e010      	b.n	800d2ea <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d2c8:	4b27      	ldr	r3, [pc, #156]	; (800d368 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d2d0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d2d4:	d106      	bne.n	800d2e4 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800d2d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d2d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d2dc:	d102      	bne.n	800d2e4 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d2de:	4b25      	ldr	r3, [pc, #148]	; (800d374 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800d2e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d2e2:	e002      	b.n	800d2ea <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800d2e8:	e123      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800d2ea:	e122      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800d2ec:	2300      	movs	r3, #0
 800d2ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d2f0:	e11f      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800d2f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d2f6:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800d2fa:	430b      	orrs	r3, r1
 800d2fc:	d13c      	bne.n	800d378 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800d2fe:	4b1a      	ldr	r3, [pc, #104]	; (800d368 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d300:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d302:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d306:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800d308:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d004      	beq.n	800d318 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800d30e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d310:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d314:	d012      	beq.n	800d33c <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800d316:	e023      	b.n	800d360 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d318:	4b13      	ldr	r3, [pc, #76]	; (800d368 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d320:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d324:	d107      	bne.n	800d336 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d326:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d32a:	4618      	mov	r0, r3
 800d32c:	f000 fbcc 	bl	800dac8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d332:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d334:	e0fd      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d336:	2300      	movs	r3, #0
 800d338:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d33a:	e0fa      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d33c:	4b0a      	ldr	r3, [pc, #40]	; (800d368 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d344:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d348:	d107      	bne.n	800d35a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d34a:	f107 0318 	add.w	r3, r7, #24
 800d34e:	4618      	mov	r0, r3
 800d350:	f000 f912 	bl	800d578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800d354:	6a3b      	ldr	r3, [r7, #32]
 800d356:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d358:	e0eb      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d35a:	2300      	movs	r3, #0
 800d35c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d35e:	e0e8      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800d360:	2300      	movs	r3, #0
 800d362:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d364:	e0e5      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800d366:	bf00      	nop
 800d368:	58024400 	.word	0x58024400
 800d36c:	03d09000 	.word	0x03d09000
 800d370:	003d0900 	.word	0x003d0900
 800d374:	02faf080 	.word	0x02faf080
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800d378:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d37c:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800d380:	430b      	orrs	r3, r1
 800d382:	f040 8085 	bne.w	800d490 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800d386:	4b6d      	ldr	r3, [pc, #436]	; (800d53c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d38a:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800d38e:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800d390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d392:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d396:	d06b      	beq.n	800d470 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800d398:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d39a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d39e:	d874      	bhi.n	800d48a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800d3a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d3a6:	d056      	beq.n	800d456 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800d3a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d3ae:	d86c      	bhi.n	800d48a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800d3b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3b2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800d3b6:	d03b      	beq.n	800d430 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800d3b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3ba:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800d3be:	d864      	bhi.n	800d48a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800d3c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d3c6:	d021      	beq.n	800d40c <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800d3c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d3ce:	d85c      	bhi.n	800d48a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800d3d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d004      	beq.n	800d3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800d3d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3d8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d3dc:	d004      	beq.n	800d3e8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800d3de:	e054      	b.n	800d48a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800d3e0:	f000 f8b4 	bl	800d54c <HAL_RCCEx_GetD3PCLK1Freq>
 800d3e4:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800d3e6:	e0a4      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d3e8:	4b54      	ldr	r3, [pc, #336]	; (800d53c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d3f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d3f4:	d107      	bne.n	800d406 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d3f6:	f107 0318 	add.w	r3, r7, #24
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	f000 f8bc 	bl	800d578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d400:	69fb      	ldr	r3, [r7, #28]
 800d402:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d404:	e095      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d406:	2300      	movs	r3, #0
 800d408:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d40a:	e092      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d40c:	4b4b      	ldr	r3, [pc, #300]	; (800d53c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d414:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d418:	d107      	bne.n	800d42a <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d41a:	f107 030c 	add.w	r3, r7, #12
 800d41e:	4618      	mov	r0, r3
 800d420:	f000 f9fe 	bl	800d820 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d424:	693b      	ldr	r3, [r7, #16]
 800d426:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d428:	e083      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d42a:	2300      	movs	r3, #0
 800d42c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d42e:	e080      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d430:	4b42      	ldr	r3, [pc, #264]	; (800d53c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	f003 0304 	and.w	r3, r3, #4
 800d438:	2b04      	cmp	r3, #4
 800d43a:	d109      	bne.n	800d450 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d43c:	4b3f      	ldr	r3, [pc, #252]	; (800d53c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	08db      	lsrs	r3, r3, #3
 800d442:	f003 0303 	and.w	r3, r3, #3
 800d446:	4a3e      	ldr	r2, [pc, #248]	; (800d540 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800d448:	fa22 f303 	lsr.w	r3, r2, r3
 800d44c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d44e:	e070      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d450:	2300      	movs	r3, #0
 800d452:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d454:	e06d      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d456:	4b39      	ldr	r3, [pc, #228]	; (800d53c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d45e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d462:	d102      	bne.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800d464:	4b37      	ldr	r3, [pc, #220]	; (800d544 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800d466:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d468:	e063      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d46a:	2300      	movs	r3, #0
 800d46c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d46e:	e060      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d470:	4b32      	ldr	r3, [pc, #200]	; (800d53c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d478:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d47c:	d102      	bne.n	800d484 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800d47e:	4b32      	ldr	r3, [pc, #200]	; (800d548 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800d480:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d482:	e056      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d484:	2300      	movs	r3, #0
 800d486:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d488:	e053      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800d48a:	2300      	movs	r3, #0
 800d48c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d48e:	e050      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800d490:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d494:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800d498:	430b      	orrs	r3, r1
 800d49a:	d148      	bne.n	800d52e <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800d49c:	4b27      	ldr	r3, [pc, #156]	; (800d53c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d49e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d4a0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800d4a4:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800d4a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d4ac:	d02a      	beq.n	800d504 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800d4ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d4b4:	d838      	bhi.n	800d528 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800d4b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d004      	beq.n	800d4c6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800d4bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d4c2:	d00d      	beq.n	800d4e0 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800d4c4:	e030      	b.n	800d528 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d4c6:	4b1d      	ldr	r3, [pc, #116]	; (800d53c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d4ce:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d4d2:	d102      	bne.n	800d4da <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800d4d4:	4b1c      	ldr	r3, [pc, #112]	; (800d548 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800d4d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d4d8:	e02b      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d4da:	2300      	movs	r3, #0
 800d4dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d4de:	e028      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d4e0:	4b16      	ldr	r3, [pc, #88]	; (800d53c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d4e8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d4ec:	d107      	bne.n	800d4fe <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d4ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d4f2:	4618      	mov	r0, r3
 800d4f4:	f000 fae8 	bl	800dac8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d4f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d4fc:	e019      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d4fe:	2300      	movs	r3, #0
 800d500:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d502:	e016      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d504:	4b0d      	ldr	r3, [pc, #52]	; (800d53c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d50c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d510:	d107      	bne.n	800d522 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d512:	f107 0318 	add.w	r3, r7, #24
 800d516:	4618      	mov	r0, r3
 800d518:	f000 f82e 	bl	800d578 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d51c:	69fb      	ldr	r3, [r7, #28]
 800d51e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d520:	e007      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d522:	2300      	movs	r3, #0
 800d524:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d526:	e004      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800d528:	2300      	movs	r3, #0
 800d52a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d52c:	e001      	b.n	800d532 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800d52e:	2300      	movs	r3, #0
 800d530:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800d532:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800d534:	4618      	mov	r0, r3
 800d536:	3740      	adds	r7, #64	; 0x40
 800d538:	46bd      	mov	sp, r7
 800d53a:	bd80      	pop	{r7, pc}
 800d53c:	58024400 	.word	0x58024400
 800d540:	03d09000 	.word	0x03d09000
 800d544:	003d0900 	.word	0x003d0900
 800d548:	02faf080 	.word	0x02faf080

0800d54c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800d54c:	b580      	push	{r7, lr}
 800d54e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800d550:	f7fe f92e 	bl	800b7b0 <HAL_RCC_GetHCLKFreq>
 800d554:	4602      	mov	r2, r0
 800d556:	4b06      	ldr	r3, [pc, #24]	; (800d570 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800d558:	6a1b      	ldr	r3, [r3, #32]
 800d55a:	091b      	lsrs	r3, r3, #4
 800d55c:	f003 0307 	and.w	r3, r3, #7
 800d560:	4904      	ldr	r1, [pc, #16]	; (800d574 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800d562:	5ccb      	ldrb	r3, [r1, r3]
 800d564:	f003 031f 	and.w	r3, r3, #31
 800d568:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800d56c:	4618      	mov	r0, r3
 800d56e:	bd80      	pop	{r7, pc}
 800d570:	58024400 	.word	0x58024400
 800d574:	08020414 	.word	0x08020414

0800d578 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800d578:	b480      	push	{r7}
 800d57a:	b089      	sub	sp, #36	; 0x24
 800d57c:	af00      	add	r7, sp, #0
 800d57e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d580:	4ba1      	ldr	r3, [pc, #644]	; (800d808 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d584:	f003 0303 	and.w	r3, r3, #3
 800d588:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800d58a:	4b9f      	ldr	r3, [pc, #636]	; (800d808 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d58c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d58e:	0b1b      	lsrs	r3, r3, #12
 800d590:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d594:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800d596:	4b9c      	ldr	r3, [pc, #624]	; (800d808 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d59a:	091b      	lsrs	r3, r3, #4
 800d59c:	f003 0301 	and.w	r3, r3, #1
 800d5a0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800d5a2:	4b99      	ldr	r3, [pc, #612]	; (800d808 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d5a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d5a6:	08db      	lsrs	r3, r3, #3
 800d5a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d5ac:	693a      	ldr	r2, [r7, #16]
 800d5ae:	fb02 f303 	mul.w	r3, r2, r3
 800d5b2:	ee07 3a90 	vmov	s15, r3
 800d5b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d5ba:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800d5be:	697b      	ldr	r3, [r7, #20]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	f000 8111 	beq.w	800d7e8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800d5c6:	69bb      	ldr	r3, [r7, #24]
 800d5c8:	2b02      	cmp	r3, #2
 800d5ca:	f000 8083 	beq.w	800d6d4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800d5ce:	69bb      	ldr	r3, [r7, #24]
 800d5d0:	2b02      	cmp	r3, #2
 800d5d2:	f200 80a1 	bhi.w	800d718 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800d5d6:	69bb      	ldr	r3, [r7, #24]
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d003      	beq.n	800d5e4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800d5dc:	69bb      	ldr	r3, [r7, #24]
 800d5de:	2b01      	cmp	r3, #1
 800d5e0:	d056      	beq.n	800d690 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800d5e2:	e099      	b.n	800d718 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d5e4:	4b88      	ldr	r3, [pc, #544]	; (800d808 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	f003 0320 	and.w	r3, r3, #32
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d02d      	beq.n	800d64c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d5f0:	4b85      	ldr	r3, [pc, #532]	; (800d808 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	08db      	lsrs	r3, r3, #3
 800d5f6:	f003 0303 	and.w	r3, r3, #3
 800d5fa:	4a84      	ldr	r2, [pc, #528]	; (800d80c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800d5fc:	fa22 f303 	lsr.w	r3, r2, r3
 800d600:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d602:	68bb      	ldr	r3, [r7, #8]
 800d604:	ee07 3a90 	vmov	s15, r3
 800d608:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d60c:	697b      	ldr	r3, [r7, #20]
 800d60e:	ee07 3a90 	vmov	s15, r3
 800d612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d616:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d61a:	4b7b      	ldr	r3, [pc, #492]	; (800d808 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d61c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d61e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d622:	ee07 3a90 	vmov	s15, r3
 800d626:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d62a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d62e:	eddf 5a78 	vldr	s11, [pc, #480]	; 800d810 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d632:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d636:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d63a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d63e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d642:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d646:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d64a:	e087      	b.n	800d75c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d64c:	697b      	ldr	r3, [r7, #20]
 800d64e:	ee07 3a90 	vmov	s15, r3
 800d652:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d656:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800d814 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800d65a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d65e:	4b6a      	ldr	r3, [pc, #424]	; (800d808 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d662:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d666:	ee07 3a90 	vmov	s15, r3
 800d66a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d66e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d672:	eddf 5a67 	vldr	s11, [pc, #412]	; 800d810 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d676:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d67a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d67e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d682:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d686:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d68a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d68e:	e065      	b.n	800d75c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d690:	697b      	ldr	r3, [r7, #20]
 800d692:	ee07 3a90 	vmov	s15, r3
 800d696:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d69a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800d818 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d69e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d6a2:	4b59      	ldr	r3, [pc, #356]	; (800d808 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d6a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d6aa:	ee07 3a90 	vmov	s15, r3
 800d6ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d6b2:	ed97 6a03 	vldr	s12, [r7, #12]
 800d6b6:	eddf 5a56 	vldr	s11, [pc, #344]	; 800d810 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d6ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d6be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d6c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d6c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d6ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d6ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d6d2:	e043      	b.n	800d75c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d6d4:	697b      	ldr	r3, [r7, #20]
 800d6d6:	ee07 3a90 	vmov	s15, r3
 800d6da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d6de:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800d81c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800d6e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d6e6:	4b48      	ldr	r3, [pc, #288]	; (800d808 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d6e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d6ee:	ee07 3a90 	vmov	s15, r3
 800d6f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d6f6:	ed97 6a03 	vldr	s12, [r7, #12]
 800d6fa:	eddf 5a45 	vldr	s11, [pc, #276]	; 800d810 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d6fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d702:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d706:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d70a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d70e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d712:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d716:	e021      	b.n	800d75c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d718:	697b      	ldr	r3, [r7, #20]
 800d71a:	ee07 3a90 	vmov	s15, r3
 800d71e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d722:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800d818 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d726:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d72a:	4b37      	ldr	r3, [pc, #220]	; (800d808 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d72c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d72e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d732:	ee07 3a90 	vmov	s15, r3
 800d736:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d73a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d73e:	eddf 5a34 	vldr	s11, [pc, #208]	; 800d810 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d742:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d746:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d74a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d74e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d752:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d756:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d75a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800d75c:	4b2a      	ldr	r3, [pc, #168]	; (800d808 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d75e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d760:	0a5b      	lsrs	r3, r3, #9
 800d762:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d766:	ee07 3a90 	vmov	s15, r3
 800d76a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d76e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d772:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d776:	edd7 6a07 	vldr	s13, [r7, #28]
 800d77a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d77e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d782:	ee17 2a90 	vmov	r2, s15
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800d78a:	4b1f      	ldr	r3, [pc, #124]	; (800d808 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d78c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d78e:	0c1b      	lsrs	r3, r3, #16
 800d790:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d794:	ee07 3a90 	vmov	s15, r3
 800d798:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d79c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d7a0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d7a4:	edd7 6a07 	vldr	s13, [r7, #28]
 800d7a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d7ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d7b0:	ee17 2a90 	vmov	r2, s15
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800d7b8:	4b13      	ldr	r3, [pc, #76]	; (800d808 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d7ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7bc:	0e1b      	lsrs	r3, r3, #24
 800d7be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d7c2:	ee07 3a90 	vmov	s15, r3
 800d7c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7ca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d7ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d7d2:	edd7 6a07 	vldr	s13, [r7, #28]
 800d7d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d7da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d7de:	ee17 2a90 	vmov	r2, s15
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800d7e6:	e008      	b.n	800d7fa <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	2200      	movs	r2, #0
 800d7ec:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	2200      	movs	r2, #0
 800d7f2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	2200      	movs	r2, #0
 800d7f8:	609a      	str	r2, [r3, #8]
}
 800d7fa:	bf00      	nop
 800d7fc:	3724      	adds	r7, #36	; 0x24
 800d7fe:	46bd      	mov	sp, r7
 800d800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d804:	4770      	bx	lr
 800d806:	bf00      	nop
 800d808:	58024400 	.word	0x58024400
 800d80c:	03d09000 	.word	0x03d09000
 800d810:	46000000 	.word	0x46000000
 800d814:	4c742400 	.word	0x4c742400
 800d818:	4a742400 	.word	0x4a742400
 800d81c:	4c3ebc20 	.word	0x4c3ebc20

0800d820 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800d820:	b480      	push	{r7}
 800d822:	b089      	sub	sp, #36	; 0x24
 800d824:	af00      	add	r7, sp, #0
 800d826:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d828:	4ba1      	ldr	r3, [pc, #644]	; (800dab0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d82a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d82c:	f003 0303 	and.w	r3, r3, #3
 800d830:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800d832:	4b9f      	ldr	r3, [pc, #636]	; (800dab0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d836:	0d1b      	lsrs	r3, r3, #20
 800d838:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d83c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800d83e:	4b9c      	ldr	r3, [pc, #624]	; (800dab0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d842:	0a1b      	lsrs	r3, r3, #8
 800d844:	f003 0301 	and.w	r3, r3, #1
 800d848:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800d84a:	4b99      	ldr	r3, [pc, #612]	; (800dab0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d84c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d84e:	08db      	lsrs	r3, r3, #3
 800d850:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d854:	693a      	ldr	r2, [r7, #16]
 800d856:	fb02 f303 	mul.w	r3, r2, r3
 800d85a:	ee07 3a90 	vmov	s15, r3
 800d85e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d862:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800d866:	697b      	ldr	r3, [r7, #20]
 800d868:	2b00      	cmp	r3, #0
 800d86a:	f000 8111 	beq.w	800da90 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800d86e:	69bb      	ldr	r3, [r7, #24]
 800d870:	2b02      	cmp	r3, #2
 800d872:	f000 8083 	beq.w	800d97c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800d876:	69bb      	ldr	r3, [r7, #24]
 800d878:	2b02      	cmp	r3, #2
 800d87a:	f200 80a1 	bhi.w	800d9c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800d87e:	69bb      	ldr	r3, [r7, #24]
 800d880:	2b00      	cmp	r3, #0
 800d882:	d003      	beq.n	800d88c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800d884:	69bb      	ldr	r3, [r7, #24]
 800d886:	2b01      	cmp	r3, #1
 800d888:	d056      	beq.n	800d938 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800d88a:	e099      	b.n	800d9c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d88c:	4b88      	ldr	r3, [pc, #544]	; (800dab0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	f003 0320 	and.w	r3, r3, #32
 800d894:	2b00      	cmp	r3, #0
 800d896:	d02d      	beq.n	800d8f4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d898:	4b85      	ldr	r3, [pc, #532]	; (800dab0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	08db      	lsrs	r3, r3, #3
 800d89e:	f003 0303 	and.w	r3, r3, #3
 800d8a2:	4a84      	ldr	r2, [pc, #528]	; (800dab4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800d8a4:	fa22 f303 	lsr.w	r3, r2, r3
 800d8a8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d8aa:	68bb      	ldr	r3, [r7, #8]
 800d8ac:	ee07 3a90 	vmov	s15, r3
 800d8b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d8b4:	697b      	ldr	r3, [r7, #20]
 800d8b6:	ee07 3a90 	vmov	s15, r3
 800d8ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d8be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d8c2:	4b7b      	ldr	r3, [pc, #492]	; (800dab0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d8c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d8ca:	ee07 3a90 	vmov	s15, r3
 800d8ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d8d2:	ed97 6a03 	vldr	s12, [r7, #12]
 800d8d6:	eddf 5a78 	vldr	s11, [pc, #480]	; 800dab8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d8da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d8de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d8e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d8e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d8ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d8ee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d8f2:	e087      	b.n	800da04 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d8f4:	697b      	ldr	r3, [r7, #20]
 800d8f6:	ee07 3a90 	vmov	s15, r3
 800d8fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d8fe:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800dabc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800d902:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d906:	4b6a      	ldr	r3, [pc, #424]	; (800dab0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d90a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d90e:	ee07 3a90 	vmov	s15, r3
 800d912:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d916:	ed97 6a03 	vldr	s12, [r7, #12]
 800d91a:	eddf 5a67 	vldr	s11, [pc, #412]	; 800dab8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d91e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d922:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d926:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d92a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d92e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d932:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d936:	e065      	b.n	800da04 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d938:	697b      	ldr	r3, [r7, #20]
 800d93a:	ee07 3a90 	vmov	s15, r3
 800d93e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d942:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800dac0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d946:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d94a:	4b59      	ldr	r3, [pc, #356]	; (800dab0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d94c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d94e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d952:	ee07 3a90 	vmov	s15, r3
 800d956:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d95a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d95e:	eddf 5a56 	vldr	s11, [pc, #344]	; 800dab8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d962:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d966:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d96a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d96e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d972:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d976:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d97a:	e043      	b.n	800da04 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d97c:	697b      	ldr	r3, [r7, #20]
 800d97e:	ee07 3a90 	vmov	s15, r3
 800d982:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d986:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800dac4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800d98a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d98e:	4b48      	ldr	r3, [pc, #288]	; (800dab0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d992:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d996:	ee07 3a90 	vmov	s15, r3
 800d99a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d99e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d9a2:	eddf 5a45 	vldr	s11, [pc, #276]	; 800dab8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d9a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d9aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d9ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d9b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d9b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d9ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d9be:	e021      	b.n	800da04 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d9c0:	697b      	ldr	r3, [r7, #20]
 800d9c2:	ee07 3a90 	vmov	s15, r3
 800d9c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d9ca:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800dac0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d9ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d9d2:	4b37      	ldr	r3, [pc, #220]	; (800dab0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d9d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d9da:	ee07 3a90 	vmov	s15, r3
 800d9de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d9e2:	ed97 6a03 	vldr	s12, [r7, #12]
 800d9e6:	eddf 5a34 	vldr	s11, [pc, #208]	; 800dab8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d9ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d9ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d9f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d9f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d9fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d9fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800da02:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800da04:	4b2a      	ldr	r3, [pc, #168]	; (800dab0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800da06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da08:	0a5b      	lsrs	r3, r3, #9
 800da0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da0e:	ee07 3a90 	vmov	s15, r3
 800da12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da16:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800da1a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800da1e:	edd7 6a07 	vldr	s13, [r7, #28]
 800da22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800da26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800da2a:	ee17 2a90 	vmov	r2, s15
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800da32:	4b1f      	ldr	r3, [pc, #124]	; (800dab0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800da34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da36:	0c1b      	lsrs	r3, r3, #16
 800da38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da3c:	ee07 3a90 	vmov	s15, r3
 800da40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da44:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800da48:	ee37 7a87 	vadd.f32	s14, s15, s14
 800da4c:	edd7 6a07 	vldr	s13, [r7, #28]
 800da50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800da54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800da58:	ee17 2a90 	vmov	r2, s15
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800da60:	4b13      	ldr	r3, [pc, #76]	; (800dab0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800da62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da64:	0e1b      	lsrs	r3, r3, #24
 800da66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da6a:	ee07 3a90 	vmov	s15, r3
 800da6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da72:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800da76:	ee37 7a87 	vadd.f32	s14, s15, s14
 800da7a:	edd7 6a07 	vldr	s13, [r7, #28]
 800da7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800da82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800da86:	ee17 2a90 	vmov	r2, s15
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800da8e:	e008      	b.n	800daa2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	2200      	movs	r2, #0
 800da94:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	2200      	movs	r2, #0
 800da9a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	2200      	movs	r2, #0
 800daa0:	609a      	str	r2, [r3, #8]
}
 800daa2:	bf00      	nop
 800daa4:	3724      	adds	r7, #36	; 0x24
 800daa6:	46bd      	mov	sp, r7
 800daa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daac:	4770      	bx	lr
 800daae:	bf00      	nop
 800dab0:	58024400 	.word	0x58024400
 800dab4:	03d09000 	.word	0x03d09000
 800dab8:	46000000 	.word	0x46000000
 800dabc:	4c742400 	.word	0x4c742400
 800dac0:	4a742400 	.word	0x4a742400
 800dac4:	4c3ebc20 	.word	0x4c3ebc20

0800dac8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800dac8:	b480      	push	{r7}
 800daca:	b089      	sub	sp, #36	; 0x24
 800dacc:	af00      	add	r7, sp, #0
 800dace:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800dad0:	4ba0      	ldr	r3, [pc, #640]	; (800dd54 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dad4:	f003 0303 	and.w	r3, r3, #3
 800dad8:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800dada:	4b9e      	ldr	r3, [pc, #632]	; (800dd54 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dadc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dade:	091b      	lsrs	r3, r3, #4
 800dae0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800dae4:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800dae6:	4b9b      	ldr	r3, [pc, #620]	; (800dd54 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800daea:	f003 0301 	and.w	r3, r3, #1
 800daee:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800daf0:	4b98      	ldr	r3, [pc, #608]	; (800dd54 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800daf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800daf4:	08db      	lsrs	r3, r3, #3
 800daf6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800dafa:	693a      	ldr	r2, [r7, #16]
 800dafc:	fb02 f303 	mul.w	r3, r2, r3
 800db00:	ee07 3a90 	vmov	s15, r3
 800db04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db08:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800db0c:	697b      	ldr	r3, [r7, #20]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	f000 8111 	beq.w	800dd36 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800db14:	69bb      	ldr	r3, [r7, #24]
 800db16:	2b02      	cmp	r3, #2
 800db18:	f000 8083 	beq.w	800dc22 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800db1c:	69bb      	ldr	r3, [r7, #24]
 800db1e:	2b02      	cmp	r3, #2
 800db20:	f200 80a1 	bhi.w	800dc66 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800db24:	69bb      	ldr	r3, [r7, #24]
 800db26:	2b00      	cmp	r3, #0
 800db28:	d003      	beq.n	800db32 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800db2a:	69bb      	ldr	r3, [r7, #24]
 800db2c:	2b01      	cmp	r3, #1
 800db2e:	d056      	beq.n	800dbde <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800db30:	e099      	b.n	800dc66 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800db32:	4b88      	ldr	r3, [pc, #544]	; (800dd54 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	f003 0320 	and.w	r3, r3, #32
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d02d      	beq.n	800db9a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800db3e:	4b85      	ldr	r3, [pc, #532]	; (800dd54 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	08db      	lsrs	r3, r3, #3
 800db44:	f003 0303 	and.w	r3, r3, #3
 800db48:	4a83      	ldr	r2, [pc, #524]	; (800dd58 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800db4a:	fa22 f303 	lsr.w	r3, r2, r3
 800db4e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800db50:	68bb      	ldr	r3, [r7, #8]
 800db52:	ee07 3a90 	vmov	s15, r3
 800db56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db5a:	697b      	ldr	r3, [r7, #20]
 800db5c:	ee07 3a90 	vmov	s15, r3
 800db60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800db68:	4b7a      	ldr	r3, [pc, #488]	; (800dd54 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db70:	ee07 3a90 	vmov	s15, r3
 800db74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db78:	ed97 6a03 	vldr	s12, [r7, #12]
 800db7c:	eddf 5a77 	vldr	s11, [pc, #476]	; 800dd5c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800db80:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800db84:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800db88:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800db8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db90:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db94:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800db98:	e087      	b.n	800dcaa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800db9a:	697b      	ldr	r3, [r7, #20]
 800db9c:	ee07 3a90 	vmov	s15, r3
 800dba0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dba4:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800dd60 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800dba8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dbac:	4b69      	ldr	r3, [pc, #420]	; (800dd54 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dbae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dbb4:	ee07 3a90 	vmov	s15, r3
 800dbb8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dbbc:	ed97 6a03 	vldr	s12, [r7, #12]
 800dbc0:	eddf 5a66 	vldr	s11, [pc, #408]	; 800dd5c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dbc4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dbc8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dbcc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dbd0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dbd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dbd8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dbdc:	e065      	b.n	800dcaa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dbde:	697b      	ldr	r3, [r7, #20]
 800dbe0:	ee07 3a90 	vmov	s15, r3
 800dbe4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dbe8:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800dd64 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800dbec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dbf0:	4b58      	ldr	r3, [pc, #352]	; (800dd54 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dbf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbf4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dbf8:	ee07 3a90 	vmov	s15, r3
 800dbfc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dc00:	ed97 6a03 	vldr	s12, [r7, #12]
 800dc04:	eddf 5a55 	vldr	s11, [pc, #340]	; 800dd5c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dc08:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dc0c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dc10:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dc14:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dc18:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc1c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dc20:	e043      	b.n	800dcaa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dc22:	697b      	ldr	r3, [r7, #20]
 800dc24:	ee07 3a90 	vmov	s15, r3
 800dc28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc2c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800dd68 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800dc30:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dc34:	4b47      	ldr	r3, [pc, #284]	; (800dd54 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dc36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc3c:	ee07 3a90 	vmov	s15, r3
 800dc40:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dc44:	ed97 6a03 	vldr	s12, [r7, #12]
 800dc48:	eddf 5a44 	vldr	s11, [pc, #272]	; 800dd5c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dc4c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dc50:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dc54:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dc58:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dc5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc60:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dc64:	e021      	b.n	800dcaa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dc66:	697b      	ldr	r3, [r7, #20]
 800dc68:	ee07 3a90 	vmov	s15, r3
 800dc6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc70:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800dd60 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800dc74:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dc78:	4b36      	ldr	r3, [pc, #216]	; (800dd54 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dc7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc80:	ee07 3a90 	vmov	s15, r3
 800dc84:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dc88:	ed97 6a03 	vldr	s12, [r7, #12]
 800dc8c:	eddf 5a33 	vldr	s11, [pc, #204]	; 800dd5c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dc90:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dc94:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dc98:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dc9c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dca0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dca4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dca8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800dcaa:	4b2a      	ldr	r3, [pc, #168]	; (800dd54 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dcac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcae:	0a5b      	lsrs	r3, r3, #9
 800dcb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dcb4:	ee07 3a90 	vmov	s15, r3
 800dcb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dcbc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dcc0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dcc4:	edd7 6a07 	vldr	s13, [r7, #28]
 800dcc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dccc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dcd0:	ee17 2a90 	vmov	r2, s15
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800dcd8:	4b1e      	ldr	r3, [pc, #120]	; (800dd54 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dcda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcdc:	0c1b      	lsrs	r3, r3, #16
 800dcde:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dce2:	ee07 3a90 	vmov	s15, r3
 800dce6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dcea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dcee:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dcf2:	edd7 6a07 	vldr	s13, [r7, #28]
 800dcf6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dcfa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dcfe:	ee17 2a90 	vmov	r2, s15
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800dd06:	4b13      	ldr	r3, [pc, #76]	; (800dd54 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dd08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd0a:	0e1b      	lsrs	r3, r3, #24
 800dd0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dd10:	ee07 3a90 	vmov	s15, r3
 800dd14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dd18:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dd1c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dd20:	edd7 6a07 	vldr	s13, [r7, #28]
 800dd24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dd28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dd2c:	ee17 2a90 	vmov	r2, s15
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800dd34:	e008      	b.n	800dd48 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	2200      	movs	r2, #0
 800dd3a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	2200      	movs	r2, #0
 800dd40:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	2200      	movs	r2, #0
 800dd46:	609a      	str	r2, [r3, #8]
}
 800dd48:	bf00      	nop
 800dd4a:	3724      	adds	r7, #36	; 0x24
 800dd4c:	46bd      	mov	sp, r7
 800dd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd52:	4770      	bx	lr
 800dd54:	58024400 	.word	0x58024400
 800dd58:	03d09000 	.word	0x03d09000
 800dd5c:	46000000 	.word	0x46000000
 800dd60:	4c742400 	.word	0x4c742400
 800dd64:	4a742400 	.word	0x4a742400
 800dd68:	4c3ebc20 	.word	0x4c3ebc20

0800dd6c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800dd6c:	b580      	push	{r7, lr}
 800dd6e:	b084      	sub	sp, #16
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	6078      	str	r0, [r7, #4]
 800dd74:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800dd76:	2300      	movs	r3, #0
 800dd78:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800dd7a:	4b53      	ldr	r3, [pc, #332]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800dd7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dd7e:	f003 0303 	and.w	r3, r3, #3
 800dd82:	2b03      	cmp	r3, #3
 800dd84:	d101      	bne.n	800dd8a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800dd86:	2301      	movs	r3, #1
 800dd88:	e099      	b.n	800debe <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800dd8a:	4b4f      	ldr	r3, [pc, #316]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	4a4e      	ldr	r2, [pc, #312]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800dd90:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800dd94:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dd96:	f7f6 fa2f 	bl	80041f8 <HAL_GetTick>
 800dd9a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800dd9c:	e008      	b.n	800ddb0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800dd9e:	f7f6 fa2b 	bl	80041f8 <HAL_GetTick>
 800dda2:	4602      	mov	r2, r0
 800dda4:	68bb      	ldr	r3, [r7, #8]
 800dda6:	1ad3      	subs	r3, r2, r3
 800dda8:	2b02      	cmp	r3, #2
 800ddaa:	d901      	bls.n	800ddb0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ddac:	2303      	movs	r3, #3
 800ddae:	e086      	b.n	800debe <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ddb0:	4b45      	ldr	r3, [pc, #276]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d1f0      	bne.n	800dd9e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800ddbc:	4b42      	ldr	r3, [pc, #264]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800ddbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ddc0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	681b      	ldr	r3, [r3, #0]
 800ddc8:	031b      	lsls	r3, r3, #12
 800ddca:	493f      	ldr	r1, [pc, #252]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800ddcc:	4313      	orrs	r3, r2
 800ddce:	628b      	str	r3, [r1, #40]	; 0x28
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	685b      	ldr	r3, [r3, #4]
 800ddd4:	3b01      	subs	r3, #1
 800ddd6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	689b      	ldr	r3, [r3, #8]
 800ddde:	3b01      	subs	r3, #1
 800dde0:	025b      	lsls	r3, r3, #9
 800dde2:	b29b      	uxth	r3, r3
 800dde4:	431a      	orrs	r2, r3
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	68db      	ldr	r3, [r3, #12]
 800ddea:	3b01      	subs	r3, #1
 800ddec:	041b      	lsls	r3, r3, #16
 800ddee:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800ddf2:	431a      	orrs	r2, r3
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	691b      	ldr	r3, [r3, #16]
 800ddf8:	3b01      	subs	r3, #1
 800ddfa:	061b      	lsls	r3, r3, #24
 800ddfc:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800de00:	4931      	ldr	r1, [pc, #196]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800de02:	4313      	orrs	r3, r2
 800de04:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800de06:	4b30      	ldr	r3, [pc, #192]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800de08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de0a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	695b      	ldr	r3, [r3, #20]
 800de12:	492d      	ldr	r1, [pc, #180]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800de14:	4313      	orrs	r3, r2
 800de16:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800de18:	4b2b      	ldr	r3, [pc, #172]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800de1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de1c:	f023 0220 	bic.w	r2, r3, #32
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	699b      	ldr	r3, [r3, #24]
 800de24:	4928      	ldr	r1, [pc, #160]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800de26:	4313      	orrs	r3, r2
 800de28:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800de2a:	4b27      	ldr	r3, [pc, #156]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800de2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de2e:	4a26      	ldr	r2, [pc, #152]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800de30:	f023 0310 	bic.w	r3, r3, #16
 800de34:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800de36:	4b24      	ldr	r3, [pc, #144]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800de38:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800de3a:	4b24      	ldr	r3, [pc, #144]	; (800decc <RCCEx_PLL2_Config+0x160>)
 800de3c:	4013      	ands	r3, r2
 800de3e:	687a      	ldr	r2, [r7, #4]
 800de40:	69d2      	ldr	r2, [r2, #28]
 800de42:	00d2      	lsls	r2, r2, #3
 800de44:	4920      	ldr	r1, [pc, #128]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800de46:	4313      	orrs	r3, r2
 800de48:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800de4a:	4b1f      	ldr	r3, [pc, #124]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800de4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de4e:	4a1e      	ldr	r2, [pc, #120]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800de50:	f043 0310 	orr.w	r3, r3, #16
 800de54:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800de56:	683b      	ldr	r3, [r7, #0]
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d106      	bne.n	800de6a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800de5c:	4b1a      	ldr	r3, [pc, #104]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800de5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de60:	4a19      	ldr	r2, [pc, #100]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800de62:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800de66:	62d3      	str	r3, [r2, #44]	; 0x2c
 800de68:	e00f      	b.n	800de8a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800de6a:	683b      	ldr	r3, [r7, #0]
 800de6c:	2b01      	cmp	r3, #1
 800de6e:	d106      	bne.n	800de7e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800de70:	4b15      	ldr	r3, [pc, #84]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800de72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de74:	4a14      	ldr	r2, [pc, #80]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800de76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800de7a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800de7c:	e005      	b.n	800de8a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800de7e:	4b12      	ldr	r3, [pc, #72]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800de80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de82:	4a11      	ldr	r2, [pc, #68]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800de84:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800de88:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800de8a:	4b0f      	ldr	r3, [pc, #60]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	4a0e      	ldr	r2, [pc, #56]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800de90:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800de94:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800de96:	f7f6 f9af 	bl	80041f8 <HAL_GetTick>
 800de9a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800de9c:	e008      	b.n	800deb0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800de9e:	f7f6 f9ab 	bl	80041f8 <HAL_GetTick>
 800dea2:	4602      	mov	r2, r0
 800dea4:	68bb      	ldr	r3, [r7, #8]
 800dea6:	1ad3      	subs	r3, r2, r3
 800dea8:	2b02      	cmp	r3, #2
 800deaa:	d901      	bls.n	800deb0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800deac:	2303      	movs	r3, #3
 800deae:	e006      	b.n	800debe <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800deb0:	4b05      	ldr	r3, [pc, #20]	; (800dec8 <RCCEx_PLL2_Config+0x15c>)
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d0f0      	beq.n	800de9e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800debc:	7bfb      	ldrb	r3, [r7, #15]
}
 800debe:	4618      	mov	r0, r3
 800dec0:	3710      	adds	r7, #16
 800dec2:	46bd      	mov	sp, r7
 800dec4:	bd80      	pop	{r7, pc}
 800dec6:	bf00      	nop
 800dec8:	58024400 	.word	0x58024400
 800decc:	ffff0007 	.word	0xffff0007

0800ded0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800ded0:	b580      	push	{r7, lr}
 800ded2:	b084      	sub	sp, #16
 800ded4:	af00      	add	r7, sp, #0
 800ded6:	6078      	str	r0, [r7, #4]
 800ded8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800deda:	2300      	movs	r3, #0
 800dedc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800dede:	4b53      	ldr	r3, [pc, #332]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800dee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dee2:	f003 0303 	and.w	r3, r3, #3
 800dee6:	2b03      	cmp	r3, #3
 800dee8:	d101      	bne.n	800deee <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800deea:	2301      	movs	r3, #1
 800deec:	e099      	b.n	800e022 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800deee:	4b4f      	ldr	r3, [pc, #316]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	4a4e      	ldr	r2, [pc, #312]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800def4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800def8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800defa:	f7f6 f97d 	bl	80041f8 <HAL_GetTick>
 800defe:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800df00:	e008      	b.n	800df14 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800df02:	f7f6 f979 	bl	80041f8 <HAL_GetTick>
 800df06:	4602      	mov	r2, r0
 800df08:	68bb      	ldr	r3, [r7, #8]
 800df0a:	1ad3      	subs	r3, r2, r3
 800df0c:	2b02      	cmp	r3, #2
 800df0e:	d901      	bls.n	800df14 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800df10:	2303      	movs	r3, #3
 800df12:	e086      	b.n	800e022 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800df14:	4b45      	ldr	r3, [pc, #276]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d1f0      	bne.n	800df02 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800df20:	4b42      	ldr	r3, [pc, #264]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800df22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df24:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	051b      	lsls	r3, r3, #20
 800df2e:	493f      	ldr	r1, [pc, #252]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800df30:	4313      	orrs	r3, r2
 800df32:	628b      	str	r3, [r1, #40]	; 0x28
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	685b      	ldr	r3, [r3, #4]
 800df38:	3b01      	subs	r3, #1
 800df3a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	689b      	ldr	r3, [r3, #8]
 800df42:	3b01      	subs	r3, #1
 800df44:	025b      	lsls	r3, r3, #9
 800df46:	b29b      	uxth	r3, r3
 800df48:	431a      	orrs	r2, r3
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	68db      	ldr	r3, [r3, #12]
 800df4e:	3b01      	subs	r3, #1
 800df50:	041b      	lsls	r3, r3, #16
 800df52:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800df56:	431a      	orrs	r2, r3
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	691b      	ldr	r3, [r3, #16]
 800df5c:	3b01      	subs	r3, #1
 800df5e:	061b      	lsls	r3, r3, #24
 800df60:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800df64:	4931      	ldr	r1, [pc, #196]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800df66:	4313      	orrs	r3, r2
 800df68:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800df6a:	4b30      	ldr	r3, [pc, #192]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800df6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df6e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	695b      	ldr	r3, [r3, #20]
 800df76:	492d      	ldr	r1, [pc, #180]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800df78:	4313      	orrs	r3, r2
 800df7a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800df7c:	4b2b      	ldr	r3, [pc, #172]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800df7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df80:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	699b      	ldr	r3, [r3, #24]
 800df88:	4928      	ldr	r1, [pc, #160]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800df8a:	4313      	orrs	r3, r2
 800df8c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800df8e:	4b27      	ldr	r3, [pc, #156]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800df90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df92:	4a26      	ldr	r2, [pc, #152]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800df94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800df98:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800df9a:	4b24      	ldr	r3, [pc, #144]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800df9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800df9e:	4b24      	ldr	r3, [pc, #144]	; (800e030 <RCCEx_PLL3_Config+0x160>)
 800dfa0:	4013      	ands	r3, r2
 800dfa2:	687a      	ldr	r2, [r7, #4]
 800dfa4:	69d2      	ldr	r2, [r2, #28]
 800dfa6:	00d2      	lsls	r2, r2, #3
 800dfa8:	4920      	ldr	r1, [pc, #128]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800dfaa:	4313      	orrs	r3, r2
 800dfac:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800dfae:	4b1f      	ldr	r3, [pc, #124]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800dfb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfb2:	4a1e      	ldr	r2, [pc, #120]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800dfb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800dfb8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800dfba:	683b      	ldr	r3, [r7, #0]
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d106      	bne.n	800dfce <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800dfc0:	4b1a      	ldr	r3, [pc, #104]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800dfc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfc4:	4a19      	ldr	r2, [pc, #100]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800dfc6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800dfca:	62d3      	str	r3, [r2, #44]	; 0x2c
 800dfcc:	e00f      	b.n	800dfee <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800dfce:	683b      	ldr	r3, [r7, #0]
 800dfd0:	2b01      	cmp	r3, #1
 800dfd2:	d106      	bne.n	800dfe2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800dfd4:	4b15      	ldr	r3, [pc, #84]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800dfd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfd8:	4a14      	ldr	r2, [pc, #80]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800dfda:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800dfde:	62d3      	str	r3, [r2, #44]	; 0x2c
 800dfe0:	e005      	b.n	800dfee <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800dfe2:	4b12      	ldr	r3, [pc, #72]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800dfe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfe6:	4a11      	ldr	r2, [pc, #68]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800dfe8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800dfec:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800dfee:	4b0f      	ldr	r3, [pc, #60]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	4a0e      	ldr	r2, [pc, #56]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800dff4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800dff8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dffa:	f7f6 f8fd 	bl	80041f8 <HAL_GetTick>
 800dffe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e000:	e008      	b.n	800e014 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800e002:	f7f6 f8f9 	bl	80041f8 <HAL_GetTick>
 800e006:	4602      	mov	r2, r0
 800e008:	68bb      	ldr	r3, [r7, #8]
 800e00a:	1ad3      	subs	r3, r2, r3
 800e00c:	2b02      	cmp	r3, #2
 800e00e:	d901      	bls.n	800e014 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800e010:	2303      	movs	r3, #3
 800e012:	e006      	b.n	800e022 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e014:	4b05      	ldr	r3, [pc, #20]	; (800e02c <RCCEx_PLL3_Config+0x15c>)
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d0f0      	beq.n	800e002 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800e020:	7bfb      	ldrb	r3, [r7, #15]
}
 800e022:	4618      	mov	r0, r3
 800e024:	3710      	adds	r7, #16
 800e026:	46bd      	mov	sp, r7
 800e028:	bd80      	pop	{r7, pc}
 800e02a:	bf00      	nop
 800e02c:	58024400 	.word	0x58024400
 800e030:	ffff0007 	.word	0xffff0007

0800e034 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800e034:	b580      	push	{r7, lr}
 800e036:	b084      	sub	sp, #16
 800e038:	af00      	add	r7, sp, #0
 800e03a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d101      	bne.n	800e046 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800e042:	2301      	movs	r3, #1
 800e044:	e092      	b.n	800e16c <HAL_RNG_Init+0x138>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	7a5b      	ldrb	r3, [r3, #9]
 800e04a:	b2db      	uxtb	r3, r3
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d105      	bne.n	800e05c <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	2200      	movs	r2, #0
 800e054:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800e056:	6878      	ldr	r0, [r7, #4]
 800e058:	f7f5 f92c 	bl	80032b4 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	2202      	movs	r2, #2
 800e060:	725a      	strb	r2, [r3, #9]

#if defined(RNG_CR_CONDRST)
  /* Disable RNG */
  __HAL_RNG_DISABLE(hrng);
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	681a      	ldr	r2, [r3, #0]
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	f022 0204 	bic.w	r2, r2, #4
 800e070:	601a      	str	r2, [r3, #0]

  /* Clock Error Detection Configuration when CONDRT bit is set to 1 */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED | RNG_CR_CONDRST, hrng->Init.ClockErrorDetection | RNG_CR_CONDRST);
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	681a      	ldr	r2, [r3, #0]
 800e078:	4b3e      	ldr	r3, [pc, #248]	; (800e174 <HAL_RNG_Init+0x140>)
 800e07a:	4013      	ands	r3, r2
 800e07c:	687a      	ldr	r2, [r7, #4]
 800e07e:	6852      	ldr	r2, [r2, #4]
 800e080:	431a      	orrs	r2, r3
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800e08a:	601a      	str	r2, [r3, #0]

#if defined(RNG_VER_3_2) || defined(RNG_VER_3_1) || defined(RNG_VER_3_0)
  /*!< magic number must be written immediately before to RNG_HTCRG */
  WRITE_REG(hrng->Instance->HTCR, RNG_HTCFG_1);
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	4a39      	ldr	r2, [pc, #228]	; (800e178 <HAL_RNG_Init+0x144>)
 800e092:	611a      	str	r2, [r3, #16]
  /* for best latency and to be compliant with NIST */
  WRITE_REG(hrng->Instance->HTCR, RNG_HTCFG);
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	f247 2274 	movw	r2, #29300	; 0x7274
 800e09c:	611a      	str	r2, [r3, #16]
#endif /* RNG_VER_3_2 || RNG_VER_3_1 || RNG_VER_3_0 */

  /* Writing bit CONDRST=0 */
  CLEAR_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	681a      	ldr	r2, [r3, #0]
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 800e0ac:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800e0ae:	f7f6 f8a3 	bl	80041f8 <HAL_GetTick>
 800e0b2:	60f8      	str	r0, [r7, #12]

  /* Wait for conditioning reset process to be completed */
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 800e0b4:	e016      	b.n	800e0e4 <HAL_RNG_Init+0xb0>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 800e0b6:	f7f6 f89f 	bl	80041f8 <HAL_GetTick>
 800e0ba:	4602      	mov	r2, r0
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	1ad3      	subs	r3, r2, r3
 800e0c0:	2b02      	cmp	r3, #2
 800e0c2:	d90f      	bls.n	800e0e4 <HAL_RNG_Init+0xb0>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e0ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e0d2:	d107      	bne.n	800e0e4 <HAL_RNG_Init+0xb0>
      {
        hrng->State = HAL_RNG_STATE_READY;
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	2201      	movs	r2, #1
 800e0d8:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	2202      	movs	r2, #2
 800e0de:	60da      	str	r2, [r3, #12]
        return HAL_ERROR;
 800e0e0:	2301      	movs	r3, #1
 800e0e2:	e043      	b.n	800e16c <HAL_RNG_Init+0x138>
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	681b      	ldr	r3, [r3, #0]
 800e0ea:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e0ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e0f2:	d0e0      	beq.n	800e0b6 <HAL_RNG_Init+0x82>
  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
#endif /* RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	681a      	ldr	r2, [r3, #0]
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	f042 0204 	orr.w	r2, r2, #4
 800e102:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	685b      	ldr	r3, [r3, #4]
 800e10a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e10e:	2b40      	cmp	r3, #64	; 0x40
 800e110:	d104      	bne.n	800e11c <HAL_RNG_Init+0xe8>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	2204      	movs	r2, #4
 800e116:	725a      	strb	r2, [r3, #9]
    return HAL_ERROR;
 800e118:	2301      	movs	r3, #1
 800e11a:	e027      	b.n	800e16c <HAL_RNG_Init+0x138>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 800e11c:	f7f6 f86c 	bl	80041f8 <HAL_GetTick>
 800e120:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 800e122:	e015      	b.n	800e150 <HAL_RNG_Init+0x11c>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 800e124:	f7f6 f868 	bl	80041f8 <HAL_GetTick>
 800e128:	4602      	mov	r2, r0
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	1ad3      	subs	r3, r2, r3
 800e12e:	2b02      	cmp	r3, #2
 800e130:	d90e      	bls.n	800e150 <HAL_RNG_Init+0x11c>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	685b      	ldr	r3, [r3, #4]
 800e138:	f003 0304 	and.w	r3, r3, #4
 800e13c:	2b04      	cmp	r3, #4
 800e13e:	d107      	bne.n	800e150 <HAL_RNG_Init+0x11c>
      {
        hrng->State = HAL_RNG_STATE_ERROR;
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	2204      	movs	r2, #4
 800e144:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	2202      	movs	r2, #2
 800e14a:	60da      	str	r2, [r3, #12]
        return HAL_ERROR;
 800e14c:	2301      	movs	r3, #1
 800e14e:	e00d      	b.n	800e16c <HAL_RNG_Init+0x138>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	685b      	ldr	r3, [r3, #4]
 800e156:	f003 0304 	and.w	r3, r3, #4
 800e15a:	2b04      	cmp	r3, #4
 800e15c:	d0e2      	beq.n	800e124 <HAL_RNG_Init+0xf0>
      }
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	2201      	movs	r2, #1
 800e162:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	2200      	movs	r2, #0
 800e168:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 800e16a:	2300      	movs	r3, #0
}
 800e16c:	4618      	mov	r0, r3
 800e16e:	3710      	adds	r7, #16
 800e170:	46bd      	mov	sp, r7
 800e172:	bd80      	pop	{r7, pc}
 800e174:	bfffffdf 	.word	0xbfffffdf
 800e178:	17590abc 	.word	0x17590abc

0800e17c <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 800e17c:	b580      	push	{r7, lr}
 800e17e:	b084      	sub	sp, #16
 800e180:	af00      	add	r7, sp, #0
 800e182:	6078      	str	r0, [r7, #4]
 800e184:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e186:	2300      	movs	r3, #0
 800e188:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	7a1b      	ldrb	r3, [r3, #8]
 800e18e:	2b01      	cmp	r3, #1
 800e190:	d101      	bne.n	800e196 <HAL_RNG_GenerateRandomNumber+0x1a>
 800e192:	2302      	movs	r3, #2
 800e194:	e06d      	b.n	800e272 <HAL_RNG_GenerateRandomNumber+0xf6>
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	2201      	movs	r2, #1
 800e19a:	721a      	strb	r2, [r3, #8]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	7a5b      	ldrb	r3, [r3, #9]
 800e1a0:	b2db      	uxtb	r3, r3
 800e1a2:	2b01      	cmp	r3, #1
 800e1a4:	d15c      	bne.n	800e260 <HAL_RNG_GenerateRandomNumber+0xe4>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	2202      	movs	r2, #2
 800e1aa:	725a      	strb	r2, [r3, #9]
#if defined(RNG_CR_CONDRST)
    /* Check if there is a seed error */
    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	685b      	ldr	r3, [r3, #4]
 800e1b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e1b6:	2b40      	cmp	r3, #64	; 0x40
 800e1b8:	d10c      	bne.n	800e1d4 <HAL_RNG_GenerateRandomNumber+0x58>
    {
      /* Update the error code */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	2208      	movs	r2, #8
 800e1be:	60da      	str	r2, [r3, #12]
      /* Reset from seed error */
      status = RNG_RecoverSeedError(hrng);
 800e1c0:	6878      	ldr	r0, [r7, #4]
 800e1c2:	f000 f864 	bl	800e28e <RNG_RecoverSeedError>
 800e1c6:	4603      	mov	r3, r0
 800e1c8:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_ERROR)
 800e1ca:	7bfb      	ldrb	r3, [r7, #15]
 800e1cc:	2b01      	cmp	r3, #1
 800e1ce:	d101      	bne.n	800e1d4 <HAL_RNG_GenerateRandomNumber+0x58>
      {
        return status;
 800e1d0:	7bfb      	ldrb	r3, [r7, #15]
 800e1d2:	e04e      	b.n	800e272 <HAL_RNG_GenerateRandomNumber+0xf6>
      }
    }
#endif /* RNG_CR_CONDRST */

    /* Get tick */
    tickstart = HAL_GetTick();
 800e1d4:	f7f6 f810 	bl	80041f8 <HAL_GetTick>
 800e1d8:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800e1da:	e018      	b.n	800e20e <HAL_RNG_GenerateRandomNumber+0x92>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 800e1dc:	f7f6 f80c 	bl	80041f8 <HAL_GetTick>
 800e1e0:	4602      	mov	r2, r0
 800e1e2:	68bb      	ldr	r3, [r7, #8]
 800e1e4:	1ad3      	subs	r3, r2, r3
 800e1e6:	2b02      	cmp	r3, #2
 800e1e8:	d911      	bls.n	800e20e <HAL_RNG_GenerateRandomNumber+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	685b      	ldr	r3, [r3, #4]
 800e1f0:	f003 0301 	and.w	r3, r3, #1
 800e1f4:	2b01      	cmp	r3, #1
 800e1f6:	d00a      	beq.n	800e20e <HAL_RNG_GenerateRandomNumber+0x92>
        {
          hrng->State = HAL_RNG_STATE_READY;
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	2201      	movs	r2, #1
 800e1fc:	725a      	strb	r2, [r3, #9]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	2202      	movs	r2, #2
 800e202:	60da      	str	r2, [r3, #12]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	2200      	movs	r2, #0
 800e208:	721a      	strb	r2, [r3, #8]
          return HAL_ERROR;
 800e20a:	2301      	movs	r3, #1
 800e20c:	e031      	b.n	800e272 <HAL_RNG_GenerateRandomNumber+0xf6>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	685b      	ldr	r3, [r3, #4]
 800e214:	f003 0301 	and.w	r3, r3, #1
 800e218:	2b01      	cmp	r3, #1
 800e21a:	d1df      	bne.n	800e1dc <HAL_RNG_GenerateRandomNumber+0x60>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	689a      	ldr	r2, [r3, #8]
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	611a      	str	r2, [r3, #16]
#if defined(RNG_CR_CONDRST)
    /* In case of seed error, the value available in the RNG_DR register must not
       be used as it may not have enough entropy */
    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	685b      	ldr	r3, [r3, #4]
 800e22c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e230:	2b40      	cmp	r3, #64	; 0x40
 800e232:	d10d      	bne.n	800e250 <HAL_RNG_GenerateRandomNumber+0xd4>
    {
      /* Update the error code and status */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	2208      	movs	r2, #8
 800e238:	60da      	str	r2, [r3, #12]
      status = HAL_ERROR;
 800e23a:	2301      	movs	r3, #1
 800e23c:	73fb      	strb	r3, [r7, #15]
      /* Clear bit DRDY */
      CLEAR_BIT(hrng->Instance->SR, RNG_FLAG_DRDY);
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	685a      	ldr	r2, [r3, #4]
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	f022 0201 	bic.w	r2, r2, #1
 800e24c:	605a      	str	r2, [r3, #4]
 800e24e:	e003      	b.n	800e258 <HAL_RNG_GenerateRandomNumber+0xdc>
    }
    else /* No seed error */
    {
      *random32bit = hrng->RandomNumber;
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	691a      	ldr	r2, [r3, #16]
 800e254:	683b      	ldr	r3, [r7, #0]
 800e256:	601a      	str	r2, [r3, #0]
    }
#else
    *random32bit = hrng->RandomNumber;

#endif /* RNG_CR_CONDRST */
    hrng->State = HAL_RNG_STATE_READY;
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	2201      	movs	r2, #1
 800e25c:	725a      	strb	r2, [r3, #9]
 800e25e:	e004      	b.n	800e26a <HAL_RNG_GenerateRandomNumber+0xee>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	2204      	movs	r2, #4
 800e264:	60da      	str	r2, [r3, #12]
    status = HAL_ERROR;
 800e266:	2301      	movs	r3, #1
 800e268:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	2200      	movs	r2, #0
 800e26e:	721a      	strb	r2, [r3, #8]

  return status;
 800e270:	7bfb      	ldrb	r3, [r7, #15]
}
 800e272:	4618      	mov	r0, r3
 800e274:	3710      	adds	r7, #16
 800e276:	46bd      	mov	sp, r7
 800e278:	bd80      	pop	{r7, pc}

0800e27a <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 800e27a:	b480      	push	{r7}
 800e27c:	b083      	sub	sp, #12
 800e27e:	af00      	add	r7, sp, #0
 800e280:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 800e282:	bf00      	nop
 800e284:	370c      	adds	r7, #12
 800e286:	46bd      	mov	sp, r7
 800e288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e28c:	4770      	bx	lr

0800e28e <RNG_RecoverSeedError>:
  * @brief  RNG sequence to recover from a seed error
  * @param  hrng pointer to a RNG_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef RNG_RecoverSeedError(RNG_HandleTypeDef *hrng)
{
 800e28e:	b580      	push	{r7, lr}
 800e290:	b084      	sub	sp, #16
 800e292:	af00      	add	r7, sp, #0
 800e294:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e296:	2300      	movs	r3, #0
 800e298:	60fb      	str	r3, [r7, #12]

  /*Check if seed error current status (SECS)is set */
  if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) == RESET)
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	685b      	ldr	r3, [r3, #4]
 800e2a0:	f003 0304 	and.w	r3, r3, #4
 800e2a4:	2b04      	cmp	r3, #4
 800e2a6:	d008      	beq.n	800e2ba <RNG_RecoverSeedError+0x2c>
  {
    /* RNG performed the reset automatically (auto-reset) */
    /* Clear bit SEIS */
    CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	685a      	ldr	r2, [r3, #4]
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	681b      	ldr	r3, [r3, #0]
 800e2b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e2b6:	605a      	str	r2, [r3, #4]
 800e2b8:	e05f      	b.n	800e37a <RNG_RecoverSeedError+0xec>
  }
  else  /* Sequence to fully recover from a seed error*/
  {
    /* Writing bit CONDRST=1*/
    SET_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	681b      	ldr	r3, [r3, #0]
 800e2be:	681a      	ldr	r2, [r3, #0]
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	681b      	ldr	r3, [r3, #0]
 800e2c4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800e2c8:	601a      	str	r2, [r3, #0]
    /* Writing bit CONDRST=0*/
    CLEAR_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	681a      	ldr	r2, [r3, #0]
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 800e2d8:	601a      	str	r2, [r3, #0]

    /* Wait for conditioning reset process to be completed */
    count = RNG_TIMEOUT_VALUE;
 800e2da:	2302      	movs	r3, #2
 800e2dc:	60fb      	str	r3, [r7, #12]
    do
    {
      count-- ;
 800e2de:	68fb      	ldr	r3, [r7, #12]
 800e2e0:	3b01      	subs	r3, #1
 800e2e2:	60fb      	str	r3, [r7, #12]
      if (count == 0U)
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d110      	bne.n	800e30c <RNG_RecoverSeedError+0x7e>
      {
        hrng->State = HAL_RNG_STATE_READY;
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	2201      	movs	r2, #1
 800e2ee:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode |= HAL_RNG_ERROR_TIMEOUT;
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	68db      	ldr	r3, [r3, #12]
 800e2f4:	f043 0202 	orr.w	r2, r3, #2
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	60da      	str	r2, [r3, #12]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	2200      	movs	r2, #0
 800e300:	721a      	strb	r2, [r3, #8]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
        /* Call registered Error callback */
        hrng->ErrorCallback(hrng);
#else
        /* Call legacy weak Error callback */
        HAL_RNG_ErrorCallback(hrng);
 800e302:	6878      	ldr	r0, [r7, #4]
 800e304:	f7ff ffb9 	bl	800e27a <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
        return HAL_ERROR;
 800e308:	2301      	movs	r3, #1
 800e30a:	e03d      	b.n	800e388 <RNG_RecoverSeedError+0xfa>
      }
    } while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST));
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e316:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e31a:	d0e0      	beq.n	800e2de <RNG_RecoverSeedError+0x50>

    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	685b      	ldr	r3, [r3, #4]
 800e322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e326:	2b40      	cmp	r3, #64	; 0x40
 800e328:	d107      	bne.n	800e33a <RNG_RecoverSeedError+0xac>
    {
      /* Clear bit SEIS */
      CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	685a      	ldr	r2, [r3, #4]
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	681b      	ldr	r3, [r3, #0]
 800e334:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e338:	605a      	str	r2, [r3, #4]
    }

    /* Wait for SECS to be cleared */
    count = RNG_TIMEOUT_VALUE;
 800e33a:	2302      	movs	r3, #2
 800e33c:	60fb      	str	r3, [r7, #12]
    do
    {
      count-- ;
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	3b01      	subs	r3, #1
 800e342:	60fb      	str	r3, [r7, #12]
      if (count == 0U)
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	2b00      	cmp	r3, #0
 800e348:	d110      	bne.n	800e36c <RNG_RecoverSeedError+0xde>
      {
        hrng->State = HAL_RNG_STATE_READY;
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	2201      	movs	r2, #1
 800e34e:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode |= HAL_RNG_ERROR_TIMEOUT;
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	68db      	ldr	r3, [r3, #12]
 800e354:	f043 0202 	orr.w	r2, r3, #2
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	60da      	str	r2, [r3, #12]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	2200      	movs	r2, #0
 800e360:	721a      	strb	r2, [r3, #8]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
        /* Call registered Error callback */
        hrng->ErrorCallback(hrng);
#else
        /* Call legacy weak Error callback */
        HAL_RNG_ErrorCallback(hrng);
 800e362:	6878      	ldr	r0, [r7, #4]
 800e364:	f7ff ff89 	bl	800e27a <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
        return HAL_ERROR;
 800e368:	2301      	movs	r3, #1
 800e36a:	e00d      	b.n	800e388 <RNG_RecoverSeedError+0xfa>
      }
    } while (HAL_IS_BIT_SET(hrng->Instance->SR, RNG_FLAG_SECS));
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	685b      	ldr	r3, [r3, #4]
 800e372:	f003 0304 	and.w	r3, r3, #4
 800e376:	2b04      	cmp	r3, #4
 800e378:	d0e1      	beq.n	800e33e <RNG_RecoverSeedError+0xb0>
  }
  /* Update the error code */
  hrng->ErrorCode &= ~ HAL_RNG_ERROR_SEED;
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	68db      	ldr	r3, [r3, #12]
 800e37e:	f023 0208 	bic.w	r2, r3, #8
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 800e386:	2300      	movs	r3, #0
}
 800e388:	4618      	mov	r0, r3
 800e38a:	3710      	adds	r7, #16
 800e38c:	46bd      	mov	sp, r7
 800e38e:	bd80      	pop	{r7, pc}

0800e390 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800e390:	b580      	push	{r7, lr}
 800e392:	b08a      	sub	sp, #40	; 0x28
 800e394:	af00      	add	r7, sp, #0
 800e396:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d101      	bne.n	800e3a2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800e39e:	2301      	movs	r3, #1
 800e3a0:	e075      	b.n	800e48e <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e3a8:	b2db      	uxtb	r3, r3
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d105      	bne.n	800e3ba <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	2200      	movs	r2, #0
 800e3b2:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800e3b4:	6878      	ldr	r0, [r7, #4]
 800e3b6:	f7f4 ffb7 	bl	8003328 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	2204      	movs	r2, #4
 800e3be:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800e3c2:	6878      	ldr	r0, [r7, #4]
 800e3c4:	f000 f868 	bl	800e498 <HAL_SD_InitCard>
 800e3c8:	4603      	mov	r3, r0
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d001      	beq.n	800e3d2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800e3ce:	2301      	movs	r3, #1
 800e3d0:	e05d      	b.n	800e48e <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800e3d2:	f107 0308 	add.w	r3, r7, #8
 800e3d6:	4619      	mov	r1, r3
 800e3d8:	6878      	ldr	r0, [r7, #4]
 800e3da:	f000 fdaf 	bl	800ef3c <HAL_SD_GetCardStatus>
 800e3de:	4603      	mov	r3, r0
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d001      	beq.n	800e3e8 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800e3e4:	2301      	movs	r3, #1
 800e3e6:	e052      	b.n	800e48e <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800e3e8:	7e3b      	ldrb	r3, [r7, #24]
 800e3ea:	b2db      	uxtb	r3, r3
 800e3ec:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800e3ee:	7e7b      	ldrb	r3, [r7, #25]
 800e3f0:	b2db      	uxtb	r3, r3
 800e3f2:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e3f8:	2b01      	cmp	r3, #1
 800e3fa:	d10a      	bne.n	800e412 <HAL_SD_Init+0x82>
 800e3fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d102      	bne.n	800e408 <HAL_SD_Init+0x78>
 800e402:	6a3b      	ldr	r3, [r7, #32]
 800e404:	2b00      	cmp	r3, #0
 800e406:	d004      	beq.n	800e412 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e40e:	659a      	str	r2, [r3, #88]	; 0x58
 800e410:	e00b      	b.n	800e42a <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e416:	2b01      	cmp	r3, #1
 800e418:	d104      	bne.n	800e424 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e420:	659a      	str	r2, [r3, #88]	; 0x58
 800e422:	e002      	b.n	800e42a <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	2200      	movs	r2, #0
 800e428:	659a      	str	r2, [r3, #88]	; 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	68db      	ldr	r3, [r3, #12]
 800e42e:	4619      	mov	r1, r3
 800e430:	6878      	ldr	r0, [r7, #4]
 800e432:	f000 fe6d 	bl	800f110 <HAL_SD_ConfigWideBusOperation>
 800e436:	4603      	mov	r3, r0
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d001      	beq.n	800e440 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800e43c:	2301      	movs	r3, #1
 800e43e:	e026      	b.n	800e48e <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800e440:	f7f5 feda 	bl	80041f8 <HAL_GetTick>
 800e444:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800e446:	e011      	b.n	800e46c <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e448:	f7f5 fed6 	bl	80041f8 <HAL_GetTick>
 800e44c:	4602      	mov	r2, r0
 800e44e:	69fb      	ldr	r3, [r7, #28]
 800e450:	1ad3      	subs	r3, r2, r3
 800e452:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e456:	d109      	bne.n	800e46c <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e45e:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	2201      	movs	r2, #1
 800e464:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 800e468:	2303      	movs	r3, #3
 800e46a:	e010      	b.n	800e48e <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800e46c:	6878      	ldr	r0, [r7, #4]
 800e46e:	f000 ff61 	bl	800f334 <HAL_SD_GetCardState>
 800e472:	4603      	mov	r3, r0
 800e474:	2b04      	cmp	r3, #4
 800e476:	d1e7      	bne.n	800e448 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	2200      	movs	r2, #0
 800e47c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	2200      	movs	r2, #0
 800e482:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	2201      	movs	r2, #1
 800e488:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800e48c:	2300      	movs	r3, #0
}
 800e48e:	4618      	mov	r0, r3
 800e490:	3728      	adds	r7, #40	; 0x28
 800e492:	46bd      	mov	sp, r7
 800e494:	bd80      	pop	{r7, pc}
	...

0800e498 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800e498:	b590      	push	{r4, r7, lr}
 800e49a:	b08d      	sub	sp, #52	; 0x34
 800e49c:	af02      	add	r7, sp, #8
 800e49e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800e4a0:	2300      	movs	r3, #0
 800e4a2:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800e4a4:	2300      	movs	r3, #0
 800e4a6:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800e4a8:	2300      	movs	r3, #0
 800e4aa:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800e4ac:	2300      	movs	r3, #0
 800e4ae:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800e4b0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800e4b4:	f04f 0100 	mov.w	r1, #0
 800e4b8:	f7fe fb76 	bl	800cba8 <HAL_RCCEx_GetPeriphCLKFreq>
 800e4bc:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 800e4be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d109      	bne.n	800e4d8 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	2201      	movs	r2, #1
 800e4c8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800e4d2:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e4d4:	2301      	movs	r3, #1
 800e4d6:	e070      	b.n	800e5ba <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800e4d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4da:	0a1b      	lsrs	r3, r3, #8
 800e4dc:	4a39      	ldr	r2, [pc, #228]	; (800e5c4 <HAL_SD_InitCard+0x12c>)
 800e4de:	fba2 2303 	umull	r2, r3, r2, r3
 800e4e2:	091b      	lsrs	r3, r3, #4
 800e4e4:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	681c      	ldr	r4, [r3, #0]
 800e4ea:	466a      	mov	r2, sp
 800e4ec:	f107 0318 	add.w	r3, r7, #24
 800e4f0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800e4f4:	e882 0003 	stmia.w	r2, {r0, r1}
 800e4f8:	f107 030c 	add.w	r3, r7, #12
 800e4fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e4fe:	4620      	mov	r0, r4
 800e500:	f004 fec4 	bl	801328c <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	4618      	mov	r0, r3
 800e50a:	f004 ff07 	bl	801331c <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 800e50e:	69fb      	ldr	r3, [r7, #28]
 800e510:	2b00      	cmp	r3, #0
 800e512:	d005      	beq.n	800e520 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800e514:	69fb      	ldr	r3, [r7, #28]
 800e516:	005b      	lsls	r3, r3, #1
 800e518:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e51a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e51e:	627b      	str	r3, [r7, #36]	; 0x24
  }

  if (sdmmc_clk != 0U)
 800e520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e522:	2b00      	cmp	r3, #0
 800e524:	d007      	beq.n	800e536 <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800e526:	4a28      	ldr	r2, [pc, #160]	; (800e5c8 <HAL_SD_InitCard+0x130>)
 800e528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e52a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e52e:	3301      	adds	r3, #1
 800e530:	4618      	mov	r0, r3
 800e532:	f7f5 fe6d 	bl	8004210 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800e536:	6878      	ldr	r0, [r7, #4]
 800e538:	f000 ffea 	bl	800f510 <SD_PowerON>
 800e53c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e53e:	6a3b      	ldr	r3, [r7, #32]
 800e540:	2b00      	cmp	r3, #0
 800e542:	d00b      	beq.n	800e55c <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	2201      	movs	r2, #1
 800e548:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e550:	6a3b      	ldr	r3, [r7, #32]
 800e552:	431a      	orrs	r2, r3
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e558:	2301      	movs	r3, #1
 800e55a:	e02e      	b.n	800e5ba <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800e55c:	6878      	ldr	r0, [r7, #4]
 800e55e:	f000 ff09 	bl	800f374 <SD_InitCard>
 800e562:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e564:	6a3b      	ldr	r3, [r7, #32]
 800e566:	2b00      	cmp	r3, #0
 800e568:	d00b      	beq.n	800e582 <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	2201      	movs	r2, #1
 800e56e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e576:	6a3b      	ldr	r3, [r7, #32]
 800e578:	431a      	orrs	r2, r3
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e57e:	2301      	movs	r3, #1
 800e580:	e01b      	b.n	800e5ba <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e58a:	4618      	mov	r0, r3
 800e58c:	f004 ff5c 	bl	8013448 <SDMMC_CmdBlockLength>
 800e590:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e592:	6a3b      	ldr	r3, [r7, #32]
 800e594:	2b00      	cmp	r3, #0
 800e596:	d00f      	beq.n	800e5b8 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	4a0b      	ldr	r2, [pc, #44]	; (800e5cc <HAL_SD_InitCard+0x134>)
 800e59e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e5a4:	6a3b      	ldr	r3, [r7, #32]
 800e5a6:	431a      	orrs	r2, r3
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	2201      	movs	r2, #1
 800e5b0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800e5b4:	2301      	movs	r3, #1
 800e5b6:	e000      	b.n	800e5ba <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 800e5b8:	2300      	movs	r3, #0
}
 800e5ba:	4618      	mov	r0, r3
 800e5bc:	372c      	adds	r7, #44	; 0x2c
 800e5be:	46bd      	mov	sp, r7
 800e5c0:	bd90      	pop	{r4, r7, pc}
 800e5c2:	bf00      	nop
 800e5c4:	014f8b59 	.word	0x014f8b59
 800e5c8:	00012110 	.word	0x00012110
 800e5cc:	1fe00fff 	.word	0x1fe00fff

0800e5d0 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 800e5d0:	b580      	push	{r7, lr}
 800e5d2:	b08c      	sub	sp, #48	; 0x30
 800e5d4:	af00      	add	r7, sp, #0
 800e5d6:	60f8      	str	r0, [r7, #12]
 800e5d8:	60b9      	str	r1, [r7, #8]
 800e5da:	607a      	str	r2, [r7, #4]
 800e5dc:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800e5e2:	68bb      	ldr	r3, [r7, #8]
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d107      	bne.n	800e5f8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e5ec:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e5f4:	2301      	movs	r3, #1
 800e5f6:	e08d      	b.n	800e714 <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e5fe:	b2db      	uxtb	r3, r3
 800e600:	2b01      	cmp	r3, #1
 800e602:	f040 8086 	bne.w	800e712 <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	2200      	movs	r2, #0
 800e60a:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800e60c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e60e:	683b      	ldr	r3, [r7, #0]
 800e610:	441a      	add	r2, r3
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e616:	429a      	cmp	r2, r3
 800e618:	d907      	bls.n	800e62a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e61e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800e626:	2301      	movs	r3, #1
 800e628:	e074      	b.n	800e714 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	2203      	movs	r2, #3
 800e62e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800e632:	68fb      	ldr	r3, [r7, #12]
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	2200      	movs	r2, #0
 800e638:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pRxBuffPtr = pData;
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	68ba      	ldr	r2, [r7, #8]
 800e63e:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 800e640:	683b      	ldr	r3, [r7, #0]
 800e642:	025a      	lsls	r2, r3, #9
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	629a      	str	r2, [r3, #40]	; 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800e648:	68fb      	ldr	r3, [r7, #12]
 800e64a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e64c:	2b01      	cmp	r3, #1
 800e64e:	d002      	beq.n	800e656 <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= 512U;
 800e650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e652:	025b      	lsls	r3, r3, #9
 800e654:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e656:	f04f 33ff 	mov.w	r3, #4294967295
 800e65a:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800e65c:	683b      	ldr	r3, [r7, #0]
 800e65e:	025b      	lsls	r3, r3, #9
 800e660:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800e662:	2390      	movs	r3, #144	; 0x90
 800e664:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e666:	2302      	movs	r3, #2
 800e668:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e66a:	2300      	movs	r3, #0
 800e66c:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800e66e:	2300      	movs	r3, #0
 800e670:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e672:	68fb      	ldr	r3, [r7, #12]
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	f107 0210 	add.w	r2, r7, #16
 800e67a:	4611      	mov	r1, r2
 800e67c:	4618      	mov	r0, r3
 800e67e:	f004 feb7 	bl	80133f0 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800e682:	68fb      	ldr	r3, [r7, #12]
 800e684:	681b      	ldr	r3, [r3, #0]
 800e686:	68da      	ldr	r2, [r3, #12]
 800e688:	68fb      	ldr	r3, [r7, #12]
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e690:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800e692:	68fb      	ldr	r3, [r7, #12]
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	68ba      	ldr	r2, [r7, #8]
 800e698:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800e69a:	68fb      	ldr	r3, [r7, #12]
 800e69c:	681b      	ldr	r3, [r3, #0]
 800e69e:	2201      	movs	r2, #1
 800e6a0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 800e6a2:	683b      	ldr	r3, [r7, #0]
 800e6a4:	2b01      	cmp	r3, #1
 800e6a6:	d90a      	bls.n	800e6be <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	2282      	movs	r2, #130	; 0x82
 800e6ac:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800e6ae:	68fb      	ldr	r3, [r7, #12]
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e6b4:	4618      	mov	r0, r3
 800e6b6:	f004 ff0d 	bl	80134d4 <SDMMC_CmdReadMultiBlock>
 800e6ba:	62f8      	str	r0, [r7, #44]	; 0x2c
 800e6bc:	e009      	b.n	800e6d2 <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800e6be:	68fb      	ldr	r3, [r7, #12]
 800e6c0:	2281      	movs	r2, #129	; 0x81
 800e6c2:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e6ca:	4618      	mov	r0, r3
 800e6cc:	f004 fedf 	bl	801348e <SDMMC_CmdReadSingleBlock>
 800e6d0:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800e6d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d012      	beq.n	800e6fe <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	4a0f      	ldr	r2, [pc, #60]	; (800e71c <HAL_SD_ReadBlocks_DMA+0x14c>)
 800e6de:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e6e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6e6:	431a      	orrs	r2, r3
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	2201      	movs	r2, #1
 800e6f0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	2200      	movs	r2, #0
 800e6f8:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800e6fa:	2301      	movs	r3, #1
 800e6fc:	e00a      	b.n	800e714 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800e70c:	63da      	str	r2, [r3, #60]	; 0x3c


    return HAL_OK;
 800e70e:	2300      	movs	r3, #0
 800e710:	e000      	b.n	800e714 <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800e712:	2302      	movs	r3, #2
  }
}
 800e714:	4618      	mov	r0, r3
 800e716:	3730      	adds	r7, #48	; 0x30
 800e718:	46bd      	mov	sp, r7
 800e71a:	bd80      	pop	{r7, pc}
 800e71c:	1fe00fff 	.word	0x1fe00fff

0800e720 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 800e720:	b580      	push	{r7, lr}
 800e722:	b08c      	sub	sp, #48	; 0x30
 800e724:	af00      	add	r7, sp, #0
 800e726:	60f8      	str	r0, [r7, #12]
 800e728:	60b9      	str	r1, [r7, #8]
 800e72a:	607a      	str	r2, [r7, #4]
 800e72c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800e732:	68bb      	ldr	r3, [r7, #8]
 800e734:	2b00      	cmp	r3, #0
 800e736:	d107      	bne.n	800e748 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e73c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e744:	2301      	movs	r3, #1
 800e746:	e08d      	b.n	800e864 <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800e748:	68fb      	ldr	r3, [r7, #12]
 800e74a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e74e:	b2db      	uxtb	r3, r3
 800e750:	2b01      	cmp	r3, #1
 800e752:	f040 8086 	bne.w	800e862 <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	2200      	movs	r2, #0
 800e75a:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800e75c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e75e:	683b      	ldr	r3, [r7, #0]
 800e760:	441a      	add	r2, r3
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e766:	429a      	cmp	r2, r3
 800e768:	d907      	bls.n	800e77a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800e76a:	68fb      	ldr	r3, [r7, #12]
 800e76c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e76e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800e776:	2301      	movs	r3, #1
 800e778:	e074      	b.n	800e864 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	2203      	movs	r2, #3
 800e77e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	2200      	movs	r2, #0
 800e788:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pTxBuffPtr = pData;
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	68ba      	ldr	r2, [r7, #8]
 800e78e:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 800e790:	683b      	ldr	r3, [r7, #0]
 800e792:	025a      	lsls	r2, r3, #9
 800e794:	68fb      	ldr	r3, [r7, #12]
 800e796:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e79c:	2b01      	cmp	r3, #1
 800e79e:	d002      	beq.n	800e7a6 <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 800e7a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7a2:	025b      	lsls	r3, r3, #9
 800e7a4:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e7a6:	f04f 33ff 	mov.w	r3, #4294967295
 800e7aa:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800e7ac:	683b      	ldr	r3, [r7, #0]
 800e7ae:	025b      	lsls	r3, r3, #9
 800e7b0:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800e7b2:	2390      	movs	r3, #144	; 0x90
 800e7b4:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800e7b6:	2300      	movs	r3, #0
 800e7b8:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e7ba:	2300      	movs	r3, #0
 800e7bc:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800e7be:	2300      	movs	r3, #0
 800e7c0:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	f107 0210 	add.w	r2, r7, #16
 800e7ca:	4611      	mov	r1, r2
 800e7cc:	4618      	mov	r0, r3
 800e7ce:	f004 fe0f 	bl	80133f0 <SDMMC_ConfigData>


    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	68da      	ldr	r2, [r3, #12]
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e7e0:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	681b      	ldr	r3, [r3, #0]
 800e7e6:	68ba      	ldr	r2, [r7, #8]
 800e7e8:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	2201      	movs	r2, #1
 800e7f0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 800e7f2:	683b      	ldr	r3, [r7, #0]
 800e7f4:	2b01      	cmp	r3, #1
 800e7f6:	d90a      	bls.n	800e80e <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800e7f8:	68fb      	ldr	r3, [r7, #12]
 800e7fa:	22a0      	movs	r2, #160	; 0xa0
 800e7fc:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e804:	4618      	mov	r0, r3
 800e806:	f004 feab 	bl	8013560 <SDMMC_CmdWriteMultiBlock>
 800e80a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800e80c:	e009      	b.n	800e822 <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	2290      	movs	r2, #144	; 0x90
 800e812:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e81a:	4618      	mov	r0, r3
 800e81c:	f004 fe7d 	bl	801351a <SDMMC_CmdWriteSingleBlock>
 800e820:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800e822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e824:	2b00      	cmp	r3, #0
 800e826:	d012      	beq.n	800e84e <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	4a0f      	ldr	r2, [pc, #60]	; (800e86c <HAL_SD_WriteBlocks_DMA+0x14c>)
 800e82e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800e830:	68fb      	ldr	r3, [r7, #12]
 800e832:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e836:	431a      	orrs	r2, r3
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	2201      	movs	r2, #1
 800e840:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	2200      	movs	r2, #0
 800e848:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800e84a:	2301      	movs	r3, #1
 800e84c:	e00a      	b.n	800e864 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	f442 728d 	orr.w	r2, r2, #282	; 0x11a
 800e85c:	63da      	str	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800e85e:	2300      	movs	r3, #0
 800e860:	e000      	b.n	800e864 <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800e862:	2302      	movs	r3, #2
  }
}
 800e864:	4618      	mov	r0, r3
 800e866:	3730      	adds	r7, #48	; 0x30
 800e868:	46bd      	mov	sp, r7
 800e86a:	bd80      	pop	{r7, pc}
 800e86c:	1fe00fff 	.word	0x1fe00fff

0800e870 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800e870:	b580      	push	{r7, lr}
 800e872:	b084      	sub	sp, #16
 800e874:	af00      	add	r7, sp, #0
 800e876:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e87c:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e884:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d008      	beq.n	800e89e <HAL_SD_IRQHandler+0x2e>
 800e88c:	68fb      	ldr	r3, [r7, #12]
 800e88e:	f003 0308 	and.w	r3, r3, #8
 800e892:	2b00      	cmp	r3, #0
 800e894:	d003      	beq.n	800e89e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800e896:	6878      	ldr	r0, [r7, #4]
 800e898:	f001 f926 	bl	800fae8 <SD_Read_IT>
 800e89c:	e19a      	b.n	800ebd4 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e8a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	f000 80ac 	beq.w	800ea06 <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e8b6:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	681a      	ldr	r2, [r3, #0]
 800e8c2:	4b59      	ldr	r3, [pc, #356]	; (800ea28 <HAL_SD_IRQHandler+0x1b8>)
 800e8c4:	400b      	ands	r3, r1
 800e8c6:	63d3      	str	r3, [r2, #60]	; 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	681b      	ldr	r3, [r3, #0]
 800e8cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800e8d6:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	68da      	ldr	r2, [r3, #12]
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e8e6:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	f003 0308 	and.w	r3, r3, #8
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d038      	beq.n	800e964 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	f003 0302 	and.w	r3, r3, #2
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d104      	bne.n	800e906 <HAL_SD_IRQHandler+0x96>
 800e8fc:	68fb      	ldr	r3, [r7, #12]
 800e8fe:	f003 0320 	and.w	r3, r3, #32
 800e902:	2b00      	cmp	r3, #0
 800e904:	d011      	beq.n	800e92a <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	4618      	mov	r0, r3
 800e90c:	f004 fe4c 	bl	80135a8 <SDMMC_CmdStopTransfer>
 800e910:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800e912:	68bb      	ldr	r3, [r7, #8]
 800e914:	2b00      	cmp	r3, #0
 800e916:	d008      	beq.n	800e92a <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e91c:	68bb      	ldr	r3, [r7, #8]
 800e91e:	431a      	orrs	r2, r3
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	635a      	str	r2, [r3, #52]	; 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800e924:	6878      	ldr	r0, [r7, #4]
 800e926:	f000 f95b 	bl	800ebe0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	4a3f      	ldr	r2, [pc, #252]	; (800ea2c <HAL_SD_IRQHandler+0x1bc>)
 800e930:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	2201      	movs	r2, #1
 800e936:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	2200      	movs	r2, #0
 800e93e:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800e940:	68fb      	ldr	r3, [r7, #12]
 800e942:	f003 0301 	and.w	r3, r3, #1
 800e946:	2b00      	cmp	r3, #0
 800e948:	d104      	bne.n	800e954 <HAL_SD_IRQHandler+0xe4>
 800e94a:	68fb      	ldr	r3, [r7, #12]
 800e94c:	f003 0302 	and.w	r3, r3, #2
 800e950:	2b00      	cmp	r3, #0
 800e952:	d003      	beq.n	800e95c <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800e954:	6878      	ldr	r0, [r7, #4]
 800e956:	f006 fe55 	bl	8015604 <HAL_SD_RxCpltCallback>
 800e95a:	e13b      	b.n	800ebd4 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800e95c:	6878      	ldr	r0, [r7, #4]
 800e95e:	f006 fe47 	bl	80155f0 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800e962:	e137      	b.n	800ebd4 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	f000 8132 	beq.w	800ebd4 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	2200      	movs	r2, #0
 800e976:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	2200      	movs	r2, #0
 800e97e:	62da      	str	r2, [r3, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	2200      	movs	r2, #0
 800e986:	651a      	str	r2, [r3, #80]	; 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	f003 0302 	and.w	r3, r3, #2
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d104      	bne.n	800e99c <HAL_SD_IRQHandler+0x12c>
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	f003 0320 	and.w	r3, r3, #32
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d011      	beq.n	800e9c0 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	4618      	mov	r0, r3
 800e9a2:	f004 fe01 	bl	80135a8 <SDMMC_CmdStopTransfer>
 800e9a6:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800e9a8:	68bb      	ldr	r3, [r7, #8]
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d008      	beq.n	800e9c0 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e9b2:	68bb      	ldr	r3, [r7, #8]
 800e9b4:	431a      	orrs	r2, r3
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_SD_ErrorCallback(hsd);
 800e9ba:	6878      	ldr	r0, [r7, #4]
 800e9bc:	f000 f910 	bl	800ebe0 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	2201      	movs	r2, #1
 800e9c4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	2200      	movs	r2, #0
 800e9cc:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	f003 0310 	and.w	r3, r3, #16
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d104      	bne.n	800e9e2 <HAL_SD_IRQHandler+0x172>
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	f003 0320 	and.w	r3, r3, #32
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d002      	beq.n	800e9e8 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800e9e2:	6878      	ldr	r0, [r7, #4]
 800e9e4:	f006 fe04 	bl	80155f0 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	f003 0301 	and.w	r3, r3, #1
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d105      	bne.n	800e9fe <HAL_SD_IRQHandler+0x18e>
 800e9f2:	68fb      	ldr	r3, [r7, #12]
 800e9f4:	f003 0302 	and.w	r3, r3, #2
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	f000 80eb 	beq.w	800ebd4 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 800e9fe:	6878      	ldr	r0, [r7, #4]
 800ea00:	f006 fe00 	bl	8015604 <HAL_SD_RxCpltCallback>
}
 800ea04:	e0e6      	b.n	800ebd4 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d00d      	beq.n	800ea30 <HAL_SD_IRQHandler+0x1c0>
 800ea14:	68fb      	ldr	r3, [r7, #12]
 800ea16:	f003 0308 	and.w	r3, r3, #8
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d008      	beq.n	800ea30 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 800ea1e:	6878      	ldr	r0, [r7, #4]
 800ea20:	f001 f8a8 	bl	800fb74 <SD_Write_IT>
 800ea24:	e0d6      	b.n	800ebd4 <HAL_SD_IRQHandler+0x364>
 800ea26:	bf00      	nop
 800ea28:	ffff3ec5 	.word	0xffff3ec5
 800ea2c:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea36:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	f000 809d 	beq.w	800eb7a <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	681b      	ldr	r3, [r3, #0]
 800ea44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea46:	f003 0302 	and.w	r3, r3, #2
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d005      	beq.n	800ea5a <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea52:	f043 0202 	orr.w	r2, r3, #2
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea60:	f003 0308 	and.w	r3, r3, #8
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d005      	beq.n	800ea74 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea6c:	f043 0208 	orr.w	r2, r3, #8
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	681b      	ldr	r3, [r3, #0]
 800ea78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea7a:	f003 0320 	and.w	r3, r3, #32
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d005      	beq.n	800ea8e <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea86:	f043 0220 	orr.w	r2, r3, #32
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea94:	f003 0310 	and.w	r3, r3, #16
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	d005      	beq.n	800eaa8 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eaa0:	f043 0210 	orr.w	r2, r3, #16
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	4a4b      	ldr	r2, [pc, #300]	; (800ebdc <HAL_SD_IRQHandler+0x36c>)
 800eaae:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	681b      	ldr	r3, [r3, #0]
 800eaba:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800eabe:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	681b      	ldr	r3, [r3, #0]
 800eac4:	68da      	ldr	r2, [r3, #12]
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800eace:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800eade:	62da      	str	r2, [r3, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	68da      	ldr	r2, [r3, #12]
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800eaee:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	4618      	mov	r0, r3
 800eaf6:	f004 fd57 	bl	80135a8 <SDMMC_CmdStopTransfer>
 800eafa:	4602      	mov	r2, r0
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eb00:	431a      	orrs	r2, r3
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	681b      	ldr	r3, [r3, #0]
 800eb0a:	68da      	ldr	r2, [r3, #12]
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	681b      	ldr	r3, [r3, #0]
 800eb10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800eb14:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	681b      	ldr	r3, [r3, #0]
 800eb1a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800eb1e:	639a      	str	r2, [r3, #56]	; 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	f003 0308 	and.w	r3, r3, #8
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d00a      	beq.n	800eb40 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	2201      	movs	r2, #1
 800eb2e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	2200      	movs	r2, #0
 800eb36:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_SD_ErrorCallback(hsd);
 800eb38:	6878      	ldr	r0, [r7, #4]
 800eb3a:	f000 f851 	bl	800ebe0 <HAL_SD_ErrorCallback>
}
 800eb3e:	e049      	b.n	800ebd4 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d044      	beq.n	800ebd4 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d040      	beq.n	800ebd4 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	681b      	ldr	r3, [r3, #0]
 800eb5c:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800eb60:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	2200      	movs	r2, #0
 800eb68:	651a      	str	r2, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	2201      	movs	r2, #1
 800eb6e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        HAL_SD_ErrorCallback(hsd);
 800eb72:	6878      	ldr	r0, [r7, #4]
 800eb74:	f000 f834 	bl	800ebe0 <HAL_SD_ErrorCallback>
}
 800eb78:	e02c      	b.n	800ebd4 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	681b      	ldr	r3, [r3, #0]
 800eb7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eb80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d025      	beq.n	800ebd4 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eb90:	639a      	str	r2, [r3, #56]	; 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eb98:	f003 0304 	and.w	r3, r3, #4
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d10c      	bne.n	800ebba <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	f003 0320 	and.w	r3, r3, #32
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d003      	beq.n	800ebb2 <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800ebaa:	6878      	ldr	r0, [r7, #4]
 800ebac:	f001 f84a 	bl	800fc44 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 800ebb0:	e010      	b.n	800ebd4 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800ebb2:	6878      	ldr	r0, [r7, #4]
 800ebb4:	f001 f832 	bl	800fc1c <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 800ebb8:	e00c      	b.n	800ebd4 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	f003 0320 	and.w	r3, r3, #32
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d003      	beq.n	800ebcc <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800ebc4:	6878      	ldr	r0, [r7, #4]
 800ebc6:	f001 f833 	bl	800fc30 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 800ebca:	e003      	b.n	800ebd4 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800ebcc:	6878      	ldr	r0, [r7, #4]
 800ebce:	f001 f81b 	bl	800fc08 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800ebd2:	e7ff      	b.n	800ebd4 <HAL_SD_IRQHandler+0x364>
 800ebd4:	bf00      	nop
 800ebd6:	3710      	adds	r7, #16
 800ebd8:	46bd      	mov	sp, r7
 800ebda:	bd80      	pop	{r7, pc}
 800ebdc:	18000f3a 	.word	0x18000f3a

0800ebe0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800ebe0:	b480      	push	{r7}
 800ebe2:	b083      	sub	sp, #12
 800ebe4:	af00      	add	r7, sp, #0
 800ebe6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800ebe8:	bf00      	nop
 800ebea:	370c      	adds	r7, #12
 800ebec:	46bd      	mov	sp, r7
 800ebee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf2:	4770      	bx	lr

0800ebf4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800ebf4:	b480      	push	{r7}
 800ebf6:	b083      	sub	sp, #12
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	6078      	str	r0, [r7, #4]
 800ebfc:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec02:	0f9b      	lsrs	r3, r3, #30
 800ec04:	b2da      	uxtb	r2, r3
 800ec06:	683b      	ldr	r3, [r7, #0]
 800ec08:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec0e:	0e9b      	lsrs	r3, r3, #26
 800ec10:	b2db      	uxtb	r3, r3
 800ec12:	f003 030f 	and.w	r3, r3, #15
 800ec16:	b2da      	uxtb	r2, r3
 800ec18:	683b      	ldr	r3, [r7, #0]
 800ec1a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec20:	0e1b      	lsrs	r3, r3, #24
 800ec22:	b2db      	uxtb	r3, r3
 800ec24:	f003 0303 	and.w	r3, r3, #3
 800ec28:	b2da      	uxtb	r2, r3
 800ec2a:	683b      	ldr	r3, [r7, #0]
 800ec2c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec32:	0c1b      	lsrs	r3, r3, #16
 800ec34:	b2da      	uxtb	r2, r3
 800ec36:	683b      	ldr	r3, [r7, #0]
 800ec38:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec3e:	0a1b      	lsrs	r3, r3, #8
 800ec40:	b2da      	uxtb	r2, r3
 800ec42:	683b      	ldr	r3, [r7, #0]
 800ec44:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec4a:	b2da      	uxtb	r2, r3
 800ec4c:	683b      	ldr	r3, [r7, #0]
 800ec4e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ec54:	0d1b      	lsrs	r3, r3, #20
 800ec56:	b29a      	uxth	r2, r3
 800ec58:	683b      	ldr	r3, [r7, #0]
 800ec5a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ec60:	0c1b      	lsrs	r3, r3, #16
 800ec62:	b2db      	uxtb	r3, r3
 800ec64:	f003 030f 	and.w	r3, r3, #15
 800ec68:	b2da      	uxtb	r2, r3
 800ec6a:	683b      	ldr	r3, [r7, #0]
 800ec6c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ec72:	0bdb      	lsrs	r3, r3, #15
 800ec74:	b2db      	uxtb	r3, r3
 800ec76:	f003 0301 	and.w	r3, r3, #1
 800ec7a:	b2da      	uxtb	r2, r3
 800ec7c:	683b      	ldr	r3, [r7, #0]
 800ec7e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ec84:	0b9b      	lsrs	r3, r3, #14
 800ec86:	b2db      	uxtb	r3, r3
 800ec88:	f003 0301 	and.w	r3, r3, #1
 800ec8c:	b2da      	uxtb	r2, r3
 800ec8e:	683b      	ldr	r3, [r7, #0]
 800ec90:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ec96:	0b5b      	lsrs	r3, r3, #13
 800ec98:	b2db      	uxtb	r3, r3
 800ec9a:	f003 0301 	and.w	r3, r3, #1
 800ec9e:	b2da      	uxtb	r2, r3
 800eca0:	683b      	ldr	r3, [r7, #0]
 800eca2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800eca8:	0b1b      	lsrs	r3, r3, #12
 800ecaa:	b2db      	uxtb	r3, r3
 800ecac:	f003 0301 	and.w	r3, r3, #1
 800ecb0:	b2da      	uxtb	r2, r3
 800ecb2:	683b      	ldr	r3, [r7, #0]
 800ecb4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800ecb6:	683b      	ldr	r3, [r7, #0]
 800ecb8:	2200      	movs	r2, #0
 800ecba:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ecc0:	2b00      	cmp	r3, #0
 800ecc2:	d163      	bne.n	800ed8c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ecc8:	009a      	lsls	r2, r3, #2
 800ecca:	f640 73fc 	movw	r3, #4092	; 0xffc
 800ecce:	4013      	ands	r3, r2
 800ecd0:	687a      	ldr	r2, [r7, #4]
 800ecd2:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800ecd4:	0f92      	lsrs	r2, r2, #30
 800ecd6:	431a      	orrs	r2, r3
 800ecd8:	683b      	ldr	r3, [r7, #0]
 800ecda:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ece0:	0edb      	lsrs	r3, r3, #27
 800ece2:	b2db      	uxtb	r3, r3
 800ece4:	f003 0307 	and.w	r3, r3, #7
 800ece8:	b2da      	uxtb	r2, r3
 800ecea:	683b      	ldr	r3, [r7, #0]
 800ecec:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ecf2:	0e1b      	lsrs	r3, r3, #24
 800ecf4:	b2db      	uxtb	r3, r3
 800ecf6:	f003 0307 	and.w	r3, r3, #7
 800ecfa:	b2da      	uxtb	r2, r3
 800ecfc:	683b      	ldr	r3, [r7, #0]
 800ecfe:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ed04:	0d5b      	lsrs	r3, r3, #21
 800ed06:	b2db      	uxtb	r3, r3
 800ed08:	f003 0307 	and.w	r3, r3, #7
 800ed0c:	b2da      	uxtb	r2, r3
 800ed0e:	683b      	ldr	r3, [r7, #0]
 800ed10:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ed16:	0c9b      	lsrs	r3, r3, #18
 800ed18:	b2db      	uxtb	r3, r3
 800ed1a:	f003 0307 	and.w	r3, r3, #7
 800ed1e:	b2da      	uxtb	r2, r3
 800ed20:	683b      	ldr	r3, [r7, #0]
 800ed22:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ed28:	0bdb      	lsrs	r3, r3, #15
 800ed2a:	b2db      	uxtb	r3, r3
 800ed2c:	f003 0307 	and.w	r3, r3, #7
 800ed30:	b2da      	uxtb	r2, r3
 800ed32:	683b      	ldr	r3, [r7, #0]
 800ed34:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800ed36:	683b      	ldr	r3, [r7, #0]
 800ed38:	691b      	ldr	r3, [r3, #16]
 800ed3a:	1c5a      	adds	r2, r3, #1
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800ed40:	683b      	ldr	r3, [r7, #0]
 800ed42:	7e1b      	ldrb	r3, [r3, #24]
 800ed44:	b2db      	uxtb	r3, r3
 800ed46:	f003 0307 	and.w	r3, r3, #7
 800ed4a:	3302      	adds	r3, #2
 800ed4c:	2201      	movs	r2, #1
 800ed4e:	fa02 f303 	lsl.w	r3, r2, r3
 800ed52:	687a      	ldr	r2, [r7, #4]
 800ed54:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800ed56:	fb03 f202 	mul.w	r2, r3, r2
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800ed5e:	683b      	ldr	r3, [r7, #0]
 800ed60:	7a1b      	ldrb	r3, [r3, #8]
 800ed62:	b2db      	uxtb	r3, r3
 800ed64:	f003 030f 	and.w	r3, r3, #15
 800ed68:	2201      	movs	r2, #1
 800ed6a:	409a      	lsls	r2, r3
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	64da      	str	r2, [r3, #76]	; 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ed74:	687a      	ldr	r2, [r7, #4]
 800ed76:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800ed78:	0a52      	lsrs	r2, r2, #9
 800ed7a:	fb03 f202 	mul.w	r2, r3, r2
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = 512U;
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ed88:	655a      	str	r2, [r3, #84]	; 0x54
 800ed8a:	e031      	b.n	800edf0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ed90:	2b01      	cmp	r3, #1
 800ed92:	d11d      	bne.n	800edd0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ed98:	041b      	lsls	r3, r3, #16
 800ed9a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800eda2:	0c1b      	lsrs	r3, r3, #16
 800eda4:	431a      	orrs	r2, r3
 800eda6:	683b      	ldr	r3, [r7, #0]
 800eda8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800edaa:	683b      	ldr	r3, [r7, #0]
 800edac:	691b      	ldr	r3, [r3, #16]
 800edae:	3301      	adds	r3, #1
 800edb0:	029a      	lsls	r2, r3, #10
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.BlockSize = 512U;
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800edc4:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	655a      	str	r2, [r3, #84]	; 0x54
 800edce:	e00f      	b.n	800edf0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	4a58      	ldr	r2, [pc, #352]	; (800ef38 <HAL_SD_GetCardCSD+0x344>)
 800edd6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eddc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	2201      	movs	r2, #1
 800ede8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800edec:	2301      	movs	r3, #1
 800edee:	e09d      	b.n	800ef2c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800edf4:	0b9b      	lsrs	r3, r3, #14
 800edf6:	b2db      	uxtb	r3, r3
 800edf8:	f003 0301 	and.w	r3, r3, #1
 800edfc:	b2da      	uxtb	r2, r3
 800edfe:	683b      	ldr	r3, [r7, #0]
 800ee00:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ee06:	09db      	lsrs	r3, r3, #7
 800ee08:	b2db      	uxtb	r3, r3
 800ee0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ee0e:	b2da      	uxtb	r2, r3
 800ee10:	683b      	ldr	r3, [r7, #0]
 800ee12:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ee18:	b2db      	uxtb	r3, r3
 800ee1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ee1e:	b2da      	uxtb	r2, r3
 800ee20:	683b      	ldr	r3, [r7, #0]
 800ee22:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ee28:	0fdb      	lsrs	r3, r3, #31
 800ee2a:	b2da      	uxtb	r2, r3
 800ee2c:	683b      	ldr	r3, [r7, #0]
 800ee2e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ee34:	0f5b      	lsrs	r3, r3, #29
 800ee36:	b2db      	uxtb	r3, r3
 800ee38:	f003 0303 	and.w	r3, r3, #3
 800ee3c:	b2da      	uxtb	r2, r3
 800ee3e:	683b      	ldr	r3, [r7, #0]
 800ee40:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ee46:	0e9b      	lsrs	r3, r3, #26
 800ee48:	b2db      	uxtb	r3, r3
 800ee4a:	f003 0307 	and.w	r3, r3, #7
 800ee4e:	b2da      	uxtb	r2, r3
 800ee50:	683b      	ldr	r3, [r7, #0]
 800ee52:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ee58:	0d9b      	lsrs	r3, r3, #22
 800ee5a:	b2db      	uxtb	r3, r3
 800ee5c:	f003 030f 	and.w	r3, r3, #15
 800ee60:	b2da      	uxtb	r2, r3
 800ee62:	683b      	ldr	r3, [r7, #0]
 800ee64:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ee6a:	0d5b      	lsrs	r3, r3, #21
 800ee6c:	b2db      	uxtb	r3, r3
 800ee6e:	f003 0301 	and.w	r3, r3, #1
 800ee72:	b2da      	uxtb	r2, r3
 800ee74:	683b      	ldr	r3, [r7, #0]
 800ee76:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800ee7a:	683b      	ldr	r3, [r7, #0]
 800ee7c:	2200      	movs	r2, #0
 800ee7e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ee86:	0c1b      	lsrs	r3, r3, #16
 800ee88:	b2db      	uxtb	r3, r3
 800ee8a:	f003 0301 	and.w	r3, r3, #1
 800ee8e:	b2da      	uxtb	r2, r3
 800ee90:	683b      	ldr	r3, [r7, #0]
 800ee92:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ee9a:	0bdb      	lsrs	r3, r3, #15
 800ee9c:	b2db      	uxtb	r3, r3
 800ee9e:	f003 0301 	and.w	r3, r3, #1
 800eea2:	b2da      	uxtb	r2, r3
 800eea4:	683b      	ldr	r3, [r7, #0]
 800eea6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eeae:	0b9b      	lsrs	r3, r3, #14
 800eeb0:	b2db      	uxtb	r3, r3
 800eeb2:	f003 0301 	and.w	r3, r3, #1
 800eeb6:	b2da      	uxtb	r2, r3
 800eeb8:	683b      	ldr	r3, [r7, #0]
 800eeba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eec2:	0b5b      	lsrs	r3, r3, #13
 800eec4:	b2db      	uxtb	r3, r3
 800eec6:	f003 0301 	and.w	r3, r3, #1
 800eeca:	b2da      	uxtb	r2, r3
 800eecc:	683b      	ldr	r3, [r7, #0]
 800eece:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eed6:	0b1b      	lsrs	r3, r3, #12
 800eed8:	b2db      	uxtb	r3, r3
 800eeda:	f003 0301 	and.w	r3, r3, #1
 800eede:	b2da      	uxtb	r2, r3
 800eee0:	683b      	ldr	r3, [r7, #0]
 800eee2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eeea:	0a9b      	lsrs	r3, r3, #10
 800eeec:	b2db      	uxtb	r3, r3
 800eeee:	f003 0303 	and.w	r3, r3, #3
 800eef2:	b2da      	uxtb	r2, r3
 800eef4:	683b      	ldr	r3, [r7, #0]
 800eef6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800eefe:	0a1b      	lsrs	r3, r3, #8
 800ef00:	b2db      	uxtb	r3, r3
 800ef02:	f003 0303 	and.w	r3, r3, #3
 800ef06:	b2da      	uxtb	r2, r3
 800ef08:	683b      	ldr	r3, [r7, #0]
 800ef0a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ef12:	085b      	lsrs	r3, r3, #1
 800ef14:	b2db      	uxtb	r3, r3
 800ef16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ef1a:	b2da      	uxtb	r2, r3
 800ef1c:	683b      	ldr	r3, [r7, #0]
 800ef1e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800ef22:	683b      	ldr	r3, [r7, #0]
 800ef24:	2201      	movs	r2, #1
 800ef26:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800ef2a:	2300      	movs	r3, #0
}
 800ef2c:	4618      	mov	r0, r3
 800ef2e:	370c      	adds	r7, #12
 800ef30:	46bd      	mov	sp, r7
 800ef32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef36:	4770      	bx	lr
 800ef38:	1fe00fff 	.word	0x1fe00fff

0800ef3c <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800ef3c:	b580      	push	{r7, lr}
 800ef3e:	b094      	sub	sp, #80	; 0x50
 800ef40:	af00      	add	r7, sp, #0
 800ef42:	6078      	str	r0, [r7, #4]
 800ef44:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800ef46:	2300      	movs	r3, #0
 800ef48:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800ef52:	b2db      	uxtb	r3, r3
 800ef54:	2b03      	cmp	r3, #3
 800ef56:	d101      	bne.n	800ef5c <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800ef58:	2301      	movs	r3, #1
 800ef5a:	e0a7      	b.n	800f0ac <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800ef5c:	f107 0308 	add.w	r3, r7, #8
 800ef60:	4619      	mov	r1, r3
 800ef62:	6878      	ldr	r0, [r7, #4]
 800ef64:	f000 fb62 	bl	800f62c <SD_SendSDStatus>
 800ef68:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800ef6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d011      	beq.n	800ef94 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	4a4f      	ldr	r2, [pc, #316]	; (800f0b4 <HAL_SD_GetCardStatus+0x178>)
 800ef76:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ef7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ef7e:	431a      	orrs	r2, r3
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	2201      	movs	r2, #1
 800ef88:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800ef8c:	2301      	movs	r3, #1
 800ef8e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800ef92:	e070      	b.n	800f076 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800ef94:	68bb      	ldr	r3, [r7, #8]
 800ef96:	099b      	lsrs	r3, r3, #6
 800ef98:	b2db      	uxtb	r3, r3
 800ef9a:	f003 0303 	and.w	r3, r3, #3
 800ef9e:	b2da      	uxtb	r2, r3
 800efa0:	683b      	ldr	r3, [r7, #0]
 800efa2:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800efa4:	68bb      	ldr	r3, [r7, #8]
 800efa6:	095b      	lsrs	r3, r3, #5
 800efa8:	b2db      	uxtb	r3, r3
 800efaa:	f003 0301 	and.w	r3, r3, #1
 800efae:	b2da      	uxtb	r2, r3
 800efb0:	683b      	ldr	r3, [r7, #0]
 800efb2:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800efb4:	68bb      	ldr	r3, [r7, #8]
 800efb6:	0a1b      	lsrs	r3, r3, #8
 800efb8:	b29b      	uxth	r3, r3
 800efba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800efbe:	b29a      	uxth	r2, r3
 800efc0:	68bb      	ldr	r3, [r7, #8]
 800efc2:	0e1b      	lsrs	r3, r3, #24
 800efc4:	b29b      	uxth	r3, r3
 800efc6:	4313      	orrs	r3, r2
 800efc8:	b29a      	uxth	r2, r3
 800efca:	683b      	ldr	r3, [r7, #0]
 800efcc:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800efce:	68fb      	ldr	r3, [r7, #12]
 800efd0:	061a      	lsls	r2, r3, #24
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	021b      	lsls	r3, r3, #8
 800efd6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800efda:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	0a1b      	lsrs	r3, r3, #8
 800efe0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800efe4:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	0e1b      	lsrs	r3, r3, #24
 800efea:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800efec:	683b      	ldr	r3, [r7, #0]
 800efee:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800eff0:	693b      	ldr	r3, [r7, #16]
 800eff2:	b2da      	uxtb	r2, r3
 800eff4:	683b      	ldr	r3, [r7, #0]
 800eff6:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800eff8:	693b      	ldr	r3, [r7, #16]
 800effa:	0a1b      	lsrs	r3, r3, #8
 800effc:	b2da      	uxtb	r2, r3
 800effe:	683b      	ldr	r3, [r7, #0]
 800f000:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800f002:	693b      	ldr	r3, [r7, #16]
 800f004:	0d1b      	lsrs	r3, r3, #20
 800f006:	b2db      	uxtb	r3, r3
 800f008:	f003 030f 	and.w	r3, r3, #15
 800f00c:	b2da      	uxtb	r2, r3
 800f00e:	683b      	ldr	r3, [r7, #0]
 800f010:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800f012:	693b      	ldr	r3, [r7, #16]
 800f014:	0c1b      	lsrs	r3, r3, #16
 800f016:	b29b      	uxth	r3, r3
 800f018:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800f01c:	b29a      	uxth	r2, r3
 800f01e:	697b      	ldr	r3, [r7, #20]
 800f020:	b29b      	uxth	r3, r3
 800f022:	b2db      	uxtb	r3, r3
 800f024:	b29b      	uxth	r3, r3
 800f026:	4313      	orrs	r3, r2
 800f028:	b29a      	uxth	r2, r3
 800f02a:	683b      	ldr	r3, [r7, #0]
 800f02c:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800f02e:	697b      	ldr	r3, [r7, #20]
 800f030:	0a9b      	lsrs	r3, r3, #10
 800f032:	b2db      	uxtb	r3, r3
 800f034:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f038:	b2da      	uxtb	r2, r3
 800f03a:	683b      	ldr	r3, [r7, #0]
 800f03c:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800f03e:	697b      	ldr	r3, [r7, #20]
 800f040:	0a1b      	lsrs	r3, r3, #8
 800f042:	b2db      	uxtb	r3, r3
 800f044:	f003 0303 	and.w	r3, r3, #3
 800f048:	b2da      	uxtb	r2, r3
 800f04a:	683b      	ldr	r3, [r7, #0]
 800f04c:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800f04e:	697b      	ldr	r3, [r7, #20]
 800f050:	091b      	lsrs	r3, r3, #4
 800f052:	b2db      	uxtb	r3, r3
 800f054:	f003 030f 	and.w	r3, r3, #15
 800f058:	b2da      	uxtb	r2, r3
 800f05a:	683b      	ldr	r3, [r7, #0]
 800f05c:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800f05e:	697b      	ldr	r3, [r7, #20]
 800f060:	b2db      	uxtb	r3, r3
 800f062:	f003 030f 	and.w	r3, r3, #15
 800f066:	b2da      	uxtb	r2, r3
 800f068:	683b      	ldr	r3, [r7, #0]
 800f06a:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800f06c:	69bb      	ldr	r3, [r7, #24]
 800f06e:	0e1b      	lsrs	r3, r3, #24
 800f070:	b2da      	uxtb	r2, r3
 800f072:	683b      	ldr	r3, [r7, #0]
 800f074:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f07e:	4618      	mov	r0, r3
 800f080:	f004 f9e2 	bl	8013448 <SDMMC_CmdBlockLength>
 800f084:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800f086:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d00d      	beq.n	800f0a8 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	4a08      	ldr	r2, [pc, #32]	; (800f0b4 <HAL_SD_GetCardStatus+0x178>)
 800f092:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f098:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	2201      	movs	r2, #1
 800f09e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800f0a2:	2301      	movs	r3, #1
 800f0a4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }


  return status;
 800f0a8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800f0ac:	4618      	mov	r0, r3
 800f0ae:	3750      	adds	r7, #80	; 0x50
 800f0b0:	46bd      	mov	sp, r7
 800f0b2:	bd80      	pop	{r7, pc}
 800f0b4:	1fe00fff 	.word	0x1fe00fff

0800f0b8 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800f0b8:	b480      	push	{r7}
 800f0ba:	b083      	sub	sp, #12
 800f0bc:	af00      	add	r7, sp, #0
 800f0be:	6078      	str	r0, [r7, #4]
 800f0c0:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f0c6:	683b      	ldr	r3, [r7, #0]
 800f0c8:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f0ce:	683b      	ldr	r3, [r7, #0]
 800f0d0:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f0d6:	683b      	ldr	r3, [r7, #0]
 800f0d8:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f0de:	683b      	ldr	r3, [r7, #0]
 800f0e0:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f0e6:	683b      	ldr	r3, [r7, #0]
 800f0e8:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f0ee:	683b      	ldr	r3, [r7, #0]
 800f0f0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800f0f6:	683b      	ldr	r3, [r7, #0]
 800f0f8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f0fe:	683b      	ldr	r3, [r7, #0]
 800f100:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800f102:	2300      	movs	r3, #0
}
 800f104:	4618      	mov	r0, r3
 800f106:	370c      	adds	r7, #12
 800f108:	46bd      	mov	sp, r7
 800f10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f10e:	4770      	bx	lr

0800f110 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800f110:	b590      	push	{r4, r7, lr}
 800f112:	b08d      	sub	sp, #52	; 0x34
 800f114:	af02      	add	r7, sp, #8
 800f116:	6078      	str	r0, [r7, #4]
 800f118:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800f11a:	2300      	movs	r3, #0
 800f11c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	2203      	movs	r2, #3
 800f124:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f12c:	2b03      	cmp	r3, #3
 800f12e:	d02e      	beq.n	800f18e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800f130:	683b      	ldr	r3, [r7, #0]
 800f132:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f136:	d106      	bne.n	800f146 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f13c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	635a      	str	r2, [r3, #52]	; 0x34
 800f144:	e029      	b.n	800f19a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800f146:	683b      	ldr	r3, [r7, #0]
 800f148:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800f14c:	d10a      	bne.n	800f164 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800f14e:	6878      	ldr	r0, [r7, #4]
 800f150:	f000 fb64 	bl	800f81c <SD_WideBus_Enable>
 800f154:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f15a:	6a3b      	ldr	r3, [r7, #32]
 800f15c:	431a      	orrs	r2, r3
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	635a      	str	r2, [r3, #52]	; 0x34
 800f162:	e01a      	b.n	800f19a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800f164:	683b      	ldr	r3, [r7, #0]
 800f166:	2b00      	cmp	r3, #0
 800f168:	d10a      	bne.n	800f180 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800f16a:	6878      	ldr	r0, [r7, #4]
 800f16c:	f000 fba1 	bl	800f8b2 <SD_WideBus_Disable>
 800f170:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f176:	6a3b      	ldr	r3, [r7, #32]
 800f178:	431a      	orrs	r2, r3
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	635a      	str	r2, [r3, #52]	; 0x34
 800f17e:	e00c      	b.n	800f19a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f184:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	635a      	str	r2, [r3, #52]	; 0x34
 800f18c:	e005      	b.n	800f19a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f192:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	635a      	str	r2, [r3, #52]	; 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d007      	beq.n	800f1b2 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	4a5f      	ldr	r2, [pc, #380]	; (800f324 <HAL_SD_ConfigWideBusOperation+0x214>)
 800f1a8:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800f1aa:	2301      	movs	r3, #1
 800f1ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f1b0:	e096      	b.n	800f2e0 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800f1b2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800f1b6:	f04f 0100 	mov.w	r1, #0
 800f1ba:	f7fd fcf5 	bl	800cba8 <HAL_RCCEx_GetPeriphCLKFreq>
 800f1be:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800f1c0:	69fb      	ldr	r3, [r7, #28]
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	f000 8083 	beq.w	800f2ce <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	685b      	ldr	r3, [r3, #4]
 800f1cc:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	689b      	ldr	r3, [r3, #8]
 800f1d2:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800f1d4:	683b      	ldr	r3, [r7, #0]
 800f1d6:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	691b      	ldr	r3, [r3, #16]
 800f1dc:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	695a      	ldr	r2, [r3, #20]
 800f1e2:	69fb      	ldr	r3, [r7, #28]
 800f1e4:	4950      	ldr	r1, [pc, #320]	; (800f328 <HAL_SD_ConfigWideBusOperation+0x218>)
 800f1e6:	fba1 1303 	umull	r1, r3, r1, r3
 800f1ea:	0e1b      	lsrs	r3, r3, #24
 800f1ec:	429a      	cmp	r2, r3
 800f1ee:	d303      	bcc.n	800f1f8 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	695b      	ldr	r3, [r3, #20]
 800f1f4:	61bb      	str	r3, [r7, #24]
 800f1f6:	e05a      	b.n	800f2ae <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f1fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f200:	d103      	bne.n	800f20a <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	695b      	ldr	r3, [r3, #20]
 800f206:	61bb      	str	r3, [r7, #24]
 800f208:	e051      	b.n	800f2ae <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f20e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f212:	d126      	bne.n	800f262 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	695b      	ldr	r3, [r3, #20]
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d10e      	bne.n	800f23a <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800f21c:	69fb      	ldr	r3, [r7, #28]
 800f21e:	4a43      	ldr	r2, [pc, #268]	; (800f32c <HAL_SD_ConfigWideBusOperation+0x21c>)
 800f220:	4293      	cmp	r3, r2
 800f222:	d906      	bls.n	800f232 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800f224:	69fb      	ldr	r3, [r7, #28]
 800f226:	4a40      	ldr	r2, [pc, #256]	; (800f328 <HAL_SD_ConfigWideBusOperation+0x218>)
 800f228:	fba2 2303 	umull	r2, r3, r2, r3
 800f22c:	0e5b      	lsrs	r3, r3, #25
 800f22e:	61bb      	str	r3, [r7, #24]
 800f230:	e03d      	b.n	800f2ae <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	695b      	ldr	r3, [r3, #20]
 800f236:	61bb      	str	r3, [r7, #24]
 800f238:	e039      	b.n	800f2ae <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	695b      	ldr	r3, [r3, #20]
 800f23e:	005b      	lsls	r3, r3, #1
 800f240:	69fa      	ldr	r2, [r7, #28]
 800f242:	fbb2 f3f3 	udiv	r3, r2, r3
 800f246:	4a39      	ldr	r2, [pc, #228]	; (800f32c <HAL_SD_ConfigWideBusOperation+0x21c>)
 800f248:	4293      	cmp	r3, r2
 800f24a:	d906      	bls.n	800f25a <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800f24c:	69fb      	ldr	r3, [r7, #28]
 800f24e:	4a36      	ldr	r2, [pc, #216]	; (800f328 <HAL_SD_ConfigWideBusOperation+0x218>)
 800f250:	fba2 2303 	umull	r2, r3, r2, r3
 800f254:	0e5b      	lsrs	r3, r3, #25
 800f256:	61bb      	str	r3, [r7, #24]
 800f258:	e029      	b.n	800f2ae <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	695b      	ldr	r3, [r3, #20]
 800f25e:	61bb      	str	r3, [r7, #24]
 800f260:	e025      	b.n	800f2ae <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	695b      	ldr	r3, [r3, #20]
 800f266:	2b00      	cmp	r3, #0
 800f268:	d10e      	bne.n	800f288 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800f26a:	69fb      	ldr	r3, [r7, #28]
 800f26c:	4a30      	ldr	r2, [pc, #192]	; (800f330 <HAL_SD_ConfigWideBusOperation+0x220>)
 800f26e:	4293      	cmp	r3, r2
 800f270:	d906      	bls.n	800f280 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800f272:	69fb      	ldr	r3, [r7, #28]
 800f274:	4a2c      	ldr	r2, [pc, #176]	; (800f328 <HAL_SD_ConfigWideBusOperation+0x218>)
 800f276:	fba2 2303 	umull	r2, r3, r2, r3
 800f27a:	0e1b      	lsrs	r3, r3, #24
 800f27c:	61bb      	str	r3, [r7, #24]
 800f27e:	e016      	b.n	800f2ae <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	695b      	ldr	r3, [r3, #20]
 800f284:	61bb      	str	r3, [r7, #24]
 800f286:	e012      	b.n	800f2ae <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	695b      	ldr	r3, [r3, #20]
 800f28c:	005b      	lsls	r3, r3, #1
 800f28e:	69fa      	ldr	r2, [r7, #28]
 800f290:	fbb2 f3f3 	udiv	r3, r2, r3
 800f294:	4a26      	ldr	r2, [pc, #152]	; (800f330 <HAL_SD_ConfigWideBusOperation+0x220>)
 800f296:	4293      	cmp	r3, r2
 800f298:	d906      	bls.n	800f2a8 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800f29a:	69fb      	ldr	r3, [r7, #28]
 800f29c:	4a22      	ldr	r2, [pc, #136]	; (800f328 <HAL_SD_ConfigWideBusOperation+0x218>)
 800f29e:	fba2 2303 	umull	r2, r3, r2, r3
 800f2a2:	0e1b      	lsrs	r3, r3, #24
 800f2a4:	61bb      	str	r3, [r7, #24]
 800f2a6:	e002      	b.n	800f2ae <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	695b      	ldr	r3, [r3, #20]
 800f2ac:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	681c      	ldr	r4, [r3, #0]
 800f2b2:	466a      	mov	r2, sp
 800f2b4:	f107 0314 	add.w	r3, r7, #20
 800f2b8:	e893 0003 	ldmia.w	r3, {r0, r1}
 800f2bc:	e882 0003 	stmia.w	r2, {r0, r1}
 800f2c0:	f107 0308 	add.w	r3, r7, #8
 800f2c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 800f2c6:	4620      	mov	r0, r4
 800f2c8:	f003 ffe0 	bl	801328c <SDMMC_Init>
 800f2cc:	e008      	b.n	800f2e0 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f2d2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	635a      	str	r2, [r3, #52]	; 0x34
      status = HAL_ERROR;
 800f2da:	2301      	movs	r3, #1
 800f2dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	681b      	ldr	r3, [r3, #0]
 800f2e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f2e8:	4618      	mov	r0, r3
 800f2ea:	f004 f8ad 	bl	8013448 <SDMMC_CmdBlockLength>
 800f2ee:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f2f0:	6a3b      	ldr	r3, [r7, #32]
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d00c      	beq.n	800f310 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	4a0a      	ldr	r2, [pc, #40]	; (800f324 <HAL_SD_ConfigWideBusOperation+0x214>)
 800f2fc:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f302:	6a3b      	ldr	r3, [r7, #32]
 800f304:	431a      	orrs	r2, r3
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	635a      	str	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800f30a:	2301      	movs	r3, #1
 800f30c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	2201      	movs	r2, #1
 800f314:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800f318:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800f31c:	4618      	mov	r0, r3
 800f31e:	372c      	adds	r7, #44	; 0x2c
 800f320:	46bd      	mov	sp, r7
 800f322:	bd90      	pop	{r4, r7, pc}
 800f324:	1fe00fff 	.word	0x1fe00fff
 800f328:	55e63b89 	.word	0x55e63b89
 800f32c:	02faf080 	.word	0x02faf080
 800f330:	017d7840 	.word	0x017d7840

0800f334 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800f334:	b580      	push	{r7, lr}
 800f336:	b086      	sub	sp, #24
 800f338:	af00      	add	r7, sp, #0
 800f33a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800f33c:	2300      	movs	r3, #0
 800f33e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800f340:	f107 030c 	add.w	r3, r7, #12
 800f344:	4619      	mov	r1, r3
 800f346:	6878      	ldr	r0, [r7, #4]
 800f348:	f000 fa40 	bl	800f7cc <SD_SendStatus>
 800f34c:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f34e:	697b      	ldr	r3, [r7, #20]
 800f350:	2b00      	cmp	r3, #0
 800f352:	d005      	beq.n	800f360 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f358:	697b      	ldr	r3, [r7, #20]
 800f35a:	431a      	orrs	r2, r3
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	0a5b      	lsrs	r3, r3, #9
 800f364:	f003 030f 	and.w	r3, r3, #15
 800f368:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800f36a:	693b      	ldr	r3, [r7, #16]
}
 800f36c:	4618      	mov	r0, r3
 800f36e:	3718      	adds	r7, #24
 800f370:	46bd      	mov	sp, r7
 800f372:	bd80      	pop	{r7, pc}

0800f374 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800f374:	b580      	push	{r7, lr}
 800f376:	b090      	sub	sp, #64	; 0x40
 800f378:	af00      	add	r7, sp, #0
 800f37a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800f37c:	2300      	movs	r3, #0
 800f37e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800f380:	f7f4 ff3a 	bl	80041f8 <HAL_GetTick>
 800f384:	63f8      	str	r0, [r7, #60]	; 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	4618      	mov	r0, r3
 800f38c:	f003 ffd7 	bl	801333e <SDMMC_GetPowerState>
 800f390:	4603      	mov	r3, r0
 800f392:	2b00      	cmp	r3, #0
 800f394:	d102      	bne.n	800f39c <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800f396:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800f39a:	e0b5      	b.n	800f508 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f3a0:	2b03      	cmp	r3, #3
 800f3a2:	d02e      	beq.n	800f402 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	4618      	mov	r0, r3
 800f3aa:	f004 fa22 	bl	80137f2 <SDMMC_CmdSendCID>
 800f3ae:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800f3b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d001      	beq.n	800f3ba <SD_InitCard+0x46>
    {
      return errorstate;
 800f3b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3b8:	e0a6      	b.n	800f508 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	2100      	movs	r1, #0
 800f3c0:	4618      	mov	r0, r3
 800f3c2:	f004 f802 	bl	80133ca <SDMMC_GetResponse>
 800f3c6:	4602      	mov	r2, r0
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	681b      	ldr	r3, [r3, #0]
 800f3d0:	2104      	movs	r1, #4
 800f3d2:	4618      	mov	r0, r3
 800f3d4:	f003 fff9 	bl	80133ca <SDMMC_GetResponse>
 800f3d8:	4602      	mov	r2, r0
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	2108      	movs	r1, #8
 800f3e4:	4618      	mov	r0, r3
 800f3e6:	f003 fff0 	bl	80133ca <SDMMC_GetResponse>
 800f3ea:	4602      	mov	r2, r0
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	210c      	movs	r1, #12
 800f3f6:	4618      	mov	r0, r3
 800f3f8:	f003 ffe7 	bl	80133ca <SDMMC_GetResponse>
 800f3fc:	4602      	mov	r2, r0
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f406:	2b03      	cmp	r3, #3
 800f408:	d01d      	beq.n	800f446 <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800f40a:	e019      	b.n	800f440 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	f107 020a 	add.w	r2, r7, #10
 800f414:	4611      	mov	r1, r2
 800f416:	4618      	mov	r0, r3
 800f418:	f004 fa2a 	bl	8013870 <SDMMC_CmdSetRelAdd>
 800f41c:	63b8      	str	r0, [r7, #56]	; 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800f41e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f420:	2b00      	cmp	r3, #0
 800f422:	d001      	beq.n	800f428 <SD_InitCard+0xb4>
      {
        return errorstate;
 800f424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f426:	e06f      	b.n	800f508 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800f428:	f7f4 fee6 	bl	80041f8 <HAL_GetTick>
 800f42c:	4602      	mov	r2, r0
 800f42e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f430:	1ad3      	subs	r3, r2, r3
 800f432:	f241 3287 	movw	r2, #4999	; 0x1387
 800f436:	4293      	cmp	r3, r2
 800f438:	d902      	bls.n	800f440 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800f43a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f43e:	e063      	b.n	800f508 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800f440:	897b      	ldrh	r3, [r7, #10]
 800f442:	2b00      	cmp	r3, #0
 800f444:	d0e2      	beq.n	800f40c <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f44a:	2b03      	cmp	r3, #3
 800f44c:	d036      	beq.n	800f4bc <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800f44e:	897b      	ldrh	r3, [r7, #10]
 800f450:	461a      	mov	r2, r3
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	645a      	str	r2, [r3, #68]	; 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	681a      	ldr	r2, [r3, #0]
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f45e:	041b      	lsls	r3, r3, #16
 800f460:	4619      	mov	r1, r3
 800f462:	4610      	mov	r0, r2
 800f464:	f004 f9e4 	bl	8013830 <SDMMC_CmdSendCSD>
 800f468:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800f46a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	d001      	beq.n	800f474 <SD_InitCard+0x100>
    {
      return errorstate;
 800f470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f472:	e049      	b.n	800f508 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	681b      	ldr	r3, [r3, #0]
 800f478:	2100      	movs	r1, #0
 800f47a:	4618      	mov	r0, r3
 800f47c:	f003 ffa5 	bl	80133ca <SDMMC_GetResponse>
 800f480:	4602      	mov	r2, r0
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	65da      	str	r2, [r3, #92]	; 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	2104      	movs	r1, #4
 800f48c:	4618      	mov	r0, r3
 800f48e:	f003 ff9c 	bl	80133ca <SDMMC_GetResponse>
 800f492:	4602      	mov	r2, r0
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	681b      	ldr	r3, [r3, #0]
 800f49c:	2108      	movs	r1, #8
 800f49e:	4618      	mov	r0, r3
 800f4a0:	f003 ff93 	bl	80133ca <SDMMC_GetResponse>
 800f4a4:	4602      	mov	r2, r0
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	210c      	movs	r1, #12
 800f4b0:	4618      	mov	r0, r3
 800f4b2:	f003 ff8a 	bl	80133ca <SDMMC_GetResponse>
 800f4b6:	4602      	mov	r2, r0
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	669a      	str	r2, [r3, #104]	; 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	681b      	ldr	r3, [r3, #0]
 800f4c0:	2104      	movs	r1, #4
 800f4c2:	4618      	mov	r0, r3
 800f4c4:	f003 ff81 	bl	80133ca <SDMMC_GetResponse>
 800f4c8:	4603      	mov	r3, r0
 800f4ca:	0d1a      	lsrs	r2, r3, #20
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800f4d0:	f107 030c 	add.w	r3, r7, #12
 800f4d4:	4619      	mov	r1, r3
 800f4d6:	6878      	ldr	r0, [r7, #4]
 800f4d8:	f7ff fb8c 	bl	800ebf4 <HAL_SD_GetCardCSD>
 800f4dc:	4603      	mov	r3, r0
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d002      	beq.n	800f4e8 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f4e2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f4e6:	e00f      	b.n	800f508 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	681a      	ldr	r2, [r3, #0]
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f4f0:	041b      	lsls	r3, r3, #16
 800f4f2:	4619      	mov	r1, r3
 800f4f4:	4610      	mov	r0, r2
 800f4f6:	f004 f893 	bl	8013620 <SDMMC_CmdSelDesel>
 800f4fa:	63b8      	str	r0, [r7, #56]	; 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800f4fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d001      	beq.n	800f506 <SD_InitCard+0x192>
  {
    return errorstate;
 800f502:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f504:	e000      	b.n	800f508 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800f506:	2300      	movs	r3, #0
}
 800f508:	4618      	mov	r0, r3
 800f50a:	3740      	adds	r7, #64	; 0x40
 800f50c:	46bd      	mov	sp, r7
 800f50e:	bd80      	pop	{r7, pc}

0800f510 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800f510:	b580      	push	{r7, lr}
 800f512:	b086      	sub	sp, #24
 800f514:	af00      	add	r7, sp, #0
 800f516:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f518:	2300      	movs	r3, #0
 800f51a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800f51c:	2300      	movs	r3, #0
 800f51e:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800f520:	2300      	movs	r3, #0
 800f522:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	4618      	mov	r0, r3
 800f52a:	f004 f89c 	bl	8013666 <SDMMC_CmdGoIdleState>
 800f52e:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	2b00      	cmp	r3, #0
 800f534:	d001      	beq.n	800f53a <SD_PowerON+0x2a>
  {
    return errorstate;
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	e072      	b.n	800f620 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	681b      	ldr	r3, [r3, #0]
 800f53e:	4618      	mov	r0, r3
 800f540:	f004 f8af 	bl	80136a2 <SDMMC_CmdOperCond>
 800f544:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800f546:	68fb      	ldr	r3, [r7, #12]
 800f548:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f54c:	d10d      	bne.n	800f56a <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	2200      	movs	r2, #0
 800f552:	63da      	str	r2, [r3, #60]	; 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	681b      	ldr	r3, [r3, #0]
 800f558:	4618      	mov	r0, r3
 800f55a:	f004 f884 	bl	8013666 <SDMMC_CmdGoIdleState>
 800f55e:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	2b00      	cmp	r3, #0
 800f564:	d004      	beq.n	800f570 <SD_PowerON+0x60>
    {
      return errorstate;
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	e05a      	b.n	800f620 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	2201      	movs	r2, #1
 800f56e:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f574:	2b01      	cmp	r3, #1
 800f576:	d137      	bne.n	800f5e8 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	2100      	movs	r1, #0
 800f57e:	4618      	mov	r0, r3
 800f580:	f004 f8af 	bl	80136e2 <SDMMC_CmdAppCommand>
 800f584:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f586:	68fb      	ldr	r3, [r7, #12]
 800f588:	2b00      	cmp	r3, #0
 800f58a:	d02d      	beq.n	800f5e8 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f58c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f590:	e046      	b.n	800f620 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	681b      	ldr	r3, [r3, #0]
 800f596:	2100      	movs	r1, #0
 800f598:	4618      	mov	r0, r3
 800f59a:	f004 f8a2 	bl	80136e2 <SDMMC_CmdAppCommand>
 800f59e:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d001      	beq.n	800f5aa <SD_PowerON+0x9a>
    {
      return errorstate;
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	e03a      	b.n	800f620 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	681b      	ldr	r3, [r3, #0]
 800f5ae:	491e      	ldr	r1, [pc, #120]	; (800f628 <SD_PowerON+0x118>)
 800f5b0:	4618      	mov	r0, r3
 800f5b2:	f004 f8b9 	bl	8013728 <SDMMC_CmdAppOperCommand>
 800f5b6:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800f5b8:	68fb      	ldr	r3, [r7, #12]
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	d002      	beq.n	800f5c4 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f5be:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f5c2:	e02d      	b.n	800f620 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	681b      	ldr	r3, [r3, #0]
 800f5c8:	2100      	movs	r1, #0
 800f5ca:	4618      	mov	r0, r3
 800f5cc:	f003 fefd 	bl	80133ca <SDMMC_GetResponse>
 800f5d0:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800f5d2:	697b      	ldr	r3, [r7, #20]
 800f5d4:	0fdb      	lsrs	r3, r3, #31
 800f5d6:	2b01      	cmp	r3, #1
 800f5d8:	d101      	bne.n	800f5de <SD_PowerON+0xce>
 800f5da:	2301      	movs	r3, #1
 800f5dc:	e000      	b.n	800f5e0 <SD_PowerON+0xd0>
 800f5de:	2300      	movs	r3, #0
 800f5e0:	613b      	str	r3, [r7, #16]

    count++;
 800f5e2:	68bb      	ldr	r3, [r7, #8]
 800f5e4:	3301      	adds	r3, #1
 800f5e6:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800f5e8:	68bb      	ldr	r3, [r7, #8]
 800f5ea:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800f5ee:	4293      	cmp	r3, r2
 800f5f0:	d802      	bhi.n	800f5f8 <SD_PowerON+0xe8>
 800f5f2:	693b      	ldr	r3, [r7, #16]
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d0cc      	beq.n	800f592 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800f5f8:	68bb      	ldr	r3, [r7, #8]
 800f5fa:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800f5fe:	4293      	cmp	r3, r2
 800f600:	d902      	bls.n	800f608 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800f602:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800f606:	e00b      	b.n	800f620 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	2200      	movs	r2, #0
 800f60c:	639a      	str	r2, [r3, #56]	; 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800f60e:	697b      	ldr	r3, [r7, #20]
 800f610:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800f614:	2b00      	cmp	r3, #0
 800f616:	d002      	beq.n	800f61e <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	2201      	movs	r2, #1
 800f61c:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800f61e:	2300      	movs	r3, #0
}
 800f620:	4618      	mov	r0, r3
 800f622:	3718      	adds	r7, #24
 800f624:	46bd      	mov	sp, r7
 800f626:	bd80      	pop	{r7, pc}
 800f628:	c1100000 	.word	0xc1100000

0800f62c <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800f62c:	b580      	push	{r7, lr}
 800f62e:	b08c      	sub	sp, #48	; 0x30
 800f630:	af00      	add	r7, sp, #0
 800f632:	6078      	str	r0, [r7, #4]
 800f634:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800f636:	f7f4 fddf 	bl	80041f8 <HAL_GetTick>
 800f63a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800f63c:	683b      	ldr	r3, [r7, #0]
 800f63e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	681b      	ldr	r3, [r3, #0]
 800f644:	2100      	movs	r1, #0
 800f646:	4618      	mov	r0, r3
 800f648:	f003 febf 	bl	80133ca <SDMMC_GetResponse>
 800f64c:	4603      	mov	r3, r0
 800f64e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f652:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f656:	d102      	bne.n	800f65e <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800f658:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f65c:	e0b0      	b.n	800f7c0 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	2140      	movs	r1, #64	; 0x40
 800f664:	4618      	mov	r0, r3
 800f666:	f003 feef 	bl	8013448 <SDMMC_CmdBlockLength>
 800f66a:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f66c:	6a3b      	ldr	r3, [r7, #32]
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d005      	beq.n	800f67e <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800f67a:	6a3b      	ldr	r3, [r7, #32]
 800f67c:	e0a0      	b.n	800f7c0 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	681a      	ldr	r2, [r3, #0]
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f686:	041b      	lsls	r3, r3, #16
 800f688:	4619      	mov	r1, r3
 800f68a:	4610      	mov	r0, r2
 800f68c:	f004 f829 	bl	80136e2 <SDMMC_CmdAppCommand>
 800f690:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f692:	6a3b      	ldr	r3, [r7, #32]
 800f694:	2b00      	cmp	r3, #0
 800f696:	d005      	beq.n	800f6a4 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800f6a0:	6a3b      	ldr	r3, [r7, #32]
 800f6a2:	e08d      	b.n	800f7c0 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800f6a4:	f04f 33ff 	mov.w	r3, #4294967295
 800f6a8:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800f6aa:	2340      	movs	r3, #64	; 0x40
 800f6ac:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800f6ae:	2360      	movs	r3, #96	; 0x60
 800f6b0:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800f6b2:	2302      	movs	r3, #2
 800f6b4:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800f6b6:	2300      	movs	r3, #0
 800f6b8:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800f6ba:	2301      	movs	r3, #1
 800f6bc:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	681b      	ldr	r3, [r3, #0]
 800f6c2:	f107 0208 	add.w	r2, r7, #8
 800f6c6:	4611      	mov	r1, r2
 800f6c8:	4618      	mov	r0, r3
 800f6ca:	f003 fe91 	bl	80133f0 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	681b      	ldr	r3, [r3, #0]
 800f6d2:	4618      	mov	r0, r3
 800f6d4:	f004 f911 	bl	80138fa <SDMMC_CmdStatusRegister>
 800f6d8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f6da:	6a3b      	ldr	r3, [r7, #32]
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d02b      	beq.n	800f738 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800f6e8:	6a3b      	ldr	r3, [r7, #32]
 800f6ea:	e069      	b.n	800f7c0 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	681b      	ldr	r3, [r3, #0]
 800f6f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f6f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d013      	beq.n	800f722 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800f6fa:	2300      	movs	r3, #0
 800f6fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f6fe:	e00d      	b.n	800f71c <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	681b      	ldr	r3, [r3, #0]
 800f704:	4618      	mov	r0, r3
 800f706:	f003 fdeb 	bl	80132e0 <SDMMC_ReadFIFO>
 800f70a:	4602      	mov	r2, r0
 800f70c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f70e:	601a      	str	r2, [r3, #0]
        pData++;
 800f710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f712:	3304      	adds	r3, #4
 800f714:	62bb      	str	r3, [r7, #40]	; 0x28
      for (count = 0U; count < 8U; count++)
 800f716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f718:	3301      	adds	r3, #1
 800f71a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f71c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f71e:	2b07      	cmp	r3, #7
 800f720:	d9ee      	bls.n	800f700 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800f722:	f7f4 fd69 	bl	80041f8 <HAL_GetTick>
 800f726:	4602      	mov	r2, r0
 800f728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f72a:	1ad3      	subs	r3, r2, r3
 800f72c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f730:	d102      	bne.n	800f738 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800f732:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f736:	e043      	b.n	800f7c0 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	681b      	ldr	r3, [r3, #0]
 800f73c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f73e:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800f742:	2b00      	cmp	r3, #0
 800f744:	d0d2      	beq.n	800f6ec <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	681b      	ldr	r3, [r3, #0]
 800f74a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f74c:	f003 0308 	and.w	r3, r3, #8
 800f750:	2b00      	cmp	r3, #0
 800f752:	d001      	beq.n	800f758 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800f754:	2308      	movs	r3, #8
 800f756:	e033      	b.n	800f7c0 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	681b      	ldr	r3, [r3, #0]
 800f75c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f75e:	f003 0302 	and.w	r3, r3, #2
 800f762:	2b00      	cmp	r3, #0
 800f764:	d001      	beq.n	800f76a <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800f766:	2302      	movs	r3, #2
 800f768:	e02a      	b.n	800f7c0 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f770:	f003 0320 	and.w	r3, r3, #32
 800f774:	2b00      	cmp	r3, #0
 800f776:	d017      	beq.n	800f7a8 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800f778:	2320      	movs	r3, #32
 800f77a:	e021      	b.n	800f7c0 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	681b      	ldr	r3, [r3, #0]
 800f780:	4618      	mov	r0, r3
 800f782:	f003 fdad 	bl	80132e0 <SDMMC_ReadFIFO>
 800f786:	4602      	mov	r2, r0
 800f788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f78a:	601a      	str	r2, [r3, #0]
    pData++;
 800f78c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f78e:	3304      	adds	r3, #4
 800f790:	62bb      	str	r3, [r7, #40]	; 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800f792:	f7f4 fd31 	bl	80041f8 <HAL_GetTick>
 800f796:	4602      	mov	r2, r0
 800f798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f79a:	1ad3      	subs	r3, r2, r3
 800f79c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f7a0:	d102      	bne.n	800f7a8 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800f7a2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f7a6:	e00b      	b.n	800f7c0 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	681b      	ldr	r3, [r3, #0]
 800f7ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f7ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d1e2      	bne.n	800f77c <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	681b      	ldr	r3, [r3, #0]
 800f7ba:	4a03      	ldr	r2, [pc, #12]	; (800f7c8 <SD_SendSDStatus+0x19c>)
 800f7bc:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 800f7be:	2300      	movs	r3, #0
}
 800f7c0:	4618      	mov	r0, r3
 800f7c2:	3730      	adds	r7, #48	; 0x30
 800f7c4:	46bd      	mov	sp, r7
 800f7c6:	bd80      	pop	{r7, pc}
 800f7c8:	18000f3a 	.word	0x18000f3a

0800f7cc <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800f7cc:	b580      	push	{r7, lr}
 800f7ce:	b084      	sub	sp, #16
 800f7d0:	af00      	add	r7, sp, #0
 800f7d2:	6078      	str	r0, [r7, #4]
 800f7d4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800f7d6:	683b      	ldr	r3, [r7, #0]
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d102      	bne.n	800f7e2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800f7dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f7e0:	e018      	b.n	800f814 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	681a      	ldr	r2, [r3, #0]
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f7ea:	041b      	lsls	r3, r3, #16
 800f7ec:	4619      	mov	r1, r3
 800f7ee:	4610      	mov	r0, r2
 800f7f0:	f004 f860 	bl	80138b4 <SDMMC_CmdSendStatus>
 800f7f4:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f7f6:	68fb      	ldr	r3, [r7, #12]
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d001      	beq.n	800f800 <SD_SendStatus+0x34>
  {
    return errorstate;
 800f7fc:	68fb      	ldr	r3, [r7, #12]
 800f7fe:	e009      	b.n	800f814 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	681b      	ldr	r3, [r3, #0]
 800f804:	2100      	movs	r1, #0
 800f806:	4618      	mov	r0, r3
 800f808:	f003 fddf 	bl	80133ca <SDMMC_GetResponse>
 800f80c:	4602      	mov	r2, r0
 800f80e:	683b      	ldr	r3, [r7, #0]
 800f810:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800f812:	2300      	movs	r3, #0
}
 800f814:	4618      	mov	r0, r3
 800f816:	3710      	adds	r7, #16
 800f818:	46bd      	mov	sp, r7
 800f81a:	bd80      	pop	{r7, pc}

0800f81c <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800f81c:	b580      	push	{r7, lr}
 800f81e:	b086      	sub	sp, #24
 800f820:	af00      	add	r7, sp, #0
 800f822:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800f824:	2300      	movs	r3, #0
 800f826:	60fb      	str	r3, [r7, #12]
 800f828:	2300      	movs	r3, #0
 800f82a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	2100      	movs	r1, #0
 800f832:	4618      	mov	r0, r3
 800f834:	f003 fdc9 	bl	80133ca <SDMMC_GetResponse>
 800f838:	4603      	mov	r3, r0
 800f83a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f83e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f842:	d102      	bne.n	800f84a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800f844:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f848:	e02f      	b.n	800f8aa <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800f84a:	f107 030c 	add.w	r3, r7, #12
 800f84e:	4619      	mov	r1, r3
 800f850:	6878      	ldr	r0, [r7, #4]
 800f852:	f000 f879 	bl	800f948 <SD_FindSCR>
 800f856:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f858:	697b      	ldr	r3, [r7, #20]
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d001      	beq.n	800f862 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800f85e:	697b      	ldr	r3, [r7, #20]
 800f860:	e023      	b.n	800f8aa <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800f862:	693b      	ldr	r3, [r7, #16]
 800f864:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d01c      	beq.n	800f8a6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	681a      	ldr	r2, [r3, #0]
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f874:	041b      	lsls	r3, r3, #16
 800f876:	4619      	mov	r1, r3
 800f878:	4610      	mov	r0, r2
 800f87a:	f003 ff32 	bl	80136e2 <SDMMC_CmdAppCommand>
 800f87e:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f880:	697b      	ldr	r3, [r7, #20]
 800f882:	2b00      	cmp	r3, #0
 800f884:	d001      	beq.n	800f88a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800f886:	697b      	ldr	r3, [r7, #20]
 800f888:	e00f      	b.n	800f8aa <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	2102      	movs	r1, #2
 800f890:	4618      	mov	r0, r3
 800f892:	f003 ff69 	bl	8013768 <SDMMC_CmdBusWidth>
 800f896:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f898:	697b      	ldr	r3, [r7, #20]
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d001      	beq.n	800f8a2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800f89e:	697b      	ldr	r3, [r7, #20]
 800f8a0:	e003      	b.n	800f8aa <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800f8a2:	2300      	movs	r3, #0
 800f8a4:	e001      	b.n	800f8aa <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800f8a6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800f8aa:	4618      	mov	r0, r3
 800f8ac:	3718      	adds	r7, #24
 800f8ae:	46bd      	mov	sp, r7
 800f8b0:	bd80      	pop	{r7, pc}

0800f8b2 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800f8b2:	b580      	push	{r7, lr}
 800f8b4:	b086      	sub	sp, #24
 800f8b6:	af00      	add	r7, sp, #0
 800f8b8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800f8ba:	2300      	movs	r3, #0
 800f8bc:	60fb      	str	r3, [r7, #12]
 800f8be:	2300      	movs	r3, #0
 800f8c0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	681b      	ldr	r3, [r3, #0]
 800f8c6:	2100      	movs	r1, #0
 800f8c8:	4618      	mov	r0, r3
 800f8ca:	f003 fd7e 	bl	80133ca <SDMMC_GetResponse>
 800f8ce:	4603      	mov	r3, r0
 800f8d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f8d4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f8d8:	d102      	bne.n	800f8e0 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800f8da:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f8de:	e02f      	b.n	800f940 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800f8e0:	f107 030c 	add.w	r3, r7, #12
 800f8e4:	4619      	mov	r1, r3
 800f8e6:	6878      	ldr	r0, [r7, #4]
 800f8e8:	f000 f82e 	bl	800f948 <SD_FindSCR>
 800f8ec:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f8ee:	697b      	ldr	r3, [r7, #20]
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d001      	beq.n	800f8f8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800f8f4:	697b      	ldr	r3, [r7, #20]
 800f8f6:	e023      	b.n	800f940 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800f8f8:	693b      	ldr	r3, [r7, #16]
 800f8fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d01c      	beq.n	800f93c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	681a      	ldr	r2, [r3, #0]
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f90a:	041b      	lsls	r3, r3, #16
 800f90c:	4619      	mov	r1, r3
 800f90e:	4610      	mov	r0, r2
 800f910:	f003 fee7 	bl	80136e2 <SDMMC_CmdAppCommand>
 800f914:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f916:	697b      	ldr	r3, [r7, #20]
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d001      	beq.n	800f920 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800f91c:	697b      	ldr	r3, [r7, #20]
 800f91e:	e00f      	b.n	800f940 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	681b      	ldr	r3, [r3, #0]
 800f924:	2100      	movs	r1, #0
 800f926:	4618      	mov	r0, r3
 800f928:	f003 ff1e 	bl	8013768 <SDMMC_CmdBusWidth>
 800f92c:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f92e:	697b      	ldr	r3, [r7, #20]
 800f930:	2b00      	cmp	r3, #0
 800f932:	d001      	beq.n	800f938 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800f934:	697b      	ldr	r3, [r7, #20]
 800f936:	e003      	b.n	800f940 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800f938:	2300      	movs	r3, #0
 800f93a:	e001      	b.n	800f940 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800f93c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800f940:	4618      	mov	r0, r3
 800f942:	3718      	adds	r7, #24
 800f944:	46bd      	mov	sp, r7
 800f946:	bd80      	pop	{r7, pc}

0800f948 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800f948:	b580      	push	{r7, lr}
 800f94a:	b08e      	sub	sp, #56	; 0x38
 800f94c:	af00      	add	r7, sp, #0
 800f94e:	6078      	str	r0, [r7, #4]
 800f950:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800f952:	f7f4 fc51 	bl	80041f8 <HAL_GetTick>
 800f956:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800f958:	2300      	movs	r3, #0
 800f95a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800f95c:	2300      	movs	r3, #0
 800f95e:	60bb      	str	r3, [r7, #8]
 800f960:	2300      	movs	r3, #0
 800f962:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800f964:	683b      	ldr	r3, [r7, #0]
 800f966:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	681b      	ldr	r3, [r3, #0]
 800f96c:	2108      	movs	r1, #8
 800f96e:	4618      	mov	r0, r3
 800f970:	f003 fd6a 	bl	8013448 <SDMMC_CmdBlockLength>
 800f974:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800f976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f978:	2b00      	cmp	r3, #0
 800f97a:	d001      	beq.n	800f980 <SD_FindSCR+0x38>
  {
    return errorstate;
 800f97c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f97e:	e0ad      	b.n	800fadc <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	681a      	ldr	r2, [r3, #0]
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f988:	041b      	lsls	r3, r3, #16
 800f98a:	4619      	mov	r1, r3
 800f98c:	4610      	mov	r0, r2
 800f98e:	f003 fea8 	bl	80136e2 <SDMMC_CmdAppCommand>
 800f992:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800f994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f996:	2b00      	cmp	r3, #0
 800f998:	d001      	beq.n	800f99e <SD_FindSCR+0x56>
  {
    return errorstate;
 800f99a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f99c:	e09e      	b.n	800fadc <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800f99e:	f04f 33ff 	mov.w	r3, #4294967295
 800f9a2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800f9a4:	2308      	movs	r3, #8
 800f9a6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800f9a8:	2330      	movs	r3, #48	; 0x30
 800f9aa:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800f9ac:	2302      	movs	r3, #2
 800f9ae:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800f9b0:	2300      	movs	r3, #0
 800f9b2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800f9b4:	2301      	movs	r3, #1
 800f9b6:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	f107 0210 	add.w	r2, r7, #16
 800f9c0:	4611      	mov	r1, r2
 800f9c2:	4618      	mov	r0, r3
 800f9c4:	f003 fd14 	bl	80133f0 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	681b      	ldr	r3, [r3, #0]
 800f9cc:	4618      	mov	r0, r3
 800f9ce:	f003 feee 	bl	80137ae <SDMMC_CmdSendSCR>
 800f9d2:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800f9d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d027      	beq.n	800fa2a <SD_FindSCR+0xe2>
  {
    return errorstate;
 800f9da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9dc:	e07e      	b.n	800fadc <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f9e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d113      	bne.n	800fa14 <SD_FindSCR+0xcc>
 800f9ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f9ee:	2b00      	cmp	r3, #0
 800f9f0:	d110      	bne.n	800fa14 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	681b      	ldr	r3, [r3, #0]
 800f9f6:	4618      	mov	r0, r3
 800f9f8:	f003 fc72 	bl	80132e0 <SDMMC_ReadFIFO>
 800f9fc:	4603      	mov	r3, r0
 800f9fe:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	4618      	mov	r0, r3
 800fa06:	f003 fc6b 	bl	80132e0 <SDMMC_ReadFIFO>
 800fa0a:	4603      	mov	r3, r0
 800fa0c:	60fb      	str	r3, [r7, #12]
      index++;
 800fa0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fa10:	3301      	adds	r3, #1
 800fa12:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800fa14:	f7f4 fbf0 	bl	80041f8 <HAL_GetTick>
 800fa18:	4602      	mov	r2, r0
 800fa1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa1c:	1ad3      	subs	r3, r2, r3
 800fa1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa22:	d102      	bne.n	800fa2a <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800fa24:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800fa28:	e058      	b.n	800fadc <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	681b      	ldr	r3, [r3, #0]
 800fa2e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fa30:	f240 532a 	movw	r3, #1322	; 0x52a
 800fa34:	4013      	ands	r3, r2
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d0d1      	beq.n	800f9de <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fa40:	f003 0308 	and.w	r3, r3, #8
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d005      	beq.n	800fa54 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	681b      	ldr	r3, [r3, #0]
 800fa4c:	2208      	movs	r2, #8
 800fa4e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800fa50:	2308      	movs	r3, #8
 800fa52:	e043      	b.n	800fadc <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	681b      	ldr	r3, [r3, #0]
 800fa58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fa5a:	f003 0302 	and.w	r3, r3, #2
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	d005      	beq.n	800fa6e <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	681b      	ldr	r3, [r3, #0]
 800fa66:	2202      	movs	r2, #2
 800fa68:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800fa6a:	2302      	movs	r3, #2
 800fa6c:	e036      	b.n	800fadc <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	681b      	ldr	r3, [r3, #0]
 800fa72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fa74:	f003 0320 	and.w	r3, r3, #32
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	d005      	beq.n	800fa88 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	2220      	movs	r2, #32
 800fa82:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800fa84:	2320      	movs	r3, #32
 800fa86:	e029      	b.n	800fadc <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	4a15      	ldr	r2, [pc, #84]	; (800fae4 <SD_FindSCR+0x19c>)
 800fa8e:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	061a      	lsls	r2, r3, #24
 800fa94:	68fb      	ldr	r3, [r7, #12]
 800fa96:	021b      	lsls	r3, r3, #8
 800fa98:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800fa9c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800fa9e:	68fb      	ldr	r3, [r7, #12]
 800faa0:	0a1b      	lsrs	r3, r3, #8
 800faa2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800faa6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	0e1b      	lsrs	r3, r3, #24
 800faac:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800faae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fab0:	601a      	str	r2, [r3, #0]
    scr++;
 800fab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fab4:	3304      	adds	r3, #4
 800fab6:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800fab8:	68bb      	ldr	r3, [r7, #8]
 800faba:	061a      	lsls	r2, r3, #24
 800fabc:	68bb      	ldr	r3, [r7, #8]
 800fabe:	021b      	lsls	r3, r3, #8
 800fac0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800fac4:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800fac6:	68bb      	ldr	r3, [r7, #8]
 800fac8:	0a1b      	lsrs	r3, r3, #8
 800faca:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800face:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800fad0:	68bb      	ldr	r3, [r7, #8]
 800fad2:	0e1b      	lsrs	r3, r3, #24
 800fad4:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800fad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fad8:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800fada:	2300      	movs	r3, #0
}
 800fadc:	4618      	mov	r0, r3
 800fade:	3738      	adds	r7, #56	; 0x38
 800fae0:	46bd      	mov	sp, r7
 800fae2:	bd80      	pop	{r7, pc}
 800fae4:	18000f3a 	.word	0x18000f3a

0800fae8 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800fae8:	b580      	push	{r7, lr}
 800faea:	b086      	sub	sp, #24
 800faec:	af00      	add	r7, sp, #0
 800faee:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800faf4:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= 32U)
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fafa:	2b1f      	cmp	r3, #31
 800fafc:	d936      	bls.n	800fb6c <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < 8U; count++)
 800fafe:	2300      	movs	r3, #0
 800fb00:	617b      	str	r3, [r7, #20]
 800fb02:	e027      	b.n	800fb54 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	4618      	mov	r0, r3
 800fb0a:	f003 fbe9 	bl	80132e0 <SDMMC_ReadFIFO>
 800fb0e:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	b2da      	uxtb	r2, r3
 800fb14:	693b      	ldr	r3, [r7, #16]
 800fb16:	701a      	strb	r2, [r3, #0]
      tmp++;
 800fb18:	693b      	ldr	r3, [r7, #16]
 800fb1a:	3301      	adds	r3, #1
 800fb1c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800fb1e:	68fb      	ldr	r3, [r7, #12]
 800fb20:	0a1b      	lsrs	r3, r3, #8
 800fb22:	b2da      	uxtb	r2, r3
 800fb24:	693b      	ldr	r3, [r7, #16]
 800fb26:	701a      	strb	r2, [r3, #0]
      tmp++;
 800fb28:	693b      	ldr	r3, [r7, #16]
 800fb2a:	3301      	adds	r3, #1
 800fb2c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800fb2e:	68fb      	ldr	r3, [r7, #12]
 800fb30:	0c1b      	lsrs	r3, r3, #16
 800fb32:	b2da      	uxtb	r2, r3
 800fb34:	693b      	ldr	r3, [r7, #16]
 800fb36:	701a      	strb	r2, [r3, #0]
      tmp++;
 800fb38:	693b      	ldr	r3, [r7, #16]
 800fb3a:	3301      	adds	r3, #1
 800fb3c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800fb3e:	68fb      	ldr	r3, [r7, #12]
 800fb40:	0e1b      	lsrs	r3, r3, #24
 800fb42:	b2da      	uxtb	r2, r3
 800fb44:	693b      	ldr	r3, [r7, #16]
 800fb46:	701a      	strb	r2, [r3, #0]
      tmp++;
 800fb48:	693b      	ldr	r3, [r7, #16]
 800fb4a:	3301      	adds	r3, #1
 800fb4c:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < 8U; count++)
 800fb4e:	697b      	ldr	r3, [r7, #20]
 800fb50:	3301      	adds	r3, #1
 800fb52:	617b      	str	r3, [r7, #20]
 800fb54:	697b      	ldr	r3, [r7, #20]
 800fb56:	2b07      	cmp	r3, #7
 800fb58:	d9d4      	bls.n	800fb04 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	693a      	ldr	r2, [r7, #16]
 800fb5e:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize -= 32U;
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fb64:	f1a3 0220 	sub.w	r2, r3, #32
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 800fb6c:	bf00      	nop
 800fb6e:	3718      	adds	r7, #24
 800fb70:	46bd      	mov	sp, r7
 800fb72:	bd80      	pop	{r7, pc}

0800fb74 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800fb74:	b580      	push	{r7, lr}
 800fb76:	b086      	sub	sp, #24
 800fb78:	af00      	add	r7, sp, #0
 800fb7a:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	69db      	ldr	r3, [r3, #28]
 800fb80:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= 32U)
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	6a1b      	ldr	r3, [r3, #32]
 800fb86:	2b1f      	cmp	r3, #31
 800fb88:	d93a      	bls.n	800fc00 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < 8U; count++)
 800fb8a:	2300      	movs	r3, #0
 800fb8c:	617b      	str	r3, [r7, #20]
 800fb8e:	e02b      	b.n	800fbe8 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800fb90:	693b      	ldr	r3, [r7, #16]
 800fb92:	781b      	ldrb	r3, [r3, #0]
 800fb94:	60fb      	str	r3, [r7, #12]
      tmp++;
 800fb96:	693b      	ldr	r3, [r7, #16]
 800fb98:	3301      	adds	r3, #1
 800fb9a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800fb9c:	693b      	ldr	r3, [r7, #16]
 800fb9e:	781b      	ldrb	r3, [r3, #0]
 800fba0:	021a      	lsls	r2, r3, #8
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	4313      	orrs	r3, r2
 800fba6:	60fb      	str	r3, [r7, #12]
      tmp++;
 800fba8:	693b      	ldr	r3, [r7, #16]
 800fbaa:	3301      	adds	r3, #1
 800fbac:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800fbae:	693b      	ldr	r3, [r7, #16]
 800fbb0:	781b      	ldrb	r3, [r3, #0]
 800fbb2:	041a      	lsls	r2, r3, #16
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	4313      	orrs	r3, r2
 800fbb8:	60fb      	str	r3, [r7, #12]
      tmp++;
 800fbba:	693b      	ldr	r3, [r7, #16]
 800fbbc:	3301      	adds	r3, #1
 800fbbe:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800fbc0:	693b      	ldr	r3, [r7, #16]
 800fbc2:	781b      	ldrb	r3, [r3, #0]
 800fbc4:	061a      	lsls	r2, r3, #24
 800fbc6:	68fb      	ldr	r3, [r7, #12]
 800fbc8:	4313      	orrs	r3, r2
 800fbca:	60fb      	str	r3, [r7, #12]
      tmp++;
 800fbcc:	693b      	ldr	r3, [r7, #16]
 800fbce:	3301      	adds	r3, #1
 800fbd0:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	f107 020c 	add.w	r2, r7, #12
 800fbda:	4611      	mov	r1, r2
 800fbdc:	4618      	mov	r0, r3
 800fbde:	f003 fb8c 	bl	80132fa <SDMMC_WriteFIFO>
    for (count = 0U; count < 8U; count++)
 800fbe2:	697b      	ldr	r3, [r7, #20]
 800fbe4:	3301      	adds	r3, #1
 800fbe6:	617b      	str	r3, [r7, #20]
 800fbe8:	697b      	ldr	r3, [r7, #20]
 800fbea:	2b07      	cmp	r3, #7
 800fbec:	d9d0      	bls.n	800fb90 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	693a      	ldr	r2, [r7, #16]
 800fbf2:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= 32U;
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	6a1b      	ldr	r3, [r3, #32]
 800fbf8:	f1a3 0220 	sub.w	r2, r3, #32
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	621a      	str	r2, [r3, #32]
  }
}
 800fc00:	bf00      	nop
 800fc02:	3718      	adds	r7, #24
 800fc04:	46bd      	mov	sp, r7
 800fc06:	bd80      	pop	{r7, pc}

0800fc08 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800fc08:	b480      	push	{r7}
 800fc0a:	b083      	sub	sp, #12
 800fc0c:	af00      	add	r7, sp, #0
 800fc0e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800fc10:	bf00      	nop
 800fc12:	370c      	adds	r7, #12
 800fc14:	46bd      	mov	sp, r7
 800fc16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc1a:	4770      	bx	lr

0800fc1c <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800fc1c:	b480      	push	{r7}
 800fc1e:	b083      	sub	sp, #12
 800fc20:	af00      	add	r7, sp, #0
 800fc22:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800fc24:	bf00      	nop
 800fc26:	370c      	adds	r7, #12
 800fc28:	46bd      	mov	sp, r7
 800fc2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc2e:	4770      	bx	lr

0800fc30 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800fc30:	b480      	push	{r7}
 800fc32:	b083      	sub	sp, #12
 800fc34:	af00      	add	r7, sp, #0
 800fc36:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800fc38:	bf00      	nop
 800fc3a:	370c      	adds	r7, #12
 800fc3c:	46bd      	mov	sp, r7
 800fc3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc42:	4770      	bx	lr

0800fc44 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800fc44:	b480      	push	{r7}
 800fc46:	b083      	sub	sp, #12
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800fc4c:	bf00      	nop
 800fc4e:	370c      	adds	r7, #12
 800fc50:	46bd      	mov	sp, r7
 800fc52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc56:	4770      	bx	lr

0800fc58 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800fc58:	b580      	push	{r7, lr}
 800fc5a:	b084      	sub	sp, #16
 800fc5c:	af00      	add	r7, sp, #0
 800fc5e:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d101      	bne.n	800fc6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800fc66:	2301      	movs	r3, #1
 800fc68:	e10f      	b.n	800fe8a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	2200      	movs	r2, #0
 800fc6e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	681b      	ldr	r3, [r3, #0]
 800fc74:	4a87      	ldr	r2, [pc, #540]	; (800fe94 <HAL_SPI_Init+0x23c>)
 800fc76:	4293      	cmp	r3, r2
 800fc78:	d00f      	beq.n	800fc9a <HAL_SPI_Init+0x42>
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	681b      	ldr	r3, [r3, #0]
 800fc7e:	4a86      	ldr	r2, [pc, #536]	; (800fe98 <HAL_SPI_Init+0x240>)
 800fc80:	4293      	cmp	r3, r2
 800fc82:	d00a      	beq.n	800fc9a <HAL_SPI_Init+0x42>
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	681b      	ldr	r3, [r3, #0]
 800fc88:	4a84      	ldr	r2, [pc, #528]	; (800fe9c <HAL_SPI_Init+0x244>)
 800fc8a:	4293      	cmp	r3, r2
 800fc8c:	d005      	beq.n	800fc9a <HAL_SPI_Init+0x42>
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	68db      	ldr	r3, [r3, #12]
 800fc92:	2b0f      	cmp	r3, #15
 800fc94:	d901      	bls.n	800fc9a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800fc96:	2301      	movs	r3, #1
 800fc98:	e0f7      	b.n	800fe8a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800fc9a:	6878      	ldr	r0, [r7, #4]
 800fc9c:	f000 fd5a 	bl	8010754 <SPI_GetPacketSize>
 800fca0:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	4a7b      	ldr	r2, [pc, #492]	; (800fe94 <HAL_SPI_Init+0x23c>)
 800fca8:	4293      	cmp	r3, r2
 800fcaa:	d00c      	beq.n	800fcc6 <HAL_SPI_Init+0x6e>
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	4a79      	ldr	r2, [pc, #484]	; (800fe98 <HAL_SPI_Init+0x240>)
 800fcb2:	4293      	cmp	r3, r2
 800fcb4:	d007      	beq.n	800fcc6 <HAL_SPI_Init+0x6e>
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	4a78      	ldr	r2, [pc, #480]	; (800fe9c <HAL_SPI_Init+0x244>)
 800fcbc:	4293      	cmp	r3, r2
 800fcbe:	d002      	beq.n	800fcc6 <HAL_SPI_Init+0x6e>
 800fcc0:	68fb      	ldr	r3, [r7, #12]
 800fcc2:	2b08      	cmp	r3, #8
 800fcc4:	d811      	bhi.n	800fcea <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800fcca:	4a72      	ldr	r2, [pc, #456]	; (800fe94 <HAL_SPI_Init+0x23c>)
 800fccc:	4293      	cmp	r3, r2
 800fcce:	d009      	beq.n	800fce4 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	681b      	ldr	r3, [r3, #0]
 800fcd4:	4a70      	ldr	r2, [pc, #448]	; (800fe98 <HAL_SPI_Init+0x240>)
 800fcd6:	4293      	cmp	r3, r2
 800fcd8:	d004      	beq.n	800fce4 <HAL_SPI_Init+0x8c>
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	681b      	ldr	r3, [r3, #0]
 800fcde:	4a6f      	ldr	r2, [pc, #444]	; (800fe9c <HAL_SPI_Init+0x244>)
 800fce0:	4293      	cmp	r3, r2
 800fce2:	d104      	bne.n	800fcee <HAL_SPI_Init+0x96>
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	2b10      	cmp	r3, #16
 800fce8:	d901      	bls.n	800fcee <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800fcea:	2301      	movs	r3, #1
 800fcec:	e0cd      	b.n	800fe8a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800fcf4:	b2db      	uxtb	r3, r3
 800fcf6:	2b00      	cmp	r3, #0
 800fcf8:	d106      	bne.n	800fd08 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	2200      	movs	r2, #0
 800fcfe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800fd02:	6878      	ldr	r0, [r7, #4]
 800fd04:	f7f3 fbe8 	bl	80034d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	2202      	movs	r2, #2
 800fd0c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	681a      	ldr	r2, [r3, #0]
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	f022 0201 	bic.w	r2, r2, #1
 800fd1e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	681b      	ldr	r3, [r3, #0]
 800fd24:	689b      	ldr	r3, [r3, #8]
 800fd26:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800fd2a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	699b      	ldr	r3, [r3, #24]
 800fd30:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800fd34:	d119      	bne.n	800fd6a <HAL_SPI_Init+0x112>
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	685b      	ldr	r3, [r3, #4]
 800fd3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800fd3e:	d103      	bne.n	800fd48 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d008      	beq.n	800fd5a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	d10c      	bne.n	800fd6a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800fd54:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800fd58:	d107      	bne.n	800fd6a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	681a      	ldr	r2, [r3, #0]
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	681b      	ldr	r3, [r3, #0]
 800fd64:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800fd68:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	685b      	ldr	r3, [r3, #4]
 800fd6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d00f      	beq.n	800fd96 <HAL_SPI_Init+0x13e>
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	68db      	ldr	r3, [r3, #12]
 800fd7a:	2b06      	cmp	r3, #6
 800fd7c:	d90b      	bls.n	800fd96 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	681b      	ldr	r3, [r3, #0]
 800fd82:	681b      	ldr	r3, [r3, #0]
 800fd84:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	681b      	ldr	r3, [r3, #0]
 800fd90:	430a      	orrs	r2, r1
 800fd92:	601a      	str	r2, [r3, #0]
 800fd94:	e007      	b.n	800fda6 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	681a      	ldr	r2, [r3, #0]
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800fda4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	69da      	ldr	r2, [r3, #28]
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fdae:	431a      	orrs	r2, r3
 800fdb0:	68bb      	ldr	r3, [r7, #8]
 800fdb2:	431a      	orrs	r2, r3
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fdb8:	ea42 0103 	orr.w	r1, r2, r3
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	68da      	ldr	r2, [r3, #12]
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	681b      	ldr	r3, [r3, #0]
 800fdc4:	430a      	orrs	r2, r1
 800fdc6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fdd0:	431a      	orrs	r2, r3
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fdd6:	431a      	orrs	r2, r3
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	699b      	ldr	r3, [r3, #24]
 800fddc:	431a      	orrs	r2, r3
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	691b      	ldr	r3, [r3, #16]
 800fde2:	431a      	orrs	r2, r3
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	695b      	ldr	r3, [r3, #20]
 800fde8:	431a      	orrs	r2, r3
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	6a1b      	ldr	r3, [r3, #32]
 800fdee:	431a      	orrs	r2, r3
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	685b      	ldr	r3, [r3, #4]
 800fdf4:	431a      	orrs	r2, r3
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fdfa:	431a      	orrs	r2, r3
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	689b      	ldr	r3, [r3, #8]
 800fe00:	431a      	orrs	r2, r3
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fe06:	ea42 0103 	orr.w	r1, r2, r3
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	681b      	ldr	r3, [r3, #0]
 800fe12:	430a      	orrs	r2, r1
 800fe14:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	685b      	ldr	r3, [r3, #4]
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d113      	bne.n	800fe46 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	689b      	ldr	r3, [r3, #8]
 800fe24:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	681b      	ldr	r3, [r3, #0]
 800fe2c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800fe30:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	689b      	ldr	r3, [r3, #8]
 800fe38:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800fe44:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	681b      	ldr	r3, [r3, #0]
 800fe4a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	681b      	ldr	r3, [r3, #0]
 800fe50:	f022 0201 	bic.w	r2, r2, #1
 800fe54:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	685b      	ldr	r3, [r3, #4]
 800fe5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d00a      	beq.n	800fe78 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	68db      	ldr	r3, [r3, #12]
 800fe68:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	681b      	ldr	r3, [r3, #0]
 800fe74:	430a      	orrs	r2, r1
 800fe76:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	2200      	movs	r2, #0
 800fe7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	2201      	movs	r2, #1
 800fe84:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800fe88:	2300      	movs	r3, #0
}
 800fe8a:	4618      	mov	r0, r3
 800fe8c:	3710      	adds	r7, #16
 800fe8e:	46bd      	mov	sp, r7
 800fe90:	bd80      	pop	{r7, pc}
 800fe92:	bf00      	nop
 800fe94:	40013000 	.word	0x40013000
 800fe98:	40003800 	.word	0x40003800
 800fe9c:	40003c00 	.word	0x40003c00

0800fea0 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fea0:	b580      	push	{r7, lr}
 800fea2:	b08a      	sub	sp, #40	; 0x28
 800fea4:	af02      	add	r7, sp, #8
 800fea6:	60f8      	str	r0, [r7, #12]
 800fea8:	60b9      	str	r1, [r7, #8]
 800feaa:	603b      	str	r3, [r7, #0]
 800feac:	4613      	mov	r3, r2
 800feae:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800feb0:	68fb      	ldr	r3, [r7, #12]
 800feb2:	681b      	ldr	r3, [r3, #0]
 800feb4:	3320      	adds	r3, #32
 800feb6:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800feb8:	2300      	movs	r3, #0
 800feba:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800febc:	68fb      	ldr	r3, [r7, #12]
 800febe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fec2:	2b01      	cmp	r3, #1
 800fec4:	d101      	bne.n	800feca <HAL_SPI_Transmit+0x2a>
 800fec6:	2302      	movs	r3, #2
 800fec8:	e1e1      	b.n	801028e <HAL_SPI_Transmit+0x3ee>
 800feca:	68fb      	ldr	r3, [r7, #12]
 800fecc:	2201      	movs	r2, #1
 800fece:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800fed2:	f7f4 f991 	bl	80041f8 <HAL_GetTick>
 800fed6:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800fed8:	68fb      	ldr	r3, [r7, #12]
 800feda:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800fede:	b2db      	uxtb	r3, r3
 800fee0:	2b01      	cmp	r3, #1
 800fee2:	d007      	beq.n	800fef4 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800fee4:	2302      	movs	r3, #2
 800fee6:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800fee8:	68fb      	ldr	r3, [r7, #12]
 800feea:	2200      	movs	r2, #0
 800feec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800fef0:	7efb      	ldrb	r3, [r7, #27]
 800fef2:	e1cc      	b.n	801028e <HAL_SPI_Transmit+0x3ee>
  }

  if ((pData == NULL) || (Size == 0UL))
 800fef4:	68bb      	ldr	r3, [r7, #8]
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	d002      	beq.n	800ff00 <HAL_SPI_Transmit+0x60>
 800fefa:	88fb      	ldrh	r3, [r7, #6]
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d107      	bne.n	800ff10 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800ff00:	2301      	movs	r3, #1
 800ff02:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800ff04:	68fb      	ldr	r3, [r7, #12]
 800ff06:	2200      	movs	r2, #0
 800ff08:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800ff0c:	7efb      	ldrb	r3, [r7, #27]
 800ff0e:	e1be      	b.n	801028e <HAL_SPI_Transmit+0x3ee>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ff10:	68fb      	ldr	r3, [r7, #12]
 800ff12:	2203      	movs	r2, #3
 800ff14:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ff18:	68fb      	ldr	r3, [r7, #12]
 800ff1a:	2200      	movs	r2, #0
 800ff1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800ff20:	68fb      	ldr	r3, [r7, #12]
 800ff22:	68ba      	ldr	r2, [r7, #8]
 800ff24:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800ff26:	68fb      	ldr	r3, [r7, #12]
 800ff28:	88fa      	ldrh	r2, [r7, #6]
 800ff2a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	88fa      	ldrh	r2, [r7, #6]
 800ff32:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800ff36:	68fb      	ldr	r3, [r7, #12]
 800ff38:	2200      	movs	r2, #0
 800ff3a:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800ff3c:	68fb      	ldr	r3, [r7, #12]
 800ff3e:	2200      	movs	r2, #0
 800ff40:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800ff44:	68fb      	ldr	r3, [r7, #12]
 800ff46:	2200      	movs	r2, #0
 800ff48:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800ff4c:	68fb      	ldr	r3, [r7, #12]
 800ff4e:	2200      	movs	r2, #0
 800ff50:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800ff52:	68fb      	ldr	r3, [r7, #12]
 800ff54:	2200      	movs	r2, #0
 800ff56:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ff58:	68fb      	ldr	r3, [r7, #12]
 800ff5a:	689b      	ldr	r3, [r3, #8]
 800ff5c:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800ff60:	d108      	bne.n	800ff74 <HAL_SPI_Transmit+0xd4>
  {
    SPI_1LINE_TX(hspi);
 800ff62:	68fb      	ldr	r3, [r7, #12]
 800ff64:	681b      	ldr	r3, [r3, #0]
 800ff66:	681a      	ldr	r2, [r3, #0]
 800ff68:	68fb      	ldr	r3, [r7, #12]
 800ff6a:	681b      	ldr	r3, [r3, #0]
 800ff6c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ff70:	601a      	str	r2, [r3, #0]
 800ff72:	e009      	b.n	800ff88 <HAL_SPI_Transmit+0xe8>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	68db      	ldr	r3, [r3, #12]
 800ff7a:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800ff7e:	68fb      	ldr	r3, [r7, #12]
 800ff80:	681b      	ldr	r3, [r3, #0]
 800ff82:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800ff86:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800ff88:	68fb      	ldr	r3, [r7, #12]
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	685a      	ldr	r2, [r3, #4]
 800ff8e:	4b96      	ldr	r3, [pc, #600]	; (80101e8 <HAL_SPI_Transmit+0x348>)
 800ff90:	4013      	ands	r3, r2
 800ff92:	88f9      	ldrh	r1, [r7, #6]
 800ff94:	68fa      	ldr	r2, [r7, #12]
 800ff96:	6812      	ldr	r2, [r2, #0]
 800ff98:	430b      	orrs	r3, r1
 800ff9a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	681a      	ldr	r2, [r3, #0]
 800ffa2:	68fb      	ldr	r3, [r7, #12]
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	f042 0201 	orr.w	r2, r2, #1
 800ffaa:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ffac:	68fb      	ldr	r3, [r7, #12]
 800ffae:	685b      	ldr	r3, [r3, #4]
 800ffb0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ffb4:	d107      	bne.n	800ffc6 <HAL_SPI_Transmit+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800ffb6:	68fb      	ldr	r3, [r7, #12]
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	681a      	ldr	r2, [r3, #0]
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ffc4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800ffc6:	68fb      	ldr	r3, [r7, #12]
 800ffc8:	68db      	ldr	r3, [r3, #12]
 800ffca:	2b0f      	cmp	r3, #15
 800ffcc:	d947      	bls.n	801005e <HAL_SPI_Transmit+0x1be>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800ffce:	e03f      	b.n	8010050 <HAL_SPI_Transmit+0x1b0>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800ffd0:	68fb      	ldr	r3, [r7, #12]
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	695b      	ldr	r3, [r3, #20]
 800ffd6:	f003 0302 	and.w	r3, r3, #2
 800ffda:	2b02      	cmp	r3, #2
 800ffdc:	d114      	bne.n	8010008 <HAL_SPI_Transmit+0x168>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800ffde:	68fb      	ldr	r3, [r7, #12]
 800ffe0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ffe2:	68fb      	ldr	r3, [r7, #12]
 800ffe4:	681b      	ldr	r3, [r3, #0]
 800ffe6:	6812      	ldr	r2, [r2, #0]
 800ffe8:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ffee:	1d1a      	adds	r2, r3, #4
 800fff0:	68fb      	ldr	r3, [r7, #12]
 800fff2:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800fff4:	68fb      	ldr	r3, [r7, #12]
 800fff6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fffa:	b29b      	uxth	r3, r3
 800fffc:	3b01      	subs	r3, #1
 800fffe:	b29a      	uxth	r2, r3
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8010006:	e023      	b.n	8010050 <HAL_SPI_Transmit+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010008:	f7f4 f8f6 	bl	80041f8 <HAL_GetTick>
 801000c:	4602      	mov	r2, r0
 801000e:	697b      	ldr	r3, [r7, #20]
 8010010:	1ad3      	subs	r3, r2, r3
 8010012:	683a      	ldr	r2, [r7, #0]
 8010014:	429a      	cmp	r2, r3
 8010016:	d803      	bhi.n	8010020 <HAL_SPI_Transmit+0x180>
 8010018:	683b      	ldr	r3, [r7, #0]
 801001a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801001e:	d102      	bne.n	8010026 <HAL_SPI_Transmit+0x186>
 8010020:	683b      	ldr	r3, [r7, #0]
 8010022:	2b00      	cmp	r3, #0
 8010024:	d114      	bne.n	8010050 <HAL_SPI_Transmit+0x1b0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010026:	68f8      	ldr	r0, [r7, #12]
 8010028:	f000 fac6 	bl	80105b8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801002c:	68fb      	ldr	r3, [r7, #12]
 801002e:	2200      	movs	r2, #0
 8010030:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010034:	68fb      	ldr	r3, [r7, #12]
 8010036:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801003a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 801003e:	68fb      	ldr	r3, [r7, #12]
 8010040:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010044:	68fb      	ldr	r3, [r7, #12]
 8010046:	2201      	movs	r2, #1
 8010048:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 801004c:	2303      	movs	r3, #3
 801004e:	e11e      	b.n	801028e <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 8010050:	68fb      	ldr	r3, [r7, #12]
 8010052:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8010056:	b29b      	uxth	r3, r3
 8010058:	2b00      	cmp	r3, #0
 801005a:	d1b9      	bne.n	800ffd0 <HAL_SPI_Transmit+0x130>
 801005c:	e0f1      	b.n	8010242 <HAL_SPI_Transmit+0x3a2>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	68db      	ldr	r3, [r3, #12]
 8010062:	2b07      	cmp	r3, #7
 8010064:	f240 80e6 	bls.w	8010234 <HAL_SPI_Transmit+0x394>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8010068:	e05d      	b.n	8010126 <HAL_SPI_Transmit+0x286>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 801006a:	68fb      	ldr	r3, [r7, #12]
 801006c:	681b      	ldr	r3, [r3, #0]
 801006e:	695b      	ldr	r3, [r3, #20]
 8010070:	f003 0302 	and.w	r3, r3, #2
 8010074:	2b02      	cmp	r3, #2
 8010076:	d132      	bne.n	80100de <HAL_SPI_Transmit+0x23e>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801007e:	b29b      	uxth	r3, r3
 8010080:	2b01      	cmp	r3, #1
 8010082:	d918      	bls.n	80100b6 <HAL_SPI_Transmit+0x216>
 8010084:	68fb      	ldr	r3, [r7, #12]
 8010086:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010088:	2b00      	cmp	r3, #0
 801008a:	d014      	beq.n	80100b6 <HAL_SPI_Transmit+0x216>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801008c:	68fb      	ldr	r3, [r7, #12]
 801008e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8010090:	68fb      	ldr	r3, [r7, #12]
 8010092:	681b      	ldr	r3, [r3, #0]
 8010094:	6812      	ldr	r2, [r2, #0]
 8010096:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8010098:	68fb      	ldr	r3, [r7, #12]
 801009a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801009c:	1d1a      	adds	r2, r3, #4
 801009e:	68fb      	ldr	r3, [r7, #12]
 80100a0:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80100a2:	68fb      	ldr	r3, [r7, #12]
 80100a4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80100a8:	b29b      	uxth	r3, r3
 80100aa:	3b02      	subs	r3, #2
 80100ac:	b29a      	uxth	r2, r3
 80100ae:	68fb      	ldr	r3, [r7, #12]
 80100b0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80100b4:	e037      	b.n	8010126 <HAL_SPI_Transmit+0x286>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80100b6:	68fb      	ldr	r3, [r7, #12]
 80100b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80100ba:	881a      	ldrh	r2, [r3, #0]
 80100bc:	69fb      	ldr	r3, [r7, #28]
 80100be:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80100c0:	68fb      	ldr	r3, [r7, #12]
 80100c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80100c4:	1c9a      	adds	r2, r3, #2
 80100c6:	68fb      	ldr	r3, [r7, #12]
 80100c8:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 80100ca:	68fb      	ldr	r3, [r7, #12]
 80100cc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80100d0:	b29b      	uxth	r3, r3
 80100d2:	3b01      	subs	r3, #1
 80100d4:	b29a      	uxth	r2, r3
 80100d6:	68fb      	ldr	r3, [r7, #12]
 80100d8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80100dc:	e023      	b.n	8010126 <HAL_SPI_Transmit+0x286>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80100de:	f7f4 f88b 	bl	80041f8 <HAL_GetTick>
 80100e2:	4602      	mov	r2, r0
 80100e4:	697b      	ldr	r3, [r7, #20]
 80100e6:	1ad3      	subs	r3, r2, r3
 80100e8:	683a      	ldr	r2, [r7, #0]
 80100ea:	429a      	cmp	r2, r3
 80100ec:	d803      	bhi.n	80100f6 <HAL_SPI_Transmit+0x256>
 80100ee:	683b      	ldr	r3, [r7, #0]
 80100f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100f4:	d102      	bne.n	80100fc <HAL_SPI_Transmit+0x25c>
 80100f6:	683b      	ldr	r3, [r7, #0]
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d114      	bne.n	8010126 <HAL_SPI_Transmit+0x286>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80100fc:	68f8      	ldr	r0, [r7, #12]
 80100fe:	f000 fa5b 	bl	80105b8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	2200      	movs	r2, #0
 8010106:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801010a:	68fb      	ldr	r3, [r7, #12]
 801010c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010110:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8010114:	68fb      	ldr	r3, [r7, #12]
 8010116:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	2201      	movs	r2, #1
 801011e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8010122:	2303      	movs	r3, #3
 8010124:	e0b3      	b.n	801028e <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 8010126:	68fb      	ldr	r3, [r7, #12]
 8010128:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801012c:	b29b      	uxth	r3, r3
 801012e:	2b00      	cmp	r3, #0
 8010130:	d19b      	bne.n	801006a <HAL_SPI_Transmit+0x1ca>
 8010132:	e086      	b.n	8010242 <HAL_SPI_Transmit+0x3a2>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8010134:	68fb      	ldr	r3, [r7, #12]
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	695b      	ldr	r3, [r3, #20]
 801013a:	f003 0302 	and.w	r3, r3, #2
 801013e:	2b02      	cmp	r3, #2
 8010140:	d154      	bne.n	80101ec <HAL_SPI_Transmit+0x34c>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8010142:	68fb      	ldr	r3, [r7, #12]
 8010144:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8010148:	b29b      	uxth	r3, r3
 801014a:	2b03      	cmp	r3, #3
 801014c:	d918      	bls.n	8010180 <HAL_SPI_Transmit+0x2e0>
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010152:	2b40      	cmp	r3, #64	; 0x40
 8010154:	d914      	bls.n	8010180 <HAL_SPI_Transmit+0x2e0>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010156:	68fb      	ldr	r3, [r7, #12]
 8010158:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801015a:	68fb      	ldr	r3, [r7, #12]
 801015c:	681b      	ldr	r3, [r3, #0]
 801015e:	6812      	ldr	r2, [r2, #0]
 8010160:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8010162:	68fb      	ldr	r3, [r7, #12]
 8010164:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010166:	1d1a      	adds	r2, r3, #4
 8010168:	68fb      	ldr	r3, [r7, #12]
 801016a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8010172:	b29b      	uxth	r3, r3
 8010174:	3b04      	subs	r3, #4
 8010176:	b29a      	uxth	r2, r3
 8010178:	68fb      	ldr	r3, [r7, #12]
 801017a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 801017e:	e059      	b.n	8010234 <HAL_SPI_Transmit+0x394>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8010180:	68fb      	ldr	r3, [r7, #12]
 8010182:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8010186:	b29b      	uxth	r3, r3
 8010188:	2b01      	cmp	r3, #1
 801018a:	d917      	bls.n	80101bc <HAL_SPI_Transmit+0x31c>
 801018c:	68fb      	ldr	r3, [r7, #12]
 801018e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010190:	2b00      	cmp	r3, #0
 8010192:	d013      	beq.n	80101bc <HAL_SPI_Transmit+0x31c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010198:	881a      	ldrh	r2, [r3, #0]
 801019a:	69fb      	ldr	r3, [r7, #28]
 801019c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 801019e:	68fb      	ldr	r3, [r7, #12]
 80101a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80101a2:	1c9a      	adds	r2, r3, #2
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80101a8:	68fb      	ldr	r3, [r7, #12]
 80101aa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80101ae:	b29b      	uxth	r3, r3
 80101b0:	3b02      	subs	r3, #2
 80101b2:	b29a      	uxth	r2, r3
 80101b4:	68fb      	ldr	r3, [r7, #12]
 80101b6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80101ba:	e03b      	b.n	8010234 <HAL_SPI_Transmit+0x394>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80101bc:	68fb      	ldr	r3, [r7, #12]
 80101be:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80101c0:	68fb      	ldr	r3, [r7, #12]
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	3320      	adds	r3, #32
 80101c6:	7812      	ldrb	r2, [r2, #0]
 80101c8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80101ca:	68fb      	ldr	r3, [r7, #12]
 80101cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80101ce:	1c5a      	adds	r2, r3, #1
 80101d0:	68fb      	ldr	r3, [r7, #12]
 80101d2:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 80101d4:	68fb      	ldr	r3, [r7, #12]
 80101d6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80101da:	b29b      	uxth	r3, r3
 80101dc:	3b01      	subs	r3, #1
 80101de:	b29a      	uxth	r2, r3
 80101e0:	68fb      	ldr	r3, [r7, #12]
 80101e2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80101e6:	e025      	b.n	8010234 <HAL_SPI_Transmit+0x394>
 80101e8:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80101ec:	f7f4 f804 	bl	80041f8 <HAL_GetTick>
 80101f0:	4602      	mov	r2, r0
 80101f2:	697b      	ldr	r3, [r7, #20]
 80101f4:	1ad3      	subs	r3, r2, r3
 80101f6:	683a      	ldr	r2, [r7, #0]
 80101f8:	429a      	cmp	r2, r3
 80101fa:	d803      	bhi.n	8010204 <HAL_SPI_Transmit+0x364>
 80101fc:	683b      	ldr	r3, [r7, #0]
 80101fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010202:	d102      	bne.n	801020a <HAL_SPI_Transmit+0x36a>
 8010204:	683b      	ldr	r3, [r7, #0]
 8010206:	2b00      	cmp	r3, #0
 8010208:	d114      	bne.n	8010234 <HAL_SPI_Transmit+0x394>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801020a:	68f8      	ldr	r0, [r7, #12]
 801020c:	f000 f9d4 	bl	80105b8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010210:	68fb      	ldr	r3, [r7, #12]
 8010212:	2200      	movs	r2, #0
 8010214:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801021e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8010222:	68fb      	ldr	r3, [r7, #12]
 8010224:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010228:	68fb      	ldr	r3, [r7, #12]
 801022a:	2201      	movs	r2, #1
 801022c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8010230:	2303      	movs	r3, #3
 8010232:	e02c      	b.n	801028e <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 8010234:	68fb      	ldr	r3, [r7, #12]
 8010236:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801023a:	b29b      	uxth	r3, r3
 801023c:	2b00      	cmp	r3, #0
 801023e:	f47f af79 	bne.w	8010134 <HAL_SPI_Transmit+0x294>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8010242:	697b      	ldr	r3, [r7, #20]
 8010244:	9300      	str	r3, [sp, #0]
 8010246:	683b      	ldr	r3, [r7, #0]
 8010248:	2200      	movs	r2, #0
 801024a:	2108      	movs	r1, #8
 801024c:	68f8      	ldr	r0, [r7, #12]
 801024e:	f000 fa53 	bl	80106f8 <SPI_WaitOnFlagUntilTimeout>
 8010252:	4603      	mov	r3, r0
 8010254:	2b00      	cmp	r3, #0
 8010256:	d007      	beq.n	8010268 <HAL_SPI_Transmit+0x3c8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010258:	68fb      	ldr	r3, [r7, #12]
 801025a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801025e:	f043 0220 	orr.w	r2, r3, #32
 8010262:	68fb      	ldr	r3, [r7, #12]
 8010264:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8010268:	68f8      	ldr	r0, [r7, #12]
 801026a:	f000 f9a5 	bl	80105b8 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 801026e:	68fb      	ldr	r3, [r7, #12]
 8010270:	2200      	movs	r2, #0
 8010272:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8010276:	68fb      	ldr	r3, [r7, #12]
 8010278:	2201      	movs	r2, #1
 801027a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801027e:	68fb      	ldr	r3, [r7, #12]
 8010280:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010284:	2b00      	cmp	r3, #0
 8010286:	d001      	beq.n	801028c <HAL_SPI_Transmit+0x3ec>
  {
    return HAL_ERROR;
 8010288:	2301      	movs	r3, #1
 801028a:	e000      	b.n	801028e <HAL_SPI_Transmit+0x3ee>
  }
  return errorcode;
 801028c:	7efb      	ldrb	r3, [r7, #27]
}
 801028e:	4618      	mov	r0, r3
 8010290:	3720      	adds	r7, #32
 8010292:	46bd      	mov	sp, r7
 8010294:	bd80      	pop	{r7, pc}
 8010296:	bf00      	nop

08010298 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010298:	b580      	push	{r7, lr}
 801029a:	b088      	sub	sp, #32
 801029c:	af00      	add	r7, sp, #0
 801029e:	60f8      	str	r0, [r7, #12]
 80102a0:	60b9      	str	r1, [r7, #8]
 80102a2:	603b      	str	r3, [r7, #0]
 80102a4:	4613      	mov	r3, r2
 80102a6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80102a8:	2300      	movs	r3, #0
 80102aa:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80102ac:	68fb      	ldr	r3, [r7, #12]
 80102ae:	681b      	ldr	r3, [r3, #0]
 80102b0:	3330      	adds	r3, #48	; 0x30
 80102b2:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 80102b4:	68fb      	ldr	r3, [r7, #12]
 80102b6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80102ba:	2b01      	cmp	r3, #1
 80102bc:	d101      	bne.n	80102c2 <HAL_SPI_Receive+0x2a>
 80102be:	2302      	movs	r3, #2
 80102c0:	e173      	b.n	80105aa <HAL_SPI_Receive+0x312>
 80102c2:	68fb      	ldr	r3, [r7, #12]
 80102c4:	2201      	movs	r2, #1
 80102c6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80102ca:	f7f3 ff95 	bl	80041f8 <HAL_GetTick>
 80102ce:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 80102d0:	68fb      	ldr	r3, [r7, #12]
 80102d2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80102d6:	b2db      	uxtb	r3, r3
 80102d8:	2b01      	cmp	r3, #1
 80102da:	d007      	beq.n	80102ec <HAL_SPI_Receive+0x54>
  {
    errorcode = HAL_BUSY;
 80102dc:	2302      	movs	r3, #2
 80102de:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 80102e0:	68fb      	ldr	r3, [r7, #12]
 80102e2:	2200      	movs	r2, #0
 80102e4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80102e8:	7ffb      	ldrb	r3, [r7, #31]
 80102ea:	e15e      	b.n	80105aa <HAL_SPI_Receive+0x312>
  }

  if ((pData == NULL) || (Size == 0UL))
 80102ec:	68bb      	ldr	r3, [r7, #8]
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d002      	beq.n	80102f8 <HAL_SPI_Receive+0x60>
 80102f2:	88fb      	ldrh	r3, [r7, #6]
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	d107      	bne.n	8010308 <HAL_SPI_Receive+0x70>
  {
    errorcode = HAL_ERROR;
 80102f8:	2301      	movs	r3, #1
 80102fa:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	2200      	movs	r2, #0
 8010300:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8010304:	7ffb      	ldrb	r3, [r7, #31]
 8010306:	e150      	b.n	80105aa <HAL_SPI_Receive+0x312>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8010308:	68fb      	ldr	r3, [r7, #12]
 801030a:	2204      	movs	r2, #4
 801030c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010310:	68fb      	ldr	r3, [r7, #12]
 8010312:	2200      	movs	r2, #0
 8010314:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8010318:	68fb      	ldr	r3, [r7, #12]
 801031a:	68ba      	ldr	r2, [r7, #8]
 801031c:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 801031e:	68fb      	ldr	r3, [r7, #12]
 8010320:	88fa      	ldrh	r2, [r7, #6]
 8010322:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 8010326:	68fb      	ldr	r3, [r7, #12]
 8010328:	88fa      	ldrh	r2, [r7, #6]
 801032a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 801032e:	68fb      	ldr	r3, [r7, #12]
 8010330:	2200      	movs	r2, #0
 8010332:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8010334:	68fb      	ldr	r3, [r7, #12]
 8010336:	2200      	movs	r2, #0
 8010338:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 801033c:	68fb      	ldr	r3, [r7, #12]
 801033e:	2200      	movs	r2, #0
 8010340:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 8010344:	68fb      	ldr	r3, [r7, #12]
 8010346:	2200      	movs	r2, #0
 8010348:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 801034a:	68fb      	ldr	r3, [r7, #12]
 801034c:	2200      	movs	r2, #0
 801034e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010350:	68fb      	ldr	r3, [r7, #12]
 8010352:	689b      	ldr	r3, [r3, #8]
 8010354:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8010358:	d108      	bne.n	801036c <HAL_SPI_Receive+0xd4>
  {
    SPI_1LINE_RX(hspi);
 801035a:	68fb      	ldr	r3, [r7, #12]
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	681a      	ldr	r2, [r3, #0]
 8010360:	68fb      	ldr	r3, [r7, #12]
 8010362:	681b      	ldr	r3, [r3, #0]
 8010364:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8010368:	601a      	str	r2, [r3, #0]
 801036a:	e009      	b.n	8010380 <HAL_SPI_Receive+0xe8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 801036c:	68fb      	ldr	r3, [r7, #12]
 801036e:	681b      	ldr	r3, [r3, #0]
 8010370:	68db      	ldr	r3, [r3, #12]
 8010372:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 8010376:	68fb      	ldr	r3, [r7, #12]
 8010378:	681b      	ldr	r3, [r3, #0]
 801037a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 801037e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8010380:	68fb      	ldr	r3, [r7, #12]
 8010382:	681b      	ldr	r3, [r3, #0]
 8010384:	685a      	ldr	r2, [r3, #4]
 8010386:	4b8b      	ldr	r3, [pc, #556]	; (80105b4 <HAL_SPI_Receive+0x31c>)
 8010388:	4013      	ands	r3, r2
 801038a:	88f9      	ldrh	r1, [r7, #6]
 801038c:	68fa      	ldr	r2, [r7, #12]
 801038e:	6812      	ldr	r2, [r2, #0]
 8010390:	430b      	orrs	r3, r1
 8010392:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8010394:	68fb      	ldr	r3, [r7, #12]
 8010396:	681b      	ldr	r3, [r3, #0]
 8010398:	681a      	ldr	r2, [r3, #0]
 801039a:	68fb      	ldr	r3, [r7, #12]
 801039c:	681b      	ldr	r3, [r3, #0]
 801039e:	f042 0201 	orr.w	r2, r2, #1
 80103a2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80103a4:	68fb      	ldr	r3, [r7, #12]
 80103a6:	685b      	ldr	r3, [r3, #4]
 80103a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80103ac:	d107      	bne.n	80103be <HAL_SPI_Receive+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80103ae:	68fb      	ldr	r3, [r7, #12]
 80103b0:	681b      	ldr	r3, [r3, #0]
 80103b2:	681a      	ldr	r2, [r3, #0]
 80103b4:	68fb      	ldr	r3, [r7, #12]
 80103b6:	681b      	ldr	r3, [r3, #0]
 80103b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80103bc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80103be:	68fb      	ldr	r3, [r7, #12]
 80103c0:	68db      	ldr	r3, [r3, #12]
 80103c2:	2b0f      	cmp	r3, #15
 80103c4:	d948      	bls.n	8010458 <HAL_SPI_Receive+0x1c0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80103c6:	e040      	b.n	801044a <HAL_SPI_Receive+0x1b2>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 80103c8:	68fb      	ldr	r3, [r7, #12]
 80103ca:	681b      	ldr	r3, [r3, #0]
 80103cc:	695a      	ldr	r2, [r3, #20]
 80103ce:	f248 0308 	movw	r3, #32776	; 0x8008
 80103d2:	4013      	ands	r3, r2
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d014      	beq.n	8010402 <HAL_SPI_Receive+0x16a>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80103d8:	68fb      	ldr	r3, [r7, #12]
 80103da:	681a      	ldr	r2, [r3, #0]
 80103dc:	68fb      	ldr	r3, [r7, #12]
 80103de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80103e0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80103e2:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80103e4:	68fb      	ldr	r3, [r7, #12]
 80103e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80103e8:	1d1a      	adds	r2, r3, #4
 80103ea:	68fb      	ldr	r3, [r7, #12]
 80103ec:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 80103ee:	68fb      	ldr	r3, [r7, #12]
 80103f0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80103f4:	b29b      	uxth	r3, r3
 80103f6:	3b01      	subs	r3, #1
 80103f8:	b29a      	uxth	r2, r3
 80103fa:	68fb      	ldr	r3, [r7, #12]
 80103fc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8010400:	e023      	b.n	801044a <HAL_SPI_Receive+0x1b2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010402:	f7f3 fef9 	bl	80041f8 <HAL_GetTick>
 8010406:	4602      	mov	r2, r0
 8010408:	697b      	ldr	r3, [r7, #20]
 801040a:	1ad3      	subs	r3, r2, r3
 801040c:	683a      	ldr	r2, [r7, #0]
 801040e:	429a      	cmp	r2, r3
 8010410:	d803      	bhi.n	801041a <HAL_SPI_Receive+0x182>
 8010412:	683b      	ldr	r3, [r7, #0]
 8010414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010418:	d102      	bne.n	8010420 <HAL_SPI_Receive+0x188>
 801041a:	683b      	ldr	r3, [r7, #0]
 801041c:	2b00      	cmp	r3, #0
 801041e:	d114      	bne.n	801044a <HAL_SPI_Receive+0x1b2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010420:	68f8      	ldr	r0, [r7, #12]
 8010422:	f000 f8c9 	bl	80105b8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010426:	68fb      	ldr	r3, [r7, #12]
 8010428:	2200      	movs	r2, #0
 801042a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801042e:	68fb      	ldr	r3, [r7, #12]
 8010430:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010434:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8010438:	68fb      	ldr	r3, [r7, #12]
 801043a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 801043e:	68fb      	ldr	r3, [r7, #12]
 8010440:	2201      	movs	r2, #1
 8010442:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8010446:	2303      	movs	r3, #3
 8010448:	e0af      	b.n	80105aa <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 801044a:	68fb      	ldr	r3, [r7, #12]
 801044c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8010450:	b29b      	uxth	r3, r3
 8010452:	2b00      	cmp	r3, #0
 8010454:	d1b8      	bne.n	80103c8 <HAL_SPI_Receive+0x130>
 8010456:	e095      	b.n	8010584 <HAL_SPI_Receive+0x2ec>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8010458:	68fb      	ldr	r3, [r7, #12]
 801045a:	68db      	ldr	r3, [r3, #12]
 801045c:	2b07      	cmp	r3, #7
 801045e:	f240 808b 	bls.w	8010578 <HAL_SPI_Receive+0x2e0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8010462:	e03f      	b.n	80104e4 <HAL_SPI_Receive+0x24c>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8010464:	68fb      	ldr	r3, [r7, #12]
 8010466:	681b      	ldr	r3, [r3, #0]
 8010468:	695b      	ldr	r3, [r3, #20]
 801046a:	f003 0301 	and.w	r3, r3, #1
 801046e:	2b01      	cmp	r3, #1
 8010470:	d114      	bne.n	801049c <HAL_SPI_Receive+0x204>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8010472:	68fb      	ldr	r3, [r7, #12]
 8010474:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010476:	69ba      	ldr	r2, [r7, #24]
 8010478:	8812      	ldrh	r2, [r2, #0]
 801047a:	b292      	uxth	r2, r2
 801047c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 801047e:	68fb      	ldr	r3, [r7, #12]
 8010480:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010482:	1c9a      	adds	r2, r3, #2
 8010484:	68fb      	ldr	r3, [r7, #12]
 8010486:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8010488:	68fb      	ldr	r3, [r7, #12]
 801048a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801048e:	b29b      	uxth	r3, r3
 8010490:	3b01      	subs	r3, #1
 8010492:	b29a      	uxth	r2, r3
 8010494:	68fb      	ldr	r3, [r7, #12]
 8010496:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 801049a:	e023      	b.n	80104e4 <HAL_SPI_Receive+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801049c:	f7f3 feac 	bl	80041f8 <HAL_GetTick>
 80104a0:	4602      	mov	r2, r0
 80104a2:	697b      	ldr	r3, [r7, #20]
 80104a4:	1ad3      	subs	r3, r2, r3
 80104a6:	683a      	ldr	r2, [r7, #0]
 80104a8:	429a      	cmp	r2, r3
 80104aa:	d803      	bhi.n	80104b4 <HAL_SPI_Receive+0x21c>
 80104ac:	683b      	ldr	r3, [r7, #0]
 80104ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104b2:	d102      	bne.n	80104ba <HAL_SPI_Receive+0x222>
 80104b4:	683b      	ldr	r3, [r7, #0]
 80104b6:	2b00      	cmp	r3, #0
 80104b8:	d114      	bne.n	80104e4 <HAL_SPI_Receive+0x24c>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80104ba:	68f8      	ldr	r0, [r7, #12]
 80104bc:	f000 f87c 	bl	80105b8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80104c0:	68fb      	ldr	r3, [r7, #12]
 80104c2:	2200      	movs	r2, #0
 80104c4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80104c8:	68fb      	ldr	r3, [r7, #12]
 80104ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80104ce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80104d2:	68fb      	ldr	r3, [r7, #12]
 80104d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80104d8:	68fb      	ldr	r3, [r7, #12]
 80104da:	2201      	movs	r2, #1
 80104dc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 80104e0:	2303      	movs	r3, #3
 80104e2:	e062      	b.n	80105aa <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 80104e4:	68fb      	ldr	r3, [r7, #12]
 80104e6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80104ea:	b29b      	uxth	r3, r3
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d1b9      	bne.n	8010464 <HAL_SPI_Receive+0x1cc>
 80104f0:	e048      	b.n	8010584 <HAL_SPI_Receive+0x2ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80104f2:	68fb      	ldr	r3, [r7, #12]
 80104f4:	681b      	ldr	r3, [r3, #0]
 80104f6:	695b      	ldr	r3, [r3, #20]
 80104f8:	f003 0301 	and.w	r3, r3, #1
 80104fc:	2b01      	cmp	r3, #1
 80104fe:	d117      	bne.n	8010530 <HAL_SPI_Receive+0x298>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	681b      	ldr	r3, [r3, #0]
 8010504:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8010508:	68fb      	ldr	r3, [r7, #12]
 801050a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801050c:	7812      	ldrb	r2, [r2, #0]
 801050e:	b2d2      	uxtb	r2, r2
 8010510:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8010512:	68fb      	ldr	r3, [r7, #12]
 8010514:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010516:	1c5a      	adds	r2, r3, #1
 8010518:	68fb      	ldr	r3, [r7, #12]
 801051a:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8010522:	b29b      	uxth	r3, r3
 8010524:	3b01      	subs	r3, #1
 8010526:	b29a      	uxth	r2, r3
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 801052e:	e023      	b.n	8010578 <HAL_SPI_Receive+0x2e0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010530:	f7f3 fe62 	bl	80041f8 <HAL_GetTick>
 8010534:	4602      	mov	r2, r0
 8010536:	697b      	ldr	r3, [r7, #20]
 8010538:	1ad3      	subs	r3, r2, r3
 801053a:	683a      	ldr	r2, [r7, #0]
 801053c:	429a      	cmp	r2, r3
 801053e:	d803      	bhi.n	8010548 <HAL_SPI_Receive+0x2b0>
 8010540:	683b      	ldr	r3, [r7, #0]
 8010542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010546:	d102      	bne.n	801054e <HAL_SPI_Receive+0x2b6>
 8010548:	683b      	ldr	r3, [r7, #0]
 801054a:	2b00      	cmp	r3, #0
 801054c:	d114      	bne.n	8010578 <HAL_SPI_Receive+0x2e0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801054e:	68f8      	ldr	r0, [r7, #12]
 8010550:	f000 f832 	bl	80105b8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010554:	68fb      	ldr	r3, [r7, #12]
 8010556:	2200      	movs	r2, #0
 8010558:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801055c:	68fb      	ldr	r3, [r7, #12]
 801055e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010562:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8010566:	68fb      	ldr	r3, [r7, #12]
 8010568:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 801056c:	68fb      	ldr	r3, [r7, #12]
 801056e:	2201      	movs	r2, #1
 8010570:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8010574:	2303      	movs	r3, #3
 8010576:	e018      	b.n	80105aa <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 8010578:	68fb      	ldr	r3, [r7, #12]
 801057a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801057e:	b29b      	uxth	r3, r3
 8010580:	2b00      	cmp	r3, #0
 8010582:	d1b6      	bne.n	80104f2 <HAL_SPI_Receive+0x25a>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8010584:	68f8      	ldr	r0, [r7, #12]
 8010586:	f000 f817 	bl	80105b8 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 801058a:	68fb      	ldr	r3, [r7, #12]
 801058c:	2200      	movs	r2, #0
 801058e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8010592:	68fb      	ldr	r3, [r7, #12]
 8010594:	2201      	movs	r2, #1
 8010596:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801059a:	68fb      	ldr	r3, [r7, #12]
 801059c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d001      	beq.n	80105a8 <HAL_SPI_Receive+0x310>
  {
    return HAL_ERROR;
 80105a4:	2301      	movs	r3, #1
 80105a6:	e000      	b.n	80105aa <HAL_SPI_Receive+0x312>
  }
  return errorcode;
 80105a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80105aa:	4618      	mov	r0, r3
 80105ac:	3720      	adds	r7, #32
 80105ae:	46bd      	mov	sp, r7
 80105b0:	bd80      	pop	{r7, pc}
 80105b2:	bf00      	nop
 80105b4:	ffff0000 	.word	0xffff0000

080105b8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80105b8:	b480      	push	{r7}
 80105ba:	b085      	sub	sp, #20
 80105bc:	af00      	add	r7, sp, #0
 80105be:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	695b      	ldr	r3, [r3, #20]
 80105c6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	681b      	ldr	r3, [r3, #0]
 80105cc:	699a      	ldr	r2, [r3, #24]
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	681b      	ldr	r3, [r3, #0]
 80105d2:	f042 0208 	orr.w	r2, r2, #8
 80105d6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	681b      	ldr	r3, [r3, #0]
 80105dc:	699a      	ldr	r2, [r3, #24]
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	f042 0210 	orr.w	r2, r2, #16
 80105e6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	681a      	ldr	r2, [r3, #0]
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	f022 0201 	bic.w	r2, r2, #1
 80105f6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	681b      	ldr	r3, [r3, #0]
 80105fc:	6919      	ldr	r1, [r3, #16]
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	681a      	ldr	r2, [r3, #0]
 8010602:	4b3c      	ldr	r3, [pc, #240]	; (80106f4 <SPI_CloseTransfer+0x13c>)
 8010604:	400b      	ands	r3, r1
 8010606:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	689a      	ldr	r2, [r3, #8]
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	681b      	ldr	r3, [r3, #0]
 8010612:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8010616:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 801061e:	b2db      	uxtb	r3, r3
 8010620:	2b04      	cmp	r3, #4
 8010622:	d014      	beq.n	801064e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8010624:	68fb      	ldr	r3, [r7, #12]
 8010626:	f003 0320 	and.w	r3, r3, #32
 801062a:	2b00      	cmp	r3, #0
 801062c:	d00f      	beq.n	801064e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010634:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	681b      	ldr	r3, [r3, #0]
 8010642:	699a      	ldr	r2, [r3, #24]
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	681b      	ldr	r3, [r3, #0]
 8010648:	f042 0220 	orr.w	r2, r2, #32
 801064c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8010654:	b2db      	uxtb	r3, r3
 8010656:	2b03      	cmp	r3, #3
 8010658:	d014      	beq.n	8010684 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 801065a:	68fb      	ldr	r3, [r7, #12]
 801065c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010660:	2b00      	cmp	r3, #0
 8010662:	d00f      	beq.n	8010684 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801066a:	f043 0204 	orr.w	r2, r3, #4
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	681b      	ldr	r3, [r3, #0]
 8010678:	699a      	ldr	r2, [r3, #24]
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	681b      	ldr	r3, [r3, #0]
 801067e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8010682:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8010684:	68fb      	ldr	r3, [r7, #12]
 8010686:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801068a:	2b00      	cmp	r3, #0
 801068c:	d00f      	beq.n	80106ae <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010694:	f043 0201 	orr.w	r2, r3, #1
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	681b      	ldr	r3, [r3, #0]
 80106a2:	699a      	ldr	r2, [r3, #24]
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	681b      	ldr	r3, [r3, #0]
 80106a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80106ac:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80106ae:	68fb      	ldr	r3, [r7, #12]
 80106b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80106b4:	2b00      	cmp	r3, #0
 80106b6:	d00f      	beq.n	80106d8 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80106be:	f043 0208 	orr.w	r2, r3, #8
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	681b      	ldr	r3, [r3, #0]
 80106cc:	699a      	ldr	r2, [r3, #24]
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	681b      	ldr	r3, [r3, #0]
 80106d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80106d6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	2200      	movs	r2, #0
 80106dc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	2200      	movs	r2, #0
 80106e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 80106e8:	bf00      	nop
 80106ea:	3714      	adds	r7, #20
 80106ec:	46bd      	mov	sp, r7
 80106ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106f2:	4770      	bx	lr
 80106f4:	fffffc90 	.word	0xfffffc90

080106f8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80106f8:	b580      	push	{r7, lr}
 80106fa:	b084      	sub	sp, #16
 80106fc:	af00      	add	r7, sp, #0
 80106fe:	60f8      	str	r0, [r7, #12]
 8010700:	60b9      	str	r1, [r7, #8]
 8010702:	603b      	str	r3, [r7, #0]
 8010704:	4613      	mov	r3, r2
 8010706:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8010708:	e010      	b.n	801072c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801070a:	f7f3 fd75 	bl	80041f8 <HAL_GetTick>
 801070e:	4602      	mov	r2, r0
 8010710:	69bb      	ldr	r3, [r7, #24]
 8010712:	1ad3      	subs	r3, r2, r3
 8010714:	683a      	ldr	r2, [r7, #0]
 8010716:	429a      	cmp	r2, r3
 8010718:	d803      	bhi.n	8010722 <SPI_WaitOnFlagUntilTimeout+0x2a>
 801071a:	683b      	ldr	r3, [r7, #0]
 801071c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010720:	d102      	bne.n	8010728 <SPI_WaitOnFlagUntilTimeout+0x30>
 8010722:	683b      	ldr	r3, [r7, #0]
 8010724:	2b00      	cmp	r3, #0
 8010726:	d101      	bne.n	801072c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8010728:	2303      	movs	r3, #3
 801072a:	e00f      	b.n	801074c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 801072c:	68fb      	ldr	r3, [r7, #12]
 801072e:	681b      	ldr	r3, [r3, #0]
 8010730:	695a      	ldr	r2, [r3, #20]
 8010732:	68bb      	ldr	r3, [r7, #8]
 8010734:	4013      	ands	r3, r2
 8010736:	68ba      	ldr	r2, [r7, #8]
 8010738:	429a      	cmp	r2, r3
 801073a:	bf0c      	ite	eq
 801073c:	2301      	moveq	r3, #1
 801073e:	2300      	movne	r3, #0
 8010740:	b2db      	uxtb	r3, r3
 8010742:	461a      	mov	r2, r3
 8010744:	79fb      	ldrb	r3, [r7, #7]
 8010746:	429a      	cmp	r2, r3
 8010748:	d0df      	beq.n	801070a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 801074a:	2300      	movs	r3, #0
}
 801074c:	4618      	mov	r0, r3
 801074e:	3710      	adds	r7, #16
 8010750:	46bd      	mov	sp, r7
 8010752:	bd80      	pop	{r7, pc}

08010754 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8010754:	b480      	push	{r7}
 8010756:	b085      	sub	sp, #20
 8010758:	af00      	add	r7, sp, #0
 801075a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010760:	095b      	lsrs	r3, r3, #5
 8010762:	3301      	adds	r3, #1
 8010764:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	68db      	ldr	r3, [r3, #12]
 801076a:	3301      	adds	r3, #1
 801076c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 801076e:	68bb      	ldr	r3, [r7, #8]
 8010770:	3307      	adds	r3, #7
 8010772:	08db      	lsrs	r3, r3, #3
 8010774:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8010776:	68bb      	ldr	r3, [r7, #8]
 8010778:	68fa      	ldr	r2, [r7, #12]
 801077a:	fb02 f303 	mul.w	r3, r2, r3
}
 801077e:	4618      	mov	r0, r3
 8010780:	3714      	adds	r7, #20
 8010782:	46bd      	mov	sp, r7
 8010784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010788:	4770      	bx	lr

0801078a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801078a:	b580      	push	{r7, lr}
 801078c:	b082      	sub	sp, #8
 801078e:	af00      	add	r7, sp, #0
 8010790:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	2b00      	cmp	r3, #0
 8010796:	d101      	bne.n	801079c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8010798:	2301      	movs	r3, #1
 801079a:	e049      	b.n	8010830 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80107a2:	b2db      	uxtb	r3, r3
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	d106      	bne.n	80107b6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	2200      	movs	r2, #0
 80107ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80107b0:	6878      	ldr	r0, [r7, #4]
 80107b2:	f7f3 f8e3 	bl	800397c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	2202      	movs	r2, #2
 80107ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	681a      	ldr	r2, [r3, #0]
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	3304      	adds	r3, #4
 80107c6:	4619      	mov	r1, r3
 80107c8:	4610      	mov	r0, r2
 80107ca:	f000 ff29 	bl	8011620 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	2201      	movs	r2, #1
 80107d2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	2201      	movs	r2, #1
 80107da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	2201      	movs	r2, #1
 80107e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	2201      	movs	r2, #1
 80107ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	2201      	movs	r2, #1
 80107f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	2201      	movs	r2, #1
 80107fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	2201      	movs	r2, #1
 8010802:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	2201      	movs	r2, #1
 801080a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	2201      	movs	r2, #1
 8010812:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	2201      	movs	r2, #1
 801081a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	2201      	movs	r2, #1
 8010822:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	2201      	movs	r2, #1
 801082a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 801082e:	2300      	movs	r3, #0
}
 8010830:	4618      	mov	r0, r3
 8010832:	3708      	adds	r7, #8
 8010834:	46bd      	mov	sp, r7
 8010836:	bd80      	pop	{r7, pc}

08010838 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8010838:	b580      	push	{r7, lr}
 801083a:	b082      	sub	sp, #8
 801083c:	af00      	add	r7, sp, #0
 801083e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	2b00      	cmp	r3, #0
 8010844:	d101      	bne.n	801084a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8010846:	2301      	movs	r3, #1
 8010848:	e049      	b.n	80108de <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8010850:	b2db      	uxtb	r3, r3
 8010852:	2b00      	cmp	r3, #0
 8010854:	d106      	bne.n	8010864 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	2200      	movs	r2, #0
 801085a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 801085e:	6878      	ldr	r0, [r7, #4]
 8010860:	f7f2 fef6 	bl	8003650 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	2202      	movs	r2, #2
 8010868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	681a      	ldr	r2, [r3, #0]
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	3304      	adds	r3, #4
 8010874:	4619      	mov	r1, r3
 8010876:	4610      	mov	r0, r2
 8010878:	f000 fed2 	bl	8011620 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	2201      	movs	r2, #1
 8010880:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	2201      	movs	r2, #1
 8010888:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	2201      	movs	r2, #1
 8010890:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	2201      	movs	r2, #1
 8010898:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	2201      	movs	r2, #1
 80108a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	2201      	movs	r2, #1
 80108a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	2201      	movs	r2, #1
 80108b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	2201      	movs	r2, #1
 80108b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	2201      	movs	r2, #1
 80108c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	2201      	movs	r2, #1
 80108c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	2201      	movs	r2, #1
 80108d0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	2201      	movs	r2, #1
 80108d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80108dc:	2300      	movs	r3, #0
}
 80108de:	4618      	mov	r0, r3
 80108e0:	3708      	adds	r7, #8
 80108e2:	46bd      	mov	sp, r7
 80108e4:	bd80      	pop	{r7, pc}
	...

080108e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80108e8:	b580      	push	{r7, lr}
 80108ea:	b084      	sub	sp, #16
 80108ec:	af00      	add	r7, sp, #0
 80108ee:	6078      	str	r0, [r7, #4]
 80108f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80108f2:	683b      	ldr	r3, [r7, #0]
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d109      	bne.n	801090c <HAL_TIM_PWM_Start+0x24>
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80108fe:	b2db      	uxtb	r3, r3
 8010900:	2b01      	cmp	r3, #1
 8010902:	bf14      	ite	ne
 8010904:	2301      	movne	r3, #1
 8010906:	2300      	moveq	r3, #0
 8010908:	b2db      	uxtb	r3, r3
 801090a:	e03c      	b.n	8010986 <HAL_TIM_PWM_Start+0x9e>
 801090c:	683b      	ldr	r3, [r7, #0]
 801090e:	2b04      	cmp	r3, #4
 8010910:	d109      	bne.n	8010926 <HAL_TIM_PWM_Start+0x3e>
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8010918:	b2db      	uxtb	r3, r3
 801091a:	2b01      	cmp	r3, #1
 801091c:	bf14      	ite	ne
 801091e:	2301      	movne	r3, #1
 8010920:	2300      	moveq	r3, #0
 8010922:	b2db      	uxtb	r3, r3
 8010924:	e02f      	b.n	8010986 <HAL_TIM_PWM_Start+0x9e>
 8010926:	683b      	ldr	r3, [r7, #0]
 8010928:	2b08      	cmp	r3, #8
 801092a:	d109      	bne.n	8010940 <HAL_TIM_PWM_Start+0x58>
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010932:	b2db      	uxtb	r3, r3
 8010934:	2b01      	cmp	r3, #1
 8010936:	bf14      	ite	ne
 8010938:	2301      	movne	r3, #1
 801093a:	2300      	moveq	r3, #0
 801093c:	b2db      	uxtb	r3, r3
 801093e:	e022      	b.n	8010986 <HAL_TIM_PWM_Start+0x9e>
 8010940:	683b      	ldr	r3, [r7, #0]
 8010942:	2b0c      	cmp	r3, #12
 8010944:	d109      	bne.n	801095a <HAL_TIM_PWM_Start+0x72>
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 801094c:	b2db      	uxtb	r3, r3
 801094e:	2b01      	cmp	r3, #1
 8010950:	bf14      	ite	ne
 8010952:	2301      	movne	r3, #1
 8010954:	2300      	moveq	r3, #0
 8010956:	b2db      	uxtb	r3, r3
 8010958:	e015      	b.n	8010986 <HAL_TIM_PWM_Start+0x9e>
 801095a:	683b      	ldr	r3, [r7, #0]
 801095c:	2b10      	cmp	r3, #16
 801095e:	d109      	bne.n	8010974 <HAL_TIM_PWM_Start+0x8c>
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8010966:	b2db      	uxtb	r3, r3
 8010968:	2b01      	cmp	r3, #1
 801096a:	bf14      	ite	ne
 801096c:	2301      	movne	r3, #1
 801096e:	2300      	moveq	r3, #0
 8010970:	b2db      	uxtb	r3, r3
 8010972:	e008      	b.n	8010986 <HAL_TIM_PWM_Start+0x9e>
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801097a:	b2db      	uxtb	r3, r3
 801097c:	2b01      	cmp	r3, #1
 801097e:	bf14      	ite	ne
 8010980:	2301      	movne	r3, #1
 8010982:	2300      	moveq	r3, #0
 8010984:	b2db      	uxtb	r3, r3
 8010986:	2b00      	cmp	r3, #0
 8010988:	d001      	beq.n	801098e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 801098a:	2301      	movs	r3, #1
 801098c:	e0ab      	b.n	8010ae6 <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801098e:	683b      	ldr	r3, [r7, #0]
 8010990:	2b00      	cmp	r3, #0
 8010992:	d104      	bne.n	801099e <HAL_TIM_PWM_Start+0xb6>
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	2202      	movs	r2, #2
 8010998:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 801099c:	e023      	b.n	80109e6 <HAL_TIM_PWM_Start+0xfe>
 801099e:	683b      	ldr	r3, [r7, #0]
 80109a0:	2b04      	cmp	r3, #4
 80109a2:	d104      	bne.n	80109ae <HAL_TIM_PWM_Start+0xc6>
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	2202      	movs	r2, #2
 80109a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80109ac:	e01b      	b.n	80109e6 <HAL_TIM_PWM_Start+0xfe>
 80109ae:	683b      	ldr	r3, [r7, #0]
 80109b0:	2b08      	cmp	r3, #8
 80109b2:	d104      	bne.n	80109be <HAL_TIM_PWM_Start+0xd6>
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	2202      	movs	r2, #2
 80109b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80109bc:	e013      	b.n	80109e6 <HAL_TIM_PWM_Start+0xfe>
 80109be:	683b      	ldr	r3, [r7, #0]
 80109c0:	2b0c      	cmp	r3, #12
 80109c2:	d104      	bne.n	80109ce <HAL_TIM_PWM_Start+0xe6>
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	2202      	movs	r2, #2
 80109c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80109cc:	e00b      	b.n	80109e6 <HAL_TIM_PWM_Start+0xfe>
 80109ce:	683b      	ldr	r3, [r7, #0]
 80109d0:	2b10      	cmp	r3, #16
 80109d2:	d104      	bne.n	80109de <HAL_TIM_PWM_Start+0xf6>
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	2202      	movs	r2, #2
 80109d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80109dc:	e003      	b.n	80109e6 <HAL_TIM_PWM_Start+0xfe>
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	2202      	movs	r2, #2
 80109e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	2201      	movs	r2, #1
 80109ec:	6839      	ldr	r1, [r7, #0]
 80109ee:	4618      	mov	r0, r3
 80109f0:	f001 f992 	bl	8011d18 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	681b      	ldr	r3, [r3, #0]
 80109f8:	4a3d      	ldr	r2, [pc, #244]	; (8010af0 <HAL_TIM_PWM_Start+0x208>)
 80109fa:	4293      	cmp	r3, r2
 80109fc:	d013      	beq.n	8010a26 <HAL_TIM_PWM_Start+0x13e>
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	681b      	ldr	r3, [r3, #0]
 8010a02:	4a3c      	ldr	r2, [pc, #240]	; (8010af4 <HAL_TIM_PWM_Start+0x20c>)
 8010a04:	4293      	cmp	r3, r2
 8010a06:	d00e      	beq.n	8010a26 <HAL_TIM_PWM_Start+0x13e>
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	681b      	ldr	r3, [r3, #0]
 8010a0c:	4a3a      	ldr	r2, [pc, #232]	; (8010af8 <HAL_TIM_PWM_Start+0x210>)
 8010a0e:	4293      	cmp	r3, r2
 8010a10:	d009      	beq.n	8010a26 <HAL_TIM_PWM_Start+0x13e>
 8010a12:	687b      	ldr	r3, [r7, #4]
 8010a14:	681b      	ldr	r3, [r3, #0]
 8010a16:	4a39      	ldr	r2, [pc, #228]	; (8010afc <HAL_TIM_PWM_Start+0x214>)
 8010a18:	4293      	cmp	r3, r2
 8010a1a:	d004      	beq.n	8010a26 <HAL_TIM_PWM_Start+0x13e>
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	681b      	ldr	r3, [r3, #0]
 8010a20:	4a37      	ldr	r2, [pc, #220]	; (8010b00 <HAL_TIM_PWM_Start+0x218>)
 8010a22:	4293      	cmp	r3, r2
 8010a24:	d101      	bne.n	8010a2a <HAL_TIM_PWM_Start+0x142>
 8010a26:	2301      	movs	r3, #1
 8010a28:	e000      	b.n	8010a2c <HAL_TIM_PWM_Start+0x144>
 8010a2a:	2300      	movs	r3, #0
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d007      	beq.n	8010a40 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	681b      	ldr	r3, [r3, #0]
 8010a34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	681b      	ldr	r3, [r3, #0]
 8010a3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8010a3e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	681b      	ldr	r3, [r3, #0]
 8010a44:	4a2a      	ldr	r2, [pc, #168]	; (8010af0 <HAL_TIM_PWM_Start+0x208>)
 8010a46:	4293      	cmp	r3, r2
 8010a48:	d02c      	beq.n	8010aa4 <HAL_TIM_PWM_Start+0x1bc>
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	681b      	ldr	r3, [r3, #0]
 8010a4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010a52:	d027      	beq.n	8010aa4 <HAL_TIM_PWM_Start+0x1bc>
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	681b      	ldr	r3, [r3, #0]
 8010a58:	4a2a      	ldr	r2, [pc, #168]	; (8010b04 <HAL_TIM_PWM_Start+0x21c>)
 8010a5a:	4293      	cmp	r3, r2
 8010a5c:	d022      	beq.n	8010aa4 <HAL_TIM_PWM_Start+0x1bc>
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	4a29      	ldr	r2, [pc, #164]	; (8010b08 <HAL_TIM_PWM_Start+0x220>)
 8010a64:	4293      	cmp	r3, r2
 8010a66:	d01d      	beq.n	8010aa4 <HAL_TIM_PWM_Start+0x1bc>
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	4a27      	ldr	r2, [pc, #156]	; (8010b0c <HAL_TIM_PWM_Start+0x224>)
 8010a6e:	4293      	cmp	r3, r2
 8010a70:	d018      	beq.n	8010aa4 <HAL_TIM_PWM_Start+0x1bc>
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	681b      	ldr	r3, [r3, #0]
 8010a76:	4a1f      	ldr	r2, [pc, #124]	; (8010af4 <HAL_TIM_PWM_Start+0x20c>)
 8010a78:	4293      	cmp	r3, r2
 8010a7a:	d013      	beq.n	8010aa4 <HAL_TIM_PWM_Start+0x1bc>
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	681b      	ldr	r3, [r3, #0]
 8010a80:	4a23      	ldr	r2, [pc, #140]	; (8010b10 <HAL_TIM_PWM_Start+0x228>)
 8010a82:	4293      	cmp	r3, r2
 8010a84:	d00e      	beq.n	8010aa4 <HAL_TIM_PWM_Start+0x1bc>
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	681b      	ldr	r3, [r3, #0]
 8010a8a:	4a1b      	ldr	r2, [pc, #108]	; (8010af8 <HAL_TIM_PWM_Start+0x210>)
 8010a8c:	4293      	cmp	r3, r2
 8010a8e:	d009      	beq.n	8010aa4 <HAL_TIM_PWM_Start+0x1bc>
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	681b      	ldr	r3, [r3, #0]
 8010a94:	4a1f      	ldr	r2, [pc, #124]	; (8010b14 <HAL_TIM_PWM_Start+0x22c>)
 8010a96:	4293      	cmp	r3, r2
 8010a98:	d004      	beq.n	8010aa4 <HAL_TIM_PWM_Start+0x1bc>
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	4a1e      	ldr	r2, [pc, #120]	; (8010b18 <HAL_TIM_PWM_Start+0x230>)
 8010aa0:	4293      	cmp	r3, r2
 8010aa2:	d115      	bne.n	8010ad0 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	681b      	ldr	r3, [r3, #0]
 8010aa8:	689a      	ldr	r2, [r3, #8]
 8010aaa:	4b1c      	ldr	r3, [pc, #112]	; (8010b1c <HAL_TIM_PWM_Start+0x234>)
 8010aac:	4013      	ands	r3, r2
 8010aae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010ab0:	68fb      	ldr	r3, [r7, #12]
 8010ab2:	2b06      	cmp	r3, #6
 8010ab4:	d015      	beq.n	8010ae2 <HAL_TIM_PWM_Start+0x1fa>
 8010ab6:	68fb      	ldr	r3, [r7, #12]
 8010ab8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010abc:	d011      	beq.n	8010ae2 <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	681b      	ldr	r3, [r3, #0]
 8010ac2:	681a      	ldr	r2, [r3, #0]
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	f042 0201 	orr.w	r2, r2, #1
 8010acc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010ace:	e008      	b.n	8010ae2 <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	681b      	ldr	r3, [r3, #0]
 8010ad4:	681a      	ldr	r2, [r3, #0]
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	681b      	ldr	r3, [r3, #0]
 8010ada:	f042 0201 	orr.w	r2, r2, #1
 8010ade:	601a      	str	r2, [r3, #0]
 8010ae0:	e000      	b.n	8010ae4 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010ae2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8010ae4:	2300      	movs	r3, #0
}
 8010ae6:	4618      	mov	r0, r3
 8010ae8:	3710      	adds	r7, #16
 8010aea:	46bd      	mov	sp, r7
 8010aec:	bd80      	pop	{r7, pc}
 8010aee:	bf00      	nop
 8010af0:	40010000 	.word	0x40010000
 8010af4:	40010400 	.word	0x40010400
 8010af8:	40014000 	.word	0x40014000
 8010afc:	40014400 	.word	0x40014400
 8010b00:	40014800 	.word	0x40014800
 8010b04:	40000400 	.word	0x40000400
 8010b08:	40000800 	.word	0x40000800
 8010b0c:	40000c00 	.word	0x40000c00
 8010b10:	40001800 	.word	0x40001800
 8010b14:	4000e000 	.word	0x4000e000
 8010b18:	4000e400 	.word	0x4000e400
 8010b1c:	00010007 	.word	0x00010007

08010b20 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8010b20:	b580      	push	{r7, lr}
 8010b22:	b086      	sub	sp, #24
 8010b24:	af00      	add	r7, sp, #0
 8010b26:	60f8      	str	r0, [r7, #12]
 8010b28:	60b9      	str	r1, [r7, #8]
 8010b2a:	607a      	str	r2, [r7, #4]
 8010b2c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8010b2e:	2300      	movs	r3, #0
 8010b30:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8010b32:	68bb      	ldr	r3, [r7, #8]
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	d109      	bne.n	8010b4c <HAL_TIM_PWM_Start_DMA+0x2c>
 8010b38:	68fb      	ldr	r3, [r7, #12]
 8010b3a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8010b3e:	b2db      	uxtb	r3, r3
 8010b40:	2b02      	cmp	r3, #2
 8010b42:	bf0c      	ite	eq
 8010b44:	2301      	moveq	r3, #1
 8010b46:	2300      	movne	r3, #0
 8010b48:	b2db      	uxtb	r3, r3
 8010b4a:	e03c      	b.n	8010bc6 <HAL_TIM_PWM_Start_DMA+0xa6>
 8010b4c:	68bb      	ldr	r3, [r7, #8]
 8010b4e:	2b04      	cmp	r3, #4
 8010b50:	d109      	bne.n	8010b66 <HAL_TIM_PWM_Start_DMA+0x46>
 8010b52:	68fb      	ldr	r3, [r7, #12]
 8010b54:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8010b58:	b2db      	uxtb	r3, r3
 8010b5a:	2b02      	cmp	r3, #2
 8010b5c:	bf0c      	ite	eq
 8010b5e:	2301      	moveq	r3, #1
 8010b60:	2300      	movne	r3, #0
 8010b62:	b2db      	uxtb	r3, r3
 8010b64:	e02f      	b.n	8010bc6 <HAL_TIM_PWM_Start_DMA+0xa6>
 8010b66:	68bb      	ldr	r3, [r7, #8]
 8010b68:	2b08      	cmp	r3, #8
 8010b6a:	d109      	bne.n	8010b80 <HAL_TIM_PWM_Start_DMA+0x60>
 8010b6c:	68fb      	ldr	r3, [r7, #12]
 8010b6e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010b72:	b2db      	uxtb	r3, r3
 8010b74:	2b02      	cmp	r3, #2
 8010b76:	bf0c      	ite	eq
 8010b78:	2301      	moveq	r3, #1
 8010b7a:	2300      	movne	r3, #0
 8010b7c:	b2db      	uxtb	r3, r3
 8010b7e:	e022      	b.n	8010bc6 <HAL_TIM_PWM_Start_DMA+0xa6>
 8010b80:	68bb      	ldr	r3, [r7, #8]
 8010b82:	2b0c      	cmp	r3, #12
 8010b84:	d109      	bne.n	8010b9a <HAL_TIM_PWM_Start_DMA+0x7a>
 8010b86:	68fb      	ldr	r3, [r7, #12]
 8010b88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8010b8c:	b2db      	uxtb	r3, r3
 8010b8e:	2b02      	cmp	r3, #2
 8010b90:	bf0c      	ite	eq
 8010b92:	2301      	moveq	r3, #1
 8010b94:	2300      	movne	r3, #0
 8010b96:	b2db      	uxtb	r3, r3
 8010b98:	e015      	b.n	8010bc6 <HAL_TIM_PWM_Start_DMA+0xa6>
 8010b9a:	68bb      	ldr	r3, [r7, #8]
 8010b9c:	2b10      	cmp	r3, #16
 8010b9e:	d109      	bne.n	8010bb4 <HAL_TIM_PWM_Start_DMA+0x94>
 8010ba0:	68fb      	ldr	r3, [r7, #12]
 8010ba2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8010ba6:	b2db      	uxtb	r3, r3
 8010ba8:	2b02      	cmp	r3, #2
 8010baa:	bf0c      	ite	eq
 8010bac:	2301      	moveq	r3, #1
 8010bae:	2300      	movne	r3, #0
 8010bb0:	b2db      	uxtb	r3, r3
 8010bb2:	e008      	b.n	8010bc6 <HAL_TIM_PWM_Start_DMA+0xa6>
 8010bb4:	68fb      	ldr	r3, [r7, #12]
 8010bb6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8010bba:	b2db      	uxtb	r3, r3
 8010bbc:	2b02      	cmp	r3, #2
 8010bbe:	bf0c      	ite	eq
 8010bc0:	2301      	moveq	r3, #1
 8010bc2:	2300      	movne	r3, #0
 8010bc4:	b2db      	uxtb	r3, r3
 8010bc6:	2b00      	cmp	r3, #0
 8010bc8:	d001      	beq.n	8010bce <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8010bca:	2302      	movs	r3, #2
 8010bcc:	e1ba      	b.n	8010f44 <HAL_TIM_PWM_Start_DMA+0x424>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8010bce:	68bb      	ldr	r3, [r7, #8]
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d109      	bne.n	8010be8 <HAL_TIM_PWM_Start_DMA+0xc8>
 8010bd4:	68fb      	ldr	r3, [r7, #12]
 8010bd6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8010bda:	b2db      	uxtb	r3, r3
 8010bdc:	2b01      	cmp	r3, #1
 8010bde:	bf0c      	ite	eq
 8010be0:	2301      	moveq	r3, #1
 8010be2:	2300      	movne	r3, #0
 8010be4:	b2db      	uxtb	r3, r3
 8010be6:	e03c      	b.n	8010c62 <HAL_TIM_PWM_Start_DMA+0x142>
 8010be8:	68bb      	ldr	r3, [r7, #8]
 8010bea:	2b04      	cmp	r3, #4
 8010bec:	d109      	bne.n	8010c02 <HAL_TIM_PWM_Start_DMA+0xe2>
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8010bf4:	b2db      	uxtb	r3, r3
 8010bf6:	2b01      	cmp	r3, #1
 8010bf8:	bf0c      	ite	eq
 8010bfa:	2301      	moveq	r3, #1
 8010bfc:	2300      	movne	r3, #0
 8010bfe:	b2db      	uxtb	r3, r3
 8010c00:	e02f      	b.n	8010c62 <HAL_TIM_PWM_Start_DMA+0x142>
 8010c02:	68bb      	ldr	r3, [r7, #8]
 8010c04:	2b08      	cmp	r3, #8
 8010c06:	d109      	bne.n	8010c1c <HAL_TIM_PWM_Start_DMA+0xfc>
 8010c08:	68fb      	ldr	r3, [r7, #12]
 8010c0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010c0e:	b2db      	uxtb	r3, r3
 8010c10:	2b01      	cmp	r3, #1
 8010c12:	bf0c      	ite	eq
 8010c14:	2301      	moveq	r3, #1
 8010c16:	2300      	movne	r3, #0
 8010c18:	b2db      	uxtb	r3, r3
 8010c1a:	e022      	b.n	8010c62 <HAL_TIM_PWM_Start_DMA+0x142>
 8010c1c:	68bb      	ldr	r3, [r7, #8]
 8010c1e:	2b0c      	cmp	r3, #12
 8010c20:	d109      	bne.n	8010c36 <HAL_TIM_PWM_Start_DMA+0x116>
 8010c22:	68fb      	ldr	r3, [r7, #12]
 8010c24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8010c28:	b2db      	uxtb	r3, r3
 8010c2a:	2b01      	cmp	r3, #1
 8010c2c:	bf0c      	ite	eq
 8010c2e:	2301      	moveq	r3, #1
 8010c30:	2300      	movne	r3, #0
 8010c32:	b2db      	uxtb	r3, r3
 8010c34:	e015      	b.n	8010c62 <HAL_TIM_PWM_Start_DMA+0x142>
 8010c36:	68bb      	ldr	r3, [r7, #8]
 8010c38:	2b10      	cmp	r3, #16
 8010c3a:	d109      	bne.n	8010c50 <HAL_TIM_PWM_Start_DMA+0x130>
 8010c3c:	68fb      	ldr	r3, [r7, #12]
 8010c3e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8010c42:	b2db      	uxtb	r3, r3
 8010c44:	2b01      	cmp	r3, #1
 8010c46:	bf0c      	ite	eq
 8010c48:	2301      	moveq	r3, #1
 8010c4a:	2300      	movne	r3, #0
 8010c4c:	b2db      	uxtb	r3, r3
 8010c4e:	e008      	b.n	8010c62 <HAL_TIM_PWM_Start_DMA+0x142>
 8010c50:	68fb      	ldr	r3, [r7, #12]
 8010c52:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8010c56:	b2db      	uxtb	r3, r3
 8010c58:	2b01      	cmp	r3, #1
 8010c5a:	bf0c      	ite	eq
 8010c5c:	2301      	moveq	r3, #1
 8010c5e:	2300      	movne	r3, #0
 8010c60:	b2db      	uxtb	r3, r3
 8010c62:	2b00      	cmp	r3, #0
 8010c64:	d034      	beq.n	8010cd0 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d002      	beq.n	8010c72 <HAL_TIM_PWM_Start_DMA+0x152>
 8010c6c:	887b      	ldrh	r3, [r7, #2]
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	d101      	bne.n	8010c76 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8010c72:	2301      	movs	r3, #1
 8010c74:	e166      	b.n	8010f44 <HAL_TIM_PWM_Start_DMA+0x424>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8010c76:	68bb      	ldr	r3, [r7, #8]
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	d104      	bne.n	8010c86 <HAL_TIM_PWM_Start_DMA+0x166>
 8010c7c:	68fb      	ldr	r3, [r7, #12]
 8010c7e:	2202      	movs	r2, #2
 8010c80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8010c84:	e026      	b.n	8010cd4 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8010c86:	68bb      	ldr	r3, [r7, #8]
 8010c88:	2b04      	cmp	r3, #4
 8010c8a:	d104      	bne.n	8010c96 <HAL_TIM_PWM_Start_DMA+0x176>
 8010c8c:	68fb      	ldr	r3, [r7, #12]
 8010c8e:	2202      	movs	r2, #2
 8010c90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8010c94:	e01e      	b.n	8010cd4 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8010c96:	68bb      	ldr	r3, [r7, #8]
 8010c98:	2b08      	cmp	r3, #8
 8010c9a:	d104      	bne.n	8010ca6 <HAL_TIM_PWM_Start_DMA+0x186>
 8010c9c:	68fb      	ldr	r3, [r7, #12]
 8010c9e:	2202      	movs	r2, #2
 8010ca0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8010ca4:	e016      	b.n	8010cd4 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8010ca6:	68bb      	ldr	r3, [r7, #8]
 8010ca8:	2b0c      	cmp	r3, #12
 8010caa:	d104      	bne.n	8010cb6 <HAL_TIM_PWM_Start_DMA+0x196>
 8010cac:	68fb      	ldr	r3, [r7, #12]
 8010cae:	2202      	movs	r2, #2
 8010cb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8010cb4:	e00e      	b.n	8010cd4 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8010cb6:	68bb      	ldr	r3, [r7, #8]
 8010cb8:	2b10      	cmp	r3, #16
 8010cba:	d104      	bne.n	8010cc6 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8010cbc:	68fb      	ldr	r3, [r7, #12]
 8010cbe:	2202      	movs	r2, #2
 8010cc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8010cc4:	e006      	b.n	8010cd4 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8010cc6:	68fb      	ldr	r3, [r7, #12]
 8010cc8:	2202      	movs	r2, #2
 8010cca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8010cce:	e001      	b.n	8010cd4 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8010cd0:	2301      	movs	r3, #1
 8010cd2:	e137      	b.n	8010f44 <HAL_TIM_PWM_Start_DMA+0x424>
  }

  switch (Channel)
 8010cd4:	68bb      	ldr	r3, [r7, #8]
 8010cd6:	2b0c      	cmp	r3, #12
 8010cd8:	f200 80ae 	bhi.w	8010e38 <HAL_TIM_PWM_Start_DMA+0x318>
 8010cdc:	a201      	add	r2, pc, #4	; (adr r2, 8010ce4 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8010cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ce2:	bf00      	nop
 8010ce4:	08010d19 	.word	0x08010d19
 8010ce8:	08010e39 	.word	0x08010e39
 8010cec:	08010e39 	.word	0x08010e39
 8010cf0:	08010e39 	.word	0x08010e39
 8010cf4:	08010d61 	.word	0x08010d61
 8010cf8:	08010e39 	.word	0x08010e39
 8010cfc:	08010e39 	.word	0x08010e39
 8010d00:	08010e39 	.word	0x08010e39
 8010d04:	08010da9 	.word	0x08010da9
 8010d08:	08010e39 	.word	0x08010e39
 8010d0c:	08010e39 	.word	0x08010e39
 8010d10:	08010e39 	.word	0x08010e39
 8010d14:	08010df1 	.word	0x08010df1
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8010d18:	68fb      	ldr	r3, [r7, #12]
 8010d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d1c:	4a8b      	ldr	r2, [pc, #556]	; (8010f4c <HAL_TIM_PWM_Start_DMA+0x42c>)
 8010d1e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8010d20:	68fb      	ldr	r3, [r7, #12]
 8010d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d24:	4a8a      	ldr	r2, [pc, #552]	; (8010f50 <HAL_TIM_PWM_Start_DMA+0x430>)
 8010d26:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8010d28:	68fb      	ldr	r3, [r7, #12]
 8010d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010d2c:	4a89      	ldr	r2, [pc, #548]	; (8010f54 <HAL_TIM_PWM_Start_DMA+0x434>)
 8010d2e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8010d30:	68fb      	ldr	r3, [r7, #12]
 8010d32:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8010d34:	6879      	ldr	r1, [r7, #4]
 8010d36:	68fb      	ldr	r3, [r7, #12]
 8010d38:	681b      	ldr	r3, [r3, #0]
 8010d3a:	3334      	adds	r3, #52	; 0x34
 8010d3c:	461a      	mov	r2, r3
 8010d3e:	887b      	ldrh	r3, [r7, #2]
 8010d40:	f7f5 fec4 	bl	8006acc <HAL_DMA_Start_IT>
 8010d44:	4603      	mov	r3, r0
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	d001      	beq.n	8010d4e <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8010d4a:	2301      	movs	r3, #1
 8010d4c:	e0fa      	b.n	8010f44 <HAL_TIM_PWM_Start_DMA+0x424>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	681b      	ldr	r3, [r3, #0]
 8010d52:	68da      	ldr	r2, [r3, #12]
 8010d54:	68fb      	ldr	r3, [r7, #12]
 8010d56:	681b      	ldr	r3, [r3, #0]
 8010d58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8010d5c:	60da      	str	r2, [r3, #12]
      break;
 8010d5e:	e06e      	b.n	8010e3e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8010d60:	68fb      	ldr	r3, [r7, #12]
 8010d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010d64:	4a79      	ldr	r2, [pc, #484]	; (8010f4c <HAL_TIM_PWM_Start_DMA+0x42c>)
 8010d66:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010d6c:	4a78      	ldr	r2, [pc, #480]	; (8010f50 <HAL_TIM_PWM_Start_DMA+0x430>)
 8010d6e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8010d70:	68fb      	ldr	r3, [r7, #12]
 8010d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010d74:	4a77      	ldr	r2, [pc, #476]	; (8010f54 <HAL_TIM_PWM_Start_DMA+0x434>)
 8010d76:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8010d78:	68fb      	ldr	r3, [r7, #12]
 8010d7a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8010d7c:	6879      	ldr	r1, [r7, #4]
 8010d7e:	68fb      	ldr	r3, [r7, #12]
 8010d80:	681b      	ldr	r3, [r3, #0]
 8010d82:	3338      	adds	r3, #56	; 0x38
 8010d84:	461a      	mov	r2, r3
 8010d86:	887b      	ldrh	r3, [r7, #2]
 8010d88:	f7f5 fea0 	bl	8006acc <HAL_DMA_Start_IT>
 8010d8c:	4603      	mov	r3, r0
 8010d8e:	2b00      	cmp	r3, #0
 8010d90:	d001      	beq.n	8010d96 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8010d92:	2301      	movs	r3, #1
 8010d94:	e0d6      	b.n	8010f44 <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8010d96:	68fb      	ldr	r3, [r7, #12]
 8010d98:	681b      	ldr	r3, [r3, #0]
 8010d9a:	68da      	ldr	r2, [r3, #12]
 8010d9c:	68fb      	ldr	r3, [r7, #12]
 8010d9e:	681b      	ldr	r3, [r3, #0]
 8010da0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8010da4:	60da      	str	r2, [r3, #12]
      break;
 8010da6:	e04a      	b.n	8010e3e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8010da8:	68fb      	ldr	r3, [r7, #12]
 8010daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010dac:	4a67      	ldr	r2, [pc, #412]	; (8010f4c <HAL_TIM_PWM_Start_DMA+0x42c>)
 8010dae:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8010db0:	68fb      	ldr	r3, [r7, #12]
 8010db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010db4:	4a66      	ldr	r2, [pc, #408]	; (8010f50 <HAL_TIM_PWM_Start_DMA+0x430>)
 8010db6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8010db8:	68fb      	ldr	r3, [r7, #12]
 8010dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010dbc:	4a65      	ldr	r2, [pc, #404]	; (8010f54 <HAL_TIM_PWM_Start_DMA+0x434>)
 8010dbe:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8010dc0:	68fb      	ldr	r3, [r7, #12]
 8010dc2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8010dc4:	6879      	ldr	r1, [r7, #4]
 8010dc6:	68fb      	ldr	r3, [r7, #12]
 8010dc8:	681b      	ldr	r3, [r3, #0]
 8010dca:	333c      	adds	r3, #60	; 0x3c
 8010dcc:	461a      	mov	r2, r3
 8010dce:	887b      	ldrh	r3, [r7, #2]
 8010dd0:	f7f5 fe7c 	bl	8006acc <HAL_DMA_Start_IT>
 8010dd4:	4603      	mov	r3, r0
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d001      	beq.n	8010dde <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8010dda:	2301      	movs	r3, #1
 8010ddc:	e0b2      	b.n	8010f44 <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8010dde:	68fb      	ldr	r3, [r7, #12]
 8010de0:	681b      	ldr	r3, [r3, #0]
 8010de2:	68da      	ldr	r2, [r3, #12]
 8010de4:	68fb      	ldr	r3, [r7, #12]
 8010de6:	681b      	ldr	r3, [r3, #0]
 8010de8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010dec:	60da      	str	r2, [r3, #12]
      break;
 8010dee:	e026      	b.n	8010e3e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8010df0:	68fb      	ldr	r3, [r7, #12]
 8010df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010df4:	4a55      	ldr	r2, [pc, #340]	; (8010f4c <HAL_TIM_PWM_Start_DMA+0x42c>)
 8010df6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8010df8:	68fb      	ldr	r3, [r7, #12]
 8010dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010dfc:	4a54      	ldr	r2, [pc, #336]	; (8010f50 <HAL_TIM_PWM_Start_DMA+0x430>)
 8010dfe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8010e00:	68fb      	ldr	r3, [r7, #12]
 8010e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e04:	4a53      	ldr	r2, [pc, #332]	; (8010f54 <HAL_TIM_PWM_Start_DMA+0x434>)
 8010e06:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8010e08:	68fb      	ldr	r3, [r7, #12]
 8010e0a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8010e0c:	6879      	ldr	r1, [r7, #4]
 8010e0e:	68fb      	ldr	r3, [r7, #12]
 8010e10:	681b      	ldr	r3, [r3, #0]
 8010e12:	3340      	adds	r3, #64	; 0x40
 8010e14:	461a      	mov	r2, r3
 8010e16:	887b      	ldrh	r3, [r7, #2]
 8010e18:	f7f5 fe58 	bl	8006acc <HAL_DMA_Start_IT>
 8010e1c:	4603      	mov	r3, r0
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d001      	beq.n	8010e26 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8010e22:	2301      	movs	r3, #1
 8010e24:	e08e      	b.n	8010f44 <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8010e26:	68fb      	ldr	r3, [r7, #12]
 8010e28:	681b      	ldr	r3, [r3, #0]
 8010e2a:	68da      	ldr	r2, [r3, #12]
 8010e2c:	68fb      	ldr	r3, [r7, #12]
 8010e2e:	681b      	ldr	r3, [r3, #0]
 8010e30:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8010e34:	60da      	str	r2, [r3, #12]
      break;
 8010e36:	e002      	b.n	8010e3e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8010e38:	2301      	movs	r3, #1
 8010e3a:	75fb      	strb	r3, [r7, #23]
      break;
 8010e3c:	bf00      	nop
  }

  if (status == HAL_OK)
 8010e3e:	7dfb      	ldrb	r3, [r7, #23]
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d17e      	bne.n	8010f42 <HAL_TIM_PWM_Start_DMA+0x422>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8010e44:	68fb      	ldr	r3, [r7, #12]
 8010e46:	681b      	ldr	r3, [r3, #0]
 8010e48:	2201      	movs	r2, #1
 8010e4a:	68b9      	ldr	r1, [r7, #8]
 8010e4c:	4618      	mov	r0, r3
 8010e4e:	f000 ff63 	bl	8011d18 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8010e52:	68fb      	ldr	r3, [r7, #12]
 8010e54:	681b      	ldr	r3, [r3, #0]
 8010e56:	4a40      	ldr	r2, [pc, #256]	; (8010f58 <HAL_TIM_PWM_Start_DMA+0x438>)
 8010e58:	4293      	cmp	r3, r2
 8010e5a:	d013      	beq.n	8010e84 <HAL_TIM_PWM_Start_DMA+0x364>
 8010e5c:	68fb      	ldr	r3, [r7, #12]
 8010e5e:	681b      	ldr	r3, [r3, #0]
 8010e60:	4a3e      	ldr	r2, [pc, #248]	; (8010f5c <HAL_TIM_PWM_Start_DMA+0x43c>)
 8010e62:	4293      	cmp	r3, r2
 8010e64:	d00e      	beq.n	8010e84 <HAL_TIM_PWM_Start_DMA+0x364>
 8010e66:	68fb      	ldr	r3, [r7, #12]
 8010e68:	681b      	ldr	r3, [r3, #0]
 8010e6a:	4a3d      	ldr	r2, [pc, #244]	; (8010f60 <HAL_TIM_PWM_Start_DMA+0x440>)
 8010e6c:	4293      	cmp	r3, r2
 8010e6e:	d009      	beq.n	8010e84 <HAL_TIM_PWM_Start_DMA+0x364>
 8010e70:	68fb      	ldr	r3, [r7, #12]
 8010e72:	681b      	ldr	r3, [r3, #0]
 8010e74:	4a3b      	ldr	r2, [pc, #236]	; (8010f64 <HAL_TIM_PWM_Start_DMA+0x444>)
 8010e76:	4293      	cmp	r3, r2
 8010e78:	d004      	beq.n	8010e84 <HAL_TIM_PWM_Start_DMA+0x364>
 8010e7a:	68fb      	ldr	r3, [r7, #12]
 8010e7c:	681b      	ldr	r3, [r3, #0]
 8010e7e:	4a3a      	ldr	r2, [pc, #232]	; (8010f68 <HAL_TIM_PWM_Start_DMA+0x448>)
 8010e80:	4293      	cmp	r3, r2
 8010e82:	d101      	bne.n	8010e88 <HAL_TIM_PWM_Start_DMA+0x368>
 8010e84:	2301      	movs	r3, #1
 8010e86:	e000      	b.n	8010e8a <HAL_TIM_PWM_Start_DMA+0x36a>
 8010e88:	2300      	movs	r3, #0
 8010e8a:	2b00      	cmp	r3, #0
 8010e8c:	d007      	beq.n	8010e9e <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8010e8e:	68fb      	ldr	r3, [r7, #12]
 8010e90:	681b      	ldr	r3, [r3, #0]
 8010e92:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010e94:	68fb      	ldr	r3, [r7, #12]
 8010e96:	681b      	ldr	r3, [r3, #0]
 8010e98:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8010e9c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010e9e:	68fb      	ldr	r3, [r7, #12]
 8010ea0:	681b      	ldr	r3, [r3, #0]
 8010ea2:	4a2d      	ldr	r2, [pc, #180]	; (8010f58 <HAL_TIM_PWM_Start_DMA+0x438>)
 8010ea4:	4293      	cmp	r3, r2
 8010ea6:	d02c      	beq.n	8010f02 <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010ea8:	68fb      	ldr	r3, [r7, #12]
 8010eaa:	681b      	ldr	r3, [r3, #0]
 8010eac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010eb0:	d027      	beq.n	8010f02 <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010eb2:	68fb      	ldr	r3, [r7, #12]
 8010eb4:	681b      	ldr	r3, [r3, #0]
 8010eb6:	4a2d      	ldr	r2, [pc, #180]	; (8010f6c <HAL_TIM_PWM_Start_DMA+0x44c>)
 8010eb8:	4293      	cmp	r3, r2
 8010eba:	d022      	beq.n	8010f02 <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010ebc:	68fb      	ldr	r3, [r7, #12]
 8010ebe:	681b      	ldr	r3, [r3, #0]
 8010ec0:	4a2b      	ldr	r2, [pc, #172]	; (8010f70 <HAL_TIM_PWM_Start_DMA+0x450>)
 8010ec2:	4293      	cmp	r3, r2
 8010ec4:	d01d      	beq.n	8010f02 <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010ec6:	68fb      	ldr	r3, [r7, #12]
 8010ec8:	681b      	ldr	r3, [r3, #0]
 8010eca:	4a2a      	ldr	r2, [pc, #168]	; (8010f74 <HAL_TIM_PWM_Start_DMA+0x454>)
 8010ecc:	4293      	cmp	r3, r2
 8010ece:	d018      	beq.n	8010f02 <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010ed0:	68fb      	ldr	r3, [r7, #12]
 8010ed2:	681b      	ldr	r3, [r3, #0]
 8010ed4:	4a21      	ldr	r2, [pc, #132]	; (8010f5c <HAL_TIM_PWM_Start_DMA+0x43c>)
 8010ed6:	4293      	cmp	r3, r2
 8010ed8:	d013      	beq.n	8010f02 <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010eda:	68fb      	ldr	r3, [r7, #12]
 8010edc:	681b      	ldr	r3, [r3, #0]
 8010ede:	4a26      	ldr	r2, [pc, #152]	; (8010f78 <HAL_TIM_PWM_Start_DMA+0x458>)
 8010ee0:	4293      	cmp	r3, r2
 8010ee2:	d00e      	beq.n	8010f02 <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010ee4:	68fb      	ldr	r3, [r7, #12]
 8010ee6:	681b      	ldr	r3, [r3, #0]
 8010ee8:	4a1d      	ldr	r2, [pc, #116]	; (8010f60 <HAL_TIM_PWM_Start_DMA+0x440>)
 8010eea:	4293      	cmp	r3, r2
 8010eec:	d009      	beq.n	8010f02 <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010eee:	68fb      	ldr	r3, [r7, #12]
 8010ef0:	681b      	ldr	r3, [r3, #0]
 8010ef2:	4a22      	ldr	r2, [pc, #136]	; (8010f7c <HAL_TIM_PWM_Start_DMA+0x45c>)
 8010ef4:	4293      	cmp	r3, r2
 8010ef6:	d004      	beq.n	8010f02 <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010ef8:	68fb      	ldr	r3, [r7, #12]
 8010efa:	681b      	ldr	r3, [r3, #0]
 8010efc:	4a20      	ldr	r2, [pc, #128]	; (8010f80 <HAL_TIM_PWM_Start_DMA+0x460>)
 8010efe:	4293      	cmp	r3, r2
 8010f00:	d115      	bne.n	8010f2e <HAL_TIM_PWM_Start_DMA+0x40e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010f02:	68fb      	ldr	r3, [r7, #12]
 8010f04:	681b      	ldr	r3, [r3, #0]
 8010f06:	689a      	ldr	r2, [r3, #8]
 8010f08:	4b1e      	ldr	r3, [pc, #120]	; (8010f84 <HAL_TIM_PWM_Start_DMA+0x464>)
 8010f0a:	4013      	ands	r3, r2
 8010f0c:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010f0e:	693b      	ldr	r3, [r7, #16]
 8010f10:	2b06      	cmp	r3, #6
 8010f12:	d015      	beq.n	8010f40 <HAL_TIM_PWM_Start_DMA+0x420>
 8010f14:	693b      	ldr	r3, [r7, #16]
 8010f16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010f1a:	d011      	beq.n	8010f40 <HAL_TIM_PWM_Start_DMA+0x420>
      {
        __HAL_TIM_ENABLE(htim);
 8010f1c:	68fb      	ldr	r3, [r7, #12]
 8010f1e:	681b      	ldr	r3, [r3, #0]
 8010f20:	681a      	ldr	r2, [r3, #0]
 8010f22:	68fb      	ldr	r3, [r7, #12]
 8010f24:	681b      	ldr	r3, [r3, #0]
 8010f26:	f042 0201 	orr.w	r2, r2, #1
 8010f2a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010f2c:	e008      	b.n	8010f40 <HAL_TIM_PWM_Start_DMA+0x420>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8010f2e:	68fb      	ldr	r3, [r7, #12]
 8010f30:	681b      	ldr	r3, [r3, #0]
 8010f32:	681a      	ldr	r2, [r3, #0]
 8010f34:	68fb      	ldr	r3, [r7, #12]
 8010f36:	681b      	ldr	r3, [r3, #0]
 8010f38:	f042 0201 	orr.w	r2, r2, #1
 8010f3c:	601a      	str	r2, [r3, #0]
 8010f3e:	e000      	b.n	8010f42 <HAL_TIM_PWM_Start_DMA+0x422>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010f40:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8010f42:	7dfb      	ldrb	r3, [r7, #23]
}
 8010f44:	4618      	mov	r0, r3
 8010f46:	3718      	adds	r7, #24
 8010f48:	46bd      	mov	sp, r7
 8010f4a:	bd80      	pop	{r7, pc}
 8010f4c:	0801150f 	.word	0x0801150f
 8010f50:	080115b7 	.word	0x080115b7
 8010f54:	0801147d 	.word	0x0801147d
 8010f58:	40010000 	.word	0x40010000
 8010f5c:	40010400 	.word	0x40010400
 8010f60:	40014000 	.word	0x40014000
 8010f64:	40014400 	.word	0x40014400
 8010f68:	40014800 	.word	0x40014800
 8010f6c:	40000400 	.word	0x40000400
 8010f70:	40000800 	.word	0x40000800
 8010f74:	40000c00 	.word	0x40000c00
 8010f78:	40001800 	.word	0x40001800
 8010f7c:	4000e000 	.word	0x4000e000
 8010f80:	4000e400 	.word	0x4000e400
 8010f84:	00010007 	.word	0x00010007

08010f88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8010f88:	b580      	push	{r7, lr}
 8010f8a:	b082      	sub	sp, #8
 8010f8c:	af00      	add	r7, sp, #0
 8010f8e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	681b      	ldr	r3, [r3, #0]
 8010f94:	691b      	ldr	r3, [r3, #16]
 8010f96:	f003 0302 	and.w	r3, r3, #2
 8010f9a:	2b02      	cmp	r3, #2
 8010f9c:	d122      	bne.n	8010fe4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8010f9e:	687b      	ldr	r3, [r7, #4]
 8010fa0:	681b      	ldr	r3, [r3, #0]
 8010fa2:	68db      	ldr	r3, [r3, #12]
 8010fa4:	f003 0302 	and.w	r3, r3, #2
 8010fa8:	2b02      	cmp	r3, #2
 8010faa:	d11b      	bne.n	8010fe4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8010fac:	687b      	ldr	r3, [r7, #4]
 8010fae:	681b      	ldr	r3, [r3, #0]
 8010fb0:	f06f 0202 	mvn.w	r2, #2
 8010fb4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	2201      	movs	r2, #1
 8010fba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	681b      	ldr	r3, [r3, #0]
 8010fc0:	699b      	ldr	r3, [r3, #24]
 8010fc2:	f003 0303 	and.w	r3, r3, #3
 8010fc6:	2b00      	cmp	r3, #0
 8010fc8:	d003      	beq.n	8010fd2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8010fca:	6878      	ldr	r0, [r7, #4]
 8010fcc:	f000 fa24 	bl	8011418 <HAL_TIM_IC_CaptureCallback>
 8010fd0:	e005      	b.n	8010fde <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8010fd2:	6878      	ldr	r0, [r7, #4]
 8010fd4:	f000 fa16 	bl	8011404 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010fd8:	6878      	ldr	r0, [r7, #4]
 8010fda:	f000 fa27 	bl	801142c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	2200      	movs	r2, #0
 8010fe2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	681b      	ldr	r3, [r3, #0]
 8010fe8:	691b      	ldr	r3, [r3, #16]
 8010fea:	f003 0304 	and.w	r3, r3, #4
 8010fee:	2b04      	cmp	r3, #4
 8010ff0:	d122      	bne.n	8011038 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	68db      	ldr	r3, [r3, #12]
 8010ff8:	f003 0304 	and.w	r3, r3, #4
 8010ffc:	2b04      	cmp	r3, #4
 8010ffe:	d11b      	bne.n	8011038 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	681b      	ldr	r3, [r3, #0]
 8011004:	f06f 0204 	mvn.w	r2, #4
 8011008:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	2202      	movs	r2, #2
 801100e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8011010:	687b      	ldr	r3, [r7, #4]
 8011012:	681b      	ldr	r3, [r3, #0]
 8011014:	699b      	ldr	r3, [r3, #24]
 8011016:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801101a:	2b00      	cmp	r3, #0
 801101c:	d003      	beq.n	8011026 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801101e:	6878      	ldr	r0, [r7, #4]
 8011020:	f000 f9fa 	bl	8011418 <HAL_TIM_IC_CaptureCallback>
 8011024:	e005      	b.n	8011032 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8011026:	6878      	ldr	r0, [r7, #4]
 8011028:	f000 f9ec 	bl	8011404 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801102c:	6878      	ldr	r0, [r7, #4]
 801102e:	f000 f9fd 	bl	801142c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	2200      	movs	r2, #0
 8011036:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	681b      	ldr	r3, [r3, #0]
 801103c:	691b      	ldr	r3, [r3, #16]
 801103e:	f003 0308 	and.w	r3, r3, #8
 8011042:	2b08      	cmp	r3, #8
 8011044:	d122      	bne.n	801108c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	681b      	ldr	r3, [r3, #0]
 801104a:	68db      	ldr	r3, [r3, #12]
 801104c:	f003 0308 	and.w	r3, r3, #8
 8011050:	2b08      	cmp	r3, #8
 8011052:	d11b      	bne.n	801108c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	681b      	ldr	r3, [r3, #0]
 8011058:	f06f 0208 	mvn.w	r2, #8
 801105c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801105e:	687b      	ldr	r3, [r7, #4]
 8011060:	2204      	movs	r2, #4
 8011062:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	681b      	ldr	r3, [r3, #0]
 8011068:	69db      	ldr	r3, [r3, #28]
 801106a:	f003 0303 	and.w	r3, r3, #3
 801106e:	2b00      	cmp	r3, #0
 8011070:	d003      	beq.n	801107a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8011072:	6878      	ldr	r0, [r7, #4]
 8011074:	f000 f9d0 	bl	8011418 <HAL_TIM_IC_CaptureCallback>
 8011078:	e005      	b.n	8011086 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801107a:	6878      	ldr	r0, [r7, #4]
 801107c:	f000 f9c2 	bl	8011404 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011080:	6878      	ldr	r0, [r7, #4]
 8011082:	f000 f9d3 	bl	801142c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	2200      	movs	r2, #0
 801108a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	681b      	ldr	r3, [r3, #0]
 8011090:	691b      	ldr	r3, [r3, #16]
 8011092:	f003 0310 	and.w	r3, r3, #16
 8011096:	2b10      	cmp	r3, #16
 8011098:	d122      	bne.n	80110e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	681b      	ldr	r3, [r3, #0]
 801109e:	68db      	ldr	r3, [r3, #12]
 80110a0:	f003 0310 	and.w	r3, r3, #16
 80110a4:	2b10      	cmp	r3, #16
 80110a6:	d11b      	bne.n	80110e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80110a8:	687b      	ldr	r3, [r7, #4]
 80110aa:	681b      	ldr	r3, [r3, #0]
 80110ac:	f06f 0210 	mvn.w	r2, #16
 80110b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	2208      	movs	r2, #8
 80110b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80110b8:	687b      	ldr	r3, [r7, #4]
 80110ba:	681b      	ldr	r3, [r3, #0]
 80110bc:	69db      	ldr	r3, [r3, #28]
 80110be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d003      	beq.n	80110ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80110c6:	6878      	ldr	r0, [r7, #4]
 80110c8:	f000 f9a6 	bl	8011418 <HAL_TIM_IC_CaptureCallback>
 80110cc:	e005      	b.n	80110da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80110ce:	6878      	ldr	r0, [r7, #4]
 80110d0:	f000 f998 	bl	8011404 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80110d4:	6878      	ldr	r0, [r7, #4]
 80110d6:	f000 f9a9 	bl	801142c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	2200      	movs	r2, #0
 80110de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	681b      	ldr	r3, [r3, #0]
 80110e4:	691b      	ldr	r3, [r3, #16]
 80110e6:	f003 0301 	and.w	r3, r3, #1
 80110ea:	2b01      	cmp	r3, #1
 80110ec:	d10e      	bne.n	801110c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	681b      	ldr	r3, [r3, #0]
 80110f2:	68db      	ldr	r3, [r3, #12]
 80110f4:	f003 0301 	and.w	r3, r3, #1
 80110f8:	2b01      	cmp	r3, #1
 80110fa:	d107      	bne.n	801110c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80110fc:	687b      	ldr	r3, [r7, #4]
 80110fe:	681b      	ldr	r3, [r3, #0]
 8011100:	f06f 0201 	mvn.w	r2, #1
 8011104:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8011106:	6878      	ldr	r0, [r7, #4]
 8011108:	f000 f972 	bl	80113f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	681b      	ldr	r3, [r3, #0]
 8011110:	691b      	ldr	r3, [r3, #16]
 8011112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011116:	2b80      	cmp	r3, #128	; 0x80
 8011118:	d10e      	bne.n	8011138 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 801111a:	687b      	ldr	r3, [r7, #4]
 801111c:	681b      	ldr	r3, [r3, #0]
 801111e:	68db      	ldr	r3, [r3, #12]
 8011120:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011124:	2b80      	cmp	r3, #128	; 0x80
 8011126:	d107      	bne.n	8011138 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8011130:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8011132:	6878      	ldr	r0, [r7, #4]
 8011134:	f000 febc 	bl	8011eb0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	681b      	ldr	r3, [r3, #0]
 801113c:	691b      	ldr	r3, [r3, #16]
 801113e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011142:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011146:	d10e      	bne.n	8011166 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	681b      	ldr	r3, [r3, #0]
 801114c:	68db      	ldr	r3, [r3, #12]
 801114e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011152:	2b80      	cmp	r3, #128	; 0x80
 8011154:	d107      	bne.n	8011166 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	681b      	ldr	r3, [r3, #0]
 801115a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 801115e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8011160:	6878      	ldr	r0, [r7, #4]
 8011162:	f000 feaf 	bl	8011ec4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	691b      	ldr	r3, [r3, #16]
 801116c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011170:	2b40      	cmp	r3, #64	; 0x40
 8011172:	d10e      	bne.n	8011192 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	681b      	ldr	r3, [r3, #0]
 8011178:	68db      	ldr	r3, [r3, #12]
 801117a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801117e:	2b40      	cmp	r3, #64	; 0x40
 8011180:	d107      	bne.n	8011192 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	681b      	ldr	r3, [r3, #0]
 8011186:	f06f 0240 	mvn.w	r2, #64	; 0x40
 801118a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 801118c:	6878      	ldr	r0, [r7, #4]
 801118e:	f000 f961 	bl	8011454 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8011192:	687b      	ldr	r3, [r7, #4]
 8011194:	681b      	ldr	r3, [r3, #0]
 8011196:	691b      	ldr	r3, [r3, #16]
 8011198:	f003 0320 	and.w	r3, r3, #32
 801119c:	2b20      	cmp	r3, #32
 801119e:	d10e      	bne.n	80111be <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	681b      	ldr	r3, [r3, #0]
 80111a4:	68db      	ldr	r3, [r3, #12]
 80111a6:	f003 0320 	and.w	r3, r3, #32
 80111aa:	2b20      	cmp	r3, #32
 80111ac:	d107      	bne.n	80111be <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	681b      	ldr	r3, [r3, #0]
 80111b2:	f06f 0220 	mvn.w	r2, #32
 80111b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80111b8:	6878      	ldr	r0, [r7, #4]
 80111ba:	f000 fe6f 	bl	8011e9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80111be:	bf00      	nop
 80111c0:	3708      	adds	r7, #8
 80111c2:	46bd      	mov	sp, r7
 80111c4:	bd80      	pop	{r7, pc}
	...

080111c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80111c8:	b580      	push	{r7, lr}
 80111ca:	b086      	sub	sp, #24
 80111cc:	af00      	add	r7, sp, #0
 80111ce:	60f8      	str	r0, [r7, #12]
 80111d0:	60b9      	str	r1, [r7, #8]
 80111d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80111d4:	2300      	movs	r3, #0
 80111d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80111d8:	68fb      	ldr	r3, [r7, #12]
 80111da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80111de:	2b01      	cmp	r3, #1
 80111e0:	d101      	bne.n	80111e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80111e2:	2302      	movs	r3, #2
 80111e4:	e0ff      	b.n	80113e6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80111e6:	68fb      	ldr	r3, [r7, #12]
 80111e8:	2201      	movs	r2, #1
 80111ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	2b14      	cmp	r3, #20
 80111f2:	f200 80f0 	bhi.w	80113d6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80111f6:	a201      	add	r2, pc, #4	; (adr r2, 80111fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80111f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80111fc:	08011251 	.word	0x08011251
 8011200:	080113d7 	.word	0x080113d7
 8011204:	080113d7 	.word	0x080113d7
 8011208:	080113d7 	.word	0x080113d7
 801120c:	08011291 	.word	0x08011291
 8011210:	080113d7 	.word	0x080113d7
 8011214:	080113d7 	.word	0x080113d7
 8011218:	080113d7 	.word	0x080113d7
 801121c:	080112d3 	.word	0x080112d3
 8011220:	080113d7 	.word	0x080113d7
 8011224:	080113d7 	.word	0x080113d7
 8011228:	080113d7 	.word	0x080113d7
 801122c:	08011313 	.word	0x08011313
 8011230:	080113d7 	.word	0x080113d7
 8011234:	080113d7 	.word	0x080113d7
 8011238:	080113d7 	.word	0x080113d7
 801123c:	08011355 	.word	0x08011355
 8011240:	080113d7 	.word	0x080113d7
 8011244:	080113d7 	.word	0x080113d7
 8011248:	080113d7 	.word	0x080113d7
 801124c:	08011395 	.word	0x08011395
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8011250:	68fb      	ldr	r3, [r7, #12]
 8011252:	681b      	ldr	r3, [r3, #0]
 8011254:	68b9      	ldr	r1, [r7, #8]
 8011256:	4618      	mov	r0, r3
 8011258:	f000 fa88 	bl	801176c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 801125c:	68fb      	ldr	r3, [r7, #12]
 801125e:	681b      	ldr	r3, [r3, #0]
 8011260:	699a      	ldr	r2, [r3, #24]
 8011262:	68fb      	ldr	r3, [r7, #12]
 8011264:	681b      	ldr	r3, [r3, #0]
 8011266:	f042 0208 	orr.w	r2, r2, #8
 801126a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 801126c:	68fb      	ldr	r3, [r7, #12]
 801126e:	681b      	ldr	r3, [r3, #0]
 8011270:	699a      	ldr	r2, [r3, #24]
 8011272:	68fb      	ldr	r3, [r7, #12]
 8011274:	681b      	ldr	r3, [r3, #0]
 8011276:	f022 0204 	bic.w	r2, r2, #4
 801127a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 801127c:	68fb      	ldr	r3, [r7, #12]
 801127e:	681b      	ldr	r3, [r3, #0]
 8011280:	6999      	ldr	r1, [r3, #24]
 8011282:	68bb      	ldr	r3, [r7, #8]
 8011284:	691a      	ldr	r2, [r3, #16]
 8011286:	68fb      	ldr	r3, [r7, #12]
 8011288:	681b      	ldr	r3, [r3, #0]
 801128a:	430a      	orrs	r2, r1
 801128c:	619a      	str	r2, [r3, #24]
      break;
 801128e:	e0a5      	b.n	80113dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8011290:	68fb      	ldr	r3, [r7, #12]
 8011292:	681b      	ldr	r3, [r3, #0]
 8011294:	68b9      	ldr	r1, [r7, #8]
 8011296:	4618      	mov	r0, r3
 8011298:	f000 faf8 	bl	801188c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 801129c:	68fb      	ldr	r3, [r7, #12]
 801129e:	681b      	ldr	r3, [r3, #0]
 80112a0:	699a      	ldr	r2, [r3, #24]
 80112a2:	68fb      	ldr	r3, [r7, #12]
 80112a4:	681b      	ldr	r3, [r3, #0]
 80112a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80112aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80112ac:	68fb      	ldr	r3, [r7, #12]
 80112ae:	681b      	ldr	r3, [r3, #0]
 80112b0:	699a      	ldr	r2, [r3, #24]
 80112b2:	68fb      	ldr	r3, [r7, #12]
 80112b4:	681b      	ldr	r3, [r3, #0]
 80112b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80112ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80112bc:	68fb      	ldr	r3, [r7, #12]
 80112be:	681b      	ldr	r3, [r3, #0]
 80112c0:	6999      	ldr	r1, [r3, #24]
 80112c2:	68bb      	ldr	r3, [r7, #8]
 80112c4:	691b      	ldr	r3, [r3, #16]
 80112c6:	021a      	lsls	r2, r3, #8
 80112c8:	68fb      	ldr	r3, [r7, #12]
 80112ca:	681b      	ldr	r3, [r3, #0]
 80112cc:	430a      	orrs	r2, r1
 80112ce:	619a      	str	r2, [r3, #24]
      break;
 80112d0:	e084      	b.n	80113dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80112d2:	68fb      	ldr	r3, [r7, #12]
 80112d4:	681b      	ldr	r3, [r3, #0]
 80112d6:	68b9      	ldr	r1, [r7, #8]
 80112d8:	4618      	mov	r0, r3
 80112da:	f000 fb61 	bl	80119a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80112de:	68fb      	ldr	r3, [r7, #12]
 80112e0:	681b      	ldr	r3, [r3, #0]
 80112e2:	69da      	ldr	r2, [r3, #28]
 80112e4:	68fb      	ldr	r3, [r7, #12]
 80112e6:	681b      	ldr	r3, [r3, #0]
 80112e8:	f042 0208 	orr.w	r2, r2, #8
 80112ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80112ee:	68fb      	ldr	r3, [r7, #12]
 80112f0:	681b      	ldr	r3, [r3, #0]
 80112f2:	69da      	ldr	r2, [r3, #28]
 80112f4:	68fb      	ldr	r3, [r7, #12]
 80112f6:	681b      	ldr	r3, [r3, #0]
 80112f8:	f022 0204 	bic.w	r2, r2, #4
 80112fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80112fe:	68fb      	ldr	r3, [r7, #12]
 8011300:	681b      	ldr	r3, [r3, #0]
 8011302:	69d9      	ldr	r1, [r3, #28]
 8011304:	68bb      	ldr	r3, [r7, #8]
 8011306:	691a      	ldr	r2, [r3, #16]
 8011308:	68fb      	ldr	r3, [r7, #12]
 801130a:	681b      	ldr	r3, [r3, #0]
 801130c:	430a      	orrs	r2, r1
 801130e:	61da      	str	r2, [r3, #28]
      break;
 8011310:	e064      	b.n	80113dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8011312:	68fb      	ldr	r3, [r7, #12]
 8011314:	681b      	ldr	r3, [r3, #0]
 8011316:	68b9      	ldr	r1, [r7, #8]
 8011318:	4618      	mov	r0, r3
 801131a:	f000 fbc9 	bl	8011ab0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801131e:	68fb      	ldr	r3, [r7, #12]
 8011320:	681b      	ldr	r3, [r3, #0]
 8011322:	69da      	ldr	r2, [r3, #28]
 8011324:	68fb      	ldr	r3, [r7, #12]
 8011326:	681b      	ldr	r3, [r3, #0]
 8011328:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801132c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	681b      	ldr	r3, [r3, #0]
 8011332:	69da      	ldr	r2, [r3, #28]
 8011334:	68fb      	ldr	r3, [r7, #12]
 8011336:	681b      	ldr	r3, [r3, #0]
 8011338:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801133c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 801133e:	68fb      	ldr	r3, [r7, #12]
 8011340:	681b      	ldr	r3, [r3, #0]
 8011342:	69d9      	ldr	r1, [r3, #28]
 8011344:	68bb      	ldr	r3, [r7, #8]
 8011346:	691b      	ldr	r3, [r3, #16]
 8011348:	021a      	lsls	r2, r3, #8
 801134a:	68fb      	ldr	r3, [r7, #12]
 801134c:	681b      	ldr	r3, [r3, #0]
 801134e:	430a      	orrs	r2, r1
 8011350:	61da      	str	r2, [r3, #28]
      break;
 8011352:	e043      	b.n	80113dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8011354:	68fb      	ldr	r3, [r7, #12]
 8011356:	681b      	ldr	r3, [r3, #0]
 8011358:	68b9      	ldr	r1, [r7, #8]
 801135a:	4618      	mov	r0, r3
 801135c:	f000 fc12 	bl	8011b84 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	681b      	ldr	r3, [r3, #0]
 8011364:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8011366:	68fb      	ldr	r3, [r7, #12]
 8011368:	681b      	ldr	r3, [r3, #0]
 801136a:	f042 0208 	orr.w	r2, r2, #8
 801136e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8011370:	68fb      	ldr	r3, [r7, #12]
 8011372:	681b      	ldr	r3, [r3, #0]
 8011374:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8011376:	68fb      	ldr	r3, [r7, #12]
 8011378:	681b      	ldr	r3, [r3, #0]
 801137a:	f022 0204 	bic.w	r2, r2, #4
 801137e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8011380:	68fb      	ldr	r3, [r7, #12]
 8011382:	681b      	ldr	r3, [r3, #0]
 8011384:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8011386:	68bb      	ldr	r3, [r7, #8]
 8011388:	691a      	ldr	r2, [r3, #16]
 801138a:	68fb      	ldr	r3, [r7, #12]
 801138c:	681b      	ldr	r3, [r3, #0]
 801138e:	430a      	orrs	r2, r1
 8011390:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8011392:	e023      	b.n	80113dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8011394:	68fb      	ldr	r3, [r7, #12]
 8011396:	681b      	ldr	r3, [r3, #0]
 8011398:	68b9      	ldr	r1, [r7, #8]
 801139a:	4618      	mov	r0, r3
 801139c:	f000 fc56 	bl	8011c4c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80113a0:	68fb      	ldr	r3, [r7, #12]
 80113a2:	681b      	ldr	r3, [r3, #0]
 80113a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80113a6:	68fb      	ldr	r3, [r7, #12]
 80113a8:	681b      	ldr	r3, [r3, #0]
 80113aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80113ae:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80113b0:	68fb      	ldr	r3, [r7, #12]
 80113b2:	681b      	ldr	r3, [r3, #0]
 80113b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80113b6:	68fb      	ldr	r3, [r7, #12]
 80113b8:	681b      	ldr	r3, [r3, #0]
 80113ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80113be:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80113c0:	68fb      	ldr	r3, [r7, #12]
 80113c2:	681b      	ldr	r3, [r3, #0]
 80113c4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80113c6:	68bb      	ldr	r3, [r7, #8]
 80113c8:	691b      	ldr	r3, [r3, #16]
 80113ca:	021a      	lsls	r2, r3, #8
 80113cc:	68fb      	ldr	r3, [r7, #12]
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	430a      	orrs	r2, r1
 80113d2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80113d4:	e002      	b.n	80113dc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80113d6:	2301      	movs	r3, #1
 80113d8:	75fb      	strb	r3, [r7, #23]
      break;
 80113da:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80113dc:	68fb      	ldr	r3, [r7, #12]
 80113de:	2200      	movs	r2, #0
 80113e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80113e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80113e6:	4618      	mov	r0, r3
 80113e8:	3718      	adds	r7, #24
 80113ea:	46bd      	mov	sp, r7
 80113ec:	bd80      	pop	{r7, pc}
 80113ee:	bf00      	nop

080113f0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80113f0:	b480      	push	{r7}
 80113f2:	b083      	sub	sp, #12
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80113f8:	bf00      	nop
 80113fa:	370c      	adds	r7, #12
 80113fc:	46bd      	mov	sp, r7
 80113fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011402:	4770      	bx	lr

08011404 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8011404:	b480      	push	{r7}
 8011406:	b083      	sub	sp, #12
 8011408:	af00      	add	r7, sp, #0
 801140a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 801140c:	bf00      	nop
 801140e:	370c      	adds	r7, #12
 8011410:	46bd      	mov	sp, r7
 8011412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011416:	4770      	bx	lr

08011418 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8011418:	b480      	push	{r7}
 801141a:	b083      	sub	sp, #12
 801141c:	af00      	add	r7, sp, #0
 801141e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8011420:	bf00      	nop
 8011422:	370c      	adds	r7, #12
 8011424:	46bd      	mov	sp, r7
 8011426:	f85d 7b04 	ldr.w	r7, [sp], #4
 801142a:	4770      	bx	lr

0801142c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801142c:	b480      	push	{r7}
 801142e:	b083      	sub	sp, #12
 8011430:	af00      	add	r7, sp, #0
 8011432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8011434:	bf00      	nop
 8011436:	370c      	adds	r7, #12
 8011438:	46bd      	mov	sp, r7
 801143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801143e:	4770      	bx	lr

08011440 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8011440:	b480      	push	{r7}
 8011442:	b083      	sub	sp, #12
 8011444:	af00      	add	r7, sp, #0
 8011446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8011448:	bf00      	nop
 801144a:	370c      	adds	r7, #12
 801144c:	46bd      	mov	sp, r7
 801144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011452:	4770      	bx	lr

08011454 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8011454:	b480      	push	{r7}
 8011456:	b083      	sub	sp, #12
 8011458:	af00      	add	r7, sp, #0
 801145a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 801145c:	bf00      	nop
 801145e:	370c      	adds	r7, #12
 8011460:	46bd      	mov	sp, r7
 8011462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011466:	4770      	bx	lr

08011468 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8011468:	b480      	push	{r7}
 801146a:	b083      	sub	sp, #12
 801146c:	af00      	add	r7, sp, #0
 801146e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8011470:	bf00      	nop
 8011472:	370c      	adds	r7, #12
 8011474:	46bd      	mov	sp, r7
 8011476:	f85d 7b04 	ldr.w	r7, [sp], #4
 801147a:	4770      	bx	lr

0801147c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 801147c:	b580      	push	{r7, lr}
 801147e:	b084      	sub	sp, #16
 8011480:	af00      	add	r7, sp, #0
 8011482:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011488:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801148e:	687a      	ldr	r2, [r7, #4]
 8011490:	429a      	cmp	r2, r3
 8011492:	d107      	bne.n	80114a4 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8011494:	68fb      	ldr	r3, [r7, #12]
 8011496:	2201      	movs	r2, #1
 8011498:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 801149a:	68fb      	ldr	r3, [r7, #12]
 801149c:	2201      	movs	r2, #1
 801149e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80114a2:	e02a      	b.n	80114fa <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80114a4:	68fb      	ldr	r3, [r7, #12]
 80114a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80114a8:	687a      	ldr	r2, [r7, #4]
 80114aa:	429a      	cmp	r2, r3
 80114ac:	d107      	bne.n	80114be <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80114ae:	68fb      	ldr	r3, [r7, #12]
 80114b0:	2202      	movs	r2, #2
 80114b2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80114b4:	68fb      	ldr	r3, [r7, #12]
 80114b6:	2201      	movs	r2, #1
 80114b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80114bc:	e01d      	b.n	80114fa <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80114be:	68fb      	ldr	r3, [r7, #12]
 80114c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114c2:	687a      	ldr	r2, [r7, #4]
 80114c4:	429a      	cmp	r2, r3
 80114c6:	d107      	bne.n	80114d8 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80114c8:	68fb      	ldr	r3, [r7, #12]
 80114ca:	2204      	movs	r2, #4
 80114cc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80114ce:	68fb      	ldr	r3, [r7, #12]
 80114d0:	2201      	movs	r2, #1
 80114d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80114d6:	e010      	b.n	80114fa <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80114d8:	68fb      	ldr	r3, [r7, #12]
 80114da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80114dc:	687a      	ldr	r2, [r7, #4]
 80114de:	429a      	cmp	r2, r3
 80114e0:	d107      	bne.n	80114f2 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80114e2:	68fb      	ldr	r3, [r7, #12]
 80114e4:	2208      	movs	r2, #8
 80114e6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80114e8:	68fb      	ldr	r3, [r7, #12]
 80114ea:	2201      	movs	r2, #1
 80114ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80114f0:	e003      	b.n	80114fa <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80114f2:	68fb      	ldr	r3, [r7, #12]
 80114f4:	2201      	movs	r2, #1
 80114f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80114fa:	68f8      	ldr	r0, [r7, #12]
 80114fc:	f7ff ffb4 	bl	8011468 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011500:	68fb      	ldr	r3, [r7, #12]
 8011502:	2200      	movs	r2, #0
 8011504:	771a      	strb	r2, [r3, #28]
}
 8011506:	bf00      	nop
 8011508:	3710      	adds	r7, #16
 801150a:	46bd      	mov	sp, r7
 801150c:	bd80      	pop	{r7, pc}

0801150e <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 801150e:	b580      	push	{r7, lr}
 8011510:	b084      	sub	sp, #16
 8011512:	af00      	add	r7, sp, #0
 8011514:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011516:	687b      	ldr	r3, [r7, #4]
 8011518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801151a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 801151c:	68fb      	ldr	r3, [r7, #12]
 801151e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011520:	687a      	ldr	r2, [r7, #4]
 8011522:	429a      	cmp	r2, r3
 8011524:	d10b      	bne.n	801153e <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8011526:	68fb      	ldr	r3, [r7, #12]
 8011528:	2201      	movs	r2, #1
 801152a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 801152c:	687b      	ldr	r3, [r7, #4]
 801152e:	69db      	ldr	r3, [r3, #28]
 8011530:	2b00      	cmp	r3, #0
 8011532:	d136      	bne.n	80115a2 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8011534:	68fb      	ldr	r3, [r7, #12]
 8011536:	2201      	movs	r2, #1
 8011538:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 801153c:	e031      	b.n	80115a2 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 801153e:	68fb      	ldr	r3, [r7, #12]
 8011540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011542:	687a      	ldr	r2, [r7, #4]
 8011544:	429a      	cmp	r2, r3
 8011546:	d10b      	bne.n	8011560 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8011548:	68fb      	ldr	r3, [r7, #12]
 801154a:	2202      	movs	r2, #2
 801154c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	69db      	ldr	r3, [r3, #28]
 8011552:	2b00      	cmp	r3, #0
 8011554:	d125      	bne.n	80115a2 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8011556:	68fb      	ldr	r3, [r7, #12]
 8011558:	2201      	movs	r2, #1
 801155a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 801155e:	e020      	b.n	80115a2 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8011560:	68fb      	ldr	r3, [r7, #12]
 8011562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011564:	687a      	ldr	r2, [r7, #4]
 8011566:	429a      	cmp	r2, r3
 8011568:	d10b      	bne.n	8011582 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801156a:	68fb      	ldr	r3, [r7, #12]
 801156c:	2204      	movs	r2, #4
 801156e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	69db      	ldr	r3, [r3, #28]
 8011574:	2b00      	cmp	r3, #0
 8011576:	d114      	bne.n	80115a2 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8011578:	68fb      	ldr	r3, [r7, #12]
 801157a:	2201      	movs	r2, #1
 801157c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8011580:	e00f      	b.n	80115a2 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8011582:	68fb      	ldr	r3, [r7, #12]
 8011584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011586:	687a      	ldr	r2, [r7, #4]
 8011588:	429a      	cmp	r2, r3
 801158a:	d10a      	bne.n	80115a2 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801158c:	68fb      	ldr	r3, [r7, #12]
 801158e:	2208      	movs	r2, #8
 8011590:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8011592:	687b      	ldr	r3, [r7, #4]
 8011594:	69db      	ldr	r3, [r3, #28]
 8011596:	2b00      	cmp	r3, #0
 8011598:	d103      	bne.n	80115a2 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 801159a:	68fb      	ldr	r3, [r7, #12]
 801159c:	2201      	movs	r2, #1
 801159e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80115a2:	68f8      	ldr	r0, [r7, #12]
 80115a4:	f7ff ff42 	bl	801142c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80115a8:	68fb      	ldr	r3, [r7, #12]
 80115aa:	2200      	movs	r2, #0
 80115ac:	771a      	strb	r2, [r3, #28]
}
 80115ae:	bf00      	nop
 80115b0:	3710      	adds	r7, #16
 80115b2:	46bd      	mov	sp, r7
 80115b4:	bd80      	pop	{r7, pc}

080115b6 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80115b6:	b580      	push	{r7, lr}
 80115b8:	b084      	sub	sp, #16
 80115ba:	af00      	add	r7, sp, #0
 80115bc:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80115c2:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80115c4:	68fb      	ldr	r3, [r7, #12]
 80115c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80115c8:	687a      	ldr	r2, [r7, #4]
 80115ca:	429a      	cmp	r2, r3
 80115cc:	d103      	bne.n	80115d6 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80115ce:	68fb      	ldr	r3, [r7, #12]
 80115d0:	2201      	movs	r2, #1
 80115d2:	771a      	strb	r2, [r3, #28]
 80115d4:	e019      	b.n	801160a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80115d6:	68fb      	ldr	r3, [r7, #12]
 80115d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80115da:	687a      	ldr	r2, [r7, #4]
 80115dc:	429a      	cmp	r2, r3
 80115de:	d103      	bne.n	80115e8 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80115e0:	68fb      	ldr	r3, [r7, #12]
 80115e2:	2202      	movs	r2, #2
 80115e4:	771a      	strb	r2, [r3, #28]
 80115e6:	e010      	b.n	801160a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80115e8:	68fb      	ldr	r3, [r7, #12]
 80115ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80115ec:	687a      	ldr	r2, [r7, #4]
 80115ee:	429a      	cmp	r2, r3
 80115f0:	d103      	bne.n	80115fa <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80115f2:	68fb      	ldr	r3, [r7, #12]
 80115f4:	2204      	movs	r2, #4
 80115f6:	771a      	strb	r2, [r3, #28]
 80115f8:	e007      	b.n	801160a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80115fa:	68fb      	ldr	r3, [r7, #12]
 80115fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80115fe:	687a      	ldr	r2, [r7, #4]
 8011600:	429a      	cmp	r2, r3
 8011602:	d102      	bne.n	801160a <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8011604:	68fb      	ldr	r3, [r7, #12]
 8011606:	2208      	movs	r2, #8
 8011608:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 801160a:	68f8      	ldr	r0, [r7, #12]
 801160c:	f7ff ff18 	bl	8011440 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011610:	68fb      	ldr	r3, [r7, #12]
 8011612:	2200      	movs	r2, #0
 8011614:	771a      	strb	r2, [r3, #28]
}
 8011616:	bf00      	nop
 8011618:	3710      	adds	r7, #16
 801161a:	46bd      	mov	sp, r7
 801161c:	bd80      	pop	{r7, pc}
	...

08011620 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8011620:	b480      	push	{r7}
 8011622:	b085      	sub	sp, #20
 8011624:	af00      	add	r7, sp, #0
 8011626:	6078      	str	r0, [r7, #4]
 8011628:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	681b      	ldr	r3, [r3, #0]
 801162e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8011630:	687b      	ldr	r3, [r7, #4]
 8011632:	4a44      	ldr	r2, [pc, #272]	; (8011744 <TIM_Base_SetConfig+0x124>)
 8011634:	4293      	cmp	r3, r2
 8011636:	d013      	beq.n	8011660 <TIM_Base_SetConfig+0x40>
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801163e:	d00f      	beq.n	8011660 <TIM_Base_SetConfig+0x40>
 8011640:	687b      	ldr	r3, [r7, #4]
 8011642:	4a41      	ldr	r2, [pc, #260]	; (8011748 <TIM_Base_SetConfig+0x128>)
 8011644:	4293      	cmp	r3, r2
 8011646:	d00b      	beq.n	8011660 <TIM_Base_SetConfig+0x40>
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	4a40      	ldr	r2, [pc, #256]	; (801174c <TIM_Base_SetConfig+0x12c>)
 801164c:	4293      	cmp	r3, r2
 801164e:	d007      	beq.n	8011660 <TIM_Base_SetConfig+0x40>
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	4a3f      	ldr	r2, [pc, #252]	; (8011750 <TIM_Base_SetConfig+0x130>)
 8011654:	4293      	cmp	r3, r2
 8011656:	d003      	beq.n	8011660 <TIM_Base_SetConfig+0x40>
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	4a3e      	ldr	r2, [pc, #248]	; (8011754 <TIM_Base_SetConfig+0x134>)
 801165c:	4293      	cmp	r3, r2
 801165e:	d108      	bne.n	8011672 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8011660:	68fb      	ldr	r3, [r7, #12]
 8011662:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011666:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8011668:	683b      	ldr	r3, [r7, #0]
 801166a:	685b      	ldr	r3, [r3, #4]
 801166c:	68fa      	ldr	r2, [r7, #12]
 801166e:	4313      	orrs	r3, r2
 8011670:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8011672:	687b      	ldr	r3, [r7, #4]
 8011674:	4a33      	ldr	r2, [pc, #204]	; (8011744 <TIM_Base_SetConfig+0x124>)
 8011676:	4293      	cmp	r3, r2
 8011678:	d027      	beq.n	80116ca <TIM_Base_SetConfig+0xaa>
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8011680:	d023      	beq.n	80116ca <TIM_Base_SetConfig+0xaa>
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	4a30      	ldr	r2, [pc, #192]	; (8011748 <TIM_Base_SetConfig+0x128>)
 8011686:	4293      	cmp	r3, r2
 8011688:	d01f      	beq.n	80116ca <TIM_Base_SetConfig+0xaa>
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	4a2f      	ldr	r2, [pc, #188]	; (801174c <TIM_Base_SetConfig+0x12c>)
 801168e:	4293      	cmp	r3, r2
 8011690:	d01b      	beq.n	80116ca <TIM_Base_SetConfig+0xaa>
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	4a2e      	ldr	r2, [pc, #184]	; (8011750 <TIM_Base_SetConfig+0x130>)
 8011696:	4293      	cmp	r3, r2
 8011698:	d017      	beq.n	80116ca <TIM_Base_SetConfig+0xaa>
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	4a2d      	ldr	r2, [pc, #180]	; (8011754 <TIM_Base_SetConfig+0x134>)
 801169e:	4293      	cmp	r3, r2
 80116a0:	d013      	beq.n	80116ca <TIM_Base_SetConfig+0xaa>
 80116a2:	687b      	ldr	r3, [r7, #4]
 80116a4:	4a2c      	ldr	r2, [pc, #176]	; (8011758 <TIM_Base_SetConfig+0x138>)
 80116a6:	4293      	cmp	r3, r2
 80116a8:	d00f      	beq.n	80116ca <TIM_Base_SetConfig+0xaa>
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	4a2b      	ldr	r2, [pc, #172]	; (801175c <TIM_Base_SetConfig+0x13c>)
 80116ae:	4293      	cmp	r3, r2
 80116b0:	d00b      	beq.n	80116ca <TIM_Base_SetConfig+0xaa>
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	4a2a      	ldr	r2, [pc, #168]	; (8011760 <TIM_Base_SetConfig+0x140>)
 80116b6:	4293      	cmp	r3, r2
 80116b8:	d007      	beq.n	80116ca <TIM_Base_SetConfig+0xaa>
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	4a29      	ldr	r2, [pc, #164]	; (8011764 <TIM_Base_SetConfig+0x144>)
 80116be:	4293      	cmp	r3, r2
 80116c0:	d003      	beq.n	80116ca <TIM_Base_SetConfig+0xaa>
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	4a28      	ldr	r2, [pc, #160]	; (8011768 <TIM_Base_SetConfig+0x148>)
 80116c6:	4293      	cmp	r3, r2
 80116c8:	d108      	bne.n	80116dc <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80116ca:	68fb      	ldr	r3, [r7, #12]
 80116cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80116d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80116d2:	683b      	ldr	r3, [r7, #0]
 80116d4:	68db      	ldr	r3, [r3, #12]
 80116d6:	68fa      	ldr	r2, [r7, #12]
 80116d8:	4313      	orrs	r3, r2
 80116da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80116dc:	68fb      	ldr	r3, [r7, #12]
 80116de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80116e2:	683b      	ldr	r3, [r7, #0]
 80116e4:	695b      	ldr	r3, [r3, #20]
 80116e6:	4313      	orrs	r3, r2
 80116e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	68fa      	ldr	r2, [r7, #12]
 80116ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80116f0:	683b      	ldr	r3, [r7, #0]
 80116f2:	689a      	ldr	r2, [r3, #8]
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80116f8:	683b      	ldr	r3, [r7, #0]
 80116fa:	681a      	ldr	r2, [r3, #0]
 80116fc:	687b      	ldr	r3, [r7, #4]
 80116fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	4a10      	ldr	r2, [pc, #64]	; (8011744 <TIM_Base_SetConfig+0x124>)
 8011704:	4293      	cmp	r3, r2
 8011706:	d00f      	beq.n	8011728 <TIM_Base_SetConfig+0x108>
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	4a12      	ldr	r2, [pc, #72]	; (8011754 <TIM_Base_SetConfig+0x134>)
 801170c:	4293      	cmp	r3, r2
 801170e:	d00b      	beq.n	8011728 <TIM_Base_SetConfig+0x108>
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	4a11      	ldr	r2, [pc, #68]	; (8011758 <TIM_Base_SetConfig+0x138>)
 8011714:	4293      	cmp	r3, r2
 8011716:	d007      	beq.n	8011728 <TIM_Base_SetConfig+0x108>
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	4a10      	ldr	r2, [pc, #64]	; (801175c <TIM_Base_SetConfig+0x13c>)
 801171c:	4293      	cmp	r3, r2
 801171e:	d003      	beq.n	8011728 <TIM_Base_SetConfig+0x108>
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	4a0f      	ldr	r2, [pc, #60]	; (8011760 <TIM_Base_SetConfig+0x140>)
 8011724:	4293      	cmp	r3, r2
 8011726:	d103      	bne.n	8011730 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8011728:	683b      	ldr	r3, [r7, #0]
 801172a:	691a      	ldr	r2, [r3, #16]
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	2201      	movs	r2, #1
 8011734:	615a      	str	r2, [r3, #20]
}
 8011736:	bf00      	nop
 8011738:	3714      	adds	r7, #20
 801173a:	46bd      	mov	sp, r7
 801173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011740:	4770      	bx	lr
 8011742:	bf00      	nop
 8011744:	40010000 	.word	0x40010000
 8011748:	40000400 	.word	0x40000400
 801174c:	40000800 	.word	0x40000800
 8011750:	40000c00 	.word	0x40000c00
 8011754:	40010400 	.word	0x40010400
 8011758:	40014000 	.word	0x40014000
 801175c:	40014400 	.word	0x40014400
 8011760:	40014800 	.word	0x40014800
 8011764:	4000e000 	.word	0x4000e000
 8011768:	4000e400 	.word	0x4000e400

0801176c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801176c:	b480      	push	{r7}
 801176e:	b087      	sub	sp, #28
 8011770:	af00      	add	r7, sp, #0
 8011772:	6078      	str	r0, [r7, #4]
 8011774:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8011776:	687b      	ldr	r3, [r7, #4]
 8011778:	6a1b      	ldr	r3, [r3, #32]
 801177a:	f023 0201 	bic.w	r2, r3, #1
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011782:	687b      	ldr	r3, [r7, #4]
 8011784:	6a1b      	ldr	r3, [r3, #32]
 8011786:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	685b      	ldr	r3, [r3, #4]
 801178c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	699b      	ldr	r3, [r3, #24]
 8011792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8011794:	68fa      	ldr	r2, [r7, #12]
 8011796:	4b37      	ldr	r3, [pc, #220]	; (8011874 <TIM_OC1_SetConfig+0x108>)
 8011798:	4013      	ands	r3, r2
 801179a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 801179c:	68fb      	ldr	r3, [r7, #12]
 801179e:	f023 0303 	bic.w	r3, r3, #3
 80117a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80117a4:	683b      	ldr	r3, [r7, #0]
 80117a6:	681b      	ldr	r3, [r3, #0]
 80117a8:	68fa      	ldr	r2, [r7, #12]
 80117aa:	4313      	orrs	r3, r2
 80117ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80117ae:	697b      	ldr	r3, [r7, #20]
 80117b0:	f023 0302 	bic.w	r3, r3, #2
 80117b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80117b6:	683b      	ldr	r3, [r7, #0]
 80117b8:	689b      	ldr	r3, [r3, #8]
 80117ba:	697a      	ldr	r2, [r7, #20]
 80117bc:	4313      	orrs	r3, r2
 80117be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	4a2d      	ldr	r2, [pc, #180]	; (8011878 <TIM_OC1_SetConfig+0x10c>)
 80117c4:	4293      	cmp	r3, r2
 80117c6:	d00f      	beq.n	80117e8 <TIM_OC1_SetConfig+0x7c>
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	4a2c      	ldr	r2, [pc, #176]	; (801187c <TIM_OC1_SetConfig+0x110>)
 80117cc:	4293      	cmp	r3, r2
 80117ce:	d00b      	beq.n	80117e8 <TIM_OC1_SetConfig+0x7c>
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	4a2b      	ldr	r2, [pc, #172]	; (8011880 <TIM_OC1_SetConfig+0x114>)
 80117d4:	4293      	cmp	r3, r2
 80117d6:	d007      	beq.n	80117e8 <TIM_OC1_SetConfig+0x7c>
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	4a2a      	ldr	r2, [pc, #168]	; (8011884 <TIM_OC1_SetConfig+0x118>)
 80117dc:	4293      	cmp	r3, r2
 80117de:	d003      	beq.n	80117e8 <TIM_OC1_SetConfig+0x7c>
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	4a29      	ldr	r2, [pc, #164]	; (8011888 <TIM_OC1_SetConfig+0x11c>)
 80117e4:	4293      	cmp	r3, r2
 80117e6:	d10c      	bne.n	8011802 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80117e8:	697b      	ldr	r3, [r7, #20]
 80117ea:	f023 0308 	bic.w	r3, r3, #8
 80117ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80117f0:	683b      	ldr	r3, [r7, #0]
 80117f2:	68db      	ldr	r3, [r3, #12]
 80117f4:	697a      	ldr	r2, [r7, #20]
 80117f6:	4313      	orrs	r3, r2
 80117f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80117fa:	697b      	ldr	r3, [r7, #20]
 80117fc:	f023 0304 	bic.w	r3, r3, #4
 8011800:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	4a1c      	ldr	r2, [pc, #112]	; (8011878 <TIM_OC1_SetConfig+0x10c>)
 8011806:	4293      	cmp	r3, r2
 8011808:	d00f      	beq.n	801182a <TIM_OC1_SetConfig+0xbe>
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	4a1b      	ldr	r2, [pc, #108]	; (801187c <TIM_OC1_SetConfig+0x110>)
 801180e:	4293      	cmp	r3, r2
 8011810:	d00b      	beq.n	801182a <TIM_OC1_SetConfig+0xbe>
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	4a1a      	ldr	r2, [pc, #104]	; (8011880 <TIM_OC1_SetConfig+0x114>)
 8011816:	4293      	cmp	r3, r2
 8011818:	d007      	beq.n	801182a <TIM_OC1_SetConfig+0xbe>
 801181a:	687b      	ldr	r3, [r7, #4]
 801181c:	4a19      	ldr	r2, [pc, #100]	; (8011884 <TIM_OC1_SetConfig+0x118>)
 801181e:	4293      	cmp	r3, r2
 8011820:	d003      	beq.n	801182a <TIM_OC1_SetConfig+0xbe>
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	4a18      	ldr	r2, [pc, #96]	; (8011888 <TIM_OC1_SetConfig+0x11c>)
 8011826:	4293      	cmp	r3, r2
 8011828:	d111      	bne.n	801184e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 801182a:	693b      	ldr	r3, [r7, #16]
 801182c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8011830:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8011832:	693b      	ldr	r3, [r7, #16]
 8011834:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8011838:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 801183a:	683b      	ldr	r3, [r7, #0]
 801183c:	695b      	ldr	r3, [r3, #20]
 801183e:	693a      	ldr	r2, [r7, #16]
 8011840:	4313      	orrs	r3, r2
 8011842:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8011844:	683b      	ldr	r3, [r7, #0]
 8011846:	699b      	ldr	r3, [r3, #24]
 8011848:	693a      	ldr	r2, [r7, #16]
 801184a:	4313      	orrs	r3, r2
 801184c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	693a      	ldr	r2, [r7, #16]
 8011852:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	68fa      	ldr	r2, [r7, #12]
 8011858:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801185a:	683b      	ldr	r3, [r7, #0]
 801185c:	685a      	ldr	r2, [r3, #4]
 801185e:	687b      	ldr	r3, [r7, #4]
 8011860:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	697a      	ldr	r2, [r7, #20]
 8011866:	621a      	str	r2, [r3, #32]
}
 8011868:	bf00      	nop
 801186a:	371c      	adds	r7, #28
 801186c:	46bd      	mov	sp, r7
 801186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011872:	4770      	bx	lr
 8011874:	fffeff8f 	.word	0xfffeff8f
 8011878:	40010000 	.word	0x40010000
 801187c:	40010400 	.word	0x40010400
 8011880:	40014000 	.word	0x40014000
 8011884:	40014400 	.word	0x40014400
 8011888:	40014800 	.word	0x40014800

0801188c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801188c:	b480      	push	{r7}
 801188e:	b087      	sub	sp, #28
 8011890:	af00      	add	r7, sp, #0
 8011892:	6078      	str	r0, [r7, #4]
 8011894:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	6a1b      	ldr	r3, [r3, #32]
 801189a:	f023 0210 	bic.w	r2, r3, #16
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	6a1b      	ldr	r3, [r3, #32]
 80118a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	685b      	ldr	r3, [r3, #4]
 80118ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	699b      	ldr	r3, [r3, #24]
 80118b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80118b4:	68fa      	ldr	r2, [r7, #12]
 80118b6:	4b34      	ldr	r3, [pc, #208]	; (8011988 <TIM_OC2_SetConfig+0xfc>)
 80118b8:	4013      	ands	r3, r2
 80118ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80118bc:	68fb      	ldr	r3, [r7, #12]
 80118be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80118c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80118c4:	683b      	ldr	r3, [r7, #0]
 80118c6:	681b      	ldr	r3, [r3, #0]
 80118c8:	021b      	lsls	r3, r3, #8
 80118ca:	68fa      	ldr	r2, [r7, #12]
 80118cc:	4313      	orrs	r3, r2
 80118ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80118d0:	697b      	ldr	r3, [r7, #20]
 80118d2:	f023 0320 	bic.w	r3, r3, #32
 80118d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80118d8:	683b      	ldr	r3, [r7, #0]
 80118da:	689b      	ldr	r3, [r3, #8]
 80118dc:	011b      	lsls	r3, r3, #4
 80118de:	697a      	ldr	r2, [r7, #20]
 80118e0:	4313      	orrs	r3, r2
 80118e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	4a29      	ldr	r2, [pc, #164]	; (801198c <TIM_OC2_SetConfig+0x100>)
 80118e8:	4293      	cmp	r3, r2
 80118ea:	d003      	beq.n	80118f4 <TIM_OC2_SetConfig+0x68>
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	4a28      	ldr	r2, [pc, #160]	; (8011990 <TIM_OC2_SetConfig+0x104>)
 80118f0:	4293      	cmp	r3, r2
 80118f2:	d10d      	bne.n	8011910 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80118f4:	697b      	ldr	r3, [r7, #20]
 80118f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80118fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80118fc:	683b      	ldr	r3, [r7, #0]
 80118fe:	68db      	ldr	r3, [r3, #12]
 8011900:	011b      	lsls	r3, r3, #4
 8011902:	697a      	ldr	r2, [r7, #20]
 8011904:	4313      	orrs	r3, r2
 8011906:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8011908:	697b      	ldr	r3, [r7, #20]
 801190a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801190e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	4a1e      	ldr	r2, [pc, #120]	; (801198c <TIM_OC2_SetConfig+0x100>)
 8011914:	4293      	cmp	r3, r2
 8011916:	d00f      	beq.n	8011938 <TIM_OC2_SetConfig+0xac>
 8011918:	687b      	ldr	r3, [r7, #4]
 801191a:	4a1d      	ldr	r2, [pc, #116]	; (8011990 <TIM_OC2_SetConfig+0x104>)
 801191c:	4293      	cmp	r3, r2
 801191e:	d00b      	beq.n	8011938 <TIM_OC2_SetConfig+0xac>
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	4a1c      	ldr	r2, [pc, #112]	; (8011994 <TIM_OC2_SetConfig+0x108>)
 8011924:	4293      	cmp	r3, r2
 8011926:	d007      	beq.n	8011938 <TIM_OC2_SetConfig+0xac>
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	4a1b      	ldr	r2, [pc, #108]	; (8011998 <TIM_OC2_SetConfig+0x10c>)
 801192c:	4293      	cmp	r3, r2
 801192e:	d003      	beq.n	8011938 <TIM_OC2_SetConfig+0xac>
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	4a1a      	ldr	r2, [pc, #104]	; (801199c <TIM_OC2_SetConfig+0x110>)
 8011934:	4293      	cmp	r3, r2
 8011936:	d113      	bne.n	8011960 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8011938:	693b      	ldr	r3, [r7, #16]
 801193a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 801193e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8011940:	693b      	ldr	r3, [r7, #16]
 8011942:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8011946:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8011948:	683b      	ldr	r3, [r7, #0]
 801194a:	695b      	ldr	r3, [r3, #20]
 801194c:	009b      	lsls	r3, r3, #2
 801194e:	693a      	ldr	r2, [r7, #16]
 8011950:	4313      	orrs	r3, r2
 8011952:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8011954:	683b      	ldr	r3, [r7, #0]
 8011956:	699b      	ldr	r3, [r3, #24]
 8011958:	009b      	lsls	r3, r3, #2
 801195a:	693a      	ldr	r2, [r7, #16]
 801195c:	4313      	orrs	r3, r2
 801195e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	693a      	ldr	r2, [r7, #16]
 8011964:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	68fa      	ldr	r2, [r7, #12]
 801196a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 801196c:	683b      	ldr	r3, [r7, #0]
 801196e:	685a      	ldr	r2, [r3, #4]
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	697a      	ldr	r2, [r7, #20]
 8011978:	621a      	str	r2, [r3, #32]
}
 801197a:	bf00      	nop
 801197c:	371c      	adds	r7, #28
 801197e:	46bd      	mov	sp, r7
 8011980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011984:	4770      	bx	lr
 8011986:	bf00      	nop
 8011988:	feff8fff 	.word	0xfeff8fff
 801198c:	40010000 	.word	0x40010000
 8011990:	40010400 	.word	0x40010400
 8011994:	40014000 	.word	0x40014000
 8011998:	40014400 	.word	0x40014400
 801199c:	40014800 	.word	0x40014800

080119a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80119a0:	b480      	push	{r7}
 80119a2:	b087      	sub	sp, #28
 80119a4:	af00      	add	r7, sp, #0
 80119a6:	6078      	str	r0, [r7, #4]
 80119a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	6a1b      	ldr	r3, [r3, #32]
 80119ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	6a1b      	ldr	r3, [r3, #32]
 80119ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80119bc:	687b      	ldr	r3, [r7, #4]
 80119be:	685b      	ldr	r3, [r3, #4]
 80119c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	69db      	ldr	r3, [r3, #28]
 80119c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80119c8:	68fa      	ldr	r2, [r7, #12]
 80119ca:	4b33      	ldr	r3, [pc, #204]	; (8011a98 <TIM_OC3_SetConfig+0xf8>)
 80119cc:	4013      	ands	r3, r2
 80119ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80119d0:	68fb      	ldr	r3, [r7, #12]
 80119d2:	f023 0303 	bic.w	r3, r3, #3
 80119d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80119d8:	683b      	ldr	r3, [r7, #0]
 80119da:	681b      	ldr	r3, [r3, #0]
 80119dc:	68fa      	ldr	r2, [r7, #12]
 80119de:	4313      	orrs	r3, r2
 80119e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80119e2:	697b      	ldr	r3, [r7, #20]
 80119e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80119e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80119ea:	683b      	ldr	r3, [r7, #0]
 80119ec:	689b      	ldr	r3, [r3, #8]
 80119ee:	021b      	lsls	r3, r3, #8
 80119f0:	697a      	ldr	r2, [r7, #20]
 80119f2:	4313      	orrs	r3, r2
 80119f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	4a28      	ldr	r2, [pc, #160]	; (8011a9c <TIM_OC3_SetConfig+0xfc>)
 80119fa:	4293      	cmp	r3, r2
 80119fc:	d003      	beq.n	8011a06 <TIM_OC3_SetConfig+0x66>
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	4a27      	ldr	r2, [pc, #156]	; (8011aa0 <TIM_OC3_SetConfig+0x100>)
 8011a02:	4293      	cmp	r3, r2
 8011a04:	d10d      	bne.n	8011a22 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8011a06:	697b      	ldr	r3, [r7, #20]
 8011a08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8011a0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8011a0e:	683b      	ldr	r3, [r7, #0]
 8011a10:	68db      	ldr	r3, [r3, #12]
 8011a12:	021b      	lsls	r3, r3, #8
 8011a14:	697a      	ldr	r2, [r7, #20]
 8011a16:	4313      	orrs	r3, r2
 8011a18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8011a1a:	697b      	ldr	r3, [r7, #20]
 8011a1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8011a20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	4a1d      	ldr	r2, [pc, #116]	; (8011a9c <TIM_OC3_SetConfig+0xfc>)
 8011a26:	4293      	cmp	r3, r2
 8011a28:	d00f      	beq.n	8011a4a <TIM_OC3_SetConfig+0xaa>
 8011a2a:	687b      	ldr	r3, [r7, #4]
 8011a2c:	4a1c      	ldr	r2, [pc, #112]	; (8011aa0 <TIM_OC3_SetConfig+0x100>)
 8011a2e:	4293      	cmp	r3, r2
 8011a30:	d00b      	beq.n	8011a4a <TIM_OC3_SetConfig+0xaa>
 8011a32:	687b      	ldr	r3, [r7, #4]
 8011a34:	4a1b      	ldr	r2, [pc, #108]	; (8011aa4 <TIM_OC3_SetConfig+0x104>)
 8011a36:	4293      	cmp	r3, r2
 8011a38:	d007      	beq.n	8011a4a <TIM_OC3_SetConfig+0xaa>
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	4a1a      	ldr	r2, [pc, #104]	; (8011aa8 <TIM_OC3_SetConfig+0x108>)
 8011a3e:	4293      	cmp	r3, r2
 8011a40:	d003      	beq.n	8011a4a <TIM_OC3_SetConfig+0xaa>
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	4a19      	ldr	r2, [pc, #100]	; (8011aac <TIM_OC3_SetConfig+0x10c>)
 8011a46:	4293      	cmp	r3, r2
 8011a48:	d113      	bne.n	8011a72 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8011a4a:	693b      	ldr	r3, [r7, #16]
 8011a4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011a50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8011a52:	693b      	ldr	r3, [r7, #16]
 8011a54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8011a58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8011a5a:	683b      	ldr	r3, [r7, #0]
 8011a5c:	695b      	ldr	r3, [r3, #20]
 8011a5e:	011b      	lsls	r3, r3, #4
 8011a60:	693a      	ldr	r2, [r7, #16]
 8011a62:	4313      	orrs	r3, r2
 8011a64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8011a66:	683b      	ldr	r3, [r7, #0]
 8011a68:	699b      	ldr	r3, [r3, #24]
 8011a6a:	011b      	lsls	r3, r3, #4
 8011a6c:	693a      	ldr	r2, [r7, #16]
 8011a6e:	4313      	orrs	r3, r2
 8011a70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	693a      	ldr	r2, [r7, #16]
 8011a76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	68fa      	ldr	r2, [r7, #12]
 8011a7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8011a7e:	683b      	ldr	r3, [r7, #0]
 8011a80:	685a      	ldr	r2, [r3, #4]
 8011a82:	687b      	ldr	r3, [r7, #4]
 8011a84:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	697a      	ldr	r2, [r7, #20]
 8011a8a:	621a      	str	r2, [r3, #32]
}
 8011a8c:	bf00      	nop
 8011a8e:	371c      	adds	r7, #28
 8011a90:	46bd      	mov	sp, r7
 8011a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a96:	4770      	bx	lr
 8011a98:	fffeff8f 	.word	0xfffeff8f
 8011a9c:	40010000 	.word	0x40010000
 8011aa0:	40010400 	.word	0x40010400
 8011aa4:	40014000 	.word	0x40014000
 8011aa8:	40014400 	.word	0x40014400
 8011aac:	40014800 	.word	0x40014800

08011ab0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011ab0:	b480      	push	{r7}
 8011ab2:	b087      	sub	sp, #28
 8011ab4:	af00      	add	r7, sp, #0
 8011ab6:	6078      	str	r0, [r7, #4]
 8011ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8011aba:	687b      	ldr	r3, [r7, #4]
 8011abc:	6a1b      	ldr	r3, [r3, #32]
 8011abe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	6a1b      	ldr	r3, [r3, #32]
 8011aca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	685b      	ldr	r3, [r3, #4]
 8011ad0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	69db      	ldr	r3, [r3, #28]
 8011ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8011ad8:	68fa      	ldr	r2, [r7, #12]
 8011ada:	4b24      	ldr	r3, [pc, #144]	; (8011b6c <TIM_OC4_SetConfig+0xbc>)
 8011adc:	4013      	ands	r3, r2
 8011ade:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8011ae0:	68fb      	ldr	r3, [r7, #12]
 8011ae2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011ae6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8011ae8:	683b      	ldr	r3, [r7, #0]
 8011aea:	681b      	ldr	r3, [r3, #0]
 8011aec:	021b      	lsls	r3, r3, #8
 8011aee:	68fa      	ldr	r2, [r7, #12]
 8011af0:	4313      	orrs	r3, r2
 8011af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8011af4:	693b      	ldr	r3, [r7, #16]
 8011af6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8011afa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8011afc:	683b      	ldr	r3, [r7, #0]
 8011afe:	689b      	ldr	r3, [r3, #8]
 8011b00:	031b      	lsls	r3, r3, #12
 8011b02:	693a      	ldr	r2, [r7, #16]
 8011b04:	4313      	orrs	r3, r2
 8011b06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	4a19      	ldr	r2, [pc, #100]	; (8011b70 <TIM_OC4_SetConfig+0xc0>)
 8011b0c:	4293      	cmp	r3, r2
 8011b0e:	d00f      	beq.n	8011b30 <TIM_OC4_SetConfig+0x80>
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	4a18      	ldr	r2, [pc, #96]	; (8011b74 <TIM_OC4_SetConfig+0xc4>)
 8011b14:	4293      	cmp	r3, r2
 8011b16:	d00b      	beq.n	8011b30 <TIM_OC4_SetConfig+0x80>
 8011b18:	687b      	ldr	r3, [r7, #4]
 8011b1a:	4a17      	ldr	r2, [pc, #92]	; (8011b78 <TIM_OC4_SetConfig+0xc8>)
 8011b1c:	4293      	cmp	r3, r2
 8011b1e:	d007      	beq.n	8011b30 <TIM_OC4_SetConfig+0x80>
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	4a16      	ldr	r2, [pc, #88]	; (8011b7c <TIM_OC4_SetConfig+0xcc>)
 8011b24:	4293      	cmp	r3, r2
 8011b26:	d003      	beq.n	8011b30 <TIM_OC4_SetConfig+0x80>
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	4a15      	ldr	r2, [pc, #84]	; (8011b80 <TIM_OC4_SetConfig+0xd0>)
 8011b2c:	4293      	cmp	r3, r2
 8011b2e:	d109      	bne.n	8011b44 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8011b30:	697b      	ldr	r3, [r7, #20]
 8011b32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8011b36:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8011b38:	683b      	ldr	r3, [r7, #0]
 8011b3a:	695b      	ldr	r3, [r3, #20]
 8011b3c:	019b      	lsls	r3, r3, #6
 8011b3e:	697a      	ldr	r2, [r7, #20]
 8011b40:	4313      	orrs	r3, r2
 8011b42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	697a      	ldr	r2, [r7, #20]
 8011b48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8011b4a:	687b      	ldr	r3, [r7, #4]
 8011b4c:	68fa      	ldr	r2, [r7, #12]
 8011b4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8011b50:	683b      	ldr	r3, [r7, #0]
 8011b52:	685a      	ldr	r2, [r3, #4]
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	693a      	ldr	r2, [r7, #16]
 8011b5c:	621a      	str	r2, [r3, #32]
}
 8011b5e:	bf00      	nop
 8011b60:	371c      	adds	r7, #28
 8011b62:	46bd      	mov	sp, r7
 8011b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b68:	4770      	bx	lr
 8011b6a:	bf00      	nop
 8011b6c:	feff8fff 	.word	0xfeff8fff
 8011b70:	40010000 	.word	0x40010000
 8011b74:	40010400 	.word	0x40010400
 8011b78:	40014000 	.word	0x40014000
 8011b7c:	40014400 	.word	0x40014400
 8011b80:	40014800 	.word	0x40014800

08011b84 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8011b84:	b480      	push	{r7}
 8011b86:	b087      	sub	sp, #28
 8011b88:	af00      	add	r7, sp, #0
 8011b8a:	6078      	str	r0, [r7, #4]
 8011b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	6a1b      	ldr	r3, [r3, #32]
 8011b92:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8011b96:	687b      	ldr	r3, [r7, #4]
 8011b98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011b9a:	687b      	ldr	r3, [r7, #4]
 8011b9c:	6a1b      	ldr	r3, [r3, #32]
 8011b9e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	685b      	ldr	r3, [r3, #4]
 8011ba4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8011ba6:	687b      	ldr	r3, [r7, #4]
 8011ba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011baa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8011bac:	68fa      	ldr	r2, [r7, #12]
 8011bae:	4b21      	ldr	r3, [pc, #132]	; (8011c34 <TIM_OC5_SetConfig+0xb0>)
 8011bb0:	4013      	ands	r3, r2
 8011bb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8011bb4:	683b      	ldr	r3, [r7, #0]
 8011bb6:	681b      	ldr	r3, [r3, #0]
 8011bb8:	68fa      	ldr	r2, [r7, #12]
 8011bba:	4313      	orrs	r3, r2
 8011bbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8011bbe:	693b      	ldr	r3, [r7, #16]
 8011bc0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8011bc4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8011bc6:	683b      	ldr	r3, [r7, #0]
 8011bc8:	689b      	ldr	r3, [r3, #8]
 8011bca:	041b      	lsls	r3, r3, #16
 8011bcc:	693a      	ldr	r2, [r7, #16]
 8011bce:	4313      	orrs	r3, r2
 8011bd0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	4a18      	ldr	r2, [pc, #96]	; (8011c38 <TIM_OC5_SetConfig+0xb4>)
 8011bd6:	4293      	cmp	r3, r2
 8011bd8:	d00f      	beq.n	8011bfa <TIM_OC5_SetConfig+0x76>
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	4a17      	ldr	r2, [pc, #92]	; (8011c3c <TIM_OC5_SetConfig+0xb8>)
 8011bde:	4293      	cmp	r3, r2
 8011be0:	d00b      	beq.n	8011bfa <TIM_OC5_SetConfig+0x76>
 8011be2:	687b      	ldr	r3, [r7, #4]
 8011be4:	4a16      	ldr	r2, [pc, #88]	; (8011c40 <TIM_OC5_SetConfig+0xbc>)
 8011be6:	4293      	cmp	r3, r2
 8011be8:	d007      	beq.n	8011bfa <TIM_OC5_SetConfig+0x76>
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	4a15      	ldr	r2, [pc, #84]	; (8011c44 <TIM_OC5_SetConfig+0xc0>)
 8011bee:	4293      	cmp	r3, r2
 8011bf0:	d003      	beq.n	8011bfa <TIM_OC5_SetConfig+0x76>
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	4a14      	ldr	r2, [pc, #80]	; (8011c48 <TIM_OC5_SetConfig+0xc4>)
 8011bf6:	4293      	cmp	r3, r2
 8011bf8:	d109      	bne.n	8011c0e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8011bfa:	697b      	ldr	r3, [r7, #20]
 8011bfc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011c00:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8011c02:	683b      	ldr	r3, [r7, #0]
 8011c04:	695b      	ldr	r3, [r3, #20]
 8011c06:	021b      	lsls	r3, r3, #8
 8011c08:	697a      	ldr	r2, [r7, #20]
 8011c0a:	4313      	orrs	r3, r2
 8011c0c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	697a      	ldr	r2, [r7, #20]
 8011c12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	68fa      	ldr	r2, [r7, #12]
 8011c18:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8011c1a:	683b      	ldr	r3, [r7, #0]
 8011c1c:	685a      	ldr	r2, [r3, #4]
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	693a      	ldr	r2, [r7, #16]
 8011c26:	621a      	str	r2, [r3, #32]
}
 8011c28:	bf00      	nop
 8011c2a:	371c      	adds	r7, #28
 8011c2c:	46bd      	mov	sp, r7
 8011c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c32:	4770      	bx	lr
 8011c34:	fffeff8f 	.word	0xfffeff8f
 8011c38:	40010000 	.word	0x40010000
 8011c3c:	40010400 	.word	0x40010400
 8011c40:	40014000 	.word	0x40014000
 8011c44:	40014400 	.word	0x40014400
 8011c48:	40014800 	.word	0x40014800

08011c4c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8011c4c:	b480      	push	{r7}
 8011c4e:	b087      	sub	sp, #28
 8011c50:	af00      	add	r7, sp, #0
 8011c52:	6078      	str	r0, [r7, #4]
 8011c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	6a1b      	ldr	r3, [r3, #32]
 8011c5a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8011c5e:	687b      	ldr	r3, [r7, #4]
 8011c60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011c62:	687b      	ldr	r3, [r7, #4]
 8011c64:	6a1b      	ldr	r3, [r3, #32]
 8011c66:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011c68:	687b      	ldr	r3, [r7, #4]
 8011c6a:	685b      	ldr	r3, [r3, #4]
 8011c6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011c72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8011c74:	68fa      	ldr	r2, [r7, #12]
 8011c76:	4b22      	ldr	r3, [pc, #136]	; (8011d00 <TIM_OC6_SetConfig+0xb4>)
 8011c78:	4013      	ands	r3, r2
 8011c7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8011c7c:	683b      	ldr	r3, [r7, #0]
 8011c7e:	681b      	ldr	r3, [r3, #0]
 8011c80:	021b      	lsls	r3, r3, #8
 8011c82:	68fa      	ldr	r2, [r7, #12]
 8011c84:	4313      	orrs	r3, r2
 8011c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8011c88:	693b      	ldr	r3, [r7, #16]
 8011c8a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8011c8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8011c90:	683b      	ldr	r3, [r7, #0]
 8011c92:	689b      	ldr	r3, [r3, #8]
 8011c94:	051b      	lsls	r3, r3, #20
 8011c96:	693a      	ldr	r2, [r7, #16]
 8011c98:	4313      	orrs	r3, r2
 8011c9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011c9c:	687b      	ldr	r3, [r7, #4]
 8011c9e:	4a19      	ldr	r2, [pc, #100]	; (8011d04 <TIM_OC6_SetConfig+0xb8>)
 8011ca0:	4293      	cmp	r3, r2
 8011ca2:	d00f      	beq.n	8011cc4 <TIM_OC6_SetConfig+0x78>
 8011ca4:	687b      	ldr	r3, [r7, #4]
 8011ca6:	4a18      	ldr	r2, [pc, #96]	; (8011d08 <TIM_OC6_SetConfig+0xbc>)
 8011ca8:	4293      	cmp	r3, r2
 8011caa:	d00b      	beq.n	8011cc4 <TIM_OC6_SetConfig+0x78>
 8011cac:	687b      	ldr	r3, [r7, #4]
 8011cae:	4a17      	ldr	r2, [pc, #92]	; (8011d0c <TIM_OC6_SetConfig+0xc0>)
 8011cb0:	4293      	cmp	r3, r2
 8011cb2:	d007      	beq.n	8011cc4 <TIM_OC6_SetConfig+0x78>
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	4a16      	ldr	r2, [pc, #88]	; (8011d10 <TIM_OC6_SetConfig+0xc4>)
 8011cb8:	4293      	cmp	r3, r2
 8011cba:	d003      	beq.n	8011cc4 <TIM_OC6_SetConfig+0x78>
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	4a15      	ldr	r2, [pc, #84]	; (8011d14 <TIM_OC6_SetConfig+0xc8>)
 8011cc0:	4293      	cmp	r3, r2
 8011cc2:	d109      	bne.n	8011cd8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8011cc4:	697b      	ldr	r3, [r7, #20]
 8011cc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8011cca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8011ccc:	683b      	ldr	r3, [r7, #0]
 8011cce:	695b      	ldr	r3, [r3, #20]
 8011cd0:	029b      	lsls	r3, r3, #10
 8011cd2:	697a      	ldr	r2, [r7, #20]
 8011cd4:	4313      	orrs	r3, r2
 8011cd6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011cd8:	687b      	ldr	r3, [r7, #4]
 8011cda:	697a      	ldr	r2, [r7, #20]
 8011cdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	68fa      	ldr	r2, [r7, #12]
 8011ce2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8011ce4:	683b      	ldr	r3, [r7, #0]
 8011ce6:	685a      	ldr	r2, [r3, #4]
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	693a      	ldr	r2, [r7, #16]
 8011cf0:	621a      	str	r2, [r3, #32]
}
 8011cf2:	bf00      	nop
 8011cf4:	371c      	adds	r7, #28
 8011cf6:	46bd      	mov	sp, r7
 8011cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cfc:	4770      	bx	lr
 8011cfe:	bf00      	nop
 8011d00:	feff8fff 	.word	0xfeff8fff
 8011d04:	40010000 	.word	0x40010000
 8011d08:	40010400 	.word	0x40010400
 8011d0c:	40014000 	.word	0x40014000
 8011d10:	40014400 	.word	0x40014400
 8011d14:	40014800 	.word	0x40014800

08011d18 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8011d18:	b480      	push	{r7}
 8011d1a:	b087      	sub	sp, #28
 8011d1c:	af00      	add	r7, sp, #0
 8011d1e:	60f8      	str	r0, [r7, #12]
 8011d20:	60b9      	str	r1, [r7, #8]
 8011d22:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8011d24:	68bb      	ldr	r3, [r7, #8]
 8011d26:	f003 031f 	and.w	r3, r3, #31
 8011d2a:	2201      	movs	r2, #1
 8011d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8011d30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8011d32:	68fb      	ldr	r3, [r7, #12]
 8011d34:	6a1a      	ldr	r2, [r3, #32]
 8011d36:	697b      	ldr	r3, [r7, #20]
 8011d38:	43db      	mvns	r3, r3
 8011d3a:	401a      	ands	r2, r3
 8011d3c:	68fb      	ldr	r3, [r7, #12]
 8011d3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8011d40:	68fb      	ldr	r3, [r7, #12]
 8011d42:	6a1a      	ldr	r2, [r3, #32]
 8011d44:	68bb      	ldr	r3, [r7, #8]
 8011d46:	f003 031f 	and.w	r3, r3, #31
 8011d4a:	6879      	ldr	r1, [r7, #4]
 8011d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8011d50:	431a      	orrs	r2, r3
 8011d52:	68fb      	ldr	r3, [r7, #12]
 8011d54:	621a      	str	r2, [r3, #32]
}
 8011d56:	bf00      	nop
 8011d58:	371c      	adds	r7, #28
 8011d5a:	46bd      	mov	sp, r7
 8011d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d60:	4770      	bx	lr
	...

08011d64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8011d64:	b480      	push	{r7}
 8011d66:	b085      	sub	sp, #20
 8011d68:	af00      	add	r7, sp, #0
 8011d6a:	6078      	str	r0, [r7, #4]
 8011d6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8011d74:	2b01      	cmp	r3, #1
 8011d76:	d101      	bne.n	8011d7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8011d78:	2302      	movs	r3, #2
 8011d7a:	e077      	b.n	8011e6c <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	2201      	movs	r2, #1
 8011d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011d84:	687b      	ldr	r3, [r7, #4]
 8011d86:	2202      	movs	r2, #2
 8011d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	681b      	ldr	r3, [r3, #0]
 8011d90:	685b      	ldr	r3, [r3, #4]
 8011d92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	681b      	ldr	r3, [r3, #0]
 8011d98:	689b      	ldr	r3, [r3, #8]
 8011d9a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8011d9c:	687b      	ldr	r3, [r7, #4]
 8011d9e:	681b      	ldr	r3, [r3, #0]
 8011da0:	4a35      	ldr	r2, [pc, #212]	; (8011e78 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8011da2:	4293      	cmp	r3, r2
 8011da4:	d004      	beq.n	8011db0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	681b      	ldr	r3, [r3, #0]
 8011daa:	4a34      	ldr	r2, [pc, #208]	; (8011e7c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8011dac:	4293      	cmp	r3, r2
 8011dae:	d108      	bne.n	8011dc2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8011db0:	68fb      	ldr	r3, [r7, #12]
 8011db2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8011db6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8011db8:	683b      	ldr	r3, [r7, #0]
 8011dba:	685b      	ldr	r3, [r3, #4]
 8011dbc:	68fa      	ldr	r2, [r7, #12]
 8011dbe:	4313      	orrs	r3, r2
 8011dc0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8011dc2:	68fb      	ldr	r3, [r7, #12]
 8011dc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011dc8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8011dca:	683b      	ldr	r3, [r7, #0]
 8011dcc:	681b      	ldr	r3, [r3, #0]
 8011dce:	68fa      	ldr	r2, [r7, #12]
 8011dd0:	4313      	orrs	r3, r2
 8011dd2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	681b      	ldr	r3, [r3, #0]
 8011dd8:	68fa      	ldr	r2, [r7, #12]
 8011dda:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	681b      	ldr	r3, [r3, #0]
 8011de0:	4a25      	ldr	r2, [pc, #148]	; (8011e78 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8011de2:	4293      	cmp	r3, r2
 8011de4:	d02c      	beq.n	8011e40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011de6:	687b      	ldr	r3, [r7, #4]
 8011de8:	681b      	ldr	r3, [r3, #0]
 8011dea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8011dee:	d027      	beq.n	8011e40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	681b      	ldr	r3, [r3, #0]
 8011df4:	4a22      	ldr	r2, [pc, #136]	; (8011e80 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8011df6:	4293      	cmp	r3, r2
 8011df8:	d022      	beq.n	8011e40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	681b      	ldr	r3, [r3, #0]
 8011dfe:	4a21      	ldr	r2, [pc, #132]	; (8011e84 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8011e00:	4293      	cmp	r3, r2
 8011e02:	d01d      	beq.n	8011e40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	681b      	ldr	r3, [r3, #0]
 8011e08:	4a1f      	ldr	r2, [pc, #124]	; (8011e88 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8011e0a:	4293      	cmp	r3, r2
 8011e0c:	d018      	beq.n	8011e40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	681b      	ldr	r3, [r3, #0]
 8011e12:	4a1a      	ldr	r2, [pc, #104]	; (8011e7c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8011e14:	4293      	cmp	r3, r2
 8011e16:	d013      	beq.n	8011e40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011e18:	687b      	ldr	r3, [r7, #4]
 8011e1a:	681b      	ldr	r3, [r3, #0]
 8011e1c:	4a1b      	ldr	r2, [pc, #108]	; (8011e8c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8011e1e:	4293      	cmp	r3, r2
 8011e20:	d00e      	beq.n	8011e40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	681b      	ldr	r3, [r3, #0]
 8011e26:	4a1a      	ldr	r2, [pc, #104]	; (8011e90 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8011e28:	4293      	cmp	r3, r2
 8011e2a:	d009      	beq.n	8011e40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	681b      	ldr	r3, [r3, #0]
 8011e30:	4a18      	ldr	r2, [pc, #96]	; (8011e94 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8011e32:	4293      	cmp	r3, r2
 8011e34:	d004      	beq.n	8011e40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	681b      	ldr	r3, [r3, #0]
 8011e3a:	4a17      	ldr	r2, [pc, #92]	; (8011e98 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8011e3c:	4293      	cmp	r3, r2
 8011e3e:	d10c      	bne.n	8011e5a <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8011e40:	68bb      	ldr	r3, [r7, #8]
 8011e42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011e46:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8011e48:	683b      	ldr	r3, [r7, #0]
 8011e4a:	689b      	ldr	r3, [r3, #8]
 8011e4c:	68ba      	ldr	r2, [r7, #8]
 8011e4e:	4313      	orrs	r3, r2
 8011e50:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8011e52:	687b      	ldr	r3, [r7, #4]
 8011e54:	681b      	ldr	r3, [r3, #0]
 8011e56:	68ba      	ldr	r2, [r7, #8]
 8011e58:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	2201      	movs	r2, #1
 8011e5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	2200      	movs	r2, #0
 8011e66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8011e6a:	2300      	movs	r3, #0
}
 8011e6c:	4618      	mov	r0, r3
 8011e6e:	3714      	adds	r7, #20
 8011e70:	46bd      	mov	sp, r7
 8011e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e76:	4770      	bx	lr
 8011e78:	40010000 	.word	0x40010000
 8011e7c:	40010400 	.word	0x40010400
 8011e80:	40000400 	.word	0x40000400
 8011e84:	40000800 	.word	0x40000800
 8011e88:	40000c00 	.word	0x40000c00
 8011e8c:	40001800 	.word	0x40001800
 8011e90:	40014000 	.word	0x40014000
 8011e94:	4000e000 	.word	0x4000e000
 8011e98:	4000e400 	.word	0x4000e400

08011e9c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8011e9c:	b480      	push	{r7}
 8011e9e:	b083      	sub	sp, #12
 8011ea0:	af00      	add	r7, sp, #0
 8011ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8011ea4:	bf00      	nop
 8011ea6:	370c      	adds	r7, #12
 8011ea8:	46bd      	mov	sp, r7
 8011eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eae:	4770      	bx	lr

08011eb0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8011eb0:	b480      	push	{r7}
 8011eb2:	b083      	sub	sp, #12
 8011eb4:	af00      	add	r7, sp, #0
 8011eb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8011eb8:	bf00      	nop
 8011eba:	370c      	adds	r7, #12
 8011ebc:	46bd      	mov	sp, r7
 8011ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ec2:	4770      	bx	lr

08011ec4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8011ec4:	b480      	push	{r7}
 8011ec6:	b083      	sub	sp, #12
 8011ec8:	af00      	add	r7, sp, #0
 8011eca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8011ecc:	bf00      	nop
 8011ece:	370c      	adds	r7, #12
 8011ed0:	46bd      	mov	sp, r7
 8011ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ed6:	4770      	bx	lr

08011ed8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8011ed8:	b580      	push	{r7, lr}
 8011eda:	b082      	sub	sp, #8
 8011edc:	af00      	add	r7, sp, #0
 8011ede:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	d101      	bne.n	8011eea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8011ee6:	2301      	movs	r3, #1
 8011ee8:	e042      	b.n	8011f70 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011ef0:	2b00      	cmp	r3, #0
 8011ef2:	d106      	bne.n	8011f02 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8011ef4:	687b      	ldr	r3, [r7, #4]
 8011ef6:	2200      	movs	r2, #0
 8011ef8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8011efc:	6878      	ldr	r0, [r7, #4]
 8011efe:	f7f1 fe3b 	bl	8003b78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8011f02:	687b      	ldr	r3, [r7, #4]
 8011f04:	2224      	movs	r2, #36	; 0x24
 8011f06:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8011f0a:	687b      	ldr	r3, [r7, #4]
 8011f0c:	681b      	ldr	r3, [r3, #0]
 8011f0e:	681a      	ldr	r2, [r3, #0]
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	681b      	ldr	r3, [r3, #0]
 8011f14:	f022 0201 	bic.w	r2, r2, #1
 8011f18:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8011f1a:	6878      	ldr	r0, [r7, #4]
 8011f1c:	f000 f82c 	bl	8011f78 <UART_SetConfig>
 8011f20:	4603      	mov	r3, r0
 8011f22:	2b01      	cmp	r3, #1
 8011f24:	d101      	bne.n	8011f2a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8011f26:	2301      	movs	r3, #1
 8011f28:	e022      	b.n	8011f70 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8011f2a:	687b      	ldr	r3, [r7, #4]
 8011f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011f2e:	2b00      	cmp	r3, #0
 8011f30:	d002      	beq.n	8011f38 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8011f32:	6878      	ldr	r0, [r7, #4]
 8011f34:	f000 fe8c 	bl	8012c50 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8011f38:	687b      	ldr	r3, [r7, #4]
 8011f3a:	681b      	ldr	r3, [r3, #0]
 8011f3c:	685a      	ldr	r2, [r3, #4]
 8011f3e:	687b      	ldr	r3, [r7, #4]
 8011f40:	681b      	ldr	r3, [r3, #0]
 8011f42:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8011f46:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	681b      	ldr	r3, [r3, #0]
 8011f4c:	689a      	ldr	r2, [r3, #8]
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	681b      	ldr	r3, [r3, #0]
 8011f52:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8011f56:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	681b      	ldr	r3, [r3, #0]
 8011f5c:	681a      	ldr	r2, [r3, #0]
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	681b      	ldr	r3, [r3, #0]
 8011f62:	f042 0201 	orr.w	r2, r2, #1
 8011f66:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8011f68:	6878      	ldr	r0, [r7, #4]
 8011f6a:	f000 ff13 	bl	8012d94 <UART_CheckIdleState>
 8011f6e:	4603      	mov	r3, r0
}
 8011f70:	4618      	mov	r0, r3
 8011f72:	3708      	adds	r7, #8
 8011f74:	46bd      	mov	sp, r7
 8011f76:	bd80      	pop	{r7, pc}

08011f78 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011f78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011f7c:	b092      	sub	sp, #72	; 0x48
 8011f7e:	af00      	add	r7, sp, #0
 8011f80:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8011f82:	2300      	movs	r3, #0
 8011f84:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011f88:	697b      	ldr	r3, [r7, #20]
 8011f8a:	689a      	ldr	r2, [r3, #8]
 8011f8c:	697b      	ldr	r3, [r7, #20]
 8011f8e:	691b      	ldr	r3, [r3, #16]
 8011f90:	431a      	orrs	r2, r3
 8011f92:	697b      	ldr	r3, [r7, #20]
 8011f94:	695b      	ldr	r3, [r3, #20]
 8011f96:	431a      	orrs	r2, r3
 8011f98:	697b      	ldr	r3, [r7, #20]
 8011f9a:	69db      	ldr	r3, [r3, #28]
 8011f9c:	4313      	orrs	r3, r2
 8011f9e:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011fa0:	697b      	ldr	r3, [r7, #20]
 8011fa2:	681b      	ldr	r3, [r3, #0]
 8011fa4:	681a      	ldr	r2, [r3, #0]
 8011fa6:	4bbe      	ldr	r3, [pc, #760]	; (80122a0 <UART_SetConfig+0x328>)
 8011fa8:	4013      	ands	r3, r2
 8011faa:	697a      	ldr	r2, [r7, #20]
 8011fac:	6812      	ldr	r2, [r2, #0]
 8011fae:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011fb0:	430b      	orrs	r3, r1
 8011fb2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011fb4:	697b      	ldr	r3, [r7, #20]
 8011fb6:	681b      	ldr	r3, [r3, #0]
 8011fb8:	685b      	ldr	r3, [r3, #4]
 8011fba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8011fbe:	697b      	ldr	r3, [r7, #20]
 8011fc0:	68da      	ldr	r2, [r3, #12]
 8011fc2:	697b      	ldr	r3, [r7, #20]
 8011fc4:	681b      	ldr	r3, [r3, #0]
 8011fc6:	430a      	orrs	r2, r1
 8011fc8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8011fca:	697b      	ldr	r3, [r7, #20]
 8011fcc:	699b      	ldr	r3, [r3, #24]
 8011fce:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011fd0:	697b      	ldr	r3, [r7, #20]
 8011fd2:	681b      	ldr	r3, [r3, #0]
 8011fd4:	4ab3      	ldr	r2, [pc, #716]	; (80122a4 <UART_SetConfig+0x32c>)
 8011fd6:	4293      	cmp	r3, r2
 8011fd8:	d004      	beq.n	8011fe4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8011fda:	697b      	ldr	r3, [r7, #20]
 8011fdc:	6a1b      	ldr	r3, [r3, #32]
 8011fde:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011fe0:	4313      	orrs	r3, r2
 8011fe2:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011fe4:	697b      	ldr	r3, [r7, #20]
 8011fe6:	681b      	ldr	r3, [r3, #0]
 8011fe8:	689a      	ldr	r2, [r3, #8]
 8011fea:	4baf      	ldr	r3, [pc, #700]	; (80122a8 <UART_SetConfig+0x330>)
 8011fec:	4013      	ands	r3, r2
 8011fee:	697a      	ldr	r2, [r7, #20]
 8011ff0:	6812      	ldr	r2, [r2, #0]
 8011ff2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011ff4:	430b      	orrs	r3, r1
 8011ff6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8011ff8:	697b      	ldr	r3, [r7, #20]
 8011ffa:	681b      	ldr	r3, [r3, #0]
 8011ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ffe:	f023 010f 	bic.w	r1, r3, #15
 8012002:	697b      	ldr	r3, [r7, #20]
 8012004:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012006:	697b      	ldr	r3, [r7, #20]
 8012008:	681b      	ldr	r3, [r3, #0]
 801200a:	430a      	orrs	r2, r1
 801200c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801200e:	697b      	ldr	r3, [r7, #20]
 8012010:	681b      	ldr	r3, [r3, #0]
 8012012:	4aa6      	ldr	r2, [pc, #664]	; (80122ac <UART_SetConfig+0x334>)
 8012014:	4293      	cmp	r3, r2
 8012016:	d177      	bne.n	8012108 <UART_SetConfig+0x190>
 8012018:	4ba5      	ldr	r3, [pc, #660]	; (80122b0 <UART_SetConfig+0x338>)
 801201a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801201c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8012020:	2b28      	cmp	r3, #40	; 0x28
 8012022:	d86d      	bhi.n	8012100 <UART_SetConfig+0x188>
 8012024:	a201      	add	r2, pc, #4	; (adr r2, 801202c <UART_SetConfig+0xb4>)
 8012026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801202a:	bf00      	nop
 801202c:	080120d1 	.word	0x080120d1
 8012030:	08012101 	.word	0x08012101
 8012034:	08012101 	.word	0x08012101
 8012038:	08012101 	.word	0x08012101
 801203c:	08012101 	.word	0x08012101
 8012040:	08012101 	.word	0x08012101
 8012044:	08012101 	.word	0x08012101
 8012048:	08012101 	.word	0x08012101
 801204c:	080120d9 	.word	0x080120d9
 8012050:	08012101 	.word	0x08012101
 8012054:	08012101 	.word	0x08012101
 8012058:	08012101 	.word	0x08012101
 801205c:	08012101 	.word	0x08012101
 8012060:	08012101 	.word	0x08012101
 8012064:	08012101 	.word	0x08012101
 8012068:	08012101 	.word	0x08012101
 801206c:	080120e1 	.word	0x080120e1
 8012070:	08012101 	.word	0x08012101
 8012074:	08012101 	.word	0x08012101
 8012078:	08012101 	.word	0x08012101
 801207c:	08012101 	.word	0x08012101
 8012080:	08012101 	.word	0x08012101
 8012084:	08012101 	.word	0x08012101
 8012088:	08012101 	.word	0x08012101
 801208c:	080120e9 	.word	0x080120e9
 8012090:	08012101 	.word	0x08012101
 8012094:	08012101 	.word	0x08012101
 8012098:	08012101 	.word	0x08012101
 801209c:	08012101 	.word	0x08012101
 80120a0:	08012101 	.word	0x08012101
 80120a4:	08012101 	.word	0x08012101
 80120a8:	08012101 	.word	0x08012101
 80120ac:	080120f1 	.word	0x080120f1
 80120b0:	08012101 	.word	0x08012101
 80120b4:	08012101 	.word	0x08012101
 80120b8:	08012101 	.word	0x08012101
 80120bc:	08012101 	.word	0x08012101
 80120c0:	08012101 	.word	0x08012101
 80120c4:	08012101 	.word	0x08012101
 80120c8:	08012101 	.word	0x08012101
 80120cc:	080120f9 	.word	0x080120f9
 80120d0:	2301      	movs	r3, #1
 80120d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80120d6:	e326      	b.n	8012726 <UART_SetConfig+0x7ae>
 80120d8:	2304      	movs	r3, #4
 80120da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80120de:	e322      	b.n	8012726 <UART_SetConfig+0x7ae>
 80120e0:	2308      	movs	r3, #8
 80120e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80120e6:	e31e      	b.n	8012726 <UART_SetConfig+0x7ae>
 80120e8:	2310      	movs	r3, #16
 80120ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80120ee:	e31a      	b.n	8012726 <UART_SetConfig+0x7ae>
 80120f0:	2320      	movs	r3, #32
 80120f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80120f6:	e316      	b.n	8012726 <UART_SetConfig+0x7ae>
 80120f8:	2340      	movs	r3, #64	; 0x40
 80120fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80120fe:	e312      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012100:	2380      	movs	r3, #128	; 0x80
 8012102:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012106:	e30e      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012108:	697b      	ldr	r3, [r7, #20]
 801210a:	681b      	ldr	r3, [r3, #0]
 801210c:	4a69      	ldr	r2, [pc, #420]	; (80122b4 <UART_SetConfig+0x33c>)
 801210e:	4293      	cmp	r3, r2
 8012110:	d130      	bne.n	8012174 <UART_SetConfig+0x1fc>
 8012112:	4b67      	ldr	r3, [pc, #412]	; (80122b0 <UART_SetConfig+0x338>)
 8012114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012116:	f003 0307 	and.w	r3, r3, #7
 801211a:	2b05      	cmp	r3, #5
 801211c:	d826      	bhi.n	801216c <UART_SetConfig+0x1f4>
 801211e:	a201      	add	r2, pc, #4	; (adr r2, 8012124 <UART_SetConfig+0x1ac>)
 8012120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012124:	0801213d 	.word	0x0801213d
 8012128:	08012145 	.word	0x08012145
 801212c:	0801214d 	.word	0x0801214d
 8012130:	08012155 	.word	0x08012155
 8012134:	0801215d 	.word	0x0801215d
 8012138:	08012165 	.word	0x08012165
 801213c:	2300      	movs	r3, #0
 801213e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012142:	e2f0      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012144:	2304      	movs	r3, #4
 8012146:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801214a:	e2ec      	b.n	8012726 <UART_SetConfig+0x7ae>
 801214c:	2308      	movs	r3, #8
 801214e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012152:	e2e8      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012154:	2310      	movs	r3, #16
 8012156:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801215a:	e2e4      	b.n	8012726 <UART_SetConfig+0x7ae>
 801215c:	2320      	movs	r3, #32
 801215e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012162:	e2e0      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012164:	2340      	movs	r3, #64	; 0x40
 8012166:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801216a:	e2dc      	b.n	8012726 <UART_SetConfig+0x7ae>
 801216c:	2380      	movs	r3, #128	; 0x80
 801216e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012172:	e2d8      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012174:	697b      	ldr	r3, [r7, #20]
 8012176:	681b      	ldr	r3, [r3, #0]
 8012178:	4a4f      	ldr	r2, [pc, #316]	; (80122b8 <UART_SetConfig+0x340>)
 801217a:	4293      	cmp	r3, r2
 801217c:	d130      	bne.n	80121e0 <UART_SetConfig+0x268>
 801217e:	4b4c      	ldr	r3, [pc, #304]	; (80122b0 <UART_SetConfig+0x338>)
 8012180:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012182:	f003 0307 	and.w	r3, r3, #7
 8012186:	2b05      	cmp	r3, #5
 8012188:	d826      	bhi.n	80121d8 <UART_SetConfig+0x260>
 801218a:	a201      	add	r2, pc, #4	; (adr r2, 8012190 <UART_SetConfig+0x218>)
 801218c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012190:	080121a9 	.word	0x080121a9
 8012194:	080121b1 	.word	0x080121b1
 8012198:	080121b9 	.word	0x080121b9
 801219c:	080121c1 	.word	0x080121c1
 80121a0:	080121c9 	.word	0x080121c9
 80121a4:	080121d1 	.word	0x080121d1
 80121a8:	2300      	movs	r3, #0
 80121aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121ae:	e2ba      	b.n	8012726 <UART_SetConfig+0x7ae>
 80121b0:	2304      	movs	r3, #4
 80121b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121b6:	e2b6      	b.n	8012726 <UART_SetConfig+0x7ae>
 80121b8:	2308      	movs	r3, #8
 80121ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121be:	e2b2      	b.n	8012726 <UART_SetConfig+0x7ae>
 80121c0:	2310      	movs	r3, #16
 80121c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121c6:	e2ae      	b.n	8012726 <UART_SetConfig+0x7ae>
 80121c8:	2320      	movs	r3, #32
 80121ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121ce:	e2aa      	b.n	8012726 <UART_SetConfig+0x7ae>
 80121d0:	2340      	movs	r3, #64	; 0x40
 80121d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121d6:	e2a6      	b.n	8012726 <UART_SetConfig+0x7ae>
 80121d8:	2380      	movs	r3, #128	; 0x80
 80121da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121de:	e2a2      	b.n	8012726 <UART_SetConfig+0x7ae>
 80121e0:	697b      	ldr	r3, [r7, #20]
 80121e2:	681b      	ldr	r3, [r3, #0]
 80121e4:	4a35      	ldr	r2, [pc, #212]	; (80122bc <UART_SetConfig+0x344>)
 80121e6:	4293      	cmp	r3, r2
 80121e8:	d130      	bne.n	801224c <UART_SetConfig+0x2d4>
 80121ea:	4b31      	ldr	r3, [pc, #196]	; (80122b0 <UART_SetConfig+0x338>)
 80121ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80121ee:	f003 0307 	and.w	r3, r3, #7
 80121f2:	2b05      	cmp	r3, #5
 80121f4:	d826      	bhi.n	8012244 <UART_SetConfig+0x2cc>
 80121f6:	a201      	add	r2, pc, #4	; (adr r2, 80121fc <UART_SetConfig+0x284>)
 80121f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80121fc:	08012215 	.word	0x08012215
 8012200:	0801221d 	.word	0x0801221d
 8012204:	08012225 	.word	0x08012225
 8012208:	0801222d 	.word	0x0801222d
 801220c:	08012235 	.word	0x08012235
 8012210:	0801223d 	.word	0x0801223d
 8012214:	2300      	movs	r3, #0
 8012216:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801221a:	e284      	b.n	8012726 <UART_SetConfig+0x7ae>
 801221c:	2304      	movs	r3, #4
 801221e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012222:	e280      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012224:	2308      	movs	r3, #8
 8012226:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801222a:	e27c      	b.n	8012726 <UART_SetConfig+0x7ae>
 801222c:	2310      	movs	r3, #16
 801222e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012232:	e278      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012234:	2320      	movs	r3, #32
 8012236:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801223a:	e274      	b.n	8012726 <UART_SetConfig+0x7ae>
 801223c:	2340      	movs	r3, #64	; 0x40
 801223e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012242:	e270      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012244:	2380      	movs	r3, #128	; 0x80
 8012246:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801224a:	e26c      	b.n	8012726 <UART_SetConfig+0x7ae>
 801224c:	697b      	ldr	r3, [r7, #20]
 801224e:	681b      	ldr	r3, [r3, #0]
 8012250:	4a1b      	ldr	r2, [pc, #108]	; (80122c0 <UART_SetConfig+0x348>)
 8012252:	4293      	cmp	r3, r2
 8012254:	d142      	bne.n	80122dc <UART_SetConfig+0x364>
 8012256:	4b16      	ldr	r3, [pc, #88]	; (80122b0 <UART_SetConfig+0x338>)
 8012258:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801225a:	f003 0307 	and.w	r3, r3, #7
 801225e:	2b05      	cmp	r3, #5
 8012260:	d838      	bhi.n	80122d4 <UART_SetConfig+0x35c>
 8012262:	a201      	add	r2, pc, #4	; (adr r2, 8012268 <UART_SetConfig+0x2f0>)
 8012264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012268:	08012281 	.word	0x08012281
 801226c:	08012289 	.word	0x08012289
 8012270:	08012291 	.word	0x08012291
 8012274:	08012299 	.word	0x08012299
 8012278:	080122c5 	.word	0x080122c5
 801227c:	080122cd 	.word	0x080122cd
 8012280:	2300      	movs	r3, #0
 8012282:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012286:	e24e      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012288:	2304      	movs	r3, #4
 801228a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801228e:	e24a      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012290:	2308      	movs	r3, #8
 8012292:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012296:	e246      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012298:	2310      	movs	r3, #16
 801229a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801229e:	e242      	b.n	8012726 <UART_SetConfig+0x7ae>
 80122a0:	cfff69f3 	.word	0xcfff69f3
 80122a4:	58000c00 	.word	0x58000c00
 80122a8:	11fff4ff 	.word	0x11fff4ff
 80122ac:	40011000 	.word	0x40011000
 80122b0:	58024400 	.word	0x58024400
 80122b4:	40004400 	.word	0x40004400
 80122b8:	40004800 	.word	0x40004800
 80122bc:	40004c00 	.word	0x40004c00
 80122c0:	40005000 	.word	0x40005000
 80122c4:	2320      	movs	r3, #32
 80122c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80122ca:	e22c      	b.n	8012726 <UART_SetConfig+0x7ae>
 80122cc:	2340      	movs	r3, #64	; 0x40
 80122ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80122d2:	e228      	b.n	8012726 <UART_SetConfig+0x7ae>
 80122d4:	2380      	movs	r3, #128	; 0x80
 80122d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80122da:	e224      	b.n	8012726 <UART_SetConfig+0x7ae>
 80122dc:	697b      	ldr	r3, [r7, #20]
 80122de:	681b      	ldr	r3, [r3, #0]
 80122e0:	4ab1      	ldr	r2, [pc, #708]	; (80125a8 <UART_SetConfig+0x630>)
 80122e2:	4293      	cmp	r3, r2
 80122e4:	d176      	bne.n	80123d4 <UART_SetConfig+0x45c>
 80122e6:	4bb1      	ldr	r3, [pc, #708]	; (80125ac <UART_SetConfig+0x634>)
 80122e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80122ea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80122ee:	2b28      	cmp	r3, #40	; 0x28
 80122f0:	d86c      	bhi.n	80123cc <UART_SetConfig+0x454>
 80122f2:	a201      	add	r2, pc, #4	; (adr r2, 80122f8 <UART_SetConfig+0x380>)
 80122f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80122f8:	0801239d 	.word	0x0801239d
 80122fc:	080123cd 	.word	0x080123cd
 8012300:	080123cd 	.word	0x080123cd
 8012304:	080123cd 	.word	0x080123cd
 8012308:	080123cd 	.word	0x080123cd
 801230c:	080123cd 	.word	0x080123cd
 8012310:	080123cd 	.word	0x080123cd
 8012314:	080123cd 	.word	0x080123cd
 8012318:	080123a5 	.word	0x080123a5
 801231c:	080123cd 	.word	0x080123cd
 8012320:	080123cd 	.word	0x080123cd
 8012324:	080123cd 	.word	0x080123cd
 8012328:	080123cd 	.word	0x080123cd
 801232c:	080123cd 	.word	0x080123cd
 8012330:	080123cd 	.word	0x080123cd
 8012334:	080123cd 	.word	0x080123cd
 8012338:	080123ad 	.word	0x080123ad
 801233c:	080123cd 	.word	0x080123cd
 8012340:	080123cd 	.word	0x080123cd
 8012344:	080123cd 	.word	0x080123cd
 8012348:	080123cd 	.word	0x080123cd
 801234c:	080123cd 	.word	0x080123cd
 8012350:	080123cd 	.word	0x080123cd
 8012354:	080123cd 	.word	0x080123cd
 8012358:	080123b5 	.word	0x080123b5
 801235c:	080123cd 	.word	0x080123cd
 8012360:	080123cd 	.word	0x080123cd
 8012364:	080123cd 	.word	0x080123cd
 8012368:	080123cd 	.word	0x080123cd
 801236c:	080123cd 	.word	0x080123cd
 8012370:	080123cd 	.word	0x080123cd
 8012374:	080123cd 	.word	0x080123cd
 8012378:	080123bd 	.word	0x080123bd
 801237c:	080123cd 	.word	0x080123cd
 8012380:	080123cd 	.word	0x080123cd
 8012384:	080123cd 	.word	0x080123cd
 8012388:	080123cd 	.word	0x080123cd
 801238c:	080123cd 	.word	0x080123cd
 8012390:	080123cd 	.word	0x080123cd
 8012394:	080123cd 	.word	0x080123cd
 8012398:	080123c5 	.word	0x080123c5
 801239c:	2301      	movs	r3, #1
 801239e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80123a2:	e1c0      	b.n	8012726 <UART_SetConfig+0x7ae>
 80123a4:	2304      	movs	r3, #4
 80123a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80123aa:	e1bc      	b.n	8012726 <UART_SetConfig+0x7ae>
 80123ac:	2308      	movs	r3, #8
 80123ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80123b2:	e1b8      	b.n	8012726 <UART_SetConfig+0x7ae>
 80123b4:	2310      	movs	r3, #16
 80123b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80123ba:	e1b4      	b.n	8012726 <UART_SetConfig+0x7ae>
 80123bc:	2320      	movs	r3, #32
 80123be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80123c2:	e1b0      	b.n	8012726 <UART_SetConfig+0x7ae>
 80123c4:	2340      	movs	r3, #64	; 0x40
 80123c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80123ca:	e1ac      	b.n	8012726 <UART_SetConfig+0x7ae>
 80123cc:	2380      	movs	r3, #128	; 0x80
 80123ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80123d2:	e1a8      	b.n	8012726 <UART_SetConfig+0x7ae>
 80123d4:	697b      	ldr	r3, [r7, #20]
 80123d6:	681b      	ldr	r3, [r3, #0]
 80123d8:	4a75      	ldr	r2, [pc, #468]	; (80125b0 <UART_SetConfig+0x638>)
 80123da:	4293      	cmp	r3, r2
 80123dc:	d130      	bne.n	8012440 <UART_SetConfig+0x4c8>
 80123de:	4b73      	ldr	r3, [pc, #460]	; (80125ac <UART_SetConfig+0x634>)
 80123e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80123e2:	f003 0307 	and.w	r3, r3, #7
 80123e6:	2b05      	cmp	r3, #5
 80123e8:	d826      	bhi.n	8012438 <UART_SetConfig+0x4c0>
 80123ea:	a201      	add	r2, pc, #4	; (adr r2, 80123f0 <UART_SetConfig+0x478>)
 80123ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80123f0:	08012409 	.word	0x08012409
 80123f4:	08012411 	.word	0x08012411
 80123f8:	08012419 	.word	0x08012419
 80123fc:	08012421 	.word	0x08012421
 8012400:	08012429 	.word	0x08012429
 8012404:	08012431 	.word	0x08012431
 8012408:	2300      	movs	r3, #0
 801240a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801240e:	e18a      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012410:	2304      	movs	r3, #4
 8012412:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012416:	e186      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012418:	2308      	movs	r3, #8
 801241a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801241e:	e182      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012420:	2310      	movs	r3, #16
 8012422:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012426:	e17e      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012428:	2320      	movs	r3, #32
 801242a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801242e:	e17a      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012430:	2340      	movs	r3, #64	; 0x40
 8012432:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012436:	e176      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012438:	2380      	movs	r3, #128	; 0x80
 801243a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801243e:	e172      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012440:	697b      	ldr	r3, [r7, #20]
 8012442:	681b      	ldr	r3, [r3, #0]
 8012444:	4a5b      	ldr	r2, [pc, #364]	; (80125b4 <UART_SetConfig+0x63c>)
 8012446:	4293      	cmp	r3, r2
 8012448:	d130      	bne.n	80124ac <UART_SetConfig+0x534>
 801244a:	4b58      	ldr	r3, [pc, #352]	; (80125ac <UART_SetConfig+0x634>)
 801244c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801244e:	f003 0307 	and.w	r3, r3, #7
 8012452:	2b05      	cmp	r3, #5
 8012454:	d826      	bhi.n	80124a4 <UART_SetConfig+0x52c>
 8012456:	a201      	add	r2, pc, #4	; (adr r2, 801245c <UART_SetConfig+0x4e4>)
 8012458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801245c:	08012475 	.word	0x08012475
 8012460:	0801247d 	.word	0x0801247d
 8012464:	08012485 	.word	0x08012485
 8012468:	0801248d 	.word	0x0801248d
 801246c:	08012495 	.word	0x08012495
 8012470:	0801249d 	.word	0x0801249d
 8012474:	2300      	movs	r3, #0
 8012476:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801247a:	e154      	b.n	8012726 <UART_SetConfig+0x7ae>
 801247c:	2304      	movs	r3, #4
 801247e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012482:	e150      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012484:	2308      	movs	r3, #8
 8012486:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801248a:	e14c      	b.n	8012726 <UART_SetConfig+0x7ae>
 801248c:	2310      	movs	r3, #16
 801248e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012492:	e148      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012494:	2320      	movs	r3, #32
 8012496:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801249a:	e144      	b.n	8012726 <UART_SetConfig+0x7ae>
 801249c:	2340      	movs	r3, #64	; 0x40
 801249e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80124a2:	e140      	b.n	8012726 <UART_SetConfig+0x7ae>
 80124a4:	2380      	movs	r3, #128	; 0x80
 80124a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80124aa:	e13c      	b.n	8012726 <UART_SetConfig+0x7ae>
 80124ac:	697b      	ldr	r3, [r7, #20]
 80124ae:	681b      	ldr	r3, [r3, #0]
 80124b0:	4a41      	ldr	r2, [pc, #260]	; (80125b8 <UART_SetConfig+0x640>)
 80124b2:	4293      	cmp	r3, r2
 80124b4:	f040 8082 	bne.w	80125bc <UART_SetConfig+0x644>
 80124b8:	4b3c      	ldr	r3, [pc, #240]	; (80125ac <UART_SetConfig+0x634>)
 80124ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80124bc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80124c0:	2b28      	cmp	r3, #40	; 0x28
 80124c2:	d86d      	bhi.n	80125a0 <UART_SetConfig+0x628>
 80124c4:	a201      	add	r2, pc, #4	; (adr r2, 80124cc <UART_SetConfig+0x554>)
 80124c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80124ca:	bf00      	nop
 80124cc:	08012571 	.word	0x08012571
 80124d0:	080125a1 	.word	0x080125a1
 80124d4:	080125a1 	.word	0x080125a1
 80124d8:	080125a1 	.word	0x080125a1
 80124dc:	080125a1 	.word	0x080125a1
 80124e0:	080125a1 	.word	0x080125a1
 80124e4:	080125a1 	.word	0x080125a1
 80124e8:	080125a1 	.word	0x080125a1
 80124ec:	08012579 	.word	0x08012579
 80124f0:	080125a1 	.word	0x080125a1
 80124f4:	080125a1 	.word	0x080125a1
 80124f8:	080125a1 	.word	0x080125a1
 80124fc:	080125a1 	.word	0x080125a1
 8012500:	080125a1 	.word	0x080125a1
 8012504:	080125a1 	.word	0x080125a1
 8012508:	080125a1 	.word	0x080125a1
 801250c:	08012581 	.word	0x08012581
 8012510:	080125a1 	.word	0x080125a1
 8012514:	080125a1 	.word	0x080125a1
 8012518:	080125a1 	.word	0x080125a1
 801251c:	080125a1 	.word	0x080125a1
 8012520:	080125a1 	.word	0x080125a1
 8012524:	080125a1 	.word	0x080125a1
 8012528:	080125a1 	.word	0x080125a1
 801252c:	08012589 	.word	0x08012589
 8012530:	080125a1 	.word	0x080125a1
 8012534:	080125a1 	.word	0x080125a1
 8012538:	080125a1 	.word	0x080125a1
 801253c:	080125a1 	.word	0x080125a1
 8012540:	080125a1 	.word	0x080125a1
 8012544:	080125a1 	.word	0x080125a1
 8012548:	080125a1 	.word	0x080125a1
 801254c:	08012591 	.word	0x08012591
 8012550:	080125a1 	.word	0x080125a1
 8012554:	080125a1 	.word	0x080125a1
 8012558:	080125a1 	.word	0x080125a1
 801255c:	080125a1 	.word	0x080125a1
 8012560:	080125a1 	.word	0x080125a1
 8012564:	080125a1 	.word	0x080125a1
 8012568:	080125a1 	.word	0x080125a1
 801256c:	08012599 	.word	0x08012599
 8012570:	2301      	movs	r3, #1
 8012572:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012576:	e0d6      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012578:	2304      	movs	r3, #4
 801257a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801257e:	e0d2      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012580:	2308      	movs	r3, #8
 8012582:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012586:	e0ce      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012588:	2310      	movs	r3, #16
 801258a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801258e:	e0ca      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012590:	2320      	movs	r3, #32
 8012592:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012596:	e0c6      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012598:	2340      	movs	r3, #64	; 0x40
 801259a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801259e:	e0c2      	b.n	8012726 <UART_SetConfig+0x7ae>
 80125a0:	2380      	movs	r3, #128	; 0x80
 80125a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80125a6:	e0be      	b.n	8012726 <UART_SetConfig+0x7ae>
 80125a8:	40011400 	.word	0x40011400
 80125ac:	58024400 	.word	0x58024400
 80125b0:	40007800 	.word	0x40007800
 80125b4:	40007c00 	.word	0x40007c00
 80125b8:	40011800 	.word	0x40011800
 80125bc:	697b      	ldr	r3, [r7, #20]
 80125be:	681b      	ldr	r3, [r3, #0]
 80125c0:	4aad      	ldr	r2, [pc, #692]	; (8012878 <UART_SetConfig+0x900>)
 80125c2:	4293      	cmp	r3, r2
 80125c4:	d176      	bne.n	80126b4 <UART_SetConfig+0x73c>
 80125c6:	4bad      	ldr	r3, [pc, #692]	; (801287c <UART_SetConfig+0x904>)
 80125c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80125ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80125ce:	2b28      	cmp	r3, #40	; 0x28
 80125d0:	d86c      	bhi.n	80126ac <UART_SetConfig+0x734>
 80125d2:	a201      	add	r2, pc, #4	; (adr r2, 80125d8 <UART_SetConfig+0x660>)
 80125d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80125d8:	0801267d 	.word	0x0801267d
 80125dc:	080126ad 	.word	0x080126ad
 80125e0:	080126ad 	.word	0x080126ad
 80125e4:	080126ad 	.word	0x080126ad
 80125e8:	080126ad 	.word	0x080126ad
 80125ec:	080126ad 	.word	0x080126ad
 80125f0:	080126ad 	.word	0x080126ad
 80125f4:	080126ad 	.word	0x080126ad
 80125f8:	08012685 	.word	0x08012685
 80125fc:	080126ad 	.word	0x080126ad
 8012600:	080126ad 	.word	0x080126ad
 8012604:	080126ad 	.word	0x080126ad
 8012608:	080126ad 	.word	0x080126ad
 801260c:	080126ad 	.word	0x080126ad
 8012610:	080126ad 	.word	0x080126ad
 8012614:	080126ad 	.word	0x080126ad
 8012618:	0801268d 	.word	0x0801268d
 801261c:	080126ad 	.word	0x080126ad
 8012620:	080126ad 	.word	0x080126ad
 8012624:	080126ad 	.word	0x080126ad
 8012628:	080126ad 	.word	0x080126ad
 801262c:	080126ad 	.word	0x080126ad
 8012630:	080126ad 	.word	0x080126ad
 8012634:	080126ad 	.word	0x080126ad
 8012638:	08012695 	.word	0x08012695
 801263c:	080126ad 	.word	0x080126ad
 8012640:	080126ad 	.word	0x080126ad
 8012644:	080126ad 	.word	0x080126ad
 8012648:	080126ad 	.word	0x080126ad
 801264c:	080126ad 	.word	0x080126ad
 8012650:	080126ad 	.word	0x080126ad
 8012654:	080126ad 	.word	0x080126ad
 8012658:	0801269d 	.word	0x0801269d
 801265c:	080126ad 	.word	0x080126ad
 8012660:	080126ad 	.word	0x080126ad
 8012664:	080126ad 	.word	0x080126ad
 8012668:	080126ad 	.word	0x080126ad
 801266c:	080126ad 	.word	0x080126ad
 8012670:	080126ad 	.word	0x080126ad
 8012674:	080126ad 	.word	0x080126ad
 8012678:	080126a5 	.word	0x080126a5
 801267c:	2301      	movs	r3, #1
 801267e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012682:	e050      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012684:	2304      	movs	r3, #4
 8012686:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801268a:	e04c      	b.n	8012726 <UART_SetConfig+0x7ae>
 801268c:	2308      	movs	r3, #8
 801268e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012692:	e048      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012694:	2310      	movs	r3, #16
 8012696:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801269a:	e044      	b.n	8012726 <UART_SetConfig+0x7ae>
 801269c:	2320      	movs	r3, #32
 801269e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80126a2:	e040      	b.n	8012726 <UART_SetConfig+0x7ae>
 80126a4:	2340      	movs	r3, #64	; 0x40
 80126a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80126aa:	e03c      	b.n	8012726 <UART_SetConfig+0x7ae>
 80126ac:	2380      	movs	r3, #128	; 0x80
 80126ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80126b2:	e038      	b.n	8012726 <UART_SetConfig+0x7ae>
 80126b4:	697b      	ldr	r3, [r7, #20]
 80126b6:	681b      	ldr	r3, [r3, #0]
 80126b8:	4a71      	ldr	r2, [pc, #452]	; (8012880 <UART_SetConfig+0x908>)
 80126ba:	4293      	cmp	r3, r2
 80126bc:	d130      	bne.n	8012720 <UART_SetConfig+0x7a8>
 80126be:	4b6f      	ldr	r3, [pc, #444]	; (801287c <UART_SetConfig+0x904>)
 80126c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80126c2:	f003 0307 	and.w	r3, r3, #7
 80126c6:	2b05      	cmp	r3, #5
 80126c8:	d826      	bhi.n	8012718 <UART_SetConfig+0x7a0>
 80126ca:	a201      	add	r2, pc, #4	; (adr r2, 80126d0 <UART_SetConfig+0x758>)
 80126cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80126d0:	080126e9 	.word	0x080126e9
 80126d4:	080126f1 	.word	0x080126f1
 80126d8:	080126f9 	.word	0x080126f9
 80126dc:	08012701 	.word	0x08012701
 80126e0:	08012709 	.word	0x08012709
 80126e4:	08012711 	.word	0x08012711
 80126e8:	2302      	movs	r3, #2
 80126ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80126ee:	e01a      	b.n	8012726 <UART_SetConfig+0x7ae>
 80126f0:	2304      	movs	r3, #4
 80126f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80126f6:	e016      	b.n	8012726 <UART_SetConfig+0x7ae>
 80126f8:	2308      	movs	r3, #8
 80126fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80126fe:	e012      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012700:	2310      	movs	r3, #16
 8012702:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012706:	e00e      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012708:	2320      	movs	r3, #32
 801270a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801270e:	e00a      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012710:	2340      	movs	r3, #64	; 0x40
 8012712:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012716:	e006      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012718:	2380      	movs	r3, #128	; 0x80
 801271a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801271e:	e002      	b.n	8012726 <UART_SetConfig+0x7ae>
 8012720:	2380      	movs	r3, #128	; 0x80
 8012722:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8012726:	697b      	ldr	r3, [r7, #20]
 8012728:	681b      	ldr	r3, [r3, #0]
 801272a:	4a55      	ldr	r2, [pc, #340]	; (8012880 <UART_SetConfig+0x908>)
 801272c:	4293      	cmp	r3, r2
 801272e:	f040 80f8 	bne.w	8012922 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8012732:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8012736:	2b20      	cmp	r3, #32
 8012738:	dc46      	bgt.n	80127c8 <UART_SetConfig+0x850>
 801273a:	2b02      	cmp	r3, #2
 801273c:	db75      	blt.n	801282a <UART_SetConfig+0x8b2>
 801273e:	3b02      	subs	r3, #2
 8012740:	2b1e      	cmp	r3, #30
 8012742:	d872      	bhi.n	801282a <UART_SetConfig+0x8b2>
 8012744:	a201      	add	r2, pc, #4	; (adr r2, 801274c <UART_SetConfig+0x7d4>)
 8012746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801274a:	bf00      	nop
 801274c:	080127cf 	.word	0x080127cf
 8012750:	0801282b 	.word	0x0801282b
 8012754:	080127d7 	.word	0x080127d7
 8012758:	0801282b 	.word	0x0801282b
 801275c:	0801282b 	.word	0x0801282b
 8012760:	0801282b 	.word	0x0801282b
 8012764:	080127e7 	.word	0x080127e7
 8012768:	0801282b 	.word	0x0801282b
 801276c:	0801282b 	.word	0x0801282b
 8012770:	0801282b 	.word	0x0801282b
 8012774:	0801282b 	.word	0x0801282b
 8012778:	0801282b 	.word	0x0801282b
 801277c:	0801282b 	.word	0x0801282b
 8012780:	0801282b 	.word	0x0801282b
 8012784:	080127f7 	.word	0x080127f7
 8012788:	0801282b 	.word	0x0801282b
 801278c:	0801282b 	.word	0x0801282b
 8012790:	0801282b 	.word	0x0801282b
 8012794:	0801282b 	.word	0x0801282b
 8012798:	0801282b 	.word	0x0801282b
 801279c:	0801282b 	.word	0x0801282b
 80127a0:	0801282b 	.word	0x0801282b
 80127a4:	0801282b 	.word	0x0801282b
 80127a8:	0801282b 	.word	0x0801282b
 80127ac:	0801282b 	.word	0x0801282b
 80127b0:	0801282b 	.word	0x0801282b
 80127b4:	0801282b 	.word	0x0801282b
 80127b8:	0801282b 	.word	0x0801282b
 80127bc:	0801282b 	.word	0x0801282b
 80127c0:	0801282b 	.word	0x0801282b
 80127c4:	0801281d 	.word	0x0801281d
 80127c8:	2b40      	cmp	r3, #64	; 0x40
 80127ca:	d02a      	beq.n	8012822 <UART_SetConfig+0x8aa>
 80127cc:	e02d      	b.n	801282a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80127ce:	f7fa febd 	bl	800d54c <HAL_RCCEx_GetD3PCLK1Freq>
 80127d2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80127d4:	e02f      	b.n	8012836 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80127d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80127da:	4618      	mov	r0, r3
 80127dc:	f7fa fecc 	bl	800d578 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80127e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80127e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80127e4:	e027      	b.n	8012836 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80127e6:	f107 0318 	add.w	r3, r7, #24
 80127ea:	4618      	mov	r0, r3
 80127ec:	f7fb f818 	bl	800d820 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80127f0:	69fb      	ldr	r3, [r7, #28]
 80127f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80127f4:	e01f      	b.n	8012836 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80127f6:	4b21      	ldr	r3, [pc, #132]	; (801287c <UART_SetConfig+0x904>)
 80127f8:	681b      	ldr	r3, [r3, #0]
 80127fa:	f003 0320 	and.w	r3, r3, #32
 80127fe:	2b00      	cmp	r3, #0
 8012800:	d009      	beq.n	8012816 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012802:	4b1e      	ldr	r3, [pc, #120]	; (801287c <UART_SetConfig+0x904>)
 8012804:	681b      	ldr	r3, [r3, #0]
 8012806:	08db      	lsrs	r3, r3, #3
 8012808:	f003 0303 	and.w	r3, r3, #3
 801280c:	4a1d      	ldr	r2, [pc, #116]	; (8012884 <UART_SetConfig+0x90c>)
 801280e:	fa22 f303 	lsr.w	r3, r2, r3
 8012812:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012814:	e00f      	b.n	8012836 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8012816:	4b1b      	ldr	r3, [pc, #108]	; (8012884 <UART_SetConfig+0x90c>)
 8012818:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801281a:	e00c      	b.n	8012836 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801281c:	4b1a      	ldr	r3, [pc, #104]	; (8012888 <UART_SetConfig+0x910>)
 801281e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012820:	e009      	b.n	8012836 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012822:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8012826:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012828:	e005      	b.n	8012836 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801282a:	2300      	movs	r3, #0
 801282c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 801282e:	2301      	movs	r3, #1
 8012830:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8012834:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8012836:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012838:	2b00      	cmp	r3, #0
 801283a:	f000 81ee 	beq.w	8012c1a <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 801283e:	697b      	ldr	r3, [r7, #20]
 8012840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012842:	4a12      	ldr	r2, [pc, #72]	; (801288c <UART_SetConfig+0x914>)
 8012844:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012848:	461a      	mov	r2, r3
 801284a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801284c:	fbb3 f3f2 	udiv	r3, r3, r2
 8012850:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8012852:	697b      	ldr	r3, [r7, #20]
 8012854:	685a      	ldr	r2, [r3, #4]
 8012856:	4613      	mov	r3, r2
 8012858:	005b      	lsls	r3, r3, #1
 801285a:	4413      	add	r3, r2
 801285c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801285e:	429a      	cmp	r2, r3
 8012860:	d305      	bcc.n	801286e <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8012862:	697b      	ldr	r3, [r7, #20]
 8012864:	685b      	ldr	r3, [r3, #4]
 8012866:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8012868:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801286a:	429a      	cmp	r2, r3
 801286c:	d910      	bls.n	8012890 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 801286e:	2301      	movs	r3, #1
 8012870:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8012874:	e1d1      	b.n	8012c1a <UART_SetConfig+0xca2>
 8012876:	bf00      	nop
 8012878:	40011c00 	.word	0x40011c00
 801287c:	58024400 	.word	0x58024400
 8012880:	58000c00 	.word	0x58000c00
 8012884:	03d09000 	.word	0x03d09000
 8012888:	003d0900 	.word	0x003d0900
 801288c:	0802042c 	.word	0x0802042c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8012890:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012892:	2200      	movs	r2, #0
 8012894:	60bb      	str	r3, [r7, #8]
 8012896:	60fa      	str	r2, [r7, #12]
 8012898:	697b      	ldr	r3, [r7, #20]
 801289a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801289c:	4ac0      	ldr	r2, [pc, #768]	; (8012ba0 <UART_SetConfig+0xc28>)
 801289e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80128a2:	b29b      	uxth	r3, r3
 80128a4:	2200      	movs	r2, #0
 80128a6:	603b      	str	r3, [r7, #0]
 80128a8:	607a      	str	r2, [r7, #4]
 80128aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80128ae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80128b2:	f7ed ff51 	bl	8000758 <__aeabi_uldivmod>
 80128b6:	4602      	mov	r2, r0
 80128b8:	460b      	mov	r3, r1
 80128ba:	4610      	mov	r0, r2
 80128bc:	4619      	mov	r1, r3
 80128be:	f04f 0200 	mov.w	r2, #0
 80128c2:	f04f 0300 	mov.w	r3, #0
 80128c6:	020b      	lsls	r3, r1, #8
 80128c8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80128cc:	0202      	lsls	r2, r0, #8
 80128ce:	6979      	ldr	r1, [r7, #20]
 80128d0:	6849      	ldr	r1, [r1, #4]
 80128d2:	0849      	lsrs	r1, r1, #1
 80128d4:	2000      	movs	r0, #0
 80128d6:	460c      	mov	r4, r1
 80128d8:	4605      	mov	r5, r0
 80128da:	eb12 0804 	adds.w	r8, r2, r4
 80128de:	eb43 0905 	adc.w	r9, r3, r5
 80128e2:	697b      	ldr	r3, [r7, #20]
 80128e4:	685b      	ldr	r3, [r3, #4]
 80128e6:	2200      	movs	r2, #0
 80128e8:	469a      	mov	sl, r3
 80128ea:	4693      	mov	fp, r2
 80128ec:	4652      	mov	r2, sl
 80128ee:	465b      	mov	r3, fp
 80128f0:	4640      	mov	r0, r8
 80128f2:	4649      	mov	r1, r9
 80128f4:	f7ed ff30 	bl	8000758 <__aeabi_uldivmod>
 80128f8:	4602      	mov	r2, r0
 80128fa:	460b      	mov	r3, r1
 80128fc:	4613      	mov	r3, r2
 80128fe:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8012900:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012902:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8012906:	d308      	bcc.n	801291a <UART_SetConfig+0x9a2>
 8012908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801290a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801290e:	d204      	bcs.n	801291a <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8012910:	697b      	ldr	r3, [r7, #20]
 8012912:	681b      	ldr	r3, [r3, #0]
 8012914:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012916:	60da      	str	r2, [r3, #12]
 8012918:	e17f      	b.n	8012c1a <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 801291a:	2301      	movs	r3, #1
 801291c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8012920:	e17b      	b.n	8012c1a <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8012922:	697b      	ldr	r3, [r7, #20]
 8012924:	69db      	ldr	r3, [r3, #28]
 8012926:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801292a:	f040 80bd 	bne.w	8012aa8 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 801292e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8012932:	2b20      	cmp	r3, #32
 8012934:	dc48      	bgt.n	80129c8 <UART_SetConfig+0xa50>
 8012936:	2b00      	cmp	r3, #0
 8012938:	db7b      	blt.n	8012a32 <UART_SetConfig+0xaba>
 801293a:	2b20      	cmp	r3, #32
 801293c:	d879      	bhi.n	8012a32 <UART_SetConfig+0xaba>
 801293e:	a201      	add	r2, pc, #4	; (adr r2, 8012944 <UART_SetConfig+0x9cc>)
 8012940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012944:	080129cf 	.word	0x080129cf
 8012948:	080129d7 	.word	0x080129d7
 801294c:	08012a33 	.word	0x08012a33
 8012950:	08012a33 	.word	0x08012a33
 8012954:	080129df 	.word	0x080129df
 8012958:	08012a33 	.word	0x08012a33
 801295c:	08012a33 	.word	0x08012a33
 8012960:	08012a33 	.word	0x08012a33
 8012964:	080129ef 	.word	0x080129ef
 8012968:	08012a33 	.word	0x08012a33
 801296c:	08012a33 	.word	0x08012a33
 8012970:	08012a33 	.word	0x08012a33
 8012974:	08012a33 	.word	0x08012a33
 8012978:	08012a33 	.word	0x08012a33
 801297c:	08012a33 	.word	0x08012a33
 8012980:	08012a33 	.word	0x08012a33
 8012984:	080129ff 	.word	0x080129ff
 8012988:	08012a33 	.word	0x08012a33
 801298c:	08012a33 	.word	0x08012a33
 8012990:	08012a33 	.word	0x08012a33
 8012994:	08012a33 	.word	0x08012a33
 8012998:	08012a33 	.word	0x08012a33
 801299c:	08012a33 	.word	0x08012a33
 80129a0:	08012a33 	.word	0x08012a33
 80129a4:	08012a33 	.word	0x08012a33
 80129a8:	08012a33 	.word	0x08012a33
 80129ac:	08012a33 	.word	0x08012a33
 80129b0:	08012a33 	.word	0x08012a33
 80129b4:	08012a33 	.word	0x08012a33
 80129b8:	08012a33 	.word	0x08012a33
 80129bc:	08012a33 	.word	0x08012a33
 80129c0:	08012a33 	.word	0x08012a33
 80129c4:	08012a25 	.word	0x08012a25
 80129c8:	2b40      	cmp	r3, #64	; 0x40
 80129ca:	d02e      	beq.n	8012a2a <UART_SetConfig+0xab2>
 80129cc:	e031      	b.n	8012a32 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80129ce:	f7f8 ff1f 	bl	800b810 <HAL_RCC_GetPCLK1Freq>
 80129d2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80129d4:	e033      	b.n	8012a3e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80129d6:	f7f8 ff31 	bl	800b83c <HAL_RCC_GetPCLK2Freq>
 80129da:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80129dc:	e02f      	b.n	8012a3e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80129de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80129e2:	4618      	mov	r0, r3
 80129e4:	f7fa fdc8 	bl	800d578 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80129e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80129ec:	e027      	b.n	8012a3e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80129ee:	f107 0318 	add.w	r3, r7, #24
 80129f2:	4618      	mov	r0, r3
 80129f4:	f7fa ff14 	bl	800d820 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80129f8:	69fb      	ldr	r3, [r7, #28]
 80129fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80129fc:	e01f      	b.n	8012a3e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80129fe:	4b69      	ldr	r3, [pc, #420]	; (8012ba4 <UART_SetConfig+0xc2c>)
 8012a00:	681b      	ldr	r3, [r3, #0]
 8012a02:	f003 0320 	and.w	r3, r3, #32
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d009      	beq.n	8012a1e <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012a0a:	4b66      	ldr	r3, [pc, #408]	; (8012ba4 <UART_SetConfig+0xc2c>)
 8012a0c:	681b      	ldr	r3, [r3, #0]
 8012a0e:	08db      	lsrs	r3, r3, #3
 8012a10:	f003 0303 	and.w	r3, r3, #3
 8012a14:	4a64      	ldr	r2, [pc, #400]	; (8012ba8 <UART_SetConfig+0xc30>)
 8012a16:	fa22 f303 	lsr.w	r3, r2, r3
 8012a1a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012a1c:	e00f      	b.n	8012a3e <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8012a1e:	4b62      	ldr	r3, [pc, #392]	; (8012ba8 <UART_SetConfig+0xc30>)
 8012a20:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012a22:	e00c      	b.n	8012a3e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8012a24:	4b61      	ldr	r3, [pc, #388]	; (8012bac <UART_SetConfig+0xc34>)
 8012a26:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012a28:	e009      	b.n	8012a3e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012a2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8012a2e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012a30:	e005      	b.n	8012a3e <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8012a32:	2300      	movs	r3, #0
 8012a34:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8012a36:	2301      	movs	r3, #1
 8012a38:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8012a3c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8012a3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012a40:	2b00      	cmp	r3, #0
 8012a42:	f000 80ea 	beq.w	8012c1a <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8012a46:	697b      	ldr	r3, [r7, #20]
 8012a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012a4a:	4a55      	ldr	r2, [pc, #340]	; (8012ba0 <UART_SetConfig+0xc28>)
 8012a4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012a50:	461a      	mov	r2, r3
 8012a52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012a54:	fbb3 f3f2 	udiv	r3, r3, r2
 8012a58:	005a      	lsls	r2, r3, #1
 8012a5a:	697b      	ldr	r3, [r7, #20]
 8012a5c:	685b      	ldr	r3, [r3, #4]
 8012a5e:	085b      	lsrs	r3, r3, #1
 8012a60:	441a      	add	r2, r3
 8012a62:	697b      	ldr	r3, [r7, #20]
 8012a64:	685b      	ldr	r3, [r3, #4]
 8012a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8012a6a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012a6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a6e:	2b0f      	cmp	r3, #15
 8012a70:	d916      	bls.n	8012aa0 <UART_SetConfig+0xb28>
 8012a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012a78:	d212      	bcs.n	8012aa0 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8012a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a7c:	b29b      	uxth	r3, r3
 8012a7e:	f023 030f 	bic.w	r3, r3, #15
 8012a82:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8012a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a86:	085b      	lsrs	r3, r3, #1
 8012a88:	b29b      	uxth	r3, r3
 8012a8a:	f003 0307 	and.w	r3, r3, #7
 8012a8e:	b29a      	uxth	r2, r3
 8012a90:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8012a92:	4313      	orrs	r3, r2
 8012a94:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8012a96:	697b      	ldr	r3, [r7, #20]
 8012a98:	681b      	ldr	r3, [r3, #0]
 8012a9a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8012a9c:	60da      	str	r2, [r3, #12]
 8012a9e:	e0bc      	b.n	8012c1a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8012aa0:	2301      	movs	r3, #1
 8012aa2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8012aa6:	e0b8      	b.n	8012c1a <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8012aa8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8012aac:	2b20      	cmp	r3, #32
 8012aae:	dc4b      	bgt.n	8012b48 <UART_SetConfig+0xbd0>
 8012ab0:	2b00      	cmp	r3, #0
 8012ab2:	f2c0 8087 	blt.w	8012bc4 <UART_SetConfig+0xc4c>
 8012ab6:	2b20      	cmp	r3, #32
 8012ab8:	f200 8084 	bhi.w	8012bc4 <UART_SetConfig+0xc4c>
 8012abc:	a201      	add	r2, pc, #4	; (adr r2, 8012ac4 <UART_SetConfig+0xb4c>)
 8012abe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ac2:	bf00      	nop
 8012ac4:	08012b4f 	.word	0x08012b4f
 8012ac8:	08012b57 	.word	0x08012b57
 8012acc:	08012bc5 	.word	0x08012bc5
 8012ad0:	08012bc5 	.word	0x08012bc5
 8012ad4:	08012b5f 	.word	0x08012b5f
 8012ad8:	08012bc5 	.word	0x08012bc5
 8012adc:	08012bc5 	.word	0x08012bc5
 8012ae0:	08012bc5 	.word	0x08012bc5
 8012ae4:	08012b6f 	.word	0x08012b6f
 8012ae8:	08012bc5 	.word	0x08012bc5
 8012aec:	08012bc5 	.word	0x08012bc5
 8012af0:	08012bc5 	.word	0x08012bc5
 8012af4:	08012bc5 	.word	0x08012bc5
 8012af8:	08012bc5 	.word	0x08012bc5
 8012afc:	08012bc5 	.word	0x08012bc5
 8012b00:	08012bc5 	.word	0x08012bc5
 8012b04:	08012b7f 	.word	0x08012b7f
 8012b08:	08012bc5 	.word	0x08012bc5
 8012b0c:	08012bc5 	.word	0x08012bc5
 8012b10:	08012bc5 	.word	0x08012bc5
 8012b14:	08012bc5 	.word	0x08012bc5
 8012b18:	08012bc5 	.word	0x08012bc5
 8012b1c:	08012bc5 	.word	0x08012bc5
 8012b20:	08012bc5 	.word	0x08012bc5
 8012b24:	08012bc5 	.word	0x08012bc5
 8012b28:	08012bc5 	.word	0x08012bc5
 8012b2c:	08012bc5 	.word	0x08012bc5
 8012b30:	08012bc5 	.word	0x08012bc5
 8012b34:	08012bc5 	.word	0x08012bc5
 8012b38:	08012bc5 	.word	0x08012bc5
 8012b3c:	08012bc5 	.word	0x08012bc5
 8012b40:	08012bc5 	.word	0x08012bc5
 8012b44:	08012bb7 	.word	0x08012bb7
 8012b48:	2b40      	cmp	r3, #64	; 0x40
 8012b4a:	d037      	beq.n	8012bbc <UART_SetConfig+0xc44>
 8012b4c:	e03a      	b.n	8012bc4 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8012b4e:	f7f8 fe5f 	bl	800b810 <HAL_RCC_GetPCLK1Freq>
 8012b52:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8012b54:	e03c      	b.n	8012bd0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8012b56:	f7f8 fe71 	bl	800b83c <HAL_RCC_GetPCLK2Freq>
 8012b5a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8012b5c:	e038      	b.n	8012bd0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012b5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012b62:	4618      	mov	r0, r3
 8012b64:	f7fa fd08 	bl	800d578 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012b68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b6a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012b6c:	e030      	b.n	8012bd0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012b6e:	f107 0318 	add.w	r3, r7, #24
 8012b72:	4618      	mov	r0, r3
 8012b74:	f7fa fe54 	bl	800d820 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012b78:	69fb      	ldr	r3, [r7, #28]
 8012b7a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012b7c:	e028      	b.n	8012bd0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012b7e:	4b09      	ldr	r3, [pc, #36]	; (8012ba4 <UART_SetConfig+0xc2c>)
 8012b80:	681b      	ldr	r3, [r3, #0]
 8012b82:	f003 0320 	and.w	r3, r3, #32
 8012b86:	2b00      	cmp	r3, #0
 8012b88:	d012      	beq.n	8012bb0 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012b8a:	4b06      	ldr	r3, [pc, #24]	; (8012ba4 <UART_SetConfig+0xc2c>)
 8012b8c:	681b      	ldr	r3, [r3, #0]
 8012b8e:	08db      	lsrs	r3, r3, #3
 8012b90:	f003 0303 	and.w	r3, r3, #3
 8012b94:	4a04      	ldr	r2, [pc, #16]	; (8012ba8 <UART_SetConfig+0xc30>)
 8012b96:	fa22 f303 	lsr.w	r3, r2, r3
 8012b9a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012b9c:	e018      	b.n	8012bd0 <UART_SetConfig+0xc58>
 8012b9e:	bf00      	nop
 8012ba0:	0802042c 	.word	0x0802042c
 8012ba4:	58024400 	.word	0x58024400
 8012ba8:	03d09000 	.word	0x03d09000
 8012bac:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8012bb0:	4b24      	ldr	r3, [pc, #144]	; (8012c44 <UART_SetConfig+0xccc>)
 8012bb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012bb4:	e00c      	b.n	8012bd0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8012bb6:	4b24      	ldr	r3, [pc, #144]	; (8012c48 <UART_SetConfig+0xcd0>)
 8012bb8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012bba:	e009      	b.n	8012bd0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012bbc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8012bc0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012bc2:	e005      	b.n	8012bd0 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8012bc4:	2300      	movs	r3, #0
 8012bc6:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8012bc8:	2301      	movs	r3, #1
 8012bca:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8012bce:	bf00      	nop
    }

    if (pclk != 0U)
 8012bd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012bd2:	2b00      	cmp	r3, #0
 8012bd4:	d021      	beq.n	8012c1a <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8012bd6:	697b      	ldr	r3, [r7, #20]
 8012bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012bda:	4a1c      	ldr	r2, [pc, #112]	; (8012c4c <UART_SetConfig+0xcd4>)
 8012bdc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012be0:	461a      	mov	r2, r3
 8012be2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012be4:	fbb3 f2f2 	udiv	r2, r3, r2
 8012be8:	697b      	ldr	r3, [r7, #20]
 8012bea:	685b      	ldr	r3, [r3, #4]
 8012bec:	085b      	lsrs	r3, r3, #1
 8012bee:	441a      	add	r2, r3
 8012bf0:	697b      	ldr	r3, [r7, #20]
 8012bf2:	685b      	ldr	r3, [r3, #4]
 8012bf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8012bf8:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bfc:	2b0f      	cmp	r3, #15
 8012bfe:	d909      	bls.n	8012c14 <UART_SetConfig+0xc9c>
 8012c00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012c06:	d205      	bcs.n	8012c14 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8012c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c0a:	b29a      	uxth	r2, r3
 8012c0c:	697b      	ldr	r3, [r7, #20]
 8012c0e:	681b      	ldr	r3, [r3, #0]
 8012c10:	60da      	str	r2, [r3, #12]
 8012c12:	e002      	b.n	8012c1a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8012c14:	2301      	movs	r3, #1
 8012c16:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8012c1a:	697b      	ldr	r3, [r7, #20]
 8012c1c:	2201      	movs	r2, #1
 8012c1e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8012c22:	697b      	ldr	r3, [r7, #20]
 8012c24:	2201      	movs	r2, #1
 8012c26:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8012c2a:	697b      	ldr	r3, [r7, #20]
 8012c2c:	2200      	movs	r2, #0
 8012c2e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8012c30:	697b      	ldr	r3, [r7, #20]
 8012c32:	2200      	movs	r2, #0
 8012c34:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8012c36:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8012c3a:	4618      	mov	r0, r3
 8012c3c:	3748      	adds	r7, #72	; 0x48
 8012c3e:	46bd      	mov	sp, r7
 8012c40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8012c44:	03d09000 	.word	0x03d09000
 8012c48:	003d0900 	.word	0x003d0900
 8012c4c:	0802042c 	.word	0x0802042c

08012c50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8012c50:	b480      	push	{r7}
 8012c52:	b083      	sub	sp, #12
 8012c54:	af00      	add	r7, sp, #0
 8012c56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012c5c:	f003 0301 	and.w	r3, r3, #1
 8012c60:	2b00      	cmp	r3, #0
 8012c62:	d00a      	beq.n	8012c7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	681b      	ldr	r3, [r3, #0]
 8012c68:	685b      	ldr	r3, [r3, #4]
 8012c6a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8012c6e:	687b      	ldr	r3, [r7, #4]
 8012c70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012c72:	687b      	ldr	r3, [r7, #4]
 8012c74:	681b      	ldr	r3, [r3, #0]
 8012c76:	430a      	orrs	r2, r1
 8012c78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8012c7a:	687b      	ldr	r3, [r7, #4]
 8012c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012c7e:	f003 0302 	and.w	r3, r3, #2
 8012c82:	2b00      	cmp	r3, #0
 8012c84:	d00a      	beq.n	8012c9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8012c86:	687b      	ldr	r3, [r7, #4]
 8012c88:	681b      	ldr	r3, [r3, #0]
 8012c8a:	685b      	ldr	r3, [r3, #4]
 8012c8c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	681b      	ldr	r3, [r3, #0]
 8012c98:	430a      	orrs	r2, r1
 8012c9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8012c9c:	687b      	ldr	r3, [r7, #4]
 8012c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012ca0:	f003 0304 	and.w	r3, r3, #4
 8012ca4:	2b00      	cmp	r3, #0
 8012ca6:	d00a      	beq.n	8012cbe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8012ca8:	687b      	ldr	r3, [r7, #4]
 8012caa:	681b      	ldr	r3, [r3, #0]
 8012cac:	685b      	ldr	r3, [r3, #4]
 8012cae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8012cb2:	687b      	ldr	r3, [r7, #4]
 8012cb4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8012cb6:	687b      	ldr	r3, [r7, #4]
 8012cb8:	681b      	ldr	r3, [r3, #0]
 8012cba:	430a      	orrs	r2, r1
 8012cbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8012cbe:	687b      	ldr	r3, [r7, #4]
 8012cc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012cc2:	f003 0308 	and.w	r3, r3, #8
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	d00a      	beq.n	8012ce0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	681b      	ldr	r3, [r3, #0]
 8012cce:	685b      	ldr	r3, [r3, #4]
 8012cd0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8012cd4:	687b      	ldr	r3, [r7, #4]
 8012cd6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012cd8:	687b      	ldr	r3, [r7, #4]
 8012cda:	681b      	ldr	r3, [r3, #0]
 8012cdc:	430a      	orrs	r2, r1
 8012cde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8012ce0:	687b      	ldr	r3, [r7, #4]
 8012ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012ce4:	f003 0310 	and.w	r3, r3, #16
 8012ce8:	2b00      	cmp	r3, #0
 8012cea:	d00a      	beq.n	8012d02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8012cec:	687b      	ldr	r3, [r7, #4]
 8012cee:	681b      	ldr	r3, [r3, #0]
 8012cf0:	689b      	ldr	r3, [r3, #8]
 8012cf2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8012cf6:	687b      	ldr	r3, [r7, #4]
 8012cf8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8012cfa:	687b      	ldr	r3, [r7, #4]
 8012cfc:	681b      	ldr	r3, [r3, #0]
 8012cfe:	430a      	orrs	r2, r1
 8012d00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012d06:	f003 0320 	and.w	r3, r3, #32
 8012d0a:	2b00      	cmp	r3, #0
 8012d0c:	d00a      	beq.n	8012d24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8012d0e:	687b      	ldr	r3, [r7, #4]
 8012d10:	681b      	ldr	r3, [r3, #0]
 8012d12:	689b      	ldr	r3, [r3, #8]
 8012d14:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8012d18:	687b      	ldr	r3, [r7, #4]
 8012d1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	681b      	ldr	r3, [r3, #0]
 8012d20:	430a      	orrs	r2, r1
 8012d22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012d28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012d2c:	2b00      	cmp	r3, #0
 8012d2e:	d01a      	beq.n	8012d66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8012d30:	687b      	ldr	r3, [r7, #4]
 8012d32:	681b      	ldr	r3, [r3, #0]
 8012d34:	685b      	ldr	r3, [r3, #4]
 8012d36:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8012d3a:	687b      	ldr	r3, [r7, #4]
 8012d3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012d3e:	687b      	ldr	r3, [r7, #4]
 8012d40:	681b      	ldr	r3, [r3, #0]
 8012d42:	430a      	orrs	r2, r1
 8012d44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8012d46:	687b      	ldr	r3, [r7, #4]
 8012d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012d4a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8012d4e:	d10a      	bne.n	8012d66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8012d50:	687b      	ldr	r3, [r7, #4]
 8012d52:	681b      	ldr	r3, [r3, #0]
 8012d54:	685b      	ldr	r3, [r3, #4]
 8012d56:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8012d5a:	687b      	ldr	r3, [r7, #4]
 8012d5c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	681b      	ldr	r3, [r3, #0]
 8012d62:	430a      	orrs	r2, r1
 8012d64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012d6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012d6e:	2b00      	cmp	r3, #0
 8012d70:	d00a      	beq.n	8012d88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8012d72:	687b      	ldr	r3, [r7, #4]
 8012d74:	681b      	ldr	r3, [r3, #0]
 8012d76:	685b      	ldr	r3, [r3, #4]
 8012d78:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8012d7c:	687b      	ldr	r3, [r7, #4]
 8012d7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	681b      	ldr	r3, [r3, #0]
 8012d84:	430a      	orrs	r2, r1
 8012d86:	605a      	str	r2, [r3, #4]
  }
}
 8012d88:	bf00      	nop
 8012d8a:	370c      	adds	r7, #12
 8012d8c:	46bd      	mov	sp, r7
 8012d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d92:	4770      	bx	lr

08012d94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8012d94:	b580      	push	{r7, lr}
 8012d96:	b098      	sub	sp, #96	; 0x60
 8012d98:	af02      	add	r7, sp, #8
 8012d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	2200      	movs	r2, #0
 8012da0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8012da4:	f7f1 fa28 	bl	80041f8 <HAL_GetTick>
 8012da8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	681b      	ldr	r3, [r3, #0]
 8012dae:	681b      	ldr	r3, [r3, #0]
 8012db0:	f003 0308 	and.w	r3, r3, #8
 8012db4:	2b08      	cmp	r3, #8
 8012db6:	d12f      	bne.n	8012e18 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012db8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8012dbc:	9300      	str	r3, [sp, #0]
 8012dbe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012dc0:	2200      	movs	r2, #0
 8012dc2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8012dc6:	6878      	ldr	r0, [r7, #4]
 8012dc8:	f000 f88e 	bl	8012ee8 <UART_WaitOnFlagUntilTimeout>
 8012dcc:	4603      	mov	r3, r0
 8012dce:	2b00      	cmp	r3, #0
 8012dd0:	d022      	beq.n	8012e18 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8012dd2:	687b      	ldr	r3, [r7, #4]
 8012dd4:	681b      	ldr	r3, [r3, #0]
 8012dd6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012dd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dda:	e853 3f00 	ldrex	r3, [r3]
 8012dde:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8012de0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012de2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8012de6:	653b      	str	r3, [r7, #80]	; 0x50
 8012de8:	687b      	ldr	r3, [r7, #4]
 8012dea:	681b      	ldr	r3, [r3, #0]
 8012dec:	461a      	mov	r2, r3
 8012dee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012df0:	647b      	str	r3, [r7, #68]	; 0x44
 8012df2:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012df4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8012df6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8012df8:	e841 2300 	strex	r3, r2, [r1]
 8012dfc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8012dfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012e00:	2b00      	cmp	r3, #0
 8012e02:	d1e6      	bne.n	8012dd2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	2220      	movs	r2, #32
 8012e08:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	2200      	movs	r2, #0
 8012e10:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012e14:	2303      	movs	r3, #3
 8012e16:	e063      	b.n	8012ee0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	681b      	ldr	r3, [r3, #0]
 8012e1c:	681b      	ldr	r3, [r3, #0]
 8012e1e:	f003 0304 	and.w	r3, r3, #4
 8012e22:	2b04      	cmp	r3, #4
 8012e24:	d149      	bne.n	8012eba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012e26:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8012e2a:	9300      	str	r3, [sp, #0]
 8012e2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012e2e:	2200      	movs	r2, #0
 8012e30:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8012e34:	6878      	ldr	r0, [r7, #4]
 8012e36:	f000 f857 	bl	8012ee8 <UART_WaitOnFlagUntilTimeout>
 8012e3a:	4603      	mov	r3, r0
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	d03c      	beq.n	8012eba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012e40:	687b      	ldr	r3, [r7, #4]
 8012e42:	681b      	ldr	r3, [r3, #0]
 8012e44:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012e48:	e853 3f00 	ldrex	r3, [r3]
 8012e4c:	623b      	str	r3, [r7, #32]
   return(result);
 8012e4e:	6a3b      	ldr	r3, [r7, #32]
 8012e50:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8012e54:	64fb      	str	r3, [r7, #76]	; 0x4c
 8012e56:	687b      	ldr	r3, [r7, #4]
 8012e58:	681b      	ldr	r3, [r3, #0]
 8012e5a:	461a      	mov	r2, r3
 8012e5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012e5e:	633b      	str	r3, [r7, #48]	; 0x30
 8012e60:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012e62:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012e64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012e66:	e841 2300 	strex	r3, r2, [r1]
 8012e6a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8012e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e6e:	2b00      	cmp	r3, #0
 8012e70:	d1e6      	bne.n	8012e40 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012e72:	687b      	ldr	r3, [r7, #4]
 8012e74:	681b      	ldr	r3, [r3, #0]
 8012e76:	3308      	adds	r3, #8
 8012e78:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012e7a:	693b      	ldr	r3, [r7, #16]
 8012e7c:	e853 3f00 	ldrex	r3, [r3]
 8012e80:	60fb      	str	r3, [r7, #12]
   return(result);
 8012e82:	68fb      	ldr	r3, [r7, #12]
 8012e84:	f023 0301 	bic.w	r3, r3, #1
 8012e88:	64bb      	str	r3, [r7, #72]	; 0x48
 8012e8a:	687b      	ldr	r3, [r7, #4]
 8012e8c:	681b      	ldr	r3, [r3, #0]
 8012e8e:	3308      	adds	r3, #8
 8012e90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012e92:	61fa      	str	r2, [r7, #28]
 8012e94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012e96:	69b9      	ldr	r1, [r7, #24]
 8012e98:	69fa      	ldr	r2, [r7, #28]
 8012e9a:	e841 2300 	strex	r3, r2, [r1]
 8012e9e:	617b      	str	r3, [r7, #20]
   return(result);
 8012ea0:	697b      	ldr	r3, [r7, #20]
 8012ea2:	2b00      	cmp	r3, #0
 8012ea4:	d1e5      	bne.n	8012e72 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8012ea6:	687b      	ldr	r3, [r7, #4]
 8012ea8:	2220      	movs	r2, #32
 8012eaa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	2200      	movs	r2, #0
 8012eb2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012eb6:	2303      	movs	r3, #3
 8012eb8:	e012      	b.n	8012ee0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8012eba:	687b      	ldr	r3, [r7, #4]
 8012ebc:	2220      	movs	r2, #32
 8012ebe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8012ec2:	687b      	ldr	r3, [r7, #4]
 8012ec4:	2220      	movs	r2, #32
 8012ec6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	2200      	movs	r2, #0
 8012ece:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012ed0:	687b      	ldr	r3, [r7, #4]
 8012ed2:	2200      	movs	r2, #0
 8012ed4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8012ed6:	687b      	ldr	r3, [r7, #4]
 8012ed8:	2200      	movs	r2, #0
 8012eda:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012ede:	2300      	movs	r3, #0
}
 8012ee0:	4618      	mov	r0, r3
 8012ee2:	3758      	adds	r7, #88	; 0x58
 8012ee4:	46bd      	mov	sp, r7
 8012ee6:	bd80      	pop	{r7, pc}

08012ee8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8012ee8:	b580      	push	{r7, lr}
 8012eea:	b084      	sub	sp, #16
 8012eec:	af00      	add	r7, sp, #0
 8012eee:	60f8      	str	r0, [r7, #12]
 8012ef0:	60b9      	str	r1, [r7, #8]
 8012ef2:	603b      	str	r3, [r7, #0]
 8012ef4:	4613      	mov	r3, r2
 8012ef6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012ef8:	e049      	b.n	8012f8e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8012efa:	69bb      	ldr	r3, [r7, #24]
 8012efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f00:	d045      	beq.n	8012f8e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012f02:	f7f1 f979 	bl	80041f8 <HAL_GetTick>
 8012f06:	4602      	mov	r2, r0
 8012f08:	683b      	ldr	r3, [r7, #0]
 8012f0a:	1ad3      	subs	r3, r2, r3
 8012f0c:	69ba      	ldr	r2, [r7, #24]
 8012f0e:	429a      	cmp	r2, r3
 8012f10:	d302      	bcc.n	8012f18 <UART_WaitOnFlagUntilTimeout+0x30>
 8012f12:	69bb      	ldr	r3, [r7, #24]
 8012f14:	2b00      	cmp	r3, #0
 8012f16:	d101      	bne.n	8012f1c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8012f18:	2303      	movs	r3, #3
 8012f1a:	e048      	b.n	8012fae <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8012f1c:	68fb      	ldr	r3, [r7, #12]
 8012f1e:	681b      	ldr	r3, [r3, #0]
 8012f20:	681b      	ldr	r3, [r3, #0]
 8012f22:	f003 0304 	and.w	r3, r3, #4
 8012f26:	2b00      	cmp	r3, #0
 8012f28:	d031      	beq.n	8012f8e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8012f2a:	68fb      	ldr	r3, [r7, #12]
 8012f2c:	681b      	ldr	r3, [r3, #0]
 8012f2e:	69db      	ldr	r3, [r3, #28]
 8012f30:	f003 0308 	and.w	r3, r3, #8
 8012f34:	2b08      	cmp	r3, #8
 8012f36:	d110      	bne.n	8012f5a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8012f38:	68fb      	ldr	r3, [r7, #12]
 8012f3a:	681b      	ldr	r3, [r3, #0]
 8012f3c:	2208      	movs	r2, #8
 8012f3e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8012f40:	68f8      	ldr	r0, [r7, #12]
 8012f42:	f000 f839 	bl	8012fb8 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8012f46:	68fb      	ldr	r3, [r7, #12]
 8012f48:	2208      	movs	r2, #8
 8012f4a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8012f4e:	68fb      	ldr	r3, [r7, #12]
 8012f50:	2200      	movs	r2, #0
 8012f52:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8012f56:	2301      	movs	r3, #1
 8012f58:	e029      	b.n	8012fae <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8012f5a:	68fb      	ldr	r3, [r7, #12]
 8012f5c:	681b      	ldr	r3, [r3, #0]
 8012f5e:	69db      	ldr	r3, [r3, #28]
 8012f60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8012f64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012f68:	d111      	bne.n	8012f8e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8012f6a:	68fb      	ldr	r3, [r7, #12]
 8012f6c:	681b      	ldr	r3, [r3, #0]
 8012f6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8012f72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012f74:	68f8      	ldr	r0, [r7, #12]
 8012f76:	f000 f81f 	bl	8012fb8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8012f7a:	68fb      	ldr	r3, [r7, #12]
 8012f7c:	2220      	movs	r2, #32
 8012f7e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012f82:	68fb      	ldr	r3, [r7, #12]
 8012f84:	2200      	movs	r2, #0
 8012f86:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8012f8a:	2303      	movs	r3, #3
 8012f8c:	e00f      	b.n	8012fae <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012f8e:	68fb      	ldr	r3, [r7, #12]
 8012f90:	681b      	ldr	r3, [r3, #0]
 8012f92:	69da      	ldr	r2, [r3, #28]
 8012f94:	68bb      	ldr	r3, [r7, #8]
 8012f96:	4013      	ands	r3, r2
 8012f98:	68ba      	ldr	r2, [r7, #8]
 8012f9a:	429a      	cmp	r2, r3
 8012f9c:	bf0c      	ite	eq
 8012f9e:	2301      	moveq	r3, #1
 8012fa0:	2300      	movne	r3, #0
 8012fa2:	b2db      	uxtb	r3, r3
 8012fa4:	461a      	mov	r2, r3
 8012fa6:	79fb      	ldrb	r3, [r7, #7]
 8012fa8:	429a      	cmp	r2, r3
 8012faa:	d0a6      	beq.n	8012efa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8012fac:	2300      	movs	r3, #0
}
 8012fae:	4618      	mov	r0, r3
 8012fb0:	3710      	adds	r7, #16
 8012fb2:	46bd      	mov	sp, r7
 8012fb4:	bd80      	pop	{r7, pc}
	...

08012fb8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8012fb8:	b480      	push	{r7}
 8012fba:	b095      	sub	sp, #84	; 0x54
 8012fbc:	af00      	add	r7, sp, #0
 8012fbe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	681b      	ldr	r3, [r3, #0]
 8012fc4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012fc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012fc8:	e853 3f00 	ldrex	r3, [r3]
 8012fcc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8012fce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012fd0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8012fd4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8012fd6:	687b      	ldr	r3, [r7, #4]
 8012fd8:	681b      	ldr	r3, [r3, #0]
 8012fda:	461a      	mov	r2, r3
 8012fdc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012fde:	643b      	str	r3, [r7, #64]	; 0x40
 8012fe0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012fe2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8012fe4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8012fe6:	e841 2300 	strex	r3, r2, [r1]
 8012fea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8012fec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	d1e6      	bne.n	8012fc0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012ff2:	687b      	ldr	r3, [r7, #4]
 8012ff4:	681b      	ldr	r3, [r3, #0]
 8012ff6:	3308      	adds	r3, #8
 8012ff8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012ffa:	6a3b      	ldr	r3, [r7, #32]
 8012ffc:	e853 3f00 	ldrex	r3, [r3]
 8013000:	61fb      	str	r3, [r7, #28]
   return(result);
 8013002:	69fa      	ldr	r2, [r7, #28]
 8013004:	4b1e      	ldr	r3, [pc, #120]	; (8013080 <UART_EndRxTransfer+0xc8>)
 8013006:	4013      	ands	r3, r2
 8013008:	64bb      	str	r3, [r7, #72]	; 0x48
 801300a:	687b      	ldr	r3, [r7, #4]
 801300c:	681b      	ldr	r3, [r3, #0]
 801300e:	3308      	adds	r3, #8
 8013010:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8013012:	62fa      	str	r2, [r7, #44]	; 0x2c
 8013014:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013016:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8013018:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801301a:	e841 2300 	strex	r3, r2, [r1]
 801301e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8013020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013022:	2b00      	cmp	r3, #0
 8013024:	d1e5      	bne.n	8012ff2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013026:	687b      	ldr	r3, [r7, #4]
 8013028:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801302a:	2b01      	cmp	r3, #1
 801302c:	d118      	bne.n	8013060 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801302e:	687b      	ldr	r3, [r7, #4]
 8013030:	681b      	ldr	r3, [r3, #0]
 8013032:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013034:	68fb      	ldr	r3, [r7, #12]
 8013036:	e853 3f00 	ldrex	r3, [r3]
 801303a:	60bb      	str	r3, [r7, #8]
   return(result);
 801303c:	68bb      	ldr	r3, [r7, #8]
 801303e:	f023 0310 	bic.w	r3, r3, #16
 8013042:	647b      	str	r3, [r7, #68]	; 0x44
 8013044:	687b      	ldr	r3, [r7, #4]
 8013046:	681b      	ldr	r3, [r3, #0]
 8013048:	461a      	mov	r2, r3
 801304a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801304c:	61bb      	str	r3, [r7, #24]
 801304e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013050:	6979      	ldr	r1, [r7, #20]
 8013052:	69ba      	ldr	r2, [r7, #24]
 8013054:	e841 2300 	strex	r3, r2, [r1]
 8013058:	613b      	str	r3, [r7, #16]
   return(result);
 801305a:	693b      	ldr	r3, [r7, #16]
 801305c:	2b00      	cmp	r3, #0
 801305e:	d1e6      	bne.n	801302e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013060:	687b      	ldr	r3, [r7, #4]
 8013062:	2220      	movs	r2, #32
 8013064:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013068:	687b      	ldr	r3, [r7, #4]
 801306a:	2200      	movs	r2, #0
 801306c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801306e:	687b      	ldr	r3, [r7, #4]
 8013070:	2200      	movs	r2, #0
 8013072:	675a      	str	r2, [r3, #116]	; 0x74
}
 8013074:	bf00      	nop
 8013076:	3754      	adds	r7, #84	; 0x54
 8013078:	46bd      	mov	sp, r7
 801307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801307e:	4770      	bx	lr
 8013080:	effffffe 	.word	0xeffffffe

08013084 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8013084:	b480      	push	{r7}
 8013086:	b085      	sub	sp, #20
 8013088:	af00      	add	r7, sp, #0
 801308a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8013092:	2b01      	cmp	r3, #1
 8013094:	d101      	bne.n	801309a <HAL_UARTEx_DisableFifoMode+0x16>
 8013096:	2302      	movs	r3, #2
 8013098:	e027      	b.n	80130ea <HAL_UARTEx_DisableFifoMode+0x66>
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	2201      	movs	r2, #1
 801309e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80130a2:	687b      	ldr	r3, [r7, #4]
 80130a4:	2224      	movs	r2, #36	; 0x24
 80130a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80130aa:	687b      	ldr	r3, [r7, #4]
 80130ac:	681b      	ldr	r3, [r3, #0]
 80130ae:	681b      	ldr	r3, [r3, #0]
 80130b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80130b2:	687b      	ldr	r3, [r7, #4]
 80130b4:	681b      	ldr	r3, [r3, #0]
 80130b6:	681a      	ldr	r2, [r3, #0]
 80130b8:	687b      	ldr	r3, [r7, #4]
 80130ba:	681b      	ldr	r3, [r3, #0]
 80130bc:	f022 0201 	bic.w	r2, r2, #1
 80130c0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80130c2:	68fb      	ldr	r3, [r7, #12]
 80130c4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80130c8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80130ca:	687b      	ldr	r3, [r7, #4]
 80130cc:	2200      	movs	r2, #0
 80130ce:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80130d0:	687b      	ldr	r3, [r7, #4]
 80130d2:	681b      	ldr	r3, [r3, #0]
 80130d4:	68fa      	ldr	r2, [r7, #12]
 80130d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80130d8:	687b      	ldr	r3, [r7, #4]
 80130da:	2220      	movs	r2, #32
 80130dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	2200      	movs	r2, #0
 80130e4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80130e8:	2300      	movs	r3, #0
}
 80130ea:	4618      	mov	r0, r3
 80130ec:	3714      	adds	r7, #20
 80130ee:	46bd      	mov	sp, r7
 80130f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130f4:	4770      	bx	lr

080130f6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80130f6:	b580      	push	{r7, lr}
 80130f8:	b084      	sub	sp, #16
 80130fa:	af00      	add	r7, sp, #0
 80130fc:	6078      	str	r0, [r7, #4]
 80130fe:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8013106:	2b01      	cmp	r3, #1
 8013108:	d101      	bne.n	801310e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801310a:	2302      	movs	r3, #2
 801310c:	e02d      	b.n	801316a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801310e:	687b      	ldr	r3, [r7, #4]
 8013110:	2201      	movs	r2, #1
 8013112:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	2224      	movs	r2, #36	; 0x24
 801311a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801311e:	687b      	ldr	r3, [r7, #4]
 8013120:	681b      	ldr	r3, [r3, #0]
 8013122:	681b      	ldr	r3, [r3, #0]
 8013124:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8013126:	687b      	ldr	r3, [r7, #4]
 8013128:	681b      	ldr	r3, [r3, #0]
 801312a:	681a      	ldr	r2, [r3, #0]
 801312c:	687b      	ldr	r3, [r7, #4]
 801312e:	681b      	ldr	r3, [r3, #0]
 8013130:	f022 0201 	bic.w	r2, r2, #1
 8013134:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8013136:	687b      	ldr	r3, [r7, #4]
 8013138:	681b      	ldr	r3, [r3, #0]
 801313a:	689b      	ldr	r3, [r3, #8]
 801313c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8013140:	687b      	ldr	r3, [r7, #4]
 8013142:	681b      	ldr	r3, [r3, #0]
 8013144:	683a      	ldr	r2, [r7, #0]
 8013146:	430a      	orrs	r2, r1
 8013148:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801314a:	6878      	ldr	r0, [r7, #4]
 801314c:	f000 f850 	bl	80131f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8013150:	687b      	ldr	r3, [r7, #4]
 8013152:	681b      	ldr	r3, [r3, #0]
 8013154:	68fa      	ldr	r2, [r7, #12]
 8013156:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8013158:	687b      	ldr	r3, [r7, #4]
 801315a:	2220      	movs	r2, #32
 801315c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8013160:	687b      	ldr	r3, [r7, #4]
 8013162:	2200      	movs	r2, #0
 8013164:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8013168:	2300      	movs	r3, #0
}
 801316a:	4618      	mov	r0, r3
 801316c:	3710      	adds	r7, #16
 801316e:	46bd      	mov	sp, r7
 8013170:	bd80      	pop	{r7, pc}

08013172 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8013172:	b580      	push	{r7, lr}
 8013174:	b084      	sub	sp, #16
 8013176:	af00      	add	r7, sp, #0
 8013178:	6078      	str	r0, [r7, #4]
 801317a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8013182:	2b01      	cmp	r3, #1
 8013184:	d101      	bne.n	801318a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8013186:	2302      	movs	r3, #2
 8013188:	e02d      	b.n	80131e6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	2201      	movs	r2, #1
 801318e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8013192:	687b      	ldr	r3, [r7, #4]
 8013194:	2224      	movs	r2, #36	; 0x24
 8013196:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	681b      	ldr	r3, [r3, #0]
 801319e:	681b      	ldr	r3, [r3, #0]
 80131a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80131a2:	687b      	ldr	r3, [r7, #4]
 80131a4:	681b      	ldr	r3, [r3, #0]
 80131a6:	681a      	ldr	r2, [r3, #0]
 80131a8:	687b      	ldr	r3, [r7, #4]
 80131aa:	681b      	ldr	r3, [r3, #0]
 80131ac:	f022 0201 	bic.w	r2, r2, #1
 80131b0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80131b2:	687b      	ldr	r3, [r7, #4]
 80131b4:	681b      	ldr	r3, [r3, #0]
 80131b6:	689b      	ldr	r3, [r3, #8]
 80131b8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	681b      	ldr	r3, [r3, #0]
 80131c0:	683a      	ldr	r2, [r7, #0]
 80131c2:	430a      	orrs	r2, r1
 80131c4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80131c6:	6878      	ldr	r0, [r7, #4]
 80131c8:	f000 f812 	bl	80131f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	681b      	ldr	r3, [r3, #0]
 80131d0:	68fa      	ldr	r2, [r7, #12]
 80131d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80131d4:	687b      	ldr	r3, [r7, #4]
 80131d6:	2220      	movs	r2, #32
 80131d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80131dc:	687b      	ldr	r3, [r7, #4]
 80131de:	2200      	movs	r2, #0
 80131e0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80131e4:	2300      	movs	r3, #0
}
 80131e6:	4618      	mov	r0, r3
 80131e8:	3710      	adds	r7, #16
 80131ea:	46bd      	mov	sp, r7
 80131ec:	bd80      	pop	{r7, pc}
	...

080131f0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80131f0:	b480      	push	{r7}
 80131f2:	b085      	sub	sp, #20
 80131f4:	af00      	add	r7, sp, #0
 80131f6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d108      	bne.n	8013212 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	2201      	movs	r2, #1
 8013204:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	2201      	movs	r2, #1
 801320c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8013210:	e031      	b.n	8013276 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8013212:	2310      	movs	r3, #16
 8013214:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8013216:	2310      	movs	r3, #16
 8013218:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801321a:	687b      	ldr	r3, [r7, #4]
 801321c:	681b      	ldr	r3, [r3, #0]
 801321e:	689b      	ldr	r3, [r3, #8]
 8013220:	0e5b      	lsrs	r3, r3, #25
 8013222:	b2db      	uxtb	r3, r3
 8013224:	f003 0307 	and.w	r3, r3, #7
 8013228:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	681b      	ldr	r3, [r3, #0]
 801322e:	689b      	ldr	r3, [r3, #8]
 8013230:	0f5b      	lsrs	r3, r3, #29
 8013232:	b2db      	uxtb	r3, r3
 8013234:	f003 0307 	and.w	r3, r3, #7
 8013238:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801323a:	7bbb      	ldrb	r3, [r7, #14]
 801323c:	7b3a      	ldrb	r2, [r7, #12]
 801323e:	4911      	ldr	r1, [pc, #68]	; (8013284 <UARTEx_SetNbDataToProcess+0x94>)
 8013240:	5c8a      	ldrb	r2, [r1, r2]
 8013242:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8013246:	7b3a      	ldrb	r2, [r7, #12]
 8013248:	490f      	ldr	r1, [pc, #60]	; (8013288 <UARTEx_SetNbDataToProcess+0x98>)
 801324a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801324c:	fb93 f3f2 	sdiv	r3, r3, r2
 8013250:	b29a      	uxth	r2, r3
 8013252:	687b      	ldr	r3, [r7, #4]
 8013254:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8013258:	7bfb      	ldrb	r3, [r7, #15]
 801325a:	7b7a      	ldrb	r2, [r7, #13]
 801325c:	4909      	ldr	r1, [pc, #36]	; (8013284 <UARTEx_SetNbDataToProcess+0x94>)
 801325e:	5c8a      	ldrb	r2, [r1, r2]
 8013260:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8013264:	7b7a      	ldrb	r2, [r7, #13]
 8013266:	4908      	ldr	r1, [pc, #32]	; (8013288 <UARTEx_SetNbDataToProcess+0x98>)
 8013268:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801326a:	fb93 f3f2 	sdiv	r3, r3, r2
 801326e:	b29a      	uxth	r2, r3
 8013270:	687b      	ldr	r3, [r7, #4]
 8013272:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8013276:	bf00      	nop
 8013278:	3714      	adds	r7, #20
 801327a:	46bd      	mov	sp, r7
 801327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013280:	4770      	bx	lr
 8013282:	bf00      	nop
 8013284:	08020444 	.word	0x08020444
 8013288:	0802044c 	.word	0x0802044c

0801328c <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 801328c:	b084      	sub	sp, #16
 801328e:	b480      	push	{r7}
 8013290:	b085      	sub	sp, #20
 8013292:	af00      	add	r7, sp, #0
 8013294:	6078      	str	r0, [r7, #4]
 8013296:	f107 001c 	add.w	r0, r7, #28
 801329a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 801329e:	2300      	movs	r3, #0
 80132a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 80132a2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 80132a4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 80132a6:	431a      	orrs	r2, r3
             Init.BusWide             | \
 80132a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      | \
 80132aa:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 80132ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             | \
 80132ae:	431a      	orrs	r2, r3
             Init.ClockDiv
 80132b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl | \
 80132b2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 80132b4:	68fa      	ldr	r2, [r7, #12]
 80132b6:	4313      	orrs	r3, r2
 80132b8:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 80132ba:	687b      	ldr	r3, [r7, #4]
 80132bc:	685a      	ldr	r2, [r3, #4]
 80132be:	4b07      	ldr	r3, [pc, #28]	; (80132dc <SDMMC_Init+0x50>)
 80132c0:	4013      	ands	r3, r2
 80132c2:	68fa      	ldr	r2, [r7, #12]
 80132c4:	431a      	orrs	r2, r3
 80132c6:	687b      	ldr	r3, [r7, #4]
 80132c8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80132ca:	2300      	movs	r3, #0
}
 80132cc:	4618      	mov	r0, r3
 80132ce:	3714      	adds	r7, #20
 80132d0:	46bd      	mov	sp, r7
 80132d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132d6:	b004      	add	sp, #16
 80132d8:	4770      	bx	lr
 80132da:	bf00      	nop
 80132dc:	ffc02c00 	.word	0xffc02c00

080132e0 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 80132e0:	b480      	push	{r7}
 80132e2:	b083      	sub	sp, #12
 80132e4:	af00      	add	r7, sp, #0
 80132e6:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80132ee:	4618      	mov	r0, r3
 80132f0:	370c      	adds	r7, #12
 80132f2:	46bd      	mov	sp, r7
 80132f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132f8:	4770      	bx	lr

080132fa <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 80132fa:	b480      	push	{r7}
 80132fc:	b083      	sub	sp, #12
 80132fe:	af00      	add	r7, sp, #0
 8013300:	6078      	str	r0, [r7, #4]
 8013302:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8013304:	683b      	ldr	r3, [r7, #0]
 8013306:	681a      	ldr	r2, [r3, #0]
 8013308:	687b      	ldr	r3, [r7, #4]
 801330a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801330e:	2300      	movs	r3, #0
}
 8013310:	4618      	mov	r0, r3
 8013312:	370c      	adds	r7, #12
 8013314:	46bd      	mov	sp, r7
 8013316:	f85d 7b04 	ldr.w	r7, [sp], #4
 801331a:	4770      	bx	lr

0801331c <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 801331c:	b480      	push	{r7}
 801331e:	b083      	sub	sp, #12
 8013320:	af00      	add	r7, sp, #0
 8013322:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8013324:	687b      	ldr	r3, [r7, #4]
 8013326:	681b      	ldr	r3, [r3, #0]
 8013328:	f043 0203 	orr.w	r2, r3, #3
 801332c:	687b      	ldr	r3, [r7, #4]
 801332e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8013330:	2300      	movs	r3, #0
}
 8013332:	4618      	mov	r0, r3
 8013334:	370c      	adds	r7, #12
 8013336:	46bd      	mov	sp, r7
 8013338:	f85d 7b04 	ldr.w	r7, [sp], #4
 801333c:	4770      	bx	lr

0801333e <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 801333e:	b480      	push	{r7}
 8013340:	b083      	sub	sp, #12
 8013342:	af00      	add	r7, sp, #0
 8013344:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8013346:	687b      	ldr	r3, [r7, #4]
 8013348:	681b      	ldr	r3, [r3, #0]
 801334a:	f003 0303 	and.w	r3, r3, #3
}
 801334e:	4618      	mov	r0, r3
 8013350:	370c      	adds	r7, #12
 8013352:	46bd      	mov	sp, r7
 8013354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013358:	4770      	bx	lr
	...

0801335c <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 801335c:	b480      	push	{r7}
 801335e:	b085      	sub	sp, #20
 8013360:	af00      	add	r7, sp, #0
 8013362:	6078      	str	r0, [r7, #4]
 8013364:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8013366:	2300      	movs	r3, #0
 8013368:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 801336a:	683b      	ldr	r3, [r7, #0]
 801336c:	681a      	ldr	r2, [r3, #0]
 801336e:	687b      	ldr	r3, [r7, #4]
 8013370:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8013372:	683b      	ldr	r3, [r7, #0]
 8013374:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8013376:	683b      	ldr	r3, [r7, #0]
 8013378:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 801337a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 801337c:	683b      	ldr	r3, [r7, #0]
 801337e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8013380:	431a      	orrs	r2, r3
                       Command->CPSM);
 8013382:	683b      	ldr	r3, [r7, #0]
 8013384:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8013386:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8013388:	68fa      	ldr	r2, [r7, #12]
 801338a:	4313      	orrs	r3, r2
 801338c:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	68da      	ldr	r2, [r3, #12]
 8013392:	4b06      	ldr	r3, [pc, #24]	; (80133ac <SDMMC_SendCommand+0x50>)
 8013394:	4013      	ands	r3, r2
 8013396:	68fa      	ldr	r2, [r7, #12]
 8013398:	431a      	orrs	r2, r3
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801339e:	2300      	movs	r3, #0
}
 80133a0:	4618      	mov	r0, r3
 80133a2:	3714      	adds	r7, #20
 80133a4:	46bd      	mov	sp, r7
 80133a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133aa:	4770      	bx	lr
 80133ac:	fffee0c0 	.word	0xfffee0c0

080133b0 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 80133b0:	b480      	push	{r7}
 80133b2:	b083      	sub	sp, #12
 80133b4:	af00      	add	r7, sp, #0
 80133b6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	691b      	ldr	r3, [r3, #16]
 80133bc:	b2db      	uxtb	r3, r3
}
 80133be:	4618      	mov	r0, r3
 80133c0:	370c      	adds	r7, #12
 80133c2:	46bd      	mov	sp, r7
 80133c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133c8:	4770      	bx	lr

080133ca <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 80133ca:	b480      	push	{r7}
 80133cc:	b085      	sub	sp, #20
 80133ce:	af00      	add	r7, sp, #0
 80133d0:	6078      	str	r0, [r7, #4]
 80133d2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80133d4:	687b      	ldr	r3, [r7, #4]
 80133d6:	3314      	adds	r3, #20
 80133d8:	461a      	mov	r2, r3
 80133da:	683b      	ldr	r3, [r7, #0]
 80133dc:	4413      	add	r3, r2
 80133de:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 80133e0:	68fb      	ldr	r3, [r7, #12]
 80133e2:	681b      	ldr	r3, [r3, #0]
}
 80133e4:	4618      	mov	r0, r3
 80133e6:	3714      	adds	r7, #20
 80133e8:	46bd      	mov	sp, r7
 80133ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133ee:	4770      	bx	lr

080133f0 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 80133f0:	b480      	push	{r7}
 80133f2:	b085      	sub	sp, #20
 80133f4:	af00      	add	r7, sp, #0
 80133f6:	6078      	str	r0, [r7, #4]
 80133f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80133fa:	2300      	movs	r3, #0
 80133fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 80133fe:	683b      	ldr	r3, [r7, #0]
 8013400:	681a      	ldr	r2, [r3, #0]
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8013406:	683b      	ldr	r3, [r7, #0]
 8013408:	685a      	ldr	r2, [r3, #4]
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 801340e:	683b      	ldr	r3, [r7, #0]
 8013410:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 8013412:	683b      	ldr	r3, [r7, #0]
 8013414:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8013416:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8013418:	683b      	ldr	r3, [r7, #0]
 801341a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 801341c:	431a      	orrs	r2, r3
                       Data->DPSM);
 801341e:	683b      	ldr	r3, [r7, #0]
 8013420:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 8013422:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8013424:	68fa      	ldr	r2, [r7, #12]
 8013426:	4313      	orrs	r3, r2
 8013428:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801342e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8013432:	68fb      	ldr	r3, [r7, #12]
 8013434:	431a      	orrs	r2, r3
 8013436:	687b      	ldr	r3, [r7, #4]
 8013438:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 801343a:	2300      	movs	r3, #0

}
 801343c:	4618      	mov	r0, r3
 801343e:	3714      	adds	r7, #20
 8013440:	46bd      	mov	sp, r7
 8013442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013446:	4770      	bx	lr

08013448 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8013448:	b580      	push	{r7, lr}
 801344a:	b088      	sub	sp, #32
 801344c:	af00      	add	r7, sp, #0
 801344e:	6078      	str	r0, [r7, #4]
 8013450:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8013452:	683b      	ldr	r3, [r7, #0]
 8013454:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8013456:	2310      	movs	r3, #16
 8013458:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801345a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801345e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013460:	2300      	movs	r3, #0
 8013462:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013464:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013468:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801346a:	f107 0308 	add.w	r3, r7, #8
 801346e:	4619      	mov	r1, r3
 8013470:	6878      	ldr	r0, [r7, #4]
 8013472:	f7ff ff73 	bl	801335c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8013476:	f241 3288 	movw	r2, #5000	; 0x1388
 801347a:	2110      	movs	r1, #16
 801347c:	6878      	ldr	r0, [r7, #4]
 801347e:	f000 fa5f 	bl	8013940 <SDMMC_GetCmdResp1>
 8013482:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013484:	69fb      	ldr	r3, [r7, #28]
}
 8013486:	4618      	mov	r0, r3
 8013488:	3720      	adds	r7, #32
 801348a:	46bd      	mov	sp, r7
 801348c:	bd80      	pop	{r7, pc}

0801348e <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 801348e:	b580      	push	{r7, lr}
 8013490:	b088      	sub	sp, #32
 8013492:	af00      	add	r7, sp, #0
 8013494:	6078      	str	r0, [r7, #4]
 8013496:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8013498:	683b      	ldr	r3, [r7, #0]
 801349a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 801349c:	2311      	movs	r3, #17
 801349e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80134a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80134a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80134a6:	2300      	movs	r3, #0
 80134a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80134aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80134ae:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80134b0:	f107 0308 	add.w	r3, r7, #8
 80134b4:	4619      	mov	r1, r3
 80134b6:	6878      	ldr	r0, [r7, #4]
 80134b8:	f7ff ff50 	bl	801335c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80134bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80134c0:	2111      	movs	r1, #17
 80134c2:	6878      	ldr	r0, [r7, #4]
 80134c4:	f000 fa3c 	bl	8013940 <SDMMC_GetCmdResp1>
 80134c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80134ca:	69fb      	ldr	r3, [r7, #28]
}
 80134cc:	4618      	mov	r0, r3
 80134ce:	3720      	adds	r7, #32
 80134d0:	46bd      	mov	sp, r7
 80134d2:	bd80      	pop	{r7, pc}

080134d4 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80134d4:	b580      	push	{r7, lr}
 80134d6:	b088      	sub	sp, #32
 80134d8:	af00      	add	r7, sp, #0
 80134da:	6078      	str	r0, [r7, #4]
 80134dc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80134de:	683b      	ldr	r3, [r7, #0]
 80134e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80134e2:	2312      	movs	r3, #18
 80134e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80134e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80134ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80134ec:	2300      	movs	r3, #0
 80134ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80134f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80134f4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80134f6:	f107 0308 	add.w	r3, r7, #8
 80134fa:	4619      	mov	r1, r3
 80134fc:	6878      	ldr	r0, [r7, #4]
 80134fe:	f7ff ff2d 	bl	801335c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8013502:	f241 3288 	movw	r2, #5000	; 0x1388
 8013506:	2112      	movs	r1, #18
 8013508:	6878      	ldr	r0, [r7, #4]
 801350a:	f000 fa19 	bl	8013940 <SDMMC_GetCmdResp1>
 801350e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013510:	69fb      	ldr	r3, [r7, #28]
}
 8013512:	4618      	mov	r0, r3
 8013514:	3720      	adds	r7, #32
 8013516:	46bd      	mov	sp, r7
 8013518:	bd80      	pop	{r7, pc}

0801351a <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 801351a:	b580      	push	{r7, lr}
 801351c:	b088      	sub	sp, #32
 801351e:	af00      	add	r7, sp, #0
 8013520:	6078      	str	r0, [r7, #4]
 8013522:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8013524:	683b      	ldr	r3, [r7, #0]
 8013526:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8013528:	2318      	movs	r3, #24
 801352a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801352c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013530:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013532:	2300      	movs	r3, #0
 8013534:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013536:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801353a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801353c:	f107 0308 	add.w	r3, r7, #8
 8013540:	4619      	mov	r1, r3
 8013542:	6878      	ldr	r0, [r7, #4]
 8013544:	f7ff ff0a 	bl	801335c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8013548:	f241 3288 	movw	r2, #5000	; 0x1388
 801354c:	2118      	movs	r1, #24
 801354e:	6878      	ldr	r0, [r7, #4]
 8013550:	f000 f9f6 	bl	8013940 <SDMMC_GetCmdResp1>
 8013554:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013556:	69fb      	ldr	r3, [r7, #28]
}
 8013558:	4618      	mov	r0, r3
 801355a:	3720      	adds	r7, #32
 801355c:	46bd      	mov	sp, r7
 801355e:	bd80      	pop	{r7, pc}

08013560 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8013560:	b580      	push	{r7, lr}
 8013562:	b088      	sub	sp, #32
 8013564:	af00      	add	r7, sp, #0
 8013566:	6078      	str	r0, [r7, #4]
 8013568:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801356a:	683b      	ldr	r3, [r7, #0]
 801356c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 801356e:	2319      	movs	r3, #25
 8013570:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013572:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013576:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013578:	2300      	movs	r3, #0
 801357a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801357c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013580:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013582:	f107 0308 	add.w	r3, r7, #8
 8013586:	4619      	mov	r1, r3
 8013588:	6878      	ldr	r0, [r7, #4]
 801358a:	f7ff fee7 	bl	801335c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 801358e:	f241 3288 	movw	r2, #5000	; 0x1388
 8013592:	2119      	movs	r1, #25
 8013594:	6878      	ldr	r0, [r7, #4]
 8013596:	f000 f9d3 	bl	8013940 <SDMMC_GetCmdResp1>
 801359a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801359c:	69fb      	ldr	r3, [r7, #28]
}
 801359e:	4618      	mov	r0, r3
 80135a0:	3720      	adds	r7, #32
 80135a2:	46bd      	mov	sp, r7
 80135a4:	bd80      	pop	{r7, pc}
	...

080135a8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 80135a8:	b580      	push	{r7, lr}
 80135aa:	b088      	sub	sp, #32
 80135ac:	af00      	add	r7, sp, #0
 80135ae:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80135b0:	2300      	movs	r3, #0
 80135b2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80135b4:	230c      	movs	r3, #12
 80135b6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80135b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80135bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80135be:	2300      	movs	r3, #0
 80135c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80135c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80135c6:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 80135c8:	687b      	ldr	r3, [r7, #4]
 80135ca:	68db      	ldr	r3, [r3, #12]
 80135cc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80135d0:	687b      	ldr	r3, [r7, #4]
 80135d2:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 80135d4:	687b      	ldr	r3, [r7, #4]
 80135d6:	68db      	ldr	r3, [r3, #12]
 80135d8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80135dc:	687b      	ldr	r3, [r7, #4]
 80135de:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80135e0:	f107 0308 	add.w	r3, r7, #8
 80135e4:	4619      	mov	r1, r3
 80135e6:	6878      	ldr	r0, [r7, #4]
 80135e8:	f7ff feb8 	bl	801335c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80135ec:	4a0b      	ldr	r2, [pc, #44]	; (801361c <SDMMC_CmdStopTransfer+0x74>)
 80135ee:	210c      	movs	r1, #12
 80135f0:	6878      	ldr	r0, [r7, #4]
 80135f2:	f000 f9a5 	bl	8013940 <SDMMC_GetCmdResp1>
 80135f6:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 80135f8:	687b      	ldr	r3, [r7, #4]
 80135fa:	68db      	ldr	r3, [r3, #12]
 80135fc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 8013604:	69fb      	ldr	r3, [r7, #28]
 8013606:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 801360a:	d101      	bne.n	8013610 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 801360c:	2300      	movs	r3, #0
 801360e:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 8013610:	69fb      	ldr	r3, [r7, #28]
}
 8013612:	4618      	mov	r0, r3
 8013614:	3720      	adds	r7, #32
 8013616:	46bd      	mov	sp, r7
 8013618:	bd80      	pop	{r7, pc}
 801361a:	bf00      	nop
 801361c:	05f5e100 	.word	0x05f5e100

08013620 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8013620:	b580      	push	{r7, lr}
 8013622:	b088      	sub	sp, #32
 8013624:	af00      	add	r7, sp, #0
 8013626:	6078      	str	r0, [r7, #4]
 8013628:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 801362a:	683b      	ldr	r3, [r7, #0]
 801362c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 801362e:	2307      	movs	r3, #7
 8013630:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013632:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013636:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013638:	2300      	movs	r3, #0
 801363a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801363c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013640:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013642:	f107 0308 	add.w	r3, r7, #8
 8013646:	4619      	mov	r1, r3
 8013648:	6878      	ldr	r0, [r7, #4]
 801364a:	f7ff fe87 	bl	801335c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 801364e:	f241 3288 	movw	r2, #5000	; 0x1388
 8013652:	2107      	movs	r1, #7
 8013654:	6878      	ldr	r0, [r7, #4]
 8013656:	f000 f973 	bl	8013940 <SDMMC_GetCmdResp1>
 801365a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801365c:	69fb      	ldr	r3, [r7, #28]
}
 801365e:	4618      	mov	r0, r3
 8013660:	3720      	adds	r7, #32
 8013662:	46bd      	mov	sp, r7
 8013664:	bd80      	pop	{r7, pc}

08013666 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8013666:	b580      	push	{r7, lr}
 8013668:	b088      	sub	sp, #32
 801366a:	af00      	add	r7, sp, #0
 801366c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 801366e:	2300      	movs	r3, #0
 8013670:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8013672:	2300      	movs	r3, #0
 8013674:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8013676:	2300      	movs	r3, #0
 8013678:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801367a:	2300      	movs	r3, #0
 801367c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801367e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013682:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013684:	f107 0308 	add.w	r3, r7, #8
 8013688:	4619      	mov	r1, r3
 801368a:	6878      	ldr	r0, [r7, #4]
 801368c:	f7ff fe66 	bl	801335c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8013690:	6878      	ldr	r0, [r7, #4]
 8013692:	f000 fb97 	bl	8013dc4 <SDMMC_GetCmdError>
 8013696:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013698:	69fb      	ldr	r3, [r7, #28]
}
 801369a:	4618      	mov	r0, r3
 801369c:	3720      	adds	r7, #32
 801369e:	46bd      	mov	sp, r7
 80136a0:	bd80      	pop	{r7, pc}

080136a2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 80136a2:	b580      	push	{r7, lr}
 80136a4:	b088      	sub	sp, #32
 80136a6:	af00      	add	r7, sp, #0
 80136a8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80136aa:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80136ae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80136b0:	2308      	movs	r3, #8
 80136b2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80136b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80136b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80136ba:	2300      	movs	r3, #0
 80136bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80136be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80136c2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80136c4:	f107 0308 	add.w	r3, r7, #8
 80136c8:	4619      	mov	r1, r3
 80136ca:	6878      	ldr	r0, [r7, #4]
 80136cc:	f7ff fe46 	bl	801335c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 80136d0:	6878      	ldr	r0, [r7, #4]
 80136d2:	f000 fb29 	bl	8013d28 <SDMMC_GetCmdResp7>
 80136d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80136d8:	69fb      	ldr	r3, [r7, #28]
}
 80136da:	4618      	mov	r0, r3
 80136dc:	3720      	adds	r7, #32
 80136de:	46bd      	mov	sp, r7
 80136e0:	bd80      	pop	{r7, pc}

080136e2 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80136e2:	b580      	push	{r7, lr}
 80136e4:	b088      	sub	sp, #32
 80136e6:	af00      	add	r7, sp, #0
 80136e8:	6078      	str	r0, [r7, #4]
 80136ea:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80136ec:	683b      	ldr	r3, [r7, #0]
 80136ee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80136f0:	2337      	movs	r3, #55	; 0x37
 80136f2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80136f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80136f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80136fa:	2300      	movs	r3, #0
 80136fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80136fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013702:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013704:	f107 0308 	add.w	r3, r7, #8
 8013708:	4619      	mov	r1, r3
 801370a:	6878      	ldr	r0, [r7, #4]
 801370c:	f7ff fe26 	bl	801335c <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8013710:	f241 3288 	movw	r2, #5000	; 0x1388
 8013714:	2137      	movs	r1, #55	; 0x37
 8013716:	6878      	ldr	r0, [r7, #4]
 8013718:	f000 f912 	bl	8013940 <SDMMC_GetCmdResp1>
 801371c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801371e:	69fb      	ldr	r3, [r7, #28]
}
 8013720:	4618      	mov	r0, r3
 8013722:	3720      	adds	r7, #32
 8013724:	46bd      	mov	sp, r7
 8013726:	bd80      	pop	{r7, pc}

08013728 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8013728:	b580      	push	{r7, lr}
 801372a:	b088      	sub	sp, #32
 801372c:	af00      	add	r7, sp, #0
 801372e:	6078      	str	r0, [r7, #4]
 8013730:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8013732:	683b      	ldr	r3, [r7, #0]
 8013734:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8013736:	2329      	movs	r3, #41	; 0x29
 8013738:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801373a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801373e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013740:	2300      	movs	r3, #0
 8013742:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013744:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013748:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801374a:	f107 0308 	add.w	r3, r7, #8
 801374e:	4619      	mov	r1, r3
 8013750:	6878      	ldr	r0, [r7, #4]
 8013752:	f7ff fe03 	bl	801335c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8013756:	6878      	ldr	r0, [r7, #4]
 8013758:	f000 fa2e 	bl	8013bb8 <SDMMC_GetCmdResp3>
 801375c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801375e:	69fb      	ldr	r3, [r7, #28]
}
 8013760:	4618      	mov	r0, r3
 8013762:	3720      	adds	r7, #32
 8013764:	46bd      	mov	sp, r7
 8013766:	bd80      	pop	{r7, pc}

08013768 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8013768:	b580      	push	{r7, lr}
 801376a:	b088      	sub	sp, #32
 801376c:	af00      	add	r7, sp, #0
 801376e:	6078      	str	r0, [r7, #4]
 8013770:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8013772:	683b      	ldr	r3, [r7, #0]
 8013774:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8013776:	2306      	movs	r3, #6
 8013778:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801377a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801377e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013780:	2300      	movs	r3, #0
 8013782:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013784:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013788:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801378a:	f107 0308 	add.w	r3, r7, #8
 801378e:	4619      	mov	r1, r3
 8013790:	6878      	ldr	r0, [r7, #4]
 8013792:	f7ff fde3 	bl	801335c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8013796:	f241 3288 	movw	r2, #5000	; 0x1388
 801379a:	2106      	movs	r1, #6
 801379c:	6878      	ldr	r0, [r7, #4]
 801379e:	f000 f8cf 	bl	8013940 <SDMMC_GetCmdResp1>
 80137a2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80137a4:	69fb      	ldr	r3, [r7, #28]
}
 80137a6:	4618      	mov	r0, r3
 80137a8:	3720      	adds	r7, #32
 80137aa:	46bd      	mov	sp, r7
 80137ac:	bd80      	pop	{r7, pc}

080137ae <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 80137ae:	b580      	push	{r7, lr}
 80137b0:	b088      	sub	sp, #32
 80137b2:	af00      	add	r7, sp, #0
 80137b4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80137b6:	2300      	movs	r3, #0
 80137b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80137ba:	2333      	movs	r3, #51	; 0x33
 80137bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80137be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80137c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80137c4:	2300      	movs	r3, #0
 80137c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80137c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80137cc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80137ce:	f107 0308 	add.w	r3, r7, #8
 80137d2:	4619      	mov	r1, r3
 80137d4:	6878      	ldr	r0, [r7, #4]
 80137d6:	f7ff fdc1 	bl	801335c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 80137da:	f241 3288 	movw	r2, #5000	; 0x1388
 80137de:	2133      	movs	r1, #51	; 0x33
 80137e0:	6878      	ldr	r0, [r7, #4]
 80137e2:	f000 f8ad 	bl	8013940 <SDMMC_GetCmdResp1>
 80137e6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80137e8:	69fb      	ldr	r3, [r7, #28]
}
 80137ea:	4618      	mov	r0, r3
 80137ec:	3720      	adds	r7, #32
 80137ee:	46bd      	mov	sp, r7
 80137f0:	bd80      	pop	{r7, pc}

080137f2 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 80137f2:	b580      	push	{r7, lr}
 80137f4:	b088      	sub	sp, #32
 80137f6:	af00      	add	r7, sp, #0
 80137f8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80137fa:	2300      	movs	r3, #0
 80137fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80137fe:	2302      	movs	r3, #2
 8013800:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8013802:	f44f 7340 	mov.w	r3, #768	; 0x300
 8013806:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013808:	2300      	movs	r3, #0
 801380a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801380c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013810:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013812:	f107 0308 	add.w	r3, r7, #8
 8013816:	4619      	mov	r1, r3
 8013818:	6878      	ldr	r0, [r7, #4]
 801381a:	f7ff fd9f 	bl	801335c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 801381e:	6878      	ldr	r0, [r7, #4]
 8013820:	f000 f980 	bl	8013b24 <SDMMC_GetCmdResp2>
 8013824:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013826:	69fb      	ldr	r3, [r7, #28]
}
 8013828:	4618      	mov	r0, r3
 801382a:	3720      	adds	r7, #32
 801382c:	46bd      	mov	sp, r7
 801382e:	bd80      	pop	{r7, pc}

08013830 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8013830:	b580      	push	{r7, lr}
 8013832:	b088      	sub	sp, #32
 8013834:	af00      	add	r7, sp, #0
 8013836:	6078      	str	r0, [r7, #4]
 8013838:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 801383a:	683b      	ldr	r3, [r7, #0]
 801383c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 801383e:	2309      	movs	r3, #9
 8013840:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8013842:	f44f 7340 	mov.w	r3, #768	; 0x300
 8013846:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013848:	2300      	movs	r3, #0
 801384a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801384c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013850:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013852:	f107 0308 	add.w	r3, r7, #8
 8013856:	4619      	mov	r1, r3
 8013858:	6878      	ldr	r0, [r7, #4]
 801385a:	f7ff fd7f 	bl	801335c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 801385e:	6878      	ldr	r0, [r7, #4]
 8013860:	f000 f960 	bl	8013b24 <SDMMC_GetCmdResp2>
 8013864:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013866:	69fb      	ldr	r3, [r7, #28]
}
 8013868:	4618      	mov	r0, r3
 801386a:	3720      	adds	r7, #32
 801386c:	46bd      	mov	sp, r7
 801386e:	bd80      	pop	{r7, pc}

08013870 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8013870:	b580      	push	{r7, lr}
 8013872:	b088      	sub	sp, #32
 8013874:	af00      	add	r7, sp, #0
 8013876:	6078      	str	r0, [r7, #4]
 8013878:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 801387a:	2300      	movs	r3, #0
 801387c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 801387e:	2303      	movs	r3, #3
 8013880:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013882:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013886:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013888:	2300      	movs	r3, #0
 801388a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801388c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013890:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013892:	f107 0308 	add.w	r3, r7, #8
 8013896:	4619      	mov	r1, r3
 8013898:	6878      	ldr	r0, [r7, #4]
 801389a:	f7ff fd5f 	bl	801335c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 801389e:	683a      	ldr	r2, [r7, #0]
 80138a0:	2103      	movs	r1, #3
 80138a2:	6878      	ldr	r0, [r7, #4]
 80138a4:	f000 f9c8 	bl	8013c38 <SDMMC_GetCmdResp6>
 80138a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80138aa:	69fb      	ldr	r3, [r7, #28]
}
 80138ac:	4618      	mov	r0, r3
 80138ae:	3720      	adds	r7, #32
 80138b0:	46bd      	mov	sp, r7
 80138b2:	bd80      	pop	{r7, pc}

080138b4 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80138b4:	b580      	push	{r7, lr}
 80138b6:	b088      	sub	sp, #32
 80138b8:	af00      	add	r7, sp, #0
 80138ba:	6078      	str	r0, [r7, #4]
 80138bc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80138be:	683b      	ldr	r3, [r7, #0]
 80138c0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80138c2:	230d      	movs	r3, #13
 80138c4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80138c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80138ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80138cc:	2300      	movs	r3, #0
 80138ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80138d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80138d4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80138d6:	f107 0308 	add.w	r3, r7, #8
 80138da:	4619      	mov	r1, r3
 80138dc:	6878      	ldr	r0, [r7, #4]
 80138de:	f7ff fd3d 	bl	801335c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 80138e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80138e6:	210d      	movs	r1, #13
 80138e8:	6878      	ldr	r0, [r7, #4]
 80138ea:	f000 f829 	bl	8013940 <SDMMC_GetCmdResp1>
 80138ee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80138f0:	69fb      	ldr	r3, [r7, #28]
}
 80138f2:	4618      	mov	r0, r3
 80138f4:	3720      	adds	r7, #32
 80138f6:	46bd      	mov	sp, r7
 80138f8:	bd80      	pop	{r7, pc}

080138fa <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 80138fa:	b580      	push	{r7, lr}
 80138fc:	b088      	sub	sp, #32
 80138fe:	af00      	add	r7, sp, #0
 8013900:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8013902:	2300      	movs	r3, #0
 8013904:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8013906:	230d      	movs	r3, #13
 8013908:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801390a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801390e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013910:	2300      	movs	r3, #0
 8013912:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013914:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013918:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801391a:	f107 0308 	add.w	r3, r7, #8
 801391e:	4619      	mov	r1, r3
 8013920:	6878      	ldr	r0, [r7, #4]
 8013922:	f7ff fd1b 	bl	801335c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8013926:	f241 3288 	movw	r2, #5000	; 0x1388
 801392a:	210d      	movs	r1, #13
 801392c:	6878      	ldr	r0, [r7, #4]
 801392e:	f000 f807 	bl	8013940 <SDMMC_GetCmdResp1>
 8013932:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013934:	69fb      	ldr	r3, [r7, #28]
}
 8013936:	4618      	mov	r0, r3
 8013938:	3720      	adds	r7, #32
 801393a:	46bd      	mov	sp, r7
 801393c:	bd80      	pop	{r7, pc}
	...

08013940 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8013940:	b580      	push	{r7, lr}
 8013942:	b088      	sub	sp, #32
 8013944:	af00      	add	r7, sp, #0
 8013946:	60f8      	str	r0, [r7, #12]
 8013948:	460b      	mov	r3, r1
 801394a:	607a      	str	r2, [r7, #4]
 801394c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 801394e:	4b70      	ldr	r3, [pc, #448]	; (8013b10 <SDMMC_GetCmdResp1+0x1d0>)
 8013950:	681b      	ldr	r3, [r3, #0]
 8013952:	4a70      	ldr	r2, [pc, #448]	; (8013b14 <SDMMC_GetCmdResp1+0x1d4>)
 8013954:	fba2 2303 	umull	r2, r3, r2, r3
 8013958:	0a5a      	lsrs	r2, r3, #9
 801395a:	687b      	ldr	r3, [r7, #4]
 801395c:	fb02 f303 	mul.w	r3, r2, r3
 8013960:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8013962:	69fb      	ldr	r3, [r7, #28]
 8013964:	1e5a      	subs	r2, r3, #1
 8013966:	61fa      	str	r2, [r7, #28]
 8013968:	2b00      	cmp	r3, #0
 801396a:	d102      	bne.n	8013972 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 801396c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013970:	e0c9      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8013972:	68fb      	ldr	r3, [r7, #12]
 8013974:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013976:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 8013978:	69ba      	ldr	r2, [r7, #24]
 801397a:	4b67      	ldr	r3, [pc, #412]	; (8013b18 <SDMMC_GetCmdResp1+0x1d8>)
 801397c:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801397e:	2b00      	cmp	r3, #0
 8013980:	d0ef      	beq.n	8013962 <SDMMC_GetCmdResp1+0x22>
 8013982:	69bb      	ldr	r3, [r7, #24]
 8013984:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8013988:	2b00      	cmp	r3, #0
 801398a:	d1ea      	bne.n	8013962 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801398c:	68fb      	ldr	r3, [r7, #12]
 801398e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013990:	f003 0304 	and.w	r3, r3, #4
 8013994:	2b00      	cmp	r3, #0
 8013996:	d004      	beq.n	80139a2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013998:	68fb      	ldr	r3, [r7, #12]
 801399a:	2204      	movs	r2, #4
 801399c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801399e:	2304      	movs	r3, #4
 80139a0:	e0b1      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80139a2:	68fb      	ldr	r3, [r7, #12]
 80139a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80139a6:	f003 0301 	and.w	r3, r3, #1
 80139aa:	2b00      	cmp	r3, #0
 80139ac:	d004      	beq.n	80139b8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80139ae:	68fb      	ldr	r3, [r7, #12]
 80139b0:	2201      	movs	r2, #1
 80139b2:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80139b4:	2301      	movs	r3, #1
 80139b6:	e0a6      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80139b8:	68fb      	ldr	r3, [r7, #12]
 80139ba:	4a58      	ldr	r2, [pc, #352]	; (8013b1c <SDMMC_GetCmdResp1+0x1dc>)
 80139bc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80139be:	68f8      	ldr	r0, [r7, #12]
 80139c0:	f7ff fcf6 	bl	80133b0 <SDMMC_GetCommandResponse>
 80139c4:	4603      	mov	r3, r0
 80139c6:	461a      	mov	r2, r3
 80139c8:	7afb      	ldrb	r3, [r7, #11]
 80139ca:	4293      	cmp	r3, r2
 80139cc:	d001      	beq.n	80139d2 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80139ce:	2301      	movs	r3, #1
 80139d0:	e099      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80139d2:	2100      	movs	r1, #0
 80139d4:	68f8      	ldr	r0, [r7, #12]
 80139d6:	f7ff fcf8 	bl	80133ca <SDMMC_GetResponse>
 80139da:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80139dc:	697a      	ldr	r2, [r7, #20]
 80139de:	4b50      	ldr	r3, [pc, #320]	; (8013b20 <SDMMC_GetCmdResp1+0x1e0>)
 80139e0:	4013      	ands	r3, r2
 80139e2:	2b00      	cmp	r3, #0
 80139e4:	d101      	bne.n	80139ea <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80139e6:	2300      	movs	r3, #0
 80139e8:	e08d      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80139ea:	697b      	ldr	r3, [r7, #20]
 80139ec:	2b00      	cmp	r3, #0
 80139ee:	da02      	bge.n	80139f6 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80139f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80139f4:	e087      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80139f6:	697b      	ldr	r3, [r7, #20]
 80139f8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80139fc:	2b00      	cmp	r3, #0
 80139fe:	d001      	beq.n	8013a04 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8013a00:	2340      	movs	r3, #64	; 0x40
 8013a02:	e080      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8013a04:	697b      	ldr	r3, [r7, #20]
 8013a06:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8013a0a:	2b00      	cmp	r3, #0
 8013a0c:	d001      	beq.n	8013a12 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8013a0e:	2380      	movs	r3, #128	; 0x80
 8013a10:	e079      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8013a12:	697b      	ldr	r3, [r7, #20]
 8013a14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8013a18:	2b00      	cmp	r3, #0
 8013a1a:	d002      	beq.n	8013a22 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8013a1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013a20:	e071      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8013a22:	697b      	ldr	r3, [r7, #20]
 8013a24:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8013a28:	2b00      	cmp	r3, #0
 8013a2a:	d002      	beq.n	8013a32 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8013a2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013a30:	e069      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8013a32:	697b      	ldr	r3, [r7, #20]
 8013a34:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8013a38:	2b00      	cmp	r3, #0
 8013a3a:	d002      	beq.n	8013a42 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8013a3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013a40:	e061      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8013a42:	697b      	ldr	r3, [r7, #20]
 8013a44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8013a48:	2b00      	cmp	r3, #0
 8013a4a:	d002      	beq.n	8013a52 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8013a4c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8013a50:	e059      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8013a52:	697b      	ldr	r3, [r7, #20]
 8013a54:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8013a58:	2b00      	cmp	r3, #0
 8013a5a:	d002      	beq.n	8013a62 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8013a5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013a60:	e051      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8013a62:	697b      	ldr	r3, [r7, #20]
 8013a64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8013a68:	2b00      	cmp	r3, #0
 8013a6a:	d002      	beq.n	8013a72 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8013a6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8013a70:	e049      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8013a72:	697b      	ldr	r3, [r7, #20]
 8013a74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8013a78:	2b00      	cmp	r3, #0
 8013a7a:	d002      	beq.n	8013a82 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8013a7c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8013a80:	e041      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8013a82:	697b      	ldr	r3, [r7, #20]
 8013a84:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8013a88:	2b00      	cmp	r3, #0
 8013a8a:	d002      	beq.n	8013a92 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8013a8c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8013a90:	e039      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8013a92:	697b      	ldr	r3, [r7, #20]
 8013a94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8013a98:	2b00      	cmp	r3, #0
 8013a9a:	d002      	beq.n	8013aa2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8013a9c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8013aa0:	e031      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8013aa2:	697b      	ldr	r3, [r7, #20]
 8013aa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8013aa8:	2b00      	cmp	r3, #0
 8013aaa:	d002      	beq.n	8013ab2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8013aac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8013ab0:	e029      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8013ab2:	697b      	ldr	r3, [r7, #20]
 8013ab4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	d002      	beq.n	8013ac2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8013abc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013ac0:	e021      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8013ac2:	697b      	ldr	r3, [r7, #20]
 8013ac4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8013ac8:	2b00      	cmp	r3, #0
 8013aca:	d002      	beq.n	8013ad2 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8013acc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8013ad0:	e019      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8013ad2:	697b      	ldr	r3, [r7, #20]
 8013ad4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8013ad8:	2b00      	cmp	r3, #0
 8013ada:	d002      	beq.n	8013ae2 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8013adc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8013ae0:	e011      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8013ae2:	697b      	ldr	r3, [r7, #20]
 8013ae4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8013ae8:	2b00      	cmp	r3, #0
 8013aea:	d002      	beq.n	8013af2 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8013aec:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8013af0:	e009      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8013af2:	697b      	ldr	r3, [r7, #20]
 8013af4:	f003 0308 	and.w	r3, r3, #8
 8013af8:	2b00      	cmp	r3, #0
 8013afa:	d002      	beq.n	8013b02 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8013afc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8013b00:	e001      	b.n	8013b06 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8013b02:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8013b06:	4618      	mov	r0, r3
 8013b08:	3720      	adds	r7, #32
 8013b0a:	46bd      	mov	sp, r7
 8013b0c:	bd80      	pop	{r7, pc}
 8013b0e:	bf00      	nop
 8013b10:	24000100 	.word	0x24000100
 8013b14:	10624dd3 	.word	0x10624dd3
 8013b18:	00200045 	.word	0x00200045
 8013b1c:	002000c5 	.word	0x002000c5
 8013b20:	fdffe008 	.word	0xfdffe008

08013b24 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8013b24:	b480      	push	{r7}
 8013b26:	b085      	sub	sp, #20
 8013b28:	af00      	add	r7, sp, #0
 8013b2a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013b2c:	4b1f      	ldr	r3, [pc, #124]	; (8013bac <SDMMC_GetCmdResp2+0x88>)
 8013b2e:	681b      	ldr	r3, [r3, #0]
 8013b30:	4a1f      	ldr	r2, [pc, #124]	; (8013bb0 <SDMMC_GetCmdResp2+0x8c>)
 8013b32:	fba2 2303 	umull	r2, r3, r2, r3
 8013b36:	0a5b      	lsrs	r3, r3, #9
 8013b38:	f241 3288 	movw	r2, #5000	; 0x1388
 8013b3c:	fb02 f303 	mul.w	r3, r2, r3
 8013b40:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013b42:	68fb      	ldr	r3, [r7, #12]
 8013b44:	1e5a      	subs	r2, r3, #1
 8013b46:	60fa      	str	r2, [r7, #12]
 8013b48:	2b00      	cmp	r3, #0
 8013b4a:	d102      	bne.n	8013b52 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013b4c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013b50:	e026      	b.n	8013ba0 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013b56:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013b58:	68bb      	ldr	r3, [r7, #8]
 8013b5a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8013b5e:	2b00      	cmp	r3, #0
 8013b60:	d0ef      	beq.n	8013b42 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013b62:	68bb      	ldr	r3, [r7, #8]
 8013b64:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013b68:	2b00      	cmp	r3, #0
 8013b6a:	d1ea      	bne.n	8013b42 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013b6c:	687b      	ldr	r3, [r7, #4]
 8013b6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013b70:	f003 0304 	and.w	r3, r3, #4
 8013b74:	2b00      	cmp	r3, #0
 8013b76:	d004      	beq.n	8013b82 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013b78:	687b      	ldr	r3, [r7, #4]
 8013b7a:	2204      	movs	r2, #4
 8013b7c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013b7e:	2304      	movs	r3, #4
 8013b80:	e00e      	b.n	8013ba0 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8013b82:	687b      	ldr	r3, [r7, #4]
 8013b84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013b86:	f003 0301 	and.w	r3, r3, #1
 8013b8a:	2b00      	cmp	r3, #0
 8013b8c:	d004      	beq.n	8013b98 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	2201      	movs	r2, #1
 8013b92:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013b94:	2301      	movs	r3, #1
 8013b96:	e003      	b.n	8013ba0 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013b98:	687b      	ldr	r3, [r7, #4]
 8013b9a:	4a06      	ldr	r2, [pc, #24]	; (8013bb4 <SDMMC_GetCmdResp2+0x90>)
 8013b9c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8013b9e:	2300      	movs	r3, #0
}
 8013ba0:	4618      	mov	r0, r3
 8013ba2:	3714      	adds	r7, #20
 8013ba4:	46bd      	mov	sp, r7
 8013ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013baa:	4770      	bx	lr
 8013bac:	24000100 	.word	0x24000100
 8013bb0:	10624dd3 	.word	0x10624dd3
 8013bb4:	002000c5 	.word	0x002000c5

08013bb8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8013bb8:	b480      	push	{r7}
 8013bba:	b085      	sub	sp, #20
 8013bbc:	af00      	add	r7, sp, #0
 8013bbe:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013bc0:	4b1a      	ldr	r3, [pc, #104]	; (8013c2c <SDMMC_GetCmdResp3+0x74>)
 8013bc2:	681b      	ldr	r3, [r3, #0]
 8013bc4:	4a1a      	ldr	r2, [pc, #104]	; (8013c30 <SDMMC_GetCmdResp3+0x78>)
 8013bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8013bca:	0a5b      	lsrs	r3, r3, #9
 8013bcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8013bd0:	fb02 f303 	mul.w	r3, r2, r3
 8013bd4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013bd6:	68fb      	ldr	r3, [r7, #12]
 8013bd8:	1e5a      	subs	r2, r3, #1
 8013bda:	60fa      	str	r2, [r7, #12]
 8013bdc:	2b00      	cmp	r3, #0
 8013bde:	d102      	bne.n	8013be6 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013be0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013be4:	e01b      	b.n	8013c1e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013bea:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013bec:	68bb      	ldr	r3, [r7, #8]
 8013bee:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8013bf2:	2b00      	cmp	r3, #0
 8013bf4:	d0ef      	beq.n	8013bd6 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013bf6:	68bb      	ldr	r3, [r7, #8]
 8013bf8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013bfc:	2b00      	cmp	r3, #0
 8013bfe:	d1ea      	bne.n	8013bd6 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013c04:	f003 0304 	and.w	r3, r3, #4
 8013c08:	2b00      	cmp	r3, #0
 8013c0a:	d004      	beq.n	8013c16 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013c0c:	687b      	ldr	r3, [r7, #4]
 8013c0e:	2204      	movs	r2, #4
 8013c10:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013c12:	2304      	movs	r3, #4
 8013c14:	e003      	b.n	8013c1e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013c16:	687b      	ldr	r3, [r7, #4]
 8013c18:	4a06      	ldr	r2, [pc, #24]	; (8013c34 <SDMMC_GetCmdResp3+0x7c>)
 8013c1a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8013c1c:	2300      	movs	r3, #0
}
 8013c1e:	4618      	mov	r0, r3
 8013c20:	3714      	adds	r7, #20
 8013c22:	46bd      	mov	sp, r7
 8013c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c28:	4770      	bx	lr
 8013c2a:	bf00      	nop
 8013c2c:	24000100 	.word	0x24000100
 8013c30:	10624dd3 	.word	0x10624dd3
 8013c34:	002000c5 	.word	0x002000c5

08013c38 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8013c38:	b580      	push	{r7, lr}
 8013c3a:	b088      	sub	sp, #32
 8013c3c:	af00      	add	r7, sp, #0
 8013c3e:	60f8      	str	r0, [r7, #12]
 8013c40:	460b      	mov	r3, r1
 8013c42:	607a      	str	r2, [r7, #4]
 8013c44:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013c46:	4b35      	ldr	r3, [pc, #212]	; (8013d1c <SDMMC_GetCmdResp6+0xe4>)
 8013c48:	681b      	ldr	r3, [r3, #0]
 8013c4a:	4a35      	ldr	r2, [pc, #212]	; (8013d20 <SDMMC_GetCmdResp6+0xe8>)
 8013c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8013c50:	0a5b      	lsrs	r3, r3, #9
 8013c52:	f241 3288 	movw	r2, #5000	; 0x1388
 8013c56:	fb02 f303 	mul.w	r3, r2, r3
 8013c5a:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8013c5c:	69fb      	ldr	r3, [r7, #28]
 8013c5e:	1e5a      	subs	r2, r3, #1
 8013c60:	61fa      	str	r2, [r7, #28]
 8013c62:	2b00      	cmp	r3, #0
 8013c64:	d102      	bne.n	8013c6c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013c66:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013c6a:	e052      	b.n	8013d12 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8013c6c:	68fb      	ldr	r3, [r7, #12]
 8013c6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013c70:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013c72:	69bb      	ldr	r3, [r7, #24]
 8013c74:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8013c78:	2b00      	cmp	r3, #0
 8013c7a:	d0ef      	beq.n	8013c5c <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013c7c:	69bb      	ldr	r3, [r7, #24]
 8013c7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013c82:	2b00      	cmp	r3, #0
 8013c84:	d1ea      	bne.n	8013c5c <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013c86:	68fb      	ldr	r3, [r7, #12]
 8013c88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013c8a:	f003 0304 	and.w	r3, r3, #4
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	d004      	beq.n	8013c9c <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013c92:	68fb      	ldr	r3, [r7, #12]
 8013c94:	2204      	movs	r2, #4
 8013c96:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013c98:	2304      	movs	r3, #4
 8013c9a:	e03a      	b.n	8013d12 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8013c9c:	68fb      	ldr	r3, [r7, #12]
 8013c9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013ca0:	f003 0301 	and.w	r3, r3, #1
 8013ca4:	2b00      	cmp	r3, #0
 8013ca6:	d004      	beq.n	8013cb2 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8013ca8:	68fb      	ldr	r3, [r7, #12]
 8013caa:	2201      	movs	r2, #1
 8013cac:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013cae:	2301      	movs	r3, #1
 8013cb0:	e02f      	b.n	8013d12 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8013cb2:	68f8      	ldr	r0, [r7, #12]
 8013cb4:	f7ff fb7c 	bl	80133b0 <SDMMC_GetCommandResponse>
 8013cb8:	4603      	mov	r3, r0
 8013cba:	461a      	mov	r2, r3
 8013cbc:	7afb      	ldrb	r3, [r7, #11]
 8013cbe:	4293      	cmp	r3, r2
 8013cc0:	d001      	beq.n	8013cc6 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013cc2:	2301      	movs	r3, #1
 8013cc4:	e025      	b.n	8013d12 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013cc6:	68fb      	ldr	r3, [r7, #12]
 8013cc8:	4a16      	ldr	r2, [pc, #88]	; (8013d24 <SDMMC_GetCmdResp6+0xec>)
 8013cca:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8013ccc:	2100      	movs	r1, #0
 8013cce:	68f8      	ldr	r0, [r7, #12]
 8013cd0:	f7ff fb7b 	bl	80133ca <SDMMC_GetResponse>
 8013cd4:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 8013cd6:	697b      	ldr	r3, [r7, #20]
 8013cd8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8013cdc:	2b00      	cmp	r3, #0
 8013cde:	d106      	bne.n	8013cee <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 8013ce0:	697b      	ldr	r3, [r7, #20]
 8013ce2:	0c1b      	lsrs	r3, r3, #16
 8013ce4:	b29a      	uxth	r2, r3
 8013ce6:	687b      	ldr	r3, [r7, #4]
 8013ce8:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8013cea:	2300      	movs	r3, #0
 8013cec:	e011      	b.n	8013d12 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8013cee:	697b      	ldr	r3, [r7, #20]
 8013cf0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8013cf4:	2b00      	cmp	r3, #0
 8013cf6:	d002      	beq.n	8013cfe <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8013cf8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8013cfc:	e009      	b.n	8013d12 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8013cfe:	697b      	ldr	r3, [r7, #20]
 8013d00:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8013d04:	2b00      	cmp	r3, #0
 8013d06:	d002      	beq.n	8013d0e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8013d08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013d0c:	e001      	b.n	8013d12 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8013d0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8013d12:	4618      	mov	r0, r3
 8013d14:	3720      	adds	r7, #32
 8013d16:	46bd      	mov	sp, r7
 8013d18:	bd80      	pop	{r7, pc}
 8013d1a:	bf00      	nop
 8013d1c:	24000100 	.word	0x24000100
 8013d20:	10624dd3 	.word	0x10624dd3
 8013d24:	002000c5 	.word	0x002000c5

08013d28 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8013d28:	b480      	push	{r7}
 8013d2a:	b085      	sub	sp, #20
 8013d2c:	af00      	add	r7, sp, #0
 8013d2e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013d30:	4b22      	ldr	r3, [pc, #136]	; (8013dbc <SDMMC_GetCmdResp7+0x94>)
 8013d32:	681b      	ldr	r3, [r3, #0]
 8013d34:	4a22      	ldr	r2, [pc, #136]	; (8013dc0 <SDMMC_GetCmdResp7+0x98>)
 8013d36:	fba2 2303 	umull	r2, r3, r2, r3
 8013d3a:	0a5b      	lsrs	r3, r3, #9
 8013d3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8013d40:	fb02 f303 	mul.w	r3, r2, r3
 8013d44:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013d46:	68fb      	ldr	r3, [r7, #12]
 8013d48:	1e5a      	subs	r2, r3, #1
 8013d4a:	60fa      	str	r2, [r7, #12]
 8013d4c:	2b00      	cmp	r3, #0
 8013d4e:	d102      	bne.n	8013d56 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013d50:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013d54:	e02c      	b.n	8013db0 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8013d56:	687b      	ldr	r3, [r7, #4]
 8013d58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013d5a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013d5c:	68bb      	ldr	r3, [r7, #8]
 8013d5e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8013d62:	2b00      	cmp	r3, #0
 8013d64:	d0ef      	beq.n	8013d46 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013d66:	68bb      	ldr	r3, [r7, #8]
 8013d68:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013d6c:	2b00      	cmp	r3, #0
 8013d6e:	d1ea      	bne.n	8013d46 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013d70:	687b      	ldr	r3, [r7, #4]
 8013d72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013d74:	f003 0304 	and.w	r3, r3, #4
 8013d78:	2b00      	cmp	r3, #0
 8013d7a:	d004      	beq.n	8013d86 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013d7c:	687b      	ldr	r3, [r7, #4]
 8013d7e:	2204      	movs	r2, #4
 8013d80:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013d82:	2304      	movs	r3, #4
 8013d84:	e014      	b.n	8013db0 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8013d86:	687b      	ldr	r3, [r7, #4]
 8013d88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013d8a:	f003 0301 	and.w	r3, r3, #1
 8013d8e:	2b00      	cmp	r3, #0
 8013d90:	d004      	beq.n	8013d9c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8013d92:	687b      	ldr	r3, [r7, #4]
 8013d94:	2201      	movs	r2, #1
 8013d96:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013d98:	2301      	movs	r3, #1
 8013d9a:	e009      	b.n	8013db0 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013da0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	d002      	beq.n	8013dae <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8013da8:	687b      	ldr	r3, [r7, #4]
 8013daa:	2240      	movs	r2, #64	; 0x40
 8013dac:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8013dae:	2300      	movs	r3, #0

}
 8013db0:	4618      	mov	r0, r3
 8013db2:	3714      	adds	r7, #20
 8013db4:	46bd      	mov	sp, r7
 8013db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dba:	4770      	bx	lr
 8013dbc:	24000100 	.word	0x24000100
 8013dc0:	10624dd3 	.word	0x10624dd3

08013dc4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8013dc4:	b480      	push	{r7}
 8013dc6:	b085      	sub	sp, #20
 8013dc8:	af00      	add	r7, sp, #0
 8013dca:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013dcc:	4b11      	ldr	r3, [pc, #68]	; (8013e14 <SDMMC_GetCmdError+0x50>)
 8013dce:	681b      	ldr	r3, [r3, #0]
 8013dd0:	4a11      	ldr	r2, [pc, #68]	; (8013e18 <SDMMC_GetCmdError+0x54>)
 8013dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8013dd6:	0a5b      	lsrs	r3, r3, #9
 8013dd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8013ddc:	fb02 f303 	mul.w	r3, r2, r3
 8013de0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013de2:	68fb      	ldr	r3, [r7, #12]
 8013de4:	1e5a      	subs	r2, r3, #1
 8013de6:	60fa      	str	r2, [r7, #12]
 8013de8:	2b00      	cmp	r3, #0
 8013dea:	d102      	bne.n	8013df2 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013dec:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013df0:	e009      	b.n	8013e06 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8013df2:	687b      	ldr	r3, [r7, #4]
 8013df4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013df6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013dfa:	2b00      	cmp	r3, #0
 8013dfc:	d0f1      	beq.n	8013de2 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013dfe:	687b      	ldr	r3, [r7, #4]
 8013e00:	4a06      	ldr	r2, [pc, #24]	; (8013e1c <SDMMC_GetCmdError+0x58>)
 8013e02:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 8013e04:	2300      	movs	r3, #0
}
 8013e06:	4618      	mov	r0, r3
 8013e08:	3714      	adds	r7, #20
 8013e0a:	46bd      	mov	sp, r7
 8013e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e10:	4770      	bx	lr
 8013e12:	bf00      	nop
 8013e14:	24000100 	.word	0x24000100
 8013e18:	10624dd3 	.word	0x10624dd3
 8013e1c:	002000c5 	.word	0x002000c5

08013e20 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013e20:	b084      	sub	sp, #16
 8013e22:	b580      	push	{r7, lr}
 8013e24:	b084      	sub	sp, #16
 8013e26:	af00      	add	r7, sp, #0
 8013e28:	6078      	str	r0, [r7, #4]
 8013e2a:	f107 001c 	add.w	r0, r7, #28
 8013e2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8013e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e34:	2b01      	cmp	r3, #1
 8013e36:	d120      	bne.n	8013e7a <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013e38:	687b      	ldr	r3, [r7, #4]
 8013e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013e3c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8013e44:	687b      	ldr	r3, [r7, #4]
 8013e46:	68da      	ldr	r2, [r3, #12]
 8013e48:	4b2a      	ldr	r3, [pc, #168]	; (8013ef4 <USB_CoreInit+0xd4>)
 8013e4a:	4013      	ands	r3, r2
 8013e4c:	687a      	ldr	r2, [r7, #4]
 8013e4e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	68db      	ldr	r3, [r3, #12]
 8013e54:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8013e58:	687b      	ldr	r3, [r7, #4]
 8013e5a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8013e5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013e5e:	2b01      	cmp	r3, #1
 8013e60:	d105      	bne.n	8013e6e <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8013e62:	687b      	ldr	r3, [r7, #4]
 8013e64:	68db      	ldr	r3, [r3, #12]
 8013e66:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8013e6a:	687b      	ldr	r3, [r7, #4]
 8013e6c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8013e6e:	6878      	ldr	r0, [r7, #4]
 8013e70:	f001 faf8 	bl	8015464 <USB_CoreReset>
 8013e74:	4603      	mov	r3, r0
 8013e76:	73fb      	strb	r3, [r7, #15]
 8013e78:	e01a      	b.n	8013eb0 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8013e7a:	687b      	ldr	r3, [r7, #4]
 8013e7c:	68db      	ldr	r3, [r3, #12]
 8013e7e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8013e82:	687b      	ldr	r3, [r7, #4]
 8013e84:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8013e86:	6878      	ldr	r0, [r7, #4]
 8013e88:	f001 faec 	bl	8015464 <USB_CoreReset>
 8013e8c:	4603      	mov	r3, r0
 8013e8e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8013e90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013e92:	2b00      	cmp	r3, #0
 8013e94:	d106      	bne.n	8013ea4 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8013e96:	687b      	ldr	r3, [r7, #4]
 8013e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013e9a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	639a      	str	r2, [r3, #56]	; 0x38
 8013ea2:	e005      	b.n	8013eb0 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013ea4:	687b      	ldr	r3, [r7, #4]
 8013ea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013ea8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8013eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013eb2:	2b01      	cmp	r3, #1
 8013eb4:	d116      	bne.n	8013ee4 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8013eb6:	687b      	ldr	r3, [r7, #4]
 8013eb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8013eba:	b29a      	uxth	r2, r3
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8013ec0:	687b      	ldr	r3, [r7, #4]
 8013ec2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8013ec4:	4b0c      	ldr	r3, [pc, #48]	; (8013ef8 <USB_CoreInit+0xd8>)
 8013ec6:	4313      	orrs	r3, r2
 8013ec8:	687a      	ldr	r2, [r7, #4]
 8013eca:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8013ecc:	687b      	ldr	r3, [r7, #4]
 8013ece:	689b      	ldr	r3, [r3, #8]
 8013ed0:	f043 0206 	orr.w	r2, r3, #6
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	689b      	ldr	r3, [r3, #8]
 8013edc:	f043 0220 	orr.w	r2, r3, #32
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8013ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8013ee6:	4618      	mov	r0, r3
 8013ee8:	3710      	adds	r7, #16
 8013eea:	46bd      	mov	sp, r7
 8013eec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013ef0:	b004      	add	sp, #16
 8013ef2:	4770      	bx	lr
 8013ef4:	ffbdffbf 	.word	0xffbdffbf
 8013ef8:	03ee0000 	.word	0x03ee0000

08013efc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8013efc:	b480      	push	{r7}
 8013efe:	b087      	sub	sp, #28
 8013f00:	af00      	add	r7, sp, #0
 8013f02:	60f8      	str	r0, [r7, #12]
 8013f04:	60b9      	str	r1, [r7, #8]
 8013f06:	4613      	mov	r3, r2
 8013f08:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8013f0a:	79fb      	ldrb	r3, [r7, #7]
 8013f0c:	2b02      	cmp	r3, #2
 8013f0e:	d165      	bne.n	8013fdc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8013f10:	68bb      	ldr	r3, [r7, #8]
 8013f12:	4a41      	ldr	r2, [pc, #260]	; (8014018 <USB_SetTurnaroundTime+0x11c>)
 8013f14:	4293      	cmp	r3, r2
 8013f16:	d906      	bls.n	8013f26 <USB_SetTurnaroundTime+0x2a>
 8013f18:	68bb      	ldr	r3, [r7, #8]
 8013f1a:	4a40      	ldr	r2, [pc, #256]	; (801401c <USB_SetTurnaroundTime+0x120>)
 8013f1c:	4293      	cmp	r3, r2
 8013f1e:	d202      	bcs.n	8013f26 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8013f20:	230f      	movs	r3, #15
 8013f22:	617b      	str	r3, [r7, #20]
 8013f24:	e062      	b.n	8013fec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8013f26:	68bb      	ldr	r3, [r7, #8]
 8013f28:	4a3c      	ldr	r2, [pc, #240]	; (801401c <USB_SetTurnaroundTime+0x120>)
 8013f2a:	4293      	cmp	r3, r2
 8013f2c:	d306      	bcc.n	8013f3c <USB_SetTurnaroundTime+0x40>
 8013f2e:	68bb      	ldr	r3, [r7, #8]
 8013f30:	4a3b      	ldr	r2, [pc, #236]	; (8014020 <USB_SetTurnaroundTime+0x124>)
 8013f32:	4293      	cmp	r3, r2
 8013f34:	d202      	bcs.n	8013f3c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8013f36:	230e      	movs	r3, #14
 8013f38:	617b      	str	r3, [r7, #20]
 8013f3a:	e057      	b.n	8013fec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8013f3c:	68bb      	ldr	r3, [r7, #8]
 8013f3e:	4a38      	ldr	r2, [pc, #224]	; (8014020 <USB_SetTurnaroundTime+0x124>)
 8013f40:	4293      	cmp	r3, r2
 8013f42:	d306      	bcc.n	8013f52 <USB_SetTurnaroundTime+0x56>
 8013f44:	68bb      	ldr	r3, [r7, #8]
 8013f46:	4a37      	ldr	r2, [pc, #220]	; (8014024 <USB_SetTurnaroundTime+0x128>)
 8013f48:	4293      	cmp	r3, r2
 8013f4a:	d202      	bcs.n	8013f52 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8013f4c:	230d      	movs	r3, #13
 8013f4e:	617b      	str	r3, [r7, #20]
 8013f50:	e04c      	b.n	8013fec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8013f52:	68bb      	ldr	r3, [r7, #8]
 8013f54:	4a33      	ldr	r2, [pc, #204]	; (8014024 <USB_SetTurnaroundTime+0x128>)
 8013f56:	4293      	cmp	r3, r2
 8013f58:	d306      	bcc.n	8013f68 <USB_SetTurnaroundTime+0x6c>
 8013f5a:	68bb      	ldr	r3, [r7, #8]
 8013f5c:	4a32      	ldr	r2, [pc, #200]	; (8014028 <USB_SetTurnaroundTime+0x12c>)
 8013f5e:	4293      	cmp	r3, r2
 8013f60:	d802      	bhi.n	8013f68 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8013f62:	230c      	movs	r3, #12
 8013f64:	617b      	str	r3, [r7, #20]
 8013f66:	e041      	b.n	8013fec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8013f68:	68bb      	ldr	r3, [r7, #8]
 8013f6a:	4a2f      	ldr	r2, [pc, #188]	; (8014028 <USB_SetTurnaroundTime+0x12c>)
 8013f6c:	4293      	cmp	r3, r2
 8013f6e:	d906      	bls.n	8013f7e <USB_SetTurnaroundTime+0x82>
 8013f70:	68bb      	ldr	r3, [r7, #8]
 8013f72:	4a2e      	ldr	r2, [pc, #184]	; (801402c <USB_SetTurnaroundTime+0x130>)
 8013f74:	4293      	cmp	r3, r2
 8013f76:	d802      	bhi.n	8013f7e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8013f78:	230b      	movs	r3, #11
 8013f7a:	617b      	str	r3, [r7, #20]
 8013f7c:	e036      	b.n	8013fec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8013f7e:	68bb      	ldr	r3, [r7, #8]
 8013f80:	4a2a      	ldr	r2, [pc, #168]	; (801402c <USB_SetTurnaroundTime+0x130>)
 8013f82:	4293      	cmp	r3, r2
 8013f84:	d906      	bls.n	8013f94 <USB_SetTurnaroundTime+0x98>
 8013f86:	68bb      	ldr	r3, [r7, #8]
 8013f88:	4a29      	ldr	r2, [pc, #164]	; (8014030 <USB_SetTurnaroundTime+0x134>)
 8013f8a:	4293      	cmp	r3, r2
 8013f8c:	d802      	bhi.n	8013f94 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8013f8e:	230a      	movs	r3, #10
 8013f90:	617b      	str	r3, [r7, #20]
 8013f92:	e02b      	b.n	8013fec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8013f94:	68bb      	ldr	r3, [r7, #8]
 8013f96:	4a26      	ldr	r2, [pc, #152]	; (8014030 <USB_SetTurnaroundTime+0x134>)
 8013f98:	4293      	cmp	r3, r2
 8013f9a:	d906      	bls.n	8013faa <USB_SetTurnaroundTime+0xae>
 8013f9c:	68bb      	ldr	r3, [r7, #8]
 8013f9e:	4a25      	ldr	r2, [pc, #148]	; (8014034 <USB_SetTurnaroundTime+0x138>)
 8013fa0:	4293      	cmp	r3, r2
 8013fa2:	d202      	bcs.n	8013faa <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8013fa4:	2309      	movs	r3, #9
 8013fa6:	617b      	str	r3, [r7, #20]
 8013fa8:	e020      	b.n	8013fec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8013faa:	68bb      	ldr	r3, [r7, #8]
 8013fac:	4a21      	ldr	r2, [pc, #132]	; (8014034 <USB_SetTurnaroundTime+0x138>)
 8013fae:	4293      	cmp	r3, r2
 8013fb0:	d306      	bcc.n	8013fc0 <USB_SetTurnaroundTime+0xc4>
 8013fb2:	68bb      	ldr	r3, [r7, #8]
 8013fb4:	4a20      	ldr	r2, [pc, #128]	; (8014038 <USB_SetTurnaroundTime+0x13c>)
 8013fb6:	4293      	cmp	r3, r2
 8013fb8:	d802      	bhi.n	8013fc0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8013fba:	2308      	movs	r3, #8
 8013fbc:	617b      	str	r3, [r7, #20]
 8013fbe:	e015      	b.n	8013fec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8013fc0:	68bb      	ldr	r3, [r7, #8]
 8013fc2:	4a1d      	ldr	r2, [pc, #116]	; (8014038 <USB_SetTurnaroundTime+0x13c>)
 8013fc4:	4293      	cmp	r3, r2
 8013fc6:	d906      	bls.n	8013fd6 <USB_SetTurnaroundTime+0xda>
 8013fc8:	68bb      	ldr	r3, [r7, #8]
 8013fca:	4a1c      	ldr	r2, [pc, #112]	; (801403c <USB_SetTurnaroundTime+0x140>)
 8013fcc:	4293      	cmp	r3, r2
 8013fce:	d202      	bcs.n	8013fd6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8013fd0:	2307      	movs	r3, #7
 8013fd2:	617b      	str	r3, [r7, #20]
 8013fd4:	e00a      	b.n	8013fec <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8013fd6:	2306      	movs	r3, #6
 8013fd8:	617b      	str	r3, [r7, #20]
 8013fda:	e007      	b.n	8013fec <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8013fdc:	79fb      	ldrb	r3, [r7, #7]
 8013fde:	2b00      	cmp	r3, #0
 8013fe0:	d102      	bne.n	8013fe8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8013fe2:	2309      	movs	r3, #9
 8013fe4:	617b      	str	r3, [r7, #20]
 8013fe6:	e001      	b.n	8013fec <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8013fe8:	2309      	movs	r3, #9
 8013fea:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8013fec:	68fb      	ldr	r3, [r7, #12]
 8013fee:	68db      	ldr	r3, [r3, #12]
 8013ff0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8013ff4:	68fb      	ldr	r3, [r7, #12]
 8013ff6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8013ff8:	68fb      	ldr	r3, [r7, #12]
 8013ffa:	68da      	ldr	r2, [r3, #12]
 8013ffc:	697b      	ldr	r3, [r7, #20]
 8013ffe:	029b      	lsls	r3, r3, #10
 8014000:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8014004:	431a      	orrs	r2, r3
 8014006:	68fb      	ldr	r3, [r7, #12]
 8014008:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801400a:	2300      	movs	r3, #0
}
 801400c:	4618      	mov	r0, r3
 801400e:	371c      	adds	r7, #28
 8014010:	46bd      	mov	sp, r7
 8014012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014016:	4770      	bx	lr
 8014018:	00d8acbf 	.word	0x00d8acbf
 801401c:	00e4e1c0 	.word	0x00e4e1c0
 8014020:	00f42400 	.word	0x00f42400
 8014024:	01067380 	.word	0x01067380
 8014028:	011a499f 	.word	0x011a499f
 801402c:	01312cff 	.word	0x01312cff
 8014030:	014ca43f 	.word	0x014ca43f
 8014034:	016e3600 	.word	0x016e3600
 8014038:	01a6ab1f 	.word	0x01a6ab1f
 801403c:	01e84800 	.word	0x01e84800

08014040 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8014040:	b480      	push	{r7}
 8014042:	b083      	sub	sp, #12
 8014044:	af00      	add	r7, sp, #0
 8014046:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8014048:	687b      	ldr	r3, [r7, #4]
 801404a:	689b      	ldr	r3, [r3, #8]
 801404c:	f043 0201 	orr.w	r2, r3, #1
 8014050:	687b      	ldr	r3, [r7, #4]
 8014052:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8014054:	2300      	movs	r3, #0
}
 8014056:	4618      	mov	r0, r3
 8014058:	370c      	adds	r7, #12
 801405a:	46bd      	mov	sp, r7
 801405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014060:	4770      	bx	lr

08014062 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8014062:	b480      	push	{r7}
 8014064:	b083      	sub	sp, #12
 8014066:	af00      	add	r7, sp, #0
 8014068:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 801406a:	687b      	ldr	r3, [r7, #4]
 801406c:	689b      	ldr	r3, [r3, #8]
 801406e:	f023 0201 	bic.w	r2, r3, #1
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8014076:	2300      	movs	r3, #0
}
 8014078:	4618      	mov	r0, r3
 801407a:	370c      	adds	r7, #12
 801407c:	46bd      	mov	sp, r7
 801407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014082:	4770      	bx	lr

08014084 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8014084:	b580      	push	{r7, lr}
 8014086:	b084      	sub	sp, #16
 8014088:	af00      	add	r7, sp, #0
 801408a:	6078      	str	r0, [r7, #4]
 801408c:	460b      	mov	r3, r1
 801408e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8014090:	2300      	movs	r3, #0
 8014092:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8014094:	687b      	ldr	r3, [r7, #4]
 8014096:	68db      	ldr	r3, [r3, #12]
 8014098:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 801409c:	687b      	ldr	r3, [r7, #4]
 801409e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80140a0:	78fb      	ldrb	r3, [r7, #3]
 80140a2:	2b01      	cmp	r3, #1
 80140a4:	d115      	bne.n	80140d2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80140a6:	687b      	ldr	r3, [r7, #4]
 80140a8:	68db      	ldr	r3, [r3, #12]
 80140aa:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80140b2:	2001      	movs	r0, #1
 80140b4:	f7f0 f8ac 	bl	8004210 <HAL_Delay>
      ms++;
 80140b8:	68fb      	ldr	r3, [r7, #12]
 80140ba:	3301      	adds	r3, #1
 80140bc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80140be:	6878      	ldr	r0, [r7, #4]
 80140c0:	f001 f93f 	bl	8015342 <USB_GetMode>
 80140c4:	4603      	mov	r3, r0
 80140c6:	2b01      	cmp	r3, #1
 80140c8:	d01e      	beq.n	8014108 <USB_SetCurrentMode+0x84>
 80140ca:	68fb      	ldr	r3, [r7, #12]
 80140cc:	2b31      	cmp	r3, #49	; 0x31
 80140ce:	d9f0      	bls.n	80140b2 <USB_SetCurrentMode+0x2e>
 80140d0:	e01a      	b.n	8014108 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80140d2:	78fb      	ldrb	r3, [r7, #3]
 80140d4:	2b00      	cmp	r3, #0
 80140d6:	d115      	bne.n	8014104 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80140d8:	687b      	ldr	r3, [r7, #4]
 80140da:	68db      	ldr	r3, [r3, #12]
 80140dc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80140e4:	2001      	movs	r0, #1
 80140e6:	f7f0 f893 	bl	8004210 <HAL_Delay>
      ms++;
 80140ea:	68fb      	ldr	r3, [r7, #12]
 80140ec:	3301      	adds	r3, #1
 80140ee:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80140f0:	6878      	ldr	r0, [r7, #4]
 80140f2:	f001 f926 	bl	8015342 <USB_GetMode>
 80140f6:	4603      	mov	r3, r0
 80140f8:	2b00      	cmp	r3, #0
 80140fa:	d005      	beq.n	8014108 <USB_SetCurrentMode+0x84>
 80140fc:	68fb      	ldr	r3, [r7, #12]
 80140fe:	2b31      	cmp	r3, #49	; 0x31
 8014100:	d9f0      	bls.n	80140e4 <USB_SetCurrentMode+0x60>
 8014102:	e001      	b.n	8014108 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8014104:	2301      	movs	r3, #1
 8014106:	e005      	b.n	8014114 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8014108:	68fb      	ldr	r3, [r7, #12]
 801410a:	2b32      	cmp	r3, #50	; 0x32
 801410c:	d101      	bne.n	8014112 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 801410e:	2301      	movs	r3, #1
 8014110:	e000      	b.n	8014114 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8014112:	2300      	movs	r3, #0
}
 8014114:	4618      	mov	r0, r3
 8014116:	3710      	adds	r7, #16
 8014118:	46bd      	mov	sp, r7
 801411a:	bd80      	pop	{r7, pc}

0801411c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 801411c:	b084      	sub	sp, #16
 801411e:	b580      	push	{r7, lr}
 8014120:	b086      	sub	sp, #24
 8014122:	af00      	add	r7, sp, #0
 8014124:	6078      	str	r0, [r7, #4]
 8014126:	f107 0024 	add.w	r0, r7, #36	; 0x24
 801412a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 801412e:	2300      	movs	r3, #0
 8014130:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014132:	687b      	ldr	r3, [r7, #4]
 8014134:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8014136:	2300      	movs	r3, #0
 8014138:	613b      	str	r3, [r7, #16]
 801413a:	e009      	b.n	8014150 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 801413c:	687a      	ldr	r2, [r7, #4]
 801413e:	693b      	ldr	r3, [r7, #16]
 8014140:	3340      	adds	r3, #64	; 0x40
 8014142:	009b      	lsls	r3, r3, #2
 8014144:	4413      	add	r3, r2
 8014146:	2200      	movs	r2, #0
 8014148:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 801414a:	693b      	ldr	r3, [r7, #16]
 801414c:	3301      	adds	r3, #1
 801414e:	613b      	str	r3, [r7, #16]
 8014150:	693b      	ldr	r3, [r7, #16]
 8014152:	2b0e      	cmp	r3, #14
 8014154:	d9f2      	bls.n	801413c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8014156:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014158:	2b00      	cmp	r3, #0
 801415a:	d11c      	bne.n	8014196 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801415c:	68fb      	ldr	r3, [r7, #12]
 801415e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014162:	685b      	ldr	r3, [r3, #4]
 8014164:	68fa      	ldr	r2, [r7, #12]
 8014166:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801416a:	f043 0302 	orr.w	r3, r3, #2
 801416e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8014170:	687b      	ldr	r3, [r7, #4]
 8014172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014174:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8014178:	687b      	ldr	r3, [r7, #4]
 801417a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	681b      	ldr	r3, [r3, #0]
 8014180:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8014184:	687b      	ldr	r3, [r7, #4]
 8014186:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8014188:	687b      	ldr	r3, [r7, #4]
 801418a:	681b      	ldr	r3, [r3, #0]
 801418c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8014190:	687b      	ldr	r3, [r7, #4]
 8014192:	601a      	str	r2, [r3, #0]
 8014194:	e005      	b.n	80141a2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8014196:	687b      	ldr	r3, [r7, #4]
 8014198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801419a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 801419e:	687b      	ldr	r3, [r7, #4]
 80141a0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80141a2:	68fb      	ldr	r3, [r7, #12]
 80141a4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80141a8:	461a      	mov	r2, r3
 80141aa:	2300      	movs	r3, #0
 80141ac:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80141ae:	68fb      	ldr	r3, [r7, #12]
 80141b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80141b4:	4619      	mov	r1, r3
 80141b6:	68fb      	ldr	r3, [r7, #12]
 80141b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80141bc:	461a      	mov	r2, r3
 80141be:	680b      	ldr	r3, [r1, #0]
 80141c0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80141c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141c4:	2b01      	cmp	r3, #1
 80141c6:	d10c      	bne.n	80141e2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80141c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80141ca:	2b00      	cmp	r3, #0
 80141cc:	d104      	bne.n	80141d8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80141ce:	2100      	movs	r1, #0
 80141d0:	6878      	ldr	r0, [r7, #4]
 80141d2:	f000 f965 	bl	80144a0 <USB_SetDevSpeed>
 80141d6:	e008      	b.n	80141ea <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80141d8:	2101      	movs	r1, #1
 80141da:	6878      	ldr	r0, [r7, #4]
 80141dc:	f000 f960 	bl	80144a0 <USB_SetDevSpeed>
 80141e0:	e003      	b.n	80141ea <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80141e2:	2103      	movs	r1, #3
 80141e4:	6878      	ldr	r0, [r7, #4]
 80141e6:	f000 f95b 	bl	80144a0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80141ea:	2110      	movs	r1, #16
 80141ec:	6878      	ldr	r0, [r7, #4]
 80141ee:	f000 f8f3 	bl	80143d8 <USB_FlushTxFifo>
 80141f2:	4603      	mov	r3, r0
 80141f4:	2b00      	cmp	r3, #0
 80141f6:	d001      	beq.n	80141fc <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80141f8:	2301      	movs	r3, #1
 80141fa:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80141fc:	6878      	ldr	r0, [r7, #4]
 80141fe:	f000 f91f 	bl	8014440 <USB_FlushRxFifo>
 8014202:	4603      	mov	r3, r0
 8014204:	2b00      	cmp	r3, #0
 8014206:	d001      	beq.n	801420c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8014208:	2301      	movs	r3, #1
 801420a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 801420c:	68fb      	ldr	r3, [r7, #12]
 801420e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014212:	461a      	mov	r2, r3
 8014214:	2300      	movs	r3, #0
 8014216:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8014218:	68fb      	ldr	r3, [r7, #12]
 801421a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801421e:	461a      	mov	r2, r3
 8014220:	2300      	movs	r3, #0
 8014222:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8014224:	68fb      	ldr	r3, [r7, #12]
 8014226:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801422a:	461a      	mov	r2, r3
 801422c:	2300      	movs	r3, #0
 801422e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014230:	2300      	movs	r3, #0
 8014232:	613b      	str	r3, [r7, #16]
 8014234:	e043      	b.n	80142be <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014236:	693b      	ldr	r3, [r7, #16]
 8014238:	015a      	lsls	r2, r3, #5
 801423a:	68fb      	ldr	r3, [r7, #12]
 801423c:	4413      	add	r3, r2
 801423e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014242:	681b      	ldr	r3, [r3, #0]
 8014244:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014248:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801424c:	d118      	bne.n	8014280 <USB_DevInit+0x164>
    {
      if (i == 0U)
 801424e:	693b      	ldr	r3, [r7, #16]
 8014250:	2b00      	cmp	r3, #0
 8014252:	d10a      	bne.n	801426a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8014254:	693b      	ldr	r3, [r7, #16]
 8014256:	015a      	lsls	r2, r3, #5
 8014258:	68fb      	ldr	r3, [r7, #12]
 801425a:	4413      	add	r3, r2
 801425c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014260:	461a      	mov	r2, r3
 8014262:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8014266:	6013      	str	r3, [r2, #0]
 8014268:	e013      	b.n	8014292 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 801426a:	693b      	ldr	r3, [r7, #16]
 801426c:	015a      	lsls	r2, r3, #5
 801426e:	68fb      	ldr	r3, [r7, #12]
 8014270:	4413      	add	r3, r2
 8014272:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014276:	461a      	mov	r2, r3
 8014278:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 801427c:	6013      	str	r3, [r2, #0]
 801427e:	e008      	b.n	8014292 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8014280:	693b      	ldr	r3, [r7, #16]
 8014282:	015a      	lsls	r2, r3, #5
 8014284:	68fb      	ldr	r3, [r7, #12]
 8014286:	4413      	add	r3, r2
 8014288:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801428c:	461a      	mov	r2, r3
 801428e:	2300      	movs	r3, #0
 8014290:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8014292:	693b      	ldr	r3, [r7, #16]
 8014294:	015a      	lsls	r2, r3, #5
 8014296:	68fb      	ldr	r3, [r7, #12]
 8014298:	4413      	add	r3, r2
 801429a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801429e:	461a      	mov	r2, r3
 80142a0:	2300      	movs	r3, #0
 80142a2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80142a4:	693b      	ldr	r3, [r7, #16]
 80142a6:	015a      	lsls	r2, r3, #5
 80142a8:	68fb      	ldr	r3, [r7, #12]
 80142aa:	4413      	add	r3, r2
 80142ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80142b0:	461a      	mov	r2, r3
 80142b2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80142b6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80142b8:	693b      	ldr	r3, [r7, #16]
 80142ba:	3301      	adds	r3, #1
 80142bc:	613b      	str	r3, [r7, #16]
 80142be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80142c0:	693a      	ldr	r2, [r7, #16]
 80142c2:	429a      	cmp	r2, r3
 80142c4:	d3b7      	bcc.n	8014236 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80142c6:	2300      	movs	r3, #0
 80142c8:	613b      	str	r3, [r7, #16]
 80142ca:	e043      	b.n	8014354 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80142cc:	693b      	ldr	r3, [r7, #16]
 80142ce:	015a      	lsls	r2, r3, #5
 80142d0:	68fb      	ldr	r3, [r7, #12]
 80142d2:	4413      	add	r3, r2
 80142d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80142d8:	681b      	ldr	r3, [r3, #0]
 80142da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80142de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80142e2:	d118      	bne.n	8014316 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80142e4:	693b      	ldr	r3, [r7, #16]
 80142e6:	2b00      	cmp	r3, #0
 80142e8:	d10a      	bne.n	8014300 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80142ea:	693b      	ldr	r3, [r7, #16]
 80142ec:	015a      	lsls	r2, r3, #5
 80142ee:	68fb      	ldr	r3, [r7, #12]
 80142f0:	4413      	add	r3, r2
 80142f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80142f6:	461a      	mov	r2, r3
 80142f8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80142fc:	6013      	str	r3, [r2, #0]
 80142fe:	e013      	b.n	8014328 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8014300:	693b      	ldr	r3, [r7, #16]
 8014302:	015a      	lsls	r2, r3, #5
 8014304:	68fb      	ldr	r3, [r7, #12]
 8014306:	4413      	add	r3, r2
 8014308:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801430c:	461a      	mov	r2, r3
 801430e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8014312:	6013      	str	r3, [r2, #0]
 8014314:	e008      	b.n	8014328 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8014316:	693b      	ldr	r3, [r7, #16]
 8014318:	015a      	lsls	r2, r3, #5
 801431a:	68fb      	ldr	r3, [r7, #12]
 801431c:	4413      	add	r3, r2
 801431e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014322:	461a      	mov	r2, r3
 8014324:	2300      	movs	r3, #0
 8014326:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8014328:	693b      	ldr	r3, [r7, #16]
 801432a:	015a      	lsls	r2, r3, #5
 801432c:	68fb      	ldr	r3, [r7, #12]
 801432e:	4413      	add	r3, r2
 8014330:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014334:	461a      	mov	r2, r3
 8014336:	2300      	movs	r3, #0
 8014338:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 801433a:	693b      	ldr	r3, [r7, #16]
 801433c:	015a      	lsls	r2, r3, #5
 801433e:	68fb      	ldr	r3, [r7, #12]
 8014340:	4413      	add	r3, r2
 8014342:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014346:	461a      	mov	r2, r3
 8014348:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 801434c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801434e:	693b      	ldr	r3, [r7, #16]
 8014350:	3301      	adds	r3, #1
 8014352:	613b      	str	r3, [r7, #16]
 8014354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014356:	693a      	ldr	r2, [r7, #16]
 8014358:	429a      	cmp	r2, r3
 801435a:	d3b7      	bcc.n	80142cc <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 801435c:	68fb      	ldr	r3, [r7, #12]
 801435e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014362:	691b      	ldr	r3, [r3, #16]
 8014364:	68fa      	ldr	r2, [r7, #12]
 8014366:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801436a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801436e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8014370:	687b      	ldr	r3, [r7, #4]
 8014372:	2200      	movs	r2, #0
 8014374:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8014376:	687b      	ldr	r3, [r7, #4]
 8014378:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 801437c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 801437e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014380:	2b00      	cmp	r3, #0
 8014382:	d105      	bne.n	8014390 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	699b      	ldr	r3, [r3, #24]
 8014388:	f043 0210 	orr.w	r2, r3, #16
 801438c:	687b      	ldr	r3, [r7, #4]
 801438e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8014390:	687b      	ldr	r3, [r7, #4]
 8014392:	699a      	ldr	r2, [r3, #24]
 8014394:	4b0e      	ldr	r3, [pc, #56]	; (80143d0 <USB_DevInit+0x2b4>)
 8014396:	4313      	orrs	r3, r2
 8014398:	687a      	ldr	r2, [r7, #4]
 801439a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 801439c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801439e:	2b00      	cmp	r3, #0
 80143a0:	d005      	beq.n	80143ae <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80143a2:	687b      	ldr	r3, [r7, #4]
 80143a4:	699b      	ldr	r3, [r3, #24]
 80143a6:	f043 0208 	orr.w	r2, r3, #8
 80143aa:	687b      	ldr	r3, [r7, #4]
 80143ac:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80143ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80143b0:	2b01      	cmp	r3, #1
 80143b2:	d105      	bne.n	80143c0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80143b4:	687b      	ldr	r3, [r7, #4]
 80143b6:	699a      	ldr	r2, [r3, #24]
 80143b8:	4b06      	ldr	r3, [pc, #24]	; (80143d4 <USB_DevInit+0x2b8>)
 80143ba:	4313      	orrs	r3, r2
 80143bc:	687a      	ldr	r2, [r7, #4]
 80143be:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80143c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80143c2:	4618      	mov	r0, r3
 80143c4:	3718      	adds	r7, #24
 80143c6:	46bd      	mov	sp, r7
 80143c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80143cc:	b004      	add	sp, #16
 80143ce:	4770      	bx	lr
 80143d0:	803c3800 	.word	0x803c3800
 80143d4:	40000004 	.word	0x40000004

080143d8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80143d8:	b480      	push	{r7}
 80143da:	b085      	sub	sp, #20
 80143dc:	af00      	add	r7, sp, #0
 80143de:	6078      	str	r0, [r7, #4]
 80143e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80143e2:	2300      	movs	r3, #0
 80143e4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80143e6:	68fb      	ldr	r3, [r7, #12]
 80143e8:	3301      	adds	r3, #1
 80143ea:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80143ec:	68fb      	ldr	r3, [r7, #12]
 80143ee:	4a13      	ldr	r2, [pc, #76]	; (801443c <USB_FlushTxFifo+0x64>)
 80143f0:	4293      	cmp	r3, r2
 80143f2:	d901      	bls.n	80143f8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80143f4:	2303      	movs	r3, #3
 80143f6:	e01b      	b.n	8014430 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80143f8:	687b      	ldr	r3, [r7, #4]
 80143fa:	691b      	ldr	r3, [r3, #16]
 80143fc:	2b00      	cmp	r3, #0
 80143fe:	daf2      	bge.n	80143e6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8014400:	2300      	movs	r3, #0
 8014402:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8014404:	683b      	ldr	r3, [r7, #0]
 8014406:	019b      	lsls	r3, r3, #6
 8014408:	f043 0220 	orr.w	r2, r3, #32
 801440c:	687b      	ldr	r3, [r7, #4]
 801440e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014410:	68fb      	ldr	r3, [r7, #12]
 8014412:	3301      	adds	r3, #1
 8014414:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8014416:	68fb      	ldr	r3, [r7, #12]
 8014418:	4a08      	ldr	r2, [pc, #32]	; (801443c <USB_FlushTxFifo+0x64>)
 801441a:	4293      	cmp	r3, r2
 801441c:	d901      	bls.n	8014422 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 801441e:	2303      	movs	r3, #3
 8014420:	e006      	b.n	8014430 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8014422:	687b      	ldr	r3, [r7, #4]
 8014424:	691b      	ldr	r3, [r3, #16]
 8014426:	f003 0320 	and.w	r3, r3, #32
 801442a:	2b20      	cmp	r3, #32
 801442c:	d0f0      	beq.n	8014410 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 801442e:	2300      	movs	r3, #0
}
 8014430:	4618      	mov	r0, r3
 8014432:	3714      	adds	r7, #20
 8014434:	46bd      	mov	sp, r7
 8014436:	f85d 7b04 	ldr.w	r7, [sp], #4
 801443a:	4770      	bx	lr
 801443c:	00030d40 	.word	0x00030d40

08014440 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8014440:	b480      	push	{r7}
 8014442:	b085      	sub	sp, #20
 8014444:	af00      	add	r7, sp, #0
 8014446:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014448:	2300      	movs	r3, #0
 801444a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801444c:	68fb      	ldr	r3, [r7, #12]
 801444e:	3301      	adds	r3, #1
 8014450:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8014452:	68fb      	ldr	r3, [r7, #12]
 8014454:	4a11      	ldr	r2, [pc, #68]	; (801449c <USB_FlushRxFifo+0x5c>)
 8014456:	4293      	cmp	r3, r2
 8014458:	d901      	bls.n	801445e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 801445a:	2303      	movs	r3, #3
 801445c:	e018      	b.n	8014490 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801445e:	687b      	ldr	r3, [r7, #4]
 8014460:	691b      	ldr	r3, [r3, #16]
 8014462:	2b00      	cmp	r3, #0
 8014464:	daf2      	bge.n	801444c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8014466:	2300      	movs	r3, #0
 8014468:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 801446a:	687b      	ldr	r3, [r7, #4]
 801446c:	2210      	movs	r2, #16
 801446e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014470:	68fb      	ldr	r3, [r7, #12]
 8014472:	3301      	adds	r3, #1
 8014474:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8014476:	68fb      	ldr	r3, [r7, #12]
 8014478:	4a08      	ldr	r2, [pc, #32]	; (801449c <USB_FlushRxFifo+0x5c>)
 801447a:	4293      	cmp	r3, r2
 801447c:	d901      	bls.n	8014482 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 801447e:	2303      	movs	r3, #3
 8014480:	e006      	b.n	8014490 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8014482:	687b      	ldr	r3, [r7, #4]
 8014484:	691b      	ldr	r3, [r3, #16]
 8014486:	f003 0310 	and.w	r3, r3, #16
 801448a:	2b10      	cmp	r3, #16
 801448c:	d0f0      	beq.n	8014470 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 801448e:	2300      	movs	r3, #0
}
 8014490:	4618      	mov	r0, r3
 8014492:	3714      	adds	r7, #20
 8014494:	46bd      	mov	sp, r7
 8014496:	f85d 7b04 	ldr.w	r7, [sp], #4
 801449a:	4770      	bx	lr
 801449c:	00030d40 	.word	0x00030d40

080144a0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80144a0:	b480      	push	{r7}
 80144a2:	b085      	sub	sp, #20
 80144a4:	af00      	add	r7, sp, #0
 80144a6:	6078      	str	r0, [r7, #4]
 80144a8:	460b      	mov	r3, r1
 80144aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80144ac:	687b      	ldr	r3, [r7, #4]
 80144ae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80144b0:	68fb      	ldr	r3, [r7, #12]
 80144b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80144b6:	681a      	ldr	r2, [r3, #0]
 80144b8:	78fb      	ldrb	r3, [r7, #3]
 80144ba:	68f9      	ldr	r1, [r7, #12]
 80144bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80144c0:	4313      	orrs	r3, r2
 80144c2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80144c4:	2300      	movs	r3, #0
}
 80144c6:	4618      	mov	r0, r3
 80144c8:	3714      	adds	r7, #20
 80144ca:	46bd      	mov	sp, r7
 80144cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144d0:	4770      	bx	lr

080144d2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80144d2:	b480      	push	{r7}
 80144d4:	b087      	sub	sp, #28
 80144d6:	af00      	add	r7, sp, #0
 80144d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80144da:	687b      	ldr	r3, [r7, #4]
 80144dc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80144de:	693b      	ldr	r3, [r7, #16]
 80144e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80144e4:	689b      	ldr	r3, [r3, #8]
 80144e6:	f003 0306 	and.w	r3, r3, #6
 80144ea:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80144ec:	68fb      	ldr	r3, [r7, #12]
 80144ee:	2b00      	cmp	r3, #0
 80144f0:	d102      	bne.n	80144f8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80144f2:	2300      	movs	r3, #0
 80144f4:	75fb      	strb	r3, [r7, #23]
 80144f6:	e00a      	b.n	801450e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80144f8:	68fb      	ldr	r3, [r7, #12]
 80144fa:	2b02      	cmp	r3, #2
 80144fc:	d002      	beq.n	8014504 <USB_GetDevSpeed+0x32>
 80144fe:	68fb      	ldr	r3, [r7, #12]
 8014500:	2b06      	cmp	r3, #6
 8014502:	d102      	bne.n	801450a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8014504:	2302      	movs	r3, #2
 8014506:	75fb      	strb	r3, [r7, #23]
 8014508:	e001      	b.n	801450e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 801450a:	230f      	movs	r3, #15
 801450c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 801450e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014510:	4618      	mov	r0, r3
 8014512:	371c      	adds	r7, #28
 8014514:	46bd      	mov	sp, r7
 8014516:	f85d 7b04 	ldr.w	r7, [sp], #4
 801451a:	4770      	bx	lr

0801451c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 801451c:	b480      	push	{r7}
 801451e:	b085      	sub	sp, #20
 8014520:	af00      	add	r7, sp, #0
 8014522:	6078      	str	r0, [r7, #4]
 8014524:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801452a:	683b      	ldr	r3, [r7, #0]
 801452c:	781b      	ldrb	r3, [r3, #0]
 801452e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014530:	683b      	ldr	r3, [r7, #0]
 8014532:	785b      	ldrb	r3, [r3, #1]
 8014534:	2b01      	cmp	r3, #1
 8014536:	d139      	bne.n	80145ac <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8014538:	68fb      	ldr	r3, [r7, #12]
 801453a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801453e:	69da      	ldr	r2, [r3, #28]
 8014540:	683b      	ldr	r3, [r7, #0]
 8014542:	781b      	ldrb	r3, [r3, #0]
 8014544:	f003 030f 	and.w	r3, r3, #15
 8014548:	2101      	movs	r1, #1
 801454a:	fa01 f303 	lsl.w	r3, r1, r3
 801454e:	b29b      	uxth	r3, r3
 8014550:	68f9      	ldr	r1, [r7, #12]
 8014552:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8014556:	4313      	orrs	r3, r2
 8014558:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 801455a:	68bb      	ldr	r3, [r7, #8]
 801455c:	015a      	lsls	r2, r3, #5
 801455e:	68fb      	ldr	r3, [r7, #12]
 8014560:	4413      	add	r3, r2
 8014562:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014566:	681b      	ldr	r3, [r3, #0]
 8014568:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801456c:	2b00      	cmp	r3, #0
 801456e:	d153      	bne.n	8014618 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014570:	68bb      	ldr	r3, [r7, #8]
 8014572:	015a      	lsls	r2, r3, #5
 8014574:	68fb      	ldr	r3, [r7, #12]
 8014576:	4413      	add	r3, r2
 8014578:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801457c:	681a      	ldr	r2, [r3, #0]
 801457e:	683b      	ldr	r3, [r7, #0]
 8014580:	689b      	ldr	r3, [r3, #8]
 8014582:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014586:	683b      	ldr	r3, [r7, #0]
 8014588:	791b      	ldrb	r3, [r3, #4]
 801458a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801458c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801458e:	68bb      	ldr	r3, [r7, #8]
 8014590:	059b      	lsls	r3, r3, #22
 8014592:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014594:	431a      	orrs	r2, r3
 8014596:	68bb      	ldr	r3, [r7, #8]
 8014598:	0159      	lsls	r1, r3, #5
 801459a:	68fb      	ldr	r3, [r7, #12]
 801459c:	440b      	add	r3, r1
 801459e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80145a2:	4619      	mov	r1, r3
 80145a4:	4b20      	ldr	r3, [pc, #128]	; (8014628 <USB_ActivateEndpoint+0x10c>)
 80145a6:	4313      	orrs	r3, r2
 80145a8:	600b      	str	r3, [r1, #0]
 80145aa:	e035      	b.n	8014618 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80145ac:	68fb      	ldr	r3, [r7, #12]
 80145ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80145b2:	69da      	ldr	r2, [r3, #28]
 80145b4:	683b      	ldr	r3, [r7, #0]
 80145b6:	781b      	ldrb	r3, [r3, #0]
 80145b8:	f003 030f 	and.w	r3, r3, #15
 80145bc:	2101      	movs	r1, #1
 80145be:	fa01 f303 	lsl.w	r3, r1, r3
 80145c2:	041b      	lsls	r3, r3, #16
 80145c4:	68f9      	ldr	r1, [r7, #12]
 80145c6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80145ca:	4313      	orrs	r3, r2
 80145cc:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80145ce:	68bb      	ldr	r3, [r7, #8]
 80145d0:	015a      	lsls	r2, r3, #5
 80145d2:	68fb      	ldr	r3, [r7, #12]
 80145d4:	4413      	add	r3, r2
 80145d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80145da:	681b      	ldr	r3, [r3, #0]
 80145dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80145e0:	2b00      	cmp	r3, #0
 80145e2:	d119      	bne.n	8014618 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80145e4:	68bb      	ldr	r3, [r7, #8]
 80145e6:	015a      	lsls	r2, r3, #5
 80145e8:	68fb      	ldr	r3, [r7, #12]
 80145ea:	4413      	add	r3, r2
 80145ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80145f0:	681a      	ldr	r2, [r3, #0]
 80145f2:	683b      	ldr	r3, [r7, #0]
 80145f4:	689b      	ldr	r3, [r3, #8]
 80145f6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80145fa:	683b      	ldr	r3, [r7, #0]
 80145fc:	791b      	ldrb	r3, [r3, #4]
 80145fe:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014600:	430b      	orrs	r3, r1
 8014602:	431a      	orrs	r2, r3
 8014604:	68bb      	ldr	r3, [r7, #8]
 8014606:	0159      	lsls	r1, r3, #5
 8014608:	68fb      	ldr	r3, [r7, #12]
 801460a:	440b      	add	r3, r1
 801460c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014610:	4619      	mov	r1, r3
 8014612:	4b05      	ldr	r3, [pc, #20]	; (8014628 <USB_ActivateEndpoint+0x10c>)
 8014614:	4313      	orrs	r3, r2
 8014616:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8014618:	2300      	movs	r3, #0
}
 801461a:	4618      	mov	r0, r3
 801461c:	3714      	adds	r7, #20
 801461e:	46bd      	mov	sp, r7
 8014620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014624:	4770      	bx	lr
 8014626:	bf00      	nop
 8014628:	10008000 	.word	0x10008000

0801462c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 801462c:	b480      	push	{r7}
 801462e:	b085      	sub	sp, #20
 8014630:	af00      	add	r7, sp, #0
 8014632:	6078      	str	r0, [r7, #4]
 8014634:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014636:	687b      	ldr	r3, [r7, #4]
 8014638:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801463a:	683b      	ldr	r3, [r7, #0]
 801463c:	781b      	ldrb	r3, [r3, #0]
 801463e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8014640:	683b      	ldr	r3, [r7, #0]
 8014642:	785b      	ldrb	r3, [r3, #1]
 8014644:	2b01      	cmp	r3, #1
 8014646:	d161      	bne.n	801470c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014648:	68bb      	ldr	r3, [r7, #8]
 801464a:	015a      	lsls	r2, r3, #5
 801464c:	68fb      	ldr	r3, [r7, #12]
 801464e:	4413      	add	r3, r2
 8014650:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014654:	681b      	ldr	r3, [r3, #0]
 8014656:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801465a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801465e:	d11f      	bne.n	80146a0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8014660:	68bb      	ldr	r3, [r7, #8]
 8014662:	015a      	lsls	r2, r3, #5
 8014664:	68fb      	ldr	r3, [r7, #12]
 8014666:	4413      	add	r3, r2
 8014668:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801466c:	681b      	ldr	r3, [r3, #0]
 801466e:	68ba      	ldr	r2, [r7, #8]
 8014670:	0151      	lsls	r1, r2, #5
 8014672:	68fa      	ldr	r2, [r7, #12]
 8014674:	440a      	add	r2, r1
 8014676:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801467a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 801467e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8014680:	68bb      	ldr	r3, [r7, #8]
 8014682:	015a      	lsls	r2, r3, #5
 8014684:	68fb      	ldr	r3, [r7, #12]
 8014686:	4413      	add	r3, r2
 8014688:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801468c:	681b      	ldr	r3, [r3, #0]
 801468e:	68ba      	ldr	r2, [r7, #8]
 8014690:	0151      	lsls	r1, r2, #5
 8014692:	68fa      	ldr	r2, [r7, #12]
 8014694:	440a      	add	r2, r1
 8014696:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801469a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801469e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80146a0:	68fb      	ldr	r3, [r7, #12]
 80146a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80146a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80146a8:	683b      	ldr	r3, [r7, #0]
 80146aa:	781b      	ldrb	r3, [r3, #0]
 80146ac:	f003 030f 	and.w	r3, r3, #15
 80146b0:	2101      	movs	r1, #1
 80146b2:	fa01 f303 	lsl.w	r3, r1, r3
 80146b6:	b29b      	uxth	r3, r3
 80146b8:	43db      	mvns	r3, r3
 80146ba:	68f9      	ldr	r1, [r7, #12]
 80146bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80146c0:	4013      	ands	r3, r2
 80146c2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80146c4:	68fb      	ldr	r3, [r7, #12]
 80146c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80146ca:	69da      	ldr	r2, [r3, #28]
 80146cc:	683b      	ldr	r3, [r7, #0]
 80146ce:	781b      	ldrb	r3, [r3, #0]
 80146d0:	f003 030f 	and.w	r3, r3, #15
 80146d4:	2101      	movs	r1, #1
 80146d6:	fa01 f303 	lsl.w	r3, r1, r3
 80146da:	b29b      	uxth	r3, r3
 80146dc:	43db      	mvns	r3, r3
 80146de:	68f9      	ldr	r1, [r7, #12]
 80146e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80146e4:	4013      	ands	r3, r2
 80146e6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80146e8:	68bb      	ldr	r3, [r7, #8]
 80146ea:	015a      	lsls	r2, r3, #5
 80146ec:	68fb      	ldr	r3, [r7, #12]
 80146ee:	4413      	add	r3, r2
 80146f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80146f4:	681a      	ldr	r2, [r3, #0]
 80146f6:	68bb      	ldr	r3, [r7, #8]
 80146f8:	0159      	lsls	r1, r3, #5
 80146fa:	68fb      	ldr	r3, [r7, #12]
 80146fc:	440b      	add	r3, r1
 80146fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014702:	4619      	mov	r1, r3
 8014704:	4b35      	ldr	r3, [pc, #212]	; (80147dc <USB_DeactivateEndpoint+0x1b0>)
 8014706:	4013      	ands	r3, r2
 8014708:	600b      	str	r3, [r1, #0]
 801470a:	e060      	b.n	80147ce <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801470c:	68bb      	ldr	r3, [r7, #8]
 801470e:	015a      	lsls	r2, r3, #5
 8014710:	68fb      	ldr	r3, [r7, #12]
 8014712:	4413      	add	r3, r2
 8014714:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014718:	681b      	ldr	r3, [r3, #0]
 801471a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801471e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014722:	d11f      	bne.n	8014764 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8014724:	68bb      	ldr	r3, [r7, #8]
 8014726:	015a      	lsls	r2, r3, #5
 8014728:	68fb      	ldr	r3, [r7, #12]
 801472a:	4413      	add	r3, r2
 801472c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014730:	681b      	ldr	r3, [r3, #0]
 8014732:	68ba      	ldr	r2, [r7, #8]
 8014734:	0151      	lsls	r1, r2, #5
 8014736:	68fa      	ldr	r2, [r7, #12]
 8014738:	440a      	add	r2, r1
 801473a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801473e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8014742:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8014744:	68bb      	ldr	r3, [r7, #8]
 8014746:	015a      	lsls	r2, r3, #5
 8014748:	68fb      	ldr	r3, [r7, #12]
 801474a:	4413      	add	r3, r2
 801474c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014750:	681b      	ldr	r3, [r3, #0]
 8014752:	68ba      	ldr	r2, [r7, #8]
 8014754:	0151      	lsls	r1, r2, #5
 8014756:	68fa      	ldr	r2, [r7, #12]
 8014758:	440a      	add	r2, r1
 801475a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801475e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8014762:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8014764:	68fb      	ldr	r3, [r7, #12]
 8014766:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801476a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801476c:	683b      	ldr	r3, [r7, #0]
 801476e:	781b      	ldrb	r3, [r3, #0]
 8014770:	f003 030f 	and.w	r3, r3, #15
 8014774:	2101      	movs	r1, #1
 8014776:	fa01 f303 	lsl.w	r3, r1, r3
 801477a:	041b      	lsls	r3, r3, #16
 801477c:	43db      	mvns	r3, r3
 801477e:	68f9      	ldr	r1, [r7, #12]
 8014780:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8014784:	4013      	ands	r3, r2
 8014786:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8014788:	68fb      	ldr	r3, [r7, #12]
 801478a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801478e:	69da      	ldr	r2, [r3, #28]
 8014790:	683b      	ldr	r3, [r7, #0]
 8014792:	781b      	ldrb	r3, [r3, #0]
 8014794:	f003 030f 	and.w	r3, r3, #15
 8014798:	2101      	movs	r1, #1
 801479a:	fa01 f303 	lsl.w	r3, r1, r3
 801479e:	041b      	lsls	r3, r3, #16
 80147a0:	43db      	mvns	r3, r3
 80147a2:	68f9      	ldr	r1, [r7, #12]
 80147a4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80147a8:	4013      	ands	r3, r2
 80147aa:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80147ac:	68bb      	ldr	r3, [r7, #8]
 80147ae:	015a      	lsls	r2, r3, #5
 80147b0:	68fb      	ldr	r3, [r7, #12]
 80147b2:	4413      	add	r3, r2
 80147b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80147b8:	681a      	ldr	r2, [r3, #0]
 80147ba:	68bb      	ldr	r3, [r7, #8]
 80147bc:	0159      	lsls	r1, r3, #5
 80147be:	68fb      	ldr	r3, [r7, #12]
 80147c0:	440b      	add	r3, r1
 80147c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80147c6:	4619      	mov	r1, r3
 80147c8:	4b05      	ldr	r3, [pc, #20]	; (80147e0 <USB_DeactivateEndpoint+0x1b4>)
 80147ca:	4013      	ands	r3, r2
 80147cc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80147ce:	2300      	movs	r3, #0
}
 80147d0:	4618      	mov	r0, r3
 80147d2:	3714      	adds	r7, #20
 80147d4:	46bd      	mov	sp, r7
 80147d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147da:	4770      	bx	lr
 80147dc:	ec337800 	.word	0xec337800
 80147e0:	eff37800 	.word	0xeff37800

080147e4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80147e4:	b580      	push	{r7, lr}
 80147e6:	b08a      	sub	sp, #40	; 0x28
 80147e8:	af02      	add	r7, sp, #8
 80147ea:	60f8      	str	r0, [r7, #12]
 80147ec:	60b9      	str	r1, [r7, #8]
 80147ee:	4613      	mov	r3, r2
 80147f0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80147f2:	68fb      	ldr	r3, [r7, #12]
 80147f4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80147f6:	68bb      	ldr	r3, [r7, #8]
 80147f8:	781b      	ldrb	r3, [r3, #0]
 80147fa:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80147fc:	68bb      	ldr	r3, [r7, #8]
 80147fe:	785b      	ldrb	r3, [r3, #1]
 8014800:	2b01      	cmp	r3, #1
 8014802:	f040 8181 	bne.w	8014b08 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8014806:	68bb      	ldr	r3, [r7, #8]
 8014808:	691b      	ldr	r3, [r3, #16]
 801480a:	2b00      	cmp	r3, #0
 801480c:	d132      	bne.n	8014874 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801480e:	69bb      	ldr	r3, [r7, #24]
 8014810:	015a      	lsls	r2, r3, #5
 8014812:	69fb      	ldr	r3, [r7, #28]
 8014814:	4413      	add	r3, r2
 8014816:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801481a:	691a      	ldr	r2, [r3, #16]
 801481c:	69bb      	ldr	r3, [r7, #24]
 801481e:	0159      	lsls	r1, r3, #5
 8014820:	69fb      	ldr	r3, [r7, #28]
 8014822:	440b      	add	r3, r1
 8014824:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014828:	4619      	mov	r1, r3
 801482a:	4ba5      	ldr	r3, [pc, #660]	; (8014ac0 <USB_EPStartXfer+0x2dc>)
 801482c:	4013      	ands	r3, r2
 801482e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8014830:	69bb      	ldr	r3, [r7, #24]
 8014832:	015a      	lsls	r2, r3, #5
 8014834:	69fb      	ldr	r3, [r7, #28]
 8014836:	4413      	add	r3, r2
 8014838:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801483c:	691b      	ldr	r3, [r3, #16]
 801483e:	69ba      	ldr	r2, [r7, #24]
 8014840:	0151      	lsls	r1, r2, #5
 8014842:	69fa      	ldr	r2, [r7, #28]
 8014844:	440a      	add	r2, r1
 8014846:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801484a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801484e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014850:	69bb      	ldr	r3, [r7, #24]
 8014852:	015a      	lsls	r2, r3, #5
 8014854:	69fb      	ldr	r3, [r7, #28]
 8014856:	4413      	add	r3, r2
 8014858:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801485c:	691a      	ldr	r2, [r3, #16]
 801485e:	69bb      	ldr	r3, [r7, #24]
 8014860:	0159      	lsls	r1, r3, #5
 8014862:	69fb      	ldr	r3, [r7, #28]
 8014864:	440b      	add	r3, r1
 8014866:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801486a:	4619      	mov	r1, r3
 801486c:	4b95      	ldr	r3, [pc, #596]	; (8014ac4 <USB_EPStartXfer+0x2e0>)
 801486e:	4013      	ands	r3, r2
 8014870:	610b      	str	r3, [r1, #16]
 8014872:	e092      	b.n	801499a <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014874:	69bb      	ldr	r3, [r7, #24]
 8014876:	015a      	lsls	r2, r3, #5
 8014878:	69fb      	ldr	r3, [r7, #28]
 801487a:	4413      	add	r3, r2
 801487c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014880:	691a      	ldr	r2, [r3, #16]
 8014882:	69bb      	ldr	r3, [r7, #24]
 8014884:	0159      	lsls	r1, r3, #5
 8014886:	69fb      	ldr	r3, [r7, #28]
 8014888:	440b      	add	r3, r1
 801488a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801488e:	4619      	mov	r1, r3
 8014890:	4b8c      	ldr	r3, [pc, #560]	; (8014ac4 <USB_EPStartXfer+0x2e0>)
 8014892:	4013      	ands	r3, r2
 8014894:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014896:	69bb      	ldr	r3, [r7, #24]
 8014898:	015a      	lsls	r2, r3, #5
 801489a:	69fb      	ldr	r3, [r7, #28]
 801489c:	4413      	add	r3, r2
 801489e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80148a2:	691a      	ldr	r2, [r3, #16]
 80148a4:	69bb      	ldr	r3, [r7, #24]
 80148a6:	0159      	lsls	r1, r3, #5
 80148a8:	69fb      	ldr	r3, [r7, #28]
 80148aa:	440b      	add	r3, r1
 80148ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80148b0:	4619      	mov	r1, r3
 80148b2:	4b83      	ldr	r3, [pc, #524]	; (8014ac0 <USB_EPStartXfer+0x2dc>)
 80148b4:	4013      	ands	r3, r2
 80148b6:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 80148b8:	69bb      	ldr	r3, [r7, #24]
 80148ba:	2b00      	cmp	r3, #0
 80148bc:	d11a      	bne.n	80148f4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80148be:	68bb      	ldr	r3, [r7, #8]
 80148c0:	691a      	ldr	r2, [r3, #16]
 80148c2:	68bb      	ldr	r3, [r7, #8]
 80148c4:	689b      	ldr	r3, [r3, #8]
 80148c6:	429a      	cmp	r2, r3
 80148c8:	d903      	bls.n	80148d2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80148ca:	68bb      	ldr	r3, [r7, #8]
 80148cc:	689a      	ldr	r2, [r3, #8]
 80148ce:	68bb      	ldr	r3, [r7, #8]
 80148d0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80148d2:	69bb      	ldr	r3, [r7, #24]
 80148d4:	015a      	lsls	r2, r3, #5
 80148d6:	69fb      	ldr	r3, [r7, #28]
 80148d8:	4413      	add	r3, r2
 80148da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80148de:	691b      	ldr	r3, [r3, #16]
 80148e0:	69ba      	ldr	r2, [r7, #24]
 80148e2:	0151      	lsls	r1, r2, #5
 80148e4:	69fa      	ldr	r2, [r7, #28]
 80148e6:	440a      	add	r2, r1
 80148e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80148ec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80148f0:	6113      	str	r3, [r2, #16]
 80148f2:	e01b      	b.n	801492c <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80148f4:	69bb      	ldr	r3, [r7, #24]
 80148f6:	015a      	lsls	r2, r3, #5
 80148f8:	69fb      	ldr	r3, [r7, #28]
 80148fa:	4413      	add	r3, r2
 80148fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014900:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8014902:	68bb      	ldr	r3, [r7, #8]
 8014904:	6919      	ldr	r1, [r3, #16]
 8014906:	68bb      	ldr	r3, [r7, #8]
 8014908:	689b      	ldr	r3, [r3, #8]
 801490a:	440b      	add	r3, r1
 801490c:	1e59      	subs	r1, r3, #1
 801490e:	68bb      	ldr	r3, [r7, #8]
 8014910:	689b      	ldr	r3, [r3, #8]
 8014912:	fbb1 f3f3 	udiv	r3, r1, r3
 8014916:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8014918:	4b6b      	ldr	r3, [pc, #428]	; (8014ac8 <USB_EPStartXfer+0x2e4>)
 801491a:	400b      	ands	r3, r1
 801491c:	69b9      	ldr	r1, [r7, #24]
 801491e:	0148      	lsls	r0, r1, #5
 8014920:	69f9      	ldr	r1, [r7, #28]
 8014922:	4401      	add	r1, r0
 8014924:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8014928:	4313      	orrs	r3, r2
 801492a:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 801492c:	69bb      	ldr	r3, [r7, #24]
 801492e:	015a      	lsls	r2, r3, #5
 8014930:	69fb      	ldr	r3, [r7, #28]
 8014932:	4413      	add	r3, r2
 8014934:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014938:	691a      	ldr	r2, [r3, #16]
 801493a:	68bb      	ldr	r3, [r7, #8]
 801493c:	691b      	ldr	r3, [r3, #16]
 801493e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014942:	69b9      	ldr	r1, [r7, #24]
 8014944:	0148      	lsls	r0, r1, #5
 8014946:	69f9      	ldr	r1, [r7, #28]
 8014948:	4401      	add	r1, r0
 801494a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 801494e:	4313      	orrs	r3, r2
 8014950:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8014952:	68bb      	ldr	r3, [r7, #8]
 8014954:	791b      	ldrb	r3, [r3, #4]
 8014956:	2b01      	cmp	r3, #1
 8014958:	d11f      	bne.n	801499a <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 801495a:	69bb      	ldr	r3, [r7, #24]
 801495c:	015a      	lsls	r2, r3, #5
 801495e:	69fb      	ldr	r3, [r7, #28]
 8014960:	4413      	add	r3, r2
 8014962:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014966:	691b      	ldr	r3, [r3, #16]
 8014968:	69ba      	ldr	r2, [r7, #24]
 801496a:	0151      	lsls	r1, r2, #5
 801496c:	69fa      	ldr	r2, [r7, #28]
 801496e:	440a      	add	r2, r1
 8014970:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014974:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8014978:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 801497a:	69bb      	ldr	r3, [r7, #24]
 801497c:	015a      	lsls	r2, r3, #5
 801497e:	69fb      	ldr	r3, [r7, #28]
 8014980:	4413      	add	r3, r2
 8014982:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014986:	691b      	ldr	r3, [r3, #16]
 8014988:	69ba      	ldr	r2, [r7, #24]
 801498a:	0151      	lsls	r1, r2, #5
 801498c:	69fa      	ldr	r2, [r7, #28]
 801498e:	440a      	add	r2, r1
 8014990:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014994:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8014998:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 801499a:	79fb      	ldrb	r3, [r7, #7]
 801499c:	2b01      	cmp	r3, #1
 801499e:	d14b      	bne.n	8014a38 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80149a0:	68bb      	ldr	r3, [r7, #8]
 80149a2:	69db      	ldr	r3, [r3, #28]
 80149a4:	2b00      	cmp	r3, #0
 80149a6:	d009      	beq.n	80149bc <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80149a8:	69bb      	ldr	r3, [r7, #24]
 80149aa:	015a      	lsls	r2, r3, #5
 80149ac:	69fb      	ldr	r3, [r7, #28]
 80149ae:	4413      	add	r3, r2
 80149b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80149b4:	461a      	mov	r2, r3
 80149b6:	68bb      	ldr	r3, [r7, #8]
 80149b8:	69db      	ldr	r3, [r3, #28]
 80149ba:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80149bc:	68bb      	ldr	r3, [r7, #8]
 80149be:	791b      	ldrb	r3, [r3, #4]
 80149c0:	2b01      	cmp	r3, #1
 80149c2:	d128      	bne.n	8014a16 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80149c4:	69fb      	ldr	r3, [r7, #28]
 80149c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80149ca:	689b      	ldr	r3, [r3, #8]
 80149cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80149d0:	2b00      	cmp	r3, #0
 80149d2:	d110      	bne.n	80149f6 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80149d4:	69bb      	ldr	r3, [r7, #24]
 80149d6:	015a      	lsls	r2, r3, #5
 80149d8:	69fb      	ldr	r3, [r7, #28]
 80149da:	4413      	add	r3, r2
 80149dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80149e0:	681b      	ldr	r3, [r3, #0]
 80149e2:	69ba      	ldr	r2, [r7, #24]
 80149e4:	0151      	lsls	r1, r2, #5
 80149e6:	69fa      	ldr	r2, [r7, #28]
 80149e8:	440a      	add	r2, r1
 80149ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80149ee:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80149f2:	6013      	str	r3, [r2, #0]
 80149f4:	e00f      	b.n	8014a16 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80149f6:	69bb      	ldr	r3, [r7, #24]
 80149f8:	015a      	lsls	r2, r3, #5
 80149fa:	69fb      	ldr	r3, [r7, #28]
 80149fc:	4413      	add	r3, r2
 80149fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014a02:	681b      	ldr	r3, [r3, #0]
 8014a04:	69ba      	ldr	r2, [r7, #24]
 8014a06:	0151      	lsls	r1, r2, #5
 8014a08:	69fa      	ldr	r2, [r7, #28]
 8014a0a:	440a      	add	r2, r1
 8014a0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014a10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8014a14:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014a16:	69bb      	ldr	r3, [r7, #24]
 8014a18:	015a      	lsls	r2, r3, #5
 8014a1a:	69fb      	ldr	r3, [r7, #28]
 8014a1c:	4413      	add	r3, r2
 8014a1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014a22:	681b      	ldr	r3, [r3, #0]
 8014a24:	69ba      	ldr	r2, [r7, #24]
 8014a26:	0151      	lsls	r1, r2, #5
 8014a28:	69fa      	ldr	r2, [r7, #28]
 8014a2a:	440a      	add	r2, r1
 8014a2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014a30:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8014a34:	6013      	str	r3, [r2, #0]
 8014a36:	e16a      	b.n	8014d0e <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014a38:	69bb      	ldr	r3, [r7, #24]
 8014a3a:	015a      	lsls	r2, r3, #5
 8014a3c:	69fb      	ldr	r3, [r7, #28]
 8014a3e:	4413      	add	r3, r2
 8014a40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014a44:	681b      	ldr	r3, [r3, #0]
 8014a46:	69ba      	ldr	r2, [r7, #24]
 8014a48:	0151      	lsls	r1, r2, #5
 8014a4a:	69fa      	ldr	r2, [r7, #28]
 8014a4c:	440a      	add	r2, r1
 8014a4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014a52:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8014a56:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8014a58:	68bb      	ldr	r3, [r7, #8]
 8014a5a:	791b      	ldrb	r3, [r3, #4]
 8014a5c:	2b01      	cmp	r3, #1
 8014a5e:	d015      	beq.n	8014a8c <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8014a60:	68bb      	ldr	r3, [r7, #8]
 8014a62:	691b      	ldr	r3, [r3, #16]
 8014a64:	2b00      	cmp	r3, #0
 8014a66:	f000 8152 	beq.w	8014d0e <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8014a6a:	69fb      	ldr	r3, [r7, #28]
 8014a6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014a70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8014a72:	68bb      	ldr	r3, [r7, #8]
 8014a74:	781b      	ldrb	r3, [r3, #0]
 8014a76:	f003 030f 	and.w	r3, r3, #15
 8014a7a:	2101      	movs	r1, #1
 8014a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8014a80:	69f9      	ldr	r1, [r7, #28]
 8014a82:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8014a86:	4313      	orrs	r3, r2
 8014a88:	634b      	str	r3, [r1, #52]	; 0x34
 8014a8a:	e140      	b.n	8014d0e <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014a8c:	69fb      	ldr	r3, [r7, #28]
 8014a8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014a92:	689b      	ldr	r3, [r3, #8]
 8014a94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8014a98:	2b00      	cmp	r3, #0
 8014a9a:	d117      	bne.n	8014acc <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8014a9c:	69bb      	ldr	r3, [r7, #24]
 8014a9e:	015a      	lsls	r2, r3, #5
 8014aa0:	69fb      	ldr	r3, [r7, #28]
 8014aa2:	4413      	add	r3, r2
 8014aa4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014aa8:	681b      	ldr	r3, [r3, #0]
 8014aaa:	69ba      	ldr	r2, [r7, #24]
 8014aac:	0151      	lsls	r1, r2, #5
 8014aae:	69fa      	ldr	r2, [r7, #28]
 8014ab0:	440a      	add	r2, r1
 8014ab2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014ab6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8014aba:	6013      	str	r3, [r2, #0]
 8014abc:	e016      	b.n	8014aec <USB_EPStartXfer+0x308>
 8014abe:	bf00      	nop
 8014ac0:	e007ffff 	.word	0xe007ffff
 8014ac4:	fff80000 	.word	0xfff80000
 8014ac8:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8014acc:	69bb      	ldr	r3, [r7, #24]
 8014ace:	015a      	lsls	r2, r3, #5
 8014ad0:	69fb      	ldr	r3, [r7, #28]
 8014ad2:	4413      	add	r3, r2
 8014ad4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014ad8:	681b      	ldr	r3, [r3, #0]
 8014ada:	69ba      	ldr	r2, [r7, #24]
 8014adc:	0151      	lsls	r1, r2, #5
 8014ade:	69fa      	ldr	r2, [r7, #28]
 8014ae0:	440a      	add	r2, r1
 8014ae2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014ae6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8014aea:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8014aec:	68bb      	ldr	r3, [r7, #8]
 8014aee:	68d9      	ldr	r1, [r3, #12]
 8014af0:	68bb      	ldr	r3, [r7, #8]
 8014af2:	781a      	ldrb	r2, [r3, #0]
 8014af4:	68bb      	ldr	r3, [r7, #8]
 8014af6:	691b      	ldr	r3, [r3, #16]
 8014af8:	b298      	uxth	r0, r3
 8014afa:	79fb      	ldrb	r3, [r7, #7]
 8014afc:	9300      	str	r3, [sp, #0]
 8014afe:	4603      	mov	r3, r0
 8014b00:	68f8      	ldr	r0, [r7, #12]
 8014b02:	f000 f9b9 	bl	8014e78 <USB_WritePacket>
 8014b06:	e102      	b.n	8014d0e <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8014b08:	69bb      	ldr	r3, [r7, #24]
 8014b0a:	015a      	lsls	r2, r3, #5
 8014b0c:	69fb      	ldr	r3, [r7, #28]
 8014b0e:	4413      	add	r3, r2
 8014b10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014b14:	691a      	ldr	r2, [r3, #16]
 8014b16:	69bb      	ldr	r3, [r7, #24]
 8014b18:	0159      	lsls	r1, r3, #5
 8014b1a:	69fb      	ldr	r3, [r7, #28]
 8014b1c:	440b      	add	r3, r1
 8014b1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014b22:	4619      	mov	r1, r3
 8014b24:	4b7c      	ldr	r3, [pc, #496]	; (8014d18 <USB_EPStartXfer+0x534>)
 8014b26:	4013      	ands	r3, r2
 8014b28:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8014b2a:	69bb      	ldr	r3, [r7, #24]
 8014b2c:	015a      	lsls	r2, r3, #5
 8014b2e:	69fb      	ldr	r3, [r7, #28]
 8014b30:	4413      	add	r3, r2
 8014b32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014b36:	691a      	ldr	r2, [r3, #16]
 8014b38:	69bb      	ldr	r3, [r7, #24]
 8014b3a:	0159      	lsls	r1, r3, #5
 8014b3c:	69fb      	ldr	r3, [r7, #28]
 8014b3e:	440b      	add	r3, r1
 8014b40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014b44:	4619      	mov	r1, r3
 8014b46:	4b75      	ldr	r3, [pc, #468]	; (8014d1c <USB_EPStartXfer+0x538>)
 8014b48:	4013      	ands	r3, r2
 8014b4a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8014b4c:	69bb      	ldr	r3, [r7, #24]
 8014b4e:	2b00      	cmp	r3, #0
 8014b50:	d12f      	bne.n	8014bb2 <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 8014b52:	68bb      	ldr	r3, [r7, #8]
 8014b54:	691b      	ldr	r3, [r3, #16]
 8014b56:	2b00      	cmp	r3, #0
 8014b58:	d003      	beq.n	8014b62 <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 8014b5a:	68bb      	ldr	r3, [r7, #8]
 8014b5c:	689a      	ldr	r2, [r3, #8]
 8014b5e:	68bb      	ldr	r3, [r7, #8]
 8014b60:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8014b62:	68bb      	ldr	r3, [r7, #8]
 8014b64:	689a      	ldr	r2, [r3, #8]
 8014b66:	68bb      	ldr	r3, [r7, #8]
 8014b68:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8014b6a:	69bb      	ldr	r3, [r7, #24]
 8014b6c:	015a      	lsls	r2, r3, #5
 8014b6e:	69fb      	ldr	r3, [r7, #28]
 8014b70:	4413      	add	r3, r2
 8014b72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014b76:	691a      	ldr	r2, [r3, #16]
 8014b78:	68bb      	ldr	r3, [r7, #8]
 8014b7a:	6a1b      	ldr	r3, [r3, #32]
 8014b7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014b80:	69b9      	ldr	r1, [r7, #24]
 8014b82:	0148      	lsls	r0, r1, #5
 8014b84:	69f9      	ldr	r1, [r7, #28]
 8014b86:	4401      	add	r1, r0
 8014b88:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8014b8c:	4313      	orrs	r3, r2
 8014b8e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014b90:	69bb      	ldr	r3, [r7, #24]
 8014b92:	015a      	lsls	r2, r3, #5
 8014b94:	69fb      	ldr	r3, [r7, #28]
 8014b96:	4413      	add	r3, r2
 8014b98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014b9c:	691b      	ldr	r3, [r3, #16]
 8014b9e:	69ba      	ldr	r2, [r7, #24]
 8014ba0:	0151      	lsls	r1, r2, #5
 8014ba2:	69fa      	ldr	r2, [r7, #28]
 8014ba4:	440a      	add	r2, r1
 8014ba6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014baa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8014bae:	6113      	str	r3, [r2, #16]
 8014bb0:	e05f      	b.n	8014c72 <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8014bb2:	68bb      	ldr	r3, [r7, #8]
 8014bb4:	691b      	ldr	r3, [r3, #16]
 8014bb6:	2b00      	cmp	r3, #0
 8014bb8:	d123      	bne.n	8014c02 <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8014bba:	69bb      	ldr	r3, [r7, #24]
 8014bbc:	015a      	lsls	r2, r3, #5
 8014bbe:	69fb      	ldr	r3, [r7, #28]
 8014bc0:	4413      	add	r3, r2
 8014bc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014bc6:	691a      	ldr	r2, [r3, #16]
 8014bc8:	68bb      	ldr	r3, [r7, #8]
 8014bca:	689b      	ldr	r3, [r3, #8]
 8014bcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014bd0:	69b9      	ldr	r1, [r7, #24]
 8014bd2:	0148      	lsls	r0, r1, #5
 8014bd4:	69f9      	ldr	r1, [r7, #28]
 8014bd6:	4401      	add	r1, r0
 8014bd8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8014bdc:	4313      	orrs	r3, r2
 8014bde:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014be0:	69bb      	ldr	r3, [r7, #24]
 8014be2:	015a      	lsls	r2, r3, #5
 8014be4:	69fb      	ldr	r3, [r7, #28]
 8014be6:	4413      	add	r3, r2
 8014be8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014bec:	691b      	ldr	r3, [r3, #16]
 8014bee:	69ba      	ldr	r2, [r7, #24]
 8014bf0:	0151      	lsls	r1, r2, #5
 8014bf2:	69fa      	ldr	r2, [r7, #28]
 8014bf4:	440a      	add	r2, r1
 8014bf6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014bfa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8014bfe:	6113      	str	r3, [r2, #16]
 8014c00:	e037      	b.n	8014c72 <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8014c02:	68bb      	ldr	r3, [r7, #8]
 8014c04:	691a      	ldr	r2, [r3, #16]
 8014c06:	68bb      	ldr	r3, [r7, #8]
 8014c08:	689b      	ldr	r3, [r3, #8]
 8014c0a:	4413      	add	r3, r2
 8014c0c:	1e5a      	subs	r2, r3, #1
 8014c0e:	68bb      	ldr	r3, [r7, #8]
 8014c10:	689b      	ldr	r3, [r3, #8]
 8014c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8014c16:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8014c18:	68bb      	ldr	r3, [r7, #8]
 8014c1a:	689b      	ldr	r3, [r3, #8]
 8014c1c:	8afa      	ldrh	r2, [r7, #22]
 8014c1e:	fb03 f202 	mul.w	r2, r3, r2
 8014c22:	68bb      	ldr	r3, [r7, #8]
 8014c24:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8014c26:	69bb      	ldr	r3, [r7, #24]
 8014c28:	015a      	lsls	r2, r3, #5
 8014c2a:	69fb      	ldr	r3, [r7, #28]
 8014c2c:	4413      	add	r3, r2
 8014c2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014c32:	691a      	ldr	r2, [r3, #16]
 8014c34:	8afb      	ldrh	r3, [r7, #22]
 8014c36:	04d9      	lsls	r1, r3, #19
 8014c38:	4b39      	ldr	r3, [pc, #228]	; (8014d20 <USB_EPStartXfer+0x53c>)
 8014c3a:	400b      	ands	r3, r1
 8014c3c:	69b9      	ldr	r1, [r7, #24]
 8014c3e:	0148      	lsls	r0, r1, #5
 8014c40:	69f9      	ldr	r1, [r7, #28]
 8014c42:	4401      	add	r1, r0
 8014c44:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8014c48:	4313      	orrs	r3, r2
 8014c4a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8014c4c:	69bb      	ldr	r3, [r7, #24]
 8014c4e:	015a      	lsls	r2, r3, #5
 8014c50:	69fb      	ldr	r3, [r7, #28]
 8014c52:	4413      	add	r3, r2
 8014c54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014c58:	691a      	ldr	r2, [r3, #16]
 8014c5a:	68bb      	ldr	r3, [r7, #8]
 8014c5c:	6a1b      	ldr	r3, [r3, #32]
 8014c5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014c62:	69b9      	ldr	r1, [r7, #24]
 8014c64:	0148      	lsls	r0, r1, #5
 8014c66:	69f9      	ldr	r1, [r7, #28]
 8014c68:	4401      	add	r1, r0
 8014c6a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8014c6e:	4313      	orrs	r3, r2
 8014c70:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8014c72:	79fb      	ldrb	r3, [r7, #7]
 8014c74:	2b01      	cmp	r3, #1
 8014c76:	d10d      	bne.n	8014c94 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8014c78:	68bb      	ldr	r3, [r7, #8]
 8014c7a:	68db      	ldr	r3, [r3, #12]
 8014c7c:	2b00      	cmp	r3, #0
 8014c7e:	d009      	beq.n	8014c94 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8014c80:	68bb      	ldr	r3, [r7, #8]
 8014c82:	68d9      	ldr	r1, [r3, #12]
 8014c84:	69bb      	ldr	r3, [r7, #24]
 8014c86:	015a      	lsls	r2, r3, #5
 8014c88:	69fb      	ldr	r3, [r7, #28]
 8014c8a:	4413      	add	r3, r2
 8014c8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014c90:	460a      	mov	r2, r1
 8014c92:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8014c94:	68bb      	ldr	r3, [r7, #8]
 8014c96:	791b      	ldrb	r3, [r3, #4]
 8014c98:	2b01      	cmp	r3, #1
 8014c9a:	d128      	bne.n	8014cee <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014c9c:	69fb      	ldr	r3, [r7, #28]
 8014c9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014ca2:	689b      	ldr	r3, [r3, #8]
 8014ca4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8014ca8:	2b00      	cmp	r3, #0
 8014caa:	d110      	bne.n	8014cce <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8014cac:	69bb      	ldr	r3, [r7, #24]
 8014cae:	015a      	lsls	r2, r3, #5
 8014cb0:	69fb      	ldr	r3, [r7, #28]
 8014cb2:	4413      	add	r3, r2
 8014cb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014cb8:	681b      	ldr	r3, [r3, #0]
 8014cba:	69ba      	ldr	r2, [r7, #24]
 8014cbc:	0151      	lsls	r1, r2, #5
 8014cbe:	69fa      	ldr	r2, [r7, #28]
 8014cc0:	440a      	add	r2, r1
 8014cc2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014cc6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8014cca:	6013      	str	r3, [r2, #0]
 8014ccc:	e00f      	b.n	8014cee <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8014cce:	69bb      	ldr	r3, [r7, #24]
 8014cd0:	015a      	lsls	r2, r3, #5
 8014cd2:	69fb      	ldr	r3, [r7, #28]
 8014cd4:	4413      	add	r3, r2
 8014cd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014cda:	681b      	ldr	r3, [r3, #0]
 8014cdc:	69ba      	ldr	r2, [r7, #24]
 8014cde:	0151      	lsls	r1, r2, #5
 8014ce0:	69fa      	ldr	r2, [r7, #28]
 8014ce2:	440a      	add	r2, r1
 8014ce4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014ce8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8014cec:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8014cee:	69bb      	ldr	r3, [r7, #24]
 8014cf0:	015a      	lsls	r2, r3, #5
 8014cf2:	69fb      	ldr	r3, [r7, #28]
 8014cf4:	4413      	add	r3, r2
 8014cf6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014cfa:	681b      	ldr	r3, [r3, #0]
 8014cfc:	69ba      	ldr	r2, [r7, #24]
 8014cfe:	0151      	lsls	r1, r2, #5
 8014d00:	69fa      	ldr	r2, [r7, #28]
 8014d02:	440a      	add	r2, r1
 8014d04:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014d08:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8014d0c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014d0e:	2300      	movs	r3, #0
}
 8014d10:	4618      	mov	r0, r3
 8014d12:	3720      	adds	r7, #32
 8014d14:	46bd      	mov	sp, r7
 8014d16:	bd80      	pop	{r7, pc}
 8014d18:	fff80000 	.word	0xfff80000
 8014d1c:	e007ffff 	.word	0xe007ffff
 8014d20:	1ff80000 	.word	0x1ff80000

08014d24 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014d24:	b480      	push	{r7}
 8014d26:	b087      	sub	sp, #28
 8014d28:	af00      	add	r7, sp, #0
 8014d2a:	6078      	str	r0, [r7, #4]
 8014d2c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014d2e:	2300      	movs	r3, #0
 8014d30:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8014d32:	2300      	movs	r3, #0
 8014d34:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014d36:	687b      	ldr	r3, [r7, #4]
 8014d38:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8014d3a:	683b      	ldr	r3, [r7, #0]
 8014d3c:	785b      	ldrb	r3, [r3, #1]
 8014d3e:	2b01      	cmp	r3, #1
 8014d40:	d14a      	bne.n	8014dd8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014d42:	683b      	ldr	r3, [r7, #0]
 8014d44:	781b      	ldrb	r3, [r3, #0]
 8014d46:	015a      	lsls	r2, r3, #5
 8014d48:	693b      	ldr	r3, [r7, #16]
 8014d4a:	4413      	add	r3, r2
 8014d4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014d50:	681b      	ldr	r3, [r3, #0]
 8014d52:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014d56:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014d5a:	f040 8086 	bne.w	8014e6a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8014d5e:	683b      	ldr	r3, [r7, #0]
 8014d60:	781b      	ldrb	r3, [r3, #0]
 8014d62:	015a      	lsls	r2, r3, #5
 8014d64:	693b      	ldr	r3, [r7, #16]
 8014d66:	4413      	add	r3, r2
 8014d68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014d6c:	681b      	ldr	r3, [r3, #0]
 8014d6e:	683a      	ldr	r2, [r7, #0]
 8014d70:	7812      	ldrb	r2, [r2, #0]
 8014d72:	0151      	lsls	r1, r2, #5
 8014d74:	693a      	ldr	r2, [r7, #16]
 8014d76:	440a      	add	r2, r1
 8014d78:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014d7c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8014d80:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8014d82:	683b      	ldr	r3, [r7, #0]
 8014d84:	781b      	ldrb	r3, [r3, #0]
 8014d86:	015a      	lsls	r2, r3, #5
 8014d88:	693b      	ldr	r3, [r7, #16]
 8014d8a:	4413      	add	r3, r2
 8014d8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014d90:	681b      	ldr	r3, [r3, #0]
 8014d92:	683a      	ldr	r2, [r7, #0]
 8014d94:	7812      	ldrb	r2, [r2, #0]
 8014d96:	0151      	lsls	r1, r2, #5
 8014d98:	693a      	ldr	r2, [r7, #16]
 8014d9a:	440a      	add	r2, r1
 8014d9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014da0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8014da4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8014da6:	68fb      	ldr	r3, [r7, #12]
 8014da8:	3301      	adds	r3, #1
 8014daa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8014dac:	68fb      	ldr	r3, [r7, #12]
 8014dae:	f242 7210 	movw	r2, #10000	; 0x2710
 8014db2:	4293      	cmp	r3, r2
 8014db4:	d902      	bls.n	8014dbc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8014db6:	2301      	movs	r3, #1
 8014db8:	75fb      	strb	r3, [r7, #23]
          break;
 8014dba:	e056      	b.n	8014e6a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8014dbc:	683b      	ldr	r3, [r7, #0]
 8014dbe:	781b      	ldrb	r3, [r3, #0]
 8014dc0:	015a      	lsls	r2, r3, #5
 8014dc2:	693b      	ldr	r3, [r7, #16]
 8014dc4:	4413      	add	r3, r2
 8014dc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014dca:	681b      	ldr	r3, [r3, #0]
 8014dcc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014dd0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014dd4:	d0e7      	beq.n	8014da6 <USB_EPStopXfer+0x82>
 8014dd6:	e048      	b.n	8014e6a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014dd8:	683b      	ldr	r3, [r7, #0]
 8014dda:	781b      	ldrb	r3, [r3, #0]
 8014ddc:	015a      	lsls	r2, r3, #5
 8014dde:	693b      	ldr	r3, [r7, #16]
 8014de0:	4413      	add	r3, r2
 8014de2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014de6:	681b      	ldr	r3, [r3, #0]
 8014de8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014dec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014df0:	d13b      	bne.n	8014e6a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8014df2:	683b      	ldr	r3, [r7, #0]
 8014df4:	781b      	ldrb	r3, [r3, #0]
 8014df6:	015a      	lsls	r2, r3, #5
 8014df8:	693b      	ldr	r3, [r7, #16]
 8014dfa:	4413      	add	r3, r2
 8014dfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014e00:	681b      	ldr	r3, [r3, #0]
 8014e02:	683a      	ldr	r2, [r7, #0]
 8014e04:	7812      	ldrb	r2, [r2, #0]
 8014e06:	0151      	lsls	r1, r2, #5
 8014e08:	693a      	ldr	r2, [r7, #16]
 8014e0a:	440a      	add	r2, r1
 8014e0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014e10:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8014e14:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8014e16:	683b      	ldr	r3, [r7, #0]
 8014e18:	781b      	ldrb	r3, [r3, #0]
 8014e1a:	015a      	lsls	r2, r3, #5
 8014e1c:	693b      	ldr	r3, [r7, #16]
 8014e1e:	4413      	add	r3, r2
 8014e20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014e24:	681b      	ldr	r3, [r3, #0]
 8014e26:	683a      	ldr	r2, [r7, #0]
 8014e28:	7812      	ldrb	r2, [r2, #0]
 8014e2a:	0151      	lsls	r1, r2, #5
 8014e2c:	693a      	ldr	r2, [r7, #16]
 8014e2e:	440a      	add	r2, r1
 8014e30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014e34:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8014e38:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8014e3a:	68fb      	ldr	r3, [r7, #12]
 8014e3c:	3301      	adds	r3, #1
 8014e3e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8014e40:	68fb      	ldr	r3, [r7, #12]
 8014e42:	f242 7210 	movw	r2, #10000	; 0x2710
 8014e46:	4293      	cmp	r3, r2
 8014e48:	d902      	bls.n	8014e50 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8014e4a:	2301      	movs	r3, #1
 8014e4c:	75fb      	strb	r3, [r7, #23]
          break;
 8014e4e:	e00c      	b.n	8014e6a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8014e50:	683b      	ldr	r3, [r7, #0]
 8014e52:	781b      	ldrb	r3, [r3, #0]
 8014e54:	015a      	lsls	r2, r3, #5
 8014e56:	693b      	ldr	r3, [r7, #16]
 8014e58:	4413      	add	r3, r2
 8014e5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014e5e:	681b      	ldr	r3, [r3, #0]
 8014e60:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014e64:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014e68:	d0e7      	beq.n	8014e3a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8014e6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8014e6c:	4618      	mov	r0, r3
 8014e6e:	371c      	adds	r7, #28
 8014e70:	46bd      	mov	sp, r7
 8014e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e76:	4770      	bx	lr

08014e78 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8014e78:	b480      	push	{r7}
 8014e7a:	b089      	sub	sp, #36	; 0x24
 8014e7c:	af00      	add	r7, sp, #0
 8014e7e:	60f8      	str	r0, [r7, #12]
 8014e80:	60b9      	str	r1, [r7, #8]
 8014e82:	4611      	mov	r1, r2
 8014e84:	461a      	mov	r2, r3
 8014e86:	460b      	mov	r3, r1
 8014e88:	71fb      	strb	r3, [r7, #7]
 8014e8a:	4613      	mov	r3, r2
 8014e8c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e8e:	68fb      	ldr	r3, [r7, #12]
 8014e90:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8014e92:	68bb      	ldr	r3, [r7, #8]
 8014e94:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8014e96:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8014e9a:	2b00      	cmp	r3, #0
 8014e9c:	d123      	bne.n	8014ee6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8014e9e:	88bb      	ldrh	r3, [r7, #4]
 8014ea0:	3303      	adds	r3, #3
 8014ea2:	089b      	lsrs	r3, r3, #2
 8014ea4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8014ea6:	2300      	movs	r3, #0
 8014ea8:	61bb      	str	r3, [r7, #24]
 8014eaa:	e018      	b.n	8014ede <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8014eac:	79fb      	ldrb	r3, [r7, #7]
 8014eae:	031a      	lsls	r2, r3, #12
 8014eb0:	697b      	ldr	r3, [r7, #20]
 8014eb2:	4413      	add	r3, r2
 8014eb4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8014eb8:	461a      	mov	r2, r3
 8014eba:	69fb      	ldr	r3, [r7, #28]
 8014ebc:	681b      	ldr	r3, [r3, #0]
 8014ebe:	6013      	str	r3, [r2, #0]
      pSrc++;
 8014ec0:	69fb      	ldr	r3, [r7, #28]
 8014ec2:	3301      	adds	r3, #1
 8014ec4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014ec6:	69fb      	ldr	r3, [r7, #28]
 8014ec8:	3301      	adds	r3, #1
 8014eca:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014ecc:	69fb      	ldr	r3, [r7, #28]
 8014ece:	3301      	adds	r3, #1
 8014ed0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014ed2:	69fb      	ldr	r3, [r7, #28]
 8014ed4:	3301      	adds	r3, #1
 8014ed6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8014ed8:	69bb      	ldr	r3, [r7, #24]
 8014eda:	3301      	adds	r3, #1
 8014edc:	61bb      	str	r3, [r7, #24]
 8014ede:	69ba      	ldr	r2, [r7, #24]
 8014ee0:	693b      	ldr	r3, [r7, #16]
 8014ee2:	429a      	cmp	r2, r3
 8014ee4:	d3e2      	bcc.n	8014eac <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8014ee6:	2300      	movs	r3, #0
}
 8014ee8:	4618      	mov	r0, r3
 8014eea:	3724      	adds	r7, #36	; 0x24
 8014eec:	46bd      	mov	sp, r7
 8014eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ef2:	4770      	bx	lr

08014ef4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8014ef4:	b480      	push	{r7}
 8014ef6:	b08b      	sub	sp, #44	; 0x2c
 8014ef8:	af00      	add	r7, sp, #0
 8014efa:	60f8      	str	r0, [r7, #12]
 8014efc:	60b9      	str	r1, [r7, #8]
 8014efe:	4613      	mov	r3, r2
 8014f00:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014f02:	68fb      	ldr	r3, [r7, #12]
 8014f04:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8014f06:	68bb      	ldr	r3, [r7, #8]
 8014f08:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8014f0a:	88fb      	ldrh	r3, [r7, #6]
 8014f0c:	089b      	lsrs	r3, r3, #2
 8014f0e:	b29b      	uxth	r3, r3
 8014f10:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8014f12:	88fb      	ldrh	r3, [r7, #6]
 8014f14:	f003 0303 	and.w	r3, r3, #3
 8014f18:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8014f1a:	2300      	movs	r3, #0
 8014f1c:	623b      	str	r3, [r7, #32]
 8014f1e:	e014      	b.n	8014f4a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8014f20:	69bb      	ldr	r3, [r7, #24]
 8014f22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8014f26:	681a      	ldr	r2, [r3, #0]
 8014f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f2a:	601a      	str	r2, [r3, #0]
    pDest++;
 8014f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f2e:	3301      	adds	r3, #1
 8014f30:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8014f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f34:	3301      	adds	r3, #1
 8014f36:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8014f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f3a:	3301      	adds	r3, #1
 8014f3c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8014f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f40:	3301      	adds	r3, #1
 8014f42:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8014f44:	6a3b      	ldr	r3, [r7, #32]
 8014f46:	3301      	adds	r3, #1
 8014f48:	623b      	str	r3, [r7, #32]
 8014f4a:	6a3a      	ldr	r2, [r7, #32]
 8014f4c:	697b      	ldr	r3, [r7, #20]
 8014f4e:	429a      	cmp	r2, r3
 8014f50:	d3e6      	bcc.n	8014f20 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8014f52:	8bfb      	ldrh	r3, [r7, #30]
 8014f54:	2b00      	cmp	r3, #0
 8014f56:	d01e      	beq.n	8014f96 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8014f58:	2300      	movs	r3, #0
 8014f5a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8014f5c:	69bb      	ldr	r3, [r7, #24]
 8014f5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8014f62:	461a      	mov	r2, r3
 8014f64:	f107 0310 	add.w	r3, r7, #16
 8014f68:	6812      	ldr	r2, [r2, #0]
 8014f6a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8014f6c:	693a      	ldr	r2, [r7, #16]
 8014f6e:	6a3b      	ldr	r3, [r7, #32]
 8014f70:	b2db      	uxtb	r3, r3
 8014f72:	00db      	lsls	r3, r3, #3
 8014f74:	fa22 f303 	lsr.w	r3, r2, r3
 8014f78:	b2da      	uxtb	r2, r3
 8014f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f7c:	701a      	strb	r2, [r3, #0]
      i++;
 8014f7e:	6a3b      	ldr	r3, [r7, #32]
 8014f80:	3301      	adds	r3, #1
 8014f82:	623b      	str	r3, [r7, #32]
      pDest++;
 8014f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f86:	3301      	adds	r3, #1
 8014f88:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8014f8a:	8bfb      	ldrh	r3, [r7, #30]
 8014f8c:	3b01      	subs	r3, #1
 8014f8e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8014f90:	8bfb      	ldrh	r3, [r7, #30]
 8014f92:	2b00      	cmp	r3, #0
 8014f94:	d1ea      	bne.n	8014f6c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8014f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8014f98:	4618      	mov	r0, r3
 8014f9a:	372c      	adds	r7, #44	; 0x2c
 8014f9c:	46bd      	mov	sp, r7
 8014f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fa2:	4770      	bx	lr

08014fa4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014fa4:	b480      	push	{r7}
 8014fa6:	b085      	sub	sp, #20
 8014fa8:	af00      	add	r7, sp, #0
 8014faa:	6078      	str	r0, [r7, #4]
 8014fac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014fae:	687b      	ldr	r3, [r7, #4]
 8014fb0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014fb2:	683b      	ldr	r3, [r7, #0]
 8014fb4:	781b      	ldrb	r3, [r3, #0]
 8014fb6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014fb8:	683b      	ldr	r3, [r7, #0]
 8014fba:	785b      	ldrb	r3, [r3, #1]
 8014fbc:	2b01      	cmp	r3, #1
 8014fbe:	d12c      	bne.n	801501a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014fc0:	68bb      	ldr	r3, [r7, #8]
 8014fc2:	015a      	lsls	r2, r3, #5
 8014fc4:	68fb      	ldr	r3, [r7, #12]
 8014fc6:	4413      	add	r3, r2
 8014fc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014fcc:	681b      	ldr	r3, [r3, #0]
 8014fce:	2b00      	cmp	r3, #0
 8014fd0:	db12      	blt.n	8014ff8 <USB_EPSetStall+0x54>
 8014fd2:	68bb      	ldr	r3, [r7, #8]
 8014fd4:	2b00      	cmp	r3, #0
 8014fd6:	d00f      	beq.n	8014ff8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8014fd8:	68bb      	ldr	r3, [r7, #8]
 8014fda:	015a      	lsls	r2, r3, #5
 8014fdc:	68fb      	ldr	r3, [r7, #12]
 8014fde:	4413      	add	r3, r2
 8014fe0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014fe4:	681b      	ldr	r3, [r3, #0]
 8014fe6:	68ba      	ldr	r2, [r7, #8]
 8014fe8:	0151      	lsls	r1, r2, #5
 8014fea:	68fa      	ldr	r2, [r7, #12]
 8014fec:	440a      	add	r2, r1
 8014fee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014ff2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8014ff6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8014ff8:	68bb      	ldr	r3, [r7, #8]
 8014ffa:	015a      	lsls	r2, r3, #5
 8014ffc:	68fb      	ldr	r3, [r7, #12]
 8014ffe:	4413      	add	r3, r2
 8015000:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015004:	681b      	ldr	r3, [r3, #0]
 8015006:	68ba      	ldr	r2, [r7, #8]
 8015008:	0151      	lsls	r1, r2, #5
 801500a:	68fa      	ldr	r2, [r7, #12]
 801500c:	440a      	add	r2, r1
 801500e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8015012:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8015016:	6013      	str	r3, [r2, #0]
 8015018:	e02b      	b.n	8015072 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 801501a:	68bb      	ldr	r3, [r7, #8]
 801501c:	015a      	lsls	r2, r3, #5
 801501e:	68fb      	ldr	r3, [r7, #12]
 8015020:	4413      	add	r3, r2
 8015022:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015026:	681b      	ldr	r3, [r3, #0]
 8015028:	2b00      	cmp	r3, #0
 801502a:	db12      	blt.n	8015052 <USB_EPSetStall+0xae>
 801502c:	68bb      	ldr	r3, [r7, #8]
 801502e:	2b00      	cmp	r3, #0
 8015030:	d00f      	beq.n	8015052 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8015032:	68bb      	ldr	r3, [r7, #8]
 8015034:	015a      	lsls	r2, r3, #5
 8015036:	68fb      	ldr	r3, [r7, #12]
 8015038:	4413      	add	r3, r2
 801503a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801503e:	681b      	ldr	r3, [r3, #0]
 8015040:	68ba      	ldr	r2, [r7, #8]
 8015042:	0151      	lsls	r1, r2, #5
 8015044:	68fa      	ldr	r2, [r7, #12]
 8015046:	440a      	add	r2, r1
 8015048:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801504c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8015050:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8015052:	68bb      	ldr	r3, [r7, #8]
 8015054:	015a      	lsls	r2, r3, #5
 8015056:	68fb      	ldr	r3, [r7, #12]
 8015058:	4413      	add	r3, r2
 801505a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801505e:	681b      	ldr	r3, [r3, #0]
 8015060:	68ba      	ldr	r2, [r7, #8]
 8015062:	0151      	lsls	r1, r2, #5
 8015064:	68fa      	ldr	r2, [r7, #12]
 8015066:	440a      	add	r2, r1
 8015068:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801506c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8015070:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015072:	2300      	movs	r3, #0
}
 8015074:	4618      	mov	r0, r3
 8015076:	3714      	adds	r7, #20
 8015078:	46bd      	mov	sp, r7
 801507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801507e:	4770      	bx	lr

08015080 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8015080:	b480      	push	{r7}
 8015082:	b085      	sub	sp, #20
 8015084:	af00      	add	r7, sp, #0
 8015086:	6078      	str	r0, [r7, #4]
 8015088:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801508a:	687b      	ldr	r3, [r7, #4]
 801508c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801508e:	683b      	ldr	r3, [r7, #0]
 8015090:	781b      	ldrb	r3, [r3, #0]
 8015092:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8015094:	683b      	ldr	r3, [r7, #0]
 8015096:	785b      	ldrb	r3, [r3, #1]
 8015098:	2b01      	cmp	r3, #1
 801509a:	d128      	bne.n	80150ee <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 801509c:	68bb      	ldr	r3, [r7, #8]
 801509e:	015a      	lsls	r2, r3, #5
 80150a0:	68fb      	ldr	r3, [r7, #12]
 80150a2:	4413      	add	r3, r2
 80150a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80150a8:	681b      	ldr	r3, [r3, #0]
 80150aa:	68ba      	ldr	r2, [r7, #8]
 80150ac:	0151      	lsls	r1, r2, #5
 80150ae:	68fa      	ldr	r2, [r7, #12]
 80150b0:	440a      	add	r2, r1
 80150b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80150b6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80150ba:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80150bc:	683b      	ldr	r3, [r7, #0]
 80150be:	791b      	ldrb	r3, [r3, #4]
 80150c0:	2b03      	cmp	r3, #3
 80150c2:	d003      	beq.n	80150cc <USB_EPClearStall+0x4c>
 80150c4:	683b      	ldr	r3, [r7, #0]
 80150c6:	791b      	ldrb	r3, [r3, #4]
 80150c8:	2b02      	cmp	r3, #2
 80150ca:	d138      	bne.n	801513e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80150cc:	68bb      	ldr	r3, [r7, #8]
 80150ce:	015a      	lsls	r2, r3, #5
 80150d0:	68fb      	ldr	r3, [r7, #12]
 80150d2:	4413      	add	r3, r2
 80150d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80150d8:	681b      	ldr	r3, [r3, #0]
 80150da:	68ba      	ldr	r2, [r7, #8]
 80150dc:	0151      	lsls	r1, r2, #5
 80150de:	68fa      	ldr	r2, [r7, #12]
 80150e0:	440a      	add	r2, r1
 80150e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80150e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80150ea:	6013      	str	r3, [r2, #0]
 80150ec:	e027      	b.n	801513e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80150ee:	68bb      	ldr	r3, [r7, #8]
 80150f0:	015a      	lsls	r2, r3, #5
 80150f2:	68fb      	ldr	r3, [r7, #12]
 80150f4:	4413      	add	r3, r2
 80150f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80150fa:	681b      	ldr	r3, [r3, #0]
 80150fc:	68ba      	ldr	r2, [r7, #8]
 80150fe:	0151      	lsls	r1, r2, #5
 8015100:	68fa      	ldr	r2, [r7, #12]
 8015102:	440a      	add	r2, r1
 8015104:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015108:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801510c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801510e:	683b      	ldr	r3, [r7, #0]
 8015110:	791b      	ldrb	r3, [r3, #4]
 8015112:	2b03      	cmp	r3, #3
 8015114:	d003      	beq.n	801511e <USB_EPClearStall+0x9e>
 8015116:	683b      	ldr	r3, [r7, #0]
 8015118:	791b      	ldrb	r3, [r3, #4]
 801511a:	2b02      	cmp	r3, #2
 801511c:	d10f      	bne.n	801513e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801511e:	68bb      	ldr	r3, [r7, #8]
 8015120:	015a      	lsls	r2, r3, #5
 8015122:	68fb      	ldr	r3, [r7, #12]
 8015124:	4413      	add	r3, r2
 8015126:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801512a:	681b      	ldr	r3, [r3, #0]
 801512c:	68ba      	ldr	r2, [r7, #8]
 801512e:	0151      	lsls	r1, r2, #5
 8015130:	68fa      	ldr	r2, [r7, #12]
 8015132:	440a      	add	r2, r1
 8015134:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015138:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801513c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 801513e:	2300      	movs	r3, #0
}
 8015140:	4618      	mov	r0, r3
 8015142:	3714      	adds	r7, #20
 8015144:	46bd      	mov	sp, r7
 8015146:	f85d 7b04 	ldr.w	r7, [sp], #4
 801514a:	4770      	bx	lr

0801514c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 801514c:	b480      	push	{r7}
 801514e:	b085      	sub	sp, #20
 8015150:	af00      	add	r7, sp, #0
 8015152:	6078      	str	r0, [r7, #4]
 8015154:	460b      	mov	r3, r1
 8015156:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015158:	687b      	ldr	r3, [r7, #4]
 801515a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 801515c:	68fb      	ldr	r3, [r7, #12]
 801515e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015162:	681b      	ldr	r3, [r3, #0]
 8015164:	68fa      	ldr	r2, [r7, #12]
 8015166:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801516a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 801516e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8015170:	68fb      	ldr	r3, [r7, #12]
 8015172:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015176:	681a      	ldr	r2, [r3, #0]
 8015178:	78fb      	ldrb	r3, [r7, #3]
 801517a:	011b      	lsls	r3, r3, #4
 801517c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8015180:	68f9      	ldr	r1, [r7, #12]
 8015182:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8015186:	4313      	orrs	r3, r2
 8015188:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 801518a:	2300      	movs	r3, #0
}
 801518c:	4618      	mov	r0, r3
 801518e:	3714      	adds	r7, #20
 8015190:	46bd      	mov	sp, r7
 8015192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015196:	4770      	bx	lr

08015198 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8015198:	b480      	push	{r7}
 801519a:	b085      	sub	sp, #20
 801519c:	af00      	add	r7, sp, #0
 801519e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80151a0:	687b      	ldr	r3, [r7, #4]
 80151a2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80151a4:	68fb      	ldr	r3, [r7, #12]
 80151a6:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80151aa:	681b      	ldr	r3, [r3, #0]
 80151ac:	68fa      	ldr	r2, [r7, #12]
 80151ae:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80151b2:	f023 0303 	bic.w	r3, r3, #3
 80151b6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80151b8:	68fb      	ldr	r3, [r7, #12]
 80151ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80151be:	685b      	ldr	r3, [r3, #4]
 80151c0:	68fa      	ldr	r2, [r7, #12]
 80151c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80151c6:	f023 0302 	bic.w	r3, r3, #2
 80151ca:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80151cc:	2300      	movs	r3, #0
}
 80151ce:	4618      	mov	r0, r3
 80151d0:	3714      	adds	r7, #20
 80151d2:	46bd      	mov	sp, r7
 80151d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151d8:	4770      	bx	lr

080151da <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80151da:	b480      	push	{r7}
 80151dc:	b085      	sub	sp, #20
 80151de:	af00      	add	r7, sp, #0
 80151e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80151e2:	687b      	ldr	r3, [r7, #4]
 80151e4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80151e6:	68fb      	ldr	r3, [r7, #12]
 80151e8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80151ec:	681b      	ldr	r3, [r3, #0]
 80151ee:	68fa      	ldr	r2, [r7, #12]
 80151f0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80151f4:	f023 0303 	bic.w	r3, r3, #3
 80151f8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80151fa:	68fb      	ldr	r3, [r7, #12]
 80151fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015200:	685b      	ldr	r3, [r3, #4]
 8015202:	68fa      	ldr	r2, [r7, #12]
 8015204:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8015208:	f043 0302 	orr.w	r3, r3, #2
 801520c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801520e:	2300      	movs	r3, #0
}
 8015210:	4618      	mov	r0, r3
 8015212:	3714      	adds	r7, #20
 8015214:	46bd      	mov	sp, r7
 8015216:	f85d 7b04 	ldr.w	r7, [sp], #4
 801521a:	4770      	bx	lr

0801521c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 801521c:	b480      	push	{r7}
 801521e:	b085      	sub	sp, #20
 8015220:	af00      	add	r7, sp, #0
 8015222:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8015224:	687b      	ldr	r3, [r7, #4]
 8015226:	695b      	ldr	r3, [r3, #20]
 8015228:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 801522a:	687b      	ldr	r3, [r7, #4]
 801522c:	699b      	ldr	r3, [r3, #24]
 801522e:	68fa      	ldr	r2, [r7, #12]
 8015230:	4013      	ands	r3, r2
 8015232:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8015234:	68fb      	ldr	r3, [r7, #12]
}
 8015236:	4618      	mov	r0, r3
 8015238:	3714      	adds	r7, #20
 801523a:	46bd      	mov	sp, r7
 801523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015240:	4770      	bx	lr

08015242 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8015242:	b480      	push	{r7}
 8015244:	b085      	sub	sp, #20
 8015246:	af00      	add	r7, sp, #0
 8015248:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801524a:	687b      	ldr	r3, [r7, #4]
 801524c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801524e:	68fb      	ldr	r3, [r7, #12]
 8015250:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015254:	699b      	ldr	r3, [r3, #24]
 8015256:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8015258:	68fb      	ldr	r3, [r7, #12]
 801525a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801525e:	69db      	ldr	r3, [r3, #28]
 8015260:	68ba      	ldr	r2, [r7, #8]
 8015262:	4013      	ands	r3, r2
 8015264:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8015266:	68bb      	ldr	r3, [r7, #8]
 8015268:	0c1b      	lsrs	r3, r3, #16
}
 801526a:	4618      	mov	r0, r3
 801526c:	3714      	adds	r7, #20
 801526e:	46bd      	mov	sp, r7
 8015270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015274:	4770      	bx	lr

08015276 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8015276:	b480      	push	{r7}
 8015278:	b085      	sub	sp, #20
 801527a:	af00      	add	r7, sp, #0
 801527c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801527e:	687b      	ldr	r3, [r7, #4]
 8015280:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8015282:	68fb      	ldr	r3, [r7, #12]
 8015284:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015288:	699b      	ldr	r3, [r3, #24]
 801528a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801528c:	68fb      	ldr	r3, [r7, #12]
 801528e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015292:	69db      	ldr	r3, [r3, #28]
 8015294:	68ba      	ldr	r2, [r7, #8]
 8015296:	4013      	ands	r3, r2
 8015298:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 801529a:	68bb      	ldr	r3, [r7, #8]
 801529c:	b29b      	uxth	r3, r3
}
 801529e:	4618      	mov	r0, r3
 80152a0:	3714      	adds	r7, #20
 80152a2:	46bd      	mov	sp, r7
 80152a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152a8:	4770      	bx	lr

080152aa <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80152aa:	b480      	push	{r7}
 80152ac:	b085      	sub	sp, #20
 80152ae:	af00      	add	r7, sp, #0
 80152b0:	6078      	str	r0, [r7, #4]
 80152b2:	460b      	mov	r3, r1
 80152b4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80152b6:	687b      	ldr	r3, [r7, #4]
 80152b8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80152ba:	78fb      	ldrb	r3, [r7, #3]
 80152bc:	015a      	lsls	r2, r3, #5
 80152be:	68fb      	ldr	r3, [r7, #12]
 80152c0:	4413      	add	r3, r2
 80152c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80152c6:	689b      	ldr	r3, [r3, #8]
 80152c8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80152ca:	68fb      	ldr	r3, [r7, #12]
 80152cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80152d0:	695b      	ldr	r3, [r3, #20]
 80152d2:	68ba      	ldr	r2, [r7, #8]
 80152d4:	4013      	ands	r3, r2
 80152d6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80152d8:	68bb      	ldr	r3, [r7, #8]
}
 80152da:	4618      	mov	r0, r3
 80152dc:	3714      	adds	r7, #20
 80152de:	46bd      	mov	sp, r7
 80152e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152e4:	4770      	bx	lr

080152e6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80152e6:	b480      	push	{r7}
 80152e8:	b087      	sub	sp, #28
 80152ea:	af00      	add	r7, sp, #0
 80152ec:	6078      	str	r0, [r7, #4]
 80152ee:	460b      	mov	r3, r1
 80152f0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80152f2:	687b      	ldr	r3, [r7, #4]
 80152f4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80152f6:	697b      	ldr	r3, [r7, #20]
 80152f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80152fc:	691b      	ldr	r3, [r3, #16]
 80152fe:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8015300:	697b      	ldr	r3, [r7, #20]
 8015302:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015306:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015308:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 801530a:	78fb      	ldrb	r3, [r7, #3]
 801530c:	f003 030f 	and.w	r3, r3, #15
 8015310:	68fa      	ldr	r2, [r7, #12]
 8015312:	fa22 f303 	lsr.w	r3, r2, r3
 8015316:	01db      	lsls	r3, r3, #7
 8015318:	b2db      	uxtb	r3, r3
 801531a:	693a      	ldr	r2, [r7, #16]
 801531c:	4313      	orrs	r3, r2
 801531e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8015320:	78fb      	ldrb	r3, [r7, #3]
 8015322:	015a      	lsls	r2, r3, #5
 8015324:	697b      	ldr	r3, [r7, #20]
 8015326:	4413      	add	r3, r2
 8015328:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801532c:	689b      	ldr	r3, [r3, #8]
 801532e:	693a      	ldr	r2, [r7, #16]
 8015330:	4013      	ands	r3, r2
 8015332:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015334:	68bb      	ldr	r3, [r7, #8]
}
 8015336:	4618      	mov	r0, r3
 8015338:	371c      	adds	r7, #28
 801533a:	46bd      	mov	sp, r7
 801533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015340:	4770      	bx	lr

08015342 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8015342:	b480      	push	{r7}
 8015344:	b083      	sub	sp, #12
 8015346:	af00      	add	r7, sp, #0
 8015348:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801534a:	687b      	ldr	r3, [r7, #4]
 801534c:	695b      	ldr	r3, [r3, #20]
 801534e:	f003 0301 	and.w	r3, r3, #1
}
 8015352:	4618      	mov	r0, r3
 8015354:	370c      	adds	r7, #12
 8015356:	46bd      	mov	sp, r7
 8015358:	f85d 7b04 	ldr.w	r7, [sp], #4
 801535c:	4770      	bx	lr
	...

08015360 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8015360:	b480      	push	{r7}
 8015362:	b085      	sub	sp, #20
 8015364:	af00      	add	r7, sp, #0
 8015366:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015368:	687b      	ldr	r3, [r7, #4]
 801536a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801536c:	68fb      	ldr	r3, [r7, #12]
 801536e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8015372:	681a      	ldr	r2, [r3, #0]
 8015374:	68fb      	ldr	r3, [r7, #12]
 8015376:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801537a:	4619      	mov	r1, r3
 801537c:	4b09      	ldr	r3, [pc, #36]	; (80153a4 <USB_ActivateSetup+0x44>)
 801537e:	4013      	ands	r3, r2
 8015380:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8015382:	68fb      	ldr	r3, [r7, #12]
 8015384:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8015388:	685b      	ldr	r3, [r3, #4]
 801538a:	68fa      	ldr	r2, [r7, #12]
 801538c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8015390:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8015394:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015396:	2300      	movs	r3, #0
}
 8015398:	4618      	mov	r0, r3
 801539a:	3714      	adds	r7, #20
 801539c:	46bd      	mov	sp, r7
 801539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153a2:	4770      	bx	lr
 80153a4:	fffff800 	.word	0xfffff800

080153a8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80153a8:	b480      	push	{r7}
 80153aa:	b087      	sub	sp, #28
 80153ac:	af00      	add	r7, sp, #0
 80153ae:	60f8      	str	r0, [r7, #12]
 80153b0:	460b      	mov	r3, r1
 80153b2:	607a      	str	r2, [r7, #4]
 80153b4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80153b6:	68fb      	ldr	r3, [r7, #12]
 80153b8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80153ba:	68fb      	ldr	r3, [r7, #12]
 80153bc:	333c      	adds	r3, #60	; 0x3c
 80153be:	3304      	adds	r3, #4
 80153c0:	681b      	ldr	r3, [r3, #0]
 80153c2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80153c4:	693b      	ldr	r3, [r7, #16]
 80153c6:	4a26      	ldr	r2, [pc, #152]	; (8015460 <USB_EP0_OutStart+0xb8>)
 80153c8:	4293      	cmp	r3, r2
 80153ca:	d90a      	bls.n	80153e2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80153cc:	697b      	ldr	r3, [r7, #20]
 80153ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80153d2:	681b      	ldr	r3, [r3, #0]
 80153d4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80153d8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80153dc:	d101      	bne.n	80153e2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80153de:	2300      	movs	r3, #0
 80153e0:	e037      	b.n	8015452 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80153e2:	697b      	ldr	r3, [r7, #20]
 80153e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80153e8:	461a      	mov	r2, r3
 80153ea:	2300      	movs	r3, #0
 80153ec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80153ee:	697b      	ldr	r3, [r7, #20]
 80153f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80153f4:	691b      	ldr	r3, [r3, #16]
 80153f6:	697a      	ldr	r2, [r7, #20]
 80153f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80153fc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8015400:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8015402:	697b      	ldr	r3, [r7, #20]
 8015404:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015408:	691b      	ldr	r3, [r3, #16]
 801540a:	697a      	ldr	r2, [r7, #20]
 801540c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015410:	f043 0318 	orr.w	r3, r3, #24
 8015414:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8015416:	697b      	ldr	r3, [r7, #20]
 8015418:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801541c:	691b      	ldr	r3, [r3, #16]
 801541e:	697a      	ldr	r2, [r7, #20]
 8015420:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8015424:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8015428:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 801542a:	7afb      	ldrb	r3, [r7, #11]
 801542c:	2b01      	cmp	r3, #1
 801542e:	d10f      	bne.n	8015450 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8015430:	697b      	ldr	r3, [r7, #20]
 8015432:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015436:	461a      	mov	r2, r3
 8015438:	687b      	ldr	r3, [r7, #4]
 801543a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 801543c:	697b      	ldr	r3, [r7, #20]
 801543e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8015442:	681b      	ldr	r3, [r3, #0]
 8015444:	697a      	ldr	r2, [r7, #20]
 8015446:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801544a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 801544e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015450:	2300      	movs	r3, #0
}
 8015452:	4618      	mov	r0, r3
 8015454:	371c      	adds	r7, #28
 8015456:	46bd      	mov	sp, r7
 8015458:	f85d 7b04 	ldr.w	r7, [sp], #4
 801545c:	4770      	bx	lr
 801545e:	bf00      	nop
 8015460:	4f54300a 	.word	0x4f54300a

08015464 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8015464:	b480      	push	{r7}
 8015466:	b085      	sub	sp, #20
 8015468:	af00      	add	r7, sp, #0
 801546a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801546c:	2300      	movs	r3, #0
 801546e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8015470:	68fb      	ldr	r3, [r7, #12]
 8015472:	3301      	adds	r3, #1
 8015474:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8015476:	68fb      	ldr	r3, [r7, #12]
 8015478:	4a13      	ldr	r2, [pc, #76]	; (80154c8 <USB_CoreReset+0x64>)
 801547a:	4293      	cmp	r3, r2
 801547c:	d901      	bls.n	8015482 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801547e:	2303      	movs	r3, #3
 8015480:	e01b      	b.n	80154ba <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8015482:	687b      	ldr	r3, [r7, #4]
 8015484:	691b      	ldr	r3, [r3, #16]
 8015486:	2b00      	cmp	r3, #0
 8015488:	daf2      	bge.n	8015470 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 801548a:	2300      	movs	r3, #0
 801548c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 801548e:	687b      	ldr	r3, [r7, #4]
 8015490:	691b      	ldr	r3, [r3, #16]
 8015492:	f043 0201 	orr.w	r2, r3, #1
 8015496:	687b      	ldr	r3, [r7, #4]
 8015498:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801549a:	68fb      	ldr	r3, [r7, #12]
 801549c:	3301      	adds	r3, #1
 801549e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80154a0:	68fb      	ldr	r3, [r7, #12]
 80154a2:	4a09      	ldr	r2, [pc, #36]	; (80154c8 <USB_CoreReset+0x64>)
 80154a4:	4293      	cmp	r3, r2
 80154a6:	d901      	bls.n	80154ac <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80154a8:	2303      	movs	r3, #3
 80154aa:	e006      	b.n	80154ba <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80154ac:	687b      	ldr	r3, [r7, #4]
 80154ae:	691b      	ldr	r3, [r3, #16]
 80154b0:	f003 0301 	and.w	r3, r3, #1
 80154b4:	2b01      	cmp	r3, #1
 80154b6:	d0f0      	beq.n	801549a <USB_CoreReset+0x36>

  return HAL_OK;
 80154b8:	2300      	movs	r3, #0
}
 80154ba:	4618      	mov	r0, r3
 80154bc:	3714      	adds	r7, #20
 80154be:	46bd      	mov	sp, r7
 80154c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154c4:	4770      	bx	lr
 80154c6:	bf00      	nop
 80154c8:	00030d40 	.word	0x00030d40

080154cc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80154cc:	b580      	push	{r7, lr}
 80154ce:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80154d0:	4904      	ldr	r1, [pc, #16]	; (80154e4 <MX_FATFS_Init+0x18>)
 80154d2:	4805      	ldr	r0, [pc, #20]	; (80154e8 <MX_FATFS_Init+0x1c>)
 80154d4:	f005 f904 	bl	801a6e0 <FATFS_LinkDriver>
 80154d8:	4603      	mov	r3, r0
 80154da:	461a      	mov	r2, r3
 80154dc:	4b03      	ldr	r3, [pc, #12]	; (80154ec <MX_FATFS_Init+0x20>)
 80154de:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80154e0:	bf00      	nop
 80154e2:	bd80      	pop	{r7, pc}
 80154e4:	24003ec8 	.word	0x24003ec8
 80154e8:	08020454 	.word	0x08020454
 80154ec:	24003ec4 	.word	0x24003ec4

080154f0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80154f0:	b480      	push	{r7}
 80154f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80154f4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80154f6:	4618      	mov	r0, r3
 80154f8:	46bd      	mov	sp, r7
 80154fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154fe:	4770      	bx	lr

08015500 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8015500:	b580      	push	{r7, lr}
 8015502:	b082      	sub	sp, #8
 8015504:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8015506:	2300      	movs	r3, #0
 8015508:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 801550a:	f000 f885 	bl	8015618 <BSP_SD_IsDetected>
 801550e:	4603      	mov	r3, r0
 8015510:	2b01      	cmp	r3, #1
 8015512:	d001      	beq.n	8015518 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8015514:	2302      	movs	r3, #2
 8015516:	e012      	b.n	801553e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd2);
 8015518:	480b      	ldr	r0, [pc, #44]	; (8015548 <BSP_SD_Init+0x48>)
 801551a:	f7f8 ff39 	bl	800e390 <HAL_SD_Init>
 801551e:	4603      	mov	r3, r0
 8015520:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8015522:	79fb      	ldrb	r3, [r7, #7]
 8015524:	2b00      	cmp	r3, #0
 8015526:	d109      	bne.n	801553c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd2, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8015528:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 801552c:	4806      	ldr	r0, [pc, #24]	; (8015548 <BSP_SD_Init+0x48>)
 801552e:	f7f9 fdef 	bl	800f110 <HAL_SD_ConfigWideBusOperation>
 8015532:	4603      	mov	r3, r0
 8015534:	2b00      	cmp	r3, #0
 8015536:	d001      	beq.n	801553c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8015538:	2301      	movs	r3, #1
 801553a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 801553c:	79fb      	ldrb	r3, [r7, #7]
}
 801553e:	4618      	mov	r0, r3
 8015540:	3708      	adds	r7, #8
 8015542:	46bd      	mov	sp, r7
 8015544:	bd80      	pop	{r7, pc}
 8015546:	bf00      	nop
 8015548:	24001030 	.word	0x24001030

0801554c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 801554c:	b580      	push	{r7, lr}
 801554e:	b086      	sub	sp, #24
 8015550:	af00      	add	r7, sp, #0
 8015552:	60f8      	str	r0, [r7, #12]
 8015554:	60b9      	str	r1, [r7, #8]
 8015556:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8015558:	2300      	movs	r3, #0
 801555a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd2, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 801555c:	687b      	ldr	r3, [r7, #4]
 801555e:	68ba      	ldr	r2, [r7, #8]
 8015560:	68f9      	ldr	r1, [r7, #12]
 8015562:	4806      	ldr	r0, [pc, #24]	; (801557c <BSP_SD_ReadBlocks_DMA+0x30>)
 8015564:	f7f9 f834 	bl	800e5d0 <HAL_SD_ReadBlocks_DMA>
 8015568:	4603      	mov	r3, r0
 801556a:	2b00      	cmp	r3, #0
 801556c:	d001      	beq.n	8015572 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 801556e:	2301      	movs	r3, #1
 8015570:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8015572:	7dfb      	ldrb	r3, [r7, #23]
}
 8015574:	4618      	mov	r0, r3
 8015576:	3718      	adds	r7, #24
 8015578:	46bd      	mov	sp, r7
 801557a:	bd80      	pop	{r7, pc}
 801557c:	24001030 	.word	0x24001030

08015580 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8015580:	b580      	push	{r7, lr}
 8015582:	b086      	sub	sp, #24
 8015584:	af00      	add	r7, sp, #0
 8015586:	60f8      	str	r0, [r7, #12]
 8015588:	60b9      	str	r1, [r7, #8]
 801558a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 801558c:	2300      	movs	r3, #0
 801558e:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd2, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8015590:	687b      	ldr	r3, [r7, #4]
 8015592:	68ba      	ldr	r2, [r7, #8]
 8015594:	68f9      	ldr	r1, [r7, #12]
 8015596:	4806      	ldr	r0, [pc, #24]	; (80155b0 <BSP_SD_WriteBlocks_DMA+0x30>)
 8015598:	f7f9 f8c2 	bl	800e720 <HAL_SD_WriteBlocks_DMA>
 801559c:	4603      	mov	r3, r0
 801559e:	2b00      	cmp	r3, #0
 80155a0:	d001      	beq.n	80155a6 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80155a2:	2301      	movs	r3, #1
 80155a4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80155a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80155a8:	4618      	mov	r0, r3
 80155aa:	3718      	adds	r7, #24
 80155ac:	46bd      	mov	sp, r7
 80155ae:	bd80      	pop	{r7, pc}
 80155b0:	24001030 	.word	0x24001030

080155b4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80155b4:	b580      	push	{r7, lr}
 80155b6:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd2) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80155b8:	4805      	ldr	r0, [pc, #20]	; (80155d0 <BSP_SD_GetCardState+0x1c>)
 80155ba:	f7f9 febb 	bl	800f334 <HAL_SD_GetCardState>
 80155be:	4603      	mov	r3, r0
 80155c0:	2b04      	cmp	r3, #4
 80155c2:	bf14      	ite	ne
 80155c4:	2301      	movne	r3, #1
 80155c6:	2300      	moveq	r3, #0
 80155c8:	b2db      	uxtb	r3, r3
}
 80155ca:	4618      	mov	r0, r3
 80155cc:	bd80      	pop	{r7, pc}
 80155ce:	bf00      	nop
 80155d0:	24001030 	.word	0x24001030

080155d4 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80155d4:	b580      	push	{r7, lr}
 80155d6:	b082      	sub	sp, #8
 80155d8:	af00      	add	r7, sp, #0
 80155da:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd2, CardInfo);
 80155dc:	6879      	ldr	r1, [r7, #4]
 80155de:	4803      	ldr	r0, [pc, #12]	; (80155ec <BSP_SD_GetCardInfo+0x18>)
 80155e0:	f7f9 fd6a 	bl	800f0b8 <HAL_SD_GetCardInfo>
}
 80155e4:	bf00      	nop
 80155e6:	3708      	adds	r7, #8
 80155e8:	46bd      	mov	sp, r7
 80155ea:	bd80      	pop	{r7, pc}
 80155ec:	24001030 	.word	0x24001030

080155f0 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80155f0:	b580      	push	{r7, lr}
 80155f2:	b082      	sub	sp, #8
 80155f4:	af00      	add	r7, sp, #0
 80155f6:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 80155f8:	f000 f984 	bl	8015904 <BSP_SD_WriteCpltCallback>
}
 80155fc:	bf00      	nop
 80155fe:	3708      	adds	r7, #8
 8015600:	46bd      	mov	sp, r7
 8015602:	bd80      	pop	{r7, pc}

08015604 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8015604:	b580      	push	{r7, lr}
 8015606:	b082      	sub	sp, #8
 8015608:	af00      	add	r7, sp, #0
 801560a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 801560c:	f000 f986 	bl	801591c <BSP_SD_ReadCpltCallback>
}
 8015610:	bf00      	nop
 8015612:	3708      	adds	r7, #8
 8015614:	46bd      	mov	sp, r7
 8015616:	bd80      	pop	{r7, pc}

08015618 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8015618:	b480      	push	{r7}
 801561a:	b083      	sub	sp, #12
 801561c:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 801561e:	2301      	movs	r3, #1
 8015620:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN IsDetectedSection */
  /* user code can be inserted here */
  /* USER CODE END IsDetectedSection */

  return status;
 8015622:	79fb      	ldrb	r3, [r7, #7]
 8015624:	b2db      	uxtb	r3, r3
}
 8015626:	4618      	mov	r0, r3
 8015628:	370c      	adds	r7, #12
 801562a:	46bd      	mov	sp, r7
 801562c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015630:	4770      	bx	lr

08015632 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8015632:	b580      	push	{r7, lr}
 8015634:	b084      	sub	sp, #16
 8015636:	af00      	add	r7, sp, #0
 8015638:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 801563a:	f7ee fddd 	bl	80041f8 <HAL_GetTick>
 801563e:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8015640:	e006      	b.n	8015650 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8015642:	f7ff ffb7 	bl	80155b4 <BSP_SD_GetCardState>
 8015646:	4603      	mov	r3, r0
 8015648:	2b00      	cmp	r3, #0
 801564a:	d101      	bne.n	8015650 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 801564c:	2300      	movs	r3, #0
 801564e:	e009      	b.n	8015664 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8015650:	f7ee fdd2 	bl	80041f8 <HAL_GetTick>
 8015654:	4602      	mov	r2, r0
 8015656:	68fb      	ldr	r3, [r7, #12]
 8015658:	1ad3      	subs	r3, r2, r3
 801565a:	687a      	ldr	r2, [r7, #4]
 801565c:	429a      	cmp	r2, r3
 801565e:	d8f0      	bhi.n	8015642 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8015660:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015664:	4618      	mov	r0, r3
 8015666:	3710      	adds	r7, #16
 8015668:	46bd      	mov	sp, r7
 801566a:	bd80      	pop	{r7, pc}

0801566c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 801566c:	b580      	push	{r7, lr}
 801566e:	b082      	sub	sp, #8
 8015670:	af00      	add	r7, sp, #0
 8015672:	4603      	mov	r3, r0
 8015674:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8015676:	4b0b      	ldr	r3, [pc, #44]	; (80156a4 <SD_CheckStatus+0x38>)
 8015678:	2201      	movs	r2, #1
 801567a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 801567c:	f7ff ff9a 	bl	80155b4 <BSP_SD_GetCardState>
 8015680:	4603      	mov	r3, r0
 8015682:	2b00      	cmp	r3, #0
 8015684:	d107      	bne.n	8015696 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8015686:	4b07      	ldr	r3, [pc, #28]	; (80156a4 <SD_CheckStatus+0x38>)
 8015688:	781b      	ldrb	r3, [r3, #0]
 801568a:	b2db      	uxtb	r3, r3
 801568c:	f023 0301 	bic.w	r3, r3, #1
 8015690:	b2da      	uxtb	r2, r3
 8015692:	4b04      	ldr	r3, [pc, #16]	; (80156a4 <SD_CheckStatus+0x38>)
 8015694:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8015696:	4b03      	ldr	r3, [pc, #12]	; (80156a4 <SD_CheckStatus+0x38>)
 8015698:	781b      	ldrb	r3, [r3, #0]
 801569a:	b2db      	uxtb	r3, r3
}
 801569c:	4618      	mov	r0, r3
 801569e:	3708      	adds	r7, #8
 80156a0:	46bd      	mov	sp, r7
 80156a2:	bd80      	pop	{r7, pc}
 80156a4:	2400010d 	.word	0x2400010d

080156a8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80156a8:	b580      	push	{r7, lr}
 80156aa:	b082      	sub	sp, #8
 80156ac:	af00      	add	r7, sp, #0
 80156ae:	4603      	mov	r3, r0
 80156b0:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80156b2:	f7ff ff25 	bl	8015500 <BSP_SD_Init>
 80156b6:	4603      	mov	r3, r0
 80156b8:	2b00      	cmp	r3, #0
 80156ba:	d107      	bne.n	80156cc <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 80156bc:	79fb      	ldrb	r3, [r7, #7]
 80156be:	4618      	mov	r0, r3
 80156c0:	f7ff ffd4 	bl	801566c <SD_CheckStatus>
 80156c4:	4603      	mov	r3, r0
 80156c6:	461a      	mov	r2, r3
 80156c8:	4b04      	ldr	r3, [pc, #16]	; (80156dc <SD_initialize+0x34>)
 80156ca:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80156cc:	4b03      	ldr	r3, [pc, #12]	; (80156dc <SD_initialize+0x34>)
 80156ce:	781b      	ldrb	r3, [r3, #0]
 80156d0:	b2db      	uxtb	r3, r3
}
 80156d2:	4618      	mov	r0, r3
 80156d4:	3708      	adds	r7, #8
 80156d6:	46bd      	mov	sp, r7
 80156d8:	bd80      	pop	{r7, pc}
 80156da:	bf00      	nop
 80156dc:	2400010d 	.word	0x2400010d

080156e0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80156e0:	b580      	push	{r7, lr}
 80156e2:	b082      	sub	sp, #8
 80156e4:	af00      	add	r7, sp, #0
 80156e6:	4603      	mov	r3, r0
 80156e8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80156ea:	79fb      	ldrb	r3, [r7, #7]
 80156ec:	4618      	mov	r0, r3
 80156ee:	f7ff ffbd 	bl	801566c <SD_CheckStatus>
 80156f2:	4603      	mov	r3, r0
}
 80156f4:	4618      	mov	r0, r3
 80156f6:	3708      	adds	r7, #8
 80156f8:	46bd      	mov	sp, r7
 80156fa:	bd80      	pop	{r7, pc}

080156fc <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80156fc:	b580      	push	{r7, lr}
 80156fe:	b086      	sub	sp, #24
 8015700:	af00      	add	r7, sp, #0
 8015702:	60b9      	str	r1, [r7, #8]
 8015704:	607a      	str	r2, [r7, #4]
 8015706:	603b      	str	r3, [r7, #0]
 8015708:	4603      	mov	r3, r0
 801570a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 801570c:	2301      	movs	r3, #1
 801570e:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8015710:	f247 5030 	movw	r0, #30000	; 0x7530
 8015714:	f7ff ff8d 	bl	8015632 <SD_CheckStatusWithTimeout>
 8015718:	4603      	mov	r3, r0
 801571a:	2b00      	cmp	r3, #0
 801571c:	da01      	bge.n	8015722 <SD_read+0x26>
  {
    return res;
 801571e:	7dfb      	ldrb	r3, [r7, #23]
 8015720:	e03b      	b.n	801579a <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8015722:	683a      	ldr	r2, [r7, #0]
 8015724:	6879      	ldr	r1, [r7, #4]
 8015726:	68b8      	ldr	r0, [r7, #8]
 8015728:	f7ff ff10 	bl	801554c <BSP_SD_ReadBlocks_DMA>
 801572c:	4603      	mov	r3, r0
 801572e:	2b00      	cmp	r3, #0
 8015730:	d132      	bne.n	8015798 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8015732:	4b1c      	ldr	r3, [pc, #112]	; (80157a4 <SD_read+0xa8>)
 8015734:	2200      	movs	r2, #0
 8015736:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8015738:	f7ee fd5e 	bl	80041f8 <HAL_GetTick>
 801573c:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 801573e:	bf00      	nop
 8015740:	4b18      	ldr	r3, [pc, #96]	; (80157a4 <SD_read+0xa8>)
 8015742:	681b      	ldr	r3, [r3, #0]
 8015744:	2b00      	cmp	r3, #0
 8015746:	d108      	bne.n	801575a <SD_read+0x5e>
 8015748:	f7ee fd56 	bl	80041f8 <HAL_GetTick>
 801574c:	4602      	mov	r2, r0
 801574e:	693b      	ldr	r3, [r7, #16]
 8015750:	1ad3      	subs	r3, r2, r3
 8015752:	f247 522f 	movw	r2, #29999	; 0x752f
 8015756:	4293      	cmp	r3, r2
 8015758:	d9f2      	bls.n	8015740 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 801575a:	4b12      	ldr	r3, [pc, #72]	; (80157a4 <SD_read+0xa8>)
 801575c:	681b      	ldr	r3, [r3, #0]
 801575e:	2b00      	cmp	r3, #0
 8015760:	d102      	bne.n	8015768 <SD_read+0x6c>
      {
        res = RES_ERROR;
 8015762:	2301      	movs	r3, #1
 8015764:	75fb      	strb	r3, [r7, #23]
 8015766:	e017      	b.n	8015798 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8015768:	4b0e      	ldr	r3, [pc, #56]	; (80157a4 <SD_read+0xa8>)
 801576a:	2200      	movs	r2, #0
 801576c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 801576e:	f7ee fd43 	bl	80041f8 <HAL_GetTick>
 8015772:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8015774:	e007      	b.n	8015786 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8015776:	f7ff ff1d 	bl	80155b4 <BSP_SD_GetCardState>
 801577a:	4603      	mov	r3, r0
 801577c:	2b00      	cmp	r3, #0
 801577e:	d102      	bne.n	8015786 <SD_read+0x8a>
          {
            res = RES_OK;
 8015780:	2300      	movs	r3, #0
 8015782:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8015784:	e008      	b.n	8015798 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8015786:	f7ee fd37 	bl	80041f8 <HAL_GetTick>
 801578a:	4602      	mov	r2, r0
 801578c:	693b      	ldr	r3, [r7, #16]
 801578e:	1ad3      	subs	r3, r2, r3
 8015790:	f247 522f 	movw	r2, #29999	; 0x752f
 8015794:	4293      	cmp	r3, r2
 8015796:	d9ee      	bls.n	8015776 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8015798:	7dfb      	ldrb	r3, [r7, #23]
}
 801579a:	4618      	mov	r0, r3
 801579c:	3718      	adds	r7, #24
 801579e:	46bd      	mov	sp, r7
 80157a0:	bd80      	pop	{r7, pc}
 80157a2:	bf00      	nop
 80157a4:	24003ed0 	.word	0x24003ed0

080157a8 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80157a8:	b580      	push	{r7, lr}
 80157aa:	b086      	sub	sp, #24
 80157ac:	af00      	add	r7, sp, #0
 80157ae:	60b9      	str	r1, [r7, #8]
 80157b0:	607a      	str	r2, [r7, #4]
 80157b2:	603b      	str	r3, [r7, #0]
 80157b4:	4603      	mov	r3, r0
 80157b6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80157b8:	2301      	movs	r3, #1
 80157ba:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 80157bc:	4b24      	ldr	r3, [pc, #144]	; (8015850 <SD_write+0xa8>)
 80157be:	2200      	movs	r2, #0
 80157c0:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80157c2:	f247 5030 	movw	r0, #30000	; 0x7530
 80157c6:	f7ff ff34 	bl	8015632 <SD_CheckStatusWithTimeout>
 80157ca:	4603      	mov	r3, r0
 80157cc:	2b00      	cmp	r3, #0
 80157ce:	da01      	bge.n	80157d4 <SD_write+0x2c>
  {
    return res;
 80157d0:	7dfb      	ldrb	r3, [r7, #23]
 80157d2:	e038      	b.n	8015846 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80157d4:	683a      	ldr	r2, [r7, #0]
 80157d6:	6879      	ldr	r1, [r7, #4]
 80157d8:	68b8      	ldr	r0, [r7, #8]
 80157da:	f7ff fed1 	bl	8015580 <BSP_SD_WriteBlocks_DMA>
 80157de:	4603      	mov	r3, r0
 80157e0:	2b00      	cmp	r3, #0
 80157e2:	d12f      	bne.n	8015844 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 80157e4:	f7ee fd08 	bl	80041f8 <HAL_GetTick>
 80157e8:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80157ea:	bf00      	nop
 80157ec:	4b18      	ldr	r3, [pc, #96]	; (8015850 <SD_write+0xa8>)
 80157ee:	681b      	ldr	r3, [r3, #0]
 80157f0:	2b00      	cmp	r3, #0
 80157f2:	d108      	bne.n	8015806 <SD_write+0x5e>
 80157f4:	f7ee fd00 	bl	80041f8 <HAL_GetTick>
 80157f8:	4602      	mov	r2, r0
 80157fa:	693b      	ldr	r3, [r7, #16]
 80157fc:	1ad3      	subs	r3, r2, r3
 80157fe:	f247 522f 	movw	r2, #29999	; 0x752f
 8015802:	4293      	cmp	r3, r2
 8015804:	d9f2      	bls.n	80157ec <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8015806:	4b12      	ldr	r3, [pc, #72]	; (8015850 <SD_write+0xa8>)
 8015808:	681b      	ldr	r3, [r3, #0]
 801580a:	2b00      	cmp	r3, #0
 801580c:	d102      	bne.n	8015814 <SD_write+0x6c>
      {
        res = RES_ERROR;
 801580e:	2301      	movs	r3, #1
 8015810:	75fb      	strb	r3, [r7, #23]
 8015812:	e017      	b.n	8015844 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8015814:	4b0e      	ldr	r3, [pc, #56]	; (8015850 <SD_write+0xa8>)
 8015816:	2200      	movs	r2, #0
 8015818:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 801581a:	f7ee fced 	bl	80041f8 <HAL_GetTick>
 801581e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8015820:	e007      	b.n	8015832 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8015822:	f7ff fec7 	bl	80155b4 <BSP_SD_GetCardState>
 8015826:	4603      	mov	r3, r0
 8015828:	2b00      	cmp	r3, #0
 801582a:	d102      	bne.n	8015832 <SD_write+0x8a>
          {
            res = RES_OK;
 801582c:	2300      	movs	r3, #0
 801582e:	75fb      	strb	r3, [r7, #23]
            break;
 8015830:	e008      	b.n	8015844 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8015832:	f7ee fce1 	bl	80041f8 <HAL_GetTick>
 8015836:	4602      	mov	r2, r0
 8015838:	693b      	ldr	r3, [r7, #16]
 801583a:	1ad3      	subs	r3, r2, r3
 801583c:	f247 522f 	movw	r2, #29999	; 0x752f
 8015840:	4293      	cmp	r3, r2
 8015842:	d9ee      	bls.n	8015822 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8015844:	7dfb      	ldrb	r3, [r7, #23]
}
 8015846:	4618      	mov	r0, r3
 8015848:	3718      	adds	r7, #24
 801584a:	46bd      	mov	sp, r7
 801584c:	bd80      	pop	{r7, pc}
 801584e:	bf00      	nop
 8015850:	24003ecc 	.word	0x24003ecc

08015854 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8015854:	b580      	push	{r7, lr}
 8015856:	b08c      	sub	sp, #48	; 0x30
 8015858:	af00      	add	r7, sp, #0
 801585a:	4603      	mov	r3, r0
 801585c:	603a      	str	r2, [r7, #0]
 801585e:	71fb      	strb	r3, [r7, #7]
 8015860:	460b      	mov	r3, r1
 8015862:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8015864:	2301      	movs	r3, #1
 8015866:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 801586a:	4b25      	ldr	r3, [pc, #148]	; (8015900 <SD_ioctl+0xac>)
 801586c:	781b      	ldrb	r3, [r3, #0]
 801586e:	b2db      	uxtb	r3, r3
 8015870:	f003 0301 	and.w	r3, r3, #1
 8015874:	2b00      	cmp	r3, #0
 8015876:	d001      	beq.n	801587c <SD_ioctl+0x28>
 8015878:	2303      	movs	r3, #3
 801587a:	e03c      	b.n	80158f6 <SD_ioctl+0xa2>

  switch (cmd)
 801587c:	79bb      	ldrb	r3, [r7, #6]
 801587e:	2b03      	cmp	r3, #3
 8015880:	d834      	bhi.n	80158ec <SD_ioctl+0x98>
 8015882:	a201      	add	r2, pc, #4	; (adr r2, 8015888 <SD_ioctl+0x34>)
 8015884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015888:	08015899 	.word	0x08015899
 801588c:	080158a1 	.word	0x080158a1
 8015890:	080158b9 	.word	0x080158b9
 8015894:	080158d3 	.word	0x080158d3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8015898:	2300      	movs	r3, #0
 801589a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801589e:	e028      	b.n	80158f2 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80158a0:	f107 0308 	add.w	r3, r7, #8
 80158a4:	4618      	mov	r0, r3
 80158a6:	f7ff fe95 	bl	80155d4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80158aa:	6a3a      	ldr	r2, [r7, #32]
 80158ac:	683b      	ldr	r3, [r7, #0]
 80158ae:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80158b0:	2300      	movs	r3, #0
 80158b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80158b6:	e01c      	b.n	80158f2 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80158b8:	f107 0308 	add.w	r3, r7, #8
 80158bc:	4618      	mov	r0, r3
 80158be:	f7ff fe89 	bl	80155d4 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80158c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80158c4:	b29a      	uxth	r2, r3
 80158c6:	683b      	ldr	r3, [r7, #0]
 80158c8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80158ca:	2300      	movs	r3, #0
 80158cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80158d0:	e00f      	b.n	80158f2 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80158d2:	f107 0308 	add.w	r3, r7, #8
 80158d6:	4618      	mov	r0, r3
 80158d8:	f7ff fe7c 	bl	80155d4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80158dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80158de:	0a5a      	lsrs	r2, r3, #9
 80158e0:	683b      	ldr	r3, [r7, #0]
 80158e2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80158e4:	2300      	movs	r3, #0
 80158e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80158ea:	e002      	b.n	80158f2 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80158ec:	2304      	movs	r3, #4
 80158ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 80158f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80158f6:	4618      	mov	r0, r3
 80158f8:	3730      	adds	r7, #48	; 0x30
 80158fa:	46bd      	mov	sp, r7
 80158fc:	bd80      	pop	{r7, pc}
 80158fe:	bf00      	nop
 8015900:	2400010d 	.word	0x2400010d

08015904 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8015904:	b480      	push	{r7}
 8015906:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8015908:	4b03      	ldr	r3, [pc, #12]	; (8015918 <BSP_SD_WriteCpltCallback+0x14>)
 801590a:	2201      	movs	r2, #1
 801590c:	601a      	str	r2, [r3, #0]
}
 801590e:	bf00      	nop
 8015910:	46bd      	mov	sp, r7
 8015912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015916:	4770      	bx	lr
 8015918:	24003ecc 	.word	0x24003ecc

0801591c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 801591c:	b480      	push	{r7}
 801591e:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8015920:	4b03      	ldr	r3, [pc, #12]	; (8015930 <BSP_SD_ReadCpltCallback+0x14>)
 8015922:	2201      	movs	r2, #1
 8015924:	601a      	str	r2, [r3, #0]
}
 8015926:	bf00      	nop
 8015928:	46bd      	mov	sp, r7
 801592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801592e:	4770      	bx	lr
 8015930:	24003ed0 	.word	0x24003ed0

08015934 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015934:	b580      	push	{r7, lr}
 8015936:	b084      	sub	sp, #16
 8015938:	af00      	add	r7, sp, #0
 801593a:	6078      	str	r0, [r7, #4]
 801593c:	460b      	mov	r3, r1
 801593e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8015940:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8015944:	f005 fc72 	bl	801b22c <USBD_static_malloc>
 8015948:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 801594a:	68fb      	ldr	r3, [r7, #12]
 801594c:	2b00      	cmp	r3, #0
 801594e:	d109      	bne.n	8015964 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8015950:	687b      	ldr	r3, [r7, #4]
 8015952:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015956:	687b      	ldr	r3, [r7, #4]
 8015958:	32b0      	adds	r2, #176	; 0xb0
 801595a:	2100      	movs	r1, #0
 801595c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8015960:	2302      	movs	r3, #2
 8015962:	e0d4      	b.n	8015b0e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8015964:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8015968:	2100      	movs	r1, #0
 801596a:	68f8      	ldr	r0, [r7, #12]
 801596c:	f006 fc35 	bl	801c1da <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8015970:	687b      	ldr	r3, [r7, #4]
 8015972:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015976:	687b      	ldr	r3, [r7, #4]
 8015978:	32b0      	adds	r2, #176	; 0xb0
 801597a:	68f9      	ldr	r1, [r7, #12]
 801597c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8015980:	687b      	ldr	r3, [r7, #4]
 8015982:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015986:	687b      	ldr	r3, [r7, #4]
 8015988:	32b0      	adds	r2, #176	; 0xb0
 801598a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801598e:	687b      	ldr	r3, [r7, #4]
 8015990:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015994:	687b      	ldr	r3, [r7, #4]
 8015996:	7c1b      	ldrb	r3, [r3, #16]
 8015998:	2b00      	cmp	r3, #0
 801599a:	d138      	bne.n	8015a0e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 801599c:	4b5e      	ldr	r3, [pc, #376]	; (8015b18 <USBD_CDC_Init+0x1e4>)
 801599e:	7819      	ldrb	r1, [r3, #0]
 80159a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80159a4:	2202      	movs	r2, #2
 80159a6:	6878      	ldr	r0, [r7, #4]
 80159a8:	f005 fb1d 	bl	801afe6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80159ac:	4b5a      	ldr	r3, [pc, #360]	; (8015b18 <USBD_CDC_Init+0x1e4>)
 80159ae:	781b      	ldrb	r3, [r3, #0]
 80159b0:	f003 020f 	and.w	r2, r3, #15
 80159b4:	6879      	ldr	r1, [r7, #4]
 80159b6:	4613      	mov	r3, r2
 80159b8:	009b      	lsls	r3, r3, #2
 80159ba:	4413      	add	r3, r2
 80159bc:	009b      	lsls	r3, r3, #2
 80159be:	440b      	add	r3, r1
 80159c0:	3324      	adds	r3, #36	; 0x24
 80159c2:	2201      	movs	r2, #1
 80159c4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80159c6:	4b55      	ldr	r3, [pc, #340]	; (8015b1c <USBD_CDC_Init+0x1e8>)
 80159c8:	7819      	ldrb	r1, [r3, #0]
 80159ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80159ce:	2202      	movs	r2, #2
 80159d0:	6878      	ldr	r0, [r7, #4]
 80159d2:	f005 fb08 	bl	801afe6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80159d6:	4b51      	ldr	r3, [pc, #324]	; (8015b1c <USBD_CDC_Init+0x1e8>)
 80159d8:	781b      	ldrb	r3, [r3, #0]
 80159da:	f003 020f 	and.w	r2, r3, #15
 80159de:	6879      	ldr	r1, [r7, #4]
 80159e0:	4613      	mov	r3, r2
 80159e2:	009b      	lsls	r3, r3, #2
 80159e4:	4413      	add	r3, r2
 80159e6:	009b      	lsls	r3, r3, #2
 80159e8:	440b      	add	r3, r1
 80159ea:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80159ee:	2201      	movs	r2, #1
 80159f0:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80159f2:	4b4b      	ldr	r3, [pc, #300]	; (8015b20 <USBD_CDC_Init+0x1ec>)
 80159f4:	781b      	ldrb	r3, [r3, #0]
 80159f6:	f003 020f 	and.w	r2, r3, #15
 80159fa:	6879      	ldr	r1, [r7, #4]
 80159fc:	4613      	mov	r3, r2
 80159fe:	009b      	lsls	r3, r3, #2
 8015a00:	4413      	add	r3, r2
 8015a02:	009b      	lsls	r3, r3, #2
 8015a04:	440b      	add	r3, r1
 8015a06:	3326      	adds	r3, #38	; 0x26
 8015a08:	2210      	movs	r2, #16
 8015a0a:	801a      	strh	r2, [r3, #0]
 8015a0c:	e035      	b.n	8015a7a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015a0e:	4b42      	ldr	r3, [pc, #264]	; (8015b18 <USBD_CDC_Init+0x1e4>)
 8015a10:	7819      	ldrb	r1, [r3, #0]
 8015a12:	2340      	movs	r3, #64	; 0x40
 8015a14:	2202      	movs	r2, #2
 8015a16:	6878      	ldr	r0, [r7, #4]
 8015a18:	f005 fae5 	bl	801afe6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8015a1c:	4b3e      	ldr	r3, [pc, #248]	; (8015b18 <USBD_CDC_Init+0x1e4>)
 8015a1e:	781b      	ldrb	r3, [r3, #0]
 8015a20:	f003 020f 	and.w	r2, r3, #15
 8015a24:	6879      	ldr	r1, [r7, #4]
 8015a26:	4613      	mov	r3, r2
 8015a28:	009b      	lsls	r3, r3, #2
 8015a2a:	4413      	add	r3, r2
 8015a2c:	009b      	lsls	r3, r3, #2
 8015a2e:	440b      	add	r3, r1
 8015a30:	3324      	adds	r3, #36	; 0x24
 8015a32:	2201      	movs	r2, #1
 8015a34:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8015a36:	4b39      	ldr	r3, [pc, #228]	; (8015b1c <USBD_CDC_Init+0x1e8>)
 8015a38:	7819      	ldrb	r1, [r3, #0]
 8015a3a:	2340      	movs	r3, #64	; 0x40
 8015a3c:	2202      	movs	r2, #2
 8015a3e:	6878      	ldr	r0, [r7, #4]
 8015a40:	f005 fad1 	bl	801afe6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8015a44:	4b35      	ldr	r3, [pc, #212]	; (8015b1c <USBD_CDC_Init+0x1e8>)
 8015a46:	781b      	ldrb	r3, [r3, #0]
 8015a48:	f003 020f 	and.w	r2, r3, #15
 8015a4c:	6879      	ldr	r1, [r7, #4]
 8015a4e:	4613      	mov	r3, r2
 8015a50:	009b      	lsls	r3, r3, #2
 8015a52:	4413      	add	r3, r2
 8015a54:	009b      	lsls	r3, r3, #2
 8015a56:	440b      	add	r3, r1
 8015a58:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8015a5c:	2201      	movs	r2, #1
 8015a5e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8015a60:	4b2f      	ldr	r3, [pc, #188]	; (8015b20 <USBD_CDC_Init+0x1ec>)
 8015a62:	781b      	ldrb	r3, [r3, #0]
 8015a64:	f003 020f 	and.w	r2, r3, #15
 8015a68:	6879      	ldr	r1, [r7, #4]
 8015a6a:	4613      	mov	r3, r2
 8015a6c:	009b      	lsls	r3, r3, #2
 8015a6e:	4413      	add	r3, r2
 8015a70:	009b      	lsls	r3, r3, #2
 8015a72:	440b      	add	r3, r1
 8015a74:	3326      	adds	r3, #38	; 0x26
 8015a76:	2210      	movs	r2, #16
 8015a78:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8015a7a:	4b29      	ldr	r3, [pc, #164]	; (8015b20 <USBD_CDC_Init+0x1ec>)
 8015a7c:	7819      	ldrb	r1, [r3, #0]
 8015a7e:	2308      	movs	r3, #8
 8015a80:	2203      	movs	r2, #3
 8015a82:	6878      	ldr	r0, [r7, #4]
 8015a84:	f005 faaf 	bl	801afe6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8015a88:	4b25      	ldr	r3, [pc, #148]	; (8015b20 <USBD_CDC_Init+0x1ec>)
 8015a8a:	781b      	ldrb	r3, [r3, #0]
 8015a8c:	f003 020f 	and.w	r2, r3, #15
 8015a90:	6879      	ldr	r1, [r7, #4]
 8015a92:	4613      	mov	r3, r2
 8015a94:	009b      	lsls	r3, r3, #2
 8015a96:	4413      	add	r3, r2
 8015a98:	009b      	lsls	r3, r3, #2
 8015a9a:	440b      	add	r3, r1
 8015a9c:	3324      	adds	r3, #36	; 0x24
 8015a9e:	2201      	movs	r2, #1
 8015aa0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8015aa2:	68fb      	ldr	r3, [r7, #12]
 8015aa4:	2200      	movs	r2, #0
 8015aa6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8015aaa:	687b      	ldr	r3, [r7, #4]
 8015aac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015ab0:	687a      	ldr	r2, [r7, #4]
 8015ab2:	33b0      	adds	r3, #176	; 0xb0
 8015ab4:	009b      	lsls	r3, r3, #2
 8015ab6:	4413      	add	r3, r2
 8015ab8:	685b      	ldr	r3, [r3, #4]
 8015aba:	681b      	ldr	r3, [r3, #0]
 8015abc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8015abe:	68fb      	ldr	r3, [r7, #12]
 8015ac0:	2200      	movs	r2, #0
 8015ac2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8015ac6:	68fb      	ldr	r3, [r7, #12]
 8015ac8:	2200      	movs	r2, #0
 8015aca:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8015ace:	68fb      	ldr	r3, [r7, #12]
 8015ad0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8015ad4:	2b00      	cmp	r3, #0
 8015ad6:	d101      	bne.n	8015adc <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8015ad8:	2302      	movs	r3, #2
 8015ada:	e018      	b.n	8015b0e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015adc:	687b      	ldr	r3, [r7, #4]
 8015ade:	7c1b      	ldrb	r3, [r3, #16]
 8015ae0:	2b00      	cmp	r3, #0
 8015ae2:	d10a      	bne.n	8015afa <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015ae4:	4b0d      	ldr	r3, [pc, #52]	; (8015b1c <USBD_CDC_Init+0x1e8>)
 8015ae6:	7819      	ldrb	r1, [r3, #0]
 8015ae8:	68fb      	ldr	r3, [r7, #12]
 8015aea:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8015aee:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015af2:	6878      	ldr	r0, [r7, #4]
 8015af4:	f005 fb66 	bl	801b1c4 <USBD_LL_PrepareReceive>
 8015af8:	e008      	b.n	8015b0c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015afa:	4b08      	ldr	r3, [pc, #32]	; (8015b1c <USBD_CDC_Init+0x1e8>)
 8015afc:	7819      	ldrb	r1, [r3, #0]
 8015afe:	68fb      	ldr	r3, [r7, #12]
 8015b00:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8015b04:	2340      	movs	r3, #64	; 0x40
 8015b06:	6878      	ldr	r0, [r7, #4]
 8015b08:	f005 fb5c 	bl	801b1c4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8015b0c:	2300      	movs	r3, #0
}
 8015b0e:	4618      	mov	r0, r3
 8015b10:	3710      	adds	r7, #16
 8015b12:	46bd      	mov	sp, r7
 8015b14:	bd80      	pop	{r7, pc}
 8015b16:	bf00      	nop
 8015b18:	24000197 	.word	0x24000197
 8015b1c:	24000198 	.word	0x24000198
 8015b20:	24000199 	.word	0x24000199

08015b24 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015b24:	b580      	push	{r7, lr}
 8015b26:	b082      	sub	sp, #8
 8015b28:	af00      	add	r7, sp, #0
 8015b2a:	6078      	str	r0, [r7, #4]
 8015b2c:	460b      	mov	r3, r1
 8015b2e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8015b30:	4b3a      	ldr	r3, [pc, #232]	; (8015c1c <USBD_CDC_DeInit+0xf8>)
 8015b32:	781b      	ldrb	r3, [r3, #0]
 8015b34:	4619      	mov	r1, r3
 8015b36:	6878      	ldr	r0, [r7, #4]
 8015b38:	f005 fa7b 	bl	801b032 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8015b3c:	4b37      	ldr	r3, [pc, #220]	; (8015c1c <USBD_CDC_DeInit+0xf8>)
 8015b3e:	781b      	ldrb	r3, [r3, #0]
 8015b40:	f003 020f 	and.w	r2, r3, #15
 8015b44:	6879      	ldr	r1, [r7, #4]
 8015b46:	4613      	mov	r3, r2
 8015b48:	009b      	lsls	r3, r3, #2
 8015b4a:	4413      	add	r3, r2
 8015b4c:	009b      	lsls	r3, r3, #2
 8015b4e:	440b      	add	r3, r1
 8015b50:	3324      	adds	r3, #36	; 0x24
 8015b52:	2200      	movs	r2, #0
 8015b54:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8015b56:	4b32      	ldr	r3, [pc, #200]	; (8015c20 <USBD_CDC_DeInit+0xfc>)
 8015b58:	781b      	ldrb	r3, [r3, #0]
 8015b5a:	4619      	mov	r1, r3
 8015b5c:	6878      	ldr	r0, [r7, #4]
 8015b5e:	f005 fa68 	bl	801b032 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8015b62:	4b2f      	ldr	r3, [pc, #188]	; (8015c20 <USBD_CDC_DeInit+0xfc>)
 8015b64:	781b      	ldrb	r3, [r3, #0]
 8015b66:	f003 020f 	and.w	r2, r3, #15
 8015b6a:	6879      	ldr	r1, [r7, #4]
 8015b6c:	4613      	mov	r3, r2
 8015b6e:	009b      	lsls	r3, r3, #2
 8015b70:	4413      	add	r3, r2
 8015b72:	009b      	lsls	r3, r3, #2
 8015b74:	440b      	add	r3, r1
 8015b76:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8015b7a:	2200      	movs	r2, #0
 8015b7c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8015b7e:	4b29      	ldr	r3, [pc, #164]	; (8015c24 <USBD_CDC_DeInit+0x100>)
 8015b80:	781b      	ldrb	r3, [r3, #0]
 8015b82:	4619      	mov	r1, r3
 8015b84:	6878      	ldr	r0, [r7, #4]
 8015b86:	f005 fa54 	bl	801b032 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8015b8a:	4b26      	ldr	r3, [pc, #152]	; (8015c24 <USBD_CDC_DeInit+0x100>)
 8015b8c:	781b      	ldrb	r3, [r3, #0]
 8015b8e:	f003 020f 	and.w	r2, r3, #15
 8015b92:	6879      	ldr	r1, [r7, #4]
 8015b94:	4613      	mov	r3, r2
 8015b96:	009b      	lsls	r3, r3, #2
 8015b98:	4413      	add	r3, r2
 8015b9a:	009b      	lsls	r3, r3, #2
 8015b9c:	440b      	add	r3, r1
 8015b9e:	3324      	adds	r3, #36	; 0x24
 8015ba0:	2200      	movs	r2, #0
 8015ba2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8015ba4:	4b1f      	ldr	r3, [pc, #124]	; (8015c24 <USBD_CDC_DeInit+0x100>)
 8015ba6:	781b      	ldrb	r3, [r3, #0]
 8015ba8:	f003 020f 	and.w	r2, r3, #15
 8015bac:	6879      	ldr	r1, [r7, #4]
 8015bae:	4613      	mov	r3, r2
 8015bb0:	009b      	lsls	r3, r3, #2
 8015bb2:	4413      	add	r3, r2
 8015bb4:	009b      	lsls	r3, r3, #2
 8015bb6:	440b      	add	r3, r1
 8015bb8:	3326      	adds	r3, #38	; 0x26
 8015bba:	2200      	movs	r2, #0
 8015bbc:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8015bbe:	687b      	ldr	r3, [r7, #4]
 8015bc0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015bc4:	687b      	ldr	r3, [r7, #4]
 8015bc6:	32b0      	adds	r2, #176	; 0xb0
 8015bc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015bcc:	2b00      	cmp	r3, #0
 8015bce:	d01f      	beq.n	8015c10 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8015bd0:	687b      	ldr	r3, [r7, #4]
 8015bd2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015bd6:	687a      	ldr	r2, [r7, #4]
 8015bd8:	33b0      	adds	r3, #176	; 0xb0
 8015bda:	009b      	lsls	r3, r3, #2
 8015bdc:	4413      	add	r3, r2
 8015bde:	685b      	ldr	r3, [r3, #4]
 8015be0:	685b      	ldr	r3, [r3, #4]
 8015be2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8015be4:	687b      	ldr	r3, [r7, #4]
 8015be6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015bea:	687b      	ldr	r3, [r7, #4]
 8015bec:	32b0      	adds	r2, #176	; 0xb0
 8015bee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015bf2:	4618      	mov	r0, r3
 8015bf4:	f005 fb28 	bl	801b248 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8015bf8:	687b      	ldr	r3, [r7, #4]
 8015bfa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015bfe:	687b      	ldr	r3, [r7, #4]
 8015c00:	32b0      	adds	r2, #176	; 0xb0
 8015c02:	2100      	movs	r1, #0
 8015c04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8015c08:	687b      	ldr	r3, [r7, #4]
 8015c0a:	2200      	movs	r2, #0
 8015c0c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8015c10:	2300      	movs	r3, #0
}
 8015c12:	4618      	mov	r0, r3
 8015c14:	3708      	adds	r7, #8
 8015c16:	46bd      	mov	sp, r7
 8015c18:	bd80      	pop	{r7, pc}
 8015c1a:	bf00      	nop
 8015c1c:	24000197 	.word	0x24000197
 8015c20:	24000198 	.word	0x24000198
 8015c24:	24000199 	.word	0x24000199

08015c28 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8015c28:	b580      	push	{r7, lr}
 8015c2a:	b086      	sub	sp, #24
 8015c2c:	af00      	add	r7, sp, #0
 8015c2e:	6078      	str	r0, [r7, #4]
 8015c30:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015c32:	687b      	ldr	r3, [r7, #4]
 8015c34:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015c38:	687b      	ldr	r3, [r7, #4]
 8015c3a:	32b0      	adds	r2, #176	; 0xb0
 8015c3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015c40:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8015c42:	2300      	movs	r3, #0
 8015c44:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8015c46:	2300      	movs	r3, #0
 8015c48:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8015c4a:	2300      	movs	r3, #0
 8015c4c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8015c4e:	693b      	ldr	r3, [r7, #16]
 8015c50:	2b00      	cmp	r3, #0
 8015c52:	d101      	bne.n	8015c58 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8015c54:	2303      	movs	r3, #3
 8015c56:	e0bf      	b.n	8015dd8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8015c58:	683b      	ldr	r3, [r7, #0]
 8015c5a:	781b      	ldrb	r3, [r3, #0]
 8015c5c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8015c60:	2b00      	cmp	r3, #0
 8015c62:	d050      	beq.n	8015d06 <USBD_CDC_Setup+0xde>
 8015c64:	2b20      	cmp	r3, #32
 8015c66:	f040 80af 	bne.w	8015dc8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8015c6a:	683b      	ldr	r3, [r7, #0]
 8015c6c:	88db      	ldrh	r3, [r3, #6]
 8015c6e:	2b00      	cmp	r3, #0
 8015c70:	d03a      	beq.n	8015ce8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8015c72:	683b      	ldr	r3, [r7, #0]
 8015c74:	781b      	ldrb	r3, [r3, #0]
 8015c76:	b25b      	sxtb	r3, r3
 8015c78:	2b00      	cmp	r3, #0
 8015c7a:	da1b      	bge.n	8015cb4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015c7c:	687b      	ldr	r3, [r7, #4]
 8015c7e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015c82:	687a      	ldr	r2, [r7, #4]
 8015c84:	33b0      	adds	r3, #176	; 0xb0
 8015c86:	009b      	lsls	r3, r3, #2
 8015c88:	4413      	add	r3, r2
 8015c8a:	685b      	ldr	r3, [r3, #4]
 8015c8c:	689b      	ldr	r3, [r3, #8]
 8015c8e:	683a      	ldr	r2, [r7, #0]
 8015c90:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8015c92:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015c94:	683a      	ldr	r2, [r7, #0]
 8015c96:	88d2      	ldrh	r2, [r2, #6]
 8015c98:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8015c9a:	683b      	ldr	r3, [r7, #0]
 8015c9c:	88db      	ldrh	r3, [r3, #6]
 8015c9e:	2b07      	cmp	r3, #7
 8015ca0:	bf28      	it	cs
 8015ca2:	2307      	movcs	r3, #7
 8015ca4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8015ca6:	693b      	ldr	r3, [r7, #16]
 8015ca8:	89fa      	ldrh	r2, [r7, #14]
 8015caa:	4619      	mov	r1, r3
 8015cac:	6878      	ldr	r0, [r7, #4]
 8015cae:	f001 fd89 	bl	80177c4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8015cb2:	e090      	b.n	8015dd6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8015cb4:	683b      	ldr	r3, [r7, #0]
 8015cb6:	785a      	ldrb	r2, [r3, #1]
 8015cb8:	693b      	ldr	r3, [r7, #16]
 8015cba:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8015cbe:	683b      	ldr	r3, [r7, #0]
 8015cc0:	88db      	ldrh	r3, [r3, #6]
 8015cc2:	2b3f      	cmp	r3, #63	; 0x3f
 8015cc4:	d803      	bhi.n	8015cce <USBD_CDC_Setup+0xa6>
 8015cc6:	683b      	ldr	r3, [r7, #0]
 8015cc8:	88db      	ldrh	r3, [r3, #6]
 8015cca:	b2da      	uxtb	r2, r3
 8015ccc:	e000      	b.n	8015cd0 <USBD_CDC_Setup+0xa8>
 8015cce:	2240      	movs	r2, #64	; 0x40
 8015cd0:	693b      	ldr	r3, [r7, #16]
 8015cd2:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8015cd6:	6939      	ldr	r1, [r7, #16]
 8015cd8:	693b      	ldr	r3, [r7, #16]
 8015cda:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8015cde:	461a      	mov	r2, r3
 8015ce0:	6878      	ldr	r0, [r7, #4]
 8015ce2:	f001 fd9b 	bl	801781c <USBD_CtlPrepareRx>
      break;
 8015ce6:	e076      	b.n	8015dd6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015ce8:	687b      	ldr	r3, [r7, #4]
 8015cea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015cee:	687a      	ldr	r2, [r7, #4]
 8015cf0:	33b0      	adds	r3, #176	; 0xb0
 8015cf2:	009b      	lsls	r3, r3, #2
 8015cf4:	4413      	add	r3, r2
 8015cf6:	685b      	ldr	r3, [r3, #4]
 8015cf8:	689b      	ldr	r3, [r3, #8]
 8015cfa:	683a      	ldr	r2, [r7, #0]
 8015cfc:	7850      	ldrb	r0, [r2, #1]
 8015cfe:	2200      	movs	r2, #0
 8015d00:	6839      	ldr	r1, [r7, #0]
 8015d02:	4798      	blx	r3
      break;
 8015d04:	e067      	b.n	8015dd6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8015d06:	683b      	ldr	r3, [r7, #0]
 8015d08:	785b      	ldrb	r3, [r3, #1]
 8015d0a:	2b0b      	cmp	r3, #11
 8015d0c:	d851      	bhi.n	8015db2 <USBD_CDC_Setup+0x18a>
 8015d0e:	a201      	add	r2, pc, #4	; (adr r2, 8015d14 <USBD_CDC_Setup+0xec>)
 8015d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015d14:	08015d45 	.word	0x08015d45
 8015d18:	08015dc1 	.word	0x08015dc1
 8015d1c:	08015db3 	.word	0x08015db3
 8015d20:	08015db3 	.word	0x08015db3
 8015d24:	08015db3 	.word	0x08015db3
 8015d28:	08015db3 	.word	0x08015db3
 8015d2c:	08015db3 	.word	0x08015db3
 8015d30:	08015db3 	.word	0x08015db3
 8015d34:	08015db3 	.word	0x08015db3
 8015d38:	08015db3 	.word	0x08015db3
 8015d3c:	08015d6f 	.word	0x08015d6f
 8015d40:	08015d99 	.word	0x08015d99
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015d44:	687b      	ldr	r3, [r7, #4]
 8015d46:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015d4a:	b2db      	uxtb	r3, r3
 8015d4c:	2b03      	cmp	r3, #3
 8015d4e:	d107      	bne.n	8015d60 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8015d50:	f107 030a 	add.w	r3, r7, #10
 8015d54:	2202      	movs	r2, #2
 8015d56:	4619      	mov	r1, r3
 8015d58:	6878      	ldr	r0, [r7, #4]
 8015d5a:	f001 fd33 	bl	80177c4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8015d5e:	e032      	b.n	8015dc6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8015d60:	6839      	ldr	r1, [r7, #0]
 8015d62:	6878      	ldr	r0, [r7, #4]
 8015d64:	f001 fcbd 	bl	80176e2 <USBD_CtlError>
            ret = USBD_FAIL;
 8015d68:	2303      	movs	r3, #3
 8015d6a:	75fb      	strb	r3, [r7, #23]
          break;
 8015d6c:	e02b      	b.n	8015dc6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015d6e:	687b      	ldr	r3, [r7, #4]
 8015d70:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015d74:	b2db      	uxtb	r3, r3
 8015d76:	2b03      	cmp	r3, #3
 8015d78:	d107      	bne.n	8015d8a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8015d7a:	f107 030d 	add.w	r3, r7, #13
 8015d7e:	2201      	movs	r2, #1
 8015d80:	4619      	mov	r1, r3
 8015d82:	6878      	ldr	r0, [r7, #4]
 8015d84:	f001 fd1e 	bl	80177c4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8015d88:	e01d      	b.n	8015dc6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8015d8a:	6839      	ldr	r1, [r7, #0]
 8015d8c:	6878      	ldr	r0, [r7, #4]
 8015d8e:	f001 fca8 	bl	80176e2 <USBD_CtlError>
            ret = USBD_FAIL;
 8015d92:	2303      	movs	r3, #3
 8015d94:	75fb      	strb	r3, [r7, #23]
          break;
 8015d96:	e016      	b.n	8015dc6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8015d98:	687b      	ldr	r3, [r7, #4]
 8015d9a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015d9e:	b2db      	uxtb	r3, r3
 8015da0:	2b03      	cmp	r3, #3
 8015da2:	d00f      	beq.n	8015dc4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8015da4:	6839      	ldr	r1, [r7, #0]
 8015da6:	6878      	ldr	r0, [r7, #4]
 8015da8:	f001 fc9b 	bl	80176e2 <USBD_CtlError>
            ret = USBD_FAIL;
 8015dac:	2303      	movs	r3, #3
 8015dae:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8015db0:	e008      	b.n	8015dc4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8015db2:	6839      	ldr	r1, [r7, #0]
 8015db4:	6878      	ldr	r0, [r7, #4]
 8015db6:	f001 fc94 	bl	80176e2 <USBD_CtlError>
          ret = USBD_FAIL;
 8015dba:	2303      	movs	r3, #3
 8015dbc:	75fb      	strb	r3, [r7, #23]
          break;
 8015dbe:	e002      	b.n	8015dc6 <USBD_CDC_Setup+0x19e>
          break;
 8015dc0:	bf00      	nop
 8015dc2:	e008      	b.n	8015dd6 <USBD_CDC_Setup+0x1ae>
          break;
 8015dc4:	bf00      	nop
      }
      break;
 8015dc6:	e006      	b.n	8015dd6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8015dc8:	6839      	ldr	r1, [r7, #0]
 8015dca:	6878      	ldr	r0, [r7, #4]
 8015dcc:	f001 fc89 	bl	80176e2 <USBD_CtlError>
      ret = USBD_FAIL;
 8015dd0:	2303      	movs	r3, #3
 8015dd2:	75fb      	strb	r3, [r7, #23]
      break;
 8015dd4:	bf00      	nop
  }

  return (uint8_t)ret;
 8015dd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8015dd8:	4618      	mov	r0, r3
 8015dda:	3718      	adds	r7, #24
 8015ddc:	46bd      	mov	sp, r7
 8015dde:	bd80      	pop	{r7, pc}

08015de0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8015de0:	b580      	push	{r7, lr}
 8015de2:	b084      	sub	sp, #16
 8015de4:	af00      	add	r7, sp, #0
 8015de6:	6078      	str	r0, [r7, #4]
 8015de8:	460b      	mov	r3, r1
 8015dea:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8015dec:	687b      	ldr	r3, [r7, #4]
 8015dee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8015df2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8015df4:	687b      	ldr	r3, [r7, #4]
 8015df6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015dfa:	687b      	ldr	r3, [r7, #4]
 8015dfc:	32b0      	adds	r2, #176	; 0xb0
 8015dfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015e02:	2b00      	cmp	r3, #0
 8015e04:	d101      	bne.n	8015e0a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8015e06:	2303      	movs	r3, #3
 8015e08:	e065      	b.n	8015ed6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015e0a:	687b      	ldr	r3, [r7, #4]
 8015e0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015e10:	687b      	ldr	r3, [r7, #4]
 8015e12:	32b0      	adds	r2, #176	; 0xb0
 8015e14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015e18:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8015e1a:	78fb      	ldrb	r3, [r7, #3]
 8015e1c:	f003 020f 	and.w	r2, r3, #15
 8015e20:	6879      	ldr	r1, [r7, #4]
 8015e22:	4613      	mov	r3, r2
 8015e24:	009b      	lsls	r3, r3, #2
 8015e26:	4413      	add	r3, r2
 8015e28:	009b      	lsls	r3, r3, #2
 8015e2a:	440b      	add	r3, r1
 8015e2c:	3318      	adds	r3, #24
 8015e2e:	681b      	ldr	r3, [r3, #0]
 8015e30:	2b00      	cmp	r3, #0
 8015e32:	d02f      	beq.n	8015e94 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8015e34:	78fb      	ldrb	r3, [r7, #3]
 8015e36:	f003 020f 	and.w	r2, r3, #15
 8015e3a:	6879      	ldr	r1, [r7, #4]
 8015e3c:	4613      	mov	r3, r2
 8015e3e:	009b      	lsls	r3, r3, #2
 8015e40:	4413      	add	r3, r2
 8015e42:	009b      	lsls	r3, r3, #2
 8015e44:	440b      	add	r3, r1
 8015e46:	3318      	adds	r3, #24
 8015e48:	681a      	ldr	r2, [r3, #0]
 8015e4a:	78fb      	ldrb	r3, [r7, #3]
 8015e4c:	f003 010f 	and.w	r1, r3, #15
 8015e50:	68f8      	ldr	r0, [r7, #12]
 8015e52:	460b      	mov	r3, r1
 8015e54:	00db      	lsls	r3, r3, #3
 8015e56:	440b      	add	r3, r1
 8015e58:	009b      	lsls	r3, r3, #2
 8015e5a:	4403      	add	r3, r0
 8015e5c:	3344      	adds	r3, #68	; 0x44
 8015e5e:	681b      	ldr	r3, [r3, #0]
 8015e60:	fbb2 f1f3 	udiv	r1, r2, r3
 8015e64:	fb01 f303 	mul.w	r3, r1, r3
 8015e68:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8015e6a:	2b00      	cmp	r3, #0
 8015e6c:	d112      	bne.n	8015e94 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8015e6e:	78fb      	ldrb	r3, [r7, #3]
 8015e70:	f003 020f 	and.w	r2, r3, #15
 8015e74:	6879      	ldr	r1, [r7, #4]
 8015e76:	4613      	mov	r3, r2
 8015e78:	009b      	lsls	r3, r3, #2
 8015e7a:	4413      	add	r3, r2
 8015e7c:	009b      	lsls	r3, r3, #2
 8015e7e:	440b      	add	r3, r1
 8015e80:	3318      	adds	r3, #24
 8015e82:	2200      	movs	r2, #0
 8015e84:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8015e86:	78f9      	ldrb	r1, [r7, #3]
 8015e88:	2300      	movs	r3, #0
 8015e8a:	2200      	movs	r2, #0
 8015e8c:	6878      	ldr	r0, [r7, #4]
 8015e8e:	f005 f978 	bl	801b182 <USBD_LL_Transmit>
 8015e92:	e01f      	b.n	8015ed4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8015e94:	68bb      	ldr	r3, [r7, #8]
 8015e96:	2200      	movs	r2, #0
 8015e98:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8015e9c:	687b      	ldr	r3, [r7, #4]
 8015e9e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015ea2:	687a      	ldr	r2, [r7, #4]
 8015ea4:	33b0      	adds	r3, #176	; 0xb0
 8015ea6:	009b      	lsls	r3, r3, #2
 8015ea8:	4413      	add	r3, r2
 8015eaa:	685b      	ldr	r3, [r3, #4]
 8015eac:	691b      	ldr	r3, [r3, #16]
 8015eae:	2b00      	cmp	r3, #0
 8015eb0:	d010      	beq.n	8015ed4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8015eb2:	687b      	ldr	r3, [r7, #4]
 8015eb4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015eb8:	687a      	ldr	r2, [r7, #4]
 8015eba:	33b0      	adds	r3, #176	; 0xb0
 8015ebc:	009b      	lsls	r3, r3, #2
 8015ebe:	4413      	add	r3, r2
 8015ec0:	685b      	ldr	r3, [r3, #4]
 8015ec2:	691b      	ldr	r3, [r3, #16]
 8015ec4:	68ba      	ldr	r2, [r7, #8]
 8015ec6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8015eca:	68ba      	ldr	r2, [r7, #8]
 8015ecc:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8015ed0:	78fa      	ldrb	r2, [r7, #3]
 8015ed2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8015ed4:	2300      	movs	r3, #0
}
 8015ed6:	4618      	mov	r0, r3
 8015ed8:	3710      	adds	r7, #16
 8015eda:	46bd      	mov	sp, r7
 8015edc:	bd80      	pop	{r7, pc}

08015ede <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8015ede:	b580      	push	{r7, lr}
 8015ee0:	b084      	sub	sp, #16
 8015ee2:	af00      	add	r7, sp, #0
 8015ee4:	6078      	str	r0, [r7, #4]
 8015ee6:	460b      	mov	r3, r1
 8015ee8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015eea:	687b      	ldr	r3, [r7, #4]
 8015eec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015ef0:	687b      	ldr	r3, [r7, #4]
 8015ef2:	32b0      	adds	r2, #176	; 0xb0
 8015ef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015ef8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8015efa:	687b      	ldr	r3, [r7, #4]
 8015efc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015f00:	687b      	ldr	r3, [r7, #4]
 8015f02:	32b0      	adds	r2, #176	; 0xb0
 8015f04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015f08:	2b00      	cmp	r3, #0
 8015f0a:	d101      	bne.n	8015f10 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8015f0c:	2303      	movs	r3, #3
 8015f0e:	e01a      	b.n	8015f46 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8015f10:	78fb      	ldrb	r3, [r7, #3]
 8015f12:	4619      	mov	r1, r3
 8015f14:	6878      	ldr	r0, [r7, #4]
 8015f16:	f005 f976 	bl	801b206 <USBD_LL_GetRxDataSize>
 8015f1a:	4602      	mov	r2, r0
 8015f1c:	68fb      	ldr	r3, [r7, #12]
 8015f1e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8015f22:	687b      	ldr	r3, [r7, #4]
 8015f24:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015f28:	687a      	ldr	r2, [r7, #4]
 8015f2a:	33b0      	adds	r3, #176	; 0xb0
 8015f2c:	009b      	lsls	r3, r3, #2
 8015f2e:	4413      	add	r3, r2
 8015f30:	685b      	ldr	r3, [r3, #4]
 8015f32:	68db      	ldr	r3, [r3, #12]
 8015f34:	68fa      	ldr	r2, [r7, #12]
 8015f36:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8015f3a:	68fa      	ldr	r2, [r7, #12]
 8015f3c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8015f40:	4611      	mov	r1, r2
 8015f42:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8015f44:	2300      	movs	r3, #0
}
 8015f46:	4618      	mov	r0, r3
 8015f48:	3710      	adds	r7, #16
 8015f4a:	46bd      	mov	sp, r7
 8015f4c:	bd80      	pop	{r7, pc}

08015f4e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8015f4e:	b580      	push	{r7, lr}
 8015f50:	b084      	sub	sp, #16
 8015f52:	af00      	add	r7, sp, #0
 8015f54:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015f56:	687b      	ldr	r3, [r7, #4]
 8015f58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015f5c:	687b      	ldr	r3, [r7, #4]
 8015f5e:	32b0      	adds	r2, #176	; 0xb0
 8015f60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015f64:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8015f66:	68fb      	ldr	r3, [r7, #12]
 8015f68:	2b00      	cmp	r3, #0
 8015f6a:	d101      	bne.n	8015f70 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8015f6c:	2303      	movs	r3, #3
 8015f6e:	e025      	b.n	8015fbc <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8015f70:	687b      	ldr	r3, [r7, #4]
 8015f72:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015f76:	687a      	ldr	r2, [r7, #4]
 8015f78:	33b0      	adds	r3, #176	; 0xb0
 8015f7a:	009b      	lsls	r3, r3, #2
 8015f7c:	4413      	add	r3, r2
 8015f7e:	685b      	ldr	r3, [r3, #4]
 8015f80:	2b00      	cmp	r3, #0
 8015f82:	d01a      	beq.n	8015fba <USBD_CDC_EP0_RxReady+0x6c>
 8015f84:	68fb      	ldr	r3, [r7, #12]
 8015f86:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8015f8a:	2bff      	cmp	r3, #255	; 0xff
 8015f8c:	d015      	beq.n	8015fba <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8015f8e:	687b      	ldr	r3, [r7, #4]
 8015f90:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015f94:	687a      	ldr	r2, [r7, #4]
 8015f96:	33b0      	adds	r3, #176	; 0xb0
 8015f98:	009b      	lsls	r3, r3, #2
 8015f9a:	4413      	add	r3, r2
 8015f9c:	685b      	ldr	r3, [r3, #4]
 8015f9e:	689b      	ldr	r3, [r3, #8]
 8015fa0:	68fa      	ldr	r2, [r7, #12]
 8015fa2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8015fa6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8015fa8:	68fa      	ldr	r2, [r7, #12]
 8015faa:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8015fae:	b292      	uxth	r2, r2
 8015fb0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8015fb2:	68fb      	ldr	r3, [r7, #12]
 8015fb4:	22ff      	movs	r2, #255	; 0xff
 8015fb6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8015fba:	2300      	movs	r3, #0
}
 8015fbc:	4618      	mov	r0, r3
 8015fbe:	3710      	adds	r7, #16
 8015fc0:	46bd      	mov	sp, r7
 8015fc2:	bd80      	pop	{r7, pc}

08015fc4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8015fc4:	b580      	push	{r7, lr}
 8015fc6:	b086      	sub	sp, #24
 8015fc8:	af00      	add	r7, sp, #0
 8015fca:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015fcc:	2182      	movs	r1, #130	; 0x82
 8015fce:	4818      	ldr	r0, [pc, #96]	; (8016030 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015fd0:	f000 fd4f 	bl	8016a72 <USBD_GetEpDesc>
 8015fd4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015fd6:	2101      	movs	r1, #1
 8015fd8:	4815      	ldr	r0, [pc, #84]	; (8016030 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015fda:	f000 fd4a 	bl	8016a72 <USBD_GetEpDesc>
 8015fde:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015fe0:	2181      	movs	r1, #129	; 0x81
 8015fe2:	4813      	ldr	r0, [pc, #76]	; (8016030 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015fe4:	f000 fd45 	bl	8016a72 <USBD_GetEpDesc>
 8015fe8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015fea:	697b      	ldr	r3, [r7, #20]
 8015fec:	2b00      	cmp	r3, #0
 8015fee:	d002      	beq.n	8015ff6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8015ff0:	697b      	ldr	r3, [r7, #20]
 8015ff2:	2210      	movs	r2, #16
 8015ff4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015ff6:	693b      	ldr	r3, [r7, #16]
 8015ff8:	2b00      	cmp	r3, #0
 8015ffa:	d006      	beq.n	801600a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015ffc:	693b      	ldr	r3, [r7, #16]
 8015ffe:	2200      	movs	r2, #0
 8016000:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8016004:	711a      	strb	r2, [r3, #4]
 8016006:	2200      	movs	r2, #0
 8016008:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801600a:	68fb      	ldr	r3, [r7, #12]
 801600c:	2b00      	cmp	r3, #0
 801600e:	d006      	beq.n	801601e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016010:	68fb      	ldr	r3, [r7, #12]
 8016012:	2200      	movs	r2, #0
 8016014:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8016018:	711a      	strb	r2, [r3, #4]
 801601a:	2200      	movs	r2, #0
 801601c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801601e:	687b      	ldr	r3, [r7, #4]
 8016020:	2243      	movs	r2, #67	; 0x43
 8016022:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8016024:	4b02      	ldr	r3, [pc, #8]	; (8016030 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8016026:	4618      	mov	r0, r3
 8016028:	3718      	adds	r7, #24
 801602a:	46bd      	mov	sp, r7
 801602c:	bd80      	pop	{r7, pc}
 801602e:	bf00      	nop
 8016030:	24000154 	.word	0x24000154

08016034 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8016034:	b580      	push	{r7, lr}
 8016036:	b086      	sub	sp, #24
 8016038:	af00      	add	r7, sp, #0
 801603a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801603c:	2182      	movs	r1, #130	; 0x82
 801603e:	4818      	ldr	r0, [pc, #96]	; (80160a0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8016040:	f000 fd17 	bl	8016a72 <USBD_GetEpDesc>
 8016044:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8016046:	2101      	movs	r1, #1
 8016048:	4815      	ldr	r0, [pc, #84]	; (80160a0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801604a:	f000 fd12 	bl	8016a72 <USBD_GetEpDesc>
 801604e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8016050:	2181      	movs	r1, #129	; 0x81
 8016052:	4813      	ldr	r0, [pc, #76]	; (80160a0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8016054:	f000 fd0d 	bl	8016a72 <USBD_GetEpDesc>
 8016058:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801605a:	697b      	ldr	r3, [r7, #20]
 801605c:	2b00      	cmp	r3, #0
 801605e:	d002      	beq.n	8016066 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8016060:	697b      	ldr	r3, [r7, #20]
 8016062:	2210      	movs	r2, #16
 8016064:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8016066:	693b      	ldr	r3, [r7, #16]
 8016068:	2b00      	cmp	r3, #0
 801606a:	d006      	beq.n	801607a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 801606c:	693b      	ldr	r3, [r7, #16]
 801606e:	2200      	movs	r2, #0
 8016070:	711a      	strb	r2, [r3, #4]
 8016072:	2200      	movs	r2, #0
 8016074:	f042 0202 	orr.w	r2, r2, #2
 8016078:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801607a:	68fb      	ldr	r3, [r7, #12]
 801607c:	2b00      	cmp	r3, #0
 801607e:	d006      	beq.n	801608e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8016080:	68fb      	ldr	r3, [r7, #12]
 8016082:	2200      	movs	r2, #0
 8016084:	711a      	strb	r2, [r3, #4]
 8016086:	2200      	movs	r2, #0
 8016088:	f042 0202 	orr.w	r2, r2, #2
 801608c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801608e:	687b      	ldr	r3, [r7, #4]
 8016090:	2243      	movs	r2, #67	; 0x43
 8016092:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8016094:	4b02      	ldr	r3, [pc, #8]	; (80160a0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8016096:	4618      	mov	r0, r3
 8016098:	3718      	adds	r7, #24
 801609a:	46bd      	mov	sp, r7
 801609c:	bd80      	pop	{r7, pc}
 801609e:	bf00      	nop
 80160a0:	24000154 	.word	0x24000154

080160a4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80160a4:	b580      	push	{r7, lr}
 80160a6:	b086      	sub	sp, #24
 80160a8:	af00      	add	r7, sp, #0
 80160aa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80160ac:	2182      	movs	r1, #130	; 0x82
 80160ae:	4818      	ldr	r0, [pc, #96]	; (8016110 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80160b0:	f000 fcdf 	bl	8016a72 <USBD_GetEpDesc>
 80160b4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80160b6:	2101      	movs	r1, #1
 80160b8:	4815      	ldr	r0, [pc, #84]	; (8016110 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80160ba:	f000 fcda 	bl	8016a72 <USBD_GetEpDesc>
 80160be:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80160c0:	2181      	movs	r1, #129	; 0x81
 80160c2:	4813      	ldr	r0, [pc, #76]	; (8016110 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80160c4:	f000 fcd5 	bl	8016a72 <USBD_GetEpDesc>
 80160c8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80160ca:	697b      	ldr	r3, [r7, #20]
 80160cc:	2b00      	cmp	r3, #0
 80160ce:	d002      	beq.n	80160d6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80160d0:	697b      	ldr	r3, [r7, #20]
 80160d2:	2210      	movs	r2, #16
 80160d4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80160d6:	693b      	ldr	r3, [r7, #16]
 80160d8:	2b00      	cmp	r3, #0
 80160da:	d006      	beq.n	80160ea <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80160dc:	693b      	ldr	r3, [r7, #16]
 80160de:	2200      	movs	r2, #0
 80160e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80160e4:	711a      	strb	r2, [r3, #4]
 80160e6:	2200      	movs	r2, #0
 80160e8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80160ea:	68fb      	ldr	r3, [r7, #12]
 80160ec:	2b00      	cmp	r3, #0
 80160ee:	d006      	beq.n	80160fe <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80160f0:	68fb      	ldr	r3, [r7, #12]
 80160f2:	2200      	movs	r2, #0
 80160f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80160f8:	711a      	strb	r2, [r3, #4]
 80160fa:	2200      	movs	r2, #0
 80160fc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80160fe:	687b      	ldr	r3, [r7, #4]
 8016100:	2243      	movs	r2, #67	; 0x43
 8016102:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8016104:	4b02      	ldr	r3, [pc, #8]	; (8016110 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8016106:	4618      	mov	r0, r3
 8016108:	3718      	adds	r7, #24
 801610a:	46bd      	mov	sp, r7
 801610c:	bd80      	pop	{r7, pc}
 801610e:	bf00      	nop
 8016110:	24000154 	.word	0x24000154

08016114 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8016114:	b480      	push	{r7}
 8016116:	b083      	sub	sp, #12
 8016118:	af00      	add	r7, sp, #0
 801611a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 801611c:	687b      	ldr	r3, [r7, #4]
 801611e:	220a      	movs	r2, #10
 8016120:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8016122:	4b03      	ldr	r3, [pc, #12]	; (8016130 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8016124:	4618      	mov	r0, r3
 8016126:	370c      	adds	r7, #12
 8016128:	46bd      	mov	sp, r7
 801612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801612e:	4770      	bx	lr
 8016130:	24000110 	.word	0x24000110

08016134 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8016134:	b480      	push	{r7}
 8016136:	b083      	sub	sp, #12
 8016138:	af00      	add	r7, sp, #0
 801613a:	6078      	str	r0, [r7, #4]
 801613c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801613e:	683b      	ldr	r3, [r7, #0]
 8016140:	2b00      	cmp	r3, #0
 8016142:	d101      	bne.n	8016148 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8016144:	2303      	movs	r3, #3
 8016146:	e009      	b.n	801615c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8016148:	687b      	ldr	r3, [r7, #4]
 801614a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 801614e:	687a      	ldr	r2, [r7, #4]
 8016150:	33b0      	adds	r3, #176	; 0xb0
 8016152:	009b      	lsls	r3, r3, #2
 8016154:	4413      	add	r3, r2
 8016156:	683a      	ldr	r2, [r7, #0]
 8016158:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 801615a:	2300      	movs	r3, #0
}
 801615c:	4618      	mov	r0, r3
 801615e:	370c      	adds	r7, #12
 8016160:	46bd      	mov	sp, r7
 8016162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016166:	4770      	bx	lr

08016168 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8016168:	b480      	push	{r7}
 801616a:	b087      	sub	sp, #28
 801616c:	af00      	add	r7, sp, #0
 801616e:	60f8      	str	r0, [r7, #12]
 8016170:	60b9      	str	r1, [r7, #8]
 8016172:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016174:	68fb      	ldr	r3, [r7, #12]
 8016176:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801617a:	68fb      	ldr	r3, [r7, #12]
 801617c:	32b0      	adds	r2, #176	; 0xb0
 801617e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016182:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8016184:	697b      	ldr	r3, [r7, #20]
 8016186:	2b00      	cmp	r3, #0
 8016188:	d101      	bne.n	801618e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801618a:	2303      	movs	r3, #3
 801618c:	e008      	b.n	80161a0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 801618e:	697b      	ldr	r3, [r7, #20]
 8016190:	68ba      	ldr	r2, [r7, #8]
 8016192:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8016196:	697b      	ldr	r3, [r7, #20]
 8016198:	687a      	ldr	r2, [r7, #4]
 801619a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 801619e:	2300      	movs	r3, #0
}
 80161a0:	4618      	mov	r0, r3
 80161a2:	371c      	adds	r7, #28
 80161a4:	46bd      	mov	sp, r7
 80161a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161aa:	4770      	bx	lr

080161ac <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80161ac:	b480      	push	{r7}
 80161ae:	b085      	sub	sp, #20
 80161b0:	af00      	add	r7, sp, #0
 80161b2:	6078      	str	r0, [r7, #4]
 80161b4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80161b6:	687b      	ldr	r3, [r7, #4]
 80161b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80161bc:	687b      	ldr	r3, [r7, #4]
 80161be:	32b0      	adds	r2, #176	; 0xb0
 80161c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80161c4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80161c6:	68fb      	ldr	r3, [r7, #12]
 80161c8:	2b00      	cmp	r3, #0
 80161ca:	d101      	bne.n	80161d0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80161cc:	2303      	movs	r3, #3
 80161ce:	e004      	b.n	80161da <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80161d0:	68fb      	ldr	r3, [r7, #12]
 80161d2:	683a      	ldr	r2, [r7, #0]
 80161d4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80161d8:	2300      	movs	r3, #0
}
 80161da:	4618      	mov	r0, r3
 80161dc:	3714      	adds	r7, #20
 80161de:	46bd      	mov	sp, r7
 80161e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161e4:	4770      	bx	lr
	...

080161e8 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80161e8:	b580      	push	{r7, lr}
 80161ea:	b084      	sub	sp, #16
 80161ec:	af00      	add	r7, sp, #0
 80161ee:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80161f0:	687b      	ldr	r3, [r7, #4]
 80161f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80161f6:	687b      	ldr	r3, [r7, #4]
 80161f8:	32b0      	adds	r2, #176	; 0xb0
 80161fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80161fe:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8016200:	2301      	movs	r3, #1
 8016202:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8016204:	68bb      	ldr	r3, [r7, #8]
 8016206:	2b00      	cmp	r3, #0
 8016208:	d101      	bne.n	801620e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801620a:	2303      	movs	r3, #3
 801620c:	e025      	b.n	801625a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 801620e:	68bb      	ldr	r3, [r7, #8]
 8016210:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8016214:	2b00      	cmp	r3, #0
 8016216:	d11f      	bne.n	8016258 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8016218:	68bb      	ldr	r3, [r7, #8]
 801621a:	2201      	movs	r2, #1
 801621c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8016220:	4b10      	ldr	r3, [pc, #64]	; (8016264 <USBD_CDC_TransmitPacket+0x7c>)
 8016222:	781b      	ldrb	r3, [r3, #0]
 8016224:	f003 020f 	and.w	r2, r3, #15
 8016228:	68bb      	ldr	r3, [r7, #8]
 801622a:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 801622e:	6878      	ldr	r0, [r7, #4]
 8016230:	4613      	mov	r3, r2
 8016232:	009b      	lsls	r3, r3, #2
 8016234:	4413      	add	r3, r2
 8016236:	009b      	lsls	r3, r3, #2
 8016238:	4403      	add	r3, r0
 801623a:	3318      	adds	r3, #24
 801623c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 801623e:	4b09      	ldr	r3, [pc, #36]	; (8016264 <USBD_CDC_TransmitPacket+0x7c>)
 8016240:	7819      	ldrb	r1, [r3, #0]
 8016242:	68bb      	ldr	r3, [r7, #8]
 8016244:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8016248:	68bb      	ldr	r3, [r7, #8]
 801624a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801624e:	6878      	ldr	r0, [r7, #4]
 8016250:	f004 ff97 	bl	801b182 <USBD_LL_Transmit>

    ret = USBD_OK;
 8016254:	2300      	movs	r3, #0
 8016256:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8016258:	7bfb      	ldrb	r3, [r7, #15]
}
 801625a:	4618      	mov	r0, r3
 801625c:	3710      	adds	r7, #16
 801625e:	46bd      	mov	sp, r7
 8016260:	bd80      	pop	{r7, pc}
 8016262:	bf00      	nop
 8016264:	24000197 	.word	0x24000197

08016268 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8016268:	b580      	push	{r7, lr}
 801626a:	b084      	sub	sp, #16
 801626c:	af00      	add	r7, sp, #0
 801626e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016270:	687b      	ldr	r3, [r7, #4]
 8016272:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8016276:	687b      	ldr	r3, [r7, #4]
 8016278:	32b0      	adds	r2, #176	; 0xb0
 801627a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801627e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8016280:	687b      	ldr	r3, [r7, #4]
 8016282:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8016286:	687b      	ldr	r3, [r7, #4]
 8016288:	32b0      	adds	r2, #176	; 0xb0
 801628a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801628e:	2b00      	cmp	r3, #0
 8016290:	d101      	bne.n	8016296 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8016292:	2303      	movs	r3, #3
 8016294:	e018      	b.n	80162c8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016296:	687b      	ldr	r3, [r7, #4]
 8016298:	7c1b      	ldrb	r3, [r3, #16]
 801629a:	2b00      	cmp	r3, #0
 801629c:	d10a      	bne.n	80162b4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801629e:	4b0c      	ldr	r3, [pc, #48]	; (80162d0 <USBD_CDC_ReceivePacket+0x68>)
 80162a0:	7819      	ldrb	r1, [r3, #0]
 80162a2:	68fb      	ldr	r3, [r7, #12]
 80162a4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80162a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80162ac:	6878      	ldr	r0, [r7, #4]
 80162ae:	f004 ff89 	bl	801b1c4 <USBD_LL_PrepareReceive>
 80162b2:	e008      	b.n	80162c6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80162b4:	4b06      	ldr	r3, [pc, #24]	; (80162d0 <USBD_CDC_ReceivePacket+0x68>)
 80162b6:	7819      	ldrb	r1, [r3, #0]
 80162b8:	68fb      	ldr	r3, [r7, #12]
 80162ba:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80162be:	2340      	movs	r3, #64	; 0x40
 80162c0:	6878      	ldr	r0, [r7, #4]
 80162c2:	f004 ff7f 	bl	801b1c4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80162c6:	2300      	movs	r3, #0
}
 80162c8:	4618      	mov	r0, r3
 80162ca:	3710      	adds	r7, #16
 80162cc:	46bd      	mov	sp, r7
 80162ce:	bd80      	pop	{r7, pc}
 80162d0:	24000198 	.word	0x24000198

080162d4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80162d4:	b580      	push	{r7, lr}
 80162d6:	b086      	sub	sp, #24
 80162d8:	af00      	add	r7, sp, #0
 80162da:	60f8      	str	r0, [r7, #12]
 80162dc:	60b9      	str	r1, [r7, #8]
 80162de:	4613      	mov	r3, r2
 80162e0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80162e2:	68fb      	ldr	r3, [r7, #12]
 80162e4:	2b00      	cmp	r3, #0
 80162e6:	d101      	bne.n	80162ec <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80162e8:	2303      	movs	r3, #3
 80162ea:	e01f      	b.n	801632c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80162ec:	68fb      	ldr	r3, [r7, #12]
 80162ee:	2200      	movs	r2, #0
 80162f0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 80162f4:	68fb      	ldr	r3, [r7, #12]
 80162f6:	2200      	movs	r2, #0
 80162f8:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80162fc:	68fb      	ldr	r3, [r7, #12]
 80162fe:	2200      	movs	r2, #0
 8016300:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8016304:	68bb      	ldr	r3, [r7, #8]
 8016306:	2b00      	cmp	r3, #0
 8016308:	d003      	beq.n	8016312 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801630a:	68fb      	ldr	r3, [r7, #12]
 801630c:	68ba      	ldr	r2, [r7, #8]
 801630e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016312:	68fb      	ldr	r3, [r7, #12]
 8016314:	2201      	movs	r2, #1
 8016316:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 801631a:	68fb      	ldr	r3, [r7, #12]
 801631c:	79fa      	ldrb	r2, [r7, #7]
 801631e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8016320:	68f8      	ldr	r0, [r7, #12]
 8016322:	f004 fdf3 	bl	801af0c <USBD_LL_Init>
 8016326:	4603      	mov	r3, r0
 8016328:	75fb      	strb	r3, [r7, #23]

  return ret;
 801632a:	7dfb      	ldrb	r3, [r7, #23]
}
 801632c:	4618      	mov	r0, r3
 801632e:	3718      	adds	r7, #24
 8016330:	46bd      	mov	sp, r7
 8016332:	bd80      	pop	{r7, pc}

08016334 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8016334:	b580      	push	{r7, lr}
 8016336:	b084      	sub	sp, #16
 8016338:	af00      	add	r7, sp, #0
 801633a:	6078      	str	r0, [r7, #4]
 801633c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801633e:	2300      	movs	r3, #0
 8016340:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8016342:	683b      	ldr	r3, [r7, #0]
 8016344:	2b00      	cmp	r3, #0
 8016346:	d101      	bne.n	801634c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8016348:	2303      	movs	r3, #3
 801634a:	e025      	b.n	8016398 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 801634c:	687b      	ldr	r3, [r7, #4]
 801634e:	683a      	ldr	r2, [r7, #0]
 8016350:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8016354:	687b      	ldr	r3, [r7, #4]
 8016356:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801635a:	687b      	ldr	r3, [r7, #4]
 801635c:	32ae      	adds	r2, #174	; 0xae
 801635e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016364:	2b00      	cmp	r3, #0
 8016366:	d00f      	beq.n	8016388 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8016368:	687b      	ldr	r3, [r7, #4]
 801636a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801636e:	687b      	ldr	r3, [r7, #4]
 8016370:	32ae      	adds	r2, #174	; 0xae
 8016372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016378:	f107 020e 	add.w	r2, r7, #14
 801637c:	4610      	mov	r0, r2
 801637e:	4798      	blx	r3
 8016380:	4602      	mov	r2, r0
 8016382:	687b      	ldr	r3, [r7, #4]
 8016384:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8016388:	687b      	ldr	r3, [r7, #4]
 801638a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 801638e:	1c5a      	adds	r2, r3, #1
 8016390:	687b      	ldr	r3, [r7, #4]
 8016392:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8016396:	2300      	movs	r3, #0
}
 8016398:	4618      	mov	r0, r3
 801639a:	3710      	adds	r7, #16
 801639c:	46bd      	mov	sp, r7
 801639e:	bd80      	pop	{r7, pc}

080163a0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80163a0:	b580      	push	{r7, lr}
 80163a2:	b082      	sub	sp, #8
 80163a4:	af00      	add	r7, sp, #0
 80163a6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80163a8:	6878      	ldr	r0, [r7, #4]
 80163aa:	f004 fe01 	bl	801afb0 <USBD_LL_Start>
 80163ae:	4603      	mov	r3, r0
}
 80163b0:	4618      	mov	r0, r3
 80163b2:	3708      	adds	r7, #8
 80163b4:	46bd      	mov	sp, r7
 80163b6:	bd80      	pop	{r7, pc}

080163b8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80163b8:	b480      	push	{r7}
 80163ba:	b083      	sub	sp, #12
 80163bc:	af00      	add	r7, sp, #0
 80163be:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80163c0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80163c2:	4618      	mov	r0, r3
 80163c4:	370c      	adds	r7, #12
 80163c6:	46bd      	mov	sp, r7
 80163c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163cc:	4770      	bx	lr

080163ce <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80163ce:	b580      	push	{r7, lr}
 80163d0:	b084      	sub	sp, #16
 80163d2:	af00      	add	r7, sp, #0
 80163d4:	6078      	str	r0, [r7, #4]
 80163d6:	460b      	mov	r3, r1
 80163d8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80163da:	2300      	movs	r3, #0
 80163dc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80163de:	687b      	ldr	r3, [r7, #4]
 80163e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80163e4:	2b00      	cmp	r3, #0
 80163e6:	d009      	beq.n	80163fc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80163e8:	687b      	ldr	r3, [r7, #4]
 80163ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80163ee:	681b      	ldr	r3, [r3, #0]
 80163f0:	78fa      	ldrb	r2, [r7, #3]
 80163f2:	4611      	mov	r1, r2
 80163f4:	6878      	ldr	r0, [r7, #4]
 80163f6:	4798      	blx	r3
 80163f8:	4603      	mov	r3, r0
 80163fa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80163fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80163fe:	4618      	mov	r0, r3
 8016400:	3710      	adds	r7, #16
 8016402:	46bd      	mov	sp, r7
 8016404:	bd80      	pop	{r7, pc}

08016406 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8016406:	b580      	push	{r7, lr}
 8016408:	b084      	sub	sp, #16
 801640a:	af00      	add	r7, sp, #0
 801640c:	6078      	str	r0, [r7, #4]
 801640e:	460b      	mov	r3, r1
 8016410:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8016412:	2300      	movs	r3, #0
 8016414:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8016416:	687b      	ldr	r3, [r7, #4]
 8016418:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801641c:	685b      	ldr	r3, [r3, #4]
 801641e:	78fa      	ldrb	r2, [r7, #3]
 8016420:	4611      	mov	r1, r2
 8016422:	6878      	ldr	r0, [r7, #4]
 8016424:	4798      	blx	r3
 8016426:	4603      	mov	r3, r0
 8016428:	2b00      	cmp	r3, #0
 801642a:	d001      	beq.n	8016430 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 801642c:	2303      	movs	r3, #3
 801642e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016430:	7bfb      	ldrb	r3, [r7, #15]
}
 8016432:	4618      	mov	r0, r3
 8016434:	3710      	adds	r7, #16
 8016436:	46bd      	mov	sp, r7
 8016438:	bd80      	pop	{r7, pc}

0801643a <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801643a:	b580      	push	{r7, lr}
 801643c:	b084      	sub	sp, #16
 801643e:	af00      	add	r7, sp, #0
 8016440:	6078      	str	r0, [r7, #4]
 8016442:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8016444:	687b      	ldr	r3, [r7, #4]
 8016446:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801644a:	6839      	ldr	r1, [r7, #0]
 801644c:	4618      	mov	r0, r3
 801644e:	f001 f90e 	bl	801766e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8016452:	687b      	ldr	r3, [r7, #4]
 8016454:	2201      	movs	r2, #1
 8016456:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801645a:	687b      	ldr	r3, [r7, #4]
 801645c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8016460:	461a      	mov	r2, r3
 8016462:	687b      	ldr	r3, [r7, #4]
 8016464:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8016468:	687b      	ldr	r3, [r7, #4]
 801646a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 801646e:	f003 031f 	and.w	r3, r3, #31
 8016472:	2b02      	cmp	r3, #2
 8016474:	d01a      	beq.n	80164ac <USBD_LL_SetupStage+0x72>
 8016476:	2b02      	cmp	r3, #2
 8016478:	d822      	bhi.n	80164c0 <USBD_LL_SetupStage+0x86>
 801647a:	2b00      	cmp	r3, #0
 801647c:	d002      	beq.n	8016484 <USBD_LL_SetupStage+0x4a>
 801647e:	2b01      	cmp	r3, #1
 8016480:	d00a      	beq.n	8016498 <USBD_LL_SetupStage+0x5e>
 8016482:	e01d      	b.n	80164c0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8016484:	687b      	ldr	r3, [r7, #4]
 8016486:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801648a:	4619      	mov	r1, r3
 801648c:	6878      	ldr	r0, [r7, #4]
 801648e:	f000 fb65 	bl	8016b5c <USBD_StdDevReq>
 8016492:	4603      	mov	r3, r0
 8016494:	73fb      	strb	r3, [r7, #15]
      break;
 8016496:	e020      	b.n	80164da <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8016498:	687b      	ldr	r3, [r7, #4]
 801649a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801649e:	4619      	mov	r1, r3
 80164a0:	6878      	ldr	r0, [r7, #4]
 80164a2:	f000 fbcd 	bl	8016c40 <USBD_StdItfReq>
 80164a6:	4603      	mov	r3, r0
 80164a8:	73fb      	strb	r3, [r7, #15]
      break;
 80164aa:	e016      	b.n	80164da <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80164ac:	687b      	ldr	r3, [r7, #4]
 80164ae:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80164b2:	4619      	mov	r1, r3
 80164b4:	6878      	ldr	r0, [r7, #4]
 80164b6:	f000 fc2f 	bl	8016d18 <USBD_StdEPReq>
 80164ba:	4603      	mov	r3, r0
 80164bc:	73fb      	strb	r3, [r7, #15]
      break;
 80164be:	e00c      	b.n	80164da <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80164c0:	687b      	ldr	r3, [r7, #4]
 80164c2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80164c6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80164ca:	b2db      	uxtb	r3, r3
 80164cc:	4619      	mov	r1, r3
 80164ce:	6878      	ldr	r0, [r7, #4]
 80164d0:	f004 fdce 	bl	801b070 <USBD_LL_StallEP>
 80164d4:	4603      	mov	r3, r0
 80164d6:	73fb      	strb	r3, [r7, #15]
      break;
 80164d8:	bf00      	nop
  }

  return ret;
 80164da:	7bfb      	ldrb	r3, [r7, #15]
}
 80164dc:	4618      	mov	r0, r3
 80164de:	3710      	adds	r7, #16
 80164e0:	46bd      	mov	sp, r7
 80164e2:	bd80      	pop	{r7, pc}

080164e4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80164e4:	b580      	push	{r7, lr}
 80164e6:	b086      	sub	sp, #24
 80164e8:	af00      	add	r7, sp, #0
 80164ea:	60f8      	str	r0, [r7, #12]
 80164ec:	460b      	mov	r3, r1
 80164ee:	607a      	str	r2, [r7, #4]
 80164f0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80164f2:	2300      	movs	r3, #0
 80164f4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80164f6:	7afb      	ldrb	r3, [r7, #11]
 80164f8:	2b00      	cmp	r3, #0
 80164fa:	d16e      	bne.n	80165da <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80164fc:	68fb      	ldr	r3, [r7, #12]
 80164fe:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8016502:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8016504:	68fb      	ldr	r3, [r7, #12]
 8016506:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801650a:	2b03      	cmp	r3, #3
 801650c:	f040 8098 	bne.w	8016640 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8016510:	693b      	ldr	r3, [r7, #16]
 8016512:	689a      	ldr	r2, [r3, #8]
 8016514:	693b      	ldr	r3, [r7, #16]
 8016516:	68db      	ldr	r3, [r3, #12]
 8016518:	429a      	cmp	r2, r3
 801651a:	d913      	bls.n	8016544 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 801651c:	693b      	ldr	r3, [r7, #16]
 801651e:	689a      	ldr	r2, [r3, #8]
 8016520:	693b      	ldr	r3, [r7, #16]
 8016522:	68db      	ldr	r3, [r3, #12]
 8016524:	1ad2      	subs	r2, r2, r3
 8016526:	693b      	ldr	r3, [r7, #16]
 8016528:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801652a:	693b      	ldr	r3, [r7, #16]
 801652c:	68da      	ldr	r2, [r3, #12]
 801652e:	693b      	ldr	r3, [r7, #16]
 8016530:	689b      	ldr	r3, [r3, #8]
 8016532:	4293      	cmp	r3, r2
 8016534:	bf28      	it	cs
 8016536:	4613      	movcs	r3, r2
 8016538:	461a      	mov	r2, r3
 801653a:	6879      	ldr	r1, [r7, #4]
 801653c:	68f8      	ldr	r0, [r7, #12]
 801653e:	f001 f98a 	bl	8017856 <USBD_CtlContinueRx>
 8016542:	e07d      	b.n	8016640 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8016544:	68fb      	ldr	r3, [r7, #12]
 8016546:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 801654a:	f003 031f 	and.w	r3, r3, #31
 801654e:	2b02      	cmp	r3, #2
 8016550:	d014      	beq.n	801657c <USBD_LL_DataOutStage+0x98>
 8016552:	2b02      	cmp	r3, #2
 8016554:	d81d      	bhi.n	8016592 <USBD_LL_DataOutStage+0xae>
 8016556:	2b00      	cmp	r3, #0
 8016558:	d002      	beq.n	8016560 <USBD_LL_DataOutStage+0x7c>
 801655a:	2b01      	cmp	r3, #1
 801655c:	d003      	beq.n	8016566 <USBD_LL_DataOutStage+0x82>
 801655e:	e018      	b.n	8016592 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8016560:	2300      	movs	r3, #0
 8016562:	75bb      	strb	r3, [r7, #22]
            break;
 8016564:	e018      	b.n	8016598 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8016566:	68fb      	ldr	r3, [r7, #12]
 8016568:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 801656c:	b2db      	uxtb	r3, r3
 801656e:	4619      	mov	r1, r3
 8016570:	68f8      	ldr	r0, [r7, #12]
 8016572:	f000 fa64 	bl	8016a3e <USBD_CoreFindIF>
 8016576:	4603      	mov	r3, r0
 8016578:	75bb      	strb	r3, [r7, #22]
            break;
 801657a:	e00d      	b.n	8016598 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 801657c:	68fb      	ldr	r3, [r7, #12]
 801657e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8016582:	b2db      	uxtb	r3, r3
 8016584:	4619      	mov	r1, r3
 8016586:	68f8      	ldr	r0, [r7, #12]
 8016588:	f000 fa66 	bl	8016a58 <USBD_CoreFindEP>
 801658c:	4603      	mov	r3, r0
 801658e:	75bb      	strb	r3, [r7, #22]
            break;
 8016590:	e002      	b.n	8016598 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8016592:	2300      	movs	r3, #0
 8016594:	75bb      	strb	r3, [r7, #22]
            break;
 8016596:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8016598:	7dbb      	ldrb	r3, [r7, #22]
 801659a:	2b00      	cmp	r3, #0
 801659c:	d119      	bne.n	80165d2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801659e:	68fb      	ldr	r3, [r7, #12]
 80165a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80165a4:	b2db      	uxtb	r3, r3
 80165a6:	2b03      	cmp	r3, #3
 80165a8:	d113      	bne.n	80165d2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80165aa:	7dba      	ldrb	r2, [r7, #22]
 80165ac:	68fb      	ldr	r3, [r7, #12]
 80165ae:	32ae      	adds	r2, #174	; 0xae
 80165b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80165b4:	691b      	ldr	r3, [r3, #16]
 80165b6:	2b00      	cmp	r3, #0
 80165b8:	d00b      	beq.n	80165d2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80165ba:	7dba      	ldrb	r2, [r7, #22]
 80165bc:	68fb      	ldr	r3, [r7, #12]
 80165be:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80165c2:	7dba      	ldrb	r2, [r7, #22]
 80165c4:	68fb      	ldr	r3, [r7, #12]
 80165c6:	32ae      	adds	r2, #174	; 0xae
 80165c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80165cc:	691b      	ldr	r3, [r3, #16]
 80165ce:	68f8      	ldr	r0, [r7, #12]
 80165d0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80165d2:	68f8      	ldr	r0, [r7, #12]
 80165d4:	f001 f950 	bl	8017878 <USBD_CtlSendStatus>
 80165d8:	e032      	b.n	8016640 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80165da:	7afb      	ldrb	r3, [r7, #11]
 80165dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80165e0:	b2db      	uxtb	r3, r3
 80165e2:	4619      	mov	r1, r3
 80165e4:	68f8      	ldr	r0, [r7, #12]
 80165e6:	f000 fa37 	bl	8016a58 <USBD_CoreFindEP>
 80165ea:	4603      	mov	r3, r0
 80165ec:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80165ee:	7dbb      	ldrb	r3, [r7, #22]
 80165f0:	2bff      	cmp	r3, #255	; 0xff
 80165f2:	d025      	beq.n	8016640 <USBD_LL_DataOutStage+0x15c>
 80165f4:	7dbb      	ldrb	r3, [r7, #22]
 80165f6:	2b00      	cmp	r3, #0
 80165f8:	d122      	bne.n	8016640 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80165fa:	68fb      	ldr	r3, [r7, #12]
 80165fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016600:	b2db      	uxtb	r3, r3
 8016602:	2b03      	cmp	r3, #3
 8016604:	d117      	bne.n	8016636 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8016606:	7dba      	ldrb	r2, [r7, #22]
 8016608:	68fb      	ldr	r3, [r7, #12]
 801660a:	32ae      	adds	r2, #174	; 0xae
 801660c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016610:	699b      	ldr	r3, [r3, #24]
 8016612:	2b00      	cmp	r3, #0
 8016614:	d00f      	beq.n	8016636 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8016616:	7dba      	ldrb	r2, [r7, #22]
 8016618:	68fb      	ldr	r3, [r7, #12]
 801661a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 801661e:	7dba      	ldrb	r2, [r7, #22]
 8016620:	68fb      	ldr	r3, [r7, #12]
 8016622:	32ae      	adds	r2, #174	; 0xae
 8016624:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016628:	699b      	ldr	r3, [r3, #24]
 801662a:	7afa      	ldrb	r2, [r7, #11]
 801662c:	4611      	mov	r1, r2
 801662e:	68f8      	ldr	r0, [r7, #12]
 8016630:	4798      	blx	r3
 8016632:	4603      	mov	r3, r0
 8016634:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8016636:	7dfb      	ldrb	r3, [r7, #23]
 8016638:	2b00      	cmp	r3, #0
 801663a:	d001      	beq.n	8016640 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 801663c:	7dfb      	ldrb	r3, [r7, #23]
 801663e:	e000      	b.n	8016642 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8016640:	2300      	movs	r3, #0
}
 8016642:	4618      	mov	r0, r3
 8016644:	3718      	adds	r7, #24
 8016646:	46bd      	mov	sp, r7
 8016648:	bd80      	pop	{r7, pc}

0801664a <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801664a:	b580      	push	{r7, lr}
 801664c:	b086      	sub	sp, #24
 801664e:	af00      	add	r7, sp, #0
 8016650:	60f8      	str	r0, [r7, #12]
 8016652:	460b      	mov	r3, r1
 8016654:	607a      	str	r2, [r7, #4]
 8016656:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8016658:	7afb      	ldrb	r3, [r7, #11]
 801665a:	2b00      	cmp	r3, #0
 801665c:	d16f      	bne.n	801673e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 801665e:	68fb      	ldr	r3, [r7, #12]
 8016660:	3314      	adds	r3, #20
 8016662:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8016664:	68fb      	ldr	r3, [r7, #12]
 8016666:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801666a:	2b02      	cmp	r3, #2
 801666c:	d15a      	bne.n	8016724 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 801666e:	693b      	ldr	r3, [r7, #16]
 8016670:	689a      	ldr	r2, [r3, #8]
 8016672:	693b      	ldr	r3, [r7, #16]
 8016674:	68db      	ldr	r3, [r3, #12]
 8016676:	429a      	cmp	r2, r3
 8016678:	d914      	bls.n	80166a4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801667a:	693b      	ldr	r3, [r7, #16]
 801667c:	689a      	ldr	r2, [r3, #8]
 801667e:	693b      	ldr	r3, [r7, #16]
 8016680:	68db      	ldr	r3, [r3, #12]
 8016682:	1ad2      	subs	r2, r2, r3
 8016684:	693b      	ldr	r3, [r7, #16]
 8016686:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8016688:	693b      	ldr	r3, [r7, #16]
 801668a:	689b      	ldr	r3, [r3, #8]
 801668c:	461a      	mov	r2, r3
 801668e:	6879      	ldr	r1, [r7, #4]
 8016690:	68f8      	ldr	r0, [r7, #12]
 8016692:	f001 f8b2 	bl	80177fa <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016696:	2300      	movs	r3, #0
 8016698:	2200      	movs	r2, #0
 801669a:	2100      	movs	r1, #0
 801669c:	68f8      	ldr	r0, [r7, #12]
 801669e:	f004 fd91 	bl	801b1c4 <USBD_LL_PrepareReceive>
 80166a2:	e03f      	b.n	8016724 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80166a4:	693b      	ldr	r3, [r7, #16]
 80166a6:	68da      	ldr	r2, [r3, #12]
 80166a8:	693b      	ldr	r3, [r7, #16]
 80166aa:	689b      	ldr	r3, [r3, #8]
 80166ac:	429a      	cmp	r2, r3
 80166ae:	d11c      	bne.n	80166ea <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80166b0:	693b      	ldr	r3, [r7, #16]
 80166b2:	685a      	ldr	r2, [r3, #4]
 80166b4:	693b      	ldr	r3, [r7, #16]
 80166b6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80166b8:	429a      	cmp	r2, r3
 80166ba:	d316      	bcc.n	80166ea <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80166bc:	693b      	ldr	r3, [r7, #16]
 80166be:	685a      	ldr	r2, [r3, #4]
 80166c0:	68fb      	ldr	r3, [r7, #12]
 80166c2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80166c6:	429a      	cmp	r2, r3
 80166c8:	d20f      	bcs.n	80166ea <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80166ca:	2200      	movs	r2, #0
 80166cc:	2100      	movs	r1, #0
 80166ce:	68f8      	ldr	r0, [r7, #12]
 80166d0:	f001 f893 	bl	80177fa <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80166d4:	68fb      	ldr	r3, [r7, #12]
 80166d6:	2200      	movs	r2, #0
 80166d8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80166dc:	2300      	movs	r3, #0
 80166de:	2200      	movs	r2, #0
 80166e0:	2100      	movs	r1, #0
 80166e2:	68f8      	ldr	r0, [r7, #12]
 80166e4:	f004 fd6e 	bl	801b1c4 <USBD_LL_PrepareReceive>
 80166e8:	e01c      	b.n	8016724 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80166ea:	68fb      	ldr	r3, [r7, #12]
 80166ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80166f0:	b2db      	uxtb	r3, r3
 80166f2:	2b03      	cmp	r3, #3
 80166f4:	d10f      	bne.n	8016716 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80166f6:	68fb      	ldr	r3, [r7, #12]
 80166f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80166fc:	68db      	ldr	r3, [r3, #12]
 80166fe:	2b00      	cmp	r3, #0
 8016700:	d009      	beq.n	8016716 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8016702:	68fb      	ldr	r3, [r7, #12]
 8016704:	2200      	movs	r2, #0
 8016706:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 801670a:	68fb      	ldr	r3, [r7, #12]
 801670c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016710:	68db      	ldr	r3, [r3, #12]
 8016712:	68f8      	ldr	r0, [r7, #12]
 8016714:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8016716:	2180      	movs	r1, #128	; 0x80
 8016718:	68f8      	ldr	r0, [r7, #12]
 801671a:	f004 fca9 	bl	801b070 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 801671e:	68f8      	ldr	r0, [r7, #12]
 8016720:	f001 f8bd 	bl	801789e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8016724:	68fb      	ldr	r3, [r7, #12]
 8016726:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 801672a:	2b00      	cmp	r3, #0
 801672c:	d03a      	beq.n	80167a4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 801672e:	68f8      	ldr	r0, [r7, #12]
 8016730:	f7ff fe42 	bl	80163b8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8016734:	68fb      	ldr	r3, [r7, #12]
 8016736:	2200      	movs	r2, #0
 8016738:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 801673c:	e032      	b.n	80167a4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 801673e:	7afb      	ldrb	r3, [r7, #11]
 8016740:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8016744:	b2db      	uxtb	r3, r3
 8016746:	4619      	mov	r1, r3
 8016748:	68f8      	ldr	r0, [r7, #12]
 801674a:	f000 f985 	bl	8016a58 <USBD_CoreFindEP>
 801674e:	4603      	mov	r3, r0
 8016750:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016752:	7dfb      	ldrb	r3, [r7, #23]
 8016754:	2bff      	cmp	r3, #255	; 0xff
 8016756:	d025      	beq.n	80167a4 <USBD_LL_DataInStage+0x15a>
 8016758:	7dfb      	ldrb	r3, [r7, #23]
 801675a:	2b00      	cmp	r3, #0
 801675c:	d122      	bne.n	80167a4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801675e:	68fb      	ldr	r3, [r7, #12]
 8016760:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016764:	b2db      	uxtb	r3, r3
 8016766:	2b03      	cmp	r3, #3
 8016768:	d11c      	bne.n	80167a4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 801676a:	7dfa      	ldrb	r2, [r7, #23]
 801676c:	68fb      	ldr	r3, [r7, #12]
 801676e:	32ae      	adds	r2, #174	; 0xae
 8016770:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016774:	695b      	ldr	r3, [r3, #20]
 8016776:	2b00      	cmp	r3, #0
 8016778:	d014      	beq.n	80167a4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 801677a:	7dfa      	ldrb	r2, [r7, #23]
 801677c:	68fb      	ldr	r3, [r7, #12]
 801677e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8016782:	7dfa      	ldrb	r2, [r7, #23]
 8016784:	68fb      	ldr	r3, [r7, #12]
 8016786:	32ae      	adds	r2, #174	; 0xae
 8016788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801678c:	695b      	ldr	r3, [r3, #20]
 801678e:	7afa      	ldrb	r2, [r7, #11]
 8016790:	4611      	mov	r1, r2
 8016792:	68f8      	ldr	r0, [r7, #12]
 8016794:	4798      	blx	r3
 8016796:	4603      	mov	r3, r0
 8016798:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 801679a:	7dbb      	ldrb	r3, [r7, #22]
 801679c:	2b00      	cmp	r3, #0
 801679e:	d001      	beq.n	80167a4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80167a0:	7dbb      	ldrb	r3, [r7, #22]
 80167a2:	e000      	b.n	80167a6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80167a4:	2300      	movs	r3, #0
}
 80167a6:	4618      	mov	r0, r3
 80167a8:	3718      	adds	r7, #24
 80167aa:	46bd      	mov	sp, r7
 80167ac:	bd80      	pop	{r7, pc}

080167ae <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80167ae:	b580      	push	{r7, lr}
 80167b0:	b084      	sub	sp, #16
 80167b2:	af00      	add	r7, sp, #0
 80167b4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80167b6:	2300      	movs	r3, #0
 80167b8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80167ba:	687b      	ldr	r3, [r7, #4]
 80167bc:	2201      	movs	r2, #1
 80167be:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80167c2:	687b      	ldr	r3, [r7, #4]
 80167c4:	2200      	movs	r2, #0
 80167c6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80167ca:	687b      	ldr	r3, [r7, #4]
 80167cc:	2200      	movs	r2, #0
 80167ce:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80167d0:	687b      	ldr	r3, [r7, #4]
 80167d2:	2200      	movs	r2, #0
 80167d4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 80167d8:	687b      	ldr	r3, [r7, #4]
 80167da:	2200      	movs	r2, #0
 80167dc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80167e0:	687b      	ldr	r3, [r7, #4]
 80167e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80167e6:	2b00      	cmp	r3, #0
 80167e8:	d014      	beq.n	8016814 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80167ea:	687b      	ldr	r3, [r7, #4]
 80167ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80167f0:	685b      	ldr	r3, [r3, #4]
 80167f2:	2b00      	cmp	r3, #0
 80167f4:	d00e      	beq.n	8016814 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80167f6:	687b      	ldr	r3, [r7, #4]
 80167f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80167fc:	685b      	ldr	r3, [r3, #4]
 80167fe:	687a      	ldr	r2, [r7, #4]
 8016800:	6852      	ldr	r2, [r2, #4]
 8016802:	b2d2      	uxtb	r2, r2
 8016804:	4611      	mov	r1, r2
 8016806:	6878      	ldr	r0, [r7, #4]
 8016808:	4798      	blx	r3
 801680a:	4603      	mov	r3, r0
 801680c:	2b00      	cmp	r3, #0
 801680e:	d001      	beq.n	8016814 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8016810:	2303      	movs	r3, #3
 8016812:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016814:	2340      	movs	r3, #64	; 0x40
 8016816:	2200      	movs	r2, #0
 8016818:	2100      	movs	r1, #0
 801681a:	6878      	ldr	r0, [r7, #4]
 801681c:	f004 fbe3 	bl	801afe6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8016820:	687b      	ldr	r3, [r7, #4]
 8016822:	2201      	movs	r2, #1
 8016824:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8016828:	687b      	ldr	r3, [r7, #4]
 801682a:	2240      	movs	r2, #64	; 0x40
 801682c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016830:	2340      	movs	r3, #64	; 0x40
 8016832:	2200      	movs	r2, #0
 8016834:	2180      	movs	r1, #128	; 0x80
 8016836:	6878      	ldr	r0, [r7, #4]
 8016838:	f004 fbd5 	bl	801afe6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801683c:	687b      	ldr	r3, [r7, #4]
 801683e:	2201      	movs	r2, #1
 8016840:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8016842:	687b      	ldr	r3, [r7, #4]
 8016844:	2240      	movs	r2, #64	; 0x40
 8016846:	621a      	str	r2, [r3, #32]

  return ret;
 8016848:	7bfb      	ldrb	r3, [r7, #15]
}
 801684a:	4618      	mov	r0, r3
 801684c:	3710      	adds	r7, #16
 801684e:	46bd      	mov	sp, r7
 8016850:	bd80      	pop	{r7, pc}

08016852 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8016852:	b480      	push	{r7}
 8016854:	b083      	sub	sp, #12
 8016856:	af00      	add	r7, sp, #0
 8016858:	6078      	str	r0, [r7, #4]
 801685a:	460b      	mov	r3, r1
 801685c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801685e:	687b      	ldr	r3, [r7, #4]
 8016860:	78fa      	ldrb	r2, [r7, #3]
 8016862:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8016864:	2300      	movs	r3, #0
}
 8016866:	4618      	mov	r0, r3
 8016868:	370c      	adds	r7, #12
 801686a:	46bd      	mov	sp, r7
 801686c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016870:	4770      	bx	lr

08016872 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8016872:	b480      	push	{r7}
 8016874:	b083      	sub	sp, #12
 8016876:	af00      	add	r7, sp, #0
 8016878:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 801687a:	687b      	ldr	r3, [r7, #4]
 801687c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016880:	b2db      	uxtb	r3, r3
 8016882:	2b04      	cmp	r3, #4
 8016884:	d006      	beq.n	8016894 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8016886:	687b      	ldr	r3, [r7, #4]
 8016888:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801688c:	b2da      	uxtb	r2, r3
 801688e:	687b      	ldr	r3, [r7, #4]
 8016890:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8016894:	687b      	ldr	r3, [r7, #4]
 8016896:	2204      	movs	r2, #4
 8016898:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 801689c:	2300      	movs	r3, #0
}
 801689e:	4618      	mov	r0, r3
 80168a0:	370c      	adds	r7, #12
 80168a2:	46bd      	mov	sp, r7
 80168a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168a8:	4770      	bx	lr

080168aa <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80168aa:	b480      	push	{r7}
 80168ac:	b083      	sub	sp, #12
 80168ae:	af00      	add	r7, sp, #0
 80168b0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80168b2:	687b      	ldr	r3, [r7, #4]
 80168b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80168b8:	b2db      	uxtb	r3, r3
 80168ba:	2b04      	cmp	r3, #4
 80168bc:	d106      	bne.n	80168cc <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80168be:	687b      	ldr	r3, [r7, #4]
 80168c0:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80168c4:	b2da      	uxtb	r2, r3
 80168c6:	687b      	ldr	r3, [r7, #4]
 80168c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80168cc:	2300      	movs	r3, #0
}
 80168ce:	4618      	mov	r0, r3
 80168d0:	370c      	adds	r7, #12
 80168d2:	46bd      	mov	sp, r7
 80168d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168d8:	4770      	bx	lr

080168da <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80168da:	b580      	push	{r7, lr}
 80168dc:	b082      	sub	sp, #8
 80168de:	af00      	add	r7, sp, #0
 80168e0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80168e2:	687b      	ldr	r3, [r7, #4]
 80168e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80168e8:	b2db      	uxtb	r3, r3
 80168ea:	2b03      	cmp	r3, #3
 80168ec:	d110      	bne.n	8016910 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80168ee:	687b      	ldr	r3, [r7, #4]
 80168f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80168f4:	2b00      	cmp	r3, #0
 80168f6:	d00b      	beq.n	8016910 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80168f8:	687b      	ldr	r3, [r7, #4]
 80168fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80168fe:	69db      	ldr	r3, [r3, #28]
 8016900:	2b00      	cmp	r3, #0
 8016902:	d005      	beq.n	8016910 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8016904:	687b      	ldr	r3, [r7, #4]
 8016906:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801690a:	69db      	ldr	r3, [r3, #28]
 801690c:	6878      	ldr	r0, [r7, #4]
 801690e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8016910:	2300      	movs	r3, #0
}
 8016912:	4618      	mov	r0, r3
 8016914:	3708      	adds	r7, #8
 8016916:	46bd      	mov	sp, r7
 8016918:	bd80      	pop	{r7, pc}

0801691a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 801691a:	b580      	push	{r7, lr}
 801691c:	b082      	sub	sp, #8
 801691e:	af00      	add	r7, sp, #0
 8016920:	6078      	str	r0, [r7, #4]
 8016922:	460b      	mov	r3, r1
 8016924:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8016926:	687b      	ldr	r3, [r7, #4]
 8016928:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801692c:	687b      	ldr	r3, [r7, #4]
 801692e:	32ae      	adds	r2, #174	; 0xae
 8016930:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016934:	2b00      	cmp	r3, #0
 8016936:	d101      	bne.n	801693c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8016938:	2303      	movs	r3, #3
 801693a:	e01c      	b.n	8016976 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801693c:	687b      	ldr	r3, [r7, #4]
 801693e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016942:	b2db      	uxtb	r3, r3
 8016944:	2b03      	cmp	r3, #3
 8016946:	d115      	bne.n	8016974 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8016948:	687b      	ldr	r3, [r7, #4]
 801694a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801694e:	687b      	ldr	r3, [r7, #4]
 8016950:	32ae      	adds	r2, #174	; 0xae
 8016952:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016956:	6a1b      	ldr	r3, [r3, #32]
 8016958:	2b00      	cmp	r3, #0
 801695a:	d00b      	beq.n	8016974 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 801695c:	687b      	ldr	r3, [r7, #4]
 801695e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8016962:	687b      	ldr	r3, [r7, #4]
 8016964:	32ae      	adds	r2, #174	; 0xae
 8016966:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801696a:	6a1b      	ldr	r3, [r3, #32]
 801696c:	78fa      	ldrb	r2, [r7, #3]
 801696e:	4611      	mov	r1, r2
 8016970:	6878      	ldr	r0, [r7, #4]
 8016972:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016974:	2300      	movs	r3, #0
}
 8016976:	4618      	mov	r0, r3
 8016978:	3708      	adds	r7, #8
 801697a:	46bd      	mov	sp, r7
 801697c:	bd80      	pop	{r7, pc}

0801697e <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 801697e:	b580      	push	{r7, lr}
 8016980:	b082      	sub	sp, #8
 8016982:	af00      	add	r7, sp, #0
 8016984:	6078      	str	r0, [r7, #4]
 8016986:	460b      	mov	r3, r1
 8016988:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801698a:	687b      	ldr	r3, [r7, #4]
 801698c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8016990:	687b      	ldr	r3, [r7, #4]
 8016992:	32ae      	adds	r2, #174	; 0xae
 8016994:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016998:	2b00      	cmp	r3, #0
 801699a:	d101      	bne.n	80169a0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 801699c:	2303      	movs	r3, #3
 801699e:	e01c      	b.n	80169da <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80169a0:	687b      	ldr	r3, [r7, #4]
 80169a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80169a6:	b2db      	uxtb	r3, r3
 80169a8:	2b03      	cmp	r3, #3
 80169aa:	d115      	bne.n	80169d8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80169ac:	687b      	ldr	r3, [r7, #4]
 80169ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80169b2:	687b      	ldr	r3, [r7, #4]
 80169b4:	32ae      	adds	r2, #174	; 0xae
 80169b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80169ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80169bc:	2b00      	cmp	r3, #0
 80169be:	d00b      	beq.n	80169d8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80169c0:	687b      	ldr	r3, [r7, #4]
 80169c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80169c6:	687b      	ldr	r3, [r7, #4]
 80169c8:	32ae      	adds	r2, #174	; 0xae
 80169ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80169ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80169d0:	78fa      	ldrb	r2, [r7, #3]
 80169d2:	4611      	mov	r1, r2
 80169d4:	6878      	ldr	r0, [r7, #4]
 80169d6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80169d8:	2300      	movs	r3, #0
}
 80169da:	4618      	mov	r0, r3
 80169dc:	3708      	adds	r7, #8
 80169de:	46bd      	mov	sp, r7
 80169e0:	bd80      	pop	{r7, pc}

080169e2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80169e2:	b480      	push	{r7}
 80169e4:	b083      	sub	sp, #12
 80169e6:	af00      	add	r7, sp, #0
 80169e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80169ea:	2300      	movs	r3, #0
}
 80169ec:	4618      	mov	r0, r3
 80169ee:	370c      	adds	r7, #12
 80169f0:	46bd      	mov	sp, r7
 80169f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169f6:	4770      	bx	lr

080169f8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80169f8:	b580      	push	{r7, lr}
 80169fa:	b084      	sub	sp, #16
 80169fc:	af00      	add	r7, sp, #0
 80169fe:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8016a00:	2300      	movs	r3, #0
 8016a02:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016a04:	687b      	ldr	r3, [r7, #4]
 8016a06:	2201      	movs	r2, #1
 8016a08:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8016a0c:	687b      	ldr	r3, [r7, #4]
 8016a0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016a12:	2b00      	cmp	r3, #0
 8016a14:	d00e      	beq.n	8016a34 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8016a16:	687b      	ldr	r3, [r7, #4]
 8016a18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016a1c:	685b      	ldr	r3, [r3, #4]
 8016a1e:	687a      	ldr	r2, [r7, #4]
 8016a20:	6852      	ldr	r2, [r2, #4]
 8016a22:	b2d2      	uxtb	r2, r2
 8016a24:	4611      	mov	r1, r2
 8016a26:	6878      	ldr	r0, [r7, #4]
 8016a28:	4798      	blx	r3
 8016a2a:	4603      	mov	r3, r0
 8016a2c:	2b00      	cmp	r3, #0
 8016a2e:	d001      	beq.n	8016a34 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8016a30:	2303      	movs	r3, #3
 8016a32:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8016a36:	4618      	mov	r0, r3
 8016a38:	3710      	adds	r7, #16
 8016a3a:	46bd      	mov	sp, r7
 8016a3c:	bd80      	pop	{r7, pc}

08016a3e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016a3e:	b480      	push	{r7}
 8016a40:	b083      	sub	sp, #12
 8016a42:	af00      	add	r7, sp, #0
 8016a44:	6078      	str	r0, [r7, #4]
 8016a46:	460b      	mov	r3, r1
 8016a48:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016a4a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016a4c:	4618      	mov	r0, r3
 8016a4e:	370c      	adds	r7, #12
 8016a50:	46bd      	mov	sp, r7
 8016a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a56:	4770      	bx	lr

08016a58 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016a58:	b480      	push	{r7}
 8016a5a:	b083      	sub	sp, #12
 8016a5c:	af00      	add	r7, sp, #0
 8016a5e:	6078      	str	r0, [r7, #4]
 8016a60:	460b      	mov	r3, r1
 8016a62:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016a64:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016a66:	4618      	mov	r0, r3
 8016a68:	370c      	adds	r7, #12
 8016a6a:	46bd      	mov	sp, r7
 8016a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a70:	4770      	bx	lr

08016a72 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8016a72:	b580      	push	{r7, lr}
 8016a74:	b086      	sub	sp, #24
 8016a76:	af00      	add	r7, sp, #0
 8016a78:	6078      	str	r0, [r7, #4]
 8016a7a:	460b      	mov	r3, r1
 8016a7c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8016a7e:	687b      	ldr	r3, [r7, #4]
 8016a80:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8016a82:	687b      	ldr	r3, [r7, #4]
 8016a84:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8016a86:	2300      	movs	r3, #0
 8016a88:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8016a8a:	68fb      	ldr	r3, [r7, #12]
 8016a8c:	885b      	ldrh	r3, [r3, #2]
 8016a8e:	b29a      	uxth	r2, r3
 8016a90:	68fb      	ldr	r3, [r7, #12]
 8016a92:	781b      	ldrb	r3, [r3, #0]
 8016a94:	b29b      	uxth	r3, r3
 8016a96:	429a      	cmp	r2, r3
 8016a98:	d920      	bls.n	8016adc <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8016a9a:	68fb      	ldr	r3, [r7, #12]
 8016a9c:	781b      	ldrb	r3, [r3, #0]
 8016a9e:	b29b      	uxth	r3, r3
 8016aa0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8016aa2:	e013      	b.n	8016acc <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8016aa4:	f107 030a 	add.w	r3, r7, #10
 8016aa8:	4619      	mov	r1, r3
 8016aaa:	6978      	ldr	r0, [r7, #20]
 8016aac:	f000 f81b 	bl	8016ae6 <USBD_GetNextDesc>
 8016ab0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8016ab2:	697b      	ldr	r3, [r7, #20]
 8016ab4:	785b      	ldrb	r3, [r3, #1]
 8016ab6:	2b05      	cmp	r3, #5
 8016ab8:	d108      	bne.n	8016acc <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8016aba:	697b      	ldr	r3, [r7, #20]
 8016abc:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8016abe:	693b      	ldr	r3, [r7, #16]
 8016ac0:	789b      	ldrb	r3, [r3, #2]
 8016ac2:	78fa      	ldrb	r2, [r7, #3]
 8016ac4:	429a      	cmp	r2, r3
 8016ac6:	d008      	beq.n	8016ada <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8016ac8:	2300      	movs	r3, #0
 8016aca:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8016acc:	68fb      	ldr	r3, [r7, #12]
 8016ace:	885b      	ldrh	r3, [r3, #2]
 8016ad0:	b29a      	uxth	r2, r3
 8016ad2:	897b      	ldrh	r3, [r7, #10]
 8016ad4:	429a      	cmp	r2, r3
 8016ad6:	d8e5      	bhi.n	8016aa4 <USBD_GetEpDesc+0x32>
 8016ad8:	e000      	b.n	8016adc <USBD_GetEpDesc+0x6a>
          break;
 8016ada:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8016adc:	693b      	ldr	r3, [r7, #16]
}
 8016ade:	4618      	mov	r0, r3
 8016ae0:	3718      	adds	r7, #24
 8016ae2:	46bd      	mov	sp, r7
 8016ae4:	bd80      	pop	{r7, pc}

08016ae6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8016ae6:	b480      	push	{r7}
 8016ae8:	b085      	sub	sp, #20
 8016aea:	af00      	add	r7, sp, #0
 8016aec:	6078      	str	r0, [r7, #4]
 8016aee:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8016af0:	687b      	ldr	r3, [r7, #4]
 8016af2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8016af4:	683b      	ldr	r3, [r7, #0]
 8016af6:	881a      	ldrh	r2, [r3, #0]
 8016af8:	68fb      	ldr	r3, [r7, #12]
 8016afa:	781b      	ldrb	r3, [r3, #0]
 8016afc:	b29b      	uxth	r3, r3
 8016afe:	4413      	add	r3, r2
 8016b00:	b29a      	uxth	r2, r3
 8016b02:	683b      	ldr	r3, [r7, #0]
 8016b04:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8016b06:	68fb      	ldr	r3, [r7, #12]
 8016b08:	781b      	ldrb	r3, [r3, #0]
 8016b0a:	461a      	mov	r2, r3
 8016b0c:	687b      	ldr	r3, [r7, #4]
 8016b0e:	4413      	add	r3, r2
 8016b10:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8016b12:	68fb      	ldr	r3, [r7, #12]
}
 8016b14:	4618      	mov	r0, r3
 8016b16:	3714      	adds	r7, #20
 8016b18:	46bd      	mov	sp, r7
 8016b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b1e:	4770      	bx	lr

08016b20 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8016b20:	b480      	push	{r7}
 8016b22:	b087      	sub	sp, #28
 8016b24:	af00      	add	r7, sp, #0
 8016b26:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8016b28:	687b      	ldr	r3, [r7, #4]
 8016b2a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8016b2c:	697b      	ldr	r3, [r7, #20]
 8016b2e:	781b      	ldrb	r3, [r3, #0]
 8016b30:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8016b32:	697b      	ldr	r3, [r7, #20]
 8016b34:	3301      	adds	r3, #1
 8016b36:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8016b38:	697b      	ldr	r3, [r7, #20]
 8016b3a:	781b      	ldrb	r3, [r3, #0]
 8016b3c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8016b3e:	8a3b      	ldrh	r3, [r7, #16]
 8016b40:	021b      	lsls	r3, r3, #8
 8016b42:	b21a      	sxth	r2, r3
 8016b44:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8016b48:	4313      	orrs	r3, r2
 8016b4a:	b21b      	sxth	r3, r3
 8016b4c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8016b4e:	89fb      	ldrh	r3, [r7, #14]
}
 8016b50:	4618      	mov	r0, r3
 8016b52:	371c      	adds	r7, #28
 8016b54:	46bd      	mov	sp, r7
 8016b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b5a:	4770      	bx	lr

08016b5c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016b5c:	b580      	push	{r7, lr}
 8016b5e:	b084      	sub	sp, #16
 8016b60:	af00      	add	r7, sp, #0
 8016b62:	6078      	str	r0, [r7, #4]
 8016b64:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8016b66:	2300      	movs	r3, #0
 8016b68:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016b6a:	683b      	ldr	r3, [r7, #0]
 8016b6c:	781b      	ldrb	r3, [r3, #0]
 8016b6e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8016b72:	2b40      	cmp	r3, #64	; 0x40
 8016b74:	d005      	beq.n	8016b82 <USBD_StdDevReq+0x26>
 8016b76:	2b40      	cmp	r3, #64	; 0x40
 8016b78:	d857      	bhi.n	8016c2a <USBD_StdDevReq+0xce>
 8016b7a:	2b00      	cmp	r3, #0
 8016b7c:	d00f      	beq.n	8016b9e <USBD_StdDevReq+0x42>
 8016b7e:	2b20      	cmp	r3, #32
 8016b80:	d153      	bne.n	8016c2a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8016b82:	687b      	ldr	r3, [r7, #4]
 8016b84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8016b88:	687b      	ldr	r3, [r7, #4]
 8016b8a:	32ae      	adds	r2, #174	; 0xae
 8016b8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016b90:	689b      	ldr	r3, [r3, #8]
 8016b92:	6839      	ldr	r1, [r7, #0]
 8016b94:	6878      	ldr	r0, [r7, #4]
 8016b96:	4798      	blx	r3
 8016b98:	4603      	mov	r3, r0
 8016b9a:	73fb      	strb	r3, [r7, #15]
      break;
 8016b9c:	e04a      	b.n	8016c34 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8016b9e:	683b      	ldr	r3, [r7, #0]
 8016ba0:	785b      	ldrb	r3, [r3, #1]
 8016ba2:	2b09      	cmp	r3, #9
 8016ba4:	d83b      	bhi.n	8016c1e <USBD_StdDevReq+0xc2>
 8016ba6:	a201      	add	r2, pc, #4	; (adr r2, 8016bac <USBD_StdDevReq+0x50>)
 8016ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016bac:	08016c01 	.word	0x08016c01
 8016bb0:	08016c15 	.word	0x08016c15
 8016bb4:	08016c1f 	.word	0x08016c1f
 8016bb8:	08016c0b 	.word	0x08016c0b
 8016bbc:	08016c1f 	.word	0x08016c1f
 8016bc0:	08016bdf 	.word	0x08016bdf
 8016bc4:	08016bd5 	.word	0x08016bd5
 8016bc8:	08016c1f 	.word	0x08016c1f
 8016bcc:	08016bf7 	.word	0x08016bf7
 8016bd0:	08016be9 	.word	0x08016be9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8016bd4:	6839      	ldr	r1, [r7, #0]
 8016bd6:	6878      	ldr	r0, [r7, #4]
 8016bd8:	f000 fa3c 	bl	8017054 <USBD_GetDescriptor>
          break;
 8016bdc:	e024      	b.n	8016c28 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8016bde:	6839      	ldr	r1, [r7, #0]
 8016be0:	6878      	ldr	r0, [r7, #4]
 8016be2:	f000 fba1 	bl	8017328 <USBD_SetAddress>
          break;
 8016be6:	e01f      	b.n	8016c28 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8016be8:	6839      	ldr	r1, [r7, #0]
 8016bea:	6878      	ldr	r0, [r7, #4]
 8016bec:	f000 fbe0 	bl	80173b0 <USBD_SetConfig>
 8016bf0:	4603      	mov	r3, r0
 8016bf2:	73fb      	strb	r3, [r7, #15]
          break;
 8016bf4:	e018      	b.n	8016c28 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8016bf6:	6839      	ldr	r1, [r7, #0]
 8016bf8:	6878      	ldr	r0, [r7, #4]
 8016bfa:	f000 fc83 	bl	8017504 <USBD_GetConfig>
          break;
 8016bfe:	e013      	b.n	8016c28 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8016c00:	6839      	ldr	r1, [r7, #0]
 8016c02:	6878      	ldr	r0, [r7, #4]
 8016c04:	f000 fcb4 	bl	8017570 <USBD_GetStatus>
          break;
 8016c08:	e00e      	b.n	8016c28 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8016c0a:	6839      	ldr	r1, [r7, #0]
 8016c0c:	6878      	ldr	r0, [r7, #4]
 8016c0e:	f000 fce3 	bl	80175d8 <USBD_SetFeature>
          break;
 8016c12:	e009      	b.n	8016c28 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8016c14:	6839      	ldr	r1, [r7, #0]
 8016c16:	6878      	ldr	r0, [r7, #4]
 8016c18:	f000 fd07 	bl	801762a <USBD_ClrFeature>
          break;
 8016c1c:	e004      	b.n	8016c28 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8016c1e:	6839      	ldr	r1, [r7, #0]
 8016c20:	6878      	ldr	r0, [r7, #4]
 8016c22:	f000 fd5e 	bl	80176e2 <USBD_CtlError>
          break;
 8016c26:	bf00      	nop
      }
      break;
 8016c28:	e004      	b.n	8016c34 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8016c2a:	6839      	ldr	r1, [r7, #0]
 8016c2c:	6878      	ldr	r0, [r7, #4]
 8016c2e:	f000 fd58 	bl	80176e2 <USBD_CtlError>
      break;
 8016c32:	bf00      	nop
  }

  return ret;
 8016c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8016c36:	4618      	mov	r0, r3
 8016c38:	3710      	adds	r7, #16
 8016c3a:	46bd      	mov	sp, r7
 8016c3c:	bd80      	pop	{r7, pc}
 8016c3e:	bf00      	nop

08016c40 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016c40:	b580      	push	{r7, lr}
 8016c42:	b084      	sub	sp, #16
 8016c44:	af00      	add	r7, sp, #0
 8016c46:	6078      	str	r0, [r7, #4]
 8016c48:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8016c4a:	2300      	movs	r3, #0
 8016c4c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016c4e:	683b      	ldr	r3, [r7, #0]
 8016c50:	781b      	ldrb	r3, [r3, #0]
 8016c52:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8016c56:	2b40      	cmp	r3, #64	; 0x40
 8016c58:	d005      	beq.n	8016c66 <USBD_StdItfReq+0x26>
 8016c5a:	2b40      	cmp	r3, #64	; 0x40
 8016c5c:	d852      	bhi.n	8016d04 <USBD_StdItfReq+0xc4>
 8016c5e:	2b00      	cmp	r3, #0
 8016c60:	d001      	beq.n	8016c66 <USBD_StdItfReq+0x26>
 8016c62:	2b20      	cmp	r3, #32
 8016c64:	d14e      	bne.n	8016d04 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8016c66:	687b      	ldr	r3, [r7, #4]
 8016c68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016c6c:	b2db      	uxtb	r3, r3
 8016c6e:	3b01      	subs	r3, #1
 8016c70:	2b02      	cmp	r3, #2
 8016c72:	d840      	bhi.n	8016cf6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8016c74:	683b      	ldr	r3, [r7, #0]
 8016c76:	889b      	ldrh	r3, [r3, #4]
 8016c78:	b2db      	uxtb	r3, r3
 8016c7a:	2b01      	cmp	r3, #1
 8016c7c:	d836      	bhi.n	8016cec <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8016c7e:	683b      	ldr	r3, [r7, #0]
 8016c80:	889b      	ldrh	r3, [r3, #4]
 8016c82:	b2db      	uxtb	r3, r3
 8016c84:	4619      	mov	r1, r3
 8016c86:	6878      	ldr	r0, [r7, #4]
 8016c88:	f7ff fed9 	bl	8016a3e <USBD_CoreFindIF>
 8016c8c:	4603      	mov	r3, r0
 8016c8e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016c90:	7bbb      	ldrb	r3, [r7, #14]
 8016c92:	2bff      	cmp	r3, #255	; 0xff
 8016c94:	d01d      	beq.n	8016cd2 <USBD_StdItfReq+0x92>
 8016c96:	7bbb      	ldrb	r3, [r7, #14]
 8016c98:	2b00      	cmp	r3, #0
 8016c9a:	d11a      	bne.n	8016cd2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8016c9c:	7bba      	ldrb	r2, [r7, #14]
 8016c9e:	687b      	ldr	r3, [r7, #4]
 8016ca0:	32ae      	adds	r2, #174	; 0xae
 8016ca2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016ca6:	689b      	ldr	r3, [r3, #8]
 8016ca8:	2b00      	cmp	r3, #0
 8016caa:	d00f      	beq.n	8016ccc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8016cac:	7bba      	ldrb	r2, [r7, #14]
 8016cae:	687b      	ldr	r3, [r7, #4]
 8016cb0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8016cb4:	7bba      	ldrb	r2, [r7, #14]
 8016cb6:	687b      	ldr	r3, [r7, #4]
 8016cb8:	32ae      	adds	r2, #174	; 0xae
 8016cba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016cbe:	689b      	ldr	r3, [r3, #8]
 8016cc0:	6839      	ldr	r1, [r7, #0]
 8016cc2:	6878      	ldr	r0, [r7, #4]
 8016cc4:	4798      	blx	r3
 8016cc6:	4603      	mov	r3, r0
 8016cc8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8016cca:	e004      	b.n	8016cd6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8016ccc:	2303      	movs	r3, #3
 8016cce:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8016cd0:	e001      	b.n	8016cd6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8016cd2:	2303      	movs	r3, #3
 8016cd4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8016cd6:	683b      	ldr	r3, [r7, #0]
 8016cd8:	88db      	ldrh	r3, [r3, #6]
 8016cda:	2b00      	cmp	r3, #0
 8016cdc:	d110      	bne.n	8016d00 <USBD_StdItfReq+0xc0>
 8016cde:	7bfb      	ldrb	r3, [r7, #15]
 8016ce0:	2b00      	cmp	r3, #0
 8016ce2:	d10d      	bne.n	8016d00 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8016ce4:	6878      	ldr	r0, [r7, #4]
 8016ce6:	f000 fdc7 	bl	8017878 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8016cea:	e009      	b.n	8016d00 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8016cec:	6839      	ldr	r1, [r7, #0]
 8016cee:	6878      	ldr	r0, [r7, #4]
 8016cf0:	f000 fcf7 	bl	80176e2 <USBD_CtlError>
          break;
 8016cf4:	e004      	b.n	8016d00 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8016cf6:	6839      	ldr	r1, [r7, #0]
 8016cf8:	6878      	ldr	r0, [r7, #4]
 8016cfa:	f000 fcf2 	bl	80176e2 <USBD_CtlError>
          break;
 8016cfe:	e000      	b.n	8016d02 <USBD_StdItfReq+0xc2>
          break;
 8016d00:	bf00      	nop
      }
      break;
 8016d02:	e004      	b.n	8016d0e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8016d04:	6839      	ldr	r1, [r7, #0]
 8016d06:	6878      	ldr	r0, [r7, #4]
 8016d08:	f000 fceb 	bl	80176e2 <USBD_CtlError>
      break;
 8016d0c:	bf00      	nop
  }

  return ret;
 8016d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8016d10:	4618      	mov	r0, r3
 8016d12:	3710      	adds	r7, #16
 8016d14:	46bd      	mov	sp, r7
 8016d16:	bd80      	pop	{r7, pc}

08016d18 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016d18:	b580      	push	{r7, lr}
 8016d1a:	b084      	sub	sp, #16
 8016d1c:	af00      	add	r7, sp, #0
 8016d1e:	6078      	str	r0, [r7, #4]
 8016d20:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8016d22:	2300      	movs	r3, #0
 8016d24:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8016d26:	683b      	ldr	r3, [r7, #0]
 8016d28:	889b      	ldrh	r3, [r3, #4]
 8016d2a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016d2c:	683b      	ldr	r3, [r7, #0]
 8016d2e:	781b      	ldrb	r3, [r3, #0]
 8016d30:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8016d34:	2b40      	cmp	r3, #64	; 0x40
 8016d36:	d007      	beq.n	8016d48 <USBD_StdEPReq+0x30>
 8016d38:	2b40      	cmp	r3, #64	; 0x40
 8016d3a:	f200 817f 	bhi.w	801703c <USBD_StdEPReq+0x324>
 8016d3e:	2b00      	cmp	r3, #0
 8016d40:	d02a      	beq.n	8016d98 <USBD_StdEPReq+0x80>
 8016d42:	2b20      	cmp	r3, #32
 8016d44:	f040 817a 	bne.w	801703c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8016d48:	7bbb      	ldrb	r3, [r7, #14]
 8016d4a:	4619      	mov	r1, r3
 8016d4c:	6878      	ldr	r0, [r7, #4]
 8016d4e:	f7ff fe83 	bl	8016a58 <USBD_CoreFindEP>
 8016d52:	4603      	mov	r3, r0
 8016d54:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016d56:	7b7b      	ldrb	r3, [r7, #13]
 8016d58:	2bff      	cmp	r3, #255	; 0xff
 8016d5a:	f000 8174 	beq.w	8017046 <USBD_StdEPReq+0x32e>
 8016d5e:	7b7b      	ldrb	r3, [r7, #13]
 8016d60:	2b00      	cmp	r3, #0
 8016d62:	f040 8170 	bne.w	8017046 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8016d66:	7b7a      	ldrb	r2, [r7, #13]
 8016d68:	687b      	ldr	r3, [r7, #4]
 8016d6a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8016d6e:	7b7a      	ldrb	r2, [r7, #13]
 8016d70:	687b      	ldr	r3, [r7, #4]
 8016d72:	32ae      	adds	r2, #174	; 0xae
 8016d74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016d78:	689b      	ldr	r3, [r3, #8]
 8016d7a:	2b00      	cmp	r3, #0
 8016d7c:	f000 8163 	beq.w	8017046 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8016d80:	7b7a      	ldrb	r2, [r7, #13]
 8016d82:	687b      	ldr	r3, [r7, #4]
 8016d84:	32ae      	adds	r2, #174	; 0xae
 8016d86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016d8a:	689b      	ldr	r3, [r3, #8]
 8016d8c:	6839      	ldr	r1, [r7, #0]
 8016d8e:	6878      	ldr	r0, [r7, #4]
 8016d90:	4798      	blx	r3
 8016d92:	4603      	mov	r3, r0
 8016d94:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8016d96:	e156      	b.n	8017046 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8016d98:	683b      	ldr	r3, [r7, #0]
 8016d9a:	785b      	ldrb	r3, [r3, #1]
 8016d9c:	2b03      	cmp	r3, #3
 8016d9e:	d008      	beq.n	8016db2 <USBD_StdEPReq+0x9a>
 8016da0:	2b03      	cmp	r3, #3
 8016da2:	f300 8145 	bgt.w	8017030 <USBD_StdEPReq+0x318>
 8016da6:	2b00      	cmp	r3, #0
 8016da8:	f000 809b 	beq.w	8016ee2 <USBD_StdEPReq+0x1ca>
 8016dac:	2b01      	cmp	r3, #1
 8016dae:	d03c      	beq.n	8016e2a <USBD_StdEPReq+0x112>
 8016db0:	e13e      	b.n	8017030 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8016db2:	687b      	ldr	r3, [r7, #4]
 8016db4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016db8:	b2db      	uxtb	r3, r3
 8016dba:	2b02      	cmp	r3, #2
 8016dbc:	d002      	beq.n	8016dc4 <USBD_StdEPReq+0xac>
 8016dbe:	2b03      	cmp	r3, #3
 8016dc0:	d016      	beq.n	8016df0 <USBD_StdEPReq+0xd8>
 8016dc2:	e02c      	b.n	8016e1e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016dc4:	7bbb      	ldrb	r3, [r7, #14]
 8016dc6:	2b00      	cmp	r3, #0
 8016dc8:	d00d      	beq.n	8016de6 <USBD_StdEPReq+0xce>
 8016dca:	7bbb      	ldrb	r3, [r7, #14]
 8016dcc:	2b80      	cmp	r3, #128	; 0x80
 8016dce:	d00a      	beq.n	8016de6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8016dd0:	7bbb      	ldrb	r3, [r7, #14]
 8016dd2:	4619      	mov	r1, r3
 8016dd4:	6878      	ldr	r0, [r7, #4]
 8016dd6:	f004 f94b 	bl	801b070 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8016dda:	2180      	movs	r1, #128	; 0x80
 8016ddc:	6878      	ldr	r0, [r7, #4]
 8016dde:	f004 f947 	bl	801b070 <USBD_LL_StallEP>
 8016de2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8016de4:	e020      	b.n	8016e28 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8016de6:	6839      	ldr	r1, [r7, #0]
 8016de8:	6878      	ldr	r0, [r7, #4]
 8016dea:	f000 fc7a 	bl	80176e2 <USBD_CtlError>
              break;
 8016dee:	e01b      	b.n	8016e28 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8016df0:	683b      	ldr	r3, [r7, #0]
 8016df2:	885b      	ldrh	r3, [r3, #2]
 8016df4:	2b00      	cmp	r3, #0
 8016df6:	d10e      	bne.n	8016e16 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8016df8:	7bbb      	ldrb	r3, [r7, #14]
 8016dfa:	2b00      	cmp	r3, #0
 8016dfc:	d00b      	beq.n	8016e16 <USBD_StdEPReq+0xfe>
 8016dfe:	7bbb      	ldrb	r3, [r7, #14]
 8016e00:	2b80      	cmp	r3, #128	; 0x80
 8016e02:	d008      	beq.n	8016e16 <USBD_StdEPReq+0xfe>
 8016e04:	683b      	ldr	r3, [r7, #0]
 8016e06:	88db      	ldrh	r3, [r3, #6]
 8016e08:	2b00      	cmp	r3, #0
 8016e0a:	d104      	bne.n	8016e16 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8016e0c:	7bbb      	ldrb	r3, [r7, #14]
 8016e0e:	4619      	mov	r1, r3
 8016e10:	6878      	ldr	r0, [r7, #4]
 8016e12:	f004 f92d 	bl	801b070 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8016e16:	6878      	ldr	r0, [r7, #4]
 8016e18:	f000 fd2e 	bl	8017878 <USBD_CtlSendStatus>

              break;
 8016e1c:	e004      	b.n	8016e28 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8016e1e:	6839      	ldr	r1, [r7, #0]
 8016e20:	6878      	ldr	r0, [r7, #4]
 8016e22:	f000 fc5e 	bl	80176e2 <USBD_CtlError>
              break;
 8016e26:	bf00      	nop
          }
          break;
 8016e28:	e107      	b.n	801703a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8016e2a:	687b      	ldr	r3, [r7, #4]
 8016e2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016e30:	b2db      	uxtb	r3, r3
 8016e32:	2b02      	cmp	r3, #2
 8016e34:	d002      	beq.n	8016e3c <USBD_StdEPReq+0x124>
 8016e36:	2b03      	cmp	r3, #3
 8016e38:	d016      	beq.n	8016e68 <USBD_StdEPReq+0x150>
 8016e3a:	e04b      	b.n	8016ed4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016e3c:	7bbb      	ldrb	r3, [r7, #14]
 8016e3e:	2b00      	cmp	r3, #0
 8016e40:	d00d      	beq.n	8016e5e <USBD_StdEPReq+0x146>
 8016e42:	7bbb      	ldrb	r3, [r7, #14]
 8016e44:	2b80      	cmp	r3, #128	; 0x80
 8016e46:	d00a      	beq.n	8016e5e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8016e48:	7bbb      	ldrb	r3, [r7, #14]
 8016e4a:	4619      	mov	r1, r3
 8016e4c:	6878      	ldr	r0, [r7, #4]
 8016e4e:	f004 f90f 	bl	801b070 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8016e52:	2180      	movs	r1, #128	; 0x80
 8016e54:	6878      	ldr	r0, [r7, #4]
 8016e56:	f004 f90b 	bl	801b070 <USBD_LL_StallEP>
 8016e5a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8016e5c:	e040      	b.n	8016ee0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8016e5e:	6839      	ldr	r1, [r7, #0]
 8016e60:	6878      	ldr	r0, [r7, #4]
 8016e62:	f000 fc3e 	bl	80176e2 <USBD_CtlError>
              break;
 8016e66:	e03b      	b.n	8016ee0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8016e68:	683b      	ldr	r3, [r7, #0]
 8016e6a:	885b      	ldrh	r3, [r3, #2]
 8016e6c:	2b00      	cmp	r3, #0
 8016e6e:	d136      	bne.n	8016ede <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8016e70:	7bbb      	ldrb	r3, [r7, #14]
 8016e72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8016e76:	2b00      	cmp	r3, #0
 8016e78:	d004      	beq.n	8016e84 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8016e7a:	7bbb      	ldrb	r3, [r7, #14]
 8016e7c:	4619      	mov	r1, r3
 8016e7e:	6878      	ldr	r0, [r7, #4]
 8016e80:	f004 f915 	bl	801b0ae <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8016e84:	6878      	ldr	r0, [r7, #4]
 8016e86:	f000 fcf7 	bl	8017878 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8016e8a:	7bbb      	ldrb	r3, [r7, #14]
 8016e8c:	4619      	mov	r1, r3
 8016e8e:	6878      	ldr	r0, [r7, #4]
 8016e90:	f7ff fde2 	bl	8016a58 <USBD_CoreFindEP>
 8016e94:	4603      	mov	r3, r0
 8016e96:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016e98:	7b7b      	ldrb	r3, [r7, #13]
 8016e9a:	2bff      	cmp	r3, #255	; 0xff
 8016e9c:	d01f      	beq.n	8016ede <USBD_StdEPReq+0x1c6>
 8016e9e:	7b7b      	ldrb	r3, [r7, #13]
 8016ea0:	2b00      	cmp	r3, #0
 8016ea2:	d11c      	bne.n	8016ede <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8016ea4:	7b7a      	ldrb	r2, [r7, #13]
 8016ea6:	687b      	ldr	r3, [r7, #4]
 8016ea8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8016eac:	7b7a      	ldrb	r2, [r7, #13]
 8016eae:	687b      	ldr	r3, [r7, #4]
 8016eb0:	32ae      	adds	r2, #174	; 0xae
 8016eb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016eb6:	689b      	ldr	r3, [r3, #8]
 8016eb8:	2b00      	cmp	r3, #0
 8016eba:	d010      	beq.n	8016ede <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8016ebc:	7b7a      	ldrb	r2, [r7, #13]
 8016ebe:	687b      	ldr	r3, [r7, #4]
 8016ec0:	32ae      	adds	r2, #174	; 0xae
 8016ec2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016ec6:	689b      	ldr	r3, [r3, #8]
 8016ec8:	6839      	ldr	r1, [r7, #0]
 8016eca:	6878      	ldr	r0, [r7, #4]
 8016ecc:	4798      	blx	r3
 8016ece:	4603      	mov	r3, r0
 8016ed0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8016ed2:	e004      	b.n	8016ede <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8016ed4:	6839      	ldr	r1, [r7, #0]
 8016ed6:	6878      	ldr	r0, [r7, #4]
 8016ed8:	f000 fc03 	bl	80176e2 <USBD_CtlError>
              break;
 8016edc:	e000      	b.n	8016ee0 <USBD_StdEPReq+0x1c8>
              break;
 8016ede:	bf00      	nop
          }
          break;
 8016ee0:	e0ab      	b.n	801703a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8016ee2:	687b      	ldr	r3, [r7, #4]
 8016ee4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016ee8:	b2db      	uxtb	r3, r3
 8016eea:	2b02      	cmp	r3, #2
 8016eec:	d002      	beq.n	8016ef4 <USBD_StdEPReq+0x1dc>
 8016eee:	2b03      	cmp	r3, #3
 8016ef0:	d032      	beq.n	8016f58 <USBD_StdEPReq+0x240>
 8016ef2:	e097      	b.n	8017024 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016ef4:	7bbb      	ldrb	r3, [r7, #14]
 8016ef6:	2b00      	cmp	r3, #0
 8016ef8:	d007      	beq.n	8016f0a <USBD_StdEPReq+0x1f2>
 8016efa:	7bbb      	ldrb	r3, [r7, #14]
 8016efc:	2b80      	cmp	r3, #128	; 0x80
 8016efe:	d004      	beq.n	8016f0a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8016f00:	6839      	ldr	r1, [r7, #0]
 8016f02:	6878      	ldr	r0, [r7, #4]
 8016f04:	f000 fbed 	bl	80176e2 <USBD_CtlError>
                break;
 8016f08:	e091      	b.n	801702e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016f0a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016f0e:	2b00      	cmp	r3, #0
 8016f10:	da0b      	bge.n	8016f2a <USBD_StdEPReq+0x212>
 8016f12:	7bbb      	ldrb	r3, [r7, #14]
 8016f14:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8016f18:	4613      	mov	r3, r2
 8016f1a:	009b      	lsls	r3, r3, #2
 8016f1c:	4413      	add	r3, r2
 8016f1e:	009b      	lsls	r3, r3, #2
 8016f20:	3310      	adds	r3, #16
 8016f22:	687a      	ldr	r2, [r7, #4]
 8016f24:	4413      	add	r3, r2
 8016f26:	3304      	adds	r3, #4
 8016f28:	e00b      	b.n	8016f42 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8016f2a:	7bbb      	ldrb	r3, [r7, #14]
 8016f2c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016f30:	4613      	mov	r3, r2
 8016f32:	009b      	lsls	r3, r3, #2
 8016f34:	4413      	add	r3, r2
 8016f36:	009b      	lsls	r3, r3, #2
 8016f38:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8016f3c:	687a      	ldr	r2, [r7, #4]
 8016f3e:	4413      	add	r3, r2
 8016f40:	3304      	adds	r3, #4
 8016f42:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8016f44:	68bb      	ldr	r3, [r7, #8]
 8016f46:	2200      	movs	r2, #0
 8016f48:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8016f4a:	68bb      	ldr	r3, [r7, #8]
 8016f4c:	2202      	movs	r2, #2
 8016f4e:	4619      	mov	r1, r3
 8016f50:	6878      	ldr	r0, [r7, #4]
 8016f52:	f000 fc37 	bl	80177c4 <USBD_CtlSendData>
              break;
 8016f56:	e06a      	b.n	801702e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8016f58:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016f5c:	2b00      	cmp	r3, #0
 8016f5e:	da11      	bge.n	8016f84 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8016f60:	7bbb      	ldrb	r3, [r7, #14]
 8016f62:	f003 020f 	and.w	r2, r3, #15
 8016f66:	6879      	ldr	r1, [r7, #4]
 8016f68:	4613      	mov	r3, r2
 8016f6a:	009b      	lsls	r3, r3, #2
 8016f6c:	4413      	add	r3, r2
 8016f6e:	009b      	lsls	r3, r3, #2
 8016f70:	440b      	add	r3, r1
 8016f72:	3324      	adds	r3, #36	; 0x24
 8016f74:	881b      	ldrh	r3, [r3, #0]
 8016f76:	2b00      	cmp	r3, #0
 8016f78:	d117      	bne.n	8016faa <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8016f7a:	6839      	ldr	r1, [r7, #0]
 8016f7c:	6878      	ldr	r0, [r7, #4]
 8016f7e:	f000 fbb0 	bl	80176e2 <USBD_CtlError>
                  break;
 8016f82:	e054      	b.n	801702e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8016f84:	7bbb      	ldrb	r3, [r7, #14]
 8016f86:	f003 020f 	and.w	r2, r3, #15
 8016f8a:	6879      	ldr	r1, [r7, #4]
 8016f8c:	4613      	mov	r3, r2
 8016f8e:	009b      	lsls	r3, r3, #2
 8016f90:	4413      	add	r3, r2
 8016f92:	009b      	lsls	r3, r3, #2
 8016f94:	440b      	add	r3, r1
 8016f96:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8016f9a:	881b      	ldrh	r3, [r3, #0]
 8016f9c:	2b00      	cmp	r3, #0
 8016f9e:	d104      	bne.n	8016faa <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8016fa0:	6839      	ldr	r1, [r7, #0]
 8016fa2:	6878      	ldr	r0, [r7, #4]
 8016fa4:	f000 fb9d 	bl	80176e2 <USBD_CtlError>
                  break;
 8016fa8:	e041      	b.n	801702e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016faa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016fae:	2b00      	cmp	r3, #0
 8016fb0:	da0b      	bge.n	8016fca <USBD_StdEPReq+0x2b2>
 8016fb2:	7bbb      	ldrb	r3, [r7, #14]
 8016fb4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8016fb8:	4613      	mov	r3, r2
 8016fba:	009b      	lsls	r3, r3, #2
 8016fbc:	4413      	add	r3, r2
 8016fbe:	009b      	lsls	r3, r3, #2
 8016fc0:	3310      	adds	r3, #16
 8016fc2:	687a      	ldr	r2, [r7, #4]
 8016fc4:	4413      	add	r3, r2
 8016fc6:	3304      	adds	r3, #4
 8016fc8:	e00b      	b.n	8016fe2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8016fca:	7bbb      	ldrb	r3, [r7, #14]
 8016fcc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016fd0:	4613      	mov	r3, r2
 8016fd2:	009b      	lsls	r3, r3, #2
 8016fd4:	4413      	add	r3, r2
 8016fd6:	009b      	lsls	r3, r3, #2
 8016fd8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8016fdc:	687a      	ldr	r2, [r7, #4]
 8016fde:	4413      	add	r3, r2
 8016fe0:	3304      	adds	r3, #4
 8016fe2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8016fe4:	7bbb      	ldrb	r3, [r7, #14]
 8016fe6:	2b00      	cmp	r3, #0
 8016fe8:	d002      	beq.n	8016ff0 <USBD_StdEPReq+0x2d8>
 8016fea:	7bbb      	ldrb	r3, [r7, #14]
 8016fec:	2b80      	cmp	r3, #128	; 0x80
 8016fee:	d103      	bne.n	8016ff8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8016ff0:	68bb      	ldr	r3, [r7, #8]
 8016ff2:	2200      	movs	r2, #0
 8016ff4:	601a      	str	r2, [r3, #0]
 8016ff6:	e00e      	b.n	8017016 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8016ff8:	7bbb      	ldrb	r3, [r7, #14]
 8016ffa:	4619      	mov	r1, r3
 8016ffc:	6878      	ldr	r0, [r7, #4]
 8016ffe:	f004 f875 	bl	801b0ec <USBD_LL_IsStallEP>
 8017002:	4603      	mov	r3, r0
 8017004:	2b00      	cmp	r3, #0
 8017006:	d003      	beq.n	8017010 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8017008:	68bb      	ldr	r3, [r7, #8]
 801700a:	2201      	movs	r2, #1
 801700c:	601a      	str	r2, [r3, #0]
 801700e:	e002      	b.n	8017016 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8017010:	68bb      	ldr	r3, [r7, #8]
 8017012:	2200      	movs	r2, #0
 8017014:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8017016:	68bb      	ldr	r3, [r7, #8]
 8017018:	2202      	movs	r2, #2
 801701a:	4619      	mov	r1, r3
 801701c:	6878      	ldr	r0, [r7, #4]
 801701e:	f000 fbd1 	bl	80177c4 <USBD_CtlSendData>
              break;
 8017022:	e004      	b.n	801702e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8017024:	6839      	ldr	r1, [r7, #0]
 8017026:	6878      	ldr	r0, [r7, #4]
 8017028:	f000 fb5b 	bl	80176e2 <USBD_CtlError>
              break;
 801702c:	bf00      	nop
          }
          break;
 801702e:	e004      	b.n	801703a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8017030:	6839      	ldr	r1, [r7, #0]
 8017032:	6878      	ldr	r0, [r7, #4]
 8017034:	f000 fb55 	bl	80176e2 <USBD_CtlError>
          break;
 8017038:	bf00      	nop
      }
      break;
 801703a:	e005      	b.n	8017048 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 801703c:	6839      	ldr	r1, [r7, #0]
 801703e:	6878      	ldr	r0, [r7, #4]
 8017040:	f000 fb4f 	bl	80176e2 <USBD_CtlError>
      break;
 8017044:	e000      	b.n	8017048 <USBD_StdEPReq+0x330>
      break;
 8017046:	bf00      	nop
  }

  return ret;
 8017048:	7bfb      	ldrb	r3, [r7, #15]
}
 801704a:	4618      	mov	r0, r3
 801704c:	3710      	adds	r7, #16
 801704e:	46bd      	mov	sp, r7
 8017050:	bd80      	pop	{r7, pc}
	...

08017054 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017054:	b580      	push	{r7, lr}
 8017056:	b084      	sub	sp, #16
 8017058:	af00      	add	r7, sp, #0
 801705a:	6078      	str	r0, [r7, #4]
 801705c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801705e:	2300      	movs	r3, #0
 8017060:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8017062:	2300      	movs	r3, #0
 8017064:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8017066:	2300      	movs	r3, #0
 8017068:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801706a:	683b      	ldr	r3, [r7, #0]
 801706c:	885b      	ldrh	r3, [r3, #2]
 801706e:	0a1b      	lsrs	r3, r3, #8
 8017070:	b29b      	uxth	r3, r3
 8017072:	3b01      	subs	r3, #1
 8017074:	2b06      	cmp	r3, #6
 8017076:	f200 8128 	bhi.w	80172ca <USBD_GetDescriptor+0x276>
 801707a:	a201      	add	r2, pc, #4	; (adr r2, 8017080 <USBD_GetDescriptor+0x2c>)
 801707c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017080:	0801709d 	.word	0x0801709d
 8017084:	080170b5 	.word	0x080170b5
 8017088:	080170f5 	.word	0x080170f5
 801708c:	080172cb 	.word	0x080172cb
 8017090:	080172cb 	.word	0x080172cb
 8017094:	0801726b 	.word	0x0801726b
 8017098:	08017297 	.word	0x08017297
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801709c:	687b      	ldr	r3, [r7, #4]
 801709e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80170a2:	681b      	ldr	r3, [r3, #0]
 80170a4:	687a      	ldr	r2, [r7, #4]
 80170a6:	7c12      	ldrb	r2, [r2, #16]
 80170a8:	f107 0108 	add.w	r1, r7, #8
 80170ac:	4610      	mov	r0, r2
 80170ae:	4798      	blx	r3
 80170b0:	60f8      	str	r0, [r7, #12]
      break;
 80170b2:	e112      	b.n	80172da <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80170b4:	687b      	ldr	r3, [r7, #4]
 80170b6:	7c1b      	ldrb	r3, [r3, #16]
 80170b8:	2b00      	cmp	r3, #0
 80170ba:	d10d      	bne.n	80170d8 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80170bc:	687b      	ldr	r3, [r7, #4]
 80170be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80170c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80170c4:	f107 0208 	add.w	r2, r7, #8
 80170c8:	4610      	mov	r0, r2
 80170ca:	4798      	blx	r3
 80170cc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80170ce:	68fb      	ldr	r3, [r7, #12]
 80170d0:	3301      	adds	r3, #1
 80170d2:	2202      	movs	r2, #2
 80170d4:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80170d6:	e100      	b.n	80172da <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80170d8:	687b      	ldr	r3, [r7, #4]
 80170da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80170de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80170e0:	f107 0208 	add.w	r2, r7, #8
 80170e4:	4610      	mov	r0, r2
 80170e6:	4798      	blx	r3
 80170e8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80170ea:	68fb      	ldr	r3, [r7, #12]
 80170ec:	3301      	adds	r3, #1
 80170ee:	2202      	movs	r2, #2
 80170f0:	701a      	strb	r2, [r3, #0]
      break;
 80170f2:	e0f2      	b.n	80172da <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80170f4:	683b      	ldr	r3, [r7, #0]
 80170f6:	885b      	ldrh	r3, [r3, #2]
 80170f8:	b2db      	uxtb	r3, r3
 80170fa:	2b05      	cmp	r3, #5
 80170fc:	f200 80ac 	bhi.w	8017258 <USBD_GetDescriptor+0x204>
 8017100:	a201      	add	r2, pc, #4	; (adr r2, 8017108 <USBD_GetDescriptor+0xb4>)
 8017102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017106:	bf00      	nop
 8017108:	08017121 	.word	0x08017121
 801710c:	08017155 	.word	0x08017155
 8017110:	08017189 	.word	0x08017189
 8017114:	080171bd 	.word	0x080171bd
 8017118:	080171f1 	.word	0x080171f1
 801711c:	08017225 	.word	0x08017225
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8017120:	687b      	ldr	r3, [r7, #4]
 8017122:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8017126:	685b      	ldr	r3, [r3, #4]
 8017128:	2b00      	cmp	r3, #0
 801712a:	d00b      	beq.n	8017144 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801712c:	687b      	ldr	r3, [r7, #4]
 801712e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8017132:	685b      	ldr	r3, [r3, #4]
 8017134:	687a      	ldr	r2, [r7, #4]
 8017136:	7c12      	ldrb	r2, [r2, #16]
 8017138:	f107 0108 	add.w	r1, r7, #8
 801713c:	4610      	mov	r0, r2
 801713e:	4798      	blx	r3
 8017140:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017142:	e091      	b.n	8017268 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8017144:	6839      	ldr	r1, [r7, #0]
 8017146:	6878      	ldr	r0, [r7, #4]
 8017148:	f000 facb 	bl	80176e2 <USBD_CtlError>
            err++;
 801714c:	7afb      	ldrb	r3, [r7, #11]
 801714e:	3301      	adds	r3, #1
 8017150:	72fb      	strb	r3, [r7, #11]
          break;
 8017152:	e089      	b.n	8017268 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8017154:	687b      	ldr	r3, [r7, #4]
 8017156:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801715a:	689b      	ldr	r3, [r3, #8]
 801715c:	2b00      	cmp	r3, #0
 801715e:	d00b      	beq.n	8017178 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8017160:	687b      	ldr	r3, [r7, #4]
 8017162:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8017166:	689b      	ldr	r3, [r3, #8]
 8017168:	687a      	ldr	r2, [r7, #4]
 801716a:	7c12      	ldrb	r2, [r2, #16]
 801716c:	f107 0108 	add.w	r1, r7, #8
 8017170:	4610      	mov	r0, r2
 8017172:	4798      	blx	r3
 8017174:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017176:	e077      	b.n	8017268 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8017178:	6839      	ldr	r1, [r7, #0]
 801717a:	6878      	ldr	r0, [r7, #4]
 801717c:	f000 fab1 	bl	80176e2 <USBD_CtlError>
            err++;
 8017180:	7afb      	ldrb	r3, [r7, #11]
 8017182:	3301      	adds	r3, #1
 8017184:	72fb      	strb	r3, [r7, #11]
          break;
 8017186:	e06f      	b.n	8017268 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8017188:	687b      	ldr	r3, [r7, #4]
 801718a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801718e:	68db      	ldr	r3, [r3, #12]
 8017190:	2b00      	cmp	r3, #0
 8017192:	d00b      	beq.n	80171ac <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8017194:	687b      	ldr	r3, [r7, #4]
 8017196:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801719a:	68db      	ldr	r3, [r3, #12]
 801719c:	687a      	ldr	r2, [r7, #4]
 801719e:	7c12      	ldrb	r2, [r2, #16]
 80171a0:	f107 0108 	add.w	r1, r7, #8
 80171a4:	4610      	mov	r0, r2
 80171a6:	4798      	blx	r3
 80171a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80171aa:	e05d      	b.n	8017268 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80171ac:	6839      	ldr	r1, [r7, #0]
 80171ae:	6878      	ldr	r0, [r7, #4]
 80171b0:	f000 fa97 	bl	80176e2 <USBD_CtlError>
            err++;
 80171b4:	7afb      	ldrb	r3, [r7, #11]
 80171b6:	3301      	adds	r3, #1
 80171b8:	72fb      	strb	r3, [r7, #11]
          break;
 80171ba:	e055      	b.n	8017268 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80171bc:	687b      	ldr	r3, [r7, #4]
 80171be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80171c2:	691b      	ldr	r3, [r3, #16]
 80171c4:	2b00      	cmp	r3, #0
 80171c6:	d00b      	beq.n	80171e0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80171c8:	687b      	ldr	r3, [r7, #4]
 80171ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80171ce:	691b      	ldr	r3, [r3, #16]
 80171d0:	687a      	ldr	r2, [r7, #4]
 80171d2:	7c12      	ldrb	r2, [r2, #16]
 80171d4:	f107 0108 	add.w	r1, r7, #8
 80171d8:	4610      	mov	r0, r2
 80171da:	4798      	blx	r3
 80171dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80171de:	e043      	b.n	8017268 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80171e0:	6839      	ldr	r1, [r7, #0]
 80171e2:	6878      	ldr	r0, [r7, #4]
 80171e4:	f000 fa7d 	bl	80176e2 <USBD_CtlError>
            err++;
 80171e8:	7afb      	ldrb	r3, [r7, #11]
 80171ea:	3301      	adds	r3, #1
 80171ec:	72fb      	strb	r3, [r7, #11]
          break;
 80171ee:	e03b      	b.n	8017268 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80171f0:	687b      	ldr	r3, [r7, #4]
 80171f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80171f6:	695b      	ldr	r3, [r3, #20]
 80171f8:	2b00      	cmp	r3, #0
 80171fa:	d00b      	beq.n	8017214 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80171fc:	687b      	ldr	r3, [r7, #4]
 80171fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8017202:	695b      	ldr	r3, [r3, #20]
 8017204:	687a      	ldr	r2, [r7, #4]
 8017206:	7c12      	ldrb	r2, [r2, #16]
 8017208:	f107 0108 	add.w	r1, r7, #8
 801720c:	4610      	mov	r0, r2
 801720e:	4798      	blx	r3
 8017210:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017212:	e029      	b.n	8017268 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8017214:	6839      	ldr	r1, [r7, #0]
 8017216:	6878      	ldr	r0, [r7, #4]
 8017218:	f000 fa63 	bl	80176e2 <USBD_CtlError>
            err++;
 801721c:	7afb      	ldrb	r3, [r7, #11]
 801721e:	3301      	adds	r3, #1
 8017220:	72fb      	strb	r3, [r7, #11]
          break;
 8017222:	e021      	b.n	8017268 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8017224:	687b      	ldr	r3, [r7, #4]
 8017226:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801722a:	699b      	ldr	r3, [r3, #24]
 801722c:	2b00      	cmp	r3, #0
 801722e:	d00b      	beq.n	8017248 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8017230:	687b      	ldr	r3, [r7, #4]
 8017232:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8017236:	699b      	ldr	r3, [r3, #24]
 8017238:	687a      	ldr	r2, [r7, #4]
 801723a:	7c12      	ldrb	r2, [r2, #16]
 801723c:	f107 0108 	add.w	r1, r7, #8
 8017240:	4610      	mov	r0, r2
 8017242:	4798      	blx	r3
 8017244:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017246:	e00f      	b.n	8017268 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8017248:	6839      	ldr	r1, [r7, #0]
 801724a:	6878      	ldr	r0, [r7, #4]
 801724c:	f000 fa49 	bl	80176e2 <USBD_CtlError>
            err++;
 8017250:	7afb      	ldrb	r3, [r7, #11]
 8017252:	3301      	adds	r3, #1
 8017254:	72fb      	strb	r3, [r7, #11]
          break;
 8017256:	e007      	b.n	8017268 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8017258:	6839      	ldr	r1, [r7, #0]
 801725a:	6878      	ldr	r0, [r7, #4]
 801725c:	f000 fa41 	bl	80176e2 <USBD_CtlError>
          err++;
 8017260:	7afb      	ldrb	r3, [r7, #11]
 8017262:	3301      	adds	r3, #1
 8017264:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8017266:	bf00      	nop
      }
      break;
 8017268:	e037      	b.n	80172da <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801726a:	687b      	ldr	r3, [r7, #4]
 801726c:	7c1b      	ldrb	r3, [r3, #16]
 801726e:	2b00      	cmp	r3, #0
 8017270:	d109      	bne.n	8017286 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8017272:	687b      	ldr	r3, [r7, #4]
 8017274:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8017278:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801727a:	f107 0208 	add.w	r2, r7, #8
 801727e:	4610      	mov	r0, r2
 8017280:	4798      	blx	r3
 8017282:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8017284:	e029      	b.n	80172da <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8017286:	6839      	ldr	r1, [r7, #0]
 8017288:	6878      	ldr	r0, [r7, #4]
 801728a:	f000 fa2a 	bl	80176e2 <USBD_CtlError>
        err++;
 801728e:	7afb      	ldrb	r3, [r7, #11]
 8017290:	3301      	adds	r3, #1
 8017292:	72fb      	strb	r3, [r7, #11]
      break;
 8017294:	e021      	b.n	80172da <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8017296:	687b      	ldr	r3, [r7, #4]
 8017298:	7c1b      	ldrb	r3, [r3, #16]
 801729a:	2b00      	cmp	r3, #0
 801729c:	d10d      	bne.n	80172ba <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801729e:	687b      	ldr	r3, [r7, #4]
 80172a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80172a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80172a6:	f107 0208 	add.w	r2, r7, #8
 80172aa:	4610      	mov	r0, r2
 80172ac:	4798      	blx	r3
 80172ae:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80172b0:	68fb      	ldr	r3, [r7, #12]
 80172b2:	3301      	adds	r3, #1
 80172b4:	2207      	movs	r2, #7
 80172b6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80172b8:	e00f      	b.n	80172da <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80172ba:	6839      	ldr	r1, [r7, #0]
 80172bc:	6878      	ldr	r0, [r7, #4]
 80172be:	f000 fa10 	bl	80176e2 <USBD_CtlError>
        err++;
 80172c2:	7afb      	ldrb	r3, [r7, #11]
 80172c4:	3301      	adds	r3, #1
 80172c6:	72fb      	strb	r3, [r7, #11]
      break;
 80172c8:	e007      	b.n	80172da <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80172ca:	6839      	ldr	r1, [r7, #0]
 80172cc:	6878      	ldr	r0, [r7, #4]
 80172ce:	f000 fa08 	bl	80176e2 <USBD_CtlError>
      err++;
 80172d2:	7afb      	ldrb	r3, [r7, #11]
 80172d4:	3301      	adds	r3, #1
 80172d6:	72fb      	strb	r3, [r7, #11]
      break;
 80172d8:	bf00      	nop
  }

  if (err != 0U)
 80172da:	7afb      	ldrb	r3, [r7, #11]
 80172dc:	2b00      	cmp	r3, #0
 80172de:	d11e      	bne.n	801731e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80172e0:	683b      	ldr	r3, [r7, #0]
 80172e2:	88db      	ldrh	r3, [r3, #6]
 80172e4:	2b00      	cmp	r3, #0
 80172e6:	d016      	beq.n	8017316 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80172e8:	893b      	ldrh	r3, [r7, #8]
 80172ea:	2b00      	cmp	r3, #0
 80172ec:	d00e      	beq.n	801730c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80172ee:	683b      	ldr	r3, [r7, #0]
 80172f0:	88da      	ldrh	r2, [r3, #6]
 80172f2:	893b      	ldrh	r3, [r7, #8]
 80172f4:	4293      	cmp	r3, r2
 80172f6:	bf28      	it	cs
 80172f8:	4613      	movcs	r3, r2
 80172fa:	b29b      	uxth	r3, r3
 80172fc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80172fe:	893b      	ldrh	r3, [r7, #8]
 8017300:	461a      	mov	r2, r3
 8017302:	68f9      	ldr	r1, [r7, #12]
 8017304:	6878      	ldr	r0, [r7, #4]
 8017306:	f000 fa5d 	bl	80177c4 <USBD_CtlSendData>
 801730a:	e009      	b.n	8017320 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 801730c:	6839      	ldr	r1, [r7, #0]
 801730e:	6878      	ldr	r0, [r7, #4]
 8017310:	f000 f9e7 	bl	80176e2 <USBD_CtlError>
 8017314:	e004      	b.n	8017320 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8017316:	6878      	ldr	r0, [r7, #4]
 8017318:	f000 faae 	bl	8017878 <USBD_CtlSendStatus>
 801731c:	e000      	b.n	8017320 <USBD_GetDescriptor+0x2cc>
    return;
 801731e:	bf00      	nop
  }
}
 8017320:	3710      	adds	r7, #16
 8017322:	46bd      	mov	sp, r7
 8017324:	bd80      	pop	{r7, pc}
 8017326:	bf00      	nop

08017328 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017328:	b580      	push	{r7, lr}
 801732a:	b084      	sub	sp, #16
 801732c:	af00      	add	r7, sp, #0
 801732e:	6078      	str	r0, [r7, #4]
 8017330:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8017332:	683b      	ldr	r3, [r7, #0]
 8017334:	889b      	ldrh	r3, [r3, #4]
 8017336:	2b00      	cmp	r3, #0
 8017338:	d131      	bne.n	801739e <USBD_SetAddress+0x76>
 801733a:	683b      	ldr	r3, [r7, #0]
 801733c:	88db      	ldrh	r3, [r3, #6]
 801733e:	2b00      	cmp	r3, #0
 8017340:	d12d      	bne.n	801739e <USBD_SetAddress+0x76>
 8017342:	683b      	ldr	r3, [r7, #0]
 8017344:	885b      	ldrh	r3, [r3, #2]
 8017346:	2b7f      	cmp	r3, #127	; 0x7f
 8017348:	d829      	bhi.n	801739e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801734a:	683b      	ldr	r3, [r7, #0]
 801734c:	885b      	ldrh	r3, [r3, #2]
 801734e:	b2db      	uxtb	r3, r3
 8017350:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8017354:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017356:	687b      	ldr	r3, [r7, #4]
 8017358:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801735c:	b2db      	uxtb	r3, r3
 801735e:	2b03      	cmp	r3, #3
 8017360:	d104      	bne.n	801736c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8017362:	6839      	ldr	r1, [r7, #0]
 8017364:	6878      	ldr	r0, [r7, #4]
 8017366:	f000 f9bc 	bl	80176e2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801736a:	e01d      	b.n	80173a8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801736c:	687b      	ldr	r3, [r7, #4]
 801736e:	7bfa      	ldrb	r2, [r7, #15]
 8017370:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8017374:	7bfb      	ldrb	r3, [r7, #15]
 8017376:	4619      	mov	r1, r3
 8017378:	6878      	ldr	r0, [r7, #4]
 801737a:	f003 fee3 	bl	801b144 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801737e:	6878      	ldr	r0, [r7, #4]
 8017380:	f000 fa7a 	bl	8017878 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8017384:	7bfb      	ldrb	r3, [r7, #15]
 8017386:	2b00      	cmp	r3, #0
 8017388:	d004      	beq.n	8017394 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801738a:	687b      	ldr	r3, [r7, #4]
 801738c:	2202      	movs	r2, #2
 801738e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017392:	e009      	b.n	80173a8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8017394:	687b      	ldr	r3, [r7, #4]
 8017396:	2201      	movs	r2, #1
 8017398:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801739c:	e004      	b.n	80173a8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801739e:	6839      	ldr	r1, [r7, #0]
 80173a0:	6878      	ldr	r0, [r7, #4]
 80173a2:	f000 f99e 	bl	80176e2 <USBD_CtlError>
  }
}
 80173a6:	bf00      	nop
 80173a8:	bf00      	nop
 80173aa:	3710      	adds	r7, #16
 80173ac:	46bd      	mov	sp, r7
 80173ae:	bd80      	pop	{r7, pc}

080173b0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80173b0:	b580      	push	{r7, lr}
 80173b2:	b084      	sub	sp, #16
 80173b4:	af00      	add	r7, sp, #0
 80173b6:	6078      	str	r0, [r7, #4]
 80173b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80173ba:	2300      	movs	r3, #0
 80173bc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80173be:	683b      	ldr	r3, [r7, #0]
 80173c0:	885b      	ldrh	r3, [r3, #2]
 80173c2:	b2da      	uxtb	r2, r3
 80173c4:	4b4e      	ldr	r3, [pc, #312]	; (8017500 <USBD_SetConfig+0x150>)
 80173c6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80173c8:	4b4d      	ldr	r3, [pc, #308]	; (8017500 <USBD_SetConfig+0x150>)
 80173ca:	781b      	ldrb	r3, [r3, #0]
 80173cc:	2b01      	cmp	r3, #1
 80173ce:	d905      	bls.n	80173dc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80173d0:	6839      	ldr	r1, [r7, #0]
 80173d2:	6878      	ldr	r0, [r7, #4]
 80173d4:	f000 f985 	bl	80176e2 <USBD_CtlError>
    return USBD_FAIL;
 80173d8:	2303      	movs	r3, #3
 80173da:	e08c      	b.n	80174f6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80173dc:	687b      	ldr	r3, [r7, #4]
 80173de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80173e2:	b2db      	uxtb	r3, r3
 80173e4:	2b02      	cmp	r3, #2
 80173e6:	d002      	beq.n	80173ee <USBD_SetConfig+0x3e>
 80173e8:	2b03      	cmp	r3, #3
 80173ea:	d029      	beq.n	8017440 <USBD_SetConfig+0x90>
 80173ec:	e075      	b.n	80174da <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80173ee:	4b44      	ldr	r3, [pc, #272]	; (8017500 <USBD_SetConfig+0x150>)
 80173f0:	781b      	ldrb	r3, [r3, #0]
 80173f2:	2b00      	cmp	r3, #0
 80173f4:	d020      	beq.n	8017438 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80173f6:	4b42      	ldr	r3, [pc, #264]	; (8017500 <USBD_SetConfig+0x150>)
 80173f8:	781b      	ldrb	r3, [r3, #0]
 80173fa:	461a      	mov	r2, r3
 80173fc:	687b      	ldr	r3, [r7, #4]
 80173fe:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8017400:	4b3f      	ldr	r3, [pc, #252]	; (8017500 <USBD_SetConfig+0x150>)
 8017402:	781b      	ldrb	r3, [r3, #0]
 8017404:	4619      	mov	r1, r3
 8017406:	6878      	ldr	r0, [r7, #4]
 8017408:	f7fe ffe1 	bl	80163ce <USBD_SetClassConfig>
 801740c:	4603      	mov	r3, r0
 801740e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8017410:	7bfb      	ldrb	r3, [r7, #15]
 8017412:	2b00      	cmp	r3, #0
 8017414:	d008      	beq.n	8017428 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8017416:	6839      	ldr	r1, [r7, #0]
 8017418:	6878      	ldr	r0, [r7, #4]
 801741a:	f000 f962 	bl	80176e2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801741e:	687b      	ldr	r3, [r7, #4]
 8017420:	2202      	movs	r2, #2
 8017422:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8017426:	e065      	b.n	80174f4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8017428:	6878      	ldr	r0, [r7, #4]
 801742a:	f000 fa25 	bl	8017878 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801742e:	687b      	ldr	r3, [r7, #4]
 8017430:	2203      	movs	r2, #3
 8017432:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8017436:	e05d      	b.n	80174f4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8017438:	6878      	ldr	r0, [r7, #4]
 801743a:	f000 fa1d 	bl	8017878 <USBD_CtlSendStatus>
      break;
 801743e:	e059      	b.n	80174f4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8017440:	4b2f      	ldr	r3, [pc, #188]	; (8017500 <USBD_SetConfig+0x150>)
 8017442:	781b      	ldrb	r3, [r3, #0]
 8017444:	2b00      	cmp	r3, #0
 8017446:	d112      	bne.n	801746e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8017448:	687b      	ldr	r3, [r7, #4]
 801744a:	2202      	movs	r2, #2
 801744c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8017450:	4b2b      	ldr	r3, [pc, #172]	; (8017500 <USBD_SetConfig+0x150>)
 8017452:	781b      	ldrb	r3, [r3, #0]
 8017454:	461a      	mov	r2, r3
 8017456:	687b      	ldr	r3, [r7, #4]
 8017458:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801745a:	4b29      	ldr	r3, [pc, #164]	; (8017500 <USBD_SetConfig+0x150>)
 801745c:	781b      	ldrb	r3, [r3, #0]
 801745e:	4619      	mov	r1, r3
 8017460:	6878      	ldr	r0, [r7, #4]
 8017462:	f7fe ffd0 	bl	8016406 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8017466:	6878      	ldr	r0, [r7, #4]
 8017468:	f000 fa06 	bl	8017878 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801746c:	e042      	b.n	80174f4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 801746e:	4b24      	ldr	r3, [pc, #144]	; (8017500 <USBD_SetConfig+0x150>)
 8017470:	781b      	ldrb	r3, [r3, #0]
 8017472:	461a      	mov	r2, r3
 8017474:	687b      	ldr	r3, [r7, #4]
 8017476:	685b      	ldr	r3, [r3, #4]
 8017478:	429a      	cmp	r2, r3
 801747a:	d02a      	beq.n	80174d2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801747c:	687b      	ldr	r3, [r7, #4]
 801747e:	685b      	ldr	r3, [r3, #4]
 8017480:	b2db      	uxtb	r3, r3
 8017482:	4619      	mov	r1, r3
 8017484:	6878      	ldr	r0, [r7, #4]
 8017486:	f7fe ffbe 	bl	8016406 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801748a:	4b1d      	ldr	r3, [pc, #116]	; (8017500 <USBD_SetConfig+0x150>)
 801748c:	781b      	ldrb	r3, [r3, #0]
 801748e:	461a      	mov	r2, r3
 8017490:	687b      	ldr	r3, [r7, #4]
 8017492:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8017494:	4b1a      	ldr	r3, [pc, #104]	; (8017500 <USBD_SetConfig+0x150>)
 8017496:	781b      	ldrb	r3, [r3, #0]
 8017498:	4619      	mov	r1, r3
 801749a:	6878      	ldr	r0, [r7, #4]
 801749c:	f7fe ff97 	bl	80163ce <USBD_SetClassConfig>
 80174a0:	4603      	mov	r3, r0
 80174a2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80174a4:	7bfb      	ldrb	r3, [r7, #15]
 80174a6:	2b00      	cmp	r3, #0
 80174a8:	d00f      	beq.n	80174ca <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80174aa:	6839      	ldr	r1, [r7, #0]
 80174ac:	6878      	ldr	r0, [r7, #4]
 80174ae:	f000 f918 	bl	80176e2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80174b2:	687b      	ldr	r3, [r7, #4]
 80174b4:	685b      	ldr	r3, [r3, #4]
 80174b6:	b2db      	uxtb	r3, r3
 80174b8:	4619      	mov	r1, r3
 80174ba:	6878      	ldr	r0, [r7, #4]
 80174bc:	f7fe ffa3 	bl	8016406 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80174c0:	687b      	ldr	r3, [r7, #4]
 80174c2:	2202      	movs	r2, #2
 80174c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80174c8:	e014      	b.n	80174f4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80174ca:	6878      	ldr	r0, [r7, #4]
 80174cc:	f000 f9d4 	bl	8017878 <USBD_CtlSendStatus>
      break;
 80174d0:	e010      	b.n	80174f4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80174d2:	6878      	ldr	r0, [r7, #4]
 80174d4:	f000 f9d0 	bl	8017878 <USBD_CtlSendStatus>
      break;
 80174d8:	e00c      	b.n	80174f4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80174da:	6839      	ldr	r1, [r7, #0]
 80174dc:	6878      	ldr	r0, [r7, #4]
 80174de:	f000 f900 	bl	80176e2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80174e2:	4b07      	ldr	r3, [pc, #28]	; (8017500 <USBD_SetConfig+0x150>)
 80174e4:	781b      	ldrb	r3, [r3, #0]
 80174e6:	4619      	mov	r1, r3
 80174e8:	6878      	ldr	r0, [r7, #4]
 80174ea:	f7fe ff8c 	bl	8016406 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80174ee:	2303      	movs	r3, #3
 80174f0:	73fb      	strb	r3, [r7, #15]
      break;
 80174f2:	bf00      	nop
  }

  return ret;
 80174f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80174f6:	4618      	mov	r0, r3
 80174f8:	3710      	adds	r7, #16
 80174fa:	46bd      	mov	sp, r7
 80174fc:	bd80      	pop	{r7, pc}
 80174fe:	bf00      	nop
 8017500:	24003ed4 	.word	0x24003ed4

08017504 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017504:	b580      	push	{r7, lr}
 8017506:	b082      	sub	sp, #8
 8017508:	af00      	add	r7, sp, #0
 801750a:	6078      	str	r0, [r7, #4]
 801750c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801750e:	683b      	ldr	r3, [r7, #0]
 8017510:	88db      	ldrh	r3, [r3, #6]
 8017512:	2b01      	cmp	r3, #1
 8017514:	d004      	beq.n	8017520 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8017516:	6839      	ldr	r1, [r7, #0]
 8017518:	6878      	ldr	r0, [r7, #4]
 801751a:	f000 f8e2 	bl	80176e2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801751e:	e023      	b.n	8017568 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8017520:	687b      	ldr	r3, [r7, #4]
 8017522:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8017526:	b2db      	uxtb	r3, r3
 8017528:	2b02      	cmp	r3, #2
 801752a:	dc02      	bgt.n	8017532 <USBD_GetConfig+0x2e>
 801752c:	2b00      	cmp	r3, #0
 801752e:	dc03      	bgt.n	8017538 <USBD_GetConfig+0x34>
 8017530:	e015      	b.n	801755e <USBD_GetConfig+0x5a>
 8017532:	2b03      	cmp	r3, #3
 8017534:	d00b      	beq.n	801754e <USBD_GetConfig+0x4a>
 8017536:	e012      	b.n	801755e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8017538:	687b      	ldr	r3, [r7, #4]
 801753a:	2200      	movs	r2, #0
 801753c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801753e:	687b      	ldr	r3, [r7, #4]
 8017540:	3308      	adds	r3, #8
 8017542:	2201      	movs	r2, #1
 8017544:	4619      	mov	r1, r3
 8017546:	6878      	ldr	r0, [r7, #4]
 8017548:	f000 f93c 	bl	80177c4 <USBD_CtlSendData>
        break;
 801754c:	e00c      	b.n	8017568 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801754e:	687b      	ldr	r3, [r7, #4]
 8017550:	3304      	adds	r3, #4
 8017552:	2201      	movs	r2, #1
 8017554:	4619      	mov	r1, r3
 8017556:	6878      	ldr	r0, [r7, #4]
 8017558:	f000 f934 	bl	80177c4 <USBD_CtlSendData>
        break;
 801755c:	e004      	b.n	8017568 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801755e:	6839      	ldr	r1, [r7, #0]
 8017560:	6878      	ldr	r0, [r7, #4]
 8017562:	f000 f8be 	bl	80176e2 <USBD_CtlError>
        break;
 8017566:	bf00      	nop
}
 8017568:	bf00      	nop
 801756a:	3708      	adds	r7, #8
 801756c:	46bd      	mov	sp, r7
 801756e:	bd80      	pop	{r7, pc}

08017570 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017570:	b580      	push	{r7, lr}
 8017572:	b082      	sub	sp, #8
 8017574:	af00      	add	r7, sp, #0
 8017576:	6078      	str	r0, [r7, #4]
 8017578:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801757a:	687b      	ldr	r3, [r7, #4]
 801757c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8017580:	b2db      	uxtb	r3, r3
 8017582:	3b01      	subs	r3, #1
 8017584:	2b02      	cmp	r3, #2
 8017586:	d81e      	bhi.n	80175c6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8017588:	683b      	ldr	r3, [r7, #0]
 801758a:	88db      	ldrh	r3, [r3, #6]
 801758c:	2b02      	cmp	r3, #2
 801758e:	d004      	beq.n	801759a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8017590:	6839      	ldr	r1, [r7, #0]
 8017592:	6878      	ldr	r0, [r7, #4]
 8017594:	f000 f8a5 	bl	80176e2 <USBD_CtlError>
        break;
 8017598:	e01a      	b.n	80175d0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801759a:	687b      	ldr	r3, [r7, #4]
 801759c:	2201      	movs	r2, #1
 801759e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80175a0:	687b      	ldr	r3, [r7, #4]
 80175a2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80175a6:	2b00      	cmp	r3, #0
 80175a8:	d005      	beq.n	80175b6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80175aa:	687b      	ldr	r3, [r7, #4]
 80175ac:	68db      	ldr	r3, [r3, #12]
 80175ae:	f043 0202 	orr.w	r2, r3, #2
 80175b2:	687b      	ldr	r3, [r7, #4]
 80175b4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80175b6:	687b      	ldr	r3, [r7, #4]
 80175b8:	330c      	adds	r3, #12
 80175ba:	2202      	movs	r2, #2
 80175bc:	4619      	mov	r1, r3
 80175be:	6878      	ldr	r0, [r7, #4]
 80175c0:	f000 f900 	bl	80177c4 <USBD_CtlSendData>
      break;
 80175c4:	e004      	b.n	80175d0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80175c6:	6839      	ldr	r1, [r7, #0]
 80175c8:	6878      	ldr	r0, [r7, #4]
 80175ca:	f000 f88a 	bl	80176e2 <USBD_CtlError>
      break;
 80175ce:	bf00      	nop
  }
}
 80175d0:	bf00      	nop
 80175d2:	3708      	adds	r7, #8
 80175d4:	46bd      	mov	sp, r7
 80175d6:	bd80      	pop	{r7, pc}

080175d8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80175d8:	b580      	push	{r7, lr}
 80175da:	b082      	sub	sp, #8
 80175dc:	af00      	add	r7, sp, #0
 80175de:	6078      	str	r0, [r7, #4]
 80175e0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80175e2:	683b      	ldr	r3, [r7, #0]
 80175e4:	885b      	ldrh	r3, [r3, #2]
 80175e6:	2b01      	cmp	r3, #1
 80175e8:	d107      	bne.n	80175fa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80175ea:	687b      	ldr	r3, [r7, #4]
 80175ec:	2201      	movs	r2, #1
 80175ee:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80175f2:	6878      	ldr	r0, [r7, #4]
 80175f4:	f000 f940 	bl	8017878 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80175f8:	e013      	b.n	8017622 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80175fa:	683b      	ldr	r3, [r7, #0]
 80175fc:	885b      	ldrh	r3, [r3, #2]
 80175fe:	2b02      	cmp	r3, #2
 8017600:	d10b      	bne.n	801761a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8017602:	683b      	ldr	r3, [r7, #0]
 8017604:	889b      	ldrh	r3, [r3, #4]
 8017606:	0a1b      	lsrs	r3, r3, #8
 8017608:	b29b      	uxth	r3, r3
 801760a:	b2da      	uxtb	r2, r3
 801760c:	687b      	ldr	r3, [r7, #4]
 801760e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8017612:	6878      	ldr	r0, [r7, #4]
 8017614:	f000 f930 	bl	8017878 <USBD_CtlSendStatus>
}
 8017618:	e003      	b.n	8017622 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 801761a:	6839      	ldr	r1, [r7, #0]
 801761c:	6878      	ldr	r0, [r7, #4]
 801761e:	f000 f860 	bl	80176e2 <USBD_CtlError>
}
 8017622:	bf00      	nop
 8017624:	3708      	adds	r7, #8
 8017626:	46bd      	mov	sp, r7
 8017628:	bd80      	pop	{r7, pc}

0801762a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801762a:	b580      	push	{r7, lr}
 801762c:	b082      	sub	sp, #8
 801762e:	af00      	add	r7, sp, #0
 8017630:	6078      	str	r0, [r7, #4]
 8017632:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017634:	687b      	ldr	r3, [r7, #4]
 8017636:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801763a:	b2db      	uxtb	r3, r3
 801763c:	3b01      	subs	r3, #1
 801763e:	2b02      	cmp	r3, #2
 8017640:	d80b      	bhi.n	801765a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017642:	683b      	ldr	r3, [r7, #0]
 8017644:	885b      	ldrh	r3, [r3, #2]
 8017646:	2b01      	cmp	r3, #1
 8017648:	d10c      	bne.n	8017664 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801764a:	687b      	ldr	r3, [r7, #4]
 801764c:	2200      	movs	r2, #0
 801764e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8017652:	6878      	ldr	r0, [r7, #4]
 8017654:	f000 f910 	bl	8017878 <USBD_CtlSendStatus>
      }
      break;
 8017658:	e004      	b.n	8017664 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 801765a:	6839      	ldr	r1, [r7, #0]
 801765c:	6878      	ldr	r0, [r7, #4]
 801765e:	f000 f840 	bl	80176e2 <USBD_CtlError>
      break;
 8017662:	e000      	b.n	8017666 <USBD_ClrFeature+0x3c>
      break;
 8017664:	bf00      	nop
  }
}
 8017666:	bf00      	nop
 8017668:	3708      	adds	r7, #8
 801766a:	46bd      	mov	sp, r7
 801766c:	bd80      	pop	{r7, pc}

0801766e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801766e:	b580      	push	{r7, lr}
 8017670:	b084      	sub	sp, #16
 8017672:	af00      	add	r7, sp, #0
 8017674:	6078      	str	r0, [r7, #4]
 8017676:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8017678:	683b      	ldr	r3, [r7, #0]
 801767a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801767c:	68fb      	ldr	r3, [r7, #12]
 801767e:	781a      	ldrb	r2, [r3, #0]
 8017680:	687b      	ldr	r3, [r7, #4]
 8017682:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8017684:	68fb      	ldr	r3, [r7, #12]
 8017686:	3301      	adds	r3, #1
 8017688:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801768a:	68fb      	ldr	r3, [r7, #12]
 801768c:	781a      	ldrb	r2, [r3, #0]
 801768e:	687b      	ldr	r3, [r7, #4]
 8017690:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8017692:	68fb      	ldr	r3, [r7, #12]
 8017694:	3301      	adds	r3, #1
 8017696:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8017698:	68f8      	ldr	r0, [r7, #12]
 801769a:	f7ff fa41 	bl	8016b20 <SWAPBYTE>
 801769e:	4603      	mov	r3, r0
 80176a0:	461a      	mov	r2, r3
 80176a2:	687b      	ldr	r3, [r7, #4]
 80176a4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80176a6:	68fb      	ldr	r3, [r7, #12]
 80176a8:	3301      	adds	r3, #1
 80176aa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80176ac:	68fb      	ldr	r3, [r7, #12]
 80176ae:	3301      	adds	r3, #1
 80176b0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80176b2:	68f8      	ldr	r0, [r7, #12]
 80176b4:	f7ff fa34 	bl	8016b20 <SWAPBYTE>
 80176b8:	4603      	mov	r3, r0
 80176ba:	461a      	mov	r2, r3
 80176bc:	687b      	ldr	r3, [r7, #4]
 80176be:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80176c0:	68fb      	ldr	r3, [r7, #12]
 80176c2:	3301      	adds	r3, #1
 80176c4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80176c6:	68fb      	ldr	r3, [r7, #12]
 80176c8:	3301      	adds	r3, #1
 80176ca:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80176cc:	68f8      	ldr	r0, [r7, #12]
 80176ce:	f7ff fa27 	bl	8016b20 <SWAPBYTE>
 80176d2:	4603      	mov	r3, r0
 80176d4:	461a      	mov	r2, r3
 80176d6:	687b      	ldr	r3, [r7, #4]
 80176d8:	80da      	strh	r2, [r3, #6]
}
 80176da:	bf00      	nop
 80176dc:	3710      	adds	r7, #16
 80176de:	46bd      	mov	sp, r7
 80176e0:	bd80      	pop	{r7, pc}

080176e2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80176e2:	b580      	push	{r7, lr}
 80176e4:	b082      	sub	sp, #8
 80176e6:	af00      	add	r7, sp, #0
 80176e8:	6078      	str	r0, [r7, #4]
 80176ea:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80176ec:	2180      	movs	r1, #128	; 0x80
 80176ee:	6878      	ldr	r0, [r7, #4]
 80176f0:	f003 fcbe 	bl	801b070 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80176f4:	2100      	movs	r1, #0
 80176f6:	6878      	ldr	r0, [r7, #4]
 80176f8:	f003 fcba 	bl	801b070 <USBD_LL_StallEP>
}
 80176fc:	bf00      	nop
 80176fe:	3708      	adds	r7, #8
 8017700:	46bd      	mov	sp, r7
 8017702:	bd80      	pop	{r7, pc}

08017704 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8017704:	b580      	push	{r7, lr}
 8017706:	b086      	sub	sp, #24
 8017708:	af00      	add	r7, sp, #0
 801770a:	60f8      	str	r0, [r7, #12]
 801770c:	60b9      	str	r1, [r7, #8]
 801770e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8017710:	2300      	movs	r3, #0
 8017712:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8017714:	68fb      	ldr	r3, [r7, #12]
 8017716:	2b00      	cmp	r3, #0
 8017718:	d036      	beq.n	8017788 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 801771a:	68fb      	ldr	r3, [r7, #12]
 801771c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 801771e:	6938      	ldr	r0, [r7, #16]
 8017720:	f000 f836 	bl	8017790 <USBD_GetLen>
 8017724:	4603      	mov	r3, r0
 8017726:	3301      	adds	r3, #1
 8017728:	b29b      	uxth	r3, r3
 801772a:	005b      	lsls	r3, r3, #1
 801772c:	b29a      	uxth	r2, r3
 801772e:	687b      	ldr	r3, [r7, #4]
 8017730:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8017732:	7dfb      	ldrb	r3, [r7, #23]
 8017734:	68ba      	ldr	r2, [r7, #8]
 8017736:	4413      	add	r3, r2
 8017738:	687a      	ldr	r2, [r7, #4]
 801773a:	7812      	ldrb	r2, [r2, #0]
 801773c:	701a      	strb	r2, [r3, #0]
  idx++;
 801773e:	7dfb      	ldrb	r3, [r7, #23]
 8017740:	3301      	adds	r3, #1
 8017742:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8017744:	7dfb      	ldrb	r3, [r7, #23]
 8017746:	68ba      	ldr	r2, [r7, #8]
 8017748:	4413      	add	r3, r2
 801774a:	2203      	movs	r2, #3
 801774c:	701a      	strb	r2, [r3, #0]
  idx++;
 801774e:	7dfb      	ldrb	r3, [r7, #23]
 8017750:	3301      	adds	r3, #1
 8017752:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8017754:	e013      	b.n	801777e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8017756:	7dfb      	ldrb	r3, [r7, #23]
 8017758:	68ba      	ldr	r2, [r7, #8]
 801775a:	4413      	add	r3, r2
 801775c:	693a      	ldr	r2, [r7, #16]
 801775e:	7812      	ldrb	r2, [r2, #0]
 8017760:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8017762:	693b      	ldr	r3, [r7, #16]
 8017764:	3301      	adds	r3, #1
 8017766:	613b      	str	r3, [r7, #16]
    idx++;
 8017768:	7dfb      	ldrb	r3, [r7, #23]
 801776a:	3301      	adds	r3, #1
 801776c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801776e:	7dfb      	ldrb	r3, [r7, #23]
 8017770:	68ba      	ldr	r2, [r7, #8]
 8017772:	4413      	add	r3, r2
 8017774:	2200      	movs	r2, #0
 8017776:	701a      	strb	r2, [r3, #0]
    idx++;
 8017778:	7dfb      	ldrb	r3, [r7, #23]
 801777a:	3301      	adds	r3, #1
 801777c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801777e:	693b      	ldr	r3, [r7, #16]
 8017780:	781b      	ldrb	r3, [r3, #0]
 8017782:	2b00      	cmp	r3, #0
 8017784:	d1e7      	bne.n	8017756 <USBD_GetString+0x52>
 8017786:	e000      	b.n	801778a <USBD_GetString+0x86>
    return;
 8017788:	bf00      	nop
  }
}
 801778a:	3718      	adds	r7, #24
 801778c:	46bd      	mov	sp, r7
 801778e:	bd80      	pop	{r7, pc}

08017790 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8017790:	b480      	push	{r7}
 8017792:	b085      	sub	sp, #20
 8017794:	af00      	add	r7, sp, #0
 8017796:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8017798:	2300      	movs	r3, #0
 801779a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801779c:	687b      	ldr	r3, [r7, #4]
 801779e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80177a0:	e005      	b.n	80177ae <USBD_GetLen+0x1e>
  {
    len++;
 80177a2:	7bfb      	ldrb	r3, [r7, #15]
 80177a4:	3301      	adds	r3, #1
 80177a6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80177a8:	68bb      	ldr	r3, [r7, #8]
 80177aa:	3301      	adds	r3, #1
 80177ac:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80177ae:	68bb      	ldr	r3, [r7, #8]
 80177b0:	781b      	ldrb	r3, [r3, #0]
 80177b2:	2b00      	cmp	r3, #0
 80177b4:	d1f5      	bne.n	80177a2 <USBD_GetLen+0x12>
  }

  return len;
 80177b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80177b8:	4618      	mov	r0, r3
 80177ba:	3714      	adds	r7, #20
 80177bc:	46bd      	mov	sp, r7
 80177be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177c2:	4770      	bx	lr

080177c4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80177c4:	b580      	push	{r7, lr}
 80177c6:	b084      	sub	sp, #16
 80177c8:	af00      	add	r7, sp, #0
 80177ca:	60f8      	str	r0, [r7, #12]
 80177cc:	60b9      	str	r1, [r7, #8]
 80177ce:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80177d0:	68fb      	ldr	r3, [r7, #12]
 80177d2:	2202      	movs	r2, #2
 80177d4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80177d8:	68fb      	ldr	r3, [r7, #12]
 80177da:	687a      	ldr	r2, [r7, #4]
 80177dc:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80177de:	68fb      	ldr	r3, [r7, #12]
 80177e0:	687a      	ldr	r2, [r7, #4]
 80177e2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80177e4:	687b      	ldr	r3, [r7, #4]
 80177e6:	68ba      	ldr	r2, [r7, #8]
 80177e8:	2100      	movs	r1, #0
 80177ea:	68f8      	ldr	r0, [r7, #12]
 80177ec:	f003 fcc9 	bl	801b182 <USBD_LL_Transmit>

  return USBD_OK;
 80177f0:	2300      	movs	r3, #0
}
 80177f2:	4618      	mov	r0, r3
 80177f4:	3710      	adds	r7, #16
 80177f6:	46bd      	mov	sp, r7
 80177f8:	bd80      	pop	{r7, pc}

080177fa <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80177fa:	b580      	push	{r7, lr}
 80177fc:	b084      	sub	sp, #16
 80177fe:	af00      	add	r7, sp, #0
 8017800:	60f8      	str	r0, [r7, #12]
 8017802:	60b9      	str	r1, [r7, #8]
 8017804:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017806:	687b      	ldr	r3, [r7, #4]
 8017808:	68ba      	ldr	r2, [r7, #8]
 801780a:	2100      	movs	r1, #0
 801780c:	68f8      	ldr	r0, [r7, #12]
 801780e:	f003 fcb8 	bl	801b182 <USBD_LL_Transmit>

  return USBD_OK;
 8017812:	2300      	movs	r3, #0
}
 8017814:	4618      	mov	r0, r3
 8017816:	3710      	adds	r7, #16
 8017818:	46bd      	mov	sp, r7
 801781a:	bd80      	pop	{r7, pc}

0801781c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801781c:	b580      	push	{r7, lr}
 801781e:	b084      	sub	sp, #16
 8017820:	af00      	add	r7, sp, #0
 8017822:	60f8      	str	r0, [r7, #12]
 8017824:	60b9      	str	r1, [r7, #8]
 8017826:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8017828:	68fb      	ldr	r3, [r7, #12]
 801782a:	2203      	movs	r2, #3
 801782c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8017830:	68fb      	ldr	r3, [r7, #12]
 8017832:	687a      	ldr	r2, [r7, #4]
 8017834:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8017838:	68fb      	ldr	r3, [r7, #12]
 801783a:	687a      	ldr	r2, [r7, #4]
 801783c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017840:	687b      	ldr	r3, [r7, #4]
 8017842:	68ba      	ldr	r2, [r7, #8]
 8017844:	2100      	movs	r1, #0
 8017846:	68f8      	ldr	r0, [r7, #12]
 8017848:	f003 fcbc 	bl	801b1c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801784c:	2300      	movs	r3, #0
}
 801784e:	4618      	mov	r0, r3
 8017850:	3710      	adds	r7, #16
 8017852:	46bd      	mov	sp, r7
 8017854:	bd80      	pop	{r7, pc}

08017856 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8017856:	b580      	push	{r7, lr}
 8017858:	b084      	sub	sp, #16
 801785a:	af00      	add	r7, sp, #0
 801785c:	60f8      	str	r0, [r7, #12]
 801785e:	60b9      	str	r1, [r7, #8]
 8017860:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017862:	687b      	ldr	r3, [r7, #4]
 8017864:	68ba      	ldr	r2, [r7, #8]
 8017866:	2100      	movs	r1, #0
 8017868:	68f8      	ldr	r0, [r7, #12]
 801786a:	f003 fcab 	bl	801b1c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801786e:	2300      	movs	r3, #0
}
 8017870:	4618      	mov	r0, r3
 8017872:	3710      	adds	r7, #16
 8017874:	46bd      	mov	sp, r7
 8017876:	bd80      	pop	{r7, pc}

08017878 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8017878:	b580      	push	{r7, lr}
 801787a:	b082      	sub	sp, #8
 801787c:	af00      	add	r7, sp, #0
 801787e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8017880:	687b      	ldr	r3, [r7, #4]
 8017882:	2204      	movs	r2, #4
 8017884:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8017888:	2300      	movs	r3, #0
 801788a:	2200      	movs	r2, #0
 801788c:	2100      	movs	r1, #0
 801788e:	6878      	ldr	r0, [r7, #4]
 8017890:	f003 fc77 	bl	801b182 <USBD_LL_Transmit>

  return USBD_OK;
 8017894:	2300      	movs	r3, #0
}
 8017896:	4618      	mov	r0, r3
 8017898:	3708      	adds	r7, #8
 801789a:	46bd      	mov	sp, r7
 801789c:	bd80      	pop	{r7, pc}

0801789e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801789e:	b580      	push	{r7, lr}
 80178a0:	b082      	sub	sp, #8
 80178a2:	af00      	add	r7, sp, #0
 80178a4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80178a6:	687b      	ldr	r3, [r7, #4]
 80178a8:	2205      	movs	r2, #5
 80178aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80178ae:	2300      	movs	r3, #0
 80178b0:	2200      	movs	r2, #0
 80178b2:	2100      	movs	r1, #0
 80178b4:	6878      	ldr	r0, [r7, #4]
 80178b6:	f003 fc85 	bl	801b1c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80178ba:	2300      	movs	r3, #0
}
 80178bc:	4618      	mov	r0, r3
 80178be:	3708      	adds	r7, #8
 80178c0:	46bd      	mov	sp, r7
 80178c2:	bd80      	pop	{r7, pc}

080178c4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80178c4:	b580      	push	{r7, lr}
 80178c6:	b084      	sub	sp, #16
 80178c8:	af00      	add	r7, sp, #0
 80178ca:	4603      	mov	r3, r0
 80178cc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80178ce:	79fb      	ldrb	r3, [r7, #7]
 80178d0:	4a08      	ldr	r2, [pc, #32]	; (80178f4 <disk_status+0x30>)
 80178d2:	009b      	lsls	r3, r3, #2
 80178d4:	4413      	add	r3, r2
 80178d6:	685b      	ldr	r3, [r3, #4]
 80178d8:	685b      	ldr	r3, [r3, #4]
 80178da:	79fa      	ldrb	r2, [r7, #7]
 80178dc:	4905      	ldr	r1, [pc, #20]	; (80178f4 <disk_status+0x30>)
 80178de:	440a      	add	r2, r1
 80178e0:	7a12      	ldrb	r2, [r2, #8]
 80178e2:	4610      	mov	r0, r2
 80178e4:	4798      	blx	r3
 80178e6:	4603      	mov	r3, r0
 80178e8:	73fb      	strb	r3, [r7, #15]
  return stat;
 80178ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80178ec:	4618      	mov	r0, r3
 80178ee:	3710      	adds	r7, #16
 80178f0:	46bd      	mov	sp, r7
 80178f2:	bd80      	pop	{r7, pc}
 80178f4:	24004100 	.word	0x24004100

080178f8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80178f8:	b580      	push	{r7, lr}
 80178fa:	b084      	sub	sp, #16
 80178fc:	af00      	add	r7, sp, #0
 80178fe:	4603      	mov	r3, r0
 8017900:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8017902:	2300      	movs	r3, #0
 8017904:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8017906:	79fb      	ldrb	r3, [r7, #7]
 8017908:	4a0d      	ldr	r2, [pc, #52]	; (8017940 <disk_initialize+0x48>)
 801790a:	5cd3      	ldrb	r3, [r2, r3]
 801790c:	2b00      	cmp	r3, #0
 801790e:	d111      	bne.n	8017934 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8017910:	79fb      	ldrb	r3, [r7, #7]
 8017912:	4a0b      	ldr	r2, [pc, #44]	; (8017940 <disk_initialize+0x48>)
 8017914:	2101      	movs	r1, #1
 8017916:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8017918:	79fb      	ldrb	r3, [r7, #7]
 801791a:	4a09      	ldr	r2, [pc, #36]	; (8017940 <disk_initialize+0x48>)
 801791c:	009b      	lsls	r3, r3, #2
 801791e:	4413      	add	r3, r2
 8017920:	685b      	ldr	r3, [r3, #4]
 8017922:	681b      	ldr	r3, [r3, #0]
 8017924:	79fa      	ldrb	r2, [r7, #7]
 8017926:	4906      	ldr	r1, [pc, #24]	; (8017940 <disk_initialize+0x48>)
 8017928:	440a      	add	r2, r1
 801792a:	7a12      	ldrb	r2, [r2, #8]
 801792c:	4610      	mov	r0, r2
 801792e:	4798      	blx	r3
 8017930:	4603      	mov	r3, r0
 8017932:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8017934:	7bfb      	ldrb	r3, [r7, #15]
}
 8017936:	4618      	mov	r0, r3
 8017938:	3710      	adds	r7, #16
 801793a:	46bd      	mov	sp, r7
 801793c:	bd80      	pop	{r7, pc}
 801793e:	bf00      	nop
 8017940:	24004100 	.word	0x24004100

08017944 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8017944:	b590      	push	{r4, r7, lr}
 8017946:	b087      	sub	sp, #28
 8017948:	af00      	add	r7, sp, #0
 801794a:	60b9      	str	r1, [r7, #8]
 801794c:	607a      	str	r2, [r7, #4]
 801794e:	603b      	str	r3, [r7, #0]
 8017950:	4603      	mov	r3, r0
 8017952:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8017954:	7bfb      	ldrb	r3, [r7, #15]
 8017956:	4a0a      	ldr	r2, [pc, #40]	; (8017980 <disk_read+0x3c>)
 8017958:	009b      	lsls	r3, r3, #2
 801795a:	4413      	add	r3, r2
 801795c:	685b      	ldr	r3, [r3, #4]
 801795e:	689c      	ldr	r4, [r3, #8]
 8017960:	7bfb      	ldrb	r3, [r7, #15]
 8017962:	4a07      	ldr	r2, [pc, #28]	; (8017980 <disk_read+0x3c>)
 8017964:	4413      	add	r3, r2
 8017966:	7a18      	ldrb	r0, [r3, #8]
 8017968:	683b      	ldr	r3, [r7, #0]
 801796a:	687a      	ldr	r2, [r7, #4]
 801796c:	68b9      	ldr	r1, [r7, #8]
 801796e:	47a0      	blx	r4
 8017970:	4603      	mov	r3, r0
 8017972:	75fb      	strb	r3, [r7, #23]
  return res;
 8017974:	7dfb      	ldrb	r3, [r7, #23]
}
 8017976:	4618      	mov	r0, r3
 8017978:	371c      	adds	r7, #28
 801797a:	46bd      	mov	sp, r7
 801797c:	bd90      	pop	{r4, r7, pc}
 801797e:	bf00      	nop
 8017980:	24004100 	.word	0x24004100

08017984 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8017984:	b590      	push	{r4, r7, lr}
 8017986:	b087      	sub	sp, #28
 8017988:	af00      	add	r7, sp, #0
 801798a:	60b9      	str	r1, [r7, #8]
 801798c:	607a      	str	r2, [r7, #4]
 801798e:	603b      	str	r3, [r7, #0]
 8017990:	4603      	mov	r3, r0
 8017992:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8017994:	7bfb      	ldrb	r3, [r7, #15]
 8017996:	4a0a      	ldr	r2, [pc, #40]	; (80179c0 <disk_write+0x3c>)
 8017998:	009b      	lsls	r3, r3, #2
 801799a:	4413      	add	r3, r2
 801799c:	685b      	ldr	r3, [r3, #4]
 801799e:	68dc      	ldr	r4, [r3, #12]
 80179a0:	7bfb      	ldrb	r3, [r7, #15]
 80179a2:	4a07      	ldr	r2, [pc, #28]	; (80179c0 <disk_write+0x3c>)
 80179a4:	4413      	add	r3, r2
 80179a6:	7a18      	ldrb	r0, [r3, #8]
 80179a8:	683b      	ldr	r3, [r7, #0]
 80179aa:	687a      	ldr	r2, [r7, #4]
 80179ac:	68b9      	ldr	r1, [r7, #8]
 80179ae:	47a0      	blx	r4
 80179b0:	4603      	mov	r3, r0
 80179b2:	75fb      	strb	r3, [r7, #23]
  return res;
 80179b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80179b6:	4618      	mov	r0, r3
 80179b8:	371c      	adds	r7, #28
 80179ba:	46bd      	mov	sp, r7
 80179bc:	bd90      	pop	{r4, r7, pc}
 80179be:	bf00      	nop
 80179c0:	24004100 	.word	0x24004100

080179c4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80179c4:	b580      	push	{r7, lr}
 80179c6:	b084      	sub	sp, #16
 80179c8:	af00      	add	r7, sp, #0
 80179ca:	4603      	mov	r3, r0
 80179cc:	603a      	str	r2, [r7, #0]
 80179ce:	71fb      	strb	r3, [r7, #7]
 80179d0:	460b      	mov	r3, r1
 80179d2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80179d4:	79fb      	ldrb	r3, [r7, #7]
 80179d6:	4a09      	ldr	r2, [pc, #36]	; (80179fc <disk_ioctl+0x38>)
 80179d8:	009b      	lsls	r3, r3, #2
 80179da:	4413      	add	r3, r2
 80179dc:	685b      	ldr	r3, [r3, #4]
 80179de:	691b      	ldr	r3, [r3, #16]
 80179e0:	79fa      	ldrb	r2, [r7, #7]
 80179e2:	4906      	ldr	r1, [pc, #24]	; (80179fc <disk_ioctl+0x38>)
 80179e4:	440a      	add	r2, r1
 80179e6:	7a10      	ldrb	r0, [r2, #8]
 80179e8:	79b9      	ldrb	r1, [r7, #6]
 80179ea:	683a      	ldr	r2, [r7, #0]
 80179ec:	4798      	blx	r3
 80179ee:	4603      	mov	r3, r0
 80179f0:	73fb      	strb	r3, [r7, #15]
  return res;
 80179f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80179f4:	4618      	mov	r0, r3
 80179f6:	3710      	adds	r7, #16
 80179f8:	46bd      	mov	sp, r7
 80179fa:	bd80      	pop	{r7, pc}
 80179fc:	24004100 	.word	0x24004100

08017a00 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8017a00:	b480      	push	{r7}
 8017a02:	b085      	sub	sp, #20
 8017a04:	af00      	add	r7, sp, #0
 8017a06:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8017a08:	687b      	ldr	r3, [r7, #4]
 8017a0a:	3301      	adds	r3, #1
 8017a0c:	781b      	ldrb	r3, [r3, #0]
 8017a0e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8017a10:	89fb      	ldrh	r3, [r7, #14]
 8017a12:	021b      	lsls	r3, r3, #8
 8017a14:	b21a      	sxth	r2, r3
 8017a16:	687b      	ldr	r3, [r7, #4]
 8017a18:	781b      	ldrb	r3, [r3, #0]
 8017a1a:	b21b      	sxth	r3, r3
 8017a1c:	4313      	orrs	r3, r2
 8017a1e:	b21b      	sxth	r3, r3
 8017a20:	81fb      	strh	r3, [r7, #14]
	return rv;
 8017a22:	89fb      	ldrh	r3, [r7, #14]
}
 8017a24:	4618      	mov	r0, r3
 8017a26:	3714      	adds	r7, #20
 8017a28:	46bd      	mov	sp, r7
 8017a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a2e:	4770      	bx	lr

08017a30 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8017a30:	b480      	push	{r7}
 8017a32:	b085      	sub	sp, #20
 8017a34:	af00      	add	r7, sp, #0
 8017a36:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8017a38:	687b      	ldr	r3, [r7, #4]
 8017a3a:	3303      	adds	r3, #3
 8017a3c:	781b      	ldrb	r3, [r3, #0]
 8017a3e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8017a40:	68fb      	ldr	r3, [r7, #12]
 8017a42:	021b      	lsls	r3, r3, #8
 8017a44:	687a      	ldr	r2, [r7, #4]
 8017a46:	3202      	adds	r2, #2
 8017a48:	7812      	ldrb	r2, [r2, #0]
 8017a4a:	4313      	orrs	r3, r2
 8017a4c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8017a4e:	68fb      	ldr	r3, [r7, #12]
 8017a50:	021b      	lsls	r3, r3, #8
 8017a52:	687a      	ldr	r2, [r7, #4]
 8017a54:	3201      	adds	r2, #1
 8017a56:	7812      	ldrb	r2, [r2, #0]
 8017a58:	4313      	orrs	r3, r2
 8017a5a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8017a5c:	68fb      	ldr	r3, [r7, #12]
 8017a5e:	021b      	lsls	r3, r3, #8
 8017a60:	687a      	ldr	r2, [r7, #4]
 8017a62:	7812      	ldrb	r2, [r2, #0]
 8017a64:	4313      	orrs	r3, r2
 8017a66:	60fb      	str	r3, [r7, #12]
	return rv;
 8017a68:	68fb      	ldr	r3, [r7, #12]
}
 8017a6a:	4618      	mov	r0, r3
 8017a6c:	3714      	adds	r7, #20
 8017a6e:	46bd      	mov	sp, r7
 8017a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a74:	4770      	bx	lr

08017a76 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8017a76:	b480      	push	{r7}
 8017a78:	b083      	sub	sp, #12
 8017a7a:	af00      	add	r7, sp, #0
 8017a7c:	6078      	str	r0, [r7, #4]
 8017a7e:	460b      	mov	r3, r1
 8017a80:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8017a82:	687b      	ldr	r3, [r7, #4]
 8017a84:	1c5a      	adds	r2, r3, #1
 8017a86:	607a      	str	r2, [r7, #4]
 8017a88:	887a      	ldrh	r2, [r7, #2]
 8017a8a:	b2d2      	uxtb	r2, r2
 8017a8c:	701a      	strb	r2, [r3, #0]
 8017a8e:	887b      	ldrh	r3, [r7, #2]
 8017a90:	0a1b      	lsrs	r3, r3, #8
 8017a92:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8017a94:	687b      	ldr	r3, [r7, #4]
 8017a96:	1c5a      	adds	r2, r3, #1
 8017a98:	607a      	str	r2, [r7, #4]
 8017a9a:	887a      	ldrh	r2, [r7, #2]
 8017a9c:	b2d2      	uxtb	r2, r2
 8017a9e:	701a      	strb	r2, [r3, #0]
}
 8017aa0:	bf00      	nop
 8017aa2:	370c      	adds	r7, #12
 8017aa4:	46bd      	mov	sp, r7
 8017aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017aaa:	4770      	bx	lr

08017aac <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8017aac:	b480      	push	{r7}
 8017aae:	b083      	sub	sp, #12
 8017ab0:	af00      	add	r7, sp, #0
 8017ab2:	6078      	str	r0, [r7, #4]
 8017ab4:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8017ab6:	687b      	ldr	r3, [r7, #4]
 8017ab8:	1c5a      	adds	r2, r3, #1
 8017aba:	607a      	str	r2, [r7, #4]
 8017abc:	683a      	ldr	r2, [r7, #0]
 8017abe:	b2d2      	uxtb	r2, r2
 8017ac0:	701a      	strb	r2, [r3, #0]
 8017ac2:	683b      	ldr	r3, [r7, #0]
 8017ac4:	0a1b      	lsrs	r3, r3, #8
 8017ac6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8017ac8:	687b      	ldr	r3, [r7, #4]
 8017aca:	1c5a      	adds	r2, r3, #1
 8017acc:	607a      	str	r2, [r7, #4]
 8017ace:	683a      	ldr	r2, [r7, #0]
 8017ad0:	b2d2      	uxtb	r2, r2
 8017ad2:	701a      	strb	r2, [r3, #0]
 8017ad4:	683b      	ldr	r3, [r7, #0]
 8017ad6:	0a1b      	lsrs	r3, r3, #8
 8017ad8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8017ada:	687b      	ldr	r3, [r7, #4]
 8017adc:	1c5a      	adds	r2, r3, #1
 8017ade:	607a      	str	r2, [r7, #4]
 8017ae0:	683a      	ldr	r2, [r7, #0]
 8017ae2:	b2d2      	uxtb	r2, r2
 8017ae4:	701a      	strb	r2, [r3, #0]
 8017ae6:	683b      	ldr	r3, [r7, #0]
 8017ae8:	0a1b      	lsrs	r3, r3, #8
 8017aea:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8017aec:	687b      	ldr	r3, [r7, #4]
 8017aee:	1c5a      	adds	r2, r3, #1
 8017af0:	607a      	str	r2, [r7, #4]
 8017af2:	683a      	ldr	r2, [r7, #0]
 8017af4:	b2d2      	uxtb	r2, r2
 8017af6:	701a      	strb	r2, [r3, #0]
}
 8017af8:	bf00      	nop
 8017afa:	370c      	adds	r7, #12
 8017afc:	46bd      	mov	sp, r7
 8017afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b02:	4770      	bx	lr

08017b04 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8017b04:	b480      	push	{r7}
 8017b06:	b087      	sub	sp, #28
 8017b08:	af00      	add	r7, sp, #0
 8017b0a:	60f8      	str	r0, [r7, #12]
 8017b0c:	60b9      	str	r1, [r7, #8]
 8017b0e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8017b10:	68fb      	ldr	r3, [r7, #12]
 8017b12:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8017b14:	68bb      	ldr	r3, [r7, #8]
 8017b16:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8017b18:	687b      	ldr	r3, [r7, #4]
 8017b1a:	2b00      	cmp	r3, #0
 8017b1c:	d00d      	beq.n	8017b3a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8017b1e:	693a      	ldr	r2, [r7, #16]
 8017b20:	1c53      	adds	r3, r2, #1
 8017b22:	613b      	str	r3, [r7, #16]
 8017b24:	697b      	ldr	r3, [r7, #20]
 8017b26:	1c59      	adds	r1, r3, #1
 8017b28:	6179      	str	r1, [r7, #20]
 8017b2a:	7812      	ldrb	r2, [r2, #0]
 8017b2c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8017b2e:	687b      	ldr	r3, [r7, #4]
 8017b30:	3b01      	subs	r3, #1
 8017b32:	607b      	str	r3, [r7, #4]
 8017b34:	687b      	ldr	r3, [r7, #4]
 8017b36:	2b00      	cmp	r3, #0
 8017b38:	d1f1      	bne.n	8017b1e <mem_cpy+0x1a>
	}
}
 8017b3a:	bf00      	nop
 8017b3c:	371c      	adds	r7, #28
 8017b3e:	46bd      	mov	sp, r7
 8017b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b44:	4770      	bx	lr

08017b46 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8017b46:	b480      	push	{r7}
 8017b48:	b087      	sub	sp, #28
 8017b4a:	af00      	add	r7, sp, #0
 8017b4c:	60f8      	str	r0, [r7, #12]
 8017b4e:	60b9      	str	r1, [r7, #8]
 8017b50:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8017b52:	68fb      	ldr	r3, [r7, #12]
 8017b54:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8017b56:	697b      	ldr	r3, [r7, #20]
 8017b58:	1c5a      	adds	r2, r3, #1
 8017b5a:	617a      	str	r2, [r7, #20]
 8017b5c:	68ba      	ldr	r2, [r7, #8]
 8017b5e:	b2d2      	uxtb	r2, r2
 8017b60:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8017b62:	687b      	ldr	r3, [r7, #4]
 8017b64:	3b01      	subs	r3, #1
 8017b66:	607b      	str	r3, [r7, #4]
 8017b68:	687b      	ldr	r3, [r7, #4]
 8017b6a:	2b00      	cmp	r3, #0
 8017b6c:	d1f3      	bne.n	8017b56 <mem_set+0x10>
}
 8017b6e:	bf00      	nop
 8017b70:	bf00      	nop
 8017b72:	371c      	adds	r7, #28
 8017b74:	46bd      	mov	sp, r7
 8017b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b7a:	4770      	bx	lr

08017b7c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8017b7c:	b480      	push	{r7}
 8017b7e:	b089      	sub	sp, #36	; 0x24
 8017b80:	af00      	add	r7, sp, #0
 8017b82:	60f8      	str	r0, [r7, #12]
 8017b84:	60b9      	str	r1, [r7, #8]
 8017b86:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8017b88:	68fb      	ldr	r3, [r7, #12]
 8017b8a:	61fb      	str	r3, [r7, #28]
 8017b8c:	68bb      	ldr	r3, [r7, #8]
 8017b8e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8017b90:	2300      	movs	r3, #0
 8017b92:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8017b94:	69fb      	ldr	r3, [r7, #28]
 8017b96:	1c5a      	adds	r2, r3, #1
 8017b98:	61fa      	str	r2, [r7, #28]
 8017b9a:	781b      	ldrb	r3, [r3, #0]
 8017b9c:	4619      	mov	r1, r3
 8017b9e:	69bb      	ldr	r3, [r7, #24]
 8017ba0:	1c5a      	adds	r2, r3, #1
 8017ba2:	61ba      	str	r2, [r7, #24]
 8017ba4:	781b      	ldrb	r3, [r3, #0]
 8017ba6:	1acb      	subs	r3, r1, r3
 8017ba8:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8017baa:	687b      	ldr	r3, [r7, #4]
 8017bac:	3b01      	subs	r3, #1
 8017bae:	607b      	str	r3, [r7, #4]
 8017bb0:	687b      	ldr	r3, [r7, #4]
 8017bb2:	2b00      	cmp	r3, #0
 8017bb4:	d002      	beq.n	8017bbc <mem_cmp+0x40>
 8017bb6:	697b      	ldr	r3, [r7, #20]
 8017bb8:	2b00      	cmp	r3, #0
 8017bba:	d0eb      	beq.n	8017b94 <mem_cmp+0x18>

	return r;
 8017bbc:	697b      	ldr	r3, [r7, #20]
}
 8017bbe:	4618      	mov	r0, r3
 8017bc0:	3724      	adds	r7, #36	; 0x24
 8017bc2:	46bd      	mov	sp, r7
 8017bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017bc8:	4770      	bx	lr

08017bca <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8017bca:	b480      	push	{r7}
 8017bcc:	b083      	sub	sp, #12
 8017bce:	af00      	add	r7, sp, #0
 8017bd0:	6078      	str	r0, [r7, #4]
 8017bd2:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8017bd4:	e002      	b.n	8017bdc <chk_chr+0x12>
 8017bd6:	687b      	ldr	r3, [r7, #4]
 8017bd8:	3301      	adds	r3, #1
 8017bda:	607b      	str	r3, [r7, #4]
 8017bdc:	687b      	ldr	r3, [r7, #4]
 8017bde:	781b      	ldrb	r3, [r3, #0]
 8017be0:	2b00      	cmp	r3, #0
 8017be2:	d005      	beq.n	8017bf0 <chk_chr+0x26>
 8017be4:	687b      	ldr	r3, [r7, #4]
 8017be6:	781b      	ldrb	r3, [r3, #0]
 8017be8:	461a      	mov	r2, r3
 8017bea:	683b      	ldr	r3, [r7, #0]
 8017bec:	4293      	cmp	r3, r2
 8017bee:	d1f2      	bne.n	8017bd6 <chk_chr+0xc>
	return *str;
 8017bf0:	687b      	ldr	r3, [r7, #4]
 8017bf2:	781b      	ldrb	r3, [r3, #0]
}
 8017bf4:	4618      	mov	r0, r3
 8017bf6:	370c      	adds	r7, #12
 8017bf8:	46bd      	mov	sp, r7
 8017bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017bfe:	4770      	bx	lr

08017c00 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8017c00:	b480      	push	{r7}
 8017c02:	b085      	sub	sp, #20
 8017c04:	af00      	add	r7, sp, #0
 8017c06:	6078      	str	r0, [r7, #4]
 8017c08:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8017c0a:	2300      	movs	r3, #0
 8017c0c:	60bb      	str	r3, [r7, #8]
 8017c0e:	68bb      	ldr	r3, [r7, #8]
 8017c10:	60fb      	str	r3, [r7, #12]
 8017c12:	e029      	b.n	8017c68 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8017c14:	4a27      	ldr	r2, [pc, #156]	; (8017cb4 <chk_lock+0xb4>)
 8017c16:	68fb      	ldr	r3, [r7, #12]
 8017c18:	011b      	lsls	r3, r3, #4
 8017c1a:	4413      	add	r3, r2
 8017c1c:	681b      	ldr	r3, [r3, #0]
 8017c1e:	2b00      	cmp	r3, #0
 8017c20:	d01d      	beq.n	8017c5e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8017c22:	4a24      	ldr	r2, [pc, #144]	; (8017cb4 <chk_lock+0xb4>)
 8017c24:	68fb      	ldr	r3, [r7, #12]
 8017c26:	011b      	lsls	r3, r3, #4
 8017c28:	4413      	add	r3, r2
 8017c2a:	681a      	ldr	r2, [r3, #0]
 8017c2c:	687b      	ldr	r3, [r7, #4]
 8017c2e:	681b      	ldr	r3, [r3, #0]
 8017c30:	429a      	cmp	r2, r3
 8017c32:	d116      	bne.n	8017c62 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8017c34:	4a1f      	ldr	r2, [pc, #124]	; (8017cb4 <chk_lock+0xb4>)
 8017c36:	68fb      	ldr	r3, [r7, #12]
 8017c38:	011b      	lsls	r3, r3, #4
 8017c3a:	4413      	add	r3, r2
 8017c3c:	3304      	adds	r3, #4
 8017c3e:	681a      	ldr	r2, [r3, #0]
 8017c40:	687b      	ldr	r3, [r7, #4]
 8017c42:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8017c44:	429a      	cmp	r2, r3
 8017c46:	d10c      	bne.n	8017c62 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8017c48:	4a1a      	ldr	r2, [pc, #104]	; (8017cb4 <chk_lock+0xb4>)
 8017c4a:	68fb      	ldr	r3, [r7, #12]
 8017c4c:	011b      	lsls	r3, r3, #4
 8017c4e:	4413      	add	r3, r2
 8017c50:	3308      	adds	r3, #8
 8017c52:	681a      	ldr	r2, [r3, #0]
 8017c54:	687b      	ldr	r3, [r7, #4]
 8017c56:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8017c58:	429a      	cmp	r2, r3
 8017c5a:	d102      	bne.n	8017c62 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8017c5c:	e007      	b.n	8017c6e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8017c5e:	2301      	movs	r3, #1
 8017c60:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8017c62:	68fb      	ldr	r3, [r7, #12]
 8017c64:	3301      	adds	r3, #1
 8017c66:	60fb      	str	r3, [r7, #12]
 8017c68:	68fb      	ldr	r3, [r7, #12]
 8017c6a:	2b01      	cmp	r3, #1
 8017c6c:	d9d2      	bls.n	8017c14 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8017c6e:	68fb      	ldr	r3, [r7, #12]
 8017c70:	2b02      	cmp	r3, #2
 8017c72:	d109      	bne.n	8017c88 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8017c74:	68bb      	ldr	r3, [r7, #8]
 8017c76:	2b00      	cmp	r3, #0
 8017c78:	d102      	bne.n	8017c80 <chk_lock+0x80>
 8017c7a:	683b      	ldr	r3, [r7, #0]
 8017c7c:	2b02      	cmp	r3, #2
 8017c7e:	d101      	bne.n	8017c84 <chk_lock+0x84>
 8017c80:	2300      	movs	r3, #0
 8017c82:	e010      	b.n	8017ca6 <chk_lock+0xa6>
 8017c84:	2312      	movs	r3, #18
 8017c86:	e00e      	b.n	8017ca6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8017c88:	683b      	ldr	r3, [r7, #0]
 8017c8a:	2b00      	cmp	r3, #0
 8017c8c:	d108      	bne.n	8017ca0 <chk_lock+0xa0>
 8017c8e:	4a09      	ldr	r2, [pc, #36]	; (8017cb4 <chk_lock+0xb4>)
 8017c90:	68fb      	ldr	r3, [r7, #12]
 8017c92:	011b      	lsls	r3, r3, #4
 8017c94:	4413      	add	r3, r2
 8017c96:	330c      	adds	r3, #12
 8017c98:	881b      	ldrh	r3, [r3, #0]
 8017c9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017c9e:	d101      	bne.n	8017ca4 <chk_lock+0xa4>
 8017ca0:	2310      	movs	r3, #16
 8017ca2:	e000      	b.n	8017ca6 <chk_lock+0xa6>
 8017ca4:	2300      	movs	r3, #0
}
 8017ca6:	4618      	mov	r0, r3
 8017ca8:	3714      	adds	r7, #20
 8017caa:	46bd      	mov	sp, r7
 8017cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017cb0:	4770      	bx	lr
 8017cb2:	bf00      	nop
 8017cb4:	24003ee0 	.word	0x24003ee0

08017cb8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8017cb8:	b480      	push	{r7}
 8017cba:	b083      	sub	sp, #12
 8017cbc:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8017cbe:	2300      	movs	r3, #0
 8017cc0:	607b      	str	r3, [r7, #4]
 8017cc2:	e002      	b.n	8017cca <enq_lock+0x12>
 8017cc4:	687b      	ldr	r3, [r7, #4]
 8017cc6:	3301      	adds	r3, #1
 8017cc8:	607b      	str	r3, [r7, #4]
 8017cca:	687b      	ldr	r3, [r7, #4]
 8017ccc:	2b01      	cmp	r3, #1
 8017cce:	d806      	bhi.n	8017cde <enq_lock+0x26>
 8017cd0:	4a09      	ldr	r2, [pc, #36]	; (8017cf8 <enq_lock+0x40>)
 8017cd2:	687b      	ldr	r3, [r7, #4]
 8017cd4:	011b      	lsls	r3, r3, #4
 8017cd6:	4413      	add	r3, r2
 8017cd8:	681b      	ldr	r3, [r3, #0]
 8017cda:	2b00      	cmp	r3, #0
 8017cdc:	d1f2      	bne.n	8017cc4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8017cde:	687b      	ldr	r3, [r7, #4]
 8017ce0:	2b02      	cmp	r3, #2
 8017ce2:	bf14      	ite	ne
 8017ce4:	2301      	movne	r3, #1
 8017ce6:	2300      	moveq	r3, #0
 8017ce8:	b2db      	uxtb	r3, r3
}
 8017cea:	4618      	mov	r0, r3
 8017cec:	370c      	adds	r7, #12
 8017cee:	46bd      	mov	sp, r7
 8017cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017cf4:	4770      	bx	lr
 8017cf6:	bf00      	nop
 8017cf8:	24003ee0 	.word	0x24003ee0

08017cfc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8017cfc:	b480      	push	{r7}
 8017cfe:	b085      	sub	sp, #20
 8017d00:	af00      	add	r7, sp, #0
 8017d02:	6078      	str	r0, [r7, #4]
 8017d04:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8017d06:	2300      	movs	r3, #0
 8017d08:	60fb      	str	r3, [r7, #12]
 8017d0a:	e01f      	b.n	8017d4c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8017d0c:	4a41      	ldr	r2, [pc, #260]	; (8017e14 <inc_lock+0x118>)
 8017d0e:	68fb      	ldr	r3, [r7, #12]
 8017d10:	011b      	lsls	r3, r3, #4
 8017d12:	4413      	add	r3, r2
 8017d14:	681a      	ldr	r2, [r3, #0]
 8017d16:	687b      	ldr	r3, [r7, #4]
 8017d18:	681b      	ldr	r3, [r3, #0]
 8017d1a:	429a      	cmp	r2, r3
 8017d1c:	d113      	bne.n	8017d46 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8017d1e:	4a3d      	ldr	r2, [pc, #244]	; (8017e14 <inc_lock+0x118>)
 8017d20:	68fb      	ldr	r3, [r7, #12]
 8017d22:	011b      	lsls	r3, r3, #4
 8017d24:	4413      	add	r3, r2
 8017d26:	3304      	adds	r3, #4
 8017d28:	681a      	ldr	r2, [r3, #0]
 8017d2a:	687b      	ldr	r3, [r7, #4]
 8017d2c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8017d2e:	429a      	cmp	r2, r3
 8017d30:	d109      	bne.n	8017d46 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8017d32:	4a38      	ldr	r2, [pc, #224]	; (8017e14 <inc_lock+0x118>)
 8017d34:	68fb      	ldr	r3, [r7, #12]
 8017d36:	011b      	lsls	r3, r3, #4
 8017d38:	4413      	add	r3, r2
 8017d3a:	3308      	adds	r3, #8
 8017d3c:	681a      	ldr	r2, [r3, #0]
 8017d3e:	687b      	ldr	r3, [r7, #4]
 8017d40:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8017d42:	429a      	cmp	r2, r3
 8017d44:	d006      	beq.n	8017d54 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8017d46:	68fb      	ldr	r3, [r7, #12]
 8017d48:	3301      	adds	r3, #1
 8017d4a:	60fb      	str	r3, [r7, #12]
 8017d4c:	68fb      	ldr	r3, [r7, #12]
 8017d4e:	2b01      	cmp	r3, #1
 8017d50:	d9dc      	bls.n	8017d0c <inc_lock+0x10>
 8017d52:	e000      	b.n	8017d56 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8017d54:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8017d56:	68fb      	ldr	r3, [r7, #12]
 8017d58:	2b02      	cmp	r3, #2
 8017d5a:	d132      	bne.n	8017dc2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8017d5c:	2300      	movs	r3, #0
 8017d5e:	60fb      	str	r3, [r7, #12]
 8017d60:	e002      	b.n	8017d68 <inc_lock+0x6c>
 8017d62:	68fb      	ldr	r3, [r7, #12]
 8017d64:	3301      	adds	r3, #1
 8017d66:	60fb      	str	r3, [r7, #12]
 8017d68:	68fb      	ldr	r3, [r7, #12]
 8017d6a:	2b01      	cmp	r3, #1
 8017d6c:	d806      	bhi.n	8017d7c <inc_lock+0x80>
 8017d6e:	4a29      	ldr	r2, [pc, #164]	; (8017e14 <inc_lock+0x118>)
 8017d70:	68fb      	ldr	r3, [r7, #12]
 8017d72:	011b      	lsls	r3, r3, #4
 8017d74:	4413      	add	r3, r2
 8017d76:	681b      	ldr	r3, [r3, #0]
 8017d78:	2b00      	cmp	r3, #0
 8017d7a:	d1f2      	bne.n	8017d62 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8017d7c:	68fb      	ldr	r3, [r7, #12]
 8017d7e:	2b02      	cmp	r3, #2
 8017d80:	d101      	bne.n	8017d86 <inc_lock+0x8a>
 8017d82:	2300      	movs	r3, #0
 8017d84:	e040      	b.n	8017e08 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8017d86:	687b      	ldr	r3, [r7, #4]
 8017d88:	681a      	ldr	r2, [r3, #0]
 8017d8a:	4922      	ldr	r1, [pc, #136]	; (8017e14 <inc_lock+0x118>)
 8017d8c:	68fb      	ldr	r3, [r7, #12]
 8017d8e:	011b      	lsls	r3, r3, #4
 8017d90:	440b      	add	r3, r1
 8017d92:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8017d94:	687b      	ldr	r3, [r7, #4]
 8017d96:	689a      	ldr	r2, [r3, #8]
 8017d98:	491e      	ldr	r1, [pc, #120]	; (8017e14 <inc_lock+0x118>)
 8017d9a:	68fb      	ldr	r3, [r7, #12]
 8017d9c:	011b      	lsls	r3, r3, #4
 8017d9e:	440b      	add	r3, r1
 8017da0:	3304      	adds	r3, #4
 8017da2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8017da4:	687b      	ldr	r3, [r7, #4]
 8017da6:	695a      	ldr	r2, [r3, #20]
 8017da8:	491a      	ldr	r1, [pc, #104]	; (8017e14 <inc_lock+0x118>)
 8017daa:	68fb      	ldr	r3, [r7, #12]
 8017dac:	011b      	lsls	r3, r3, #4
 8017dae:	440b      	add	r3, r1
 8017db0:	3308      	adds	r3, #8
 8017db2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8017db4:	4a17      	ldr	r2, [pc, #92]	; (8017e14 <inc_lock+0x118>)
 8017db6:	68fb      	ldr	r3, [r7, #12]
 8017db8:	011b      	lsls	r3, r3, #4
 8017dba:	4413      	add	r3, r2
 8017dbc:	330c      	adds	r3, #12
 8017dbe:	2200      	movs	r2, #0
 8017dc0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8017dc2:	683b      	ldr	r3, [r7, #0]
 8017dc4:	2b00      	cmp	r3, #0
 8017dc6:	d009      	beq.n	8017ddc <inc_lock+0xe0>
 8017dc8:	4a12      	ldr	r2, [pc, #72]	; (8017e14 <inc_lock+0x118>)
 8017dca:	68fb      	ldr	r3, [r7, #12]
 8017dcc:	011b      	lsls	r3, r3, #4
 8017dce:	4413      	add	r3, r2
 8017dd0:	330c      	adds	r3, #12
 8017dd2:	881b      	ldrh	r3, [r3, #0]
 8017dd4:	2b00      	cmp	r3, #0
 8017dd6:	d001      	beq.n	8017ddc <inc_lock+0xe0>
 8017dd8:	2300      	movs	r3, #0
 8017dda:	e015      	b.n	8017e08 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8017ddc:	683b      	ldr	r3, [r7, #0]
 8017dde:	2b00      	cmp	r3, #0
 8017de0:	d108      	bne.n	8017df4 <inc_lock+0xf8>
 8017de2:	4a0c      	ldr	r2, [pc, #48]	; (8017e14 <inc_lock+0x118>)
 8017de4:	68fb      	ldr	r3, [r7, #12]
 8017de6:	011b      	lsls	r3, r3, #4
 8017de8:	4413      	add	r3, r2
 8017dea:	330c      	adds	r3, #12
 8017dec:	881b      	ldrh	r3, [r3, #0]
 8017dee:	3301      	adds	r3, #1
 8017df0:	b29a      	uxth	r2, r3
 8017df2:	e001      	b.n	8017df8 <inc_lock+0xfc>
 8017df4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8017df8:	4906      	ldr	r1, [pc, #24]	; (8017e14 <inc_lock+0x118>)
 8017dfa:	68fb      	ldr	r3, [r7, #12]
 8017dfc:	011b      	lsls	r3, r3, #4
 8017dfe:	440b      	add	r3, r1
 8017e00:	330c      	adds	r3, #12
 8017e02:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8017e04:	68fb      	ldr	r3, [r7, #12]
 8017e06:	3301      	adds	r3, #1
}
 8017e08:	4618      	mov	r0, r3
 8017e0a:	3714      	adds	r7, #20
 8017e0c:	46bd      	mov	sp, r7
 8017e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e12:	4770      	bx	lr
 8017e14:	24003ee0 	.word	0x24003ee0

08017e18 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8017e18:	b480      	push	{r7}
 8017e1a:	b085      	sub	sp, #20
 8017e1c:	af00      	add	r7, sp, #0
 8017e1e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8017e20:	687b      	ldr	r3, [r7, #4]
 8017e22:	3b01      	subs	r3, #1
 8017e24:	607b      	str	r3, [r7, #4]
 8017e26:	687b      	ldr	r3, [r7, #4]
 8017e28:	2b01      	cmp	r3, #1
 8017e2a:	d825      	bhi.n	8017e78 <dec_lock+0x60>
		n = Files[i].ctr;
 8017e2c:	4a17      	ldr	r2, [pc, #92]	; (8017e8c <dec_lock+0x74>)
 8017e2e:	687b      	ldr	r3, [r7, #4]
 8017e30:	011b      	lsls	r3, r3, #4
 8017e32:	4413      	add	r3, r2
 8017e34:	330c      	adds	r3, #12
 8017e36:	881b      	ldrh	r3, [r3, #0]
 8017e38:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8017e3a:	89fb      	ldrh	r3, [r7, #14]
 8017e3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017e40:	d101      	bne.n	8017e46 <dec_lock+0x2e>
 8017e42:	2300      	movs	r3, #0
 8017e44:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8017e46:	89fb      	ldrh	r3, [r7, #14]
 8017e48:	2b00      	cmp	r3, #0
 8017e4a:	d002      	beq.n	8017e52 <dec_lock+0x3a>
 8017e4c:	89fb      	ldrh	r3, [r7, #14]
 8017e4e:	3b01      	subs	r3, #1
 8017e50:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8017e52:	4a0e      	ldr	r2, [pc, #56]	; (8017e8c <dec_lock+0x74>)
 8017e54:	687b      	ldr	r3, [r7, #4]
 8017e56:	011b      	lsls	r3, r3, #4
 8017e58:	4413      	add	r3, r2
 8017e5a:	330c      	adds	r3, #12
 8017e5c:	89fa      	ldrh	r2, [r7, #14]
 8017e5e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8017e60:	89fb      	ldrh	r3, [r7, #14]
 8017e62:	2b00      	cmp	r3, #0
 8017e64:	d105      	bne.n	8017e72 <dec_lock+0x5a>
 8017e66:	4a09      	ldr	r2, [pc, #36]	; (8017e8c <dec_lock+0x74>)
 8017e68:	687b      	ldr	r3, [r7, #4]
 8017e6a:	011b      	lsls	r3, r3, #4
 8017e6c:	4413      	add	r3, r2
 8017e6e:	2200      	movs	r2, #0
 8017e70:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8017e72:	2300      	movs	r3, #0
 8017e74:	737b      	strb	r3, [r7, #13]
 8017e76:	e001      	b.n	8017e7c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8017e78:	2302      	movs	r3, #2
 8017e7a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8017e7c:	7b7b      	ldrb	r3, [r7, #13]
}
 8017e7e:	4618      	mov	r0, r3
 8017e80:	3714      	adds	r7, #20
 8017e82:	46bd      	mov	sp, r7
 8017e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e88:	4770      	bx	lr
 8017e8a:	bf00      	nop
 8017e8c:	24003ee0 	.word	0x24003ee0

08017e90 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8017e90:	b480      	push	{r7}
 8017e92:	b085      	sub	sp, #20
 8017e94:	af00      	add	r7, sp, #0
 8017e96:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8017e98:	2300      	movs	r3, #0
 8017e9a:	60fb      	str	r3, [r7, #12]
 8017e9c:	e010      	b.n	8017ec0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8017e9e:	4a0d      	ldr	r2, [pc, #52]	; (8017ed4 <clear_lock+0x44>)
 8017ea0:	68fb      	ldr	r3, [r7, #12]
 8017ea2:	011b      	lsls	r3, r3, #4
 8017ea4:	4413      	add	r3, r2
 8017ea6:	681b      	ldr	r3, [r3, #0]
 8017ea8:	687a      	ldr	r2, [r7, #4]
 8017eaa:	429a      	cmp	r2, r3
 8017eac:	d105      	bne.n	8017eba <clear_lock+0x2a>
 8017eae:	4a09      	ldr	r2, [pc, #36]	; (8017ed4 <clear_lock+0x44>)
 8017eb0:	68fb      	ldr	r3, [r7, #12]
 8017eb2:	011b      	lsls	r3, r3, #4
 8017eb4:	4413      	add	r3, r2
 8017eb6:	2200      	movs	r2, #0
 8017eb8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8017eba:	68fb      	ldr	r3, [r7, #12]
 8017ebc:	3301      	adds	r3, #1
 8017ebe:	60fb      	str	r3, [r7, #12]
 8017ec0:	68fb      	ldr	r3, [r7, #12]
 8017ec2:	2b01      	cmp	r3, #1
 8017ec4:	d9eb      	bls.n	8017e9e <clear_lock+0xe>
	}
}
 8017ec6:	bf00      	nop
 8017ec8:	bf00      	nop
 8017eca:	3714      	adds	r7, #20
 8017ecc:	46bd      	mov	sp, r7
 8017ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ed2:	4770      	bx	lr
 8017ed4:	24003ee0 	.word	0x24003ee0

08017ed8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8017ed8:	b580      	push	{r7, lr}
 8017eda:	b086      	sub	sp, #24
 8017edc:	af00      	add	r7, sp, #0
 8017ede:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8017ee0:	2300      	movs	r3, #0
 8017ee2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8017ee4:	687b      	ldr	r3, [r7, #4]
 8017ee6:	78db      	ldrb	r3, [r3, #3]
 8017ee8:	2b00      	cmp	r3, #0
 8017eea:	d034      	beq.n	8017f56 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8017eec:	687b      	ldr	r3, [r7, #4]
 8017eee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8017ef0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8017ef2:	687b      	ldr	r3, [r7, #4]
 8017ef4:	7858      	ldrb	r0, [r3, #1]
 8017ef6:	687b      	ldr	r3, [r7, #4]
 8017ef8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017efc:	2301      	movs	r3, #1
 8017efe:	697a      	ldr	r2, [r7, #20]
 8017f00:	f7ff fd40 	bl	8017984 <disk_write>
 8017f04:	4603      	mov	r3, r0
 8017f06:	2b00      	cmp	r3, #0
 8017f08:	d002      	beq.n	8017f10 <sync_window+0x38>
			res = FR_DISK_ERR;
 8017f0a:	2301      	movs	r3, #1
 8017f0c:	73fb      	strb	r3, [r7, #15]
 8017f0e:	e022      	b.n	8017f56 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8017f10:	687b      	ldr	r3, [r7, #4]
 8017f12:	2200      	movs	r2, #0
 8017f14:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8017f16:	687b      	ldr	r3, [r7, #4]
 8017f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017f1a:	697a      	ldr	r2, [r7, #20]
 8017f1c:	1ad2      	subs	r2, r2, r3
 8017f1e:	687b      	ldr	r3, [r7, #4]
 8017f20:	6a1b      	ldr	r3, [r3, #32]
 8017f22:	429a      	cmp	r2, r3
 8017f24:	d217      	bcs.n	8017f56 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8017f26:	687b      	ldr	r3, [r7, #4]
 8017f28:	789b      	ldrb	r3, [r3, #2]
 8017f2a:	613b      	str	r3, [r7, #16]
 8017f2c:	e010      	b.n	8017f50 <sync_window+0x78>
					wsect += fs->fsize;
 8017f2e:	687b      	ldr	r3, [r7, #4]
 8017f30:	6a1b      	ldr	r3, [r3, #32]
 8017f32:	697a      	ldr	r2, [r7, #20]
 8017f34:	4413      	add	r3, r2
 8017f36:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8017f38:	687b      	ldr	r3, [r7, #4]
 8017f3a:	7858      	ldrb	r0, [r3, #1]
 8017f3c:	687b      	ldr	r3, [r7, #4]
 8017f3e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017f42:	2301      	movs	r3, #1
 8017f44:	697a      	ldr	r2, [r7, #20]
 8017f46:	f7ff fd1d 	bl	8017984 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8017f4a:	693b      	ldr	r3, [r7, #16]
 8017f4c:	3b01      	subs	r3, #1
 8017f4e:	613b      	str	r3, [r7, #16]
 8017f50:	693b      	ldr	r3, [r7, #16]
 8017f52:	2b01      	cmp	r3, #1
 8017f54:	d8eb      	bhi.n	8017f2e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8017f56:	7bfb      	ldrb	r3, [r7, #15]
}
 8017f58:	4618      	mov	r0, r3
 8017f5a:	3718      	adds	r7, #24
 8017f5c:	46bd      	mov	sp, r7
 8017f5e:	bd80      	pop	{r7, pc}

08017f60 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8017f60:	b580      	push	{r7, lr}
 8017f62:	b084      	sub	sp, #16
 8017f64:	af00      	add	r7, sp, #0
 8017f66:	6078      	str	r0, [r7, #4]
 8017f68:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8017f6a:	2300      	movs	r3, #0
 8017f6c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8017f6e:	687b      	ldr	r3, [r7, #4]
 8017f70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8017f72:	683a      	ldr	r2, [r7, #0]
 8017f74:	429a      	cmp	r2, r3
 8017f76:	d01b      	beq.n	8017fb0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8017f78:	6878      	ldr	r0, [r7, #4]
 8017f7a:	f7ff ffad 	bl	8017ed8 <sync_window>
 8017f7e:	4603      	mov	r3, r0
 8017f80:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8017f82:	7bfb      	ldrb	r3, [r7, #15]
 8017f84:	2b00      	cmp	r3, #0
 8017f86:	d113      	bne.n	8017fb0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8017f88:	687b      	ldr	r3, [r7, #4]
 8017f8a:	7858      	ldrb	r0, [r3, #1]
 8017f8c:	687b      	ldr	r3, [r7, #4]
 8017f8e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017f92:	2301      	movs	r3, #1
 8017f94:	683a      	ldr	r2, [r7, #0]
 8017f96:	f7ff fcd5 	bl	8017944 <disk_read>
 8017f9a:	4603      	mov	r3, r0
 8017f9c:	2b00      	cmp	r3, #0
 8017f9e:	d004      	beq.n	8017faa <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8017fa0:	f04f 33ff 	mov.w	r3, #4294967295
 8017fa4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8017fa6:	2301      	movs	r3, #1
 8017fa8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8017faa:	687b      	ldr	r3, [r7, #4]
 8017fac:	683a      	ldr	r2, [r7, #0]
 8017fae:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8017fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8017fb2:	4618      	mov	r0, r3
 8017fb4:	3710      	adds	r7, #16
 8017fb6:	46bd      	mov	sp, r7
 8017fb8:	bd80      	pop	{r7, pc}
	...

08017fbc <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8017fbc:	b580      	push	{r7, lr}
 8017fbe:	b084      	sub	sp, #16
 8017fc0:	af00      	add	r7, sp, #0
 8017fc2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8017fc4:	6878      	ldr	r0, [r7, #4]
 8017fc6:	f7ff ff87 	bl	8017ed8 <sync_window>
 8017fca:	4603      	mov	r3, r0
 8017fcc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8017fce:	7bfb      	ldrb	r3, [r7, #15]
 8017fd0:	2b00      	cmp	r3, #0
 8017fd2:	d159      	bne.n	8018088 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8017fd4:	687b      	ldr	r3, [r7, #4]
 8017fd6:	781b      	ldrb	r3, [r3, #0]
 8017fd8:	2b03      	cmp	r3, #3
 8017fda:	d149      	bne.n	8018070 <sync_fs+0xb4>
 8017fdc:	687b      	ldr	r3, [r7, #4]
 8017fde:	791b      	ldrb	r3, [r3, #4]
 8017fe0:	2b01      	cmp	r3, #1
 8017fe2:	d145      	bne.n	8018070 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8017fe4:	687b      	ldr	r3, [r7, #4]
 8017fe6:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8017fea:	687b      	ldr	r3, [r7, #4]
 8017fec:	899b      	ldrh	r3, [r3, #12]
 8017fee:	461a      	mov	r2, r3
 8017ff0:	2100      	movs	r1, #0
 8017ff2:	f7ff fda8 	bl	8017b46 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8017ff6:	687b      	ldr	r3, [r7, #4]
 8017ff8:	3338      	adds	r3, #56	; 0x38
 8017ffa:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8017ffe:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8018002:	4618      	mov	r0, r3
 8018004:	f7ff fd37 	bl	8017a76 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8018008:	687b      	ldr	r3, [r7, #4]
 801800a:	3338      	adds	r3, #56	; 0x38
 801800c:	4921      	ldr	r1, [pc, #132]	; (8018094 <sync_fs+0xd8>)
 801800e:	4618      	mov	r0, r3
 8018010:	f7ff fd4c 	bl	8017aac <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8018014:	687b      	ldr	r3, [r7, #4]
 8018016:	3338      	adds	r3, #56	; 0x38
 8018018:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 801801c:	491e      	ldr	r1, [pc, #120]	; (8018098 <sync_fs+0xdc>)
 801801e:	4618      	mov	r0, r3
 8018020:	f7ff fd44 	bl	8017aac <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8018024:	687b      	ldr	r3, [r7, #4]
 8018026:	3338      	adds	r3, #56	; 0x38
 8018028:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 801802c:	687b      	ldr	r3, [r7, #4]
 801802e:	699b      	ldr	r3, [r3, #24]
 8018030:	4619      	mov	r1, r3
 8018032:	4610      	mov	r0, r2
 8018034:	f7ff fd3a 	bl	8017aac <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8018038:	687b      	ldr	r3, [r7, #4]
 801803a:	3338      	adds	r3, #56	; 0x38
 801803c:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8018040:	687b      	ldr	r3, [r7, #4]
 8018042:	695b      	ldr	r3, [r3, #20]
 8018044:	4619      	mov	r1, r3
 8018046:	4610      	mov	r0, r2
 8018048:	f7ff fd30 	bl	8017aac <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 801804c:	687b      	ldr	r3, [r7, #4]
 801804e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018050:	1c5a      	adds	r2, r3, #1
 8018052:	687b      	ldr	r3, [r7, #4]
 8018054:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8018056:	687b      	ldr	r3, [r7, #4]
 8018058:	7858      	ldrb	r0, [r3, #1]
 801805a:	687b      	ldr	r3, [r7, #4]
 801805c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8018060:	687b      	ldr	r3, [r7, #4]
 8018062:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8018064:	2301      	movs	r3, #1
 8018066:	f7ff fc8d 	bl	8017984 <disk_write>
			fs->fsi_flag = 0;
 801806a:	687b      	ldr	r3, [r7, #4]
 801806c:	2200      	movs	r2, #0
 801806e:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8018070:	687b      	ldr	r3, [r7, #4]
 8018072:	785b      	ldrb	r3, [r3, #1]
 8018074:	2200      	movs	r2, #0
 8018076:	2100      	movs	r1, #0
 8018078:	4618      	mov	r0, r3
 801807a:	f7ff fca3 	bl	80179c4 <disk_ioctl>
 801807e:	4603      	mov	r3, r0
 8018080:	2b00      	cmp	r3, #0
 8018082:	d001      	beq.n	8018088 <sync_fs+0xcc>
 8018084:	2301      	movs	r3, #1
 8018086:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8018088:	7bfb      	ldrb	r3, [r7, #15]
}
 801808a:	4618      	mov	r0, r3
 801808c:	3710      	adds	r7, #16
 801808e:	46bd      	mov	sp, r7
 8018090:	bd80      	pop	{r7, pc}
 8018092:	bf00      	nop
 8018094:	41615252 	.word	0x41615252
 8018098:	61417272 	.word	0x61417272

0801809c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 801809c:	b480      	push	{r7}
 801809e:	b083      	sub	sp, #12
 80180a0:	af00      	add	r7, sp, #0
 80180a2:	6078      	str	r0, [r7, #4]
 80180a4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80180a6:	683b      	ldr	r3, [r7, #0]
 80180a8:	3b02      	subs	r3, #2
 80180aa:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80180ac:	687b      	ldr	r3, [r7, #4]
 80180ae:	69db      	ldr	r3, [r3, #28]
 80180b0:	3b02      	subs	r3, #2
 80180b2:	683a      	ldr	r2, [r7, #0]
 80180b4:	429a      	cmp	r2, r3
 80180b6:	d301      	bcc.n	80180bc <clust2sect+0x20>
 80180b8:	2300      	movs	r3, #0
 80180ba:	e008      	b.n	80180ce <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80180bc:	687b      	ldr	r3, [r7, #4]
 80180be:	895b      	ldrh	r3, [r3, #10]
 80180c0:	461a      	mov	r2, r3
 80180c2:	683b      	ldr	r3, [r7, #0]
 80180c4:	fb03 f202 	mul.w	r2, r3, r2
 80180c8:	687b      	ldr	r3, [r7, #4]
 80180ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80180cc:	4413      	add	r3, r2
}
 80180ce:	4618      	mov	r0, r3
 80180d0:	370c      	adds	r7, #12
 80180d2:	46bd      	mov	sp, r7
 80180d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180d8:	4770      	bx	lr

080180da <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80180da:	b580      	push	{r7, lr}
 80180dc:	b086      	sub	sp, #24
 80180de:	af00      	add	r7, sp, #0
 80180e0:	6078      	str	r0, [r7, #4]
 80180e2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80180e4:	687b      	ldr	r3, [r7, #4]
 80180e6:	681b      	ldr	r3, [r3, #0]
 80180e8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80180ea:	683b      	ldr	r3, [r7, #0]
 80180ec:	2b01      	cmp	r3, #1
 80180ee:	d904      	bls.n	80180fa <get_fat+0x20>
 80180f0:	693b      	ldr	r3, [r7, #16]
 80180f2:	69db      	ldr	r3, [r3, #28]
 80180f4:	683a      	ldr	r2, [r7, #0]
 80180f6:	429a      	cmp	r2, r3
 80180f8:	d302      	bcc.n	8018100 <get_fat+0x26>
		val = 1;	/* Internal error */
 80180fa:	2301      	movs	r3, #1
 80180fc:	617b      	str	r3, [r7, #20]
 80180fe:	e0bb      	b.n	8018278 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8018100:	f04f 33ff 	mov.w	r3, #4294967295
 8018104:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8018106:	693b      	ldr	r3, [r7, #16]
 8018108:	781b      	ldrb	r3, [r3, #0]
 801810a:	2b03      	cmp	r3, #3
 801810c:	f000 8083 	beq.w	8018216 <get_fat+0x13c>
 8018110:	2b03      	cmp	r3, #3
 8018112:	f300 80a7 	bgt.w	8018264 <get_fat+0x18a>
 8018116:	2b01      	cmp	r3, #1
 8018118:	d002      	beq.n	8018120 <get_fat+0x46>
 801811a:	2b02      	cmp	r3, #2
 801811c:	d056      	beq.n	80181cc <get_fat+0xf2>
 801811e:	e0a1      	b.n	8018264 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8018120:	683b      	ldr	r3, [r7, #0]
 8018122:	60fb      	str	r3, [r7, #12]
 8018124:	68fb      	ldr	r3, [r7, #12]
 8018126:	085b      	lsrs	r3, r3, #1
 8018128:	68fa      	ldr	r2, [r7, #12]
 801812a:	4413      	add	r3, r2
 801812c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801812e:	693b      	ldr	r3, [r7, #16]
 8018130:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8018132:	693b      	ldr	r3, [r7, #16]
 8018134:	899b      	ldrh	r3, [r3, #12]
 8018136:	4619      	mov	r1, r3
 8018138:	68fb      	ldr	r3, [r7, #12]
 801813a:	fbb3 f3f1 	udiv	r3, r3, r1
 801813e:	4413      	add	r3, r2
 8018140:	4619      	mov	r1, r3
 8018142:	6938      	ldr	r0, [r7, #16]
 8018144:	f7ff ff0c 	bl	8017f60 <move_window>
 8018148:	4603      	mov	r3, r0
 801814a:	2b00      	cmp	r3, #0
 801814c:	f040 808d 	bne.w	801826a <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 8018150:	68fb      	ldr	r3, [r7, #12]
 8018152:	1c5a      	adds	r2, r3, #1
 8018154:	60fa      	str	r2, [r7, #12]
 8018156:	693a      	ldr	r2, [r7, #16]
 8018158:	8992      	ldrh	r2, [r2, #12]
 801815a:	fbb3 f1f2 	udiv	r1, r3, r2
 801815e:	fb01 f202 	mul.w	r2, r1, r2
 8018162:	1a9b      	subs	r3, r3, r2
 8018164:	693a      	ldr	r2, [r7, #16]
 8018166:	4413      	add	r3, r2
 8018168:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801816c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801816e:	693b      	ldr	r3, [r7, #16]
 8018170:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8018172:	693b      	ldr	r3, [r7, #16]
 8018174:	899b      	ldrh	r3, [r3, #12]
 8018176:	4619      	mov	r1, r3
 8018178:	68fb      	ldr	r3, [r7, #12]
 801817a:	fbb3 f3f1 	udiv	r3, r3, r1
 801817e:	4413      	add	r3, r2
 8018180:	4619      	mov	r1, r3
 8018182:	6938      	ldr	r0, [r7, #16]
 8018184:	f7ff feec 	bl	8017f60 <move_window>
 8018188:	4603      	mov	r3, r0
 801818a:	2b00      	cmp	r3, #0
 801818c:	d16f      	bne.n	801826e <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 801818e:	693b      	ldr	r3, [r7, #16]
 8018190:	899b      	ldrh	r3, [r3, #12]
 8018192:	461a      	mov	r2, r3
 8018194:	68fb      	ldr	r3, [r7, #12]
 8018196:	fbb3 f1f2 	udiv	r1, r3, r2
 801819a:	fb01 f202 	mul.w	r2, r1, r2
 801819e:	1a9b      	subs	r3, r3, r2
 80181a0:	693a      	ldr	r2, [r7, #16]
 80181a2:	4413      	add	r3, r2
 80181a4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80181a8:	021b      	lsls	r3, r3, #8
 80181aa:	461a      	mov	r2, r3
 80181ac:	68bb      	ldr	r3, [r7, #8]
 80181ae:	4313      	orrs	r3, r2
 80181b0:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80181b2:	683b      	ldr	r3, [r7, #0]
 80181b4:	f003 0301 	and.w	r3, r3, #1
 80181b8:	2b00      	cmp	r3, #0
 80181ba:	d002      	beq.n	80181c2 <get_fat+0xe8>
 80181bc:	68bb      	ldr	r3, [r7, #8]
 80181be:	091b      	lsrs	r3, r3, #4
 80181c0:	e002      	b.n	80181c8 <get_fat+0xee>
 80181c2:	68bb      	ldr	r3, [r7, #8]
 80181c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80181c8:	617b      	str	r3, [r7, #20]
			break;
 80181ca:	e055      	b.n	8018278 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80181cc:	693b      	ldr	r3, [r7, #16]
 80181ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80181d0:	693b      	ldr	r3, [r7, #16]
 80181d2:	899b      	ldrh	r3, [r3, #12]
 80181d4:	085b      	lsrs	r3, r3, #1
 80181d6:	b29b      	uxth	r3, r3
 80181d8:	4619      	mov	r1, r3
 80181da:	683b      	ldr	r3, [r7, #0]
 80181dc:	fbb3 f3f1 	udiv	r3, r3, r1
 80181e0:	4413      	add	r3, r2
 80181e2:	4619      	mov	r1, r3
 80181e4:	6938      	ldr	r0, [r7, #16]
 80181e6:	f7ff febb 	bl	8017f60 <move_window>
 80181ea:	4603      	mov	r3, r0
 80181ec:	2b00      	cmp	r3, #0
 80181ee:	d140      	bne.n	8018272 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80181f0:	693b      	ldr	r3, [r7, #16]
 80181f2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80181f6:	683b      	ldr	r3, [r7, #0]
 80181f8:	005b      	lsls	r3, r3, #1
 80181fa:	693a      	ldr	r2, [r7, #16]
 80181fc:	8992      	ldrh	r2, [r2, #12]
 80181fe:	fbb3 f0f2 	udiv	r0, r3, r2
 8018202:	fb00 f202 	mul.w	r2, r0, r2
 8018206:	1a9b      	subs	r3, r3, r2
 8018208:	440b      	add	r3, r1
 801820a:	4618      	mov	r0, r3
 801820c:	f7ff fbf8 	bl	8017a00 <ld_word>
 8018210:	4603      	mov	r3, r0
 8018212:	617b      	str	r3, [r7, #20]
			break;
 8018214:	e030      	b.n	8018278 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8018216:	693b      	ldr	r3, [r7, #16]
 8018218:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801821a:	693b      	ldr	r3, [r7, #16]
 801821c:	899b      	ldrh	r3, [r3, #12]
 801821e:	089b      	lsrs	r3, r3, #2
 8018220:	b29b      	uxth	r3, r3
 8018222:	4619      	mov	r1, r3
 8018224:	683b      	ldr	r3, [r7, #0]
 8018226:	fbb3 f3f1 	udiv	r3, r3, r1
 801822a:	4413      	add	r3, r2
 801822c:	4619      	mov	r1, r3
 801822e:	6938      	ldr	r0, [r7, #16]
 8018230:	f7ff fe96 	bl	8017f60 <move_window>
 8018234:	4603      	mov	r3, r0
 8018236:	2b00      	cmp	r3, #0
 8018238:	d11d      	bne.n	8018276 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 801823a:	693b      	ldr	r3, [r7, #16]
 801823c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8018240:	683b      	ldr	r3, [r7, #0]
 8018242:	009b      	lsls	r3, r3, #2
 8018244:	693a      	ldr	r2, [r7, #16]
 8018246:	8992      	ldrh	r2, [r2, #12]
 8018248:	fbb3 f0f2 	udiv	r0, r3, r2
 801824c:	fb00 f202 	mul.w	r2, r0, r2
 8018250:	1a9b      	subs	r3, r3, r2
 8018252:	440b      	add	r3, r1
 8018254:	4618      	mov	r0, r3
 8018256:	f7ff fbeb 	bl	8017a30 <ld_dword>
 801825a:	4603      	mov	r3, r0
 801825c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8018260:	617b      	str	r3, [r7, #20]
			break;
 8018262:	e009      	b.n	8018278 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8018264:	2301      	movs	r3, #1
 8018266:	617b      	str	r3, [r7, #20]
 8018268:	e006      	b.n	8018278 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801826a:	bf00      	nop
 801826c:	e004      	b.n	8018278 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801826e:	bf00      	nop
 8018270:	e002      	b.n	8018278 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8018272:	bf00      	nop
 8018274:	e000      	b.n	8018278 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8018276:	bf00      	nop
		}
	}

	return val;
 8018278:	697b      	ldr	r3, [r7, #20]
}
 801827a:	4618      	mov	r0, r3
 801827c:	3718      	adds	r7, #24
 801827e:	46bd      	mov	sp, r7
 8018280:	bd80      	pop	{r7, pc}

08018282 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8018282:	b590      	push	{r4, r7, lr}
 8018284:	b089      	sub	sp, #36	; 0x24
 8018286:	af00      	add	r7, sp, #0
 8018288:	60f8      	str	r0, [r7, #12]
 801828a:	60b9      	str	r1, [r7, #8]
 801828c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 801828e:	2302      	movs	r3, #2
 8018290:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8018292:	68bb      	ldr	r3, [r7, #8]
 8018294:	2b01      	cmp	r3, #1
 8018296:	f240 8109 	bls.w	80184ac <put_fat+0x22a>
 801829a:	68fb      	ldr	r3, [r7, #12]
 801829c:	69db      	ldr	r3, [r3, #28]
 801829e:	68ba      	ldr	r2, [r7, #8]
 80182a0:	429a      	cmp	r2, r3
 80182a2:	f080 8103 	bcs.w	80184ac <put_fat+0x22a>
		switch (fs->fs_type) {
 80182a6:	68fb      	ldr	r3, [r7, #12]
 80182a8:	781b      	ldrb	r3, [r3, #0]
 80182aa:	2b03      	cmp	r3, #3
 80182ac:	f000 80b6 	beq.w	801841c <put_fat+0x19a>
 80182b0:	2b03      	cmp	r3, #3
 80182b2:	f300 80fb 	bgt.w	80184ac <put_fat+0x22a>
 80182b6:	2b01      	cmp	r3, #1
 80182b8:	d003      	beq.n	80182c2 <put_fat+0x40>
 80182ba:	2b02      	cmp	r3, #2
 80182bc:	f000 8083 	beq.w	80183c6 <put_fat+0x144>
 80182c0:	e0f4      	b.n	80184ac <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80182c2:	68bb      	ldr	r3, [r7, #8]
 80182c4:	61bb      	str	r3, [r7, #24]
 80182c6:	69bb      	ldr	r3, [r7, #24]
 80182c8:	085b      	lsrs	r3, r3, #1
 80182ca:	69ba      	ldr	r2, [r7, #24]
 80182cc:	4413      	add	r3, r2
 80182ce:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80182d0:	68fb      	ldr	r3, [r7, #12]
 80182d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80182d4:	68fb      	ldr	r3, [r7, #12]
 80182d6:	899b      	ldrh	r3, [r3, #12]
 80182d8:	4619      	mov	r1, r3
 80182da:	69bb      	ldr	r3, [r7, #24]
 80182dc:	fbb3 f3f1 	udiv	r3, r3, r1
 80182e0:	4413      	add	r3, r2
 80182e2:	4619      	mov	r1, r3
 80182e4:	68f8      	ldr	r0, [r7, #12]
 80182e6:	f7ff fe3b 	bl	8017f60 <move_window>
 80182ea:	4603      	mov	r3, r0
 80182ec:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80182ee:	7ffb      	ldrb	r3, [r7, #31]
 80182f0:	2b00      	cmp	r3, #0
 80182f2:	f040 80d4 	bne.w	801849e <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 80182f6:	68fb      	ldr	r3, [r7, #12]
 80182f8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80182fc:	69bb      	ldr	r3, [r7, #24]
 80182fe:	1c5a      	adds	r2, r3, #1
 8018300:	61ba      	str	r2, [r7, #24]
 8018302:	68fa      	ldr	r2, [r7, #12]
 8018304:	8992      	ldrh	r2, [r2, #12]
 8018306:	fbb3 f0f2 	udiv	r0, r3, r2
 801830a:	fb00 f202 	mul.w	r2, r0, r2
 801830e:	1a9b      	subs	r3, r3, r2
 8018310:	440b      	add	r3, r1
 8018312:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8018314:	68bb      	ldr	r3, [r7, #8]
 8018316:	f003 0301 	and.w	r3, r3, #1
 801831a:	2b00      	cmp	r3, #0
 801831c:	d00d      	beq.n	801833a <put_fat+0xb8>
 801831e:	697b      	ldr	r3, [r7, #20]
 8018320:	781b      	ldrb	r3, [r3, #0]
 8018322:	b25b      	sxtb	r3, r3
 8018324:	f003 030f 	and.w	r3, r3, #15
 8018328:	b25a      	sxtb	r2, r3
 801832a:	687b      	ldr	r3, [r7, #4]
 801832c:	b2db      	uxtb	r3, r3
 801832e:	011b      	lsls	r3, r3, #4
 8018330:	b25b      	sxtb	r3, r3
 8018332:	4313      	orrs	r3, r2
 8018334:	b25b      	sxtb	r3, r3
 8018336:	b2db      	uxtb	r3, r3
 8018338:	e001      	b.n	801833e <put_fat+0xbc>
 801833a:	687b      	ldr	r3, [r7, #4]
 801833c:	b2db      	uxtb	r3, r3
 801833e:	697a      	ldr	r2, [r7, #20]
 8018340:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8018342:	68fb      	ldr	r3, [r7, #12]
 8018344:	2201      	movs	r2, #1
 8018346:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8018348:	68fb      	ldr	r3, [r7, #12]
 801834a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801834c:	68fb      	ldr	r3, [r7, #12]
 801834e:	899b      	ldrh	r3, [r3, #12]
 8018350:	4619      	mov	r1, r3
 8018352:	69bb      	ldr	r3, [r7, #24]
 8018354:	fbb3 f3f1 	udiv	r3, r3, r1
 8018358:	4413      	add	r3, r2
 801835a:	4619      	mov	r1, r3
 801835c:	68f8      	ldr	r0, [r7, #12]
 801835e:	f7ff fdff 	bl	8017f60 <move_window>
 8018362:	4603      	mov	r3, r0
 8018364:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8018366:	7ffb      	ldrb	r3, [r7, #31]
 8018368:	2b00      	cmp	r3, #0
 801836a:	f040 809a 	bne.w	80184a2 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 801836e:	68fb      	ldr	r3, [r7, #12]
 8018370:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8018374:	68fb      	ldr	r3, [r7, #12]
 8018376:	899b      	ldrh	r3, [r3, #12]
 8018378:	461a      	mov	r2, r3
 801837a:	69bb      	ldr	r3, [r7, #24]
 801837c:	fbb3 f0f2 	udiv	r0, r3, r2
 8018380:	fb00 f202 	mul.w	r2, r0, r2
 8018384:	1a9b      	subs	r3, r3, r2
 8018386:	440b      	add	r3, r1
 8018388:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 801838a:	68bb      	ldr	r3, [r7, #8]
 801838c:	f003 0301 	and.w	r3, r3, #1
 8018390:	2b00      	cmp	r3, #0
 8018392:	d003      	beq.n	801839c <put_fat+0x11a>
 8018394:	687b      	ldr	r3, [r7, #4]
 8018396:	091b      	lsrs	r3, r3, #4
 8018398:	b2db      	uxtb	r3, r3
 801839a:	e00e      	b.n	80183ba <put_fat+0x138>
 801839c:	697b      	ldr	r3, [r7, #20]
 801839e:	781b      	ldrb	r3, [r3, #0]
 80183a0:	b25b      	sxtb	r3, r3
 80183a2:	f023 030f 	bic.w	r3, r3, #15
 80183a6:	b25a      	sxtb	r2, r3
 80183a8:	687b      	ldr	r3, [r7, #4]
 80183aa:	0a1b      	lsrs	r3, r3, #8
 80183ac:	b25b      	sxtb	r3, r3
 80183ae:	f003 030f 	and.w	r3, r3, #15
 80183b2:	b25b      	sxtb	r3, r3
 80183b4:	4313      	orrs	r3, r2
 80183b6:	b25b      	sxtb	r3, r3
 80183b8:	b2db      	uxtb	r3, r3
 80183ba:	697a      	ldr	r2, [r7, #20]
 80183bc:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80183be:	68fb      	ldr	r3, [r7, #12]
 80183c0:	2201      	movs	r2, #1
 80183c2:	70da      	strb	r2, [r3, #3]
			break;
 80183c4:	e072      	b.n	80184ac <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80183c6:	68fb      	ldr	r3, [r7, #12]
 80183c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80183ca:	68fb      	ldr	r3, [r7, #12]
 80183cc:	899b      	ldrh	r3, [r3, #12]
 80183ce:	085b      	lsrs	r3, r3, #1
 80183d0:	b29b      	uxth	r3, r3
 80183d2:	4619      	mov	r1, r3
 80183d4:	68bb      	ldr	r3, [r7, #8]
 80183d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80183da:	4413      	add	r3, r2
 80183dc:	4619      	mov	r1, r3
 80183de:	68f8      	ldr	r0, [r7, #12]
 80183e0:	f7ff fdbe 	bl	8017f60 <move_window>
 80183e4:	4603      	mov	r3, r0
 80183e6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80183e8:	7ffb      	ldrb	r3, [r7, #31]
 80183ea:	2b00      	cmp	r3, #0
 80183ec:	d15b      	bne.n	80184a6 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80183ee:	68fb      	ldr	r3, [r7, #12]
 80183f0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80183f4:	68bb      	ldr	r3, [r7, #8]
 80183f6:	005b      	lsls	r3, r3, #1
 80183f8:	68fa      	ldr	r2, [r7, #12]
 80183fa:	8992      	ldrh	r2, [r2, #12]
 80183fc:	fbb3 f0f2 	udiv	r0, r3, r2
 8018400:	fb00 f202 	mul.w	r2, r0, r2
 8018404:	1a9b      	subs	r3, r3, r2
 8018406:	440b      	add	r3, r1
 8018408:	687a      	ldr	r2, [r7, #4]
 801840a:	b292      	uxth	r2, r2
 801840c:	4611      	mov	r1, r2
 801840e:	4618      	mov	r0, r3
 8018410:	f7ff fb31 	bl	8017a76 <st_word>
			fs->wflag = 1;
 8018414:	68fb      	ldr	r3, [r7, #12]
 8018416:	2201      	movs	r2, #1
 8018418:	70da      	strb	r2, [r3, #3]
			break;
 801841a:	e047      	b.n	80184ac <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 801841c:	68fb      	ldr	r3, [r7, #12]
 801841e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8018420:	68fb      	ldr	r3, [r7, #12]
 8018422:	899b      	ldrh	r3, [r3, #12]
 8018424:	089b      	lsrs	r3, r3, #2
 8018426:	b29b      	uxth	r3, r3
 8018428:	4619      	mov	r1, r3
 801842a:	68bb      	ldr	r3, [r7, #8]
 801842c:	fbb3 f3f1 	udiv	r3, r3, r1
 8018430:	4413      	add	r3, r2
 8018432:	4619      	mov	r1, r3
 8018434:	68f8      	ldr	r0, [r7, #12]
 8018436:	f7ff fd93 	bl	8017f60 <move_window>
 801843a:	4603      	mov	r3, r0
 801843c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801843e:	7ffb      	ldrb	r3, [r7, #31]
 8018440:	2b00      	cmp	r3, #0
 8018442:	d132      	bne.n	80184aa <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8018444:	687b      	ldr	r3, [r7, #4]
 8018446:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 801844a:	68fb      	ldr	r3, [r7, #12]
 801844c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8018450:	68bb      	ldr	r3, [r7, #8]
 8018452:	009b      	lsls	r3, r3, #2
 8018454:	68fa      	ldr	r2, [r7, #12]
 8018456:	8992      	ldrh	r2, [r2, #12]
 8018458:	fbb3 f0f2 	udiv	r0, r3, r2
 801845c:	fb00 f202 	mul.w	r2, r0, r2
 8018460:	1a9b      	subs	r3, r3, r2
 8018462:	440b      	add	r3, r1
 8018464:	4618      	mov	r0, r3
 8018466:	f7ff fae3 	bl	8017a30 <ld_dword>
 801846a:	4603      	mov	r3, r0
 801846c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8018470:	4323      	orrs	r3, r4
 8018472:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8018474:	68fb      	ldr	r3, [r7, #12]
 8018476:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801847a:	68bb      	ldr	r3, [r7, #8]
 801847c:	009b      	lsls	r3, r3, #2
 801847e:	68fa      	ldr	r2, [r7, #12]
 8018480:	8992      	ldrh	r2, [r2, #12]
 8018482:	fbb3 f0f2 	udiv	r0, r3, r2
 8018486:	fb00 f202 	mul.w	r2, r0, r2
 801848a:	1a9b      	subs	r3, r3, r2
 801848c:	440b      	add	r3, r1
 801848e:	6879      	ldr	r1, [r7, #4]
 8018490:	4618      	mov	r0, r3
 8018492:	f7ff fb0b 	bl	8017aac <st_dword>
			fs->wflag = 1;
 8018496:	68fb      	ldr	r3, [r7, #12]
 8018498:	2201      	movs	r2, #1
 801849a:	70da      	strb	r2, [r3, #3]
			break;
 801849c:	e006      	b.n	80184ac <put_fat+0x22a>
			if (res != FR_OK) break;
 801849e:	bf00      	nop
 80184a0:	e004      	b.n	80184ac <put_fat+0x22a>
			if (res != FR_OK) break;
 80184a2:	bf00      	nop
 80184a4:	e002      	b.n	80184ac <put_fat+0x22a>
			if (res != FR_OK) break;
 80184a6:	bf00      	nop
 80184a8:	e000      	b.n	80184ac <put_fat+0x22a>
			if (res != FR_OK) break;
 80184aa:	bf00      	nop
		}
	}
	return res;
 80184ac:	7ffb      	ldrb	r3, [r7, #31]
}
 80184ae:	4618      	mov	r0, r3
 80184b0:	3724      	adds	r7, #36	; 0x24
 80184b2:	46bd      	mov	sp, r7
 80184b4:	bd90      	pop	{r4, r7, pc}

080184b6 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80184b6:	b580      	push	{r7, lr}
 80184b8:	b088      	sub	sp, #32
 80184ba:	af00      	add	r7, sp, #0
 80184bc:	60f8      	str	r0, [r7, #12]
 80184be:	60b9      	str	r1, [r7, #8]
 80184c0:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80184c2:	2300      	movs	r3, #0
 80184c4:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80184c6:	68fb      	ldr	r3, [r7, #12]
 80184c8:	681b      	ldr	r3, [r3, #0]
 80184ca:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80184cc:	68bb      	ldr	r3, [r7, #8]
 80184ce:	2b01      	cmp	r3, #1
 80184d0:	d904      	bls.n	80184dc <remove_chain+0x26>
 80184d2:	69bb      	ldr	r3, [r7, #24]
 80184d4:	69db      	ldr	r3, [r3, #28]
 80184d6:	68ba      	ldr	r2, [r7, #8]
 80184d8:	429a      	cmp	r2, r3
 80184da:	d301      	bcc.n	80184e0 <remove_chain+0x2a>
 80184dc:	2302      	movs	r3, #2
 80184de:	e04b      	b.n	8018578 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80184e0:	687b      	ldr	r3, [r7, #4]
 80184e2:	2b00      	cmp	r3, #0
 80184e4:	d00c      	beq.n	8018500 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80184e6:	f04f 32ff 	mov.w	r2, #4294967295
 80184ea:	6879      	ldr	r1, [r7, #4]
 80184ec:	69b8      	ldr	r0, [r7, #24]
 80184ee:	f7ff fec8 	bl	8018282 <put_fat>
 80184f2:	4603      	mov	r3, r0
 80184f4:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80184f6:	7ffb      	ldrb	r3, [r7, #31]
 80184f8:	2b00      	cmp	r3, #0
 80184fa:	d001      	beq.n	8018500 <remove_chain+0x4a>
 80184fc:	7ffb      	ldrb	r3, [r7, #31]
 80184fe:	e03b      	b.n	8018578 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8018500:	68b9      	ldr	r1, [r7, #8]
 8018502:	68f8      	ldr	r0, [r7, #12]
 8018504:	f7ff fde9 	bl	80180da <get_fat>
 8018508:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 801850a:	697b      	ldr	r3, [r7, #20]
 801850c:	2b00      	cmp	r3, #0
 801850e:	d031      	beq.n	8018574 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8018510:	697b      	ldr	r3, [r7, #20]
 8018512:	2b01      	cmp	r3, #1
 8018514:	d101      	bne.n	801851a <remove_chain+0x64>
 8018516:	2302      	movs	r3, #2
 8018518:	e02e      	b.n	8018578 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 801851a:	697b      	ldr	r3, [r7, #20]
 801851c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018520:	d101      	bne.n	8018526 <remove_chain+0x70>
 8018522:	2301      	movs	r3, #1
 8018524:	e028      	b.n	8018578 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8018526:	2200      	movs	r2, #0
 8018528:	68b9      	ldr	r1, [r7, #8]
 801852a:	69b8      	ldr	r0, [r7, #24]
 801852c:	f7ff fea9 	bl	8018282 <put_fat>
 8018530:	4603      	mov	r3, r0
 8018532:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8018534:	7ffb      	ldrb	r3, [r7, #31]
 8018536:	2b00      	cmp	r3, #0
 8018538:	d001      	beq.n	801853e <remove_chain+0x88>
 801853a:	7ffb      	ldrb	r3, [r7, #31]
 801853c:	e01c      	b.n	8018578 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 801853e:	69bb      	ldr	r3, [r7, #24]
 8018540:	699a      	ldr	r2, [r3, #24]
 8018542:	69bb      	ldr	r3, [r7, #24]
 8018544:	69db      	ldr	r3, [r3, #28]
 8018546:	3b02      	subs	r3, #2
 8018548:	429a      	cmp	r2, r3
 801854a:	d20b      	bcs.n	8018564 <remove_chain+0xae>
			fs->free_clst++;
 801854c:	69bb      	ldr	r3, [r7, #24]
 801854e:	699b      	ldr	r3, [r3, #24]
 8018550:	1c5a      	adds	r2, r3, #1
 8018552:	69bb      	ldr	r3, [r7, #24]
 8018554:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8018556:	69bb      	ldr	r3, [r7, #24]
 8018558:	791b      	ldrb	r3, [r3, #4]
 801855a:	f043 0301 	orr.w	r3, r3, #1
 801855e:	b2da      	uxtb	r2, r3
 8018560:	69bb      	ldr	r3, [r7, #24]
 8018562:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8018564:	697b      	ldr	r3, [r7, #20]
 8018566:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8018568:	69bb      	ldr	r3, [r7, #24]
 801856a:	69db      	ldr	r3, [r3, #28]
 801856c:	68ba      	ldr	r2, [r7, #8]
 801856e:	429a      	cmp	r2, r3
 8018570:	d3c6      	bcc.n	8018500 <remove_chain+0x4a>
 8018572:	e000      	b.n	8018576 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8018574:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8018576:	2300      	movs	r3, #0
}
 8018578:	4618      	mov	r0, r3
 801857a:	3720      	adds	r7, #32
 801857c:	46bd      	mov	sp, r7
 801857e:	bd80      	pop	{r7, pc}

08018580 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8018580:	b580      	push	{r7, lr}
 8018582:	b088      	sub	sp, #32
 8018584:	af00      	add	r7, sp, #0
 8018586:	6078      	str	r0, [r7, #4]
 8018588:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 801858a:	687b      	ldr	r3, [r7, #4]
 801858c:	681b      	ldr	r3, [r3, #0]
 801858e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8018590:	683b      	ldr	r3, [r7, #0]
 8018592:	2b00      	cmp	r3, #0
 8018594:	d10d      	bne.n	80185b2 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8018596:	693b      	ldr	r3, [r7, #16]
 8018598:	695b      	ldr	r3, [r3, #20]
 801859a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 801859c:	69bb      	ldr	r3, [r7, #24]
 801859e:	2b00      	cmp	r3, #0
 80185a0:	d004      	beq.n	80185ac <create_chain+0x2c>
 80185a2:	693b      	ldr	r3, [r7, #16]
 80185a4:	69db      	ldr	r3, [r3, #28]
 80185a6:	69ba      	ldr	r2, [r7, #24]
 80185a8:	429a      	cmp	r2, r3
 80185aa:	d31b      	bcc.n	80185e4 <create_chain+0x64>
 80185ac:	2301      	movs	r3, #1
 80185ae:	61bb      	str	r3, [r7, #24]
 80185b0:	e018      	b.n	80185e4 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80185b2:	6839      	ldr	r1, [r7, #0]
 80185b4:	6878      	ldr	r0, [r7, #4]
 80185b6:	f7ff fd90 	bl	80180da <get_fat>
 80185ba:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80185bc:	68fb      	ldr	r3, [r7, #12]
 80185be:	2b01      	cmp	r3, #1
 80185c0:	d801      	bhi.n	80185c6 <create_chain+0x46>
 80185c2:	2301      	movs	r3, #1
 80185c4:	e070      	b.n	80186a8 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80185c6:	68fb      	ldr	r3, [r7, #12]
 80185c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80185cc:	d101      	bne.n	80185d2 <create_chain+0x52>
 80185ce:	68fb      	ldr	r3, [r7, #12]
 80185d0:	e06a      	b.n	80186a8 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80185d2:	693b      	ldr	r3, [r7, #16]
 80185d4:	69db      	ldr	r3, [r3, #28]
 80185d6:	68fa      	ldr	r2, [r7, #12]
 80185d8:	429a      	cmp	r2, r3
 80185da:	d201      	bcs.n	80185e0 <create_chain+0x60>
 80185dc:	68fb      	ldr	r3, [r7, #12]
 80185de:	e063      	b.n	80186a8 <create_chain+0x128>
		scl = clst;
 80185e0:	683b      	ldr	r3, [r7, #0]
 80185e2:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80185e4:	69bb      	ldr	r3, [r7, #24]
 80185e6:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80185e8:	69fb      	ldr	r3, [r7, #28]
 80185ea:	3301      	adds	r3, #1
 80185ec:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80185ee:	693b      	ldr	r3, [r7, #16]
 80185f0:	69db      	ldr	r3, [r3, #28]
 80185f2:	69fa      	ldr	r2, [r7, #28]
 80185f4:	429a      	cmp	r2, r3
 80185f6:	d307      	bcc.n	8018608 <create_chain+0x88>
				ncl = 2;
 80185f8:	2302      	movs	r3, #2
 80185fa:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80185fc:	69fa      	ldr	r2, [r7, #28]
 80185fe:	69bb      	ldr	r3, [r7, #24]
 8018600:	429a      	cmp	r2, r3
 8018602:	d901      	bls.n	8018608 <create_chain+0x88>
 8018604:	2300      	movs	r3, #0
 8018606:	e04f      	b.n	80186a8 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8018608:	69f9      	ldr	r1, [r7, #28]
 801860a:	6878      	ldr	r0, [r7, #4]
 801860c:	f7ff fd65 	bl	80180da <get_fat>
 8018610:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8018612:	68fb      	ldr	r3, [r7, #12]
 8018614:	2b00      	cmp	r3, #0
 8018616:	d00e      	beq.n	8018636 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8018618:	68fb      	ldr	r3, [r7, #12]
 801861a:	2b01      	cmp	r3, #1
 801861c:	d003      	beq.n	8018626 <create_chain+0xa6>
 801861e:	68fb      	ldr	r3, [r7, #12]
 8018620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018624:	d101      	bne.n	801862a <create_chain+0xaa>
 8018626:	68fb      	ldr	r3, [r7, #12]
 8018628:	e03e      	b.n	80186a8 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 801862a:	69fa      	ldr	r2, [r7, #28]
 801862c:	69bb      	ldr	r3, [r7, #24]
 801862e:	429a      	cmp	r2, r3
 8018630:	d1da      	bne.n	80185e8 <create_chain+0x68>
 8018632:	2300      	movs	r3, #0
 8018634:	e038      	b.n	80186a8 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8018636:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8018638:	f04f 32ff 	mov.w	r2, #4294967295
 801863c:	69f9      	ldr	r1, [r7, #28]
 801863e:	6938      	ldr	r0, [r7, #16]
 8018640:	f7ff fe1f 	bl	8018282 <put_fat>
 8018644:	4603      	mov	r3, r0
 8018646:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8018648:	7dfb      	ldrb	r3, [r7, #23]
 801864a:	2b00      	cmp	r3, #0
 801864c:	d109      	bne.n	8018662 <create_chain+0xe2>
 801864e:	683b      	ldr	r3, [r7, #0]
 8018650:	2b00      	cmp	r3, #0
 8018652:	d006      	beq.n	8018662 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8018654:	69fa      	ldr	r2, [r7, #28]
 8018656:	6839      	ldr	r1, [r7, #0]
 8018658:	6938      	ldr	r0, [r7, #16]
 801865a:	f7ff fe12 	bl	8018282 <put_fat>
 801865e:	4603      	mov	r3, r0
 8018660:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8018662:	7dfb      	ldrb	r3, [r7, #23]
 8018664:	2b00      	cmp	r3, #0
 8018666:	d116      	bne.n	8018696 <create_chain+0x116>
		fs->last_clst = ncl;
 8018668:	693b      	ldr	r3, [r7, #16]
 801866a:	69fa      	ldr	r2, [r7, #28]
 801866c:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 801866e:	693b      	ldr	r3, [r7, #16]
 8018670:	699a      	ldr	r2, [r3, #24]
 8018672:	693b      	ldr	r3, [r7, #16]
 8018674:	69db      	ldr	r3, [r3, #28]
 8018676:	3b02      	subs	r3, #2
 8018678:	429a      	cmp	r2, r3
 801867a:	d804      	bhi.n	8018686 <create_chain+0x106>
 801867c:	693b      	ldr	r3, [r7, #16]
 801867e:	699b      	ldr	r3, [r3, #24]
 8018680:	1e5a      	subs	r2, r3, #1
 8018682:	693b      	ldr	r3, [r7, #16]
 8018684:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8018686:	693b      	ldr	r3, [r7, #16]
 8018688:	791b      	ldrb	r3, [r3, #4]
 801868a:	f043 0301 	orr.w	r3, r3, #1
 801868e:	b2da      	uxtb	r2, r3
 8018690:	693b      	ldr	r3, [r7, #16]
 8018692:	711a      	strb	r2, [r3, #4]
 8018694:	e007      	b.n	80186a6 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8018696:	7dfb      	ldrb	r3, [r7, #23]
 8018698:	2b01      	cmp	r3, #1
 801869a:	d102      	bne.n	80186a2 <create_chain+0x122>
 801869c:	f04f 33ff 	mov.w	r3, #4294967295
 80186a0:	e000      	b.n	80186a4 <create_chain+0x124>
 80186a2:	2301      	movs	r3, #1
 80186a4:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80186a6:	69fb      	ldr	r3, [r7, #28]
}
 80186a8:	4618      	mov	r0, r3
 80186aa:	3720      	adds	r7, #32
 80186ac:	46bd      	mov	sp, r7
 80186ae:	bd80      	pop	{r7, pc}

080186b0 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80186b0:	b480      	push	{r7}
 80186b2:	b087      	sub	sp, #28
 80186b4:	af00      	add	r7, sp, #0
 80186b6:	6078      	str	r0, [r7, #4]
 80186b8:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80186ba:	687b      	ldr	r3, [r7, #4]
 80186bc:	681b      	ldr	r3, [r3, #0]
 80186be:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80186c0:	687b      	ldr	r3, [r7, #4]
 80186c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80186c4:	3304      	adds	r3, #4
 80186c6:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80186c8:	68fb      	ldr	r3, [r7, #12]
 80186ca:	899b      	ldrh	r3, [r3, #12]
 80186cc:	461a      	mov	r2, r3
 80186ce:	683b      	ldr	r3, [r7, #0]
 80186d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80186d4:	68fa      	ldr	r2, [r7, #12]
 80186d6:	8952      	ldrh	r2, [r2, #10]
 80186d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80186dc:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80186de:	693b      	ldr	r3, [r7, #16]
 80186e0:	1d1a      	adds	r2, r3, #4
 80186e2:	613a      	str	r2, [r7, #16]
 80186e4:	681b      	ldr	r3, [r3, #0]
 80186e6:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80186e8:	68bb      	ldr	r3, [r7, #8]
 80186ea:	2b00      	cmp	r3, #0
 80186ec:	d101      	bne.n	80186f2 <clmt_clust+0x42>
 80186ee:	2300      	movs	r3, #0
 80186f0:	e010      	b.n	8018714 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 80186f2:	697a      	ldr	r2, [r7, #20]
 80186f4:	68bb      	ldr	r3, [r7, #8]
 80186f6:	429a      	cmp	r2, r3
 80186f8:	d307      	bcc.n	801870a <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 80186fa:	697a      	ldr	r2, [r7, #20]
 80186fc:	68bb      	ldr	r3, [r7, #8]
 80186fe:	1ad3      	subs	r3, r2, r3
 8018700:	617b      	str	r3, [r7, #20]
 8018702:	693b      	ldr	r3, [r7, #16]
 8018704:	3304      	adds	r3, #4
 8018706:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8018708:	e7e9      	b.n	80186de <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 801870a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 801870c:	693b      	ldr	r3, [r7, #16]
 801870e:	681a      	ldr	r2, [r3, #0]
 8018710:	697b      	ldr	r3, [r7, #20]
 8018712:	4413      	add	r3, r2
}
 8018714:	4618      	mov	r0, r3
 8018716:	371c      	adds	r7, #28
 8018718:	46bd      	mov	sp, r7
 801871a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801871e:	4770      	bx	lr

08018720 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8018720:	b580      	push	{r7, lr}
 8018722:	b086      	sub	sp, #24
 8018724:	af00      	add	r7, sp, #0
 8018726:	6078      	str	r0, [r7, #4]
 8018728:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 801872a:	687b      	ldr	r3, [r7, #4]
 801872c:	681b      	ldr	r3, [r3, #0]
 801872e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8018730:	683b      	ldr	r3, [r7, #0]
 8018732:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8018736:	d204      	bcs.n	8018742 <dir_sdi+0x22>
 8018738:	683b      	ldr	r3, [r7, #0]
 801873a:	f003 031f 	and.w	r3, r3, #31
 801873e:	2b00      	cmp	r3, #0
 8018740:	d001      	beq.n	8018746 <dir_sdi+0x26>
		return FR_INT_ERR;
 8018742:	2302      	movs	r3, #2
 8018744:	e071      	b.n	801882a <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8018746:	687b      	ldr	r3, [r7, #4]
 8018748:	683a      	ldr	r2, [r7, #0]
 801874a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 801874c:	687b      	ldr	r3, [r7, #4]
 801874e:	689b      	ldr	r3, [r3, #8]
 8018750:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8018752:	697b      	ldr	r3, [r7, #20]
 8018754:	2b00      	cmp	r3, #0
 8018756:	d106      	bne.n	8018766 <dir_sdi+0x46>
 8018758:	693b      	ldr	r3, [r7, #16]
 801875a:	781b      	ldrb	r3, [r3, #0]
 801875c:	2b02      	cmp	r3, #2
 801875e:	d902      	bls.n	8018766 <dir_sdi+0x46>
		clst = fs->dirbase;
 8018760:	693b      	ldr	r3, [r7, #16]
 8018762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018764:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8018766:	697b      	ldr	r3, [r7, #20]
 8018768:	2b00      	cmp	r3, #0
 801876a:	d10c      	bne.n	8018786 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 801876c:	683b      	ldr	r3, [r7, #0]
 801876e:	095b      	lsrs	r3, r3, #5
 8018770:	693a      	ldr	r2, [r7, #16]
 8018772:	8912      	ldrh	r2, [r2, #8]
 8018774:	4293      	cmp	r3, r2
 8018776:	d301      	bcc.n	801877c <dir_sdi+0x5c>
 8018778:	2302      	movs	r3, #2
 801877a:	e056      	b.n	801882a <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 801877c:	693b      	ldr	r3, [r7, #16]
 801877e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018780:	687b      	ldr	r3, [r7, #4]
 8018782:	61da      	str	r2, [r3, #28]
 8018784:	e02d      	b.n	80187e2 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8018786:	693b      	ldr	r3, [r7, #16]
 8018788:	895b      	ldrh	r3, [r3, #10]
 801878a:	461a      	mov	r2, r3
 801878c:	693b      	ldr	r3, [r7, #16]
 801878e:	899b      	ldrh	r3, [r3, #12]
 8018790:	fb02 f303 	mul.w	r3, r2, r3
 8018794:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8018796:	e019      	b.n	80187cc <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8018798:	687b      	ldr	r3, [r7, #4]
 801879a:	6979      	ldr	r1, [r7, #20]
 801879c:	4618      	mov	r0, r3
 801879e:	f7ff fc9c 	bl	80180da <get_fat>
 80187a2:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80187a4:	697b      	ldr	r3, [r7, #20]
 80187a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80187aa:	d101      	bne.n	80187b0 <dir_sdi+0x90>
 80187ac:	2301      	movs	r3, #1
 80187ae:	e03c      	b.n	801882a <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80187b0:	697b      	ldr	r3, [r7, #20]
 80187b2:	2b01      	cmp	r3, #1
 80187b4:	d904      	bls.n	80187c0 <dir_sdi+0xa0>
 80187b6:	693b      	ldr	r3, [r7, #16]
 80187b8:	69db      	ldr	r3, [r3, #28]
 80187ba:	697a      	ldr	r2, [r7, #20]
 80187bc:	429a      	cmp	r2, r3
 80187be:	d301      	bcc.n	80187c4 <dir_sdi+0xa4>
 80187c0:	2302      	movs	r3, #2
 80187c2:	e032      	b.n	801882a <dir_sdi+0x10a>
			ofs -= csz;
 80187c4:	683a      	ldr	r2, [r7, #0]
 80187c6:	68fb      	ldr	r3, [r7, #12]
 80187c8:	1ad3      	subs	r3, r2, r3
 80187ca:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80187cc:	683a      	ldr	r2, [r7, #0]
 80187ce:	68fb      	ldr	r3, [r7, #12]
 80187d0:	429a      	cmp	r2, r3
 80187d2:	d2e1      	bcs.n	8018798 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 80187d4:	6979      	ldr	r1, [r7, #20]
 80187d6:	6938      	ldr	r0, [r7, #16]
 80187d8:	f7ff fc60 	bl	801809c <clust2sect>
 80187dc:	4602      	mov	r2, r0
 80187de:	687b      	ldr	r3, [r7, #4]
 80187e0:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80187e2:	687b      	ldr	r3, [r7, #4]
 80187e4:	697a      	ldr	r2, [r7, #20]
 80187e6:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80187e8:	687b      	ldr	r3, [r7, #4]
 80187ea:	69db      	ldr	r3, [r3, #28]
 80187ec:	2b00      	cmp	r3, #0
 80187ee:	d101      	bne.n	80187f4 <dir_sdi+0xd4>
 80187f0:	2302      	movs	r3, #2
 80187f2:	e01a      	b.n	801882a <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80187f4:	687b      	ldr	r3, [r7, #4]
 80187f6:	69da      	ldr	r2, [r3, #28]
 80187f8:	693b      	ldr	r3, [r7, #16]
 80187fa:	899b      	ldrh	r3, [r3, #12]
 80187fc:	4619      	mov	r1, r3
 80187fe:	683b      	ldr	r3, [r7, #0]
 8018800:	fbb3 f3f1 	udiv	r3, r3, r1
 8018804:	441a      	add	r2, r3
 8018806:	687b      	ldr	r3, [r7, #4]
 8018808:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 801880a:	693b      	ldr	r3, [r7, #16]
 801880c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8018810:	693b      	ldr	r3, [r7, #16]
 8018812:	899b      	ldrh	r3, [r3, #12]
 8018814:	461a      	mov	r2, r3
 8018816:	683b      	ldr	r3, [r7, #0]
 8018818:	fbb3 f0f2 	udiv	r0, r3, r2
 801881c:	fb00 f202 	mul.w	r2, r0, r2
 8018820:	1a9b      	subs	r3, r3, r2
 8018822:	18ca      	adds	r2, r1, r3
 8018824:	687b      	ldr	r3, [r7, #4]
 8018826:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8018828:	2300      	movs	r3, #0
}
 801882a:	4618      	mov	r0, r3
 801882c:	3718      	adds	r7, #24
 801882e:	46bd      	mov	sp, r7
 8018830:	bd80      	pop	{r7, pc}

08018832 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8018832:	b580      	push	{r7, lr}
 8018834:	b086      	sub	sp, #24
 8018836:	af00      	add	r7, sp, #0
 8018838:	6078      	str	r0, [r7, #4]
 801883a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 801883c:	687b      	ldr	r3, [r7, #4]
 801883e:	681b      	ldr	r3, [r3, #0]
 8018840:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8018842:	687b      	ldr	r3, [r7, #4]
 8018844:	695b      	ldr	r3, [r3, #20]
 8018846:	3320      	adds	r3, #32
 8018848:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 801884a:	687b      	ldr	r3, [r7, #4]
 801884c:	69db      	ldr	r3, [r3, #28]
 801884e:	2b00      	cmp	r3, #0
 8018850:	d003      	beq.n	801885a <dir_next+0x28>
 8018852:	68bb      	ldr	r3, [r7, #8]
 8018854:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8018858:	d301      	bcc.n	801885e <dir_next+0x2c>
 801885a:	2304      	movs	r3, #4
 801885c:	e0bb      	b.n	80189d6 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 801885e:	68fb      	ldr	r3, [r7, #12]
 8018860:	899b      	ldrh	r3, [r3, #12]
 8018862:	461a      	mov	r2, r3
 8018864:	68bb      	ldr	r3, [r7, #8]
 8018866:	fbb3 f1f2 	udiv	r1, r3, r2
 801886a:	fb01 f202 	mul.w	r2, r1, r2
 801886e:	1a9b      	subs	r3, r3, r2
 8018870:	2b00      	cmp	r3, #0
 8018872:	f040 809d 	bne.w	80189b0 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8018876:	687b      	ldr	r3, [r7, #4]
 8018878:	69db      	ldr	r3, [r3, #28]
 801887a:	1c5a      	adds	r2, r3, #1
 801887c:	687b      	ldr	r3, [r7, #4]
 801887e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8018880:	687b      	ldr	r3, [r7, #4]
 8018882:	699b      	ldr	r3, [r3, #24]
 8018884:	2b00      	cmp	r3, #0
 8018886:	d10b      	bne.n	80188a0 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8018888:	68bb      	ldr	r3, [r7, #8]
 801888a:	095b      	lsrs	r3, r3, #5
 801888c:	68fa      	ldr	r2, [r7, #12]
 801888e:	8912      	ldrh	r2, [r2, #8]
 8018890:	4293      	cmp	r3, r2
 8018892:	f0c0 808d 	bcc.w	80189b0 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8018896:	687b      	ldr	r3, [r7, #4]
 8018898:	2200      	movs	r2, #0
 801889a:	61da      	str	r2, [r3, #28]
 801889c:	2304      	movs	r3, #4
 801889e:	e09a      	b.n	80189d6 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80188a0:	68fb      	ldr	r3, [r7, #12]
 80188a2:	899b      	ldrh	r3, [r3, #12]
 80188a4:	461a      	mov	r2, r3
 80188a6:	68bb      	ldr	r3, [r7, #8]
 80188a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80188ac:	68fa      	ldr	r2, [r7, #12]
 80188ae:	8952      	ldrh	r2, [r2, #10]
 80188b0:	3a01      	subs	r2, #1
 80188b2:	4013      	ands	r3, r2
 80188b4:	2b00      	cmp	r3, #0
 80188b6:	d17b      	bne.n	80189b0 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80188b8:	687a      	ldr	r2, [r7, #4]
 80188ba:	687b      	ldr	r3, [r7, #4]
 80188bc:	699b      	ldr	r3, [r3, #24]
 80188be:	4619      	mov	r1, r3
 80188c0:	4610      	mov	r0, r2
 80188c2:	f7ff fc0a 	bl	80180da <get_fat>
 80188c6:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80188c8:	697b      	ldr	r3, [r7, #20]
 80188ca:	2b01      	cmp	r3, #1
 80188cc:	d801      	bhi.n	80188d2 <dir_next+0xa0>
 80188ce:	2302      	movs	r3, #2
 80188d0:	e081      	b.n	80189d6 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80188d2:	697b      	ldr	r3, [r7, #20]
 80188d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80188d8:	d101      	bne.n	80188de <dir_next+0xac>
 80188da:	2301      	movs	r3, #1
 80188dc:	e07b      	b.n	80189d6 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80188de:	68fb      	ldr	r3, [r7, #12]
 80188e0:	69db      	ldr	r3, [r3, #28]
 80188e2:	697a      	ldr	r2, [r7, #20]
 80188e4:	429a      	cmp	r2, r3
 80188e6:	d359      	bcc.n	801899c <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80188e8:	683b      	ldr	r3, [r7, #0]
 80188ea:	2b00      	cmp	r3, #0
 80188ec:	d104      	bne.n	80188f8 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 80188ee:	687b      	ldr	r3, [r7, #4]
 80188f0:	2200      	movs	r2, #0
 80188f2:	61da      	str	r2, [r3, #28]
 80188f4:	2304      	movs	r3, #4
 80188f6:	e06e      	b.n	80189d6 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80188f8:	687a      	ldr	r2, [r7, #4]
 80188fa:	687b      	ldr	r3, [r7, #4]
 80188fc:	699b      	ldr	r3, [r3, #24]
 80188fe:	4619      	mov	r1, r3
 8018900:	4610      	mov	r0, r2
 8018902:	f7ff fe3d 	bl	8018580 <create_chain>
 8018906:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8018908:	697b      	ldr	r3, [r7, #20]
 801890a:	2b00      	cmp	r3, #0
 801890c:	d101      	bne.n	8018912 <dir_next+0xe0>
 801890e:	2307      	movs	r3, #7
 8018910:	e061      	b.n	80189d6 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8018912:	697b      	ldr	r3, [r7, #20]
 8018914:	2b01      	cmp	r3, #1
 8018916:	d101      	bne.n	801891c <dir_next+0xea>
 8018918:	2302      	movs	r3, #2
 801891a:	e05c      	b.n	80189d6 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801891c:	697b      	ldr	r3, [r7, #20]
 801891e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018922:	d101      	bne.n	8018928 <dir_next+0xf6>
 8018924:	2301      	movs	r3, #1
 8018926:	e056      	b.n	80189d6 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8018928:	68f8      	ldr	r0, [r7, #12]
 801892a:	f7ff fad5 	bl	8017ed8 <sync_window>
 801892e:	4603      	mov	r3, r0
 8018930:	2b00      	cmp	r3, #0
 8018932:	d001      	beq.n	8018938 <dir_next+0x106>
 8018934:	2301      	movs	r3, #1
 8018936:	e04e      	b.n	80189d6 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8018938:	68fb      	ldr	r3, [r7, #12]
 801893a:	f103 0038 	add.w	r0, r3, #56	; 0x38
 801893e:	68fb      	ldr	r3, [r7, #12]
 8018940:	899b      	ldrh	r3, [r3, #12]
 8018942:	461a      	mov	r2, r3
 8018944:	2100      	movs	r1, #0
 8018946:	f7ff f8fe 	bl	8017b46 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801894a:	2300      	movs	r3, #0
 801894c:	613b      	str	r3, [r7, #16]
 801894e:	6979      	ldr	r1, [r7, #20]
 8018950:	68f8      	ldr	r0, [r7, #12]
 8018952:	f7ff fba3 	bl	801809c <clust2sect>
 8018956:	4602      	mov	r2, r0
 8018958:	68fb      	ldr	r3, [r7, #12]
 801895a:	635a      	str	r2, [r3, #52]	; 0x34
 801895c:	e012      	b.n	8018984 <dir_next+0x152>
						fs->wflag = 1;
 801895e:	68fb      	ldr	r3, [r7, #12]
 8018960:	2201      	movs	r2, #1
 8018962:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8018964:	68f8      	ldr	r0, [r7, #12]
 8018966:	f7ff fab7 	bl	8017ed8 <sync_window>
 801896a:	4603      	mov	r3, r0
 801896c:	2b00      	cmp	r3, #0
 801896e:	d001      	beq.n	8018974 <dir_next+0x142>
 8018970:	2301      	movs	r3, #1
 8018972:	e030      	b.n	80189d6 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8018974:	693b      	ldr	r3, [r7, #16]
 8018976:	3301      	adds	r3, #1
 8018978:	613b      	str	r3, [r7, #16]
 801897a:	68fb      	ldr	r3, [r7, #12]
 801897c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801897e:	1c5a      	adds	r2, r3, #1
 8018980:	68fb      	ldr	r3, [r7, #12]
 8018982:	635a      	str	r2, [r3, #52]	; 0x34
 8018984:	68fb      	ldr	r3, [r7, #12]
 8018986:	895b      	ldrh	r3, [r3, #10]
 8018988:	461a      	mov	r2, r3
 801898a:	693b      	ldr	r3, [r7, #16]
 801898c:	4293      	cmp	r3, r2
 801898e:	d3e6      	bcc.n	801895e <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8018990:	68fb      	ldr	r3, [r7, #12]
 8018992:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8018994:	693b      	ldr	r3, [r7, #16]
 8018996:	1ad2      	subs	r2, r2, r3
 8018998:	68fb      	ldr	r3, [r7, #12]
 801899a:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 801899c:	687b      	ldr	r3, [r7, #4]
 801899e:	697a      	ldr	r2, [r7, #20]
 80189a0:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80189a2:	6979      	ldr	r1, [r7, #20]
 80189a4:	68f8      	ldr	r0, [r7, #12]
 80189a6:	f7ff fb79 	bl	801809c <clust2sect>
 80189aa:	4602      	mov	r2, r0
 80189ac:	687b      	ldr	r3, [r7, #4]
 80189ae:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80189b0:	687b      	ldr	r3, [r7, #4]
 80189b2:	68ba      	ldr	r2, [r7, #8]
 80189b4:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80189b6:	68fb      	ldr	r3, [r7, #12]
 80189b8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80189bc:	68fb      	ldr	r3, [r7, #12]
 80189be:	899b      	ldrh	r3, [r3, #12]
 80189c0:	461a      	mov	r2, r3
 80189c2:	68bb      	ldr	r3, [r7, #8]
 80189c4:	fbb3 f0f2 	udiv	r0, r3, r2
 80189c8:	fb00 f202 	mul.w	r2, r0, r2
 80189cc:	1a9b      	subs	r3, r3, r2
 80189ce:	18ca      	adds	r2, r1, r3
 80189d0:	687b      	ldr	r3, [r7, #4]
 80189d2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80189d4:	2300      	movs	r3, #0
}
 80189d6:	4618      	mov	r0, r3
 80189d8:	3718      	adds	r7, #24
 80189da:	46bd      	mov	sp, r7
 80189dc:	bd80      	pop	{r7, pc}

080189de <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80189de:	b580      	push	{r7, lr}
 80189e0:	b086      	sub	sp, #24
 80189e2:	af00      	add	r7, sp, #0
 80189e4:	6078      	str	r0, [r7, #4]
 80189e6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80189e8:	687b      	ldr	r3, [r7, #4]
 80189ea:	681b      	ldr	r3, [r3, #0]
 80189ec:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80189ee:	2100      	movs	r1, #0
 80189f0:	6878      	ldr	r0, [r7, #4]
 80189f2:	f7ff fe95 	bl	8018720 <dir_sdi>
 80189f6:	4603      	mov	r3, r0
 80189f8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80189fa:	7dfb      	ldrb	r3, [r7, #23]
 80189fc:	2b00      	cmp	r3, #0
 80189fe:	d12b      	bne.n	8018a58 <dir_alloc+0x7a>
		n = 0;
 8018a00:	2300      	movs	r3, #0
 8018a02:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8018a04:	687b      	ldr	r3, [r7, #4]
 8018a06:	69db      	ldr	r3, [r3, #28]
 8018a08:	4619      	mov	r1, r3
 8018a0a:	68f8      	ldr	r0, [r7, #12]
 8018a0c:	f7ff faa8 	bl	8017f60 <move_window>
 8018a10:	4603      	mov	r3, r0
 8018a12:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8018a14:	7dfb      	ldrb	r3, [r7, #23]
 8018a16:	2b00      	cmp	r3, #0
 8018a18:	d11d      	bne.n	8018a56 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8018a1a:	687b      	ldr	r3, [r7, #4]
 8018a1c:	6a1b      	ldr	r3, [r3, #32]
 8018a1e:	781b      	ldrb	r3, [r3, #0]
 8018a20:	2be5      	cmp	r3, #229	; 0xe5
 8018a22:	d004      	beq.n	8018a2e <dir_alloc+0x50>
 8018a24:	687b      	ldr	r3, [r7, #4]
 8018a26:	6a1b      	ldr	r3, [r3, #32]
 8018a28:	781b      	ldrb	r3, [r3, #0]
 8018a2a:	2b00      	cmp	r3, #0
 8018a2c:	d107      	bne.n	8018a3e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8018a2e:	693b      	ldr	r3, [r7, #16]
 8018a30:	3301      	adds	r3, #1
 8018a32:	613b      	str	r3, [r7, #16]
 8018a34:	693a      	ldr	r2, [r7, #16]
 8018a36:	683b      	ldr	r3, [r7, #0]
 8018a38:	429a      	cmp	r2, r3
 8018a3a:	d102      	bne.n	8018a42 <dir_alloc+0x64>
 8018a3c:	e00c      	b.n	8018a58 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8018a3e:	2300      	movs	r3, #0
 8018a40:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8018a42:	2101      	movs	r1, #1
 8018a44:	6878      	ldr	r0, [r7, #4]
 8018a46:	f7ff fef4 	bl	8018832 <dir_next>
 8018a4a:	4603      	mov	r3, r0
 8018a4c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8018a4e:	7dfb      	ldrb	r3, [r7, #23]
 8018a50:	2b00      	cmp	r3, #0
 8018a52:	d0d7      	beq.n	8018a04 <dir_alloc+0x26>
 8018a54:	e000      	b.n	8018a58 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8018a56:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8018a58:	7dfb      	ldrb	r3, [r7, #23]
 8018a5a:	2b04      	cmp	r3, #4
 8018a5c:	d101      	bne.n	8018a62 <dir_alloc+0x84>
 8018a5e:	2307      	movs	r3, #7
 8018a60:	75fb      	strb	r3, [r7, #23]
	return res;
 8018a62:	7dfb      	ldrb	r3, [r7, #23]
}
 8018a64:	4618      	mov	r0, r3
 8018a66:	3718      	adds	r7, #24
 8018a68:	46bd      	mov	sp, r7
 8018a6a:	bd80      	pop	{r7, pc}

08018a6c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8018a6c:	b580      	push	{r7, lr}
 8018a6e:	b084      	sub	sp, #16
 8018a70:	af00      	add	r7, sp, #0
 8018a72:	6078      	str	r0, [r7, #4]
 8018a74:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8018a76:	683b      	ldr	r3, [r7, #0]
 8018a78:	331a      	adds	r3, #26
 8018a7a:	4618      	mov	r0, r3
 8018a7c:	f7fe ffc0 	bl	8017a00 <ld_word>
 8018a80:	4603      	mov	r3, r0
 8018a82:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8018a84:	687b      	ldr	r3, [r7, #4]
 8018a86:	781b      	ldrb	r3, [r3, #0]
 8018a88:	2b03      	cmp	r3, #3
 8018a8a:	d109      	bne.n	8018aa0 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8018a8c:	683b      	ldr	r3, [r7, #0]
 8018a8e:	3314      	adds	r3, #20
 8018a90:	4618      	mov	r0, r3
 8018a92:	f7fe ffb5 	bl	8017a00 <ld_word>
 8018a96:	4603      	mov	r3, r0
 8018a98:	041b      	lsls	r3, r3, #16
 8018a9a:	68fa      	ldr	r2, [r7, #12]
 8018a9c:	4313      	orrs	r3, r2
 8018a9e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8018aa0:	68fb      	ldr	r3, [r7, #12]
}
 8018aa2:	4618      	mov	r0, r3
 8018aa4:	3710      	adds	r7, #16
 8018aa6:	46bd      	mov	sp, r7
 8018aa8:	bd80      	pop	{r7, pc}

08018aaa <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8018aaa:	b580      	push	{r7, lr}
 8018aac:	b084      	sub	sp, #16
 8018aae:	af00      	add	r7, sp, #0
 8018ab0:	60f8      	str	r0, [r7, #12]
 8018ab2:	60b9      	str	r1, [r7, #8]
 8018ab4:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8018ab6:	68bb      	ldr	r3, [r7, #8]
 8018ab8:	331a      	adds	r3, #26
 8018aba:	687a      	ldr	r2, [r7, #4]
 8018abc:	b292      	uxth	r2, r2
 8018abe:	4611      	mov	r1, r2
 8018ac0:	4618      	mov	r0, r3
 8018ac2:	f7fe ffd8 	bl	8017a76 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8018ac6:	68fb      	ldr	r3, [r7, #12]
 8018ac8:	781b      	ldrb	r3, [r3, #0]
 8018aca:	2b03      	cmp	r3, #3
 8018acc:	d109      	bne.n	8018ae2 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8018ace:	68bb      	ldr	r3, [r7, #8]
 8018ad0:	f103 0214 	add.w	r2, r3, #20
 8018ad4:	687b      	ldr	r3, [r7, #4]
 8018ad6:	0c1b      	lsrs	r3, r3, #16
 8018ad8:	b29b      	uxth	r3, r3
 8018ada:	4619      	mov	r1, r3
 8018adc:	4610      	mov	r0, r2
 8018ade:	f7fe ffca 	bl	8017a76 <st_word>
	}
}
 8018ae2:	bf00      	nop
 8018ae4:	3710      	adds	r7, #16
 8018ae6:	46bd      	mov	sp, r7
 8018ae8:	bd80      	pop	{r7, pc}
	...

08018aec <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8018aec:	b590      	push	{r4, r7, lr}
 8018aee:	b087      	sub	sp, #28
 8018af0:	af00      	add	r7, sp, #0
 8018af2:	6078      	str	r0, [r7, #4]
 8018af4:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8018af6:	683b      	ldr	r3, [r7, #0]
 8018af8:	331a      	adds	r3, #26
 8018afa:	4618      	mov	r0, r3
 8018afc:	f7fe ff80 	bl	8017a00 <ld_word>
 8018b00:	4603      	mov	r3, r0
 8018b02:	2b00      	cmp	r3, #0
 8018b04:	d001      	beq.n	8018b0a <cmp_lfn+0x1e>
 8018b06:	2300      	movs	r3, #0
 8018b08:	e059      	b.n	8018bbe <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8018b0a:	683b      	ldr	r3, [r7, #0]
 8018b0c:	781b      	ldrb	r3, [r3, #0]
 8018b0e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8018b12:	1e5a      	subs	r2, r3, #1
 8018b14:	4613      	mov	r3, r2
 8018b16:	005b      	lsls	r3, r3, #1
 8018b18:	4413      	add	r3, r2
 8018b1a:	009b      	lsls	r3, r3, #2
 8018b1c:	4413      	add	r3, r2
 8018b1e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8018b20:	2301      	movs	r3, #1
 8018b22:	81fb      	strh	r3, [r7, #14]
 8018b24:	2300      	movs	r3, #0
 8018b26:	613b      	str	r3, [r7, #16]
 8018b28:	e033      	b.n	8018b92 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8018b2a:	4a27      	ldr	r2, [pc, #156]	; (8018bc8 <cmp_lfn+0xdc>)
 8018b2c:	693b      	ldr	r3, [r7, #16]
 8018b2e:	4413      	add	r3, r2
 8018b30:	781b      	ldrb	r3, [r3, #0]
 8018b32:	461a      	mov	r2, r3
 8018b34:	683b      	ldr	r3, [r7, #0]
 8018b36:	4413      	add	r3, r2
 8018b38:	4618      	mov	r0, r3
 8018b3a:	f7fe ff61 	bl	8017a00 <ld_word>
 8018b3e:	4603      	mov	r3, r0
 8018b40:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8018b42:	89fb      	ldrh	r3, [r7, #14]
 8018b44:	2b00      	cmp	r3, #0
 8018b46:	d01a      	beq.n	8018b7e <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8018b48:	697b      	ldr	r3, [r7, #20]
 8018b4a:	2bfe      	cmp	r3, #254	; 0xfe
 8018b4c:	d812      	bhi.n	8018b74 <cmp_lfn+0x88>
 8018b4e:	89bb      	ldrh	r3, [r7, #12]
 8018b50:	4618      	mov	r0, r3
 8018b52:	f001 fe11 	bl	801a778 <ff_wtoupper>
 8018b56:	4603      	mov	r3, r0
 8018b58:	461c      	mov	r4, r3
 8018b5a:	697b      	ldr	r3, [r7, #20]
 8018b5c:	1c5a      	adds	r2, r3, #1
 8018b5e:	617a      	str	r2, [r7, #20]
 8018b60:	005b      	lsls	r3, r3, #1
 8018b62:	687a      	ldr	r2, [r7, #4]
 8018b64:	4413      	add	r3, r2
 8018b66:	881b      	ldrh	r3, [r3, #0]
 8018b68:	4618      	mov	r0, r3
 8018b6a:	f001 fe05 	bl	801a778 <ff_wtoupper>
 8018b6e:	4603      	mov	r3, r0
 8018b70:	429c      	cmp	r4, r3
 8018b72:	d001      	beq.n	8018b78 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8018b74:	2300      	movs	r3, #0
 8018b76:	e022      	b.n	8018bbe <cmp_lfn+0xd2>
			}
			wc = uc;
 8018b78:	89bb      	ldrh	r3, [r7, #12]
 8018b7a:	81fb      	strh	r3, [r7, #14]
 8018b7c:	e006      	b.n	8018b8c <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8018b7e:	89bb      	ldrh	r3, [r7, #12]
 8018b80:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8018b84:	4293      	cmp	r3, r2
 8018b86:	d001      	beq.n	8018b8c <cmp_lfn+0xa0>
 8018b88:	2300      	movs	r3, #0
 8018b8a:	e018      	b.n	8018bbe <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8018b8c:	693b      	ldr	r3, [r7, #16]
 8018b8e:	3301      	adds	r3, #1
 8018b90:	613b      	str	r3, [r7, #16]
 8018b92:	693b      	ldr	r3, [r7, #16]
 8018b94:	2b0c      	cmp	r3, #12
 8018b96:	d9c8      	bls.n	8018b2a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8018b98:	683b      	ldr	r3, [r7, #0]
 8018b9a:	781b      	ldrb	r3, [r3, #0]
 8018b9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8018ba0:	2b00      	cmp	r3, #0
 8018ba2:	d00b      	beq.n	8018bbc <cmp_lfn+0xd0>
 8018ba4:	89fb      	ldrh	r3, [r7, #14]
 8018ba6:	2b00      	cmp	r3, #0
 8018ba8:	d008      	beq.n	8018bbc <cmp_lfn+0xd0>
 8018baa:	697b      	ldr	r3, [r7, #20]
 8018bac:	005b      	lsls	r3, r3, #1
 8018bae:	687a      	ldr	r2, [r7, #4]
 8018bb0:	4413      	add	r3, r2
 8018bb2:	881b      	ldrh	r3, [r3, #0]
 8018bb4:	2b00      	cmp	r3, #0
 8018bb6:	d001      	beq.n	8018bbc <cmp_lfn+0xd0>
 8018bb8:	2300      	movs	r3, #0
 8018bba:	e000      	b.n	8018bbe <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8018bbc:	2301      	movs	r3, #1
}
 8018bbe:	4618      	mov	r0, r3
 8018bc0:	371c      	adds	r7, #28
 8018bc2:	46bd      	mov	sp, r7
 8018bc4:	bd90      	pop	{r4, r7, pc}
 8018bc6:	bf00      	nop
 8018bc8:	080204e8 	.word	0x080204e8

08018bcc <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8018bcc:	b580      	push	{r7, lr}
 8018bce:	b088      	sub	sp, #32
 8018bd0:	af00      	add	r7, sp, #0
 8018bd2:	60f8      	str	r0, [r7, #12]
 8018bd4:	60b9      	str	r1, [r7, #8]
 8018bd6:	4611      	mov	r1, r2
 8018bd8:	461a      	mov	r2, r3
 8018bda:	460b      	mov	r3, r1
 8018bdc:	71fb      	strb	r3, [r7, #7]
 8018bde:	4613      	mov	r3, r2
 8018be0:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8018be2:	68bb      	ldr	r3, [r7, #8]
 8018be4:	330d      	adds	r3, #13
 8018be6:	79ba      	ldrb	r2, [r7, #6]
 8018be8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8018bea:	68bb      	ldr	r3, [r7, #8]
 8018bec:	330b      	adds	r3, #11
 8018bee:	220f      	movs	r2, #15
 8018bf0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8018bf2:	68bb      	ldr	r3, [r7, #8]
 8018bf4:	330c      	adds	r3, #12
 8018bf6:	2200      	movs	r2, #0
 8018bf8:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8018bfa:	68bb      	ldr	r3, [r7, #8]
 8018bfc:	331a      	adds	r3, #26
 8018bfe:	2100      	movs	r1, #0
 8018c00:	4618      	mov	r0, r3
 8018c02:	f7fe ff38 	bl	8017a76 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8018c06:	79fb      	ldrb	r3, [r7, #7]
 8018c08:	1e5a      	subs	r2, r3, #1
 8018c0a:	4613      	mov	r3, r2
 8018c0c:	005b      	lsls	r3, r3, #1
 8018c0e:	4413      	add	r3, r2
 8018c10:	009b      	lsls	r3, r3, #2
 8018c12:	4413      	add	r3, r2
 8018c14:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8018c16:	2300      	movs	r3, #0
 8018c18:	82fb      	strh	r3, [r7, #22]
 8018c1a:	2300      	movs	r3, #0
 8018c1c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8018c1e:	8afb      	ldrh	r3, [r7, #22]
 8018c20:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8018c24:	4293      	cmp	r3, r2
 8018c26:	d007      	beq.n	8018c38 <put_lfn+0x6c>
 8018c28:	69fb      	ldr	r3, [r7, #28]
 8018c2a:	1c5a      	adds	r2, r3, #1
 8018c2c:	61fa      	str	r2, [r7, #28]
 8018c2e:	005b      	lsls	r3, r3, #1
 8018c30:	68fa      	ldr	r2, [r7, #12]
 8018c32:	4413      	add	r3, r2
 8018c34:	881b      	ldrh	r3, [r3, #0]
 8018c36:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8018c38:	4a17      	ldr	r2, [pc, #92]	; (8018c98 <put_lfn+0xcc>)
 8018c3a:	69bb      	ldr	r3, [r7, #24]
 8018c3c:	4413      	add	r3, r2
 8018c3e:	781b      	ldrb	r3, [r3, #0]
 8018c40:	461a      	mov	r2, r3
 8018c42:	68bb      	ldr	r3, [r7, #8]
 8018c44:	4413      	add	r3, r2
 8018c46:	8afa      	ldrh	r2, [r7, #22]
 8018c48:	4611      	mov	r1, r2
 8018c4a:	4618      	mov	r0, r3
 8018c4c:	f7fe ff13 	bl	8017a76 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8018c50:	8afb      	ldrh	r3, [r7, #22]
 8018c52:	2b00      	cmp	r3, #0
 8018c54:	d102      	bne.n	8018c5c <put_lfn+0x90>
 8018c56:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018c5a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8018c5c:	69bb      	ldr	r3, [r7, #24]
 8018c5e:	3301      	adds	r3, #1
 8018c60:	61bb      	str	r3, [r7, #24]
 8018c62:	69bb      	ldr	r3, [r7, #24]
 8018c64:	2b0c      	cmp	r3, #12
 8018c66:	d9da      	bls.n	8018c1e <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8018c68:	8afb      	ldrh	r3, [r7, #22]
 8018c6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8018c6e:	4293      	cmp	r3, r2
 8018c70:	d006      	beq.n	8018c80 <put_lfn+0xb4>
 8018c72:	69fb      	ldr	r3, [r7, #28]
 8018c74:	005b      	lsls	r3, r3, #1
 8018c76:	68fa      	ldr	r2, [r7, #12]
 8018c78:	4413      	add	r3, r2
 8018c7a:	881b      	ldrh	r3, [r3, #0]
 8018c7c:	2b00      	cmp	r3, #0
 8018c7e:	d103      	bne.n	8018c88 <put_lfn+0xbc>
 8018c80:	79fb      	ldrb	r3, [r7, #7]
 8018c82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018c86:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8018c88:	68bb      	ldr	r3, [r7, #8]
 8018c8a:	79fa      	ldrb	r2, [r7, #7]
 8018c8c:	701a      	strb	r2, [r3, #0]
}
 8018c8e:	bf00      	nop
 8018c90:	3720      	adds	r7, #32
 8018c92:	46bd      	mov	sp, r7
 8018c94:	bd80      	pop	{r7, pc}
 8018c96:	bf00      	nop
 8018c98:	080204e8 	.word	0x080204e8

08018c9c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8018c9c:	b580      	push	{r7, lr}
 8018c9e:	b08c      	sub	sp, #48	; 0x30
 8018ca0:	af00      	add	r7, sp, #0
 8018ca2:	60f8      	str	r0, [r7, #12]
 8018ca4:	60b9      	str	r1, [r7, #8]
 8018ca6:	607a      	str	r2, [r7, #4]
 8018ca8:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8018caa:	220b      	movs	r2, #11
 8018cac:	68b9      	ldr	r1, [r7, #8]
 8018cae:	68f8      	ldr	r0, [r7, #12]
 8018cb0:	f7fe ff28 	bl	8017b04 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8018cb4:	683b      	ldr	r3, [r7, #0]
 8018cb6:	2b05      	cmp	r3, #5
 8018cb8:	d929      	bls.n	8018d0e <gen_numname+0x72>
		sr = seq;
 8018cba:	683b      	ldr	r3, [r7, #0]
 8018cbc:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8018cbe:	e020      	b.n	8018d02 <gen_numname+0x66>
			wc = *lfn++;
 8018cc0:	687b      	ldr	r3, [r7, #4]
 8018cc2:	1c9a      	adds	r2, r3, #2
 8018cc4:	607a      	str	r2, [r7, #4]
 8018cc6:	881b      	ldrh	r3, [r3, #0]
 8018cc8:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8018cca:	2300      	movs	r3, #0
 8018ccc:	62bb      	str	r3, [r7, #40]	; 0x28
 8018cce:	e015      	b.n	8018cfc <gen_numname+0x60>
				sr = (sr << 1) + (wc & 1);
 8018cd0:	69fb      	ldr	r3, [r7, #28]
 8018cd2:	005a      	lsls	r2, r3, #1
 8018cd4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018cd6:	f003 0301 	and.w	r3, r3, #1
 8018cda:	4413      	add	r3, r2
 8018cdc:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8018cde:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018ce0:	085b      	lsrs	r3, r3, #1
 8018ce2:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8018ce4:	69fb      	ldr	r3, [r7, #28]
 8018ce6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8018cea:	2b00      	cmp	r3, #0
 8018cec:	d003      	beq.n	8018cf6 <gen_numname+0x5a>
 8018cee:	69fa      	ldr	r2, [r7, #28]
 8018cf0:	4b30      	ldr	r3, [pc, #192]	; (8018db4 <gen_numname+0x118>)
 8018cf2:	4053      	eors	r3, r2
 8018cf4:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8018cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018cf8:	3301      	adds	r3, #1
 8018cfa:	62bb      	str	r3, [r7, #40]	; 0x28
 8018cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018cfe:	2b0f      	cmp	r3, #15
 8018d00:	d9e6      	bls.n	8018cd0 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8018d02:	687b      	ldr	r3, [r7, #4]
 8018d04:	881b      	ldrh	r3, [r3, #0]
 8018d06:	2b00      	cmp	r3, #0
 8018d08:	d1da      	bne.n	8018cc0 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8018d0a:	69fb      	ldr	r3, [r7, #28]
 8018d0c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8018d0e:	2307      	movs	r3, #7
 8018d10:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8018d12:	683b      	ldr	r3, [r7, #0]
 8018d14:	b2db      	uxtb	r3, r3
 8018d16:	f003 030f 	and.w	r3, r3, #15
 8018d1a:	b2db      	uxtb	r3, r3
 8018d1c:	3330      	adds	r3, #48	; 0x30
 8018d1e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8018d22:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018d26:	2b39      	cmp	r3, #57	; 0x39
 8018d28:	d904      	bls.n	8018d34 <gen_numname+0x98>
 8018d2a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018d2e:	3307      	adds	r3, #7
 8018d30:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8018d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018d36:	1e5a      	subs	r2, r3, #1
 8018d38:	62ba      	str	r2, [r7, #40]	; 0x28
 8018d3a:	3330      	adds	r3, #48	; 0x30
 8018d3c:	443b      	add	r3, r7
 8018d3e:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8018d42:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8018d46:	683b      	ldr	r3, [r7, #0]
 8018d48:	091b      	lsrs	r3, r3, #4
 8018d4a:	603b      	str	r3, [r7, #0]
	} while (seq);
 8018d4c:	683b      	ldr	r3, [r7, #0]
 8018d4e:	2b00      	cmp	r3, #0
 8018d50:	d1df      	bne.n	8018d12 <gen_numname+0x76>
	ns[i] = '~';
 8018d52:	f107 0214 	add.w	r2, r7, #20
 8018d56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018d58:	4413      	add	r3, r2
 8018d5a:	227e      	movs	r2, #126	; 0x7e
 8018d5c:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8018d5e:	2300      	movs	r3, #0
 8018d60:	627b      	str	r3, [r7, #36]	; 0x24
 8018d62:	e002      	b.n	8018d6a <gen_numname+0xce>
 8018d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d66:	3301      	adds	r3, #1
 8018d68:	627b      	str	r3, [r7, #36]	; 0x24
 8018d6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018d6e:	429a      	cmp	r2, r3
 8018d70:	d205      	bcs.n	8018d7e <gen_numname+0xe2>
 8018d72:	68fa      	ldr	r2, [r7, #12]
 8018d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d76:	4413      	add	r3, r2
 8018d78:	781b      	ldrb	r3, [r3, #0]
 8018d7a:	2b20      	cmp	r3, #32
 8018d7c:	d1f2      	bne.n	8018d64 <gen_numname+0xc8>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8018d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018d80:	2b07      	cmp	r3, #7
 8018d82:	d807      	bhi.n	8018d94 <gen_numname+0xf8>
 8018d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018d86:	1c5a      	adds	r2, r3, #1
 8018d88:	62ba      	str	r2, [r7, #40]	; 0x28
 8018d8a:	3330      	adds	r3, #48	; 0x30
 8018d8c:	443b      	add	r3, r7
 8018d8e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8018d92:	e000      	b.n	8018d96 <gen_numname+0xfa>
 8018d94:	2120      	movs	r1, #32
 8018d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018d98:	1c5a      	adds	r2, r3, #1
 8018d9a:	627a      	str	r2, [r7, #36]	; 0x24
 8018d9c:	68fa      	ldr	r2, [r7, #12]
 8018d9e:	4413      	add	r3, r2
 8018da0:	460a      	mov	r2, r1
 8018da2:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8018da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018da6:	2b07      	cmp	r3, #7
 8018da8:	d9e9      	bls.n	8018d7e <gen_numname+0xe2>
}
 8018daa:	bf00      	nop
 8018dac:	bf00      	nop
 8018dae:	3730      	adds	r7, #48	; 0x30
 8018db0:	46bd      	mov	sp, r7
 8018db2:	bd80      	pop	{r7, pc}
 8018db4:	00011021 	.word	0x00011021

08018db8 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8018db8:	b480      	push	{r7}
 8018dba:	b085      	sub	sp, #20
 8018dbc:	af00      	add	r7, sp, #0
 8018dbe:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8018dc0:	2300      	movs	r3, #0
 8018dc2:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8018dc4:	230b      	movs	r3, #11
 8018dc6:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8018dc8:	7bfb      	ldrb	r3, [r7, #15]
 8018dca:	b2da      	uxtb	r2, r3
 8018dcc:	0852      	lsrs	r2, r2, #1
 8018dce:	01db      	lsls	r3, r3, #7
 8018dd0:	4313      	orrs	r3, r2
 8018dd2:	b2da      	uxtb	r2, r3
 8018dd4:	687b      	ldr	r3, [r7, #4]
 8018dd6:	1c59      	adds	r1, r3, #1
 8018dd8:	6079      	str	r1, [r7, #4]
 8018dda:	781b      	ldrb	r3, [r3, #0]
 8018ddc:	4413      	add	r3, r2
 8018dde:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8018de0:	68bb      	ldr	r3, [r7, #8]
 8018de2:	3b01      	subs	r3, #1
 8018de4:	60bb      	str	r3, [r7, #8]
 8018de6:	68bb      	ldr	r3, [r7, #8]
 8018de8:	2b00      	cmp	r3, #0
 8018dea:	d1ed      	bne.n	8018dc8 <sum_sfn+0x10>
	return sum;
 8018dec:	7bfb      	ldrb	r3, [r7, #15]
}
 8018dee:	4618      	mov	r0, r3
 8018df0:	3714      	adds	r7, #20
 8018df2:	46bd      	mov	sp, r7
 8018df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018df8:	4770      	bx	lr

08018dfa <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8018dfa:	b580      	push	{r7, lr}
 8018dfc:	b086      	sub	sp, #24
 8018dfe:	af00      	add	r7, sp, #0
 8018e00:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8018e02:	687b      	ldr	r3, [r7, #4]
 8018e04:	681b      	ldr	r3, [r3, #0]
 8018e06:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8018e08:	2100      	movs	r1, #0
 8018e0a:	6878      	ldr	r0, [r7, #4]
 8018e0c:	f7ff fc88 	bl	8018720 <dir_sdi>
 8018e10:	4603      	mov	r3, r0
 8018e12:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8018e14:	7dfb      	ldrb	r3, [r7, #23]
 8018e16:	2b00      	cmp	r3, #0
 8018e18:	d001      	beq.n	8018e1e <dir_find+0x24>
 8018e1a:	7dfb      	ldrb	r3, [r7, #23]
 8018e1c:	e0a9      	b.n	8018f72 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8018e1e:	23ff      	movs	r3, #255	; 0xff
 8018e20:	753b      	strb	r3, [r7, #20]
 8018e22:	7d3b      	ldrb	r3, [r7, #20]
 8018e24:	757b      	strb	r3, [r7, #21]
 8018e26:	687b      	ldr	r3, [r7, #4]
 8018e28:	f04f 32ff 	mov.w	r2, #4294967295
 8018e2c:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8018e2e:	687b      	ldr	r3, [r7, #4]
 8018e30:	69db      	ldr	r3, [r3, #28]
 8018e32:	4619      	mov	r1, r3
 8018e34:	6938      	ldr	r0, [r7, #16]
 8018e36:	f7ff f893 	bl	8017f60 <move_window>
 8018e3a:	4603      	mov	r3, r0
 8018e3c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8018e3e:	7dfb      	ldrb	r3, [r7, #23]
 8018e40:	2b00      	cmp	r3, #0
 8018e42:	f040 8090 	bne.w	8018f66 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8018e46:	687b      	ldr	r3, [r7, #4]
 8018e48:	6a1b      	ldr	r3, [r3, #32]
 8018e4a:	781b      	ldrb	r3, [r3, #0]
 8018e4c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8018e4e:	7dbb      	ldrb	r3, [r7, #22]
 8018e50:	2b00      	cmp	r3, #0
 8018e52:	d102      	bne.n	8018e5a <dir_find+0x60>
 8018e54:	2304      	movs	r3, #4
 8018e56:	75fb      	strb	r3, [r7, #23]
 8018e58:	e08a      	b.n	8018f70 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8018e5a:	687b      	ldr	r3, [r7, #4]
 8018e5c:	6a1b      	ldr	r3, [r3, #32]
 8018e5e:	330b      	adds	r3, #11
 8018e60:	781b      	ldrb	r3, [r3, #0]
 8018e62:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8018e66:	73fb      	strb	r3, [r7, #15]
 8018e68:	687b      	ldr	r3, [r7, #4]
 8018e6a:	7bfa      	ldrb	r2, [r7, #15]
 8018e6c:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8018e6e:	7dbb      	ldrb	r3, [r7, #22]
 8018e70:	2be5      	cmp	r3, #229	; 0xe5
 8018e72:	d007      	beq.n	8018e84 <dir_find+0x8a>
 8018e74:	7bfb      	ldrb	r3, [r7, #15]
 8018e76:	f003 0308 	and.w	r3, r3, #8
 8018e7a:	2b00      	cmp	r3, #0
 8018e7c:	d009      	beq.n	8018e92 <dir_find+0x98>
 8018e7e:	7bfb      	ldrb	r3, [r7, #15]
 8018e80:	2b0f      	cmp	r3, #15
 8018e82:	d006      	beq.n	8018e92 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8018e84:	23ff      	movs	r3, #255	; 0xff
 8018e86:	757b      	strb	r3, [r7, #21]
 8018e88:	687b      	ldr	r3, [r7, #4]
 8018e8a:	f04f 32ff 	mov.w	r2, #4294967295
 8018e8e:	631a      	str	r2, [r3, #48]	; 0x30
 8018e90:	e05e      	b.n	8018f50 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8018e92:	7bfb      	ldrb	r3, [r7, #15]
 8018e94:	2b0f      	cmp	r3, #15
 8018e96:	d136      	bne.n	8018f06 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8018e98:	687b      	ldr	r3, [r7, #4]
 8018e9a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8018e9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8018ea2:	2b00      	cmp	r3, #0
 8018ea4:	d154      	bne.n	8018f50 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8018ea6:	7dbb      	ldrb	r3, [r7, #22]
 8018ea8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8018eac:	2b00      	cmp	r3, #0
 8018eae:	d00d      	beq.n	8018ecc <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8018eb0:	687b      	ldr	r3, [r7, #4]
 8018eb2:	6a1b      	ldr	r3, [r3, #32]
 8018eb4:	7b5b      	ldrb	r3, [r3, #13]
 8018eb6:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8018eb8:	7dbb      	ldrb	r3, [r7, #22]
 8018eba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8018ebe:	75bb      	strb	r3, [r7, #22]
 8018ec0:	7dbb      	ldrb	r3, [r7, #22]
 8018ec2:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8018ec4:	687b      	ldr	r3, [r7, #4]
 8018ec6:	695a      	ldr	r2, [r3, #20]
 8018ec8:	687b      	ldr	r3, [r7, #4]
 8018eca:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8018ecc:	7dba      	ldrb	r2, [r7, #22]
 8018ece:	7d7b      	ldrb	r3, [r7, #21]
 8018ed0:	429a      	cmp	r2, r3
 8018ed2:	d115      	bne.n	8018f00 <dir_find+0x106>
 8018ed4:	687b      	ldr	r3, [r7, #4]
 8018ed6:	6a1b      	ldr	r3, [r3, #32]
 8018ed8:	330d      	adds	r3, #13
 8018eda:	781b      	ldrb	r3, [r3, #0]
 8018edc:	7d3a      	ldrb	r2, [r7, #20]
 8018ede:	429a      	cmp	r2, r3
 8018ee0:	d10e      	bne.n	8018f00 <dir_find+0x106>
 8018ee2:	693b      	ldr	r3, [r7, #16]
 8018ee4:	691a      	ldr	r2, [r3, #16]
 8018ee6:	687b      	ldr	r3, [r7, #4]
 8018ee8:	6a1b      	ldr	r3, [r3, #32]
 8018eea:	4619      	mov	r1, r3
 8018eec:	4610      	mov	r0, r2
 8018eee:	f7ff fdfd 	bl	8018aec <cmp_lfn>
 8018ef2:	4603      	mov	r3, r0
 8018ef4:	2b00      	cmp	r3, #0
 8018ef6:	d003      	beq.n	8018f00 <dir_find+0x106>
 8018ef8:	7d7b      	ldrb	r3, [r7, #21]
 8018efa:	3b01      	subs	r3, #1
 8018efc:	b2db      	uxtb	r3, r3
 8018efe:	e000      	b.n	8018f02 <dir_find+0x108>
 8018f00:	23ff      	movs	r3, #255	; 0xff
 8018f02:	757b      	strb	r3, [r7, #21]
 8018f04:	e024      	b.n	8018f50 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8018f06:	7d7b      	ldrb	r3, [r7, #21]
 8018f08:	2b00      	cmp	r3, #0
 8018f0a:	d109      	bne.n	8018f20 <dir_find+0x126>
 8018f0c:	687b      	ldr	r3, [r7, #4]
 8018f0e:	6a1b      	ldr	r3, [r3, #32]
 8018f10:	4618      	mov	r0, r3
 8018f12:	f7ff ff51 	bl	8018db8 <sum_sfn>
 8018f16:	4603      	mov	r3, r0
 8018f18:	461a      	mov	r2, r3
 8018f1a:	7d3b      	ldrb	r3, [r7, #20]
 8018f1c:	4293      	cmp	r3, r2
 8018f1e:	d024      	beq.n	8018f6a <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8018f20:	687b      	ldr	r3, [r7, #4]
 8018f22:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8018f26:	f003 0301 	and.w	r3, r3, #1
 8018f2a:	2b00      	cmp	r3, #0
 8018f2c:	d10a      	bne.n	8018f44 <dir_find+0x14a>
 8018f2e:	687b      	ldr	r3, [r7, #4]
 8018f30:	6a18      	ldr	r0, [r3, #32]
 8018f32:	687b      	ldr	r3, [r7, #4]
 8018f34:	3324      	adds	r3, #36	; 0x24
 8018f36:	220b      	movs	r2, #11
 8018f38:	4619      	mov	r1, r3
 8018f3a:	f7fe fe1f 	bl	8017b7c <mem_cmp>
 8018f3e:	4603      	mov	r3, r0
 8018f40:	2b00      	cmp	r3, #0
 8018f42:	d014      	beq.n	8018f6e <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8018f44:	23ff      	movs	r3, #255	; 0xff
 8018f46:	757b      	strb	r3, [r7, #21]
 8018f48:	687b      	ldr	r3, [r7, #4]
 8018f4a:	f04f 32ff 	mov.w	r2, #4294967295
 8018f4e:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8018f50:	2100      	movs	r1, #0
 8018f52:	6878      	ldr	r0, [r7, #4]
 8018f54:	f7ff fc6d 	bl	8018832 <dir_next>
 8018f58:	4603      	mov	r3, r0
 8018f5a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8018f5c:	7dfb      	ldrb	r3, [r7, #23]
 8018f5e:	2b00      	cmp	r3, #0
 8018f60:	f43f af65 	beq.w	8018e2e <dir_find+0x34>
 8018f64:	e004      	b.n	8018f70 <dir_find+0x176>
		if (res != FR_OK) break;
 8018f66:	bf00      	nop
 8018f68:	e002      	b.n	8018f70 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8018f6a:	bf00      	nop
 8018f6c:	e000      	b.n	8018f70 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8018f6e:	bf00      	nop

	return res;
 8018f70:	7dfb      	ldrb	r3, [r7, #23]
}
 8018f72:	4618      	mov	r0, r3
 8018f74:	3718      	adds	r7, #24
 8018f76:	46bd      	mov	sp, r7
 8018f78:	bd80      	pop	{r7, pc}
	...

08018f7c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8018f7c:	b580      	push	{r7, lr}
 8018f7e:	b08c      	sub	sp, #48	; 0x30
 8018f80:	af00      	add	r7, sp, #0
 8018f82:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8018f84:	687b      	ldr	r3, [r7, #4]
 8018f86:	681b      	ldr	r3, [r3, #0]
 8018f88:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8018f8a:	687b      	ldr	r3, [r7, #4]
 8018f8c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8018f90:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8018f94:	2b00      	cmp	r3, #0
 8018f96:	d001      	beq.n	8018f9c <dir_register+0x20>
 8018f98:	2306      	movs	r3, #6
 8018f9a:	e0e0      	b.n	801915e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8018f9c:	2300      	movs	r3, #0
 8018f9e:	627b      	str	r3, [r7, #36]	; 0x24
 8018fa0:	e002      	b.n	8018fa8 <dir_register+0x2c>
 8018fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018fa4:	3301      	adds	r3, #1
 8018fa6:	627b      	str	r3, [r7, #36]	; 0x24
 8018fa8:	69fb      	ldr	r3, [r7, #28]
 8018faa:	691a      	ldr	r2, [r3, #16]
 8018fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018fae:	005b      	lsls	r3, r3, #1
 8018fb0:	4413      	add	r3, r2
 8018fb2:	881b      	ldrh	r3, [r3, #0]
 8018fb4:	2b00      	cmp	r3, #0
 8018fb6:	d1f4      	bne.n	8018fa2 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8018fb8:	687b      	ldr	r3, [r7, #4]
 8018fba:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8018fbe:	f107 030c 	add.w	r3, r7, #12
 8018fc2:	220c      	movs	r2, #12
 8018fc4:	4618      	mov	r0, r3
 8018fc6:	f7fe fd9d 	bl	8017b04 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8018fca:	7dfb      	ldrb	r3, [r7, #23]
 8018fcc:	f003 0301 	and.w	r3, r3, #1
 8018fd0:	2b00      	cmp	r3, #0
 8018fd2:	d032      	beq.n	801903a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8018fd4:	687b      	ldr	r3, [r7, #4]
 8018fd6:	2240      	movs	r2, #64	; 0x40
 8018fd8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8018fdc:	2301      	movs	r3, #1
 8018fde:	62bb      	str	r3, [r7, #40]	; 0x28
 8018fe0:	e016      	b.n	8019010 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8018fe2:	687b      	ldr	r3, [r7, #4]
 8018fe4:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8018fe8:	69fb      	ldr	r3, [r7, #28]
 8018fea:	691a      	ldr	r2, [r3, #16]
 8018fec:	f107 010c 	add.w	r1, r7, #12
 8018ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018ff2:	f7ff fe53 	bl	8018c9c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8018ff6:	6878      	ldr	r0, [r7, #4]
 8018ff8:	f7ff feff 	bl	8018dfa <dir_find>
 8018ffc:	4603      	mov	r3, r0
 8018ffe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8019002:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8019006:	2b00      	cmp	r3, #0
 8019008:	d106      	bne.n	8019018 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 801900a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801900c:	3301      	adds	r3, #1
 801900e:	62bb      	str	r3, [r7, #40]	; 0x28
 8019010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019012:	2b63      	cmp	r3, #99	; 0x63
 8019014:	d9e5      	bls.n	8018fe2 <dir_register+0x66>
 8019016:	e000      	b.n	801901a <dir_register+0x9e>
			if (res != FR_OK) break;
 8019018:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 801901a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801901c:	2b64      	cmp	r3, #100	; 0x64
 801901e:	d101      	bne.n	8019024 <dir_register+0xa8>
 8019020:	2307      	movs	r3, #7
 8019022:	e09c      	b.n	801915e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8019024:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8019028:	2b04      	cmp	r3, #4
 801902a:	d002      	beq.n	8019032 <dir_register+0xb6>
 801902c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8019030:	e095      	b.n	801915e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8019032:	7dfa      	ldrb	r2, [r7, #23]
 8019034:	687b      	ldr	r3, [r7, #4]
 8019036:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 801903a:	7dfb      	ldrb	r3, [r7, #23]
 801903c:	f003 0302 	and.w	r3, r3, #2
 8019040:	2b00      	cmp	r3, #0
 8019042:	d007      	beq.n	8019054 <dir_register+0xd8>
 8019044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019046:	330c      	adds	r3, #12
 8019048:	4a47      	ldr	r2, [pc, #284]	; (8019168 <dir_register+0x1ec>)
 801904a:	fba2 2303 	umull	r2, r3, r2, r3
 801904e:	089b      	lsrs	r3, r3, #2
 8019050:	3301      	adds	r3, #1
 8019052:	e000      	b.n	8019056 <dir_register+0xda>
 8019054:	2301      	movs	r3, #1
 8019056:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8019058:	6a39      	ldr	r1, [r7, #32]
 801905a:	6878      	ldr	r0, [r7, #4]
 801905c:	f7ff fcbf 	bl	80189de <dir_alloc>
 8019060:	4603      	mov	r3, r0
 8019062:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8019066:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801906a:	2b00      	cmp	r3, #0
 801906c:	d148      	bne.n	8019100 <dir_register+0x184>
 801906e:	6a3b      	ldr	r3, [r7, #32]
 8019070:	3b01      	subs	r3, #1
 8019072:	623b      	str	r3, [r7, #32]
 8019074:	6a3b      	ldr	r3, [r7, #32]
 8019076:	2b00      	cmp	r3, #0
 8019078:	d042      	beq.n	8019100 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 801907a:	687b      	ldr	r3, [r7, #4]
 801907c:	695a      	ldr	r2, [r3, #20]
 801907e:	6a3b      	ldr	r3, [r7, #32]
 8019080:	015b      	lsls	r3, r3, #5
 8019082:	1ad3      	subs	r3, r2, r3
 8019084:	4619      	mov	r1, r3
 8019086:	6878      	ldr	r0, [r7, #4]
 8019088:	f7ff fb4a 	bl	8018720 <dir_sdi>
 801908c:	4603      	mov	r3, r0
 801908e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8019092:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8019096:	2b00      	cmp	r3, #0
 8019098:	d132      	bne.n	8019100 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 801909a:	687b      	ldr	r3, [r7, #4]
 801909c:	3324      	adds	r3, #36	; 0x24
 801909e:	4618      	mov	r0, r3
 80190a0:	f7ff fe8a 	bl	8018db8 <sum_sfn>
 80190a4:	4603      	mov	r3, r0
 80190a6:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 80190a8:	687b      	ldr	r3, [r7, #4]
 80190aa:	69db      	ldr	r3, [r3, #28]
 80190ac:	4619      	mov	r1, r3
 80190ae:	69f8      	ldr	r0, [r7, #28]
 80190b0:	f7fe ff56 	bl	8017f60 <move_window>
 80190b4:	4603      	mov	r3, r0
 80190b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 80190ba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80190be:	2b00      	cmp	r3, #0
 80190c0:	d11d      	bne.n	80190fe <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80190c2:	69fb      	ldr	r3, [r7, #28]
 80190c4:	6918      	ldr	r0, [r3, #16]
 80190c6:	687b      	ldr	r3, [r7, #4]
 80190c8:	6a19      	ldr	r1, [r3, #32]
 80190ca:	6a3b      	ldr	r3, [r7, #32]
 80190cc:	b2da      	uxtb	r2, r3
 80190ce:	7efb      	ldrb	r3, [r7, #27]
 80190d0:	f7ff fd7c 	bl	8018bcc <put_lfn>
				fs->wflag = 1;
 80190d4:	69fb      	ldr	r3, [r7, #28]
 80190d6:	2201      	movs	r2, #1
 80190d8:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80190da:	2100      	movs	r1, #0
 80190dc:	6878      	ldr	r0, [r7, #4]
 80190de:	f7ff fba8 	bl	8018832 <dir_next>
 80190e2:	4603      	mov	r3, r0
 80190e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 80190e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80190ec:	2b00      	cmp	r3, #0
 80190ee:	d107      	bne.n	8019100 <dir_register+0x184>
 80190f0:	6a3b      	ldr	r3, [r7, #32]
 80190f2:	3b01      	subs	r3, #1
 80190f4:	623b      	str	r3, [r7, #32]
 80190f6:	6a3b      	ldr	r3, [r7, #32]
 80190f8:	2b00      	cmp	r3, #0
 80190fa:	d1d5      	bne.n	80190a8 <dir_register+0x12c>
 80190fc:	e000      	b.n	8019100 <dir_register+0x184>
				if (res != FR_OK) break;
 80190fe:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8019100:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8019104:	2b00      	cmp	r3, #0
 8019106:	d128      	bne.n	801915a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8019108:	687b      	ldr	r3, [r7, #4]
 801910a:	69db      	ldr	r3, [r3, #28]
 801910c:	4619      	mov	r1, r3
 801910e:	69f8      	ldr	r0, [r7, #28]
 8019110:	f7fe ff26 	bl	8017f60 <move_window>
 8019114:	4603      	mov	r3, r0
 8019116:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 801911a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801911e:	2b00      	cmp	r3, #0
 8019120:	d11b      	bne.n	801915a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8019122:	687b      	ldr	r3, [r7, #4]
 8019124:	6a1b      	ldr	r3, [r3, #32]
 8019126:	2220      	movs	r2, #32
 8019128:	2100      	movs	r1, #0
 801912a:	4618      	mov	r0, r3
 801912c:	f7fe fd0b 	bl	8017b46 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8019130:	687b      	ldr	r3, [r7, #4]
 8019132:	6a18      	ldr	r0, [r3, #32]
 8019134:	687b      	ldr	r3, [r7, #4]
 8019136:	3324      	adds	r3, #36	; 0x24
 8019138:	220b      	movs	r2, #11
 801913a:	4619      	mov	r1, r3
 801913c:	f7fe fce2 	bl	8017b04 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8019140:	687b      	ldr	r3, [r7, #4]
 8019142:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8019146:	687b      	ldr	r3, [r7, #4]
 8019148:	6a1b      	ldr	r3, [r3, #32]
 801914a:	330c      	adds	r3, #12
 801914c:	f002 0218 	and.w	r2, r2, #24
 8019150:	b2d2      	uxtb	r2, r2
 8019152:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8019154:	69fb      	ldr	r3, [r7, #28]
 8019156:	2201      	movs	r2, #1
 8019158:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801915a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 801915e:	4618      	mov	r0, r3
 8019160:	3730      	adds	r7, #48	; 0x30
 8019162:	46bd      	mov	sp, r7
 8019164:	bd80      	pop	{r7, pc}
 8019166:	bf00      	nop
 8019168:	4ec4ec4f 	.word	0x4ec4ec4f

0801916c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 801916c:	b580      	push	{r7, lr}
 801916e:	b08a      	sub	sp, #40	; 0x28
 8019170:	af00      	add	r7, sp, #0
 8019172:	6078      	str	r0, [r7, #4]
 8019174:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8019176:	683b      	ldr	r3, [r7, #0]
 8019178:	681b      	ldr	r3, [r3, #0]
 801917a:	613b      	str	r3, [r7, #16]
 801917c:	687b      	ldr	r3, [r7, #4]
 801917e:	681b      	ldr	r3, [r3, #0]
 8019180:	691b      	ldr	r3, [r3, #16]
 8019182:	60fb      	str	r3, [r7, #12]
 8019184:	2300      	movs	r3, #0
 8019186:	617b      	str	r3, [r7, #20]
 8019188:	697b      	ldr	r3, [r7, #20]
 801918a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 801918c:	69bb      	ldr	r3, [r7, #24]
 801918e:	1c5a      	adds	r2, r3, #1
 8019190:	61ba      	str	r2, [r7, #24]
 8019192:	693a      	ldr	r2, [r7, #16]
 8019194:	4413      	add	r3, r2
 8019196:	781b      	ldrb	r3, [r3, #0]
 8019198:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 801919a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801919c:	2b1f      	cmp	r3, #31
 801919e:	d940      	bls.n	8019222 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 80191a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80191a2:	2b2f      	cmp	r3, #47	; 0x2f
 80191a4:	d006      	beq.n	80191b4 <create_name+0x48>
 80191a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80191a8:	2b5c      	cmp	r3, #92	; 0x5c
 80191aa:	d110      	bne.n	80191ce <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80191ac:	e002      	b.n	80191b4 <create_name+0x48>
 80191ae:	69bb      	ldr	r3, [r7, #24]
 80191b0:	3301      	adds	r3, #1
 80191b2:	61bb      	str	r3, [r7, #24]
 80191b4:	693a      	ldr	r2, [r7, #16]
 80191b6:	69bb      	ldr	r3, [r7, #24]
 80191b8:	4413      	add	r3, r2
 80191ba:	781b      	ldrb	r3, [r3, #0]
 80191bc:	2b2f      	cmp	r3, #47	; 0x2f
 80191be:	d0f6      	beq.n	80191ae <create_name+0x42>
 80191c0:	693a      	ldr	r2, [r7, #16]
 80191c2:	69bb      	ldr	r3, [r7, #24]
 80191c4:	4413      	add	r3, r2
 80191c6:	781b      	ldrb	r3, [r3, #0]
 80191c8:	2b5c      	cmp	r3, #92	; 0x5c
 80191ca:	d0f0      	beq.n	80191ae <create_name+0x42>
			break;
 80191cc:	e02a      	b.n	8019224 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80191ce:	697b      	ldr	r3, [r7, #20]
 80191d0:	2bfe      	cmp	r3, #254	; 0xfe
 80191d2:	d901      	bls.n	80191d8 <create_name+0x6c>
 80191d4:	2306      	movs	r3, #6
 80191d6:	e17d      	b.n	80194d4 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 80191d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80191da:	b2db      	uxtb	r3, r3
 80191dc:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80191de:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80191e0:	2101      	movs	r1, #1
 80191e2:	4618      	mov	r0, r3
 80191e4:	f001 fa8c 	bl	801a700 <ff_convert>
 80191e8:	4603      	mov	r3, r0
 80191ea:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80191ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80191ee:	2b00      	cmp	r3, #0
 80191f0:	d101      	bne.n	80191f6 <create_name+0x8a>
 80191f2:	2306      	movs	r3, #6
 80191f4:	e16e      	b.n	80194d4 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80191f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80191f8:	2b7f      	cmp	r3, #127	; 0x7f
 80191fa:	d809      	bhi.n	8019210 <create_name+0xa4>
 80191fc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80191fe:	4619      	mov	r1, r3
 8019200:	488d      	ldr	r0, [pc, #564]	; (8019438 <create_name+0x2cc>)
 8019202:	f7fe fce2 	bl	8017bca <chk_chr>
 8019206:	4603      	mov	r3, r0
 8019208:	2b00      	cmp	r3, #0
 801920a:	d001      	beq.n	8019210 <create_name+0xa4>
 801920c:	2306      	movs	r3, #6
 801920e:	e161      	b.n	80194d4 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8019210:	697b      	ldr	r3, [r7, #20]
 8019212:	1c5a      	adds	r2, r3, #1
 8019214:	617a      	str	r2, [r7, #20]
 8019216:	005b      	lsls	r3, r3, #1
 8019218:	68fa      	ldr	r2, [r7, #12]
 801921a:	4413      	add	r3, r2
 801921c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801921e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8019220:	e7b4      	b.n	801918c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8019222:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8019224:	693a      	ldr	r2, [r7, #16]
 8019226:	69bb      	ldr	r3, [r7, #24]
 8019228:	441a      	add	r2, r3
 801922a:	683b      	ldr	r3, [r7, #0]
 801922c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801922e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8019230:	2b1f      	cmp	r3, #31
 8019232:	d801      	bhi.n	8019238 <create_name+0xcc>
 8019234:	2304      	movs	r3, #4
 8019236:	e000      	b.n	801923a <create_name+0xce>
 8019238:	2300      	movs	r3, #0
 801923a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 801923e:	e011      	b.n	8019264 <create_name+0xf8>
		w = lfn[di - 1];
 8019240:	697a      	ldr	r2, [r7, #20]
 8019242:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8019246:	4413      	add	r3, r2
 8019248:	005b      	lsls	r3, r3, #1
 801924a:	68fa      	ldr	r2, [r7, #12]
 801924c:	4413      	add	r3, r2
 801924e:	881b      	ldrh	r3, [r3, #0]
 8019250:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8019252:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8019254:	2b20      	cmp	r3, #32
 8019256:	d002      	beq.n	801925e <create_name+0xf2>
 8019258:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801925a:	2b2e      	cmp	r3, #46	; 0x2e
 801925c:	d106      	bne.n	801926c <create_name+0x100>
		di--;
 801925e:	697b      	ldr	r3, [r7, #20]
 8019260:	3b01      	subs	r3, #1
 8019262:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8019264:	697b      	ldr	r3, [r7, #20]
 8019266:	2b00      	cmp	r3, #0
 8019268:	d1ea      	bne.n	8019240 <create_name+0xd4>
 801926a:	e000      	b.n	801926e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 801926c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 801926e:	697b      	ldr	r3, [r7, #20]
 8019270:	005b      	lsls	r3, r3, #1
 8019272:	68fa      	ldr	r2, [r7, #12]
 8019274:	4413      	add	r3, r2
 8019276:	2200      	movs	r2, #0
 8019278:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 801927a:	697b      	ldr	r3, [r7, #20]
 801927c:	2b00      	cmp	r3, #0
 801927e:	d101      	bne.n	8019284 <create_name+0x118>
 8019280:	2306      	movs	r3, #6
 8019282:	e127      	b.n	80194d4 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8019284:	687b      	ldr	r3, [r7, #4]
 8019286:	3324      	adds	r3, #36	; 0x24
 8019288:	220b      	movs	r2, #11
 801928a:	2120      	movs	r1, #32
 801928c:	4618      	mov	r0, r3
 801928e:	f7fe fc5a 	bl	8017b46 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8019292:	2300      	movs	r3, #0
 8019294:	61bb      	str	r3, [r7, #24]
 8019296:	e002      	b.n	801929e <create_name+0x132>
 8019298:	69bb      	ldr	r3, [r7, #24]
 801929a:	3301      	adds	r3, #1
 801929c:	61bb      	str	r3, [r7, #24]
 801929e:	69bb      	ldr	r3, [r7, #24]
 80192a0:	005b      	lsls	r3, r3, #1
 80192a2:	68fa      	ldr	r2, [r7, #12]
 80192a4:	4413      	add	r3, r2
 80192a6:	881b      	ldrh	r3, [r3, #0]
 80192a8:	2b20      	cmp	r3, #32
 80192aa:	d0f5      	beq.n	8019298 <create_name+0x12c>
 80192ac:	69bb      	ldr	r3, [r7, #24]
 80192ae:	005b      	lsls	r3, r3, #1
 80192b0:	68fa      	ldr	r2, [r7, #12]
 80192b2:	4413      	add	r3, r2
 80192b4:	881b      	ldrh	r3, [r3, #0]
 80192b6:	2b2e      	cmp	r3, #46	; 0x2e
 80192b8:	d0ee      	beq.n	8019298 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 80192ba:	69bb      	ldr	r3, [r7, #24]
 80192bc:	2b00      	cmp	r3, #0
 80192be:	d009      	beq.n	80192d4 <create_name+0x168>
 80192c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80192c4:	f043 0303 	orr.w	r3, r3, #3
 80192c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80192cc:	e002      	b.n	80192d4 <create_name+0x168>
 80192ce:	697b      	ldr	r3, [r7, #20]
 80192d0:	3b01      	subs	r3, #1
 80192d2:	617b      	str	r3, [r7, #20]
 80192d4:	697b      	ldr	r3, [r7, #20]
 80192d6:	2b00      	cmp	r3, #0
 80192d8:	d009      	beq.n	80192ee <create_name+0x182>
 80192da:	697a      	ldr	r2, [r7, #20]
 80192dc:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80192e0:	4413      	add	r3, r2
 80192e2:	005b      	lsls	r3, r3, #1
 80192e4:	68fa      	ldr	r2, [r7, #12]
 80192e6:	4413      	add	r3, r2
 80192e8:	881b      	ldrh	r3, [r3, #0]
 80192ea:	2b2e      	cmp	r3, #46	; 0x2e
 80192ec:	d1ef      	bne.n	80192ce <create_name+0x162>

	i = b = 0; ni = 8;
 80192ee:	2300      	movs	r3, #0
 80192f0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80192f4:	2300      	movs	r3, #0
 80192f6:	623b      	str	r3, [r7, #32]
 80192f8:	2308      	movs	r3, #8
 80192fa:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80192fc:	69bb      	ldr	r3, [r7, #24]
 80192fe:	1c5a      	adds	r2, r3, #1
 8019300:	61ba      	str	r2, [r7, #24]
 8019302:	005b      	lsls	r3, r3, #1
 8019304:	68fa      	ldr	r2, [r7, #12]
 8019306:	4413      	add	r3, r2
 8019308:	881b      	ldrh	r3, [r3, #0]
 801930a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 801930c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801930e:	2b00      	cmp	r3, #0
 8019310:	f000 8090 	beq.w	8019434 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8019314:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8019316:	2b20      	cmp	r3, #32
 8019318:	d006      	beq.n	8019328 <create_name+0x1bc>
 801931a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801931c:	2b2e      	cmp	r3, #46	; 0x2e
 801931e:	d10a      	bne.n	8019336 <create_name+0x1ca>
 8019320:	69ba      	ldr	r2, [r7, #24]
 8019322:	697b      	ldr	r3, [r7, #20]
 8019324:	429a      	cmp	r2, r3
 8019326:	d006      	beq.n	8019336 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8019328:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801932c:	f043 0303 	orr.w	r3, r3, #3
 8019330:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8019334:	e07d      	b.n	8019432 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8019336:	6a3a      	ldr	r2, [r7, #32]
 8019338:	69fb      	ldr	r3, [r7, #28]
 801933a:	429a      	cmp	r2, r3
 801933c:	d203      	bcs.n	8019346 <create_name+0x1da>
 801933e:	69ba      	ldr	r2, [r7, #24]
 8019340:	697b      	ldr	r3, [r7, #20]
 8019342:	429a      	cmp	r2, r3
 8019344:	d123      	bne.n	801938e <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8019346:	69fb      	ldr	r3, [r7, #28]
 8019348:	2b0b      	cmp	r3, #11
 801934a:	d106      	bne.n	801935a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 801934c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019350:	f043 0303 	orr.w	r3, r3, #3
 8019354:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8019358:	e075      	b.n	8019446 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 801935a:	69ba      	ldr	r2, [r7, #24]
 801935c:	697b      	ldr	r3, [r7, #20]
 801935e:	429a      	cmp	r2, r3
 8019360:	d005      	beq.n	801936e <create_name+0x202>
 8019362:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019366:	f043 0303 	orr.w	r3, r3, #3
 801936a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 801936e:	69ba      	ldr	r2, [r7, #24]
 8019370:	697b      	ldr	r3, [r7, #20]
 8019372:	429a      	cmp	r2, r3
 8019374:	d866      	bhi.n	8019444 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8019376:	697b      	ldr	r3, [r7, #20]
 8019378:	61bb      	str	r3, [r7, #24]
 801937a:	2308      	movs	r3, #8
 801937c:	623b      	str	r3, [r7, #32]
 801937e:	230b      	movs	r3, #11
 8019380:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8019382:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8019386:	009b      	lsls	r3, r3, #2
 8019388:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801938c:	e051      	b.n	8019432 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 801938e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8019390:	2b7f      	cmp	r3, #127	; 0x7f
 8019392:	d914      	bls.n	80193be <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8019394:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8019396:	2100      	movs	r1, #0
 8019398:	4618      	mov	r0, r3
 801939a:	f001 f9b1 	bl	801a700 <ff_convert>
 801939e:	4603      	mov	r3, r0
 80193a0:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80193a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80193a4:	2b00      	cmp	r3, #0
 80193a6:	d004      	beq.n	80193b2 <create_name+0x246>
 80193a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80193aa:	3b80      	subs	r3, #128	; 0x80
 80193ac:	4a23      	ldr	r2, [pc, #140]	; (801943c <create_name+0x2d0>)
 80193ae:	5cd3      	ldrb	r3, [r2, r3]
 80193b0:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80193b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80193b6:	f043 0302 	orr.w	r3, r3, #2
 80193ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80193be:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80193c0:	2b00      	cmp	r3, #0
 80193c2:	d007      	beq.n	80193d4 <create_name+0x268>
 80193c4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80193c6:	4619      	mov	r1, r3
 80193c8:	481d      	ldr	r0, [pc, #116]	; (8019440 <create_name+0x2d4>)
 80193ca:	f7fe fbfe 	bl	8017bca <chk_chr>
 80193ce:	4603      	mov	r3, r0
 80193d0:	2b00      	cmp	r3, #0
 80193d2:	d008      	beq.n	80193e6 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80193d4:	235f      	movs	r3, #95	; 0x5f
 80193d6:	84bb      	strh	r3, [r7, #36]	; 0x24
 80193d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80193dc:	f043 0303 	orr.w	r3, r3, #3
 80193e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80193e4:	e01b      	b.n	801941e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80193e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80193e8:	2b40      	cmp	r3, #64	; 0x40
 80193ea:	d909      	bls.n	8019400 <create_name+0x294>
 80193ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80193ee:	2b5a      	cmp	r3, #90	; 0x5a
 80193f0:	d806      	bhi.n	8019400 <create_name+0x294>
					b |= 2;
 80193f2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80193f6:	f043 0302 	orr.w	r3, r3, #2
 80193fa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80193fe:	e00e      	b.n	801941e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8019400:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8019402:	2b60      	cmp	r3, #96	; 0x60
 8019404:	d90b      	bls.n	801941e <create_name+0x2b2>
 8019406:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8019408:	2b7a      	cmp	r3, #122	; 0x7a
 801940a:	d808      	bhi.n	801941e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 801940c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8019410:	f043 0301 	orr.w	r3, r3, #1
 8019414:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8019418:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801941a:	3b20      	subs	r3, #32
 801941c:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 801941e:	6a3b      	ldr	r3, [r7, #32]
 8019420:	1c5a      	adds	r2, r3, #1
 8019422:	623a      	str	r2, [r7, #32]
 8019424:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8019426:	b2d1      	uxtb	r1, r2
 8019428:	687a      	ldr	r2, [r7, #4]
 801942a:	4413      	add	r3, r2
 801942c:	460a      	mov	r2, r1
 801942e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8019432:	e763      	b.n	80192fc <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8019434:	bf00      	nop
 8019436:	e006      	b.n	8019446 <create_name+0x2da>
 8019438:	08020314 	.word	0x08020314
 801943c:	08020468 	.word	0x08020468
 8019440:	08020320 	.word	0x08020320
			if (si > di) break;			/* No extension */
 8019444:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8019446:	687b      	ldr	r3, [r7, #4]
 8019448:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801944c:	2be5      	cmp	r3, #229	; 0xe5
 801944e:	d103      	bne.n	8019458 <create_name+0x2ec>
 8019450:	687b      	ldr	r3, [r7, #4]
 8019452:	2205      	movs	r2, #5
 8019454:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8019458:	69fb      	ldr	r3, [r7, #28]
 801945a:	2b08      	cmp	r3, #8
 801945c:	d104      	bne.n	8019468 <create_name+0x2fc>
 801945e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8019462:	009b      	lsls	r3, r3, #2
 8019464:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8019468:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801946c:	f003 030c 	and.w	r3, r3, #12
 8019470:	2b0c      	cmp	r3, #12
 8019472:	d005      	beq.n	8019480 <create_name+0x314>
 8019474:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8019478:	f003 0303 	and.w	r3, r3, #3
 801947c:	2b03      	cmp	r3, #3
 801947e:	d105      	bne.n	801948c <create_name+0x320>
 8019480:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019484:	f043 0302 	orr.w	r3, r3, #2
 8019488:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 801948c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019490:	f003 0302 	and.w	r3, r3, #2
 8019494:	2b00      	cmp	r3, #0
 8019496:	d117      	bne.n	80194c8 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8019498:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801949c:	f003 0303 	and.w	r3, r3, #3
 80194a0:	2b01      	cmp	r3, #1
 80194a2:	d105      	bne.n	80194b0 <create_name+0x344>
 80194a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80194a8:	f043 0310 	orr.w	r3, r3, #16
 80194ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80194b0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80194b4:	f003 030c 	and.w	r3, r3, #12
 80194b8:	2b04      	cmp	r3, #4
 80194ba:	d105      	bne.n	80194c8 <create_name+0x35c>
 80194bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80194c0:	f043 0308 	orr.w	r3, r3, #8
 80194c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80194c8:	687b      	ldr	r3, [r7, #4]
 80194ca:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80194ce:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 80194d2:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 80194d4:	4618      	mov	r0, r3
 80194d6:	3728      	adds	r7, #40	; 0x28
 80194d8:	46bd      	mov	sp, r7
 80194da:	bd80      	pop	{r7, pc}

080194dc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80194dc:	b580      	push	{r7, lr}
 80194de:	b086      	sub	sp, #24
 80194e0:	af00      	add	r7, sp, #0
 80194e2:	6078      	str	r0, [r7, #4]
 80194e4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80194e6:	687b      	ldr	r3, [r7, #4]
 80194e8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80194ea:	693b      	ldr	r3, [r7, #16]
 80194ec:	681b      	ldr	r3, [r3, #0]
 80194ee:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80194f0:	e002      	b.n	80194f8 <follow_path+0x1c>
 80194f2:	683b      	ldr	r3, [r7, #0]
 80194f4:	3301      	adds	r3, #1
 80194f6:	603b      	str	r3, [r7, #0]
 80194f8:	683b      	ldr	r3, [r7, #0]
 80194fa:	781b      	ldrb	r3, [r3, #0]
 80194fc:	2b2f      	cmp	r3, #47	; 0x2f
 80194fe:	d0f8      	beq.n	80194f2 <follow_path+0x16>
 8019500:	683b      	ldr	r3, [r7, #0]
 8019502:	781b      	ldrb	r3, [r3, #0]
 8019504:	2b5c      	cmp	r3, #92	; 0x5c
 8019506:	d0f4      	beq.n	80194f2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8019508:	693b      	ldr	r3, [r7, #16]
 801950a:	2200      	movs	r2, #0
 801950c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801950e:	683b      	ldr	r3, [r7, #0]
 8019510:	781b      	ldrb	r3, [r3, #0]
 8019512:	2b1f      	cmp	r3, #31
 8019514:	d80a      	bhi.n	801952c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8019516:	687b      	ldr	r3, [r7, #4]
 8019518:	2280      	movs	r2, #128	; 0x80
 801951a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 801951e:	2100      	movs	r1, #0
 8019520:	6878      	ldr	r0, [r7, #4]
 8019522:	f7ff f8fd 	bl	8018720 <dir_sdi>
 8019526:	4603      	mov	r3, r0
 8019528:	75fb      	strb	r3, [r7, #23]
 801952a:	e048      	b.n	80195be <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801952c:	463b      	mov	r3, r7
 801952e:	4619      	mov	r1, r3
 8019530:	6878      	ldr	r0, [r7, #4]
 8019532:	f7ff fe1b 	bl	801916c <create_name>
 8019536:	4603      	mov	r3, r0
 8019538:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801953a:	7dfb      	ldrb	r3, [r7, #23]
 801953c:	2b00      	cmp	r3, #0
 801953e:	d139      	bne.n	80195b4 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8019540:	6878      	ldr	r0, [r7, #4]
 8019542:	f7ff fc5a 	bl	8018dfa <dir_find>
 8019546:	4603      	mov	r3, r0
 8019548:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801954a:	687b      	ldr	r3, [r7, #4]
 801954c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8019550:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8019552:	7dfb      	ldrb	r3, [r7, #23]
 8019554:	2b00      	cmp	r3, #0
 8019556:	d00a      	beq.n	801956e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8019558:	7dfb      	ldrb	r3, [r7, #23]
 801955a:	2b04      	cmp	r3, #4
 801955c:	d12c      	bne.n	80195b8 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801955e:	7afb      	ldrb	r3, [r7, #11]
 8019560:	f003 0304 	and.w	r3, r3, #4
 8019564:	2b00      	cmp	r3, #0
 8019566:	d127      	bne.n	80195b8 <follow_path+0xdc>
 8019568:	2305      	movs	r3, #5
 801956a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 801956c:	e024      	b.n	80195b8 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801956e:	7afb      	ldrb	r3, [r7, #11]
 8019570:	f003 0304 	and.w	r3, r3, #4
 8019574:	2b00      	cmp	r3, #0
 8019576:	d121      	bne.n	80195bc <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8019578:	693b      	ldr	r3, [r7, #16]
 801957a:	799b      	ldrb	r3, [r3, #6]
 801957c:	f003 0310 	and.w	r3, r3, #16
 8019580:	2b00      	cmp	r3, #0
 8019582:	d102      	bne.n	801958a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8019584:	2305      	movs	r3, #5
 8019586:	75fb      	strb	r3, [r7, #23]
 8019588:	e019      	b.n	80195be <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801958a:	68fb      	ldr	r3, [r7, #12]
 801958c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8019590:	687b      	ldr	r3, [r7, #4]
 8019592:	695b      	ldr	r3, [r3, #20]
 8019594:	68fa      	ldr	r2, [r7, #12]
 8019596:	8992      	ldrh	r2, [r2, #12]
 8019598:	fbb3 f0f2 	udiv	r0, r3, r2
 801959c:	fb00 f202 	mul.w	r2, r0, r2
 80195a0:	1a9b      	subs	r3, r3, r2
 80195a2:	440b      	add	r3, r1
 80195a4:	4619      	mov	r1, r3
 80195a6:	68f8      	ldr	r0, [r7, #12]
 80195a8:	f7ff fa60 	bl	8018a6c <ld_clust>
 80195ac:	4602      	mov	r2, r0
 80195ae:	693b      	ldr	r3, [r7, #16]
 80195b0:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80195b2:	e7bb      	b.n	801952c <follow_path+0x50>
			if (res != FR_OK) break;
 80195b4:	bf00      	nop
 80195b6:	e002      	b.n	80195be <follow_path+0xe2>
				break;
 80195b8:	bf00      	nop
 80195ba:	e000      	b.n	80195be <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80195bc:	bf00      	nop
			}
		}
	}

	return res;
 80195be:	7dfb      	ldrb	r3, [r7, #23]
}
 80195c0:	4618      	mov	r0, r3
 80195c2:	3718      	adds	r7, #24
 80195c4:	46bd      	mov	sp, r7
 80195c6:	bd80      	pop	{r7, pc}

080195c8 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80195c8:	b480      	push	{r7}
 80195ca:	b087      	sub	sp, #28
 80195cc:	af00      	add	r7, sp, #0
 80195ce:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80195d0:	f04f 33ff 	mov.w	r3, #4294967295
 80195d4:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80195d6:	687b      	ldr	r3, [r7, #4]
 80195d8:	681b      	ldr	r3, [r3, #0]
 80195da:	2b00      	cmp	r3, #0
 80195dc:	d031      	beq.n	8019642 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80195de:	687b      	ldr	r3, [r7, #4]
 80195e0:	681b      	ldr	r3, [r3, #0]
 80195e2:	617b      	str	r3, [r7, #20]
 80195e4:	e002      	b.n	80195ec <get_ldnumber+0x24>
 80195e6:	697b      	ldr	r3, [r7, #20]
 80195e8:	3301      	adds	r3, #1
 80195ea:	617b      	str	r3, [r7, #20]
 80195ec:	697b      	ldr	r3, [r7, #20]
 80195ee:	781b      	ldrb	r3, [r3, #0]
 80195f0:	2b1f      	cmp	r3, #31
 80195f2:	d903      	bls.n	80195fc <get_ldnumber+0x34>
 80195f4:	697b      	ldr	r3, [r7, #20]
 80195f6:	781b      	ldrb	r3, [r3, #0]
 80195f8:	2b3a      	cmp	r3, #58	; 0x3a
 80195fa:	d1f4      	bne.n	80195e6 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80195fc:	697b      	ldr	r3, [r7, #20]
 80195fe:	781b      	ldrb	r3, [r3, #0]
 8019600:	2b3a      	cmp	r3, #58	; 0x3a
 8019602:	d11c      	bne.n	801963e <get_ldnumber+0x76>
			tp = *path;
 8019604:	687b      	ldr	r3, [r7, #4]
 8019606:	681b      	ldr	r3, [r3, #0]
 8019608:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 801960a:	68fb      	ldr	r3, [r7, #12]
 801960c:	1c5a      	adds	r2, r3, #1
 801960e:	60fa      	str	r2, [r7, #12]
 8019610:	781b      	ldrb	r3, [r3, #0]
 8019612:	3b30      	subs	r3, #48	; 0x30
 8019614:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8019616:	68bb      	ldr	r3, [r7, #8]
 8019618:	2b09      	cmp	r3, #9
 801961a:	d80e      	bhi.n	801963a <get_ldnumber+0x72>
 801961c:	68fa      	ldr	r2, [r7, #12]
 801961e:	697b      	ldr	r3, [r7, #20]
 8019620:	429a      	cmp	r2, r3
 8019622:	d10a      	bne.n	801963a <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8019624:	68bb      	ldr	r3, [r7, #8]
 8019626:	2b00      	cmp	r3, #0
 8019628:	d107      	bne.n	801963a <get_ldnumber+0x72>
					vol = (int)i;
 801962a:	68bb      	ldr	r3, [r7, #8]
 801962c:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 801962e:	697b      	ldr	r3, [r7, #20]
 8019630:	3301      	adds	r3, #1
 8019632:	617b      	str	r3, [r7, #20]
 8019634:	687b      	ldr	r3, [r7, #4]
 8019636:	697a      	ldr	r2, [r7, #20]
 8019638:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 801963a:	693b      	ldr	r3, [r7, #16]
 801963c:	e002      	b.n	8019644 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 801963e:	2300      	movs	r3, #0
 8019640:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8019642:	693b      	ldr	r3, [r7, #16]
}
 8019644:	4618      	mov	r0, r3
 8019646:	371c      	adds	r7, #28
 8019648:	46bd      	mov	sp, r7
 801964a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801964e:	4770      	bx	lr

08019650 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8019650:	b580      	push	{r7, lr}
 8019652:	b082      	sub	sp, #8
 8019654:	af00      	add	r7, sp, #0
 8019656:	6078      	str	r0, [r7, #4]
 8019658:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 801965a:	687b      	ldr	r3, [r7, #4]
 801965c:	2200      	movs	r2, #0
 801965e:	70da      	strb	r2, [r3, #3]
 8019660:	687b      	ldr	r3, [r7, #4]
 8019662:	f04f 32ff 	mov.w	r2, #4294967295
 8019666:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8019668:	6839      	ldr	r1, [r7, #0]
 801966a:	6878      	ldr	r0, [r7, #4]
 801966c:	f7fe fc78 	bl	8017f60 <move_window>
 8019670:	4603      	mov	r3, r0
 8019672:	2b00      	cmp	r3, #0
 8019674:	d001      	beq.n	801967a <check_fs+0x2a>
 8019676:	2304      	movs	r3, #4
 8019678:	e038      	b.n	80196ec <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 801967a:	687b      	ldr	r3, [r7, #4]
 801967c:	3338      	adds	r3, #56	; 0x38
 801967e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8019682:	4618      	mov	r0, r3
 8019684:	f7fe f9bc 	bl	8017a00 <ld_word>
 8019688:	4603      	mov	r3, r0
 801968a:	461a      	mov	r2, r3
 801968c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8019690:	429a      	cmp	r2, r3
 8019692:	d001      	beq.n	8019698 <check_fs+0x48>
 8019694:	2303      	movs	r3, #3
 8019696:	e029      	b.n	80196ec <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8019698:	687b      	ldr	r3, [r7, #4]
 801969a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801969e:	2be9      	cmp	r3, #233	; 0xe9
 80196a0:	d009      	beq.n	80196b6 <check_fs+0x66>
 80196a2:	687b      	ldr	r3, [r7, #4]
 80196a4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80196a8:	2beb      	cmp	r3, #235	; 0xeb
 80196aa:	d11e      	bne.n	80196ea <check_fs+0x9a>
 80196ac:	687b      	ldr	r3, [r7, #4]
 80196ae:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80196b2:	2b90      	cmp	r3, #144	; 0x90
 80196b4:	d119      	bne.n	80196ea <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80196b6:	687b      	ldr	r3, [r7, #4]
 80196b8:	3338      	adds	r3, #56	; 0x38
 80196ba:	3336      	adds	r3, #54	; 0x36
 80196bc:	4618      	mov	r0, r3
 80196be:	f7fe f9b7 	bl	8017a30 <ld_dword>
 80196c2:	4603      	mov	r3, r0
 80196c4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80196c8:	4a0a      	ldr	r2, [pc, #40]	; (80196f4 <check_fs+0xa4>)
 80196ca:	4293      	cmp	r3, r2
 80196cc:	d101      	bne.n	80196d2 <check_fs+0x82>
 80196ce:	2300      	movs	r3, #0
 80196d0:	e00c      	b.n	80196ec <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80196d2:	687b      	ldr	r3, [r7, #4]
 80196d4:	3338      	adds	r3, #56	; 0x38
 80196d6:	3352      	adds	r3, #82	; 0x52
 80196d8:	4618      	mov	r0, r3
 80196da:	f7fe f9a9 	bl	8017a30 <ld_dword>
 80196de:	4603      	mov	r3, r0
 80196e0:	4a05      	ldr	r2, [pc, #20]	; (80196f8 <check_fs+0xa8>)
 80196e2:	4293      	cmp	r3, r2
 80196e4:	d101      	bne.n	80196ea <check_fs+0x9a>
 80196e6:	2300      	movs	r3, #0
 80196e8:	e000      	b.n	80196ec <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80196ea:	2302      	movs	r3, #2
}
 80196ec:	4618      	mov	r0, r3
 80196ee:	3708      	adds	r7, #8
 80196f0:	46bd      	mov	sp, r7
 80196f2:	bd80      	pop	{r7, pc}
 80196f4:	00544146 	.word	0x00544146
 80196f8:	33544146 	.word	0x33544146

080196fc <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80196fc:	b580      	push	{r7, lr}
 80196fe:	b096      	sub	sp, #88	; 0x58
 8019700:	af00      	add	r7, sp, #0
 8019702:	60f8      	str	r0, [r7, #12]
 8019704:	60b9      	str	r1, [r7, #8]
 8019706:	4613      	mov	r3, r2
 8019708:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 801970a:	68bb      	ldr	r3, [r7, #8]
 801970c:	2200      	movs	r2, #0
 801970e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8019710:	68f8      	ldr	r0, [r7, #12]
 8019712:	f7ff ff59 	bl	80195c8 <get_ldnumber>
 8019716:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8019718:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801971a:	2b00      	cmp	r3, #0
 801971c:	da01      	bge.n	8019722 <find_volume+0x26>
 801971e:	230b      	movs	r3, #11
 8019720:	e265      	b.n	8019bee <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8019722:	4a9f      	ldr	r2, [pc, #636]	; (80199a0 <find_volume+0x2a4>)
 8019724:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019726:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801972a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 801972c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801972e:	2b00      	cmp	r3, #0
 8019730:	d101      	bne.n	8019736 <find_volume+0x3a>
 8019732:	230c      	movs	r3, #12
 8019734:	e25b      	b.n	8019bee <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8019736:	68bb      	ldr	r3, [r7, #8]
 8019738:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801973a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 801973c:	79fb      	ldrb	r3, [r7, #7]
 801973e:	f023 0301 	bic.w	r3, r3, #1
 8019742:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8019744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019746:	781b      	ldrb	r3, [r3, #0]
 8019748:	2b00      	cmp	r3, #0
 801974a:	d01a      	beq.n	8019782 <find_volume+0x86>
		stat = disk_status(fs->drv);
 801974c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801974e:	785b      	ldrb	r3, [r3, #1]
 8019750:	4618      	mov	r0, r3
 8019752:	f7fe f8b7 	bl	80178c4 <disk_status>
 8019756:	4603      	mov	r3, r0
 8019758:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 801975c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8019760:	f003 0301 	and.w	r3, r3, #1
 8019764:	2b00      	cmp	r3, #0
 8019766:	d10c      	bne.n	8019782 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8019768:	79fb      	ldrb	r3, [r7, #7]
 801976a:	2b00      	cmp	r3, #0
 801976c:	d007      	beq.n	801977e <find_volume+0x82>
 801976e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8019772:	f003 0304 	and.w	r3, r3, #4
 8019776:	2b00      	cmp	r3, #0
 8019778:	d001      	beq.n	801977e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 801977a:	230a      	movs	r3, #10
 801977c:	e237      	b.n	8019bee <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 801977e:	2300      	movs	r3, #0
 8019780:	e235      	b.n	8019bee <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8019782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019784:	2200      	movs	r2, #0
 8019786:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8019788:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801978a:	b2da      	uxtb	r2, r3
 801978c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801978e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8019790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019792:	785b      	ldrb	r3, [r3, #1]
 8019794:	4618      	mov	r0, r3
 8019796:	f7fe f8af 	bl	80178f8 <disk_initialize>
 801979a:	4603      	mov	r3, r0
 801979c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80197a0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80197a4:	f003 0301 	and.w	r3, r3, #1
 80197a8:	2b00      	cmp	r3, #0
 80197aa:	d001      	beq.n	80197b0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80197ac:	2303      	movs	r3, #3
 80197ae:	e21e      	b.n	8019bee <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80197b0:	79fb      	ldrb	r3, [r7, #7]
 80197b2:	2b00      	cmp	r3, #0
 80197b4:	d007      	beq.n	80197c6 <find_volume+0xca>
 80197b6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80197ba:	f003 0304 	and.w	r3, r3, #4
 80197be:	2b00      	cmp	r3, #0
 80197c0:	d001      	beq.n	80197c6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80197c2:	230a      	movs	r3, #10
 80197c4:	e213      	b.n	8019bee <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80197c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80197c8:	7858      	ldrb	r0, [r3, #1]
 80197ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80197cc:	330c      	adds	r3, #12
 80197ce:	461a      	mov	r2, r3
 80197d0:	2102      	movs	r1, #2
 80197d2:	f7fe f8f7 	bl	80179c4 <disk_ioctl>
 80197d6:	4603      	mov	r3, r0
 80197d8:	2b00      	cmp	r3, #0
 80197da:	d001      	beq.n	80197e0 <find_volume+0xe4>
 80197dc:	2301      	movs	r3, #1
 80197de:	e206      	b.n	8019bee <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80197e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80197e2:	899b      	ldrh	r3, [r3, #12]
 80197e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80197e8:	d80d      	bhi.n	8019806 <find_volume+0x10a>
 80197ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80197ec:	899b      	ldrh	r3, [r3, #12]
 80197ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80197f2:	d308      	bcc.n	8019806 <find_volume+0x10a>
 80197f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80197f6:	899b      	ldrh	r3, [r3, #12]
 80197f8:	461a      	mov	r2, r3
 80197fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80197fc:	899b      	ldrh	r3, [r3, #12]
 80197fe:	3b01      	subs	r3, #1
 8019800:	4013      	ands	r3, r2
 8019802:	2b00      	cmp	r3, #0
 8019804:	d001      	beq.n	801980a <find_volume+0x10e>
 8019806:	2301      	movs	r3, #1
 8019808:	e1f1      	b.n	8019bee <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 801980a:	2300      	movs	r3, #0
 801980c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 801980e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8019810:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8019812:	f7ff ff1d 	bl	8019650 <check_fs>
 8019816:	4603      	mov	r3, r0
 8019818:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 801981c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8019820:	2b02      	cmp	r3, #2
 8019822:	d149      	bne.n	80198b8 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8019824:	2300      	movs	r3, #0
 8019826:	643b      	str	r3, [r7, #64]	; 0x40
 8019828:	e01e      	b.n	8019868 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801982a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801982c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8019830:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8019832:	011b      	lsls	r3, r3, #4
 8019834:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8019838:	4413      	add	r3, r2
 801983a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 801983c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801983e:	3304      	adds	r3, #4
 8019840:	781b      	ldrb	r3, [r3, #0]
 8019842:	2b00      	cmp	r3, #0
 8019844:	d006      	beq.n	8019854 <find_volume+0x158>
 8019846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019848:	3308      	adds	r3, #8
 801984a:	4618      	mov	r0, r3
 801984c:	f7fe f8f0 	bl	8017a30 <ld_dword>
 8019850:	4602      	mov	r2, r0
 8019852:	e000      	b.n	8019856 <find_volume+0x15a>
 8019854:	2200      	movs	r2, #0
 8019856:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8019858:	009b      	lsls	r3, r3, #2
 801985a:	3358      	adds	r3, #88	; 0x58
 801985c:	443b      	add	r3, r7
 801985e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8019862:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8019864:	3301      	adds	r3, #1
 8019866:	643b      	str	r3, [r7, #64]	; 0x40
 8019868:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801986a:	2b03      	cmp	r3, #3
 801986c:	d9dd      	bls.n	801982a <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 801986e:	2300      	movs	r3, #0
 8019870:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8019872:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8019874:	2b00      	cmp	r3, #0
 8019876:	d002      	beq.n	801987e <find_volume+0x182>
 8019878:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801987a:	3b01      	subs	r3, #1
 801987c:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 801987e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8019880:	009b      	lsls	r3, r3, #2
 8019882:	3358      	adds	r3, #88	; 0x58
 8019884:	443b      	add	r3, r7
 8019886:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801988a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 801988c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801988e:	2b00      	cmp	r3, #0
 8019890:	d005      	beq.n	801989e <find_volume+0x1a2>
 8019892:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8019894:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8019896:	f7ff fedb 	bl	8019650 <check_fs>
 801989a:	4603      	mov	r3, r0
 801989c:	e000      	b.n	80198a0 <find_volume+0x1a4>
 801989e:	2303      	movs	r3, #3
 80198a0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80198a4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80198a8:	2b01      	cmp	r3, #1
 80198aa:	d905      	bls.n	80198b8 <find_volume+0x1bc>
 80198ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80198ae:	3301      	adds	r3, #1
 80198b0:	643b      	str	r3, [r7, #64]	; 0x40
 80198b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80198b4:	2b03      	cmp	r3, #3
 80198b6:	d9e2      	bls.n	801987e <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80198b8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80198bc:	2b04      	cmp	r3, #4
 80198be:	d101      	bne.n	80198c4 <find_volume+0x1c8>
 80198c0:	2301      	movs	r3, #1
 80198c2:	e194      	b.n	8019bee <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80198c4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80198c8:	2b01      	cmp	r3, #1
 80198ca:	d901      	bls.n	80198d0 <find_volume+0x1d4>
 80198cc:	230d      	movs	r3, #13
 80198ce:	e18e      	b.n	8019bee <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80198d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80198d2:	3338      	adds	r3, #56	; 0x38
 80198d4:	330b      	adds	r3, #11
 80198d6:	4618      	mov	r0, r3
 80198d8:	f7fe f892 	bl	8017a00 <ld_word>
 80198dc:	4603      	mov	r3, r0
 80198de:	461a      	mov	r2, r3
 80198e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80198e2:	899b      	ldrh	r3, [r3, #12]
 80198e4:	429a      	cmp	r2, r3
 80198e6:	d001      	beq.n	80198ec <find_volume+0x1f0>
 80198e8:	230d      	movs	r3, #13
 80198ea:	e180      	b.n	8019bee <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80198ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80198ee:	3338      	adds	r3, #56	; 0x38
 80198f0:	3316      	adds	r3, #22
 80198f2:	4618      	mov	r0, r3
 80198f4:	f7fe f884 	bl	8017a00 <ld_word>
 80198f8:	4603      	mov	r3, r0
 80198fa:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80198fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80198fe:	2b00      	cmp	r3, #0
 8019900:	d106      	bne.n	8019910 <find_volume+0x214>
 8019902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019904:	3338      	adds	r3, #56	; 0x38
 8019906:	3324      	adds	r3, #36	; 0x24
 8019908:	4618      	mov	r0, r3
 801990a:	f7fe f891 	bl	8017a30 <ld_dword>
 801990e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8019910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019912:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8019914:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8019916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019918:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 801991c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801991e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8019920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019922:	789b      	ldrb	r3, [r3, #2]
 8019924:	2b01      	cmp	r3, #1
 8019926:	d005      	beq.n	8019934 <find_volume+0x238>
 8019928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801992a:	789b      	ldrb	r3, [r3, #2]
 801992c:	2b02      	cmp	r3, #2
 801992e:	d001      	beq.n	8019934 <find_volume+0x238>
 8019930:	230d      	movs	r3, #13
 8019932:	e15c      	b.n	8019bee <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8019934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019936:	789b      	ldrb	r3, [r3, #2]
 8019938:	461a      	mov	r2, r3
 801993a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801993c:	fb02 f303 	mul.w	r3, r2, r3
 8019940:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8019942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019944:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8019948:	b29a      	uxth	r2, r3
 801994a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801994c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801994e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019950:	895b      	ldrh	r3, [r3, #10]
 8019952:	2b00      	cmp	r3, #0
 8019954:	d008      	beq.n	8019968 <find_volume+0x26c>
 8019956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019958:	895b      	ldrh	r3, [r3, #10]
 801995a:	461a      	mov	r2, r3
 801995c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801995e:	895b      	ldrh	r3, [r3, #10]
 8019960:	3b01      	subs	r3, #1
 8019962:	4013      	ands	r3, r2
 8019964:	2b00      	cmp	r3, #0
 8019966:	d001      	beq.n	801996c <find_volume+0x270>
 8019968:	230d      	movs	r3, #13
 801996a:	e140      	b.n	8019bee <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 801996c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801996e:	3338      	adds	r3, #56	; 0x38
 8019970:	3311      	adds	r3, #17
 8019972:	4618      	mov	r0, r3
 8019974:	f7fe f844 	bl	8017a00 <ld_word>
 8019978:	4603      	mov	r3, r0
 801997a:	461a      	mov	r2, r3
 801997c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801997e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8019980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019982:	891b      	ldrh	r3, [r3, #8]
 8019984:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8019986:	8992      	ldrh	r2, [r2, #12]
 8019988:	0952      	lsrs	r2, r2, #5
 801998a:	b292      	uxth	r2, r2
 801998c:	fbb3 f1f2 	udiv	r1, r3, r2
 8019990:	fb01 f202 	mul.w	r2, r1, r2
 8019994:	1a9b      	subs	r3, r3, r2
 8019996:	b29b      	uxth	r3, r3
 8019998:	2b00      	cmp	r3, #0
 801999a:	d003      	beq.n	80199a4 <find_volume+0x2a8>
 801999c:	230d      	movs	r3, #13
 801999e:	e126      	b.n	8019bee <find_volume+0x4f2>
 80199a0:	24003ed8 	.word	0x24003ed8

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80199a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80199a6:	3338      	adds	r3, #56	; 0x38
 80199a8:	3313      	adds	r3, #19
 80199aa:	4618      	mov	r0, r3
 80199ac:	f7fe f828 	bl	8017a00 <ld_word>
 80199b0:	4603      	mov	r3, r0
 80199b2:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80199b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80199b6:	2b00      	cmp	r3, #0
 80199b8:	d106      	bne.n	80199c8 <find_volume+0x2cc>
 80199ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80199bc:	3338      	adds	r3, #56	; 0x38
 80199be:	3320      	adds	r3, #32
 80199c0:	4618      	mov	r0, r3
 80199c2:	f7fe f835 	bl	8017a30 <ld_dword>
 80199c6:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80199c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80199ca:	3338      	adds	r3, #56	; 0x38
 80199cc:	330e      	adds	r3, #14
 80199ce:	4618      	mov	r0, r3
 80199d0:	f7fe f816 	bl	8017a00 <ld_word>
 80199d4:	4603      	mov	r3, r0
 80199d6:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80199d8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80199da:	2b00      	cmp	r3, #0
 80199dc:	d101      	bne.n	80199e2 <find_volume+0x2e6>
 80199de:	230d      	movs	r3, #13
 80199e0:	e105      	b.n	8019bee <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80199e2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80199e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80199e6:	4413      	add	r3, r2
 80199e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80199ea:	8911      	ldrh	r1, [r2, #8]
 80199ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80199ee:	8992      	ldrh	r2, [r2, #12]
 80199f0:	0952      	lsrs	r2, r2, #5
 80199f2:	b292      	uxth	r2, r2
 80199f4:	fbb1 f2f2 	udiv	r2, r1, r2
 80199f8:	b292      	uxth	r2, r2
 80199fa:	4413      	add	r3, r2
 80199fc:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80199fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8019a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019a02:	429a      	cmp	r2, r3
 8019a04:	d201      	bcs.n	8019a0a <find_volume+0x30e>
 8019a06:	230d      	movs	r3, #13
 8019a08:	e0f1      	b.n	8019bee <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8019a0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8019a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019a0e:	1ad3      	subs	r3, r2, r3
 8019a10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8019a12:	8952      	ldrh	r2, [r2, #10]
 8019a14:	fbb3 f3f2 	udiv	r3, r3, r2
 8019a18:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8019a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019a1c:	2b00      	cmp	r3, #0
 8019a1e:	d101      	bne.n	8019a24 <find_volume+0x328>
 8019a20:	230d      	movs	r3, #13
 8019a22:	e0e4      	b.n	8019bee <find_volume+0x4f2>
		fmt = FS_FAT32;
 8019a24:	2303      	movs	r3, #3
 8019a26:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8019a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019a2c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8019a30:	4293      	cmp	r3, r2
 8019a32:	d802      	bhi.n	8019a3a <find_volume+0x33e>
 8019a34:	2302      	movs	r3, #2
 8019a36:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8019a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019a3c:	f640 72f5 	movw	r2, #4085	; 0xff5
 8019a40:	4293      	cmp	r3, r2
 8019a42:	d802      	bhi.n	8019a4a <find_volume+0x34e>
 8019a44:	2301      	movs	r3, #1
 8019a46:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8019a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019a4c:	1c9a      	adds	r2, r3, #2
 8019a4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019a50:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8019a52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019a54:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8019a56:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8019a58:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8019a5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019a5c:	441a      	add	r2, r3
 8019a5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019a60:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8019a62:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8019a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019a66:	441a      	add	r2, r3
 8019a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019a6a:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8019a6c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8019a70:	2b03      	cmp	r3, #3
 8019a72:	d11e      	bne.n	8019ab2 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8019a74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019a76:	3338      	adds	r3, #56	; 0x38
 8019a78:	332a      	adds	r3, #42	; 0x2a
 8019a7a:	4618      	mov	r0, r3
 8019a7c:	f7fd ffc0 	bl	8017a00 <ld_word>
 8019a80:	4603      	mov	r3, r0
 8019a82:	2b00      	cmp	r3, #0
 8019a84:	d001      	beq.n	8019a8a <find_volume+0x38e>
 8019a86:	230d      	movs	r3, #13
 8019a88:	e0b1      	b.n	8019bee <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8019a8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019a8c:	891b      	ldrh	r3, [r3, #8]
 8019a8e:	2b00      	cmp	r3, #0
 8019a90:	d001      	beq.n	8019a96 <find_volume+0x39a>
 8019a92:	230d      	movs	r3, #13
 8019a94:	e0ab      	b.n	8019bee <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8019a96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019a98:	3338      	adds	r3, #56	; 0x38
 8019a9a:	332c      	adds	r3, #44	; 0x2c
 8019a9c:	4618      	mov	r0, r3
 8019a9e:	f7fd ffc7 	bl	8017a30 <ld_dword>
 8019aa2:	4602      	mov	r2, r0
 8019aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019aa6:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8019aa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019aaa:	69db      	ldr	r3, [r3, #28]
 8019aac:	009b      	lsls	r3, r3, #2
 8019aae:	647b      	str	r3, [r7, #68]	; 0x44
 8019ab0:	e01f      	b.n	8019af2 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8019ab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019ab4:	891b      	ldrh	r3, [r3, #8]
 8019ab6:	2b00      	cmp	r3, #0
 8019ab8:	d101      	bne.n	8019abe <find_volume+0x3c2>
 8019aba:	230d      	movs	r3, #13
 8019abc:	e097      	b.n	8019bee <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8019abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019ac0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8019ac2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019ac4:	441a      	add	r2, r3
 8019ac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019ac8:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8019aca:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8019ace:	2b02      	cmp	r3, #2
 8019ad0:	d103      	bne.n	8019ada <find_volume+0x3de>
 8019ad2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019ad4:	69db      	ldr	r3, [r3, #28]
 8019ad6:	005b      	lsls	r3, r3, #1
 8019ad8:	e00a      	b.n	8019af0 <find_volume+0x3f4>
 8019ada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019adc:	69da      	ldr	r2, [r3, #28]
 8019ade:	4613      	mov	r3, r2
 8019ae0:	005b      	lsls	r3, r3, #1
 8019ae2:	4413      	add	r3, r2
 8019ae4:	085a      	lsrs	r2, r3, #1
 8019ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019ae8:	69db      	ldr	r3, [r3, #28]
 8019aea:	f003 0301 	and.w	r3, r3, #1
 8019aee:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8019af0:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8019af2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019af4:	6a1a      	ldr	r2, [r3, #32]
 8019af6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019af8:	899b      	ldrh	r3, [r3, #12]
 8019afa:	4619      	mov	r1, r3
 8019afc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8019afe:	440b      	add	r3, r1
 8019b00:	3b01      	subs	r3, #1
 8019b02:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8019b04:	8989      	ldrh	r1, [r1, #12]
 8019b06:	fbb3 f3f1 	udiv	r3, r3, r1
 8019b0a:	429a      	cmp	r2, r3
 8019b0c:	d201      	bcs.n	8019b12 <find_volume+0x416>
 8019b0e:	230d      	movs	r3, #13
 8019b10:	e06d      	b.n	8019bee <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8019b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019b14:	f04f 32ff 	mov.w	r2, #4294967295
 8019b18:	619a      	str	r2, [r3, #24]
 8019b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019b1c:	699a      	ldr	r2, [r3, #24]
 8019b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019b20:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 8019b22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019b24:	2280      	movs	r2, #128	; 0x80
 8019b26:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8019b28:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8019b2c:	2b03      	cmp	r3, #3
 8019b2e:	d149      	bne.n	8019bc4 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8019b30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019b32:	3338      	adds	r3, #56	; 0x38
 8019b34:	3330      	adds	r3, #48	; 0x30
 8019b36:	4618      	mov	r0, r3
 8019b38:	f7fd ff62 	bl	8017a00 <ld_word>
 8019b3c:	4603      	mov	r3, r0
 8019b3e:	2b01      	cmp	r3, #1
 8019b40:	d140      	bne.n	8019bc4 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 8019b42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019b44:	3301      	adds	r3, #1
 8019b46:	4619      	mov	r1, r3
 8019b48:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8019b4a:	f7fe fa09 	bl	8017f60 <move_window>
 8019b4e:	4603      	mov	r3, r0
 8019b50:	2b00      	cmp	r3, #0
 8019b52:	d137      	bne.n	8019bc4 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 8019b54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019b56:	2200      	movs	r2, #0
 8019b58:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8019b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019b5c:	3338      	adds	r3, #56	; 0x38
 8019b5e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8019b62:	4618      	mov	r0, r3
 8019b64:	f7fd ff4c 	bl	8017a00 <ld_word>
 8019b68:	4603      	mov	r3, r0
 8019b6a:	461a      	mov	r2, r3
 8019b6c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8019b70:	429a      	cmp	r2, r3
 8019b72:	d127      	bne.n	8019bc4 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8019b74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019b76:	3338      	adds	r3, #56	; 0x38
 8019b78:	4618      	mov	r0, r3
 8019b7a:	f7fd ff59 	bl	8017a30 <ld_dword>
 8019b7e:	4603      	mov	r3, r0
 8019b80:	4a1d      	ldr	r2, [pc, #116]	; (8019bf8 <find_volume+0x4fc>)
 8019b82:	4293      	cmp	r3, r2
 8019b84:	d11e      	bne.n	8019bc4 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8019b86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019b88:	3338      	adds	r3, #56	; 0x38
 8019b8a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8019b8e:	4618      	mov	r0, r3
 8019b90:	f7fd ff4e 	bl	8017a30 <ld_dword>
 8019b94:	4603      	mov	r3, r0
 8019b96:	4a19      	ldr	r2, [pc, #100]	; (8019bfc <find_volume+0x500>)
 8019b98:	4293      	cmp	r3, r2
 8019b9a:	d113      	bne.n	8019bc4 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8019b9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019b9e:	3338      	adds	r3, #56	; 0x38
 8019ba0:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8019ba4:	4618      	mov	r0, r3
 8019ba6:	f7fd ff43 	bl	8017a30 <ld_dword>
 8019baa:	4602      	mov	r2, r0
 8019bac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019bae:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8019bb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019bb2:	3338      	adds	r3, #56	; 0x38
 8019bb4:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8019bb8:	4618      	mov	r0, r3
 8019bba:	f7fd ff39 	bl	8017a30 <ld_dword>
 8019bbe:	4602      	mov	r2, r0
 8019bc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019bc2:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8019bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019bc6:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8019bca:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8019bcc:	4b0c      	ldr	r3, [pc, #48]	; (8019c00 <find_volume+0x504>)
 8019bce:	881b      	ldrh	r3, [r3, #0]
 8019bd0:	3301      	adds	r3, #1
 8019bd2:	b29a      	uxth	r2, r3
 8019bd4:	4b0a      	ldr	r3, [pc, #40]	; (8019c00 <find_volume+0x504>)
 8019bd6:	801a      	strh	r2, [r3, #0]
 8019bd8:	4b09      	ldr	r3, [pc, #36]	; (8019c00 <find_volume+0x504>)
 8019bda:	881a      	ldrh	r2, [r3, #0]
 8019bdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019bde:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8019be0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019be2:	4a08      	ldr	r2, [pc, #32]	; (8019c04 <find_volume+0x508>)
 8019be4:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8019be6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8019be8:	f7fe f952 	bl	8017e90 <clear_lock>
#endif
	return FR_OK;
 8019bec:	2300      	movs	r3, #0
}
 8019bee:	4618      	mov	r0, r3
 8019bf0:	3758      	adds	r7, #88	; 0x58
 8019bf2:	46bd      	mov	sp, r7
 8019bf4:	bd80      	pop	{r7, pc}
 8019bf6:	bf00      	nop
 8019bf8:	41615252 	.word	0x41615252
 8019bfc:	61417272 	.word	0x61417272
 8019c00:	24003edc 	.word	0x24003edc
 8019c04:	24003f00 	.word	0x24003f00

08019c08 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8019c08:	b580      	push	{r7, lr}
 8019c0a:	b084      	sub	sp, #16
 8019c0c:	af00      	add	r7, sp, #0
 8019c0e:	6078      	str	r0, [r7, #4]
 8019c10:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8019c12:	2309      	movs	r3, #9
 8019c14:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8019c16:	687b      	ldr	r3, [r7, #4]
 8019c18:	2b00      	cmp	r3, #0
 8019c1a:	d01c      	beq.n	8019c56 <validate+0x4e>
 8019c1c:	687b      	ldr	r3, [r7, #4]
 8019c1e:	681b      	ldr	r3, [r3, #0]
 8019c20:	2b00      	cmp	r3, #0
 8019c22:	d018      	beq.n	8019c56 <validate+0x4e>
 8019c24:	687b      	ldr	r3, [r7, #4]
 8019c26:	681b      	ldr	r3, [r3, #0]
 8019c28:	781b      	ldrb	r3, [r3, #0]
 8019c2a:	2b00      	cmp	r3, #0
 8019c2c:	d013      	beq.n	8019c56 <validate+0x4e>
 8019c2e:	687b      	ldr	r3, [r7, #4]
 8019c30:	889a      	ldrh	r2, [r3, #4]
 8019c32:	687b      	ldr	r3, [r7, #4]
 8019c34:	681b      	ldr	r3, [r3, #0]
 8019c36:	88db      	ldrh	r3, [r3, #6]
 8019c38:	429a      	cmp	r2, r3
 8019c3a:	d10c      	bne.n	8019c56 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8019c3c:	687b      	ldr	r3, [r7, #4]
 8019c3e:	681b      	ldr	r3, [r3, #0]
 8019c40:	785b      	ldrb	r3, [r3, #1]
 8019c42:	4618      	mov	r0, r3
 8019c44:	f7fd fe3e 	bl	80178c4 <disk_status>
 8019c48:	4603      	mov	r3, r0
 8019c4a:	f003 0301 	and.w	r3, r3, #1
 8019c4e:	2b00      	cmp	r3, #0
 8019c50:	d101      	bne.n	8019c56 <validate+0x4e>
			res = FR_OK;
 8019c52:	2300      	movs	r3, #0
 8019c54:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8019c56:	7bfb      	ldrb	r3, [r7, #15]
 8019c58:	2b00      	cmp	r3, #0
 8019c5a:	d102      	bne.n	8019c62 <validate+0x5a>
 8019c5c:	687b      	ldr	r3, [r7, #4]
 8019c5e:	681b      	ldr	r3, [r3, #0]
 8019c60:	e000      	b.n	8019c64 <validate+0x5c>
 8019c62:	2300      	movs	r3, #0
 8019c64:	683a      	ldr	r2, [r7, #0]
 8019c66:	6013      	str	r3, [r2, #0]
	return res;
 8019c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8019c6a:	4618      	mov	r0, r3
 8019c6c:	3710      	adds	r7, #16
 8019c6e:	46bd      	mov	sp, r7
 8019c70:	bd80      	pop	{r7, pc}
	...

08019c74 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8019c74:	b580      	push	{r7, lr}
 8019c76:	b088      	sub	sp, #32
 8019c78:	af00      	add	r7, sp, #0
 8019c7a:	60f8      	str	r0, [r7, #12]
 8019c7c:	60b9      	str	r1, [r7, #8]
 8019c7e:	4613      	mov	r3, r2
 8019c80:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8019c82:	68bb      	ldr	r3, [r7, #8]
 8019c84:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8019c86:	f107 0310 	add.w	r3, r7, #16
 8019c8a:	4618      	mov	r0, r3
 8019c8c:	f7ff fc9c 	bl	80195c8 <get_ldnumber>
 8019c90:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8019c92:	69fb      	ldr	r3, [r7, #28]
 8019c94:	2b00      	cmp	r3, #0
 8019c96:	da01      	bge.n	8019c9c <f_mount+0x28>
 8019c98:	230b      	movs	r3, #11
 8019c9a:	e02b      	b.n	8019cf4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8019c9c:	4a17      	ldr	r2, [pc, #92]	; (8019cfc <f_mount+0x88>)
 8019c9e:	69fb      	ldr	r3, [r7, #28]
 8019ca0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8019ca4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8019ca6:	69bb      	ldr	r3, [r7, #24]
 8019ca8:	2b00      	cmp	r3, #0
 8019caa:	d005      	beq.n	8019cb8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8019cac:	69b8      	ldr	r0, [r7, #24]
 8019cae:	f7fe f8ef 	bl	8017e90 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8019cb2:	69bb      	ldr	r3, [r7, #24]
 8019cb4:	2200      	movs	r2, #0
 8019cb6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8019cb8:	68fb      	ldr	r3, [r7, #12]
 8019cba:	2b00      	cmp	r3, #0
 8019cbc:	d002      	beq.n	8019cc4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8019cbe:	68fb      	ldr	r3, [r7, #12]
 8019cc0:	2200      	movs	r2, #0
 8019cc2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8019cc4:	68fa      	ldr	r2, [r7, #12]
 8019cc6:	490d      	ldr	r1, [pc, #52]	; (8019cfc <f_mount+0x88>)
 8019cc8:	69fb      	ldr	r3, [r7, #28]
 8019cca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8019cce:	68fb      	ldr	r3, [r7, #12]
 8019cd0:	2b00      	cmp	r3, #0
 8019cd2:	d002      	beq.n	8019cda <f_mount+0x66>
 8019cd4:	79fb      	ldrb	r3, [r7, #7]
 8019cd6:	2b01      	cmp	r3, #1
 8019cd8:	d001      	beq.n	8019cde <f_mount+0x6a>
 8019cda:	2300      	movs	r3, #0
 8019cdc:	e00a      	b.n	8019cf4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8019cde:	f107 010c 	add.w	r1, r7, #12
 8019ce2:	f107 0308 	add.w	r3, r7, #8
 8019ce6:	2200      	movs	r2, #0
 8019ce8:	4618      	mov	r0, r3
 8019cea:	f7ff fd07 	bl	80196fc <find_volume>
 8019cee:	4603      	mov	r3, r0
 8019cf0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8019cf2:	7dfb      	ldrb	r3, [r7, #23]
}
 8019cf4:	4618      	mov	r0, r3
 8019cf6:	3720      	adds	r7, #32
 8019cf8:	46bd      	mov	sp, r7
 8019cfa:	bd80      	pop	{r7, pc}
 8019cfc:	24003ed8 	.word	0x24003ed8

08019d00 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8019d00:	b580      	push	{r7, lr}
 8019d02:	b09a      	sub	sp, #104	; 0x68
 8019d04:	af00      	add	r7, sp, #0
 8019d06:	60f8      	str	r0, [r7, #12]
 8019d08:	60b9      	str	r1, [r7, #8]
 8019d0a:	4613      	mov	r3, r2
 8019d0c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8019d0e:	68fb      	ldr	r3, [r7, #12]
 8019d10:	2b00      	cmp	r3, #0
 8019d12:	d101      	bne.n	8019d18 <f_open+0x18>
 8019d14:	2309      	movs	r3, #9
 8019d16:	e1bb      	b.n	801a090 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8019d18:	79fb      	ldrb	r3, [r7, #7]
 8019d1a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8019d1e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8019d20:	79fa      	ldrb	r2, [r7, #7]
 8019d22:	f107 0114 	add.w	r1, r7, #20
 8019d26:	f107 0308 	add.w	r3, r7, #8
 8019d2a:	4618      	mov	r0, r3
 8019d2c:	f7ff fce6 	bl	80196fc <find_volume>
 8019d30:	4603      	mov	r3, r0
 8019d32:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8019d36:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019d3a:	2b00      	cmp	r3, #0
 8019d3c:	f040 819f 	bne.w	801a07e <f_open+0x37e>
		dj.obj.fs = fs;
 8019d40:	697b      	ldr	r3, [r7, #20]
 8019d42:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8019d44:	68ba      	ldr	r2, [r7, #8]
 8019d46:	f107 0318 	add.w	r3, r7, #24
 8019d4a:	4611      	mov	r1, r2
 8019d4c:	4618      	mov	r0, r3
 8019d4e:	f7ff fbc5 	bl	80194dc <follow_path>
 8019d52:	4603      	mov	r3, r0
 8019d54:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8019d58:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019d5c:	2b00      	cmp	r3, #0
 8019d5e:	d11a      	bne.n	8019d96 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8019d60:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8019d64:	b25b      	sxtb	r3, r3
 8019d66:	2b00      	cmp	r3, #0
 8019d68:	da03      	bge.n	8019d72 <f_open+0x72>
				res = FR_INVALID_NAME;
 8019d6a:	2306      	movs	r3, #6
 8019d6c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8019d70:	e011      	b.n	8019d96 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8019d72:	79fb      	ldrb	r3, [r7, #7]
 8019d74:	f023 0301 	bic.w	r3, r3, #1
 8019d78:	2b00      	cmp	r3, #0
 8019d7a:	bf14      	ite	ne
 8019d7c:	2301      	movne	r3, #1
 8019d7e:	2300      	moveq	r3, #0
 8019d80:	b2db      	uxtb	r3, r3
 8019d82:	461a      	mov	r2, r3
 8019d84:	f107 0318 	add.w	r3, r7, #24
 8019d88:	4611      	mov	r1, r2
 8019d8a:	4618      	mov	r0, r3
 8019d8c:	f7fd ff38 	bl	8017c00 <chk_lock>
 8019d90:	4603      	mov	r3, r0
 8019d92:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8019d96:	79fb      	ldrb	r3, [r7, #7]
 8019d98:	f003 031c 	and.w	r3, r3, #28
 8019d9c:	2b00      	cmp	r3, #0
 8019d9e:	d07f      	beq.n	8019ea0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8019da0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019da4:	2b00      	cmp	r3, #0
 8019da6:	d017      	beq.n	8019dd8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8019da8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019dac:	2b04      	cmp	r3, #4
 8019dae:	d10e      	bne.n	8019dce <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8019db0:	f7fd ff82 	bl	8017cb8 <enq_lock>
 8019db4:	4603      	mov	r3, r0
 8019db6:	2b00      	cmp	r3, #0
 8019db8:	d006      	beq.n	8019dc8 <f_open+0xc8>
 8019dba:	f107 0318 	add.w	r3, r7, #24
 8019dbe:	4618      	mov	r0, r3
 8019dc0:	f7ff f8dc 	bl	8018f7c <dir_register>
 8019dc4:	4603      	mov	r3, r0
 8019dc6:	e000      	b.n	8019dca <f_open+0xca>
 8019dc8:	2312      	movs	r3, #18
 8019dca:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8019dce:	79fb      	ldrb	r3, [r7, #7]
 8019dd0:	f043 0308 	orr.w	r3, r3, #8
 8019dd4:	71fb      	strb	r3, [r7, #7]
 8019dd6:	e010      	b.n	8019dfa <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8019dd8:	7fbb      	ldrb	r3, [r7, #30]
 8019dda:	f003 0311 	and.w	r3, r3, #17
 8019dde:	2b00      	cmp	r3, #0
 8019de0:	d003      	beq.n	8019dea <f_open+0xea>
					res = FR_DENIED;
 8019de2:	2307      	movs	r3, #7
 8019de4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8019de8:	e007      	b.n	8019dfa <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8019dea:	79fb      	ldrb	r3, [r7, #7]
 8019dec:	f003 0304 	and.w	r3, r3, #4
 8019df0:	2b00      	cmp	r3, #0
 8019df2:	d002      	beq.n	8019dfa <f_open+0xfa>
 8019df4:	2308      	movs	r3, #8
 8019df6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8019dfa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019dfe:	2b00      	cmp	r3, #0
 8019e00:	d168      	bne.n	8019ed4 <f_open+0x1d4>
 8019e02:	79fb      	ldrb	r3, [r7, #7]
 8019e04:	f003 0308 	and.w	r3, r3, #8
 8019e08:	2b00      	cmp	r3, #0
 8019e0a:	d063      	beq.n	8019ed4 <f_open+0x1d4>
				dw = GET_FATTIME();
 8019e0c:	f7fb fb70 	bl	80154f0 <get_fattime>
 8019e10:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8019e12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019e14:	330e      	adds	r3, #14
 8019e16:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8019e18:	4618      	mov	r0, r3
 8019e1a:	f7fd fe47 	bl	8017aac <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8019e1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019e20:	3316      	adds	r3, #22
 8019e22:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8019e24:	4618      	mov	r0, r3
 8019e26:	f7fd fe41 	bl	8017aac <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8019e2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019e2c:	330b      	adds	r3, #11
 8019e2e:	2220      	movs	r2, #32
 8019e30:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8019e32:	697b      	ldr	r3, [r7, #20]
 8019e34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8019e36:	4611      	mov	r1, r2
 8019e38:	4618      	mov	r0, r3
 8019e3a:	f7fe fe17 	bl	8018a6c <ld_clust>
 8019e3e:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8019e40:	697b      	ldr	r3, [r7, #20]
 8019e42:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8019e44:	2200      	movs	r2, #0
 8019e46:	4618      	mov	r0, r3
 8019e48:	f7fe fe2f 	bl	8018aaa <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8019e4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019e4e:	331c      	adds	r3, #28
 8019e50:	2100      	movs	r1, #0
 8019e52:	4618      	mov	r0, r3
 8019e54:	f7fd fe2a 	bl	8017aac <st_dword>
					fs->wflag = 1;
 8019e58:	697b      	ldr	r3, [r7, #20]
 8019e5a:	2201      	movs	r2, #1
 8019e5c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8019e5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019e60:	2b00      	cmp	r3, #0
 8019e62:	d037      	beq.n	8019ed4 <f_open+0x1d4>
						dw = fs->winsect;
 8019e64:	697b      	ldr	r3, [r7, #20]
 8019e66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8019e68:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8019e6a:	f107 0318 	add.w	r3, r7, #24
 8019e6e:	2200      	movs	r2, #0
 8019e70:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8019e72:	4618      	mov	r0, r3
 8019e74:	f7fe fb1f 	bl	80184b6 <remove_chain>
 8019e78:	4603      	mov	r3, r0
 8019e7a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 8019e7e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019e82:	2b00      	cmp	r3, #0
 8019e84:	d126      	bne.n	8019ed4 <f_open+0x1d4>
							res = move_window(fs, dw);
 8019e86:	697b      	ldr	r3, [r7, #20]
 8019e88:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8019e8a:	4618      	mov	r0, r3
 8019e8c:	f7fe f868 	bl	8017f60 <move_window>
 8019e90:	4603      	mov	r3, r0
 8019e92:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8019e96:	697b      	ldr	r3, [r7, #20]
 8019e98:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8019e9a:	3a01      	subs	r2, #1
 8019e9c:	615a      	str	r2, [r3, #20]
 8019e9e:	e019      	b.n	8019ed4 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8019ea0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019ea4:	2b00      	cmp	r3, #0
 8019ea6:	d115      	bne.n	8019ed4 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8019ea8:	7fbb      	ldrb	r3, [r7, #30]
 8019eaa:	f003 0310 	and.w	r3, r3, #16
 8019eae:	2b00      	cmp	r3, #0
 8019eb0:	d003      	beq.n	8019eba <f_open+0x1ba>
					res = FR_NO_FILE;
 8019eb2:	2304      	movs	r3, #4
 8019eb4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8019eb8:	e00c      	b.n	8019ed4 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8019eba:	79fb      	ldrb	r3, [r7, #7]
 8019ebc:	f003 0302 	and.w	r3, r3, #2
 8019ec0:	2b00      	cmp	r3, #0
 8019ec2:	d007      	beq.n	8019ed4 <f_open+0x1d4>
 8019ec4:	7fbb      	ldrb	r3, [r7, #30]
 8019ec6:	f003 0301 	and.w	r3, r3, #1
 8019eca:	2b00      	cmp	r3, #0
 8019ecc:	d002      	beq.n	8019ed4 <f_open+0x1d4>
						res = FR_DENIED;
 8019ece:	2307      	movs	r3, #7
 8019ed0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8019ed4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019ed8:	2b00      	cmp	r3, #0
 8019eda:	d128      	bne.n	8019f2e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8019edc:	79fb      	ldrb	r3, [r7, #7]
 8019ede:	f003 0308 	and.w	r3, r3, #8
 8019ee2:	2b00      	cmp	r3, #0
 8019ee4:	d003      	beq.n	8019eee <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8019ee6:	79fb      	ldrb	r3, [r7, #7]
 8019ee8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019eec:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8019eee:	697b      	ldr	r3, [r7, #20]
 8019ef0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8019ef2:	68fb      	ldr	r3, [r7, #12]
 8019ef4:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8019ef6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8019ef8:	68fb      	ldr	r3, [r7, #12]
 8019efa:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8019efc:	79fb      	ldrb	r3, [r7, #7]
 8019efe:	f023 0301 	bic.w	r3, r3, #1
 8019f02:	2b00      	cmp	r3, #0
 8019f04:	bf14      	ite	ne
 8019f06:	2301      	movne	r3, #1
 8019f08:	2300      	moveq	r3, #0
 8019f0a:	b2db      	uxtb	r3, r3
 8019f0c:	461a      	mov	r2, r3
 8019f0e:	f107 0318 	add.w	r3, r7, #24
 8019f12:	4611      	mov	r1, r2
 8019f14:	4618      	mov	r0, r3
 8019f16:	f7fd fef1 	bl	8017cfc <inc_lock>
 8019f1a:	4602      	mov	r2, r0
 8019f1c:	68fb      	ldr	r3, [r7, #12]
 8019f1e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8019f20:	68fb      	ldr	r3, [r7, #12]
 8019f22:	691b      	ldr	r3, [r3, #16]
 8019f24:	2b00      	cmp	r3, #0
 8019f26:	d102      	bne.n	8019f2e <f_open+0x22e>
 8019f28:	2302      	movs	r3, #2
 8019f2a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8019f2e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019f32:	2b00      	cmp	r3, #0
 8019f34:	f040 80a3 	bne.w	801a07e <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8019f38:	697b      	ldr	r3, [r7, #20]
 8019f3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8019f3c:	4611      	mov	r1, r2
 8019f3e:	4618      	mov	r0, r3
 8019f40:	f7fe fd94 	bl	8018a6c <ld_clust>
 8019f44:	4602      	mov	r2, r0
 8019f46:	68fb      	ldr	r3, [r7, #12]
 8019f48:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8019f4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019f4c:	331c      	adds	r3, #28
 8019f4e:	4618      	mov	r0, r3
 8019f50:	f7fd fd6e 	bl	8017a30 <ld_dword>
 8019f54:	4602      	mov	r2, r0
 8019f56:	68fb      	ldr	r3, [r7, #12]
 8019f58:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8019f5a:	68fb      	ldr	r3, [r7, #12]
 8019f5c:	2200      	movs	r2, #0
 8019f5e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8019f60:	697a      	ldr	r2, [r7, #20]
 8019f62:	68fb      	ldr	r3, [r7, #12]
 8019f64:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8019f66:	697b      	ldr	r3, [r7, #20]
 8019f68:	88da      	ldrh	r2, [r3, #6]
 8019f6a:	68fb      	ldr	r3, [r7, #12]
 8019f6c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8019f6e:	68fb      	ldr	r3, [r7, #12]
 8019f70:	79fa      	ldrb	r2, [r7, #7]
 8019f72:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8019f74:	68fb      	ldr	r3, [r7, #12]
 8019f76:	2200      	movs	r2, #0
 8019f78:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8019f7a:	68fb      	ldr	r3, [r7, #12]
 8019f7c:	2200      	movs	r2, #0
 8019f7e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8019f80:	68fb      	ldr	r3, [r7, #12]
 8019f82:	2200      	movs	r2, #0
 8019f84:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8019f86:	68fb      	ldr	r3, [r7, #12]
 8019f88:	3330      	adds	r3, #48	; 0x30
 8019f8a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8019f8e:	2100      	movs	r1, #0
 8019f90:	4618      	mov	r0, r3
 8019f92:	f7fd fdd8 	bl	8017b46 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8019f96:	79fb      	ldrb	r3, [r7, #7]
 8019f98:	f003 0320 	and.w	r3, r3, #32
 8019f9c:	2b00      	cmp	r3, #0
 8019f9e:	d06e      	beq.n	801a07e <f_open+0x37e>
 8019fa0:	68fb      	ldr	r3, [r7, #12]
 8019fa2:	68db      	ldr	r3, [r3, #12]
 8019fa4:	2b00      	cmp	r3, #0
 8019fa6:	d06a      	beq.n	801a07e <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8019fa8:	68fb      	ldr	r3, [r7, #12]
 8019faa:	68da      	ldr	r2, [r3, #12]
 8019fac:	68fb      	ldr	r3, [r7, #12]
 8019fae:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8019fb0:	697b      	ldr	r3, [r7, #20]
 8019fb2:	895b      	ldrh	r3, [r3, #10]
 8019fb4:	461a      	mov	r2, r3
 8019fb6:	697b      	ldr	r3, [r7, #20]
 8019fb8:	899b      	ldrh	r3, [r3, #12]
 8019fba:	fb02 f303 	mul.w	r3, r2, r3
 8019fbe:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8019fc0:	68fb      	ldr	r3, [r7, #12]
 8019fc2:	689b      	ldr	r3, [r3, #8]
 8019fc4:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8019fc6:	68fb      	ldr	r3, [r7, #12]
 8019fc8:	68db      	ldr	r3, [r3, #12]
 8019fca:	65fb      	str	r3, [r7, #92]	; 0x5c
 8019fcc:	e016      	b.n	8019ffc <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 8019fce:	68fb      	ldr	r3, [r7, #12]
 8019fd0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8019fd2:	4618      	mov	r0, r3
 8019fd4:	f7fe f881 	bl	80180da <get_fat>
 8019fd8:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8019fda:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8019fdc:	2b01      	cmp	r3, #1
 8019fde:	d802      	bhi.n	8019fe6 <f_open+0x2e6>
 8019fe0:	2302      	movs	r3, #2
 8019fe2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8019fe6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8019fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019fec:	d102      	bne.n	8019ff4 <f_open+0x2f4>
 8019fee:	2301      	movs	r3, #1
 8019ff0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8019ff4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8019ff6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019ff8:	1ad3      	subs	r3, r2, r3
 8019ffa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8019ffc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801a000:	2b00      	cmp	r3, #0
 801a002:	d103      	bne.n	801a00c <f_open+0x30c>
 801a004:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801a006:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a008:	429a      	cmp	r2, r3
 801a00a:	d8e0      	bhi.n	8019fce <f_open+0x2ce>
				}
				fp->clust = clst;
 801a00c:	68fb      	ldr	r3, [r7, #12]
 801a00e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801a010:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801a012:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801a016:	2b00      	cmp	r3, #0
 801a018:	d131      	bne.n	801a07e <f_open+0x37e>
 801a01a:	697b      	ldr	r3, [r7, #20]
 801a01c:	899b      	ldrh	r3, [r3, #12]
 801a01e:	461a      	mov	r2, r3
 801a020:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801a022:	fbb3 f1f2 	udiv	r1, r3, r2
 801a026:	fb01 f202 	mul.w	r2, r1, r2
 801a02a:	1a9b      	subs	r3, r3, r2
 801a02c:	2b00      	cmp	r3, #0
 801a02e:	d026      	beq.n	801a07e <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801a030:	697b      	ldr	r3, [r7, #20]
 801a032:	6e39      	ldr	r1, [r7, #96]	; 0x60
 801a034:	4618      	mov	r0, r3
 801a036:	f7fe f831 	bl	801809c <clust2sect>
 801a03a:	64f8      	str	r0, [r7, #76]	; 0x4c
 801a03c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801a03e:	2b00      	cmp	r3, #0
 801a040:	d103      	bne.n	801a04a <f_open+0x34a>
						res = FR_INT_ERR;
 801a042:	2302      	movs	r3, #2
 801a044:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 801a048:	e019      	b.n	801a07e <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 801a04a:	697b      	ldr	r3, [r7, #20]
 801a04c:	899b      	ldrh	r3, [r3, #12]
 801a04e:	461a      	mov	r2, r3
 801a050:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801a052:	fbb3 f2f2 	udiv	r2, r3, r2
 801a056:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801a058:	441a      	add	r2, r3
 801a05a:	68fb      	ldr	r3, [r7, #12]
 801a05c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 801a05e:	697b      	ldr	r3, [r7, #20]
 801a060:	7858      	ldrb	r0, [r3, #1]
 801a062:	68fb      	ldr	r3, [r7, #12]
 801a064:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801a068:	68fb      	ldr	r3, [r7, #12]
 801a06a:	6a1a      	ldr	r2, [r3, #32]
 801a06c:	2301      	movs	r3, #1
 801a06e:	f7fd fc69 	bl	8017944 <disk_read>
 801a072:	4603      	mov	r3, r0
 801a074:	2b00      	cmp	r3, #0
 801a076:	d002      	beq.n	801a07e <f_open+0x37e>
 801a078:	2301      	movs	r3, #1
 801a07a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801a07e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801a082:	2b00      	cmp	r3, #0
 801a084:	d002      	beq.n	801a08c <f_open+0x38c>
 801a086:	68fb      	ldr	r3, [r7, #12]
 801a088:	2200      	movs	r2, #0
 801a08a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801a08c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 801a090:	4618      	mov	r0, r3
 801a092:	3768      	adds	r7, #104	; 0x68
 801a094:	46bd      	mov	sp, r7
 801a096:	bd80      	pop	{r7, pc}

0801a098 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 801a098:	b580      	push	{r7, lr}
 801a09a:	b08c      	sub	sp, #48	; 0x30
 801a09c:	af00      	add	r7, sp, #0
 801a09e:	60f8      	str	r0, [r7, #12]
 801a0a0:	60b9      	str	r1, [r7, #8]
 801a0a2:	607a      	str	r2, [r7, #4]
 801a0a4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 801a0a6:	68bb      	ldr	r3, [r7, #8]
 801a0a8:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 801a0aa:	683b      	ldr	r3, [r7, #0]
 801a0ac:	2200      	movs	r2, #0
 801a0ae:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 801a0b0:	68fb      	ldr	r3, [r7, #12]
 801a0b2:	f107 0210 	add.w	r2, r7, #16
 801a0b6:	4611      	mov	r1, r2
 801a0b8:	4618      	mov	r0, r3
 801a0ba:	f7ff fda5 	bl	8019c08 <validate>
 801a0be:	4603      	mov	r3, r0
 801a0c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801a0c4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a0c8:	2b00      	cmp	r3, #0
 801a0ca:	d107      	bne.n	801a0dc <f_write+0x44>
 801a0cc:	68fb      	ldr	r3, [r7, #12]
 801a0ce:	7d5b      	ldrb	r3, [r3, #21]
 801a0d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801a0d4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a0d8:	2b00      	cmp	r3, #0
 801a0da:	d002      	beq.n	801a0e2 <f_write+0x4a>
 801a0dc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a0e0:	e16a      	b.n	801a3b8 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 801a0e2:	68fb      	ldr	r3, [r7, #12]
 801a0e4:	7d1b      	ldrb	r3, [r3, #20]
 801a0e6:	f003 0302 	and.w	r3, r3, #2
 801a0ea:	2b00      	cmp	r3, #0
 801a0ec:	d101      	bne.n	801a0f2 <f_write+0x5a>
 801a0ee:	2307      	movs	r3, #7
 801a0f0:	e162      	b.n	801a3b8 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 801a0f2:	68fb      	ldr	r3, [r7, #12]
 801a0f4:	699a      	ldr	r2, [r3, #24]
 801a0f6:	687b      	ldr	r3, [r7, #4]
 801a0f8:	441a      	add	r2, r3
 801a0fa:	68fb      	ldr	r3, [r7, #12]
 801a0fc:	699b      	ldr	r3, [r3, #24]
 801a0fe:	429a      	cmp	r2, r3
 801a100:	f080 814c 	bcs.w	801a39c <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 801a104:	68fb      	ldr	r3, [r7, #12]
 801a106:	699b      	ldr	r3, [r3, #24]
 801a108:	43db      	mvns	r3, r3
 801a10a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 801a10c:	e146      	b.n	801a39c <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 801a10e:	68fb      	ldr	r3, [r7, #12]
 801a110:	699b      	ldr	r3, [r3, #24]
 801a112:	693a      	ldr	r2, [r7, #16]
 801a114:	8992      	ldrh	r2, [r2, #12]
 801a116:	fbb3 f1f2 	udiv	r1, r3, r2
 801a11a:	fb01 f202 	mul.w	r2, r1, r2
 801a11e:	1a9b      	subs	r3, r3, r2
 801a120:	2b00      	cmp	r3, #0
 801a122:	f040 80f1 	bne.w	801a308 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 801a126:	68fb      	ldr	r3, [r7, #12]
 801a128:	699b      	ldr	r3, [r3, #24]
 801a12a:	693a      	ldr	r2, [r7, #16]
 801a12c:	8992      	ldrh	r2, [r2, #12]
 801a12e:	fbb3 f3f2 	udiv	r3, r3, r2
 801a132:	693a      	ldr	r2, [r7, #16]
 801a134:	8952      	ldrh	r2, [r2, #10]
 801a136:	3a01      	subs	r2, #1
 801a138:	4013      	ands	r3, r2
 801a13a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 801a13c:	69bb      	ldr	r3, [r7, #24]
 801a13e:	2b00      	cmp	r3, #0
 801a140:	d143      	bne.n	801a1ca <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 801a142:	68fb      	ldr	r3, [r7, #12]
 801a144:	699b      	ldr	r3, [r3, #24]
 801a146:	2b00      	cmp	r3, #0
 801a148:	d10c      	bne.n	801a164 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 801a14a:	68fb      	ldr	r3, [r7, #12]
 801a14c:	689b      	ldr	r3, [r3, #8]
 801a14e:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 801a150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a152:	2b00      	cmp	r3, #0
 801a154:	d11a      	bne.n	801a18c <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 801a156:	68fb      	ldr	r3, [r7, #12]
 801a158:	2100      	movs	r1, #0
 801a15a:	4618      	mov	r0, r3
 801a15c:	f7fe fa10 	bl	8018580 <create_chain>
 801a160:	62b8      	str	r0, [r7, #40]	; 0x28
 801a162:	e013      	b.n	801a18c <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801a164:	68fb      	ldr	r3, [r7, #12]
 801a166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801a168:	2b00      	cmp	r3, #0
 801a16a:	d007      	beq.n	801a17c <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801a16c:	68fb      	ldr	r3, [r7, #12]
 801a16e:	699b      	ldr	r3, [r3, #24]
 801a170:	4619      	mov	r1, r3
 801a172:	68f8      	ldr	r0, [r7, #12]
 801a174:	f7fe fa9c 	bl	80186b0 <clmt_clust>
 801a178:	62b8      	str	r0, [r7, #40]	; 0x28
 801a17a:	e007      	b.n	801a18c <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 801a17c:	68fa      	ldr	r2, [r7, #12]
 801a17e:	68fb      	ldr	r3, [r7, #12]
 801a180:	69db      	ldr	r3, [r3, #28]
 801a182:	4619      	mov	r1, r3
 801a184:	4610      	mov	r0, r2
 801a186:	f7fe f9fb 	bl	8018580 <create_chain>
 801a18a:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801a18c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a18e:	2b00      	cmp	r3, #0
 801a190:	f000 8109 	beq.w	801a3a6 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 801a194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a196:	2b01      	cmp	r3, #1
 801a198:	d104      	bne.n	801a1a4 <f_write+0x10c>
 801a19a:	68fb      	ldr	r3, [r7, #12]
 801a19c:	2202      	movs	r2, #2
 801a19e:	755a      	strb	r2, [r3, #21]
 801a1a0:	2302      	movs	r3, #2
 801a1a2:	e109      	b.n	801a3b8 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801a1a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a1a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a1aa:	d104      	bne.n	801a1b6 <f_write+0x11e>
 801a1ac:	68fb      	ldr	r3, [r7, #12]
 801a1ae:	2201      	movs	r2, #1
 801a1b0:	755a      	strb	r2, [r3, #21]
 801a1b2:	2301      	movs	r3, #1
 801a1b4:	e100      	b.n	801a3b8 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 801a1b6:	68fb      	ldr	r3, [r7, #12]
 801a1b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801a1ba:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801a1bc:	68fb      	ldr	r3, [r7, #12]
 801a1be:	689b      	ldr	r3, [r3, #8]
 801a1c0:	2b00      	cmp	r3, #0
 801a1c2:	d102      	bne.n	801a1ca <f_write+0x132>
 801a1c4:	68fb      	ldr	r3, [r7, #12]
 801a1c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801a1c8:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801a1ca:	68fb      	ldr	r3, [r7, #12]
 801a1cc:	7d1b      	ldrb	r3, [r3, #20]
 801a1ce:	b25b      	sxtb	r3, r3
 801a1d0:	2b00      	cmp	r3, #0
 801a1d2:	da18      	bge.n	801a206 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801a1d4:	693b      	ldr	r3, [r7, #16]
 801a1d6:	7858      	ldrb	r0, [r3, #1]
 801a1d8:	68fb      	ldr	r3, [r7, #12]
 801a1da:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801a1de:	68fb      	ldr	r3, [r7, #12]
 801a1e0:	6a1a      	ldr	r2, [r3, #32]
 801a1e2:	2301      	movs	r3, #1
 801a1e4:	f7fd fbce 	bl	8017984 <disk_write>
 801a1e8:	4603      	mov	r3, r0
 801a1ea:	2b00      	cmp	r3, #0
 801a1ec:	d004      	beq.n	801a1f8 <f_write+0x160>
 801a1ee:	68fb      	ldr	r3, [r7, #12]
 801a1f0:	2201      	movs	r2, #1
 801a1f2:	755a      	strb	r2, [r3, #21]
 801a1f4:	2301      	movs	r3, #1
 801a1f6:	e0df      	b.n	801a3b8 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 801a1f8:	68fb      	ldr	r3, [r7, #12]
 801a1fa:	7d1b      	ldrb	r3, [r3, #20]
 801a1fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a200:	b2da      	uxtb	r2, r3
 801a202:	68fb      	ldr	r3, [r7, #12]
 801a204:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801a206:	693a      	ldr	r2, [r7, #16]
 801a208:	68fb      	ldr	r3, [r7, #12]
 801a20a:	69db      	ldr	r3, [r3, #28]
 801a20c:	4619      	mov	r1, r3
 801a20e:	4610      	mov	r0, r2
 801a210:	f7fd ff44 	bl	801809c <clust2sect>
 801a214:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801a216:	697b      	ldr	r3, [r7, #20]
 801a218:	2b00      	cmp	r3, #0
 801a21a:	d104      	bne.n	801a226 <f_write+0x18e>
 801a21c:	68fb      	ldr	r3, [r7, #12]
 801a21e:	2202      	movs	r2, #2
 801a220:	755a      	strb	r2, [r3, #21]
 801a222:	2302      	movs	r3, #2
 801a224:	e0c8      	b.n	801a3b8 <f_write+0x320>
			sect += csect;
 801a226:	697a      	ldr	r2, [r7, #20]
 801a228:	69bb      	ldr	r3, [r7, #24]
 801a22a:	4413      	add	r3, r2
 801a22c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 801a22e:	693b      	ldr	r3, [r7, #16]
 801a230:	899b      	ldrh	r3, [r3, #12]
 801a232:	461a      	mov	r2, r3
 801a234:	687b      	ldr	r3, [r7, #4]
 801a236:	fbb3 f3f2 	udiv	r3, r3, r2
 801a23a:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 801a23c:	6a3b      	ldr	r3, [r7, #32]
 801a23e:	2b00      	cmp	r3, #0
 801a240:	d043      	beq.n	801a2ca <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801a242:	69ba      	ldr	r2, [r7, #24]
 801a244:	6a3b      	ldr	r3, [r7, #32]
 801a246:	4413      	add	r3, r2
 801a248:	693a      	ldr	r2, [r7, #16]
 801a24a:	8952      	ldrh	r2, [r2, #10]
 801a24c:	4293      	cmp	r3, r2
 801a24e:	d905      	bls.n	801a25c <f_write+0x1c4>
					cc = fs->csize - csect;
 801a250:	693b      	ldr	r3, [r7, #16]
 801a252:	895b      	ldrh	r3, [r3, #10]
 801a254:	461a      	mov	r2, r3
 801a256:	69bb      	ldr	r3, [r7, #24]
 801a258:	1ad3      	subs	r3, r2, r3
 801a25a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801a25c:	693b      	ldr	r3, [r7, #16]
 801a25e:	7858      	ldrb	r0, [r3, #1]
 801a260:	6a3b      	ldr	r3, [r7, #32]
 801a262:	697a      	ldr	r2, [r7, #20]
 801a264:	69f9      	ldr	r1, [r7, #28]
 801a266:	f7fd fb8d 	bl	8017984 <disk_write>
 801a26a:	4603      	mov	r3, r0
 801a26c:	2b00      	cmp	r3, #0
 801a26e:	d004      	beq.n	801a27a <f_write+0x1e2>
 801a270:	68fb      	ldr	r3, [r7, #12]
 801a272:	2201      	movs	r2, #1
 801a274:	755a      	strb	r2, [r3, #21]
 801a276:	2301      	movs	r3, #1
 801a278:	e09e      	b.n	801a3b8 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 801a27a:	68fb      	ldr	r3, [r7, #12]
 801a27c:	6a1a      	ldr	r2, [r3, #32]
 801a27e:	697b      	ldr	r3, [r7, #20]
 801a280:	1ad3      	subs	r3, r2, r3
 801a282:	6a3a      	ldr	r2, [r7, #32]
 801a284:	429a      	cmp	r2, r3
 801a286:	d918      	bls.n	801a2ba <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 801a288:	68fb      	ldr	r3, [r7, #12]
 801a28a:	f103 0030 	add.w	r0, r3, #48	; 0x30
 801a28e:	68fb      	ldr	r3, [r7, #12]
 801a290:	6a1a      	ldr	r2, [r3, #32]
 801a292:	697b      	ldr	r3, [r7, #20]
 801a294:	1ad3      	subs	r3, r2, r3
 801a296:	693a      	ldr	r2, [r7, #16]
 801a298:	8992      	ldrh	r2, [r2, #12]
 801a29a:	fb02 f303 	mul.w	r3, r2, r3
 801a29e:	69fa      	ldr	r2, [r7, #28]
 801a2a0:	18d1      	adds	r1, r2, r3
 801a2a2:	693b      	ldr	r3, [r7, #16]
 801a2a4:	899b      	ldrh	r3, [r3, #12]
 801a2a6:	461a      	mov	r2, r3
 801a2a8:	f7fd fc2c 	bl	8017b04 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 801a2ac:	68fb      	ldr	r3, [r7, #12]
 801a2ae:	7d1b      	ldrb	r3, [r3, #20]
 801a2b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a2b4:	b2da      	uxtb	r2, r3
 801a2b6:	68fb      	ldr	r3, [r7, #12]
 801a2b8:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 801a2ba:	693b      	ldr	r3, [r7, #16]
 801a2bc:	899b      	ldrh	r3, [r3, #12]
 801a2be:	461a      	mov	r2, r3
 801a2c0:	6a3b      	ldr	r3, [r7, #32]
 801a2c2:	fb02 f303 	mul.w	r3, r2, r3
 801a2c6:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 801a2c8:	e04b      	b.n	801a362 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801a2ca:	68fb      	ldr	r3, [r7, #12]
 801a2cc:	6a1b      	ldr	r3, [r3, #32]
 801a2ce:	697a      	ldr	r2, [r7, #20]
 801a2d0:	429a      	cmp	r2, r3
 801a2d2:	d016      	beq.n	801a302 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 801a2d4:	68fb      	ldr	r3, [r7, #12]
 801a2d6:	699a      	ldr	r2, [r3, #24]
 801a2d8:	68fb      	ldr	r3, [r7, #12]
 801a2da:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801a2dc:	429a      	cmp	r2, r3
 801a2de:	d210      	bcs.n	801a302 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801a2e0:	693b      	ldr	r3, [r7, #16]
 801a2e2:	7858      	ldrb	r0, [r3, #1]
 801a2e4:	68fb      	ldr	r3, [r7, #12]
 801a2e6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801a2ea:	2301      	movs	r3, #1
 801a2ec:	697a      	ldr	r2, [r7, #20]
 801a2ee:	f7fd fb29 	bl	8017944 <disk_read>
 801a2f2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 801a2f4:	2b00      	cmp	r3, #0
 801a2f6:	d004      	beq.n	801a302 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 801a2f8:	68fb      	ldr	r3, [r7, #12]
 801a2fa:	2201      	movs	r2, #1
 801a2fc:	755a      	strb	r2, [r3, #21]
 801a2fe:	2301      	movs	r3, #1
 801a300:	e05a      	b.n	801a3b8 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 801a302:	68fb      	ldr	r3, [r7, #12]
 801a304:	697a      	ldr	r2, [r7, #20]
 801a306:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 801a308:	693b      	ldr	r3, [r7, #16]
 801a30a:	899b      	ldrh	r3, [r3, #12]
 801a30c:	4618      	mov	r0, r3
 801a30e:	68fb      	ldr	r3, [r7, #12]
 801a310:	699b      	ldr	r3, [r3, #24]
 801a312:	693a      	ldr	r2, [r7, #16]
 801a314:	8992      	ldrh	r2, [r2, #12]
 801a316:	fbb3 f1f2 	udiv	r1, r3, r2
 801a31a:	fb01 f202 	mul.w	r2, r1, r2
 801a31e:	1a9b      	subs	r3, r3, r2
 801a320:	1ac3      	subs	r3, r0, r3
 801a322:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 801a324:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a326:	687b      	ldr	r3, [r7, #4]
 801a328:	429a      	cmp	r2, r3
 801a32a:	d901      	bls.n	801a330 <f_write+0x298>
 801a32c:	687b      	ldr	r3, [r7, #4]
 801a32e:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 801a330:	68fb      	ldr	r3, [r7, #12]
 801a332:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801a336:	68fb      	ldr	r3, [r7, #12]
 801a338:	699b      	ldr	r3, [r3, #24]
 801a33a:	693a      	ldr	r2, [r7, #16]
 801a33c:	8992      	ldrh	r2, [r2, #12]
 801a33e:	fbb3 f0f2 	udiv	r0, r3, r2
 801a342:	fb00 f202 	mul.w	r2, r0, r2
 801a346:	1a9b      	subs	r3, r3, r2
 801a348:	440b      	add	r3, r1
 801a34a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a34c:	69f9      	ldr	r1, [r7, #28]
 801a34e:	4618      	mov	r0, r3
 801a350:	f7fd fbd8 	bl	8017b04 <mem_cpy>
		fp->flag |= FA_DIRTY;
 801a354:	68fb      	ldr	r3, [r7, #12]
 801a356:	7d1b      	ldrb	r3, [r3, #20]
 801a358:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801a35c:	b2da      	uxtb	r2, r3
 801a35e:	68fb      	ldr	r3, [r7, #12]
 801a360:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801a362:	69fa      	ldr	r2, [r7, #28]
 801a364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a366:	4413      	add	r3, r2
 801a368:	61fb      	str	r3, [r7, #28]
 801a36a:	68fb      	ldr	r3, [r7, #12]
 801a36c:	699a      	ldr	r2, [r3, #24]
 801a36e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a370:	441a      	add	r2, r3
 801a372:	68fb      	ldr	r3, [r7, #12]
 801a374:	619a      	str	r2, [r3, #24]
 801a376:	68fb      	ldr	r3, [r7, #12]
 801a378:	68da      	ldr	r2, [r3, #12]
 801a37a:	68fb      	ldr	r3, [r7, #12]
 801a37c:	699b      	ldr	r3, [r3, #24]
 801a37e:	429a      	cmp	r2, r3
 801a380:	bf38      	it	cc
 801a382:	461a      	movcc	r2, r3
 801a384:	68fb      	ldr	r3, [r7, #12]
 801a386:	60da      	str	r2, [r3, #12]
 801a388:	683b      	ldr	r3, [r7, #0]
 801a38a:	681a      	ldr	r2, [r3, #0]
 801a38c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a38e:	441a      	add	r2, r3
 801a390:	683b      	ldr	r3, [r7, #0]
 801a392:	601a      	str	r2, [r3, #0]
 801a394:	687a      	ldr	r2, [r7, #4]
 801a396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a398:	1ad3      	subs	r3, r2, r3
 801a39a:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 801a39c:	687b      	ldr	r3, [r7, #4]
 801a39e:	2b00      	cmp	r3, #0
 801a3a0:	f47f aeb5 	bne.w	801a10e <f_write+0x76>
 801a3a4:	e000      	b.n	801a3a8 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801a3a6:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 801a3a8:	68fb      	ldr	r3, [r7, #12]
 801a3aa:	7d1b      	ldrb	r3, [r3, #20]
 801a3ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a3b0:	b2da      	uxtb	r2, r3
 801a3b2:	68fb      	ldr	r3, [r7, #12]
 801a3b4:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 801a3b6:	2300      	movs	r3, #0
}
 801a3b8:	4618      	mov	r0, r3
 801a3ba:	3730      	adds	r7, #48	; 0x30
 801a3bc:	46bd      	mov	sp, r7
 801a3be:	bd80      	pop	{r7, pc}

0801a3c0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 801a3c0:	b580      	push	{r7, lr}
 801a3c2:	b086      	sub	sp, #24
 801a3c4:	af00      	add	r7, sp, #0
 801a3c6:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801a3c8:	687b      	ldr	r3, [r7, #4]
 801a3ca:	f107 0208 	add.w	r2, r7, #8
 801a3ce:	4611      	mov	r1, r2
 801a3d0:	4618      	mov	r0, r3
 801a3d2:	f7ff fc19 	bl	8019c08 <validate>
 801a3d6:	4603      	mov	r3, r0
 801a3d8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801a3da:	7dfb      	ldrb	r3, [r7, #23]
 801a3dc:	2b00      	cmp	r3, #0
 801a3de:	d168      	bne.n	801a4b2 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 801a3e0:	687b      	ldr	r3, [r7, #4]
 801a3e2:	7d1b      	ldrb	r3, [r3, #20]
 801a3e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801a3e8:	2b00      	cmp	r3, #0
 801a3ea:	d062      	beq.n	801a4b2 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 801a3ec:	687b      	ldr	r3, [r7, #4]
 801a3ee:	7d1b      	ldrb	r3, [r3, #20]
 801a3f0:	b25b      	sxtb	r3, r3
 801a3f2:	2b00      	cmp	r3, #0
 801a3f4:	da15      	bge.n	801a422 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801a3f6:	68bb      	ldr	r3, [r7, #8]
 801a3f8:	7858      	ldrb	r0, [r3, #1]
 801a3fa:	687b      	ldr	r3, [r7, #4]
 801a3fc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801a400:	687b      	ldr	r3, [r7, #4]
 801a402:	6a1a      	ldr	r2, [r3, #32]
 801a404:	2301      	movs	r3, #1
 801a406:	f7fd fabd 	bl	8017984 <disk_write>
 801a40a:	4603      	mov	r3, r0
 801a40c:	2b00      	cmp	r3, #0
 801a40e:	d001      	beq.n	801a414 <f_sync+0x54>
 801a410:	2301      	movs	r3, #1
 801a412:	e04f      	b.n	801a4b4 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 801a414:	687b      	ldr	r3, [r7, #4]
 801a416:	7d1b      	ldrb	r3, [r3, #20]
 801a418:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a41c:	b2da      	uxtb	r2, r3
 801a41e:	687b      	ldr	r3, [r7, #4]
 801a420:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 801a422:	f7fb f865 	bl	80154f0 <get_fattime>
 801a426:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 801a428:	68ba      	ldr	r2, [r7, #8]
 801a42a:	687b      	ldr	r3, [r7, #4]
 801a42c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a42e:	4619      	mov	r1, r3
 801a430:	4610      	mov	r0, r2
 801a432:	f7fd fd95 	bl	8017f60 <move_window>
 801a436:	4603      	mov	r3, r0
 801a438:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 801a43a:	7dfb      	ldrb	r3, [r7, #23]
 801a43c:	2b00      	cmp	r3, #0
 801a43e:	d138      	bne.n	801a4b2 <f_sync+0xf2>
					dir = fp->dir_ptr;
 801a440:	687b      	ldr	r3, [r7, #4]
 801a442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801a444:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801a446:	68fb      	ldr	r3, [r7, #12]
 801a448:	330b      	adds	r3, #11
 801a44a:	781a      	ldrb	r2, [r3, #0]
 801a44c:	68fb      	ldr	r3, [r7, #12]
 801a44e:	330b      	adds	r3, #11
 801a450:	f042 0220 	orr.w	r2, r2, #32
 801a454:	b2d2      	uxtb	r2, r2
 801a456:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801a458:	687b      	ldr	r3, [r7, #4]
 801a45a:	6818      	ldr	r0, [r3, #0]
 801a45c:	687b      	ldr	r3, [r7, #4]
 801a45e:	689b      	ldr	r3, [r3, #8]
 801a460:	461a      	mov	r2, r3
 801a462:	68f9      	ldr	r1, [r7, #12]
 801a464:	f7fe fb21 	bl	8018aaa <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801a468:	68fb      	ldr	r3, [r7, #12]
 801a46a:	f103 021c 	add.w	r2, r3, #28
 801a46e:	687b      	ldr	r3, [r7, #4]
 801a470:	68db      	ldr	r3, [r3, #12]
 801a472:	4619      	mov	r1, r3
 801a474:	4610      	mov	r0, r2
 801a476:	f7fd fb19 	bl	8017aac <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801a47a:	68fb      	ldr	r3, [r7, #12]
 801a47c:	3316      	adds	r3, #22
 801a47e:	6939      	ldr	r1, [r7, #16]
 801a480:	4618      	mov	r0, r3
 801a482:	f7fd fb13 	bl	8017aac <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801a486:	68fb      	ldr	r3, [r7, #12]
 801a488:	3312      	adds	r3, #18
 801a48a:	2100      	movs	r1, #0
 801a48c:	4618      	mov	r0, r3
 801a48e:	f7fd faf2 	bl	8017a76 <st_word>
					fs->wflag = 1;
 801a492:	68bb      	ldr	r3, [r7, #8]
 801a494:	2201      	movs	r2, #1
 801a496:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801a498:	68bb      	ldr	r3, [r7, #8]
 801a49a:	4618      	mov	r0, r3
 801a49c:	f7fd fd8e 	bl	8017fbc <sync_fs>
 801a4a0:	4603      	mov	r3, r0
 801a4a2:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801a4a4:	687b      	ldr	r3, [r7, #4]
 801a4a6:	7d1b      	ldrb	r3, [r3, #20]
 801a4a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801a4ac:	b2da      	uxtb	r2, r3
 801a4ae:	687b      	ldr	r3, [r7, #4]
 801a4b0:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 801a4b2:	7dfb      	ldrb	r3, [r7, #23]
}
 801a4b4:	4618      	mov	r0, r3
 801a4b6:	3718      	adds	r7, #24
 801a4b8:	46bd      	mov	sp, r7
 801a4ba:	bd80      	pop	{r7, pc}

0801a4bc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 801a4bc:	b580      	push	{r7, lr}
 801a4be:	b084      	sub	sp, #16
 801a4c0:	af00      	add	r7, sp, #0
 801a4c2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801a4c4:	6878      	ldr	r0, [r7, #4]
 801a4c6:	f7ff ff7b 	bl	801a3c0 <f_sync>
 801a4ca:	4603      	mov	r3, r0
 801a4cc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 801a4ce:	7bfb      	ldrb	r3, [r7, #15]
 801a4d0:	2b00      	cmp	r3, #0
 801a4d2:	d118      	bne.n	801a506 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801a4d4:	687b      	ldr	r3, [r7, #4]
 801a4d6:	f107 0208 	add.w	r2, r7, #8
 801a4da:	4611      	mov	r1, r2
 801a4dc:	4618      	mov	r0, r3
 801a4de:	f7ff fb93 	bl	8019c08 <validate>
 801a4e2:	4603      	mov	r3, r0
 801a4e4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801a4e6:	7bfb      	ldrb	r3, [r7, #15]
 801a4e8:	2b00      	cmp	r3, #0
 801a4ea:	d10c      	bne.n	801a506 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 801a4ec:	687b      	ldr	r3, [r7, #4]
 801a4ee:	691b      	ldr	r3, [r3, #16]
 801a4f0:	4618      	mov	r0, r3
 801a4f2:	f7fd fc91 	bl	8017e18 <dec_lock>
 801a4f6:	4603      	mov	r3, r0
 801a4f8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 801a4fa:	7bfb      	ldrb	r3, [r7, #15]
 801a4fc:	2b00      	cmp	r3, #0
 801a4fe:	d102      	bne.n	801a506 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 801a500:	687b      	ldr	r3, [r7, #4]
 801a502:	2200      	movs	r2, #0
 801a504:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801a506:	7bfb      	ldrb	r3, [r7, #15]
}
 801a508:	4618      	mov	r0, r3
 801a50a:	3710      	adds	r7, #16
 801a50c:	46bd      	mov	sp, r7
 801a50e:	bd80      	pop	{r7, pc}

0801a510 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 801a510:	b580      	push	{r7, lr}
 801a512:	b084      	sub	sp, #16
 801a514:	af00      	add	r7, sp, #0
 801a516:	6078      	str	r0, [r7, #4]
 801a518:	460b      	mov	r3, r1
 801a51a:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 801a51c:	78fb      	ldrb	r3, [r7, #3]
 801a51e:	2b0a      	cmp	r3, #10
 801a520:	d103      	bne.n	801a52a <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 801a522:	210d      	movs	r1, #13
 801a524:	6878      	ldr	r0, [r7, #4]
 801a526:	f7ff fff3 	bl	801a510 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 801a52a:	687b      	ldr	r3, [r7, #4]
 801a52c:	685b      	ldr	r3, [r3, #4]
 801a52e:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 801a530:	68fb      	ldr	r3, [r7, #12]
 801a532:	2b00      	cmp	r3, #0
 801a534:	db25      	blt.n	801a582 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 801a536:	68fb      	ldr	r3, [r7, #12]
 801a538:	1c5a      	adds	r2, r3, #1
 801a53a:	60fa      	str	r2, [r7, #12]
 801a53c:	687a      	ldr	r2, [r7, #4]
 801a53e:	4413      	add	r3, r2
 801a540:	78fa      	ldrb	r2, [r7, #3]
 801a542:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 801a544:	68fb      	ldr	r3, [r7, #12]
 801a546:	2b3c      	cmp	r3, #60	; 0x3c
 801a548:	dd12      	ble.n	801a570 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 801a54a:	687b      	ldr	r3, [r7, #4]
 801a54c:	6818      	ldr	r0, [r3, #0]
 801a54e:	687b      	ldr	r3, [r7, #4]
 801a550:	f103 010c 	add.w	r1, r3, #12
 801a554:	68fa      	ldr	r2, [r7, #12]
 801a556:	f107 0308 	add.w	r3, r7, #8
 801a55a:	f7ff fd9d 	bl	801a098 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 801a55e:	68ba      	ldr	r2, [r7, #8]
 801a560:	68fb      	ldr	r3, [r7, #12]
 801a562:	429a      	cmp	r2, r3
 801a564:	d101      	bne.n	801a56a <putc_bfd+0x5a>
 801a566:	2300      	movs	r3, #0
 801a568:	e001      	b.n	801a56e <putc_bfd+0x5e>
 801a56a:	f04f 33ff 	mov.w	r3, #4294967295
 801a56e:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 801a570:	687b      	ldr	r3, [r7, #4]
 801a572:	68fa      	ldr	r2, [r7, #12]
 801a574:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 801a576:	687b      	ldr	r3, [r7, #4]
 801a578:	689b      	ldr	r3, [r3, #8]
 801a57a:	1c5a      	adds	r2, r3, #1
 801a57c:	687b      	ldr	r3, [r7, #4]
 801a57e:	609a      	str	r2, [r3, #8]
 801a580:	e000      	b.n	801a584 <putc_bfd+0x74>
	if (i < 0) return;
 801a582:	bf00      	nop
}
 801a584:	3710      	adds	r7, #16
 801a586:	46bd      	mov	sp, r7
 801a588:	bd80      	pop	{r7, pc}

0801a58a <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 801a58a:	b580      	push	{r7, lr}
 801a58c:	b084      	sub	sp, #16
 801a58e:	af00      	add	r7, sp, #0
 801a590:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 801a592:	687b      	ldr	r3, [r7, #4]
 801a594:	685b      	ldr	r3, [r3, #4]
 801a596:	2b00      	cmp	r3, #0
 801a598:	db16      	blt.n	801a5c8 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 801a59a:	687b      	ldr	r3, [r7, #4]
 801a59c:	6818      	ldr	r0, [r3, #0]
 801a59e:	687b      	ldr	r3, [r7, #4]
 801a5a0:	f103 010c 	add.w	r1, r3, #12
 801a5a4:	687b      	ldr	r3, [r7, #4]
 801a5a6:	685b      	ldr	r3, [r3, #4]
 801a5a8:	461a      	mov	r2, r3
 801a5aa:	f107 030c 	add.w	r3, r7, #12
 801a5ae:	f7ff fd73 	bl	801a098 <f_write>
 801a5b2:	4603      	mov	r3, r0
 801a5b4:	2b00      	cmp	r3, #0
 801a5b6:	d107      	bne.n	801a5c8 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 801a5b8:	687b      	ldr	r3, [r7, #4]
 801a5ba:	685b      	ldr	r3, [r3, #4]
 801a5bc:	68fa      	ldr	r2, [r7, #12]
 801a5be:	4293      	cmp	r3, r2
 801a5c0:	d102      	bne.n	801a5c8 <putc_flush+0x3e>
 801a5c2:	687b      	ldr	r3, [r7, #4]
 801a5c4:	689b      	ldr	r3, [r3, #8]
 801a5c6:	e001      	b.n	801a5cc <putc_flush+0x42>
	return EOF;
 801a5c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 801a5cc:	4618      	mov	r0, r3
 801a5ce:	3710      	adds	r7, #16
 801a5d0:	46bd      	mov	sp, r7
 801a5d2:	bd80      	pop	{r7, pc}

0801a5d4 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 801a5d4:	b480      	push	{r7}
 801a5d6:	b083      	sub	sp, #12
 801a5d8:	af00      	add	r7, sp, #0
 801a5da:	6078      	str	r0, [r7, #4]
 801a5dc:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 801a5de:	687b      	ldr	r3, [r7, #4]
 801a5e0:	683a      	ldr	r2, [r7, #0]
 801a5e2:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 801a5e4:	687b      	ldr	r3, [r7, #4]
 801a5e6:	2200      	movs	r2, #0
 801a5e8:	605a      	str	r2, [r3, #4]
 801a5ea:	687b      	ldr	r3, [r7, #4]
 801a5ec:	685a      	ldr	r2, [r3, #4]
 801a5ee:	687b      	ldr	r3, [r7, #4]
 801a5f0:	609a      	str	r2, [r3, #8]
}
 801a5f2:	bf00      	nop
 801a5f4:	370c      	adds	r7, #12
 801a5f6:	46bd      	mov	sp, r7
 801a5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a5fc:	4770      	bx	lr

0801a5fe <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 801a5fe:	b580      	push	{r7, lr}
 801a600:	b096      	sub	sp, #88	; 0x58
 801a602:	af00      	add	r7, sp, #0
 801a604:	6078      	str	r0, [r7, #4]
 801a606:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 801a608:	f107 030c 	add.w	r3, r7, #12
 801a60c:	6839      	ldr	r1, [r7, #0]
 801a60e:	4618      	mov	r0, r3
 801a610:	f7ff ffe0 	bl	801a5d4 <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 801a614:	e009      	b.n	801a62a <f_puts+0x2c>
 801a616:	687b      	ldr	r3, [r7, #4]
 801a618:	1c5a      	adds	r2, r3, #1
 801a61a:	607a      	str	r2, [r7, #4]
 801a61c:	781a      	ldrb	r2, [r3, #0]
 801a61e:	f107 030c 	add.w	r3, r7, #12
 801a622:	4611      	mov	r1, r2
 801a624:	4618      	mov	r0, r3
 801a626:	f7ff ff73 	bl	801a510 <putc_bfd>
 801a62a:	687b      	ldr	r3, [r7, #4]
 801a62c:	781b      	ldrb	r3, [r3, #0]
 801a62e:	2b00      	cmp	r3, #0
 801a630:	d1f1      	bne.n	801a616 <f_puts+0x18>
	return putc_flush(&pb);
 801a632:	f107 030c 	add.w	r3, r7, #12
 801a636:	4618      	mov	r0, r3
 801a638:	f7ff ffa7 	bl	801a58a <putc_flush>
 801a63c:	4603      	mov	r3, r0
}
 801a63e:	4618      	mov	r0, r3
 801a640:	3758      	adds	r7, #88	; 0x58
 801a642:	46bd      	mov	sp, r7
 801a644:	bd80      	pop	{r7, pc}
	...

0801a648 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801a648:	b480      	push	{r7}
 801a64a:	b087      	sub	sp, #28
 801a64c:	af00      	add	r7, sp, #0
 801a64e:	60f8      	str	r0, [r7, #12]
 801a650:	60b9      	str	r1, [r7, #8]
 801a652:	4613      	mov	r3, r2
 801a654:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801a656:	2301      	movs	r3, #1
 801a658:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801a65a:	2300      	movs	r3, #0
 801a65c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801a65e:	4b1f      	ldr	r3, [pc, #124]	; (801a6dc <FATFS_LinkDriverEx+0x94>)
 801a660:	7a5b      	ldrb	r3, [r3, #9]
 801a662:	b2db      	uxtb	r3, r3
 801a664:	2b00      	cmp	r3, #0
 801a666:	d131      	bne.n	801a6cc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801a668:	4b1c      	ldr	r3, [pc, #112]	; (801a6dc <FATFS_LinkDriverEx+0x94>)
 801a66a:	7a5b      	ldrb	r3, [r3, #9]
 801a66c:	b2db      	uxtb	r3, r3
 801a66e:	461a      	mov	r2, r3
 801a670:	4b1a      	ldr	r3, [pc, #104]	; (801a6dc <FATFS_LinkDriverEx+0x94>)
 801a672:	2100      	movs	r1, #0
 801a674:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801a676:	4b19      	ldr	r3, [pc, #100]	; (801a6dc <FATFS_LinkDriverEx+0x94>)
 801a678:	7a5b      	ldrb	r3, [r3, #9]
 801a67a:	b2db      	uxtb	r3, r3
 801a67c:	4a17      	ldr	r2, [pc, #92]	; (801a6dc <FATFS_LinkDriverEx+0x94>)
 801a67e:	009b      	lsls	r3, r3, #2
 801a680:	4413      	add	r3, r2
 801a682:	68fa      	ldr	r2, [r7, #12]
 801a684:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801a686:	4b15      	ldr	r3, [pc, #84]	; (801a6dc <FATFS_LinkDriverEx+0x94>)
 801a688:	7a5b      	ldrb	r3, [r3, #9]
 801a68a:	b2db      	uxtb	r3, r3
 801a68c:	461a      	mov	r2, r3
 801a68e:	4b13      	ldr	r3, [pc, #76]	; (801a6dc <FATFS_LinkDriverEx+0x94>)
 801a690:	4413      	add	r3, r2
 801a692:	79fa      	ldrb	r2, [r7, #7]
 801a694:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801a696:	4b11      	ldr	r3, [pc, #68]	; (801a6dc <FATFS_LinkDriverEx+0x94>)
 801a698:	7a5b      	ldrb	r3, [r3, #9]
 801a69a:	b2db      	uxtb	r3, r3
 801a69c:	1c5a      	adds	r2, r3, #1
 801a69e:	b2d1      	uxtb	r1, r2
 801a6a0:	4a0e      	ldr	r2, [pc, #56]	; (801a6dc <FATFS_LinkDriverEx+0x94>)
 801a6a2:	7251      	strb	r1, [r2, #9]
 801a6a4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801a6a6:	7dbb      	ldrb	r3, [r7, #22]
 801a6a8:	3330      	adds	r3, #48	; 0x30
 801a6aa:	b2da      	uxtb	r2, r3
 801a6ac:	68bb      	ldr	r3, [r7, #8]
 801a6ae:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801a6b0:	68bb      	ldr	r3, [r7, #8]
 801a6b2:	3301      	adds	r3, #1
 801a6b4:	223a      	movs	r2, #58	; 0x3a
 801a6b6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801a6b8:	68bb      	ldr	r3, [r7, #8]
 801a6ba:	3302      	adds	r3, #2
 801a6bc:	222f      	movs	r2, #47	; 0x2f
 801a6be:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801a6c0:	68bb      	ldr	r3, [r7, #8]
 801a6c2:	3303      	adds	r3, #3
 801a6c4:	2200      	movs	r2, #0
 801a6c6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801a6c8:	2300      	movs	r3, #0
 801a6ca:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 801a6cc:	7dfb      	ldrb	r3, [r7, #23]
}
 801a6ce:	4618      	mov	r0, r3
 801a6d0:	371c      	adds	r7, #28
 801a6d2:	46bd      	mov	sp, r7
 801a6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a6d8:	4770      	bx	lr
 801a6da:	bf00      	nop
 801a6dc:	24004100 	.word	0x24004100

0801a6e0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801a6e0:	b580      	push	{r7, lr}
 801a6e2:	b082      	sub	sp, #8
 801a6e4:	af00      	add	r7, sp, #0
 801a6e6:	6078      	str	r0, [r7, #4]
 801a6e8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801a6ea:	2200      	movs	r2, #0
 801a6ec:	6839      	ldr	r1, [r7, #0]
 801a6ee:	6878      	ldr	r0, [r7, #4]
 801a6f0:	f7ff ffaa 	bl	801a648 <FATFS_LinkDriverEx>
 801a6f4:	4603      	mov	r3, r0
}
 801a6f6:	4618      	mov	r0, r3
 801a6f8:	3708      	adds	r7, #8
 801a6fa:	46bd      	mov	sp, r7
 801a6fc:	bd80      	pop	{r7, pc}
	...

0801a700 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 801a700:	b480      	push	{r7}
 801a702:	b085      	sub	sp, #20
 801a704:	af00      	add	r7, sp, #0
 801a706:	4603      	mov	r3, r0
 801a708:	6039      	str	r1, [r7, #0]
 801a70a:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 801a70c:	88fb      	ldrh	r3, [r7, #6]
 801a70e:	2b7f      	cmp	r3, #127	; 0x7f
 801a710:	d802      	bhi.n	801a718 <ff_convert+0x18>
		c = chr;
 801a712:	88fb      	ldrh	r3, [r7, #6]
 801a714:	81fb      	strh	r3, [r7, #14]
 801a716:	e025      	b.n	801a764 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 801a718:	683b      	ldr	r3, [r7, #0]
 801a71a:	2b00      	cmp	r3, #0
 801a71c:	d00b      	beq.n	801a736 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 801a71e:	88fb      	ldrh	r3, [r7, #6]
 801a720:	2bff      	cmp	r3, #255	; 0xff
 801a722:	d805      	bhi.n	801a730 <ff_convert+0x30>
 801a724:	88fb      	ldrh	r3, [r7, #6]
 801a726:	3b80      	subs	r3, #128	; 0x80
 801a728:	4a12      	ldr	r2, [pc, #72]	; (801a774 <ff_convert+0x74>)
 801a72a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801a72e:	e000      	b.n	801a732 <ff_convert+0x32>
 801a730:	2300      	movs	r3, #0
 801a732:	81fb      	strh	r3, [r7, #14]
 801a734:	e016      	b.n	801a764 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 801a736:	2300      	movs	r3, #0
 801a738:	81fb      	strh	r3, [r7, #14]
 801a73a:	e009      	b.n	801a750 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 801a73c:	89fb      	ldrh	r3, [r7, #14]
 801a73e:	4a0d      	ldr	r2, [pc, #52]	; (801a774 <ff_convert+0x74>)
 801a740:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801a744:	88fa      	ldrh	r2, [r7, #6]
 801a746:	429a      	cmp	r2, r3
 801a748:	d006      	beq.n	801a758 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 801a74a:	89fb      	ldrh	r3, [r7, #14]
 801a74c:	3301      	adds	r3, #1
 801a74e:	81fb      	strh	r3, [r7, #14]
 801a750:	89fb      	ldrh	r3, [r7, #14]
 801a752:	2b7f      	cmp	r3, #127	; 0x7f
 801a754:	d9f2      	bls.n	801a73c <ff_convert+0x3c>
 801a756:	e000      	b.n	801a75a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 801a758:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 801a75a:	89fb      	ldrh	r3, [r7, #14]
 801a75c:	3380      	adds	r3, #128	; 0x80
 801a75e:	b29b      	uxth	r3, r3
 801a760:	b2db      	uxtb	r3, r3
 801a762:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 801a764:	89fb      	ldrh	r3, [r7, #14]
}
 801a766:	4618      	mov	r0, r3
 801a768:	3714      	adds	r7, #20
 801a76a:	46bd      	mov	sp, r7
 801a76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a770:	4770      	bx	lr
 801a772:	bf00      	nop
 801a774:	080204f8 	.word	0x080204f8

0801a778 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 801a778:	b480      	push	{r7}
 801a77a:	b087      	sub	sp, #28
 801a77c:	af00      	add	r7, sp, #0
 801a77e:	4603      	mov	r3, r0
 801a780:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 801a782:	88fb      	ldrh	r3, [r7, #6]
 801a784:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801a788:	d201      	bcs.n	801a78e <ff_wtoupper+0x16>
 801a78a:	4b3e      	ldr	r3, [pc, #248]	; (801a884 <ff_wtoupper+0x10c>)
 801a78c:	e000      	b.n	801a790 <ff_wtoupper+0x18>
 801a78e:	4b3e      	ldr	r3, [pc, #248]	; (801a888 <ff_wtoupper+0x110>)
 801a790:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 801a792:	697b      	ldr	r3, [r7, #20]
 801a794:	1c9a      	adds	r2, r3, #2
 801a796:	617a      	str	r2, [r7, #20]
 801a798:	881b      	ldrh	r3, [r3, #0]
 801a79a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 801a79c:	8a7b      	ldrh	r3, [r7, #18]
 801a79e:	2b00      	cmp	r3, #0
 801a7a0:	d068      	beq.n	801a874 <ff_wtoupper+0xfc>
 801a7a2:	88fa      	ldrh	r2, [r7, #6]
 801a7a4:	8a7b      	ldrh	r3, [r7, #18]
 801a7a6:	429a      	cmp	r2, r3
 801a7a8:	d364      	bcc.n	801a874 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 801a7aa:	697b      	ldr	r3, [r7, #20]
 801a7ac:	1c9a      	adds	r2, r3, #2
 801a7ae:	617a      	str	r2, [r7, #20]
 801a7b0:	881b      	ldrh	r3, [r3, #0]
 801a7b2:	823b      	strh	r3, [r7, #16]
 801a7b4:	8a3b      	ldrh	r3, [r7, #16]
 801a7b6:	0a1b      	lsrs	r3, r3, #8
 801a7b8:	81fb      	strh	r3, [r7, #14]
 801a7ba:	8a3b      	ldrh	r3, [r7, #16]
 801a7bc:	b2db      	uxtb	r3, r3
 801a7be:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 801a7c0:	88fa      	ldrh	r2, [r7, #6]
 801a7c2:	8a79      	ldrh	r1, [r7, #18]
 801a7c4:	8a3b      	ldrh	r3, [r7, #16]
 801a7c6:	440b      	add	r3, r1
 801a7c8:	429a      	cmp	r2, r3
 801a7ca:	da49      	bge.n	801a860 <ff_wtoupper+0xe8>
			switch (cmd) {
 801a7cc:	89fb      	ldrh	r3, [r7, #14]
 801a7ce:	2b08      	cmp	r3, #8
 801a7d0:	d84f      	bhi.n	801a872 <ff_wtoupper+0xfa>
 801a7d2:	a201      	add	r2, pc, #4	; (adr r2, 801a7d8 <ff_wtoupper+0x60>)
 801a7d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a7d8:	0801a7fd 	.word	0x0801a7fd
 801a7dc:	0801a80f 	.word	0x0801a80f
 801a7e0:	0801a825 	.word	0x0801a825
 801a7e4:	0801a82d 	.word	0x0801a82d
 801a7e8:	0801a835 	.word	0x0801a835
 801a7ec:	0801a83d 	.word	0x0801a83d
 801a7f0:	0801a845 	.word	0x0801a845
 801a7f4:	0801a84d 	.word	0x0801a84d
 801a7f8:	0801a855 	.word	0x0801a855
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 801a7fc:	88fa      	ldrh	r2, [r7, #6]
 801a7fe:	8a7b      	ldrh	r3, [r7, #18]
 801a800:	1ad3      	subs	r3, r2, r3
 801a802:	005b      	lsls	r3, r3, #1
 801a804:	697a      	ldr	r2, [r7, #20]
 801a806:	4413      	add	r3, r2
 801a808:	881b      	ldrh	r3, [r3, #0]
 801a80a:	80fb      	strh	r3, [r7, #6]
 801a80c:	e027      	b.n	801a85e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 801a80e:	88fa      	ldrh	r2, [r7, #6]
 801a810:	8a7b      	ldrh	r3, [r7, #18]
 801a812:	1ad3      	subs	r3, r2, r3
 801a814:	b29b      	uxth	r3, r3
 801a816:	f003 0301 	and.w	r3, r3, #1
 801a81a:	b29b      	uxth	r3, r3
 801a81c:	88fa      	ldrh	r2, [r7, #6]
 801a81e:	1ad3      	subs	r3, r2, r3
 801a820:	80fb      	strh	r3, [r7, #6]
 801a822:	e01c      	b.n	801a85e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 801a824:	88fb      	ldrh	r3, [r7, #6]
 801a826:	3b10      	subs	r3, #16
 801a828:	80fb      	strh	r3, [r7, #6]
 801a82a:	e018      	b.n	801a85e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 801a82c:	88fb      	ldrh	r3, [r7, #6]
 801a82e:	3b20      	subs	r3, #32
 801a830:	80fb      	strh	r3, [r7, #6]
 801a832:	e014      	b.n	801a85e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 801a834:	88fb      	ldrh	r3, [r7, #6]
 801a836:	3b30      	subs	r3, #48	; 0x30
 801a838:	80fb      	strh	r3, [r7, #6]
 801a83a:	e010      	b.n	801a85e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 801a83c:	88fb      	ldrh	r3, [r7, #6]
 801a83e:	3b1a      	subs	r3, #26
 801a840:	80fb      	strh	r3, [r7, #6]
 801a842:	e00c      	b.n	801a85e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 801a844:	88fb      	ldrh	r3, [r7, #6]
 801a846:	3308      	adds	r3, #8
 801a848:	80fb      	strh	r3, [r7, #6]
 801a84a:	e008      	b.n	801a85e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 801a84c:	88fb      	ldrh	r3, [r7, #6]
 801a84e:	3b50      	subs	r3, #80	; 0x50
 801a850:	80fb      	strh	r3, [r7, #6]
 801a852:	e004      	b.n	801a85e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 801a854:	88fb      	ldrh	r3, [r7, #6]
 801a856:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 801a85a:	80fb      	strh	r3, [r7, #6]
 801a85c:	bf00      	nop
			}
			break;
 801a85e:	e008      	b.n	801a872 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 801a860:	89fb      	ldrh	r3, [r7, #14]
 801a862:	2b00      	cmp	r3, #0
 801a864:	d195      	bne.n	801a792 <ff_wtoupper+0x1a>
 801a866:	8a3b      	ldrh	r3, [r7, #16]
 801a868:	005b      	lsls	r3, r3, #1
 801a86a:	697a      	ldr	r2, [r7, #20]
 801a86c:	4413      	add	r3, r2
 801a86e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 801a870:	e78f      	b.n	801a792 <ff_wtoupper+0x1a>
			break;
 801a872:	bf00      	nop
	}

	return chr;
 801a874:	88fb      	ldrh	r3, [r7, #6]
}
 801a876:	4618      	mov	r0, r3
 801a878:	371c      	adds	r7, #28
 801a87a:	46bd      	mov	sp, r7
 801a87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a880:	4770      	bx	lr
 801a882:	bf00      	nop
 801a884:	080205f8 	.word	0x080205f8
 801a888:	080207ec 	.word	0x080207ec

0801a88c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801a88c:	b580      	push	{r7, lr}
 801a88e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 801a890:	2201      	movs	r2, #1
 801a892:	4913      	ldr	r1, [pc, #76]	; (801a8e0 <MX_USB_DEVICE_Init+0x54>)
 801a894:	4813      	ldr	r0, [pc, #76]	; (801a8e4 <MX_USB_DEVICE_Init+0x58>)
 801a896:	f7fb fd1d 	bl	80162d4 <USBD_Init>
 801a89a:	4603      	mov	r3, r0
 801a89c:	2b00      	cmp	r3, #0
 801a89e:	d001      	beq.n	801a8a4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801a8a0:	f7e8 f82a 	bl	80028f8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 801a8a4:	4910      	ldr	r1, [pc, #64]	; (801a8e8 <MX_USB_DEVICE_Init+0x5c>)
 801a8a6:	480f      	ldr	r0, [pc, #60]	; (801a8e4 <MX_USB_DEVICE_Init+0x58>)
 801a8a8:	f7fb fd44 	bl	8016334 <USBD_RegisterClass>
 801a8ac:	4603      	mov	r3, r0
 801a8ae:	2b00      	cmp	r3, #0
 801a8b0:	d001      	beq.n	801a8b6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801a8b2:	f7e8 f821 	bl	80028f8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 801a8b6:	490d      	ldr	r1, [pc, #52]	; (801a8ec <MX_USB_DEVICE_Init+0x60>)
 801a8b8:	480a      	ldr	r0, [pc, #40]	; (801a8e4 <MX_USB_DEVICE_Init+0x58>)
 801a8ba:	f7fb fc3b 	bl	8016134 <USBD_CDC_RegisterInterface>
 801a8be:	4603      	mov	r3, r0
 801a8c0:	2b00      	cmp	r3, #0
 801a8c2:	d001      	beq.n	801a8c8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 801a8c4:	f7e8 f818 	bl	80028f8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 801a8c8:	4806      	ldr	r0, [pc, #24]	; (801a8e4 <MX_USB_DEVICE_Init+0x58>)
 801a8ca:	f7fb fd69 	bl	80163a0 <USBD_Start>
 801a8ce:	4603      	mov	r3, r0
 801a8d0:	2b00      	cmp	r3, #0
 801a8d2:	d001      	beq.n	801a8d8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801a8d4:	f7e8 f810 	bl	80028f8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 801a8d8:	f7ef ffe6 	bl	800a8a8 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801a8dc:	bf00      	nop
 801a8de:	bd80      	pop	{r7, pc}
 801a8e0:	240001b0 	.word	0x240001b0
 801a8e4:	2400410c 	.word	0x2400410c
 801a8e8:	2400011c 	.word	0x2400011c
 801a8ec:	2400019c 	.word	0x2400019c

0801a8f0 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 801a8f0:	b580      	push	{r7, lr}
 801a8f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 801a8f4:	2200      	movs	r2, #0
 801a8f6:	4905      	ldr	r1, [pc, #20]	; (801a90c <CDC_Init_HS+0x1c>)
 801a8f8:	4805      	ldr	r0, [pc, #20]	; (801a910 <CDC_Init_HS+0x20>)
 801a8fa:	f7fb fc35 	bl	8016168 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 801a8fe:	4905      	ldr	r1, [pc, #20]	; (801a914 <CDC_Init_HS+0x24>)
 801a900:	4803      	ldr	r0, [pc, #12]	; (801a910 <CDC_Init_HS+0x20>)
 801a902:	f7fb fc53 	bl	80161ac <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801a906:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 801a908:	4618      	mov	r0, r3
 801a90a:	bd80      	pop	{r7, pc}
 801a90c:	24004be8 	.word	0x24004be8
 801a910:	2400410c 	.word	0x2400410c
 801a914:	240043e8 	.word	0x240043e8

0801a918 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 801a918:	b480      	push	{r7}
 801a91a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 801a91c:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 801a91e:	4618      	mov	r0, r3
 801a920:	46bd      	mov	sp, r7
 801a922:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a926:	4770      	bx	lr

0801a928 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801a928:	b480      	push	{r7}
 801a92a:	b083      	sub	sp, #12
 801a92c:	af00      	add	r7, sp, #0
 801a92e:	4603      	mov	r3, r0
 801a930:	6039      	str	r1, [r7, #0]
 801a932:	71fb      	strb	r3, [r7, #7]
 801a934:	4613      	mov	r3, r2
 801a936:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 801a938:	79fb      	ldrb	r3, [r7, #7]
 801a93a:	2b23      	cmp	r3, #35	; 0x23
 801a93c:	d84a      	bhi.n	801a9d4 <CDC_Control_HS+0xac>
 801a93e:	a201      	add	r2, pc, #4	; (adr r2, 801a944 <CDC_Control_HS+0x1c>)
 801a940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a944:	0801a9d5 	.word	0x0801a9d5
 801a948:	0801a9d5 	.word	0x0801a9d5
 801a94c:	0801a9d5 	.word	0x0801a9d5
 801a950:	0801a9d5 	.word	0x0801a9d5
 801a954:	0801a9d5 	.word	0x0801a9d5
 801a958:	0801a9d5 	.word	0x0801a9d5
 801a95c:	0801a9d5 	.word	0x0801a9d5
 801a960:	0801a9d5 	.word	0x0801a9d5
 801a964:	0801a9d5 	.word	0x0801a9d5
 801a968:	0801a9d5 	.word	0x0801a9d5
 801a96c:	0801a9d5 	.word	0x0801a9d5
 801a970:	0801a9d5 	.word	0x0801a9d5
 801a974:	0801a9d5 	.word	0x0801a9d5
 801a978:	0801a9d5 	.word	0x0801a9d5
 801a97c:	0801a9d5 	.word	0x0801a9d5
 801a980:	0801a9d5 	.word	0x0801a9d5
 801a984:	0801a9d5 	.word	0x0801a9d5
 801a988:	0801a9d5 	.word	0x0801a9d5
 801a98c:	0801a9d5 	.word	0x0801a9d5
 801a990:	0801a9d5 	.word	0x0801a9d5
 801a994:	0801a9d5 	.word	0x0801a9d5
 801a998:	0801a9d5 	.word	0x0801a9d5
 801a99c:	0801a9d5 	.word	0x0801a9d5
 801a9a0:	0801a9d5 	.word	0x0801a9d5
 801a9a4:	0801a9d5 	.word	0x0801a9d5
 801a9a8:	0801a9d5 	.word	0x0801a9d5
 801a9ac:	0801a9d5 	.word	0x0801a9d5
 801a9b0:	0801a9d5 	.word	0x0801a9d5
 801a9b4:	0801a9d5 	.word	0x0801a9d5
 801a9b8:	0801a9d5 	.word	0x0801a9d5
 801a9bc:	0801a9d5 	.word	0x0801a9d5
 801a9c0:	0801a9d5 	.word	0x0801a9d5
 801a9c4:	0801a9d5 	.word	0x0801a9d5
 801a9c8:	0801a9d5 	.word	0x0801a9d5
 801a9cc:	0801a9d5 	.word	0x0801a9d5
 801a9d0:	0801a9d5 	.word	0x0801a9d5
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 801a9d4:	bf00      	nop
  }

  return (USBD_OK);
 801a9d6:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 801a9d8:	4618      	mov	r0, r3
 801a9da:	370c      	adds	r7, #12
 801a9dc:	46bd      	mov	sp, r7
 801a9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a9e2:	4770      	bx	lr

0801a9e4 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 801a9e4:	b580      	push	{r7, lr}
 801a9e6:	b082      	sub	sp, #8
 801a9e8:	af00      	add	r7, sp, #0
 801a9ea:	6078      	str	r0, [r7, #4]
 801a9ec:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 801a9ee:	6879      	ldr	r1, [r7, #4]
 801a9f0:	4805      	ldr	r0, [pc, #20]	; (801aa08 <CDC_Receive_HS+0x24>)
 801a9f2:	f7fb fbdb 	bl	80161ac <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 801a9f6:	4804      	ldr	r0, [pc, #16]	; (801aa08 <CDC_Receive_HS+0x24>)
 801a9f8:	f7fb fc36 	bl	8016268 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 801a9fc:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 801a9fe:	4618      	mov	r0, r3
 801aa00:	3708      	adds	r7, #8
 801aa02:	46bd      	mov	sp, r7
 801aa04:	bd80      	pop	{r7, pc}
 801aa06:	bf00      	nop
 801aa08:	2400410c 	.word	0x2400410c

0801aa0c <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 801aa0c:	b580      	push	{r7, lr}
 801aa0e:	b084      	sub	sp, #16
 801aa10:	af00      	add	r7, sp, #0
 801aa12:	6078      	str	r0, [r7, #4]
 801aa14:	460b      	mov	r3, r1
 801aa16:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 801aa18:	2300      	movs	r3, #0
 801aa1a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 801aa1c:	4b0d      	ldr	r3, [pc, #52]	; (801aa54 <CDC_Transmit_HS+0x48>)
 801aa1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801aa22:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801aa24:	68bb      	ldr	r3, [r7, #8]
 801aa26:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801aa2a:	2b00      	cmp	r3, #0
 801aa2c:	d001      	beq.n	801aa32 <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 801aa2e:	2301      	movs	r3, #1
 801aa30:	e00b      	b.n	801aa4a <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 801aa32:	887b      	ldrh	r3, [r7, #2]
 801aa34:	461a      	mov	r2, r3
 801aa36:	6879      	ldr	r1, [r7, #4]
 801aa38:	4806      	ldr	r0, [pc, #24]	; (801aa54 <CDC_Transmit_HS+0x48>)
 801aa3a:	f7fb fb95 	bl	8016168 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 801aa3e:	4805      	ldr	r0, [pc, #20]	; (801aa54 <CDC_Transmit_HS+0x48>)
 801aa40:	f7fb fbd2 	bl	80161e8 <USBD_CDC_TransmitPacket>
 801aa44:	4603      	mov	r3, r0
 801aa46:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 801aa48:	7bfb      	ldrb	r3, [r7, #15]
}
 801aa4a:	4618      	mov	r0, r3
 801aa4c:	3710      	adds	r7, #16
 801aa4e:	46bd      	mov	sp, r7
 801aa50:	bd80      	pop	{r7, pc}
 801aa52:	bf00      	nop
 801aa54:	2400410c 	.word	0x2400410c

0801aa58 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 801aa58:	b480      	push	{r7}
 801aa5a:	b087      	sub	sp, #28
 801aa5c:	af00      	add	r7, sp, #0
 801aa5e:	60f8      	str	r0, [r7, #12]
 801aa60:	60b9      	str	r1, [r7, #8]
 801aa62:	4613      	mov	r3, r2
 801aa64:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801aa66:	2300      	movs	r3, #0
 801aa68:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 801aa6a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801aa6e:	4618      	mov	r0, r3
 801aa70:	371c      	adds	r7, #28
 801aa72:	46bd      	mov	sp, r7
 801aa74:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aa78:	4770      	bx	lr
	...

0801aa7c <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801aa7c:	b480      	push	{r7}
 801aa7e:	b083      	sub	sp, #12
 801aa80:	af00      	add	r7, sp, #0
 801aa82:	4603      	mov	r3, r0
 801aa84:	6039      	str	r1, [r7, #0]
 801aa86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 801aa88:	683b      	ldr	r3, [r7, #0]
 801aa8a:	2212      	movs	r2, #18
 801aa8c:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 801aa8e:	4b03      	ldr	r3, [pc, #12]	; (801aa9c <USBD_HS_DeviceDescriptor+0x20>)
}
 801aa90:	4618      	mov	r0, r3
 801aa92:	370c      	adds	r7, #12
 801aa94:	46bd      	mov	sp, r7
 801aa96:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aa9a:	4770      	bx	lr
 801aa9c:	240001cc 	.word	0x240001cc

0801aaa0 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801aaa0:	b480      	push	{r7}
 801aaa2:	b083      	sub	sp, #12
 801aaa4:	af00      	add	r7, sp, #0
 801aaa6:	4603      	mov	r3, r0
 801aaa8:	6039      	str	r1, [r7, #0]
 801aaaa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801aaac:	683b      	ldr	r3, [r7, #0]
 801aaae:	2204      	movs	r2, #4
 801aab0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801aab2:	4b03      	ldr	r3, [pc, #12]	; (801aac0 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 801aab4:	4618      	mov	r0, r3
 801aab6:	370c      	adds	r7, #12
 801aab8:	46bd      	mov	sp, r7
 801aaba:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aabe:	4770      	bx	lr
 801aac0:	240001e0 	.word	0x240001e0

0801aac4 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801aac4:	b580      	push	{r7, lr}
 801aac6:	b082      	sub	sp, #8
 801aac8:	af00      	add	r7, sp, #0
 801aaca:	4603      	mov	r3, r0
 801aacc:	6039      	str	r1, [r7, #0]
 801aace:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801aad0:	79fb      	ldrb	r3, [r7, #7]
 801aad2:	2b00      	cmp	r3, #0
 801aad4:	d105      	bne.n	801aae2 <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 801aad6:	683a      	ldr	r2, [r7, #0]
 801aad8:	4907      	ldr	r1, [pc, #28]	; (801aaf8 <USBD_HS_ProductStrDescriptor+0x34>)
 801aada:	4808      	ldr	r0, [pc, #32]	; (801aafc <USBD_HS_ProductStrDescriptor+0x38>)
 801aadc:	f7fc fe12 	bl	8017704 <USBD_GetString>
 801aae0:	e004      	b.n	801aaec <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 801aae2:	683a      	ldr	r2, [r7, #0]
 801aae4:	4904      	ldr	r1, [pc, #16]	; (801aaf8 <USBD_HS_ProductStrDescriptor+0x34>)
 801aae6:	4805      	ldr	r0, [pc, #20]	; (801aafc <USBD_HS_ProductStrDescriptor+0x38>)
 801aae8:	f7fc fe0c 	bl	8017704 <USBD_GetString>
  }
  return USBD_StrDesc;
 801aaec:	4b02      	ldr	r3, [pc, #8]	; (801aaf8 <USBD_HS_ProductStrDescriptor+0x34>)
}
 801aaee:	4618      	mov	r0, r3
 801aaf0:	3708      	adds	r7, #8
 801aaf2:	46bd      	mov	sp, r7
 801aaf4:	bd80      	pop	{r7, pc}
 801aaf6:	bf00      	nop
 801aaf8:	240053e8 	.word	0x240053e8
 801aafc:	0802035c 	.word	0x0802035c

0801ab00 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801ab00:	b580      	push	{r7, lr}
 801ab02:	b082      	sub	sp, #8
 801ab04:	af00      	add	r7, sp, #0
 801ab06:	4603      	mov	r3, r0
 801ab08:	6039      	str	r1, [r7, #0]
 801ab0a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801ab0c:	683a      	ldr	r2, [r7, #0]
 801ab0e:	4904      	ldr	r1, [pc, #16]	; (801ab20 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 801ab10:	4804      	ldr	r0, [pc, #16]	; (801ab24 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 801ab12:	f7fc fdf7 	bl	8017704 <USBD_GetString>
  return USBD_StrDesc;
 801ab16:	4b02      	ldr	r3, [pc, #8]	; (801ab20 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 801ab18:	4618      	mov	r0, r3
 801ab1a:	3708      	adds	r7, #8
 801ab1c:	46bd      	mov	sp, r7
 801ab1e:	bd80      	pop	{r7, pc}
 801ab20:	240053e8 	.word	0x240053e8
 801ab24:	08020378 	.word	0x08020378

0801ab28 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801ab28:	b580      	push	{r7, lr}
 801ab2a:	b082      	sub	sp, #8
 801ab2c:	af00      	add	r7, sp, #0
 801ab2e:	4603      	mov	r3, r0
 801ab30:	6039      	str	r1, [r7, #0]
 801ab32:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801ab34:	683b      	ldr	r3, [r7, #0]
 801ab36:	221a      	movs	r2, #26
 801ab38:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801ab3a:	f000 f843 	bl	801abc4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 801ab3e:	4b02      	ldr	r3, [pc, #8]	; (801ab48 <USBD_HS_SerialStrDescriptor+0x20>)
}
 801ab40:	4618      	mov	r0, r3
 801ab42:	3708      	adds	r7, #8
 801ab44:	46bd      	mov	sp, r7
 801ab46:	bd80      	pop	{r7, pc}
 801ab48:	240001e4 	.word	0x240001e4

0801ab4c <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801ab4c:	b580      	push	{r7, lr}
 801ab4e:	b082      	sub	sp, #8
 801ab50:	af00      	add	r7, sp, #0
 801ab52:	4603      	mov	r3, r0
 801ab54:	6039      	str	r1, [r7, #0]
 801ab56:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801ab58:	79fb      	ldrb	r3, [r7, #7]
 801ab5a:	2b00      	cmp	r3, #0
 801ab5c:	d105      	bne.n	801ab6a <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 801ab5e:	683a      	ldr	r2, [r7, #0]
 801ab60:	4907      	ldr	r1, [pc, #28]	; (801ab80 <USBD_HS_ConfigStrDescriptor+0x34>)
 801ab62:	4808      	ldr	r0, [pc, #32]	; (801ab84 <USBD_HS_ConfigStrDescriptor+0x38>)
 801ab64:	f7fc fdce 	bl	8017704 <USBD_GetString>
 801ab68:	e004      	b.n	801ab74 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 801ab6a:	683a      	ldr	r2, [r7, #0]
 801ab6c:	4904      	ldr	r1, [pc, #16]	; (801ab80 <USBD_HS_ConfigStrDescriptor+0x34>)
 801ab6e:	4805      	ldr	r0, [pc, #20]	; (801ab84 <USBD_HS_ConfigStrDescriptor+0x38>)
 801ab70:	f7fc fdc8 	bl	8017704 <USBD_GetString>
  }
  return USBD_StrDesc;
 801ab74:	4b02      	ldr	r3, [pc, #8]	; (801ab80 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 801ab76:	4618      	mov	r0, r3
 801ab78:	3708      	adds	r7, #8
 801ab7a:	46bd      	mov	sp, r7
 801ab7c:	bd80      	pop	{r7, pc}
 801ab7e:	bf00      	nop
 801ab80:	240053e8 	.word	0x240053e8
 801ab84:	0802037c 	.word	0x0802037c

0801ab88 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801ab88:	b580      	push	{r7, lr}
 801ab8a:	b082      	sub	sp, #8
 801ab8c:	af00      	add	r7, sp, #0
 801ab8e:	4603      	mov	r3, r0
 801ab90:	6039      	str	r1, [r7, #0]
 801ab92:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801ab94:	79fb      	ldrb	r3, [r7, #7]
 801ab96:	2b00      	cmp	r3, #0
 801ab98:	d105      	bne.n	801aba6 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801ab9a:	683a      	ldr	r2, [r7, #0]
 801ab9c:	4907      	ldr	r1, [pc, #28]	; (801abbc <USBD_HS_InterfaceStrDescriptor+0x34>)
 801ab9e:	4808      	ldr	r0, [pc, #32]	; (801abc0 <USBD_HS_InterfaceStrDescriptor+0x38>)
 801aba0:	f7fc fdb0 	bl	8017704 <USBD_GetString>
 801aba4:	e004      	b.n	801abb0 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801aba6:	683a      	ldr	r2, [r7, #0]
 801aba8:	4904      	ldr	r1, [pc, #16]	; (801abbc <USBD_HS_InterfaceStrDescriptor+0x34>)
 801abaa:	4805      	ldr	r0, [pc, #20]	; (801abc0 <USBD_HS_InterfaceStrDescriptor+0x38>)
 801abac:	f7fc fdaa 	bl	8017704 <USBD_GetString>
  }
  return USBD_StrDesc;
 801abb0:	4b02      	ldr	r3, [pc, #8]	; (801abbc <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 801abb2:	4618      	mov	r0, r3
 801abb4:	3708      	adds	r7, #8
 801abb6:	46bd      	mov	sp, r7
 801abb8:	bd80      	pop	{r7, pc}
 801abba:	bf00      	nop
 801abbc:	240053e8 	.word	0x240053e8
 801abc0:	08020388 	.word	0x08020388

0801abc4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801abc4:	b580      	push	{r7, lr}
 801abc6:	b084      	sub	sp, #16
 801abc8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801abca:	4b0f      	ldr	r3, [pc, #60]	; (801ac08 <Get_SerialNum+0x44>)
 801abcc:	681b      	ldr	r3, [r3, #0]
 801abce:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801abd0:	4b0e      	ldr	r3, [pc, #56]	; (801ac0c <Get_SerialNum+0x48>)
 801abd2:	681b      	ldr	r3, [r3, #0]
 801abd4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801abd6:	4b0e      	ldr	r3, [pc, #56]	; (801ac10 <Get_SerialNum+0x4c>)
 801abd8:	681b      	ldr	r3, [r3, #0]
 801abda:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801abdc:	68fa      	ldr	r2, [r7, #12]
 801abde:	687b      	ldr	r3, [r7, #4]
 801abe0:	4413      	add	r3, r2
 801abe2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801abe4:	68fb      	ldr	r3, [r7, #12]
 801abe6:	2b00      	cmp	r3, #0
 801abe8:	d009      	beq.n	801abfe <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801abea:	2208      	movs	r2, #8
 801abec:	4909      	ldr	r1, [pc, #36]	; (801ac14 <Get_SerialNum+0x50>)
 801abee:	68f8      	ldr	r0, [r7, #12]
 801abf0:	f000 f814 	bl	801ac1c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801abf4:	2204      	movs	r2, #4
 801abf6:	4908      	ldr	r1, [pc, #32]	; (801ac18 <Get_SerialNum+0x54>)
 801abf8:	68b8      	ldr	r0, [r7, #8]
 801abfa:	f000 f80f 	bl	801ac1c <IntToUnicode>
  }
}
 801abfe:	bf00      	nop
 801ac00:	3710      	adds	r7, #16
 801ac02:	46bd      	mov	sp, r7
 801ac04:	bd80      	pop	{r7, pc}
 801ac06:	bf00      	nop
 801ac08:	1ff1e800 	.word	0x1ff1e800
 801ac0c:	1ff1e804 	.word	0x1ff1e804
 801ac10:	1ff1e808 	.word	0x1ff1e808
 801ac14:	240001e6 	.word	0x240001e6
 801ac18:	240001f6 	.word	0x240001f6

0801ac1c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801ac1c:	b480      	push	{r7}
 801ac1e:	b087      	sub	sp, #28
 801ac20:	af00      	add	r7, sp, #0
 801ac22:	60f8      	str	r0, [r7, #12]
 801ac24:	60b9      	str	r1, [r7, #8]
 801ac26:	4613      	mov	r3, r2
 801ac28:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801ac2a:	2300      	movs	r3, #0
 801ac2c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801ac2e:	2300      	movs	r3, #0
 801ac30:	75fb      	strb	r3, [r7, #23]
 801ac32:	e027      	b.n	801ac84 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801ac34:	68fb      	ldr	r3, [r7, #12]
 801ac36:	0f1b      	lsrs	r3, r3, #28
 801ac38:	2b09      	cmp	r3, #9
 801ac3a:	d80b      	bhi.n	801ac54 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801ac3c:	68fb      	ldr	r3, [r7, #12]
 801ac3e:	0f1b      	lsrs	r3, r3, #28
 801ac40:	b2da      	uxtb	r2, r3
 801ac42:	7dfb      	ldrb	r3, [r7, #23]
 801ac44:	005b      	lsls	r3, r3, #1
 801ac46:	4619      	mov	r1, r3
 801ac48:	68bb      	ldr	r3, [r7, #8]
 801ac4a:	440b      	add	r3, r1
 801ac4c:	3230      	adds	r2, #48	; 0x30
 801ac4e:	b2d2      	uxtb	r2, r2
 801ac50:	701a      	strb	r2, [r3, #0]
 801ac52:	e00a      	b.n	801ac6a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801ac54:	68fb      	ldr	r3, [r7, #12]
 801ac56:	0f1b      	lsrs	r3, r3, #28
 801ac58:	b2da      	uxtb	r2, r3
 801ac5a:	7dfb      	ldrb	r3, [r7, #23]
 801ac5c:	005b      	lsls	r3, r3, #1
 801ac5e:	4619      	mov	r1, r3
 801ac60:	68bb      	ldr	r3, [r7, #8]
 801ac62:	440b      	add	r3, r1
 801ac64:	3237      	adds	r2, #55	; 0x37
 801ac66:	b2d2      	uxtb	r2, r2
 801ac68:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801ac6a:	68fb      	ldr	r3, [r7, #12]
 801ac6c:	011b      	lsls	r3, r3, #4
 801ac6e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801ac70:	7dfb      	ldrb	r3, [r7, #23]
 801ac72:	005b      	lsls	r3, r3, #1
 801ac74:	3301      	adds	r3, #1
 801ac76:	68ba      	ldr	r2, [r7, #8]
 801ac78:	4413      	add	r3, r2
 801ac7a:	2200      	movs	r2, #0
 801ac7c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801ac7e:	7dfb      	ldrb	r3, [r7, #23]
 801ac80:	3301      	adds	r3, #1
 801ac82:	75fb      	strb	r3, [r7, #23]
 801ac84:	7dfa      	ldrb	r2, [r7, #23]
 801ac86:	79fb      	ldrb	r3, [r7, #7]
 801ac88:	429a      	cmp	r2, r3
 801ac8a:	d3d3      	bcc.n	801ac34 <IntToUnicode+0x18>
  }
}
 801ac8c:	bf00      	nop
 801ac8e:	bf00      	nop
 801ac90:	371c      	adds	r7, #28
 801ac92:	46bd      	mov	sp, r7
 801ac94:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ac98:	4770      	bx	lr
	...

0801ac9c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801ac9c:	b580      	push	{r7, lr}
 801ac9e:	b0b2      	sub	sp, #200	; 0xc8
 801aca0:	af00      	add	r7, sp, #0
 801aca2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801aca4:	f107 0310 	add.w	r3, r7, #16
 801aca8:	22b8      	movs	r2, #184	; 0xb8
 801acaa:	2100      	movs	r1, #0
 801acac:	4618      	mov	r0, r3
 801acae:	f001 fa94 	bl	801c1da <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 801acb2:	687b      	ldr	r3, [r7, #4]
 801acb4:	681b      	ldr	r3, [r3, #0]
 801acb6:	4a1a      	ldr	r2, [pc, #104]	; (801ad20 <HAL_PCD_MspInit+0x84>)
 801acb8:	4293      	cmp	r3, r2
 801acba:	d12c      	bne.n	801ad16 <HAL_PCD_MspInit+0x7a>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 801acbc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 801acc0:	f04f 0300 	mov.w	r3, #0
 801acc4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 801acc8:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 801accc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801acd0:	f107 0310 	add.w	r3, r7, #16
 801acd4:	4618      	mov	r0, r3
 801acd6:	f7f0 fdc7 	bl	800b868 <HAL_RCCEx_PeriphCLKConfig>
 801acda:	4603      	mov	r3, r0
 801acdc:	2b00      	cmp	r3, #0
 801acde:	d001      	beq.n	801ace4 <HAL_PCD_MspInit+0x48>
    {
      Error_Handler();
 801ace0:	f7e7 fe0a 	bl	80028f8 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 801ace4:	f7ef fde0 	bl	800a8a8 <HAL_PWREx_EnableUSBVoltageDetector>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 801ace8:	4b0e      	ldr	r3, [pc, #56]	; (801ad24 <HAL_PCD_MspInit+0x88>)
 801acea:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 801acee:	4a0d      	ldr	r2, [pc, #52]	; (801ad24 <HAL_PCD_MspInit+0x88>)
 801acf0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 801acf4:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 801acf8:	4b0a      	ldr	r3, [pc, #40]	; (801ad24 <HAL_PCD_MspInit+0x88>)
 801acfa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 801acfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801ad02:	60fb      	str	r3, [r7, #12]
 801ad04:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 801ad06:	2200      	movs	r2, #0
 801ad08:	2100      	movs	r1, #0
 801ad0a:	204d      	movs	r0, #77	; 0x4d
 801ad0c:	f7eb fb51 	bl	80063b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 801ad10:	204d      	movs	r0, #77	; 0x4d
 801ad12:	f7eb fb68 	bl	80063e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 801ad16:	bf00      	nop
 801ad18:	37c8      	adds	r7, #200	; 0xc8
 801ad1a:	46bd      	mov	sp, r7
 801ad1c:	bd80      	pop	{r7, pc}
 801ad1e:	bf00      	nop
 801ad20:	40040000 	.word	0x40040000
 801ad24:	58024400 	.word	0x58024400

0801ad28 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801ad28:	b580      	push	{r7, lr}
 801ad2a:	b082      	sub	sp, #8
 801ad2c:	af00      	add	r7, sp, #0
 801ad2e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801ad30:	687b      	ldr	r3, [r7, #4]
 801ad32:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 801ad36:	687b      	ldr	r3, [r7, #4]
 801ad38:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 801ad3c:	4619      	mov	r1, r3
 801ad3e:	4610      	mov	r0, r2
 801ad40:	f7fb fb7b 	bl	801643a <USBD_LL_SetupStage>
}
 801ad44:	bf00      	nop
 801ad46:	3708      	adds	r7, #8
 801ad48:	46bd      	mov	sp, r7
 801ad4a:	bd80      	pop	{r7, pc}

0801ad4c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801ad4c:	b580      	push	{r7, lr}
 801ad4e:	b082      	sub	sp, #8
 801ad50:	af00      	add	r7, sp, #0
 801ad52:	6078      	str	r0, [r7, #4]
 801ad54:	460b      	mov	r3, r1
 801ad56:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801ad58:	687b      	ldr	r3, [r7, #4]
 801ad5a:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 801ad5e:	78fa      	ldrb	r2, [r7, #3]
 801ad60:	6879      	ldr	r1, [r7, #4]
 801ad62:	4613      	mov	r3, r2
 801ad64:	00db      	lsls	r3, r3, #3
 801ad66:	4413      	add	r3, r2
 801ad68:	009b      	lsls	r3, r3, #2
 801ad6a:	440b      	add	r3, r1
 801ad6c:	f503 7322 	add.w	r3, r3, #648	; 0x288
 801ad70:	681a      	ldr	r2, [r3, #0]
 801ad72:	78fb      	ldrb	r3, [r7, #3]
 801ad74:	4619      	mov	r1, r3
 801ad76:	f7fb fbb5 	bl	80164e4 <USBD_LL_DataOutStage>
}
 801ad7a:	bf00      	nop
 801ad7c:	3708      	adds	r7, #8
 801ad7e:	46bd      	mov	sp, r7
 801ad80:	bd80      	pop	{r7, pc}

0801ad82 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801ad82:	b580      	push	{r7, lr}
 801ad84:	b082      	sub	sp, #8
 801ad86:	af00      	add	r7, sp, #0
 801ad88:	6078      	str	r0, [r7, #4]
 801ad8a:	460b      	mov	r3, r1
 801ad8c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801ad8e:	687b      	ldr	r3, [r7, #4]
 801ad90:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 801ad94:	78fa      	ldrb	r2, [r7, #3]
 801ad96:	6879      	ldr	r1, [r7, #4]
 801ad98:	4613      	mov	r3, r2
 801ad9a:	00db      	lsls	r3, r3, #3
 801ad9c:	4413      	add	r3, r2
 801ad9e:	009b      	lsls	r3, r3, #2
 801ada0:	440b      	add	r3, r1
 801ada2:	3348      	adds	r3, #72	; 0x48
 801ada4:	681a      	ldr	r2, [r3, #0]
 801ada6:	78fb      	ldrb	r3, [r7, #3]
 801ada8:	4619      	mov	r1, r3
 801adaa:	f7fb fc4e 	bl	801664a <USBD_LL_DataInStage>
}
 801adae:	bf00      	nop
 801adb0:	3708      	adds	r7, #8
 801adb2:	46bd      	mov	sp, r7
 801adb4:	bd80      	pop	{r7, pc}

0801adb6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801adb6:	b580      	push	{r7, lr}
 801adb8:	b082      	sub	sp, #8
 801adba:	af00      	add	r7, sp, #0
 801adbc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801adbe:	687b      	ldr	r3, [r7, #4]
 801adc0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801adc4:	4618      	mov	r0, r3
 801adc6:	f7fb fd88 	bl	80168da <USBD_LL_SOF>
}
 801adca:	bf00      	nop
 801adcc:	3708      	adds	r7, #8
 801adce:	46bd      	mov	sp, r7
 801add0:	bd80      	pop	{r7, pc}

0801add2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801add2:	b580      	push	{r7, lr}
 801add4:	b084      	sub	sp, #16
 801add6:	af00      	add	r7, sp, #0
 801add8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801adda:	2301      	movs	r3, #1
 801addc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801adde:	687b      	ldr	r3, [r7, #4]
 801ade0:	691b      	ldr	r3, [r3, #16]
 801ade2:	2b00      	cmp	r3, #0
 801ade4:	d102      	bne.n	801adec <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801ade6:	2300      	movs	r3, #0
 801ade8:	73fb      	strb	r3, [r7, #15]
 801adea:	e008      	b.n	801adfe <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 801adec:	687b      	ldr	r3, [r7, #4]
 801adee:	691b      	ldr	r3, [r3, #16]
 801adf0:	2b02      	cmp	r3, #2
 801adf2:	d102      	bne.n	801adfa <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801adf4:	2301      	movs	r3, #1
 801adf6:	73fb      	strb	r3, [r7, #15]
 801adf8:	e001      	b.n	801adfe <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801adfa:	f7e7 fd7d 	bl	80028f8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801adfe:	687b      	ldr	r3, [r7, #4]
 801ae00:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801ae04:	7bfa      	ldrb	r2, [r7, #15]
 801ae06:	4611      	mov	r1, r2
 801ae08:	4618      	mov	r0, r3
 801ae0a:	f7fb fd22 	bl	8016852 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801ae0e:	687b      	ldr	r3, [r7, #4]
 801ae10:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801ae14:	4618      	mov	r0, r3
 801ae16:	f7fb fcca 	bl	80167ae <USBD_LL_Reset>
}
 801ae1a:	bf00      	nop
 801ae1c:	3710      	adds	r7, #16
 801ae1e:	46bd      	mov	sp, r7
 801ae20:	bd80      	pop	{r7, pc}
	...

0801ae24 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801ae24:	b580      	push	{r7, lr}
 801ae26:	b082      	sub	sp, #8
 801ae28:	af00      	add	r7, sp, #0
 801ae2a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801ae2c:	687b      	ldr	r3, [r7, #4]
 801ae2e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801ae32:	4618      	mov	r0, r3
 801ae34:	f7fb fd1d 	bl	8016872 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801ae38:	687b      	ldr	r3, [r7, #4]
 801ae3a:	681b      	ldr	r3, [r3, #0]
 801ae3c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801ae40:	681b      	ldr	r3, [r3, #0]
 801ae42:	687a      	ldr	r2, [r7, #4]
 801ae44:	6812      	ldr	r2, [r2, #0]
 801ae46:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801ae4a:	f043 0301 	orr.w	r3, r3, #1
 801ae4e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801ae50:	687b      	ldr	r3, [r7, #4]
 801ae52:	6a1b      	ldr	r3, [r3, #32]
 801ae54:	2b00      	cmp	r3, #0
 801ae56:	d005      	beq.n	801ae64 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801ae58:	4b04      	ldr	r3, [pc, #16]	; (801ae6c <HAL_PCD_SuspendCallback+0x48>)
 801ae5a:	691b      	ldr	r3, [r3, #16]
 801ae5c:	4a03      	ldr	r2, [pc, #12]	; (801ae6c <HAL_PCD_SuspendCallback+0x48>)
 801ae5e:	f043 0306 	orr.w	r3, r3, #6
 801ae62:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801ae64:	bf00      	nop
 801ae66:	3708      	adds	r7, #8
 801ae68:	46bd      	mov	sp, r7
 801ae6a:	bd80      	pop	{r7, pc}
 801ae6c:	e000ed00 	.word	0xe000ed00

0801ae70 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801ae70:	b580      	push	{r7, lr}
 801ae72:	b082      	sub	sp, #8
 801ae74:	af00      	add	r7, sp, #0
 801ae76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801ae78:	687b      	ldr	r3, [r7, #4]
 801ae7a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801ae7e:	4618      	mov	r0, r3
 801ae80:	f7fb fd13 	bl	80168aa <USBD_LL_Resume>
}
 801ae84:	bf00      	nop
 801ae86:	3708      	adds	r7, #8
 801ae88:	46bd      	mov	sp, r7
 801ae8a:	bd80      	pop	{r7, pc}

0801ae8c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801ae8c:	b580      	push	{r7, lr}
 801ae8e:	b082      	sub	sp, #8
 801ae90:	af00      	add	r7, sp, #0
 801ae92:	6078      	str	r0, [r7, #4]
 801ae94:	460b      	mov	r3, r1
 801ae96:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801ae98:	687b      	ldr	r3, [r7, #4]
 801ae9a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801ae9e:	78fa      	ldrb	r2, [r7, #3]
 801aea0:	4611      	mov	r1, r2
 801aea2:	4618      	mov	r0, r3
 801aea4:	f7fb fd6b 	bl	801697e <USBD_LL_IsoOUTIncomplete>
}
 801aea8:	bf00      	nop
 801aeaa:	3708      	adds	r7, #8
 801aeac:	46bd      	mov	sp, r7
 801aeae:	bd80      	pop	{r7, pc}

0801aeb0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801aeb0:	b580      	push	{r7, lr}
 801aeb2:	b082      	sub	sp, #8
 801aeb4:	af00      	add	r7, sp, #0
 801aeb6:	6078      	str	r0, [r7, #4]
 801aeb8:	460b      	mov	r3, r1
 801aeba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801aebc:	687b      	ldr	r3, [r7, #4]
 801aebe:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801aec2:	78fa      	ldrb	r2, [r7, #3]
 801aec4:	4611      	mov	r1, r2
 801aec6:	4618      	mov	r0, r3
 801aec8:	f7fb fd27 	bl	801691a <USBD_LL_IsoINIncomplete>
}
 801aecc:	bf00      	nop
 801aece:	3708      	adds	r7, #8
 801aed0:	46bd      	mov	sp, r7
 801aed2:	bd80      	pop	{r7, pc}

0801aed4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801aed4:	b580      	push	{r7, lr}
 801aed6:	b082      	sub	sp, #8
 801aed8:	af00      	add	r7, sp, #0
 801aeda:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 801aedc:	687b      	ldr	r3, [r7, #4]
 801aede:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801aee2:	4618      	mov	r0, r3
 801aee4:	f7fb fd7d 	bl	80169e2 <USBD_LL_DevConnected>
}
 801aee8:	bf00      	nop
 801aeea:	3708      	adds	r7, #8
 801aeec:	46bd      	mov	sp, r7
 801aeee:	bd80      	pop	{r7, pc}

0801aef0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801aef0:	b580      	push	{r7, lr}
 801aef2:	b082      	sub	sp, #8
 801aef4:	af00      	add	r7, sp, #0
 801aef6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801aef8:	687b      	ldr	r3, [r7, #4]
 801aefa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801aefe:	4618      	mov	r0, r3
 801af00:	f7fb fd7a 	bl	80169f8 <USBD_LL_DevDisconnected>
}
 801af04:	bf00      	nop
 801af06:	3708      	adds	r7, #8
 801af08:	46bd      	mov	sp, r7
 801af0a:	bd80      	pop	{r7, pc}

0801af0c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801af0c:	b580      	push	{r7, lr}
 801af0e:	b082      	sub	sp, #8
 801af10:	af00      	add	r7, sp, #0
 801af12:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 801af14:	687b      	ldr	r3, [r7, #4]
 801af16:	781b      	ldrb	r3, [r3, #0]
 801af18:	2b01      	cmp	r3, #1
 801af1a:	d140      	bne.n	801af9e <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 801af1c:	4a22      	ldr	r2, [pc, #136]	; (801afa8 <USBD_LL_Init+0x9c>)
 801af1e:	687b      	ldr	r3, [r7, #4]
 801af20:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_HS;
 801af24:	687b      	ldr	r3, [r7, #4]
 801af26:	4a20      	ldr	r2, [pc, #128]	; (801afa8 <USBD_LL_Init+0x9c>)
 801af28:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 801af2c:	4b1e      	ldr	r3, [pc, #120]	; (801afa8 <USBD_LL_Init+0x9c>)
 801af2e:	4a1f      	ldr	r2, [pc, #124]	; (801afac <USBD_LL_Init+0xa0>)
 801af30:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 801af32:	4b1d      	ldr	r3, [pc, #116]	; (801afa8 <USBD_LL_Init+0x9c>)
 801af34:	2209      	movs	r2, #9
 801af36:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 801af38:	4b1b      	ldr	r3, [pc, #108]	; (801afa8 <USBD_LL_Init+0x9c>)
 801af3a:	2202      	movs	r2, #2
 801af3c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 801af3e:	4b1a      	ldr	r3, [pc, #104]	; (801afa8 <USBD_LL_Init+0x9c>)
 801af40:	2200      	movs	r2, #0
 801af42:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 801af44:	4b18      	ldr	r3, [pc, #96]	; (801afa8 <USBD_LL_Init+0x9c>)
 801af46:	2202      	movs	r2, #2
 801af48:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 801af4a:	4b17      	ldr	r3, [pc, #92]	; (801afa8 <USBD_LL_Init+0x9c>)
 801af4c:	2200      	movs	r2, #0
 801af4e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 801af50:	4b15      	ldr	r3, [pc, #84]	; (801afa8 <USBD_LL_Init+0x9c>)
 801af52:	2200      	movs	r2, #0
 801af54:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 801af56:	4b14      	ldr	r3, [pc, #80]	; (801afa8 <USBD_LL_Init+0x9c>)
 801af58:	2200      	movs	r2, #0
 801af5a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 801af5c:	4b12      	ldr	r3, [pc, #72]	; (801afa8 <USBD_LL_Init+0x9c>)
 801af5e:	2200      	movs	r2, #0
 801af60:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 801af62:	4b11      	ldr	r3, [pc, #68]	; (801afa8 <USBD_LL_Init+0x9c>)
 801af64:	2200      	movs	r2, #0
 801af66:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 801af68:	4b0f      	ldr	r3, [pc, #60]	; (801afa8 <USBD_LL_Init+0x9c>)
 801af6a:	2200      	movs	r2, #0
 801af6c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 801af6e:	480e      	ldr	r0, [pc, #56]	; (801afa8 <USBD_LL_Init+0x9c>)
 801af70:	f7ee f9a7 	bl	80092c2 <HAL_PCD_Init>
 801af74:	4603      	mov	r3, r0
 801af76:	2b00      	cmp	r3, #0
 801af78:	d001      	beq.n	801af7e <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 801af7a:	f7e7 fcbd 	bl	80028f8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 801af7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 801af82:	4809      	ldr	r0, [pc, #36]	; (801afa8 <USBD_LL_Init+0x9c>)
 801af84:	f7ef fc15 	bl	800a7b2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 801af88:	2280      	movs	r2, #128	; 0x80
 801af8a:	2100      	movs	r1, #0
 801af8c:	4806      	ldr	r0, [pc, #24]	; (801afa8 <USBD_LL_Init+0x9c>)
 801af8e:	f7ef fbc9 	bl	800a724 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 801af92:	f44f 72ba 	mov.w	r2, #372	; 0x174
 801af96:	2101      	movs	r1, #1
 801af98:	4803      	ldr	r0, [pc, #12]	; (801afa8 <USBD_LL_Init+0x9c>)
 801af9a:	f7ef fbc3 	bl	800a724 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 801af9e:	2300      	movs	r3, #0
}
 801afa0:	4618      	mov	r0, r3
 801afa2:	3708      	adds	r7, #8
 801afa4:	46bd      	mov	sp, r7
 801afa6:	bd80      	pop	{r7, pc}
 801afa8:	240055e8 	.word	0x240055e8
 801afac:	40040000 	.word	0x40040000

0801afb0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801afb0:	b580      	push	{r7, lr}
 801afb2:	b084      	sub	sp, #16
 801afb4:	af00      	add	r7, sp, #0
 801afb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801afb8:	2300      	movs	r3, #0
 801afba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801afbc:	2300      	movs	r3, #0
 801afbe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801afc0:	687b      	ldr	r3, [r7, #4]
 801afc2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801afc6:	4618      	mov	r0, r3
 801afc8:	f7ee fa9f 	bl	800950a <HAL_PCD_Start>
 801afcc:	4603      	mov	r3, r0
 801afce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801afd0:	7bfb      	ldrb	r3, [r7, #15]
 801afd2:	4618      	mov	r0, r3
 801afd4:	f000 f942 	bl	801b25c <USBD_Get_USB_Status>
 801afd8:	4603      	mov	r3, r0
 801afda:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801afdc:	7bbb      	ldrb	r3, [r7, #14]
}
 801afde:	4618      	mov	r0, r3
 801afe0:	3710      	adds	r7, #16
 801afe2:	46bd      	mov	sp, r7
 801afe4:	bd80      	pop	{r7, pc}

0801afe6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801afe6:	b580      	push	{r7, lr}
 801afe8:	b084      	sub	sp, #16
 801afea:	af00      	add	r7, sp, #0
 801afec:	6078      	str	r0, [r7, #4]
 801afee:	4608      	mov	r0, r1
 801aff0:	4611      	mov	r1, r2
 801aff2:	461a      	mov	r2, r3
 801aff4:	4603      	mov	r3, r0
 801aff6:	70fb      	strb	r3, [r7, #3]
 801aff8:	460b      	mov	r3, r1
 801affa:	70bb      	strb	r3, [r7, #2]
 801affc:	4613      	mov	r3, r2
 801affe:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801b000:	2300      	movs	r3, #0
 801b002:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801b004:	2300      	movs	r3, #0
 801b006:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801b008:	687b      	ldr	r3, [r7, #4]
 801b00a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801b00e:	78bb      	ldrb	r3, [r7, #2]
 801b010:	883a      	ldrh	r2, [r7, #0]
 801b012:	78f9      	ldrb	r1, [r7, #3]
 801b014:	f7ee ff9f 	bl	8009f56 <HAL_PCD_EP_Open>
 801b018:	4603      	mov	r3, r0
 801b01a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801b01c:	7bfb      	ldrb	r3, [r7, #15]
 801b01e:	4618      	mov	r0, r3
 801b020:	f000 f91c 	bl	801b25c <USBD_Get_USB_Status>
 801b024:	4603      	mov	r3, r0
 801b026:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801b028:	7bbb      	ldrb	r3, [r7, #14]
}
 801b02a:	4618      	mov	r0, r3
 801b02c:	3710      	adds	r7, #16
 801b02e:	46bd      	mov	sp, r7
 801b030:	bd80      	pop	{r7, pc}

0801b032 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801b032:	b580      	push	{r7, lr}
 801b034:	b084      	sub	sp, #16
 801b036:	af00      	add	r7, sp, #0
 801b038:	6078      	str	r0, [r7, #4]
 801b03a:	460b      	mov	r3, r1
 801b03c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801b03e:	2300      	movs	r3, #0
 801b040:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801b042:	2300      	movs	r3, #0
 801b044:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801b046:	687b      	ldr	r3, [r7, #4]
 801b048:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801b04c:	78fa      	ldrb	r2, [r7, #3]
 801b04e:	4611      	mov	r1, r2
 801b050:	4618      	mov	r0, r3
 801b052:	f7ee ffe8 	bl	800a026 <HAL_PCD_EP_Close>
 801b056:	4603      	mov	r3, r0
 801b058:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801b05a:	7bfb      	ldrb	r3, [r7, #15]
 801b05c:	4618      	mov	r0, r3
 801b05e:	f000 f8fd 	bl	801b25c <USBD_Get_USB_Status>
 801b062:	4603      	mov	r3, r0
 801b064:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801b066:	7bbb      	ldrb	r3, [r7, #14]
}
 801b068:	4618      	mov	r0, r3
 801b06a:	3710      	adds	r7, #16
 801b06c:	46bd      	mov	sp, r7
 801b06e:	bd80      	pop	{r7, pc}

0801b070 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801b070:	b580      	push	{r7, lr}
 801b072:	b084      	sub	sp, #16
 801b074:	af00      	add	r7, sp, #0
 801b076:	6078      	str	r0, [r7, #4]
 801b078:	460b      	mov	r3, r1
 801b07a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801b07c:	2300      	movs	r3, #0
 801b07e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801b080:	2300      	movs	r3, #0
 801b082:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801b084:	687b      	ldr	r3, [r7, #4]
 801b086:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801b08a:	78fa      	ldrb	r2, [r7, #3]
 801b08c:	4611      	mov	r1, r2
 801b08e:	4618      	mov	r0, r3
 801b090:	f7ef f8a2 	bl	800a1d8 <HAL_PCD_EP_SetStall>
 801b094:	4603      	mov	r3, r0
 801b096:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801b098:	7bfb      	ldrb	r3, [r7, #15]
 801b09a:	4618      	mov	r0, r3
 801b09c:	f000 f8de 	bl	801b25c <USBD_Get_USB_Status>
 801b0a0:	4603      	mov	r3, r0
 801b0a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801b0a4:	7bbb      	ldrb	r3, [r7, #14]
}
 801b0a6:	4618      	mov	r0, r3
 801b0a8:	3710      	adds	r7, #16
 801b0aa:	46bd      	mov	sp, r7
 801b0ac:	bd80      	pop	{r7, pc}

0801b0ae <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801b0ae:	b580      	push	{r7, lr}
 801b0b0:	b084      	sub	sp, #16
 801b0b2:	af00      	add	r7, sp, #0
 801b0b4:	6078      	str	r0, [r7, #4]
 801b0b6:	460b      	mov	r3, r1
 801b0b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801b0ba:	2300      	movs	r3, #0
 801b0bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801b0be:	2300      	movs	r3, #0
 801b0c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801b0c2:	687b      	ldr	r3, [r7, #4]
 801b0c4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801b0c8:	78fa      	ldrb	r2, [r7, #3]
 801b0ca:	4611      	mov	r1, r2
 801b0cc:	4618      	mov	r0, r3
 801b0ce:	f7ef f8e7 	bl	800a2a0 <HAL_PCD_EP_ClrStall>
 801b0d2:	4603      	mov	r3, r0
 801b0d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801b0d6:	7bfb      	ldrb	r3, [r7, #15]
 801b0d8:	4618      	mov	r0, r3
 801b0da:	f000 f8bf 	bl	801b25c <USBD_Get_USB_Status>
 801b0de:	4603      	mov	r3, r0
 801b0e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801b0e2:	7bbb      	ldrb	r3, [r7, #14]
}
 801b0e4:	4618      	mov	r0, r3
 801b0e6:	3710      	adds	r7, #16
 801b0e8:	46bd      	mov	sp, r7
 801b0ea:	bd80      	pop	{r7, pc}

0801b0ec <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801b0ec:	b480      	push	{r7}
 801b0ee:	b085      	sub	sp, #20
 801b0f0:	af00      	add	r7, sp, #0
 801b0f2:	6078      	str	r0, [r7, #4]
 801b0f4:	460b      	mov	r3, r1
 801b0f6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801b0f8:	687b      	ldr	r3, [r7, #4]
 801b0fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801b0fe:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801b100:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801b104:	2b00      	cmp	r3, #0
 801b106:	da0b      	bge.n	801b120 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801b108:	78fb      	ldrb	r3, [r7, #3]
 801b10a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801b10e:	68f9      	ldr	r1, [r7, #12]
 801b110:	4613      	mov	r3, r2
 801b112:	00db      	lsls	r3, r3, #3
 801b114:	4413      	add	r3, r2
 801b116:	009b      	lsls	r3, r3, #2
 801b118:	440b      	add	r3, r1
 801b11a:	333e      	adds	r3, #62	; 0x3e
 801b11c:	781b      	ldrb	r3, [r3, #0]
 801b11e:	e00b      	b.n	801b138 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801b120:	78fb      	ldrb	r3, [r7, #3]
 801b122:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801b126:	68f9      	ldr	r1, [r7, #12]
 801b128:	4613      	mov	r3, r2
 801b12a:	00db      	lsls	r3, r3, #3
 801b12c:	4413      	add	r3, r2
 801b12e:	009b      	lsls	r3, r3, #2
 801b130:	440b      	add	r3, r1
 801b132:	f203 237e 	addw	r3, r3, #638	; 0x27e
 801b136:	781b      	ldrb	r3, [r3, #0]
  }
}
 801b138:	4618      	mov	r0, r3
 801b13a:	3714      	adds	r7, #20
 801b13c:	46bd      	mov	sp, r7
 801b13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b142:	4770      	bx	lr

0801b144 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801b144:	b580      	push	{r7, lr}
 801b146:	b084      	sub	sp, #16
 801b148:	af00      	add	r7, sp, #0
 801b14a:	6078      	str	r0, [r7, #4]
 801b14c:	460b      	mov	r3, r1
 801b14e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801b150:	2300      	movs	r3, #0
 801b152:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801b154:	2300      	movs	r3, #0
 801b156:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801b158:	687b      	ldr	r3, [r7, #4]
 801b15a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801b15e:	78fa      	ldrb	r2, [r7, #3]
 801b160:	4611      	mov	r1, r2
 801b162:	4618      	mov	r0, r3
 801b164:	f7ee fed2 	bl	8009f0c <HAL_PCD_SetAddress>
 801b168:	4603      	mov	r3, r0
 801b16a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801b16c:	7bfb      	ldrb	r3, [r7, #15]
 801b16e:	4618      	mov	r0, r3
 801b170:	f000 f874 	bl	801b25c <USBD_Get_USB_Status>
 801b174:	4603      	mov	r3, r0
 801b176:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801b178:	7bbb      	ldrb	r3, [r7, #14]
}
 801b17a:	4618      	mov	r0, r3
 801b17c:	3710      	adds	r7, #16
 801b17e:	46bd      	mov	sp, r7
 801b180:	bd80      	pop	{r7, pc}

0801b182 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801b182:	b580      	push	{r7, lr}
 801b184:	b086      	sub	sp, #24
 801b186:	af00      	add	r7, sp, #0
 801b188:	60f8      	str	r0, [r7, #12]
 801b18a:	607a      	str	r2, [r7, #4]
 801b18c:	603b      	str	r3, [r7, #0]
 801b18e:	460b      	mov	r3, r1
 801b190:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801b192:	2300      	movs	r3, #0
 801b194:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801b196:	2300      	movs	r3, #0
 801b198:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801b19a:	68fb      	ldr	r3, [r7, #12]
 801b19c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801b1a0:	7af9      	ldrb	r1, [r7, #11]
 801b1a2:	683b      	ldr	r3, [r7, #0]
 801b1a4:	687a      	ldr	r2, [r7, #4]
 801b1a6:	f7ee ffdc 	bl	800a162 <HAL_PCD_EP_Transmit>
 801b1aa:	4603      	mov	r3, r0
 801b1ac:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801b1ae:	7dfb      	ldrb	r3, [r7, #23]
 801b1b0:	4618      	mov	r0, r3
 801b1b2:	f000 f853 	bl	801b25c <USBD_Get_USB_Status>
 801b1b6:	4603      	mov	r3, r0
 801b1b8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801b1ba:	7dbb      	ldrb	r3, [r7, #22]
}
 801b1bc:	4618      	mov	r0, r3
 801b1be:	3718      	adds	r7, #24
 801b1c0:	46bd      	mov	sp, r7
 801b1c2:	bd80      	pop	{r7, pc}

0801b1c4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801b1c4:	b580      	push	{r7, lr}
 801b1c6:	b086      	sub	sp, #24
 801b1c8:	af00      	add	r7, sp, #0
 801b1ca:	60f8      	str	r0, [r7, #12]
 801b1cc:	607a      	str	r2, [r7, #4]
 801b1ce:	603b      	str	r3, [r7, #0]
 801b1d0:	460b      	mov	r3, r1
 801b1d2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801b1d4:	2300      	movs	r3, #0
 801b1d6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801b1d8:	2300      	movs	r3, #0
 801b1da:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801b1dc:	68fb      	ldr	r3, [r7, #12]
 801b1de:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801b1e2:	7af9      	ldrb	r1, [r7, #11]
 801b1e4:	683b      	ldr	r3, [r7, #0]
 801b1e6:	687a      	ldr	r2, [r7, #4]
 801b1e8:	f7ee ff67 	bl	800a0ba <HAL_PCD_EP_Receive>
 801b1ec:	4603      	mov	r3, r0
 801b1ee:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801b1f0:	7dfb      	ldrb	r3, [r7, #23]
 801b1f2:	4618      	mov	r0, r3
 801b1f4:	f000 f832 	bl	801b25c <USBD_Get_USB_Status>
 801b1f8:	4603      	mov	r3, r0
 801b1fa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801b1fc:	7dbb      	ldrb	r3, [r7, #22]
}
 801b1fe:	4618      	mov	r0, r3
 801b200:	3718      	adds	r7, #24
 801b202:	46bd      	mov	sp, r7
 801b204:	bd80      	pop	{r7, pc}

0801b206 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801b206:	b580      	push	{r7, lr}
 801b208:	b082      	sub	sp, #8
 801b20a:	af00      	add	r7, sp, #0
 801b20c:	6078      	str	r0, [r7, #4]
 801b20e:	460b      	mov	r3, r1
 801b210:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801b212:	687b      	ldr	r3, [r7, #4]
 801b214:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801b218:	78fa      	ldrb	r2, [r7, #3]
 801b21a:	4611      	mov	r1, r2
 801b21c:	4618      	mov	r0, r3
 801b21e:	f7ee ff88 	bl	800a132 <HAL_PCD_EP_GetRxCount>
 801b222:	4603      	mov	r3, r0
}
 801b224:	4618      	mov	r0, r3
 801b226:	3708      	adds	r7, #8
 801b228:	46bd      	mov	sp, r7
 801b22a:	bd80      	pop	{r7, pc}

0801b22c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801b22c:	b480      	push	{r7}
 801b22e:	b083      	sub	sp, #12
 801b230:	af00      	add	r7, sp, #0
 801b232:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 801b234:	4b03      	ldr	r3, [pc, #12]	; (801b244 <USBD_static_malloc+0x18>)
}
 801b236:	4618      	mov	r0, r3
 801b238:	370c      	adds	r7, #12
 801b23a:	46bd      	mov	sp, r7
 801b23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b240:	4770      	bx	lr
 801b242:	bf00      	nop
 801b244:	24005af4 	.word	0x24005af4

0801b248 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801b248:	b480      	push	{r7}
 801b24a:	b083      	sub	sp, #12
 801b24c:	af00      	add	r7, sp, #0
 801b24e:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 801b250:	bf00      	nop
 801b252:	370c      	adds	r7, #12
 801b254:	46bd      	mov	sp, r7
 801b256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b25a:	4770      	bx	lr

0801b25c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801b25c:	b480      	push	{r7}
 801b25e:	b085      	sub	sp, #20
 801b260:	af00      	add	r7, sp, #0
 801b262:	4603      	mov	r3, r0
 801b264:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801b266:	2300      	movs	r3, #0
 801b268:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801b26a:	79fb      	ldrb	r3, [r7, #7]
 801b26c:	2b03      	cmp	r3, #3
 801b26e:	d817      	bhi.n	801b2a0 <USBD_Get_USB_Status+0x44>
 801b270:	a201      	add	r2, pc, #4	; (adr r2, 801b278 <USBD_Get_USB_Status+0x1c>)
 801b272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b276:	bf00      	nop
 801b278:	0801b289 	.word	0x0801b289
 801b27c:	0801b28f 	.word	0x0801b28f
 801b280:	0801b295 	.word	0x0801b295
 801b284:	0801b29b 	.word	0x0801b29b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801b288:	2300      	movs	r3, #0
 801b28a:	73fb      	strb	r3, [r7, #15]
    break;
 801b28c:	e00b      	b.n	801b2a6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801b28e:	2303      	movs	r3, #3
 801b290:	73fb      	strb	r3, [r7, #15]
    break;
 801b292:	e008      	b.n	801b2a6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801b294:	2301      	movs	r3, #1
 801b296:	73fb      	strb	r3, [r7, #15]
    break;
 801b298:	e005      	b.n	801b2a6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801b29a:	2303      	movs	r3, #3
 801b29c:	73fb      	strb	r3, [r7, #15]
    break;
 801b29e:	e002      	b.n	801b2a6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801b2a0:	2303      	movs	r3, #3
 801b2a2:	73fb      	strb	r3, [r7, #15]
    break;
 801b2a4:	bf00      	nop
  }
  return usb_status;
 801b2a6:	7bfb      	ldrb	r3, [r7, #15]
}
 801b2a8:	4618      	mov	r0, r3
 801b2aa:	3714      	adds	r7, #20
 801b2ac:	46bd      	mov	sp, r7
 801b2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b2b2:	4770      	bx	lr

0801b2b4 <__cvt>:
 801b2b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b2b6:	ed2d 8b02 	vpush	{d8}
 801b2ba:	eeb0 8b40 	vmov.f64	d8, d0
 801b2be:	b085      	sub	sp, #20
 801b2c0:	4617      	mov	r7, r2
 801b2c2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801b2c4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801b2c6:	ee18 2a90 	vmov	r2, s17
 801b2ca:	f025 0520 	bic.w	r5, r5, #32
 801b2ce:	2a00      	cmp	r2, #0
 801b2d0:	bfb6      	itet	lt
 801b2d2:	222d      	movlt	r2, #45	; 0x2d
 801b2d4:	2200      	movge	r2, #0
 801b2d6:	eeb1 8b40 	vneglt.f64	d8, d0
 801b2da:	2d46      	cmp	r5, #70	; 0x46
 801b2dc:	460c      	mov	r4, r1
 801b2de:	701a      	strb	r2, [r3, #0]
 801b2e0:	d004      	beq.n	801b2ec <__cvt+0x38>
 801b2e2:	2d45      	cmp	r5, #69	; 0x45
 801b2e4:	d100      	bne.n	801b2e8 <__cvt+0x34>
 801b2e6:	3401      	adds	r4, #1
 801b2e8:	2102      	movs	r1, #2
 801b2ea:	e000      	b.n	801b2ee <__cvt+0x3a>
 801b2ec:	2103      	movs	r1, #3
 801b2ee:	ab03      	add	r3, sp, #12
 801b2f0:	9301      	str	r3, [sp, #4]
 801b2f2:	ab02      	add	r3, sp, #8
 801b2f4:	9300      	str	r3, [sp, #0]
 801b2f6:	4622      	mov	r2, r4
 801b2f8:	4633      	mov	r3, r6
 801b2fa:	eeb0 0b48 	vmov.f64	d0, d8
 801b2fe:	f001 f893 	bl	801c428 <_dtoa_r>
 801b302:	2d47      	cmp	r5, #71	; 0x47
 801b304:	d101      	bne.n	801b30a <__cvt+0x56>
 801b306:	07fb      	lsls	r3, r7, #31
 801b308:	d51a      	bpl.n	801b340 <__cvt+0x8c>
 801b30a:	2d46      	cmp	r5, #70	; 0x46
 801b30c:	eb00 0204 	add.w	r2, r0, r4
 801b310:	d10c      	bne.n	801b32c <__cvt+0x78>
 801b312:	7803      	ldrb	r3, [r0, #0]
 801b314:	2b30      	cmp	r3, #48	; 0x30
 801b316:	d107      	bne.n	801b328 <__cvt+0x74>
 801b318:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801b31c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b320:	bf1c      	itt	ne
 801b322:	f1c4 0401 	rsbne	r4, r4, #1
 801b326:	6034      	strne	r4, [r6, #0]
 801b328:	6833      	ldr	r3, [r6, #0]
 801b32a:	441a      	add	r2, r3
 801b32c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801b330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b334:	bf08      	it	eq
 801b336:	9203      	streq	r2, [sp, #12]
 801b338:	2130      	movs	r1, #48	; 0x30
 801b33a:	9b03      	ldr	r3, [sp, #12]
 801b33c:	4293      	cmp	r3, r2
 801b33e:	d307      	bcc.n	801b350 <__cvt+0x9c>
 801b340:	9b03      	ldr	r3, [sp, #12]
 801b342:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801b344:	1a1b      	subs	r3, r3, r0
 801b346:	6013      	str	r3, [r2, #0]
 801b348:	b005      	add	sp, #20
 801b34a:	ecbd 8b02 	vpop	{d8}
 801b34e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b350:	1c5c      	adds	r4, r3, #1
 801b352:	9403      	str	r4, [sp, #12]
 801b354:	7019      	strb	r1, [r3, #0]
 801b356:	e7f0      	b.n	801b33a <__cvt+0x86>

0801b358 <__exponent>:
 801b358:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801b35a:	4603      	mov	r3, r0
 801b35c:	2900      	cmp	r1, #0
 801b35e:	bfb8      	it	lt
 801b360:	4249      	neglt	r1, r1
 801b362:	f803 2b02 	strb.w	r2, [r3], #2
 801b366:	bfb4      	ite	lt
 801b368:	222d      	movlt	r2, #45	; 0x2d
 801b36a:	222b      	movge	r2, #43	; 0x2b
 801b36c:	2909      	cmp	r1, #9
 801b36e:	7042      	strb	r2, [r0, #1]
 801b370:	dd2a      	ble.n	801b3c8 <__exponent+0x70>
 801b372:	f10d 0207 	add.w	r2, sp, #7
 801b376:	4617      	mov	r7, r2
 801b378:	260a      	movs	r6, #10
 801b37a:	4694      	mov	ip, r2
 801b37c:	fb91 f5f6 	sdiv	r5, r1, r6
 801b380:	fb06 1415 	mls	r4, r6, r5, r1
 801b384:	3430      	adds	r4, #48	; 0x30
 801b386:	f80c 4c01 	strb.w	r4, [ip, #-1]
 801b38a:	460c      	mov	r4, r1
 801b38c:	2c63      	cmp	r4, #99	; 0x63
 801b38e:	f102 32ff 	add.w	r2, r2, #4294967295
 801b392:	4629      	mov	r1, r5
 801b394:	dcf1      	bgt.n	801b37a <__exponent+0x22>
 801b396:	3130      	adds	r1, #48	; 0x30
 801b398:	f1ac 0402 	sub.w	r4, ip, #2
 801b39c:	f802 1c01 	strb.w	r1, [r2, #-1]
 801b3a0:	1c41      	adds	r1, r0, #1
 801b3a2:	4622      	mov	r2, r4
 801b3a4:	42ba      	cmp	r2, r7
 801b3a6:	d30a      	bcc.n	801b3be <__exponent+0x66>
 801b3a8:	f10d 0209 	add.w	r2, sp, #9
 801b3ac:	eba2 020c 	sub.w	r2, r2, ip
 801b3b0:	42bc      	cmp	r4, r7
 801b3b2:	bf88      	it	hi
 801b3b4:	2200      	movhi	r2, #0
 801b3b6:	4413      	add	r3, r2
 801b3b8:	1a18      	subs	r0, r3, r0
 801b3ba:	b003      	add	sp, #12
 801b3bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b3be:	f812 5b01 	ldrb.w	r5, [r2], #1
 801b3c2:	f801 5f01 	strb.w	r5, [r1, #1]!
 801b3c6:	e7ed      	b.n	801b3a4 <__exponent+0x4c>
 801b3c8:	2330      	movs	r3, #48	; 0x30
 801b3ca:	3130      	adds	r1, #48	; 0x30
 801b3cc:	7083      	strb	r3, [r0, #2]
 801b3ce:	70c1      	strb	r1, [r0, #3]
 801b3d0:	1d03      	adds	r3, r0, #4
 801b3d2:	e7f1      	b.n	801b3b8 <__exponent+0x60>
 801b3d4:	0000      	movs	r0, r0
	...

0801b3d8 <_printf_float>:
 801b3d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b3dc:	b08b      	sub	sp, #44	; 0x2c
 801b3de:	460c      	mov	r4, r1
 801b3e0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801b3e4:	4616      	mov	r6, r2
 801b3e6:	461f      	mov	r7, r3
 801b3e8:	4605      	mov	r5, r0
 801b3ea:	f000 feff 	bl	801c1ec <_localeconv_r>
 801b3ee:	f8d0 b000 	ldr.w	fp, [r0]
 801b3f2:	4658      	mov	r0, fp
 801b3f4:	f7e4 ffec 	bl	80003d0 <strlen>
 801b3f8:	2300      	movs	r3, #0
 801b3fa:	9308      	str	r3, [sp, #32]
 801b3fc:	f8d8 3000 	ldr.w	r3, [r8]
 801b400:	f894 9018 	ldrb.w	r9, [r4, #24]
 801b404:	6822      	ldr	r2, [r4, #0]
 801b406:	3307      	adds	r3, #7
 801b408:	f023 0307 	bic.w	r3, r3, #7
 801b40c:	f103 0108 	add.w	r1, r3, #8
 801b410:	f8c8 1000 	str.w	r1, [r8]
 801b414:	ed93 0b00 	vldr	d0, [r3]
 801b418:	ed9f 6b97 	vldr	d6, [pc, #604]	; 801b678 <_printf_float+0x2a0>
 801b41c:	eeb0 7bc0 	vabs.f64	d7, d0
 801b420:	eeb4 7b46 	vcmp.f64	d7, d6
 801b424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b428:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 801b42c:	4682      	mov	sl, r0
 801b42e:	dd24      	ble.n	801b47a <_printf_float+0xa2>
 801b430:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801b434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b438:	d502      	bpl.n	801b440 <_printf_float+0x68>
 801b43a:	232d      	movs	r3, #45	; 0x2d
 801b43c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b440:	498f      	ldr	r1, [pc, #572]	; (801b680 <_printf_float+0x2a8>)
 801b442:	4b90      	ldr	r3, [pc, #576]	; (801b684 <_printf_float+0x2ac>)
 801b444:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801b448:	bf94      	ite	ls
 801b44a:	4688      	movls	r8, r1
 801b44c:	4698      	movhi	r8, r3
 801b44e:	2303      	movs	r3, #3
 801b450:	6123      	str	r3, [r4, #16]
 801b452:	f022 0204 	bic.w	r2, r2, #4
 801b456:	2300      	movs	r3, #0
 801b458:	6022      	str	r2, [r4, #0]
 801b45a:	9304      	str	r3, [sp, #16]
 801b45c:	9700      	str	r7, [sp, #0]
 801b45e:	4633      	mov	r3, r6
 801b460:	aa09      	add	r2, sp, #36	; 0x24
 801b462:	4621      	mov	r1, r4
 801b464:	4628      	mov	r0, r5
 801b466:	f000 f9d1 	bl	801b80c <_printf_common>
 801b46a:	3001      	adds	r0, #1
 801b46c:	f040 808a 	bne.w	801b584 <_printf_float+0x1ac>
 801b470:	f04f 30ff 	mov.w	r0, #4294967295
 801b474:	b00b      	add	sp, #44	; 0x2c
 801b476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b47a:	eeb4 0b40 	vcmp.f64	d0, d0
 801b47e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b482:	d709      	bvc.n	801b498 <_printf_float+0xc0>
 801b484:	ee10 3a90 	vmov	r3, s1
 801b488:	2b00      	cmp	r3, #0
 801b48a:	bfbc      	itt	lt
 801b48c:	232d      	movlt	r3, #45	; 0x2d
 801b48e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801b492:	497d      	ldr	r1, [pc, #500]	; (801b688 <_printf_float+0x2b0>)
 801b494:	4b7d      	ldr	r3, [pc, #500]	; (801b68c <_printf_float+0x2b4>)
 801b496:	e7d5      	b.n	801b444 <_printf_float+0x6c>
 801b498:	6863      	ldr	r3, [r4, #4]
 801b49a:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 801b49e:	9104      	str	r1, [sp, #16]
 801b4a0:	1c59      	adds	r1, r3, #1
 801b4a2:	d13c      	bne.n	801b51e <_printf_float+0x146>
 801b4a4:	2306      	movs	r3, #6
 801b4a6:	6063      	str	r3, [r4, #4]
 801b4a8:	2300      	movs	r3, #0
 801b4aa:	9303      	str	r3, [sp, #12]
 801b4ac:	ab08      	add	r3, sp, #32
 801b4ae:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801b4b2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801b4b6:	ab07      	add	r3, sp, #28
 801b4b8:	6861      	ldr	r1, [r4, #4]
 801b4ba:	9300      	str	r3, [sp, #0]
 801b4bc:	6022      	str	r2, [r4, #0]
 801b4be:	f10d 031b 	add.w	r3, sp, #27
 801b4c2:	4628      	mov	r0, r5
 801b4c4:	f7ff fef6 	bl	801b2b4 <__cvt>
 801b4c8:	9b04      	ldr	r3, [sp, #16]
 801b4ca:	9907      	ldr	r1, [sp, #28]
 801b4cc:	2b47      	cmp	r3, #71	; 0x47
 801b4ce:	4680      	mov	r8, r0
 801b4d0:	d108      	bne.n	801b4e4 <_printf_float+0x10c>
 801b4d2:	1cc8      	adds	r0, r1, #3
 801b4d4:	db02      	blt.n	801b4dc <_printf_float+0x104>
 801b4d6:	6863      	ldr	r3, [r4, #4]
 801b4d8:	4299      	cmp	r1, r3
 801b4da:	dd41      	ble.n	801b560 <_printf_float+0x188>
 801b4dc:	f1a9 0902 	sub.w	r9, r9, #2
 801b4e0:	fa5f f989 	uxtb.w	r9, r9
 801b4e4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801b4e8:	d820      	bhi.n	801b52c <_printf_float+0x154>
 801b4ea:	3901      	subs	r1, #1
 801b4ec:	464a      	mov	r2, r9
 801b4ee:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801b4f2:	9107      	str	r1, [sp, #28]
 801b4f4:	f7ff ff30 	bl	801b358 <__exponent>
 801b4f8:	9a08      	ldr	r2, [sp, #32]
 801b4fa:	9004      	str	r0, [sp, #16]
 801b4fc:	1813      	adds	r3, r2, r0
 801b4fe:	2a01      	cmp	r2, #1
 801b500:	6123      	str	r3, [r4, #16]
 801b502:	dc02      	bgt.n	801b50a <_printf_float+0x132>
 801b504:	6822      	ldr	r2, [r4, #0]
 801b506:	07d2      	lsls	r2, r2, #31
 801b508:	d501      	bpl.n	801b50e <_printf_float+0x136>
 801b50a:	3301      	adds	r3, #1
 801b50c:	6123      	str	r3, [r4, #16]
 801b50e:	f89d 301b 	ldrb.w	r3, [sp, #27]
 801b512:	2b00      	cmp	r3, #0
 801b514:	d0a2      	beq.n	801b45c <_printf_float+0x84>
 801b516:	232d      	movs	r3, #45	; 0x2d
 801b518:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b51c:	e79e      	b.n	801b45c <_printf_float+0x84>
 801b51e:	9904      	ldr	r1, [sp, #16]
 801b520:	2947      	cmp	r1, #71	; 0x47
 801b522:	d1c1      	bne.n	801b4a8 <_printf_float+0xd0>
 801b524:	2b00      	cmp	r3, #0
 801b526:	d1bf      	bne.n	801b4a8 <_printf_float+0xd0>
 801b528:	2301      	movs	r3, #1
 801b52a:	e7bc      	b.n	801b4a6 <_printf_float+0xce>
 801b52c:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 801b530:	d118      	bne.n	801b564 <_printf_float+0x18c>
 801b532:	2900      	cmp	r1, #0
 801b534:	6863      	ldr	r3, [r4, #4]
 801b536:	dd0b      	ble.n	801b550 <_printf_float+0x178>
 801b538:	6121      	str	r1, [r4, #16]
 801b53a:	b913      	cbnz	r3, 801b542 <_printf_float+0x16a>
 801b53c:	6822      	ldr	r2, [r4, #0]
 801b53e:	07d0      	lsls	r0, r2, #31
 801b540:	d502      	bpl.n	801b548 <_printf_float+0x170>
 801b542:	3301      	adds	r3, #1
 801b544:	440b      	add	r3, r1
 801b546:	6123      	str	r3, [r4, #16]
 801b548:	2300      	movs	r3, #0
 801b54a:	65a1      	str	r1, [r4, #88]	; 0x58
 801b54c:	9304      	str	r3, [sp, #16]
 801b54e:	e7de      	b.n	801b50e <_printf_float+0x136>
 801b550:	b913      	cbnz	r3, 801b558 <_printf_float+0x180>
 801b552:	6822      	ldr	r2, [r4, #0]
 801b554:	07d2      	lsls	r2, r2, #31
 801b556:	d501      	bpl.n	801b55c <_printf_float+0x184>
 801b558:	3302      	adds	r3, #2
 801b55a:	e7f4      	b.n	801b546 <_printf_float+0x16e>
 801b55c:	2301      	movs	r3, #1
 801b55e:	e7f2      	b.n	801b546 <_printf_float+0x16e>
 801b560:	f04f 0967 	mov.w	r9, #103	; 0x67
 801b564:	9b08      	ldr	r3, [sp, #32]
 801b566:	4299      	cmp	r1, r3
 801b568:	db05      	blt.n	801b576 <_printf_float+0x19e>
 801b56a:	6823      	ldr	r3, [r4, #0]
 801b56c:	6121      	str	r1, [r4, #16]
 801b56e:	07d8      	lsls	r0, r3, #31
 801b570:	d5ea      	bpl.n	801b548 <_printf_float+0x170>
 801b572:	1c4b      	adds	r3, r1, #1
 801b574:	e7e7      	b.n	801b546 <_printf_float+0x16e>
 801b576:	2900      	cmp	r1, #0
 801b578:	bfd4      	ite	le
 801b57a:	f1c1 0202 	rsble	r2, r1, #2
 801b57e:	2201      	movgt	r2, #1
 801b580:	4413      	add	r3, r2
 801b582:	e7e0      	b.n	801b546 <_printf_float+0x16e>
 801b584:	6823      	ldr	r3, [r4, #0]
 801b586:	055a      	lsls	r2, r3, #21
 801b588:	d407      	bmi.n	801b59a <_printf_float+0x1c2>
 801b58a:	6923      	ldr	r3, [r4, #16]
 801b58c:	4642      	mov	r2, r8
 801b58e:	4631      	mov	r1, r6
 801b590:	4628      	mov	r0, r5
 801b592:	47b8      	blx	r7
 801b594:	3001      	adds	r0, #1
 801b596:	d12a      	bne.n	801b5ee <_printf_float+0x216>
 801b598:	e76a      	b.n	801b470 <_printf_float+0x98>
 801b59a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801b59e:	f240 80e0 	bls.w	801b762 <_printf_float+0x38a>
 801b5a2:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801b5a6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801b5aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b5ae:	d133      	bne.n	801b618 <_printf_float+0x240>
 801b5b0:	4a37      	ldr	r2, [pc, #220]	; (801b690 <_printf_float+0x2b8>)
 801b5b2:	2301      	movs	r3, #1
 801b5b4:	4631      	mov	r1, r6
 801b5b6:	4628      	mov	r0, r5
 801b5b8:	47b8      	blx	r7
 801b5ba:	3001      	adds	r0, #1
 801b5bc:	f43f af58 	beq.w	801b470 <_printf_float+0x98>
 801b5c0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801b5c4:	429a      	cmp	r2, r3
 801b5c6:	db02      	blt.n	801b5ce <_printf_float+0x1f6>
 801b5c8:	6823      	ldr	r3, [r4, #0]
 801b5ca:	07d8      	lsls	r0, r3, #31
 801b5cc:	d50f      	bpl.n	801b5ee <_printf_float+0x216>
 801b5ce:	4653      	mov	r3, sl
 801b5d0:	465a      	mov	r2, fp
 801b5d2:	4631      	mov	r1, r6
 801b5d4:	4628      	mov	r0, r5
 801b5d6:	47b8      	blx	r7
 801b5d8:	3001      	adds	r0, #1
 801b5da:	f43f af49 	beq.w	801b470 <_printf_float+0x98>
 801b5de:	f04f 0800 	mov.w	r8, #0
 801b5e2:	f104 091a 	add.w	r9, r4, #26
 801b5e6:	9b08      	ldr	r3, [sp, #32]
 801b5e8:	3b01      	subs	r3, #1
 801b5ea:	4543      	cmp	r3, r8
 801b5ec:	dc09      	bgt.n	801b602 <_printf_float+0x22a>
 801b5ee:	6823      	ldr	r3, [r4, #0]
 801b5f0:	079b      	lsls	r3, r3, #30
 801b5f2:	f100 8106 	bmi.w	801b802 <_printf_float+0x42a>
 801b5f6:	68e0      	ldr	r0, [r4, #12]
 801b5f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b5fa:	4298      	cmp	r0, r3
 801b5fc:	bfb8      	it	lt
 801b5fe:	4618      	movlt	r0, r3
 801b600:	e738      	b.n	801b474 <_printf_float+0x9c>
 801b602:	2301      	movs	r3, #1
 801b604:	464a      	mov	r2, r9
 801b606:	4631      	mov	r1, r6
 801b608:	4628      	mov	r0, r5
 801b60a:	47b8      	blx	r7
 801b60c:	3001      	adds	r0, #1
 801b60e:	f43f af2f 	beq.w	801b470 <_printf_float+0x98>
 801b612:	f108 0801 	add.w	r8, r8, #1
 801b616:	e7e6      	b.n	801b5e6 <_printf_float+0x20e>
 801b618:	9b07      	ldr	r3, [sp, #28]
 801b61a:	2b00      	cmp	r3, #0
 801b61c:	dc3a      	bgt.n	801b694 <_printf_float+0x2bc>
 801b61e:	4a1c      	ldr	r2, [pc, #112]	; (801b690 <_printf_float+0x2b8>)
 801b620:	2301      	movs	r3, #1
 801b622:	4631      	mov	r1, r6
 801b624:	4628      	mov	r0, r5
 801b626:	47b8      	blx	r7
 801b628:	3001      	adds	r0, #1
 801b62a:	f43f af21 	beq.w	801b470 <_printf_float+0x98>
 801b62e:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 801b632:	4313      	orrs	r3, r2
 801b634:	d102      	bne.n	801b63c <_printf_float+0x264>
 801b636:	6823      	ldr	r3, [r4, #0]
 801b638:	07d9      	lsls	r1, r3, #31
 801b63a:	d5d8      	bpl.n	801b5ee <_printf_float+0x216>
 801b63c:	4653      	mov	r3, sl
 801b63e:	465a      	mov	r2, fp
 801b640:	4631      	mov	r1, r6
 801b642:	4628      	mov	r0, r5
 801b644:	47b8      	blx	r7
 801b646:	3001      	adds	r0, #1
 801b648:	f43f af12 	beq.w	801b470 <_printf_float+0x98>
 801b64c:	f04f 0900 	mov.w	r9, #0
 801b650:	f104 0a1a 	add.w	sl, r4, #26
 801b654:	9b07      	ldr	r3, [sp, #28]
 801b656:	425b      	negs	r3, r3
 801b658:	454b      	cmp	r3, r9
 801b65a:	dc01      	bgt.n	801b660 <_printf_float+0x288>
 801b65c:	9b08      	ldr	r3, [sp, #32]
 801b65e:	e795      	b.n	801b58c <_printf_float+0x1b4>
 801b660:	2301      	movs	r3, #1
 801b662:	4652      	mov	r2, sl
 801b664:	4631      	mov	r1, r6
 801b666:	4628      	mov	r0, r5
 801b668:	47b8      	blx	r7
 801b66a:	3001      	adds	r0, #1
 801b66c:	f43f af00 	beq.w	801b470 <_printf_float+0x98>
 801b670:	f109 0901 	add.w	r9, r9, #1
 801b674:	e7ee      	b.n	801b654 <_printf_float+0x27c>
 801b676:	bf00      	nop
 801b678:	ffffffff 	.word	0xffffffff
 801b67c:	7fefffff 	.word	0x7fefffff
 801b680:	080208a8 	.word	0x080208a8
 801b684:	080208ac 	.word	0x080208ac
 801b688:	080208b0 	.word	0x080208b0
 801b68c:	080208b4 	.word	0x080208b4
 801b690:	08020c40 	.word	0x08020c40
 801b694:	9a08      	ldr	r2, [sp, #32]
 801b696:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801b698:	429a      	cmp	r2, r3
 801b69a:	bfa8      	it	ge
 801b69c:	461a      	movge	r2, r3
 801b69e:	2a00      	cmp	r2, #0
 801b6a0:	4691      	mov	r9, r2
 801b6a2:	dc38      	bgt.n	801b716 <_printf_float+0x33e>
 801b6a4:	2300      	movs	r3, #0
 801b6a6:	9305      	str	r3, [sp, #20]
 801b6a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801b6ac:	f104 021a 	add.w	r2, r4, #26
 801b6b0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801b6b2:	9905      	ldr	r1, [sp, #20]
 801b6b4:	9304      	str	r3, [sp, #16]
 801b6b6:	eba3 0309 	sub.w	r3, r3, r9
 801b6ba:	428b      	cmp	r3, r1
 801b6bc:	dc33      	bgt.n	801b726 <_printf_float+0x34e>
 801b6be:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801b6c2:	429a      	cmp	r2, r3
 801b6c4:	db3c      	blt.n	801b740 <_printf_float+0x368>
 801b6c6:	6823      	ldr	r3, [r4, #0]
 801b6c8:	07da      	lsls	r2, r3, #31
 801b6ca:	d439      	bmi.n	801b740 <_printf_float+0x368>
 801b6cc:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 801b6d0:	eba2 0903 	sub.w	r9, r2, r3
 801b6d4:	9b04      	ldr	r3, [sp, #16]
 801b6d6:	1ad2      	subs	r2, r2, r3
 801b6d8:	4591      	cmp	r9, r2
 801b6da:	bfa8      	it	ge
 801b6dc:	4691      	movge	r9, r2
 801b6de:	f1b9 0f00 	cmp.w	r9, #0
 801b6e2:	dc35      	bgt.n	801b750 <_printf_float+0x378>
 801b6e4:	f04f 0800 	mov.w	r8, #0
 801b6e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801b6ec:	f104 0a1a 	add.w	sl, r4, #26
 801b6f0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801b6f4:	1a9b      	subs	r3, r3, r2
 801b6f6:	eba3 0309 	sub.w	r3, r3, r9
 801b6fa:	4543      	cmp	r3, r8
 801b6fc:	f77f af77 	ble.w	801b5ee <_printf_float+0x216>
 801b700:	2301      	movs	r3, #1
 801b702:	4652      	mov	r2, sl
 801b704:	4631      	mov	r1, r6
 801b706:	4628      	mov	r0, r5
 801b708:	47b8      	blx	r7
 801b70a:	3001      	adds	r0, #1
 801b70c:	f43f aeb0 	beq.w	801b470 <_printf_float+0x98>
 801b710:	f108 0801 	add.w	r8, r8, #1
 801b714:	e7ec      	b.n	801b6f0 <_printf_float+0x318>
 801b716:	4613      	mov	r3, r2
 801b718:	4631      	mov	r1, r6
 801b71a:	4642      	mov	r2, r8
 801b71c:	4628      	mov	r0, r5
 801b71e:	47b8      	blx	r7
 801b720:	3001      	adds	r0, #1
 801b722:	d1bf      	bne.n	801b6a4 <_printf_float+0x2cc>
 801b724:	e6a4      	b.n	801b470 <_printf_float+0x98>
 801b726:	2301      	movs	r3, #1
 801b728:	4631      	mov	r1, r6
 801b72a:	4628      	mov	r0, r5
 801b72c:	9204      	str	r2, [sp, #16]
 801b72e:	47b8      	blx	r7
 801b730:	3001      	adds	r0, #1
 801b732:	f43f ae9d 	beq.w	801b470 <_printf_float+0x98>
 801b736:	9b05      	ldr	r3, [sp, #20]
 801b738:	9a04      	ldr	r2, [sp, #16]
 801b73a:	3301      	adds	r3, #1
 801b73c:	9305      	str	r3, [sp, #20]
 801b73e:	e7b7      	b.n	801b6b0 <_printf_float+0x2d8>
 801b740:	4653      	mov	r3, sl
 801b742:	465a      	mov	r2, fp
 801b744:	4631      	mov	r1, r6
 801b746:	4628      	mov	r0, r5
 801b748:	47b8      	blx	r7
 801b74a:	3001      	adds	r0, #1
 801b74c:	d1be      	bne.n	801b6cc <_printf_float+0x2f4>
 801b74e:	e68f      	b.n	801b470 <_printf_float+0x98>
 801b750:	9a04      	ldr	r2, [sp, #16]
 801b752:	464b      	mov	r3, r9
 801b754:	4442      	add	r2, r8
 801b756:	4631      	mov	r1, r6
 801b758:	4628      	mov	r0, r5
 801b75a:	47b8      	blx	r7
 801b75c:	3001      	adds	r0, #1
 801b75e:	d1c1      	bne.n	801b6e4 <_printf_float+0x30c>
 801b760:	e686      	b.n	801b470 <_printf_float+0x98>
 801b762:	9a08      	ldr	r2, [sp, #32]
 801b764:	2a01      	cmp	r2, #1
 801b766:	dc01      	bgt.n	801b76c <_printf_float+0x394>
 801b768:	07db      	lsls	r3, r3, #31
 801b76a:	d537      	bpl.n	801b7dc <_printf_float+0x404>
 801b76c:	2301      	movs	r3, #1
 801b76e:	4642      	mov	r2, r8
 801b770:	4631      	mov	r1, r6
 801b772:	4628      	mov	r0, r5
 801b774:	47b8      	blx	r7
 801b776:	3001      	adds	r0, #1
 801b778:	f43f ae7a 	beq.w	801b470 <_printf_float+0x98>
 801b77c:	4653      	mov	r3, sl
 801b77e:	465a      	mov	r2, fp
 801b780:	4631      	mov	r1, r6
 801b782:	4628      	mov	r0, r5
 801b784:	47b8      	blx	r7
 801b786:	3001      	adds	r0, #1
 801b788:	f43f ae72 	beq.w	801b470 <_printf_float+0x98>
 801b78c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801b790:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801b794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b798:	9b08      	ldr	r3, [sp, #32]
 801b79a:	d01a      	beq.n	801b7d2 <_printf_float+0x3fa>
 801b79c:	3b01      	subs	r3, #1
 801b79e:	f108 0201 	add.w	r2, r8, #1
 801b7a2:	4631      	mov	r1, r6
 801b7a4:	4628      	mov	r0, r5
 801b7a6:	47b8      	blx	r7
 801b7a8:	3001      	adds	r0, #1
 801b7aa:	d10e      	bne.n	801b7ca <_printf_float+0x3f2>
 801b7ac:	e660      	b.n	801b470 <_printf_float+0x98>
 801b7ae:	2301      	movs	r3, #1
 801b7b0:	464a      	mov	r2, r9
 801b7b2:	4631      	mov	r1, r6
 801b7b4:	4628      	mov	r0, r5
 801b7b6:	47b8      	blx	r7
 801b7b8:	3001      	adds	r0, #1
 801b7ba:	f43f ae59 	beq.w	801b470 <_printf_float+0x98>
 801b7be:	f108 0801 	add.w	r8, r8, #1
 801b7c2:	9b08      	ldr	r3, [sp, #32]
 801b7c4:	3b01      	subs	r3, #1
 801b7c6:	4543      	cmp	r3, r8
 801b7c8:	dcf1      	bgt.n	801b7ae <_printf_float+0x3d6>
 801b7ca:	9b04      	ldr	r3, [sp, #16]
 801b7cc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801b7d0:	e6dd      	b.n	801b58e <_printf_float+0x1b6>
 801b7d2:	f04f 0800 	mov.w	r8, #0
 801b7d6:	f104 091a 	add.w	r9, r4, #26
 801b7da:	e7f2      	b.n	801b7c2 <_printf_float+0x3ea>
 801b7dc:	2301      	movs	r3, #1
 801b7de:	4642      	mov	r2, r8
 801b7e0:	e7df      	b.n	801b7a2 <_printf_float+0x3ca>
 801b7e2:	2301      	movs	r3, #1
 801b7e4:	464a      	mov	r2, r9
 801b7e6:	4631      	mov	r1, r6
 801b7e8:	4628      	mov	r0, r5
 801b7ea:	47b8      	blx	r7
 801b7ec:	3001      	adds	r0, #1
 801b7ee:	f43f ae3f 	beq.w	801b470 <_printf_float+0x98>
 801b7f2:	f108 0801 	add.w	r8, r8, #1
 801b7f6:	68e3      	ldr	r3, [r4, #12]
 801b7f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 801b7fa:	1a5b      	subs	r3, r3, r1
 801b7fc:	4543      	cmp	r3, r8
 801b7fe:	dcf0      	bgt.n	801b7e2 <_printf_float+0x40a>
 801b800:	e6f9      	b.n	801b5f6 <_printf_float+0x21e>
 801b802:	f04f 0800 	mov.w	r8, #0
 801b806:	f104 0919 	add.w	r9, r4, #25
 801b80a:	e7f4      	b.n	801b7f6 <_printf_float+0x41e>

0801b80c <_printf_common>:
 801b80c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b810:	4616      	mov	r6, r2
 801b812:	4699      	mov	r9, r3
 801b814:	688a      	ldr	r2, [r1, #8]
 801b816:	690b      	ldr	r3, [r1, #16]
 801b818:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801b81c:	4293      	cmp	r3, r2
 801b81e:	bfb8      	it	lt
 801b820:	4613      	movlt	r3, r2
 801b822:	6033      	str	r3, [r6, #0]
 801b824:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801b828:	4607      	mov	r7, r0
 801b82a:	460c      	mov	r4, r1
 801b82c:	b10a      	cbz	r2, 801b832 <_printf_common+0x26>
 801b82e:	3301      	adds	r3, #1
 801b830:	6033      	str	r3, [r6, #0]
 801b832:	6823      	ldr	r3, [r4, #0]
 801b834:	0699      	lsls	r1, r3, #26
 801b836:	bf42      	ittt	mi
 801b838:	6833      	ldrmi	r3, [r6, #0]
 801b83a:	3302      	addmi	r3, #2
 801b83c:	6033      	strmi	r3, [r6, #0]
 801b83e:	6825      	ldr	r5, [r4, #0]
 801b840:	f015 0506 	ands.w	r5, r5, #6
 801b844:	d106      	bne.n	801b854 <_printf_common+0x48>
 801b846:	f104 0a19 	add.w	sl, r4, #25
 801b84a:	68e3      	ldr	r3, [r4, #12]
 801b84c:	6832      	ldr	r2, [r6, #0]
 801b84e:	1a9b      	subs	r3, r3, r2
 801b850:	42ab      	cmp	r3, r5
 801b852:	dc26      	bgt.n	801b8a2 <_printf_common+0x96>
 801b854:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801b858:	1e13      	subs	r3, r2, #0
 801b85a:	6822      	ldr	r2, [r4, #0]
 801b85c:	bf18      	it	ne
 801b85e:	2301      	movne	r3, #1
 801b860:	0692      	lsls	r2, r2, #26
 801b862:	d42b      	bmi.n	801b8bc <_printf_common+0xb0>
 801b864:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801b868:	4649      	mov	r1, r9
 801b86a:	4638      	mov	r0, r7
 801b86c:	47c0      	blx	r8
 801b86e:	3001      	adds	r0, #1
 801b870:	d01e      	beq.n	801b8b0 <_printf_common+0xa4>
 801b872:	6823      	ldr	r3, [r4, #0]
 801b874:	6922      	ldr	r2, [r4, #16]
 801b876:	f003 0306 	and.w	r3, r3, #6
 801b87a:	2b04      	cmp	r3, #4
 801b87c:	bf02      	ittt	eq
 801b87e:	68e5      	ldreq	r5, [r4, #12]
 801b880:	6833      	ldreq	r3, [r6, #0]
 801b882:	1aed      	subeq	r5, r5, r3
 801b884:	68a3      	ldr	r3, [r4, #8]
 801b886:	bf0c      	ite	eq
 801b888:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801b88c:	2500      	movne	r5, #0
 801b88e:	4293      	cmp	r3, r2
 801b890:	bfc4      	itt	gt
 801b892:	1a9b      	subgt	r3, r3, r2
 801b894:	18ed      	addgt	r5, r5, r3
 801b896:	2600      	movs	r6, #0
 801b898:	341a      	adds	r4, #26
 801b89a:	42b5      	cmp	r5, r6
 801b89c:	d11a      	bne.n	801b8d4 <_printf_common+0xc8>
 801b89e:	2000      	movs	r0, #0
 801b8a0:	e008      	b.n	801b8b4 <_printf_common+0xa8>
 801b8a2:	2301      	movs	r3, #1
 801b8a4:	4652      	mov	r2, sl
 801b8a6:	4649      	mov	r1, r9
 801b8a8:	4638      	mov	r0, r7
 801b8aa:	47c0      	blx	r8
 801b8ac:	3001      	adds	r0, #1
 801b8ae:	d103      	bne.n	801b8b8 <_printf_common+0xac>
 801b8b0:	f04f 30ff 	mov.w	r0, #4294967295
 801b8b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b8b8:	3501      	adds	r5, #1
 801b8ba:	e7c6      	b.n	801b84a <_printf_common+0x3e>
 801b8bc:	18e1      	adds	r1, r4, r3
 801b8be:	1c5a      	adds	r2, r3, #1
 801b8c0:	2030      	movs	r0, #48	; 0x30
 801b8c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801b8c6:	4422      	add	r2, r4
 801b8c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801b8cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801b8d0:	3302      	adds	r3, #2
 801b8d2:	e7c7      	b.n	801b864 <_printf_common+0x58>
 801b8d4:	2301      	movs	r3, #1
 801b8d6:	4622      	mov	r2, r4
 801b8d8:	4649      	mov	r1, r9
 801b8da:	4638      	mov	r0, r7
 801b8dc:	47c0      	blx	r8
 801b8de:	3001      	adds	r0, #1
 801b8e0:	d0e6      	beq.n	801b8b0 <_printf_common+0xa4>
 801b8e2:	3601      	adds	r6, #1
 801b8e4:	e7d9      	b.n	801b89a <_printf_common+0x8e>
	...

0801b8e8 <_printf_i>:
 801b8e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801b8ec:	7e0f      	ldrb	r7, [r1, #24]
 801b8ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801b8f0:	2f78      	cmp	r7, #120	; 0x78
 801b8f2:	4691      	mov	r9, r2
 801b8f4:	4680      	mov	r8, r0
 801b8f6:	460c      	mov	r4, r1
 801b8f8:	469a      	mov	sl, r3
 801b8fa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801b8fe:	d807      	bhi.n	801b910 <_printf_i+0x28>
 801b900:	2f62      	cmp	r7, #98	; 0x62
 801b902:	d80a      	bhi.n	801b91a <_printf_i+0x32>
 801b904:	2f00      	cmp	r7, #0
 801b906:	f000 80d4 	beq.w	801bab2 <_printf_i+0x1ca>
 801b90a:	2f58      	cmp	r7, #88	; 0x58
 801b90c:	f000 80c0 	beq.w	801ba90 <_printf_i+0x1a8>
 801b910:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801b914:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801b918:	e03a      	b.n	801b990 <_printf_i+0xa8>
 801b91a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801b91e:	2b15      	cmp	r3, #21
 801b920:	d8f6      	bhi.n	801b910 <_printf_i+0x28>
 801b922:	a101      	add	r1, pc, #4	; (adr r1, 801b928 <_printf_i+0x40>)
 801b924:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801b928:	0801b981 	.word	0x0801b981
 801b92c:	0801b995 	.word	0x0801b995
 801b930:	0801b911 	.word	0x0801b911
 801b934:	0801b911 	.word	0x0801b911
 801b938:	0801b911 	.word	0x0801b911
 801b93c:	0801b911 	.word	0x0801b911
 801b940:	0801b995 	.word	0x0801b995
 801b944:	0801b911 	.word	0x0801b911
 801b948:	0801b911 	.word	0x0801b911
 801b94c:	0801b911 	.word	0x0801b911
 801b950:	0801b911 	.word	0x0801b911
 801b954:	0801ba99 	.word	0x0801ba99
 801b958:	0801b9c1 	.word	0x0801b9c1
 801b95c:	0801ba53 	.word	0x0801ba53
 801b960:	0801b911 	.word	0x0801b911
 801b964:	0801b911 	.word	0x0801b911
 801b968:	0801babb 	.word	0x0801babb
 801b96c:	0801b911 	.word	0x0801b911
 801b970:	0801b9c1 	.word	0x0801b9c1
 801b974:	0801b911 	.word	0x0801b911
 801b978:	0801b911 	.word	0x0801b911
 801b97c:	0801ba5b 	.word	0x0801ba5b
 801b980:	682b      	ldr	r3, [r5, #0]
 801b982:	1d1a      	adds	r2, r3, #4
 801b984:	681b      	ldr	r3, [r3, #0]
 801b986:	602a      	str	r2, [r5, #0]
 801b988:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801b98c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801b990:	2301      	movs	r3, #1
 801b992:	e09f      	b.n	801bad4 <_printf_i+0x1ec>
 801b994:	6820      	ldr	r0, [r4, #0]
 801b996:	682b      	ldr	r3, [r5, #0]
 801b998:	0607      	lsls	r7, r0, #24
 801b99a:	f103 0104 	add.w	r1, r3, #4
 801b99e:	6029      	str	r1, [r5, #0]
 801b9a0:	d501      	bpl.n	801b9a6 <_printf_i+0xbe>
 801b9a2:	681e      	ldr	r6, [r3, #0]
 801b9a4:	e003      	b.n	801b9ae <_printf_i+0xc6>
 801b9a6:	0646      	lsls	r6, r0, #25
 801b9a8:	d5fb      	bpl.n	801b9a2 <_printf_i+0xba>
 801b9aa:	f9b3 6000 	ldrsh.w	r6, [r3]
 801b9ae:	2e00      	cmp	r6, #0
 801b9b0:	da03      	bge.n	801b9ba <_printf_i+0xd2>
 801b9b2:	232d      	movs	r3, #45	; 0x2d
 801b9b4:	4276      	negs	r6, r6
 801b9b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b9ba:	485a      	ldr	r0, [pc, #360]	; (801bb24 <_printf_i+0x23c>)
 801b9bc:	230a      	movs	r3, #10
 801b9be:	e012      	b.n	801b9e6 <_printf_i+0xfe>
 801b9c0:	682b      	ldr	r3, [r5, #0]
 801b9c2:	6820      	ldr	r0, [r4, #0]
 801b9c4:	1d19      	adds	r1, r3, #4
 801b9c6:	6029      	str	r1, [r5, #0]
 801b9c8:	0605      	lsls	r5, r0, #24
 801b9ca:	d501      	bpl.n	801b9d0 <_printf_i+0xe8>
 801b9cc:	681e      	ldr	r6, [r3, #0]
 801b9ce:	e002      	b.n	801b9d6 <_printf_i+0xee>
 801b9d0:	0641      	lsls	r1, r0, #25
 801b9d2:	d5fb      	bpl.n	801b9cc <_printf_i+0xe4>
 801b9d4:	881e      	ldrh	r6, [r3, #0]
 801b9d6:	4853      	ldr	r0, [pc, #332]	; (801bb24 <_printf_i+0x23c>)
 801b9d8:	2f6f      	cmp	r7, #111	; 0x6f
 801b9da:	bf0c      	ite	eq
 801b9dc:	2308      	moveq	r3, #8
 801b9de:	230a      	movne	r3, #10
 801b9e0:	2100      	movs	r1, #0
 801b9e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801b9e6:	6865      	ldr	r5, [r4, #4]
 801b9e8:	60a5      	str	r5, [r4, #8]
 801b9ea:	2d00      	cmp	r5, #0
 801b9ec:	bfa2      	ittt	ge
 801b9ee:	6821      	ldrge	r1, [r4, #0]
 801b9f0:	f021 0104 	bicge.w	r1, r1, #4
 801b9f4:	6021      	strge	r1, [r4, #0]
 801b9f6:	b90e      	cbnz	r6, 801b9fc <_printf_i+0x114>
 801b9f8:	2d00      	cmp	r5, #0
 801b9fa:	d04b      	beq.n	801ba94 <_printf_i+0x1ac>
 801b9fc:	4615      	mov	r5, r2
 801b9fe:	fbb6 f1f3 	udiv	r1, r6, r3
 801ba02:	fb03 6711 	mls	r7, r3, r1, r6
 801ba06:	5dc7      	ldrb	r7, [r0, r7]
 801ba08:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801ba0c:	4637      	mov	r7, r6
 801ba0e:	42bb      	cmp	r3, r7
 801ba10:	460e      	mov	r6, r1
 801ba12:	d9f4      	bls.n	801b9fe <_printf_i+0x116>
 801ba14:	2b08      	cmp	r3, #8
 801ba16:	d10b      	bne.n	801ba30 <_printf_i+0x148>
 801ba18:	6823      	ldr	r3, [r4, #0]
 801ba1a:	07de      	lsls	r6, r3, #31
 801ba1c:	d508      	bpl.n	801ba30 <_printf_i+0x148>
 801ba1e:	6923      	ldr	r3, [r4, #16]
 801ba20:	6861      	ldr	r1, [r4, #4]
 801ba22:	4299      	cmp	r1, r3
 801ba24:	bfde      	ittt	le
 801ba26:	2330      	movle	r3, #48	; 0x30
 801ba28:	f805 3c01 	strble.w	r3, [r5, #-1]
 801ba2c:	f105 35ff 	addle.w	r5, r5, #4294967295
 801ba30:	1b52      	subs	r2, r2, r5
 801ba32:	6122      	str	r2, [r4, #16]
 801ba34:	f8cd a000 	str.w	sl, [sp]
 801ba38:	464b      	mov	r3, r9
 801ba3a:	aa03      	add	r2, sp, #12
 801ba3c:	4621      	mov	r1, r4
 801ba3e:	4640      	mov	r0, r8
 801ba40:	f7ff fee4 	bl	801b80c <_printf_common>
 801ba44:	3001      	adds	r0, #1
 801ba46:	d14a      	bne.n	801bade <_printf_i+0x1f6>
 801ba48:	f04f 30ff 	mov.w	r0, #4294967295
 801ba4c:	b004      	add	sp, #16
 801ba4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ba52:	6823      	ldr	r3, [r4, #0]
 801ba54:	f043 0320 	orr.w	r3, r3, #32
 801ba58:	6023      	str	r3, [r4, #0]
 801ba5a:	4833      	ldr	r0, [pc, #204]	; (801bb28 <_printf_i+0x240>)
 801ba5c:	2778      	movs	r7, #120	; 0x78
 801ba5e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801ba62:	6823      	ldr	r3, [r4, #0]
 801ba64:	6829      	ldr	r1, [r5, #0]
 801ba66:	061f      	lsls	r7, r3, #24
 801ba68:	f851 6b04 	ldr.w	r6, [r1], #4
 801ba6c:	d402      	bmi.n	801ba74 <_printf_i+0x18c>
 801ba6e:	065f      	lsls	r7, r3, #25
 801ba70:	bf48      	it	mi
 801ba72:	b2b6      	uxthmi	r6, r6
 801ba74:	07df      	lsls	r7, r3, #31
 801ba76:	bf48      	it	mi
 801ba78:	f043 0320 	orrmi.w	r3, r3, #32
 801ba7c:	6029      	str	r1, [r5, #0]
 801ba7e:	bf48      	it	mi
 801ba80:	6023      	strmi	r3, [r4, #0]
 801ba82:	b91e      	cbnz	r6, 801ba8c <_printf_i+0x1a4>
 801ba84:	6823      	ldr	r3, [r4, #0]
 801ba86:	f023 0320 	bic.w	r3, r3, #32
 801ba8a:	6023      	str	r3, [r4, #0]
 801ba8c:	2310      	movs	r3, #16
 801ba8e:	e7a7      	b.n	801b9e0 <_printf_i+0xf8>
 801ba90:	4824      	ldr	r0, [pc, #144]	; (801bb24 <_printf_i+0x23c>)
 801ba92:	e7e4      	b.n	801ba5e <_printf_i+0x176>
 801ba94:	4615      	mov	r5, r2
 801ba96:	e7bd      	b.n	801ba14 <_printf_i+0x12c>
 801ba98:	682b      	ldr	r3, [r5, #0]
 801ba9a:	6826      	ldr	r6, [r4, #0]
 801ba9c:	6961      	ldr	r1, [r4, #20]
 801ba9e:	1d18      	adds	r0, r3, #4
 801baa0:	6028      	str	r0, [r5, #0]
 801baa2:	0635      	lsls	r5, r6, #24
 801baa4:	681b      	ldr	r3, [r3, #0]
 801baa6:	d501      	bpl.n	801baac <_printf_i+0x1c4>
 801baa8:	6019      	str	r1, [r3, #0]
 801baaa:	e002      	b.n	801bab2 <_printf_i+0x1ca>
 801baac:	0670      	lsls	r0, r6, #25
 801baae:	d5fb      	bpl.n	801baa8 <_printf_i+0x1c0>
 801bab0:	8019      	strh	r1, [r3, #0]
 801bab2:	2300      	movs	r3, #0
 801bab4:	6123      	str	r3, [r4, #16]
 801bab6:	4615      	mov	r5, r2
 801bab8:	e7bc      	b.n	801ba34 <_printf_i+0x14c>
 801baba:	682b      	ldr	r3, [r5, #0]
 801babc:	1d1a      	adds	r2, r3, #4
 801babe:	602a      	str	r2, [r5, #0]
 801bac0:	681d      	ldr	r5, [r3, #0]
 801bac2:	6862      	ldr	r2, [r4, #4]
 801bac4:	2100      	movs	r1, #0
 801bac6:	4628      	mov	r0, r5
 801bac8:	f7e4 fc32 	bl	8000330 <memchr>
 801bacc:	b108      	cbz	r0, 801bad2 <_printf_i+0x1ea>
 801bace:	1b40      	subs	r0, r0, r5
 801bad0:	6060      	str	r0, [r4, #4]
 801bad2:	6863      	ldr	r3, [r4, #4]
 801bad4:	6123      	str	r3, [r4, #16]
 801bad6:	2300      	movs	r3, #0
 801bad8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801badc:	e7aa      	b.n	801ba34 <_printf_i+0x14c>
 801bade:	6923      	ldr	r3, [r4, #16]
 801bae0:	462a      	mov	r2, r5
 801bae2:	4649      	mov	r1, r9
 801bae4:	4640      	mov	r0, r8
 801bae6:	47d0      	blx	sl
 801bae8:	3001      	adds	r0, #1
 801baea:	d0ad      	beq.n	801ba48 <_printf_i+0x160>
 801baec:	6823      	ldr	r3, [r4, #0]
 801baee:	079b      	lsls	r3, r3, #30
 801baf0:	d413      	bmi.n	801bb1a <_printf_i+0x232>
 801baf2:	68e0      	ldr	r0, [r4, #12]
 801baf4:	9b03      	ldr	r3, [sp, #12]
 801baf6:	4298      	cmp	r0, r3
 801baf8:	bfb8      	it	lt
 801bafa:	4618      	movlt	r0, r3
 801bafc:	e7a6      	b.n	801ba4c <_printf_i+0x164>
 801bafe:	2301      	movs	r3, #1
 801bb00:	4632      	mov	r2, r6
 801bb02:	4649      	mov	r1, r9
 801bb04:	4640      	mov	r0, r8
 801bb06:	47d0      	blx	sl
 801bb08:	3001      	adds	r0, #1
 801bb0a:	d09d      	beq.n	801ba48 <_printf_i+0x160>
 801bb0c:	3501      	adds	r5, #1
 801bb0e:	68e3      	ldr	r3, [r4, #12]
 801bb10:	9903      	ldr	r1, [sp, #12]
 801bb12:	1a5b      	subs	r3, r3, r1
 801bb14:	42ab      	cmp	r3, r5
 801bb16:	dcf2      	bgt.n	801bafe <_printf_i+0x216>
 801bb18:	e7eb      	b.n	801baf2 <_printf_i+0x20a>
 801bb1a:	2500      	movs	r5, #0
 801bb1c:	f104 0619 	add.w	r6, r4, #25
 801bb20:	e7f5      	b.n	801bb0e <_printf_i+0x226>
 801bb22:	bf00      	nop
 801bb24:	080208b8 	.word	0x080208b8
 801bb28:	080208c9 	.word	0x080208c9

0801bb2c <_scanf_float>:
 801bb2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bb30:	b087      	sub	sp, #28
 801bb32:	4617      	mov	r7, r2
 801bb34:	9303      	str	r3, [sp, #12]
 801bb36:	688b      	ldr	r3, [r1, #8]
 801bb38:	1e5a      	subs	r2, r3, #1
 801bb3a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801bb3e:	bf83      	ittte	hi
 801bb40:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801bb44:	195b      	addhi	r3, r3, r5
 801bb46:	9302      	strhi	r3, [sp, #8]
 801bb48:	2300      	movls	r3, #0
 801bb4a:	bf86      	itte	hi
 801bb4c:	f240 135d 	movwhi	r3, #349	; 0x15d
 801bb50:	608b      	strhi	r3, [r1, #8]
 801bb52:	9302      	strls	r3, [sp, #8]
 801bb54:	680b      	ldr	r3, [r1, #0]
 801bb56:	468b      	mov	fp, r1
 801bb58:	2500      	movs	r5, #0
 801bb5a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801bb5e:	f84b 3b1c 	str.w	r3, [fp], #28
 801bb62:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801bb66:	4680      	mov	r8, r0
 801bb68:	460c      	mov	r4, r1
 801bb6a:	465e      	mov	r6, fp
 801bb6c:	46aa      	mov	sl, r5
 801bb6e:	46a9      	mov	r9, r5
 801bb70:	9501      	str	r5, [sp, #4]
 801bb72:	68a2      	ldr	r2, [r4, #8]
 801bb74:	b152      	cbz	r2, 801bb8c <_scanf_float+0x60>
 801bb76:	683b      	ldr	r3, [r7, #0]
 801bb78:	781b      	ldrb	r3, [r3, #0]
 801bb7a:	2b4e      	cmp	r3, #78	; 0x4e
 801bb7c:	d864      	bhi.n	801bc48 <_scanf_float+0x11c>
 801bb7e:	2b40      	cmp	r3, #64	; 0x40
 801bb80:	d83c      	bhi.n	801bbfc <_scanf_float+0xd0>
 801bb82:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 801bb86:	b2c8      	uxtb	r0, r1
 801bb88:	280e      	cmp	r0, #14
 801bb8a:	d93a      	bls.n	801bc02 <_scanf_float+0xd6>
 801bb8c:	f1b9 0f00 	cmp.w	r9, #0
 801bb90:	d003      	beq.n	801bb9a <_scanf_float+0x6e>
 801bb92:	6823      	ldr	r3, [r4, #0]
 801bb94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801bb98:	6023      	str	r3, [r4, #0]
 801bb9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801bb9e:	f1ba 0f01 	cmp.w	sl, #1
 801bba2:	f200 8113 	bhi.w	801bdcc <_scanf_float+0x2a0>
 801bba6:	455e      	cmp	r6, fp
 801bba8:	f200 8105 	bhi.w	801bdb6 <_scanf_float+0x28a>
 801bbac:	2501      	movs	r5, #1
 801bbae:	4628      	mov	r0, r5
 801bbb0:	b007      	add	sp, #28
 801bbb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bbb6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 801bbba:	2a0d      	cmp	r2, #13
 801bbbc:	d8e6      	bhi.n	801bb8c <_scanf_float+0x60>
 801bbbe:	a101      	add	r1, pc, #4	; (adr r1, 801bbc4 <_scanf_float+0x98>)
 801bbc0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801bbc4:	0801bd03 	.word	0x0801bd03
 801bbc8:	0801bb8d 	.word	0x0801bb8d
 801bbcc:	0801bb8d 	.word	0x0801bb8d
 801bbd0:	0801bb8d 	.word	0x0801bb8d
 801bbd4:	0801bd63 	.word	0x0801bd63
 801bbd8:	0801bd3b 	.word	0x0801bd3b
 801bbdc:	0801bb8d 	.word	0x0801bb8d
 801bbe0:	0801bb8d 	.word	0x0801bb8d
 801bbe4:	0801bd11 	.word	0x0801bd11
 801bbe8:	0801bb8d 	.word	0x0801bb8d
 801bbec:	0801bb8d 	.word	0x0801bb8d
 801bbf0:	0801bb8d 	.word	0x0801bb8d
 801bbf4:	0801bb8d 	.word	0x0801bb8d
 801bbf8:	0801bcc9 	.word	0x0801bcc9
 801bbfc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 801bc00:	e7db      	b.n	801bbba <_scanf_float+0x8e>
 801bc02:	290e      	cmp	r1, #14
 801bc04:	d8c2      	bhi.n	801bb8c <_scanf_float+0x60>
 801bc06:	a001      	add	r0, pc, #4	; (adr r0, 801bc0c <_scanf_float+0xe0>)
 801bc08:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801bc0c:	0801bcbb 	.word	0x0801bcbb
 801bc10:	0801bb8d 	.word	0x0801bb8d
 801bc14:	0801bcbb 	.word	0x0801bcbb
 801bc18:	0801bd4f 	.word	0x0801bd4f
 801bc1c:	0801bb8d 	.word	0x0801bb8d
 801bc20:	0801bc69 	.word	0x0801bc69
 801bc24:	0801bca5 	.word	0x0801bca5
 801bc28:	0801bca5 	.word	0x0801bca5
 801bc2c:	0801bca5 	.word	0x0801bca5
 801bc30:	0801bca5 	.word	0x0801bca5
 801bc34:	0801bca5 	.word	0x0801bca5
 801bc38:	0801bca5 	.word	0x0801bca5
 801bc3c:	0801bca5 	.word	0x0801bca5
 801bc40:	0801bca5 	.word	0x0801bca5
 801bc44:	0801bca5 	.word	0x0801bca5
 801bc48:	2b6e      	cmp	r3, #110	; 0x6e
 801bc4a:	d809      	bhi.n	801bc60 <_scanf_float+0x134>
 801bc4c:	2b60      	cmp	r3, #96	; 0x60
 801bc4e:	d8b2      	bhi.n	801bbb6 <_scanf_float+0x8a>
 801bc50:	2b54      	cmp	r3, #84	; 0x54
 801bc52:	d077      	beq.n	801bd44 <_scanf_float+0x218>
 801bc54:	2b59      	cmp	r3, #89	; 0x59
 801bc56:	d199      	bne.n	801bb8c <_scanf_float+0x60>
 801bc58:	2d07      	cmp	r5, #7
 801bc5a:	d197      	bne.n	801bb8c <_scanf_float+0x60>
 801bc5c:	2508      	movs	r5, #8
 801bc5e:	e029      	b.n	801bcb4 <_scanf_float+0x188>
 801bc60:	2b74      	cmp	r3, #116	; 0x74
 801bc62:	d06f      	beq.n	801bd44 <_scanf_float+0x218>
 801bc64:	2b79      	cmp	r3, #121	; 0x79
 801bc66:	e7f6      	b.n	801bc56 <_scanf_float+0x12a>
 801bc68:	6821      	ldr	r1, [r4, #0]
 801bc6a:	05c8      	lsls	r0, r1, #23
 801bc6c:	d51a      	bpl.n	801bca4 <_scanf_float+0x178>
 801bc6e:	9b02      	ldr	r3, [sp, #8]
 801bc70:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801bc74:	6021      	str	r1, [r4, #0]
 801bc76:	f109 0901 	add.w	r9, r9, #1
 801bc7a:	b11b      	cbz	r3, 801bc84 <_scanf_float+0x158>
 801bc7c:	3b01      	subs	r3, #1
 801bc7e:	3201      	adds	r2, #1
 801bc80:	9302      	str	r3, [sp, #8]
 801bc82:	60a2      	str	r2, [r4, #8]
 801bc84:	68a3      	ldr	r3, [r4, #8]
 801bc86:	3b01      	subs	r3, #1
 801bc88:	60a3      	str	r3, [r4, #8]
 801bc8a:	6923      	ldr	r3, [r4, #16]
 801bc8c:	3301      	adds	r3, #1
 801bc8e:	6123      	str	r3, [r4, #16]
 801bc90:	687b      	ldr	r3, [r7, #4]
 801bc92:	3b01      	subs	r3, #1
 801bc94:	2b00      	cmp	r3, #0
 801bc96:	607b      	str	r3, [r7, #4]
 801bc98:	f340 8084 	ble.w	801bda4 <_scanf_float+0x278>
 801bc9c:	683b      	ldr	r3, [r7, #0]
 801bc9e:	3301      	adds	r3, #1
 801bca0:	603b      	str	r3, [r7, #0]
 801bca2:	e766      	b.n	801bb72 <_scanf_float+0x46>
 801bca4:	eb1a 0f05 	cmn.w	sl, r5
 801bca8:	f47f af70 	bne.w	801bb8c <_scanf_float+0x60>
 801bcac:	6822      	ldr	r2, [r4, #0]
 801bcae:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 801bcb2:	6022      	str	r2, [r4, #0]
 801bcb4:	f806 3b01 	strb.w	r3, [r6], #1
 801bcb8:	e7e4      	b.n	801bc84 <_scanf_float+0x158>
 801bcba:	6822      	ldr	r2, [r4, #0]
 801bcbc:	0610      	lsls	r0, r2, #24
 801bcbe:	f57f af65 	bpl.w	801bb8c <_scanf_float+0x60>
 801bcc2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801bcc6:	e7f4      	b.n	801bcb2 <_scanf_float+0x186>
 801bcc8:	f1ba 0f00 	cmp.w	sl, #0
 801bccc:	d10e      	bne.n	801bcec <_scanf_float+0x1c0>
 801bcce:	f1b9 0f00 	cmp.w	r9, #0
 801bcd2:	d10e      	bne.n	801bcf2 <_scanf_float+0x1c6>
 801bcd4:	6822      	ldr	r2, [r4, #0]
 801bcd6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801bcda:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801bcde:	d108      	bne.n	801bcf2 <_scanf_float+0x1c6>
 801bce0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801bce4:	6022      	str	r2, [r4, #0]
 801bce6:	f04f 0a01 	mov.w	sl, #1
 801bcea:	e7e3      	b.n	801bcb4 <_scanf_float+0x188>
 801bcec:	f1ba 0f02 	cmp.w	sl, #2
 801bcf0:	d055      	beq.n	801bd9e <_scanf_float+0x272>
 801bcf2:	2d01      	cmp	r5, #1
 801bcf4:	d002      	beq.n	801bcfc <_scanf_float+0x1d0>
 801bcf6:	2d04      	cmp	r5, #4
 801bcf8:	f47f af48 	bne.w	801bb8c <_scanf_float+0x60>
 801bcfc:	3501      	adds	r5, #1
 801bcfe:	b2ed      	uxtb	r5, r5
 801bd00:	e7d8      	b.n	801bcb4 <_scanf_float+0x188>
 801bd02:	f1ba 0f01 	cmp.w	sl, #1
 801bd06:	f47f af41 	bne.w	801bb8c <_scanf_float+0x60>
 801bd0a:	f04f 0a02 	mov.w	sl, #2
 801bd0e:	e7d1      	b.n	801bcb4 <_scanf_float+0x188>
 801bd10:	b97d      	cbnz	r5, 801bd32 <_scanf_float+0x206>
 801bd12:	f1b9 0f00 	cmp.w	r9, #0
 801bd16:	f47f af3c 	bne.w	801bb92 <_scanf_float+0x66>
 801bd1a:	6822      	ldr	r2, [r4, #0]
 801bd1c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801bd20:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801bd24:	f47f af39 	bne.w	801bb9a <_scanf_float+0x6e>
 801bd28:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801bd2c:	6022      	str	r2, [r4, #0]
 801bd2e:	2501      	movs	r5, #1
 801bd30:	e7c0      	b.n	801bcb4 <_scanf_float+0x188>
 801bd32:	2d03      	cmp	r5, #3
 801bd34:	d0e2      	beq.n	801bcfc <_scanf_float+0x1d0>
 801bd36:	2d05      	cmp	r5, #5
 801bd38:	e7de      	b.n	801bcf8 <_scanf_float+0x1cc>
 801bd3a:	2d02      	cmp	r5, #2
 801bd3c:	f47f af26 	bne.w	801bb8c <_scanf_float+0x60>
 801bd40:	2503      	movs	r5, #3
 801bd42:	e7b7      	b.n	801bcb4 <_scanf_float+0x188>
 801bd44:	2d06      	cmp	r5, #6
 801bd46:	f47f af21 	bne.w	801bb8c <_scanf_float+0x60>
 801bd4a:	2507      	movs	r5, #7
 801bd4c:	e7b2      	b.n	801bcb4 <_scanf_float+0x188>
 801bd4e:	6822      	ldr	r2, [r4, #0]
 801bd50:	0591      	lsls	r1, r2, #22
 801bd52:	f57f af1b 	bpl.w	801bb8c <_scanf_float+0x60>
 801bd56:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 801bd5a:	6022      	str	r2, [r4, #0]
 801bd5c:	f8cd 9004 	str.w	r9, [sp, #4]
 801bd60:	e7a8      	b.n	801bcb4 <_scanf_float+0x188>
 801bd62:	6822      	ldr	r2, [r4, #0]
 801bd64:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 801bd68:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 801bd6c:	d006      	beq.n	801bd7c <_scanf_float+0x250>
 801bd6e:	0550      	lsls	r0, r2, #21
 801bd70:	f57f af0c 	bpl.w	801bb8c <_scanf_float+0x60>
 801bd74:	f1b9 0f00 	cmp.w	r9, #0
 801bd78:	f43f af0f 	beq.w	801bb9a <_scanf_float+0x6e>
 801bd7c:	0591      	lsls	r1, r2, #22
 801bd7e:	bf58      	it	pl
 801bd80:	9901      	ldrpl	r1, [sp, #4]
 801bd82:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801bd86:	bf58      	it	pl
 801bd88:	eba9 0101 	subpl.w	r1, r9, r1
 801bd8c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 801bd90:	bf58      	it	pl
 801bd92:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801bd96:	6022      	str	r2, [r4, #0]
 801bd98:	f04f 0900 	mov.w	r9, #0
 801bd9c:	e78a      	b.n	801bcb4 <_scanf_float+0x188>
 801bd9e:	f04f 0a03 	mov.w	sl, #3
 801bda2:	e787      	b.n	801bcb4 <_scanf_float+0x188>
 801bda4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801bda8:	4639      	mov	r1, r7
 801bdaa:	4640      	mov	r0, r8
 801bdac:	4798      	blx	r3
 801bdae:	2800      	cmp	r0, #0
 801bdb0:	f43f aedf 	beq.w	801bb72 <_scanf_float+0x46>
 801bdb4:	e6ea      	b.n	801bb8c <_scanf_float+0x60>
 801bdb6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801bdba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801bdbe:	463a      	mov	r2, r7
 801bdc0:	4640      	mov	r0, r8
 801bdc2:	4798      	blx	r3
 801bdc4:	6923      	ldr	r3, [r4, #16]
 801bdc6:	3b01      	subs	r3, #1
 801bdc8:	6123      	str	r3, [r4, #16]
 801bdca:	e6ec      	b.n	801bba6 <_scanf_float+0x7a>
 801bdcc:	1e6b      	subs	r3, r5, #1
 801bdce:	2b06      	cmp	r3, #6
 801bdd0:	d825      	bhi.n	801be1e <_scanf_float+0x2f2>
 801bdd2:	2d02      	cmp	r5, #2
 801bdd4:	d836      	bhi.n	801be44 <_scanf_float+0x318>
 801bdd6:	455e      	cmp	r6, fp
 801bdd8:	f67f aee8 	bls.w	801bbac <_scanf_float+0x80>
 801bddc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801bde0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801bde4:	463a      	mov	r2, r7
 801bde6:	4640      	mov	r0, r8
 801bde8:	4798      	blx	r3
 801bdea:	6923      	ldr	r3, [r4, #16]
 801bdec:	3b01      	subs	r3, #1
 801bdee:	6123      	str	r3, [r4, #16]
 801bdf0:	e7f1      	b.n	801bdd6 <_scanf_float+0x2aa>
 801bdf2:	9802      	ldr	r0, [sp, #8]
 801bdf4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801bdf8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 801bdfc:	9002      	str	r0, [sp, #8]
 801bdfe:	463a      	mov	r2, r7
 801be00:	4640      	mov	r0, r8
 801be02:	4798      	blx	r3
 801be04:	6923      	ldr	r3, [r4, #16]
 801be06:	3b01      	subs	r3, #1
 801be08:	6123      	str	r3, [r4, #16]
 801be0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801be0e:	fa5f fa8a 	uxtb.w	sl, sl
 801be12:	f1ba 0f02 	cmp.w	sl, #2
 801be16:	d1ec      	bne.n	801bdf2 <_scanf_float+0x2c6>
 801be18:	3d03      	subs	r5, #3
 801be1a:	b2ed      	uxtb	r5, r5
 801be1c:	1b76      	subs	r6, r6, r5
 801be1e:	6823      	ldr	r3, [r4, #0]
 801be20:	05da      	lsls	r2, r3, #23
 801be22:	d52f      	bpl.n	801be84 <_scanf_float+0x358>
 801be24:	055b      	lsls	r3, r3, #21
 801be26:	d510      	bpl.n	801be4a <_scanf_float+0x31e>
 801be28:	455e      	cmp	r6, fp
 801be2a:	f67f aebf 	bls.w	801bbac <_scanf_float+0x80>
 801be2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801be32:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801be36:	463a      	mov	r2, r7
 801be38:	4640      	mov	r0, r8
 801be3a:	4798      	blx	r3
 801be3c:	6923      	ldr	r3, [r4, #16]
 801be3e:	3b01      	subs	r3, #1
 801be40:	6123      	str	r3, [r4, #16]
 801be42:	e7f1      	b.n	801be28 <_scanf_float+0x2fc>
 801be44:	46aa      	mov	sl, r5
 801be46:	9602      	str	r6, [sp, #8]
 801be48:	e7df      	b.n	801be0a <_scanf_float+0x2de>
 801be4a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801be4e:	6923      	ldr	r3, [r4, #16]
 801be50:	2965      	cmp	r1, #101	; 0x65
 801be52:	f103 33ff 	add.w	r3, r3, #4294967295
 801be56:	f106 35ff 	add.w	r5, r6, #4294967295
 801be5a:	6123      	str	r3, [r4, #16]
 801be5c:	d00c      	beq.n	801be78 <_scanf_float+0x34c>
 801be5e:	2945      	cmp	r1, #69	; 0x45
 801be60:	d00a      	beq.n	801be78 <_scanf_float+0x34c>
 801be62:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801be66:	463a      	mov	r2, r7
 801be68:	4640      	mov	r0, r8
 801be6a:	4798      	blx	r3
 801be6c:	6923      	ldr	r3, [r4, #16]
 801be6e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801be72:	3b01      	subs	r3, #1
 801be74:	1eb5      	subs	r5, r6, #2
 801be76:	6123      	str	r3, [r4, #16]
 801be78:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801be7c:	463a      	mov	r2, r7
 801be7e:	4640      	mov	r0, r8
 801be80:	4798      	blx	r3
 801be82:	462e      	mov	r6, r5
 801be84:	6825      	ldr	r5, [r4, #0]
 801be86:	f015 0510 	ands.w	r5, r5, #16
 801be8a:	d14d      	bne.n	801bf28 <_scanf_float+0x3fc>
 801be8c:	7035      	strb	r5, [r6, #0]
 801be8e:	6823      	ldr	r3, [r4, #0]
 801be90:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801be94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801be98:	d11a      	bne.n	801bed0 <_scanf_float+0x3a4>
 801be9a:	9b01      	ldr	r3, [sp, #4]
 801be9c:	454b      	cmp	r3, r9
 801be9e:	eba3 0209 	sub.w	r2, r3, r9
 801bea2:	d122      	bne.n	801beea <_scanf_float+0x3be>
 801bea4:	2200      	movs	r2, #0
 801bea6:	4659      	mov	r1, fp
 801bea8:	4640      	mov	r0, r8
 801beaa:	f002 fb9f 	bl	801e5ec <_strtod_r>
 801beae:	9b03      	ldr	r3, [sp, #12]
 801beb0:	6821      	ldr	r1, [r4, #0]
 801beb2:	681b      	ldr	r3, [r3, #0]
 801beb4:	f011 0f02 	tst.w	r1, #2
 801beb8:	f103 0204 	add.w	r2, r3, #4
 801bebc:	d020      	beq.n	801bf00 <_scanf_float+0x3d4>
 801bebe:	9903      	ldr	r1, [sp, #12]
 801bec0:	600a      	str	r2, [r1, #0]
 801bec2:	681b      	ldr	r3, [r3, #0]
 801bec4:	ed83 0b00 	vstr	d0, [r3]
 801bec8:	68e3      	ldr	r3, [r4, #12]
 801beca:	3301      	adds	r3, #1
 801becc:	60e3      	str	r3, [r4, #12]
 801bece:	e66e      	b.n	801bbae <_scanf_float+0x82>
 801bed0:	9b04      	ldr	r3, [sp, #16]
 801bed2:	2b00      	cmp	r3, #0
 801bed4:	d0e6      	beq.n	801bea4 <_scanf_float+0x378>
 801bed6:	9905      	ldr	r1, [sp, #20]
 801bed8:	230a      	movs	r3, #10
 801beda:	462a      	mov	r2, r5
 801bedc:	3101      	adds	r1, #1
 801bede:	4640      	mov	r0, r8
 801bee0:	f002 fc0c 	bl	801e6fc <_strtol_r>
 801bee4:	9b04      	ldr	r3, [sp, #16]
 801bee6:	9e05      	ldr	r6, [sp, #20]
 801bee8:	1ac2      	subs	r2, r0, r3
 801beea:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801beee:	429e      	cmp	r6, r3
 801bef0:	bf28      	it	cs
 801bef2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 801bef6:	490d      	ldr	r1, [pc, #52]	; (801bf2c <_scanf_float+0x400>)
 801bef8:	4630      	mov	r0, r6
 801befa:	f000 f8dd 	bl	801c0b8 <siprintf>
 801befe:	e7d1      	b.n	801bea4 <_scanf_float+0x378>
 801bf00:	f011 0f04 	tst.w	r1, #4
 801bf04:	9903      	ldr	r1, [sp, #12]
 801bf06:	600a      	str	r2, [r1, #0]
 801bf08:	d1db      	bne.n	801bec2 <_scanf_float+0x396>
 801bf0a:	eeb4 0b40 	vcmp.f64	d0, d0
 801bf0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bf12:	681e      	ldr	r6, [r3, #0]
 801bf14:	d705      	bvc.n	801bf22 <_scanf_float+0x3f6>
 801bf16:	4806      	ldr	r0, [pc, #24]	; (801bf30 <_scanf_float+0x404>)
 801bf18:	f000 f9f6 	bl	801c308 <nanf>
 801bf1c:	ed86 0a00 	vstr	s0, [r6]
 801bf20:	e7d2      	b.n	801bec8 <_scanf_float+0x39c>
 801bf22:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801bf26:	e7f9      	b.n	801bf1c <_scanf_float+0x3f0>
 801bf28:	2500      	movs	r5, #0
 801bf2a:	e640      	b.n	801bbae <_scanf_float+0x82>
 801bf2c:	080208da 	.word	0x080208da
 801bf30:	08020c88 	.word	0x08020c88

0801bf34 <std>:
 801bf34:	2300      	movs	r3, #0
 801bf36:	b510      	push	{r4, lr}
 801bf38:	4604      	mov	r4, r0
 801bf3a:	e9c0 3300 	strd	r3, r3, [r0]
 801bf3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801bf42:	6083      	str	r3, [r0, #8]
 801bf44:	8181      	strh	r1, [r0, #12]
 801bf46:	6643      	str	r3, [r0, #100]	; 0x64
 801bf48:	81c2      	strh	r2, [r0, #14]
 801bf4a:	6183      	str	r3, [r0, #24]
 801bf4c:	4619      	mov	r1, r3
 801bf4e:	2208      	movs	r2, #8
 801bf50:	305c      	adds	r0, #92	; 0x5c
 801bf52:	f000 f942 	bl	801c1da <memset>
 801bf56:	4b0d      	ldr	r3, [pc, #52]	; (801bf8c <std+0x58>)
 801bf58:	6263      	str	r3, [r4, #36]	; 0x24
 801bf5a:	4b0d      	ldr	r3, [pc, #52]	; (801bf90 <std+0x5c>)
 801bf5c:	62a3      	str	r3, [r4, #40]	; 0x28
 801bf5e:	4b0d      	ldr	r3, [pc, #52]	; (801bf94 <std+0x60>)
 801bf60:	62e3      	str	r3, [r4, #44]	; 0x2c
 801bf62:	4b0d      	ldr	r3, [pc, #52]	; (801bf98 <std+0x64>)
 801bf64:	6323      	str	r3, [r4, #48]	; 0x30
 801bf66:	4b0d      	ldr	r3, [pc, #52]	; (801bf9c <std+0x68>)
 801bf68:	6224      	str	r4, [r4, #32]
 801bf6a:	429c      	cmp	r4, r3
 801bf6c:	d006      	beq.n	801bf7c <std+0x48>
 801bf6e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 801bf72:	4294      	cmp	r4, r2
 801bf74:	d002      	beq.n	801bf7c <std+0x48>
 801bf76:	33d0      	adds	r3, #208	; 0xd0
 801bf78:	429c      	cmp	r4, r3
 801bf7a:	d105      	bne.n	801bf88 <std+0x54>
 801bf7c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801bf80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bf84:	f000 b9a6 	b.w	801c2d4 <__retarget_lock_init_recursive>
 801bf88:	bd10      	pop	{r4, pc}
 801bf8a:	bf00      	nop
 801bf8c:	0801c151 	.word	0x0801c151
 801bf90:	0801c177 	.word	0x0801c177
 801bf94:	0801c1af 	.word	0x0801c1af
 801bf98:	0801c1d3 	.word	0x0801c1d3
 801bf9c:	24005d14 	.word	0x24005d14

0801bfa0 <stdio_exit_handler>:
 801bfa0:	4a02      	ldr	r2, [pc, #8]	; (801bfac <stdio_exit_handler+0xc>)
 801bfa2:	4903      	ldr	r1, [pc, #12]	; (801bfb0 <stdio_exit_handler+0x10>)
 801bfa4:	4803      	ldr	r0, [pc, #12]	; (801bfb4 <stdio_exit_handler+0x14>)
 801bfa6:	f000 b869 	b.w	801c07c <_fwalk_sglue>
 801bfaa:	bf00      	nop
 801bfac:	24000200 	.word	0x24000200
 801bfb0:	0801f0fd 	.word	0x0801f0fd
 801bfb4:	2400020c 	.word	0x2400020c

0801bfb8 <cleanup_stdio>:
 801bfb8:	6841      	ldr	r1, [r0, #4]
 801bfba:	4b0c      	ldr	r3, [pc, #48]	; (801bfec <cleanup_stdio+0x34>)
 801bfbc:	4299      	cmp	r1, r3
 801bfbe:	b510      	push	{r4, lr}
 801bfc0:	4604      	mov	r4, r0
 801bfc2:	d001      	beq.n	801bfc8 <cleanup_stdio+0x10>
 801bfc4:	f003 f89a 	bl	801f0fc <_fflush_r>
 801bfc8:	68a1      	ldr	r1, [r4, #8]
 801bfca:	4b09      	ldr	r3, [pc, #36]	; (801bff0 <cleanup_stdio+0x38>)
 801bfcc:	4299      	cmp	r1, r3
 801bfce:	d002      	beq.n	801bfd6 <cleanup_stdio+0x1e>
 801bfd0:	4620      	mov	r0, r4
 801bfd2:	f003 f893 	bl	801f0fc <_fflush_r>
 801bfd6:	68e1      	ldr	r1, [r4, #12]
 801bfd8:	4b06      	ldr	r3, [pc, #24]	; (801bff4 <cleanup_stdio+0x3c>)
 801bfda:	4299      	cmp	r1, r3
 801bfdc:	d004      	beq.n	801bfe8 <cleanup_stdio+0x30>
 801bfde:	4620      	mov	r0, r4
 801bfe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bfe4:	f003 b88a 	b.w	801f0fc <_fflush_r>
 801bfe8:	bd10      	pop	{r4, pc}
 801bfea:	bf00      	nop
 801bfec:	24005d14 	.word	0x24005d14
 801bff0:	24005d7c 	.word	0x24005d7c
 801bff4:	24005de4 	.word	0x24005de4

0801bff8 <global_stdio_init.part.0>:
 801bff8:	b510      	push	{r4, lr}
 801bffa:	4b0b      	ldr	r3, [pc, #44]	; (801c028 <global_stdio_init.part.0+0x30>)
 801bffc:	4c0b      	ldr	r4, [pc, #44]	; (801c02c <global_stdio_init.part.0+0x34>)
 801bffe:	4a0c      	ldr	r2, [pc, #48]	; (801c030 <global_stdio_init.part.0+0x38>)
 801c000:	601a      	str	r2, [r3, #0]
 801c002:	4620      	mov	r0, r4
 801c004:	2200      	movs	r2, #0
 801c006:	2104      	movs	r1, #4
 801c008:	f7ff ff94 	bl	801bf34 <std>
 801c00c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 801c010:	2201      	movs	r2, #1
 801c012:	2109      	movs	r1, #9
 801c014:	f7ff ff8e 	bl	801bf34 <std>
 801c018:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 801c01c:	2202      	movs	r2, #2
 801c01e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c022:	2112      	movs	r1, #18
 801c024:	f7ff bf86 	b.w	801bf34 <std>
 801c028:	24005e4c 	.word	0x24005e4c
 801c02c:	24005d14 	.word	0x24005d14
 801c030:	0801bfa1 	.word	0x0801bfa1

0801c034 <__sfp_lock_acquire>:
 801c034:	4801      	ldr	r0, [pc, #4]	; (801c03c <__sfp_lock_acquire+0x8>)
 801c036:	f000 b94e 	b.w	801c2d6 <__retarget_lock_acquire_recursive>
 801c03a:	bf00      	nop
 801c03c:	24005e55 	.word	0x24005e55

0801c040 <__sfp_lock_release>:
 801c040:	4801      	ldr	r0, [pc, #4]	; (801c048 <__sfp_lock_release+0x8>)
 801c042:	f000 b949 	b.w	801c2d8 <__retarget_lock_release_recursive>
 801c046:	bf00      	nop
 801c048:	24005e55 	.word	0x24005e55

0801c04c <__sinit>:
 801c04c:	b510      	push	{r4, lr}
 801c04e:	4604      	mov	r4, r0
 801c050:	f7ff fff0 	bl	801c034 <__sfp_lock_acquire>
 801c054:	6a23      	ldr	r3, [r4, #32]
 801c056:	b11b      	cbz	r3, 801c060 <__sinit+0x14>
 801c058:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c05c:	f7ff bff0 	b.w	801c040 <__sfp_lock_release>
 801c060:	4b04      	ldr	r3, [pc, #16]	; (801c074 <__sinit+0x28>)
 801c062:	6223      	str	r3, [r4, #32]
 801c064:	4b04      	ldr	r3, [pc, #16]	; (801c078 <__sinit+0x2c>)
 801c066:	681b      	ldr	r3, [r3, #0]
 801c068:	2b00      	cmp	r3, #0
 801c06a:	d1f5      	bne.n	801c058 <__sinit+0xc>
 801c06c:	f7ff ffc4 	bl	801bff8 <global_stdio_init.part.0>
 801c070:	e7f2      	b.n	801c058 <__sinit+0xc>
 801c072:	bf00      	nop
 801c074:	0801bfb9 	.word	0x0801bfb9
 801c078:	24005e4c 	.word	0x24005e4c

0801c07c <_fwalk_sglue>:
 801c07c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c080:	4607      	mov	r7, r0
 801c082:	4688      	mov	r8, r1
 801c084:	4614      	mov	r4, r2
 801c086:	2600      	movs	r6, #0
 801c088:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801c08c:	f1b9 0901 	subs.w	r9, r9, #1
 801c090:	d505      	bpl.n	801c09e <_fwalk_sglue+0x22>
 801c092:	6824      	ldr	r4, [r4, #0]
 801c094:	2c00      	cmp	r4, #0
 801c096:	d1f7      	bne.n	801c088 <_fwalk_sglue+0xc>
 801c098:	4630      	mov	r0, r6
 801c09a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c09e:	89ab      	ldrh	r3, [r5, #12]
 801c0a0:	2b01      	cmp	r3, #1
 801c0a2:	d907      	bls.n	801c0b4 <_fwalk_sglue+0x38>
 801c0a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801c0a8:	3301      	adds	r3, #1
 801c0aa:	d003      	beq.n	801c0b4 <_fwalk_sglue+0x38>
 801c0ac:	4629      	mov	r1, r5
 801c0ae:	4638      	mov	r0, r7
 801c0b0:	47c0      	blx	r8
 801c0b2:	4306      	orrs	r6, r0
 801c0b4:	3568      	adds	r5, #104	; 0x68
 801c0b6:	e7e9      	b.n	801c08c <_fwalk_sglue+0x10>

0801c0b8 <siprintf>:
 801c0b8:	b40e      	push	{r1, r2, r3}
 801c0ba:	b500      	push	{lr}
 801c0bc:	b09c      	sub	sp, #112	; 0x70
 801c0be:	ab1d      	add	r3, sp, #116	; 0x74
 801c0c0:	9002      	str	r0, [sp, #8]
 801c0c2:	9006      	str	r0, [sp, #24]
 801c0c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801c0c8:	4809      	ldr	r0, [pc, #36]	; (801c0f0 <siprintf+0x38>)
 801c0ca:	9107      	str	r1, [sp, #28]
 801c0cc:	9104      	str	r1, [sp, #16]
 801c0ce:	4909      	ldr	r1, [pc, #36]	; (801c0f4 <siprintf+0x3c>)
 801c0d0:	f853 2b04 	ldr.w	r2, [r3], #4
 801c0d4:	9105      	str	r1, [sp, #20]
 801c0d6:	6800      	ldr	r0, [r0, #0]
 801c0d8:	9301      	str	r3, [sp, #4]
 801c0da:	a902      	add	r1, sp, #8
 801c0dc:	f002 fb6a 	bl	801e7b4 <_svfiprintf_r>
 801c0e0:	9b02      	ldr	r3, [sp, #8]
 801c0e2:	2200      	movs	r2, #0
 801c0e4:	701a      	strb	r2, [r3, #0]
 801c0e6:	b01c      	add	sp, #112	; 0x70
 801c0e8:	f85d eb04 	ldr.w	lr, [sp], #4
 801c0ec:	b003      	add	sp, #12
 801c0ee:	4770      	bx	lr
 801c0f0:	24000258 	.word	0x24000258
 801c0f4:	ffff0208 	.word	0xffff0208

0801c0f8 <siscanf>:
 801c0f8:	b40e      	push	{r1, r2, r3}
 801c0fa:	b510      	push	{r4, lr}
 801c0fc:	b09f      	sub	sp, #124	; 0x7c
 801c0fe:	ac21      	add	r4, sp, #132	; 0x84
 801c100:	f44f 7101 	mov.w	r1, #516	; 0x204
 801c104:	f854 2b04 	ldr.w	r2, [r4], #4
 801c108:	9201      	str	r2, [sp, #4]
 801c10a:	f8ad 101c 	strh.w	r1, [sp, #28]
 801c10e:	9004      	str	r0, [sp, #16]
 801c110:	9008      	str	r0, [sp, #32]
 801c112:	f7e4 f95d 	bl	80003d0 <strlen>
 801c116:	4b0c      	ldr	r3, [pc, #48]	; (801c148 <siscanf+0x50>)
 801c118:	9005      	str	r0, [sp, #20]
 801c11a:	9009      	str	r0, [sp, #36]	; 0x24
 801c11c:	930d      	str	r3, [sp, #52]	; 0x34
 801c11e:	480b      	ldr	r0, [pc, #44]	; (801c14c <siscanf+0x54>)
 801c120:	9a01      	ldr	r2, [sp, #4]
 801c122:	6800      	ldr	r0, [r0, #0]
 801c124:	9403      	str	r4, [sp, #12]
 801c126:	2300      	movs	r3, #0
 801c128:	9311      	str	r3, [sp, #68]	; 0x44
 801c12a:	9316      	str	r3, [sp, #88]	; 0x58
 801c12c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801c130:	f8ad 301e 	strh.w	r3, [sp, #30]
 801c134:	a904      	add	r1, sp, #16
 801c136:	4623      	mov	r3, r4
 801c138:	f002 fc94 	bl	801ea64 <__ssvfiscanf_r>
 801c13c:	b01f      	add	sp, #124	; 0x7c
 801c13e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c142:	b003      	add	sp, #12
 801c144:	4770      	bx	lr
 801c146:	bf00      	nop
 801c148:	0801c173 	.word	0x0801c173
 801c14c:	24000258 	.word	0x24000258

0801c150 <__sread>:
 801c150:	b510      	push	{r4, lr}
 801c152:	460c      	mov	r4, r1
 801c154:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c158:	f000 f86e 	bl	801c238 <_read_r>
 801c15c:	2800      	cmp	r0, #0
 801c15e:	bfab      	itete	ge
 801c160:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801c162:	89a3      	ldrhlt	r3, [r4, #12]
 801c164:	181b      	addge	r3, r3, r0
 801c166:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801c16a:	bfac      	ite	ge
 801c16c:	6563      	strge	r3, [r4, #84]	; 0x54
 801c16e:	81a3      	strhlt	r3, [r4, #12]
 801c170:	bd10      	pop	{r4, pc}

0801c172 <__seofread>:
 801c172:	2000      	movs	r0, #0
 801c174:	4770      	bx	lr

0801c176 <__swrite>:
 801c176:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c17a:	461f      	mov	r7, r3
 801c17c:	898b      	ldrh	r3, [r1, #12]
 801c17e:	05db      	lsls	r3, r3, #23
 801c180:	4605      	mov	r5, r0
 801c182:	460c      	mov	r4, r1
 801c184:	4616      	mov	r6, r2
 801c186:	d505      	bpl.n	801c194 <__swrite+0x1e>
 801c188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c18c:	2302      	movs	r3, #2
 801c18e:	2200      	movs	r2, #0
 801c190:	f000 f840 	bl	801c214 <_lseek_r>
 801c194:	89a3      	ldrh	r3, [r4, #12]
 801c196:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c19a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801c19e:	81a3      	strh	r3, [r4, #12]
 801c1a0:	4632      	mov	r2, r6
 801c1a2:	463b      	mov	r3, r7
 801c1a4:	4628      	mov	r0, r5
 801c1a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c1aa:	f000 b857 	b.w	801c25c <_write_r>

0801c1ae <__sseek>:
 801c1ae:	b510      	push	{r4, lr}
 801c1b0:	460c      	mov	r4, r1
 801c1b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c1b6:	f000 f82d 	bl	801c214 <_lseek_r>
 801c1ba:	1c43      	adds	r3, r0, #1
 801c1bc:	89a3      	ldrh	r3, [r4, #12]
 801c1be:	bf15      	itete	ne
 801c1c0:	6560      	strne	r0, [r4, #84]	; 0x54
 801c1c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801c1c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801c1ca:	81a3      	strheq	r3, [r4, #12]
 801c1cc:	bf18      	it	ne
 801c1ce:	81a3      	strhne	r3, [r4, #12]
 801c1d0:	bd10      	pop	{r4, pc}

0801c1d2 <__sclose>:
 801c1d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c1d6:	f000 b80d 	b.w	801c1f4 <_close_r>

0801c1da <memset>:
 801c1da:	4402      	add	r2, r0
 801c1dc:	4603      	mov	r3, r0
 801c1de:	4293      	cmp	r3, r2
 801c1e0:	d100      	bne.n	801c1e4 <memset+0xa>
 801c1e2:	4770      	bx	lr
 801c1e4:	f803 1b01 	strb.w	r1, [r3], #1
 801c1e8:	e7f9      	b.n	801c1de <memset+0x4>
	...

0801c1ec <_localeconv_r>:
 801c1ec:	4800      	ldr	r0, [pc, #0]	; (801c1f0 <_localeconv_r+0x4>)
 801c1ee:	4770      	bx	lr
 801c1f0:	2400034c 	.word	0x2400034c

0801c1f4 <_close_r>:
 801c1f4:	b538      	push	{r3, r4, r5, lr}
 801c1f6:	4d06      	ldr	r5, [pc, #24]	; (801c210 <_close_r+0x1c>)
 801c1f8:	2300      	movs	r3, #0
 801c1fa:	4604      	mov	r4, r0
 801c1fc:	4608      	mov	r0, r1
 801c1fe:	602b      	str	r3, [r5, #0]
 801c200:	f7e7 fe67 	bl	8003ed2 <_close>
 801c204:	1c43      	adds	r3, r0, #1
 801c206:	d102      	bne.n	801c20e <_close_r+0x1a>
 801c208:	682b      	ldr	r3, [r5, #0]
 801c20a:	b103      	cbz	r3, 801c20e <_close_r+0x1a>
 801c20c:	6023      	str	r3, [r4, #0]
 801c20e:	bd38      	pop	{r3, r4, r5, pc}
 801c210:	24005e50 	.word	0x24005e50

0801c214 <_lseek_r>:
 801c214:	b538      	push	{r3, r4, r5, lr}
 801c216:	4d07      	ldr	r5, [pc, #28]	; (801c234 <_lseek_r+0x20>)
 801c218:	4604      	mov	r4, r0
 801c21a:	4608      	mov	r0, r1
 801c21c:	4611      	mov	r1, r2
 801c21e:	2200      	movs	r2, #0
 801c220:	602a      	str	r2, [r5, #0]
 801c222:	461a      	mov	r2, r3
 801c224:	f7e7 fe7c 	bl	8003f20 <_lseek>
 801c228:	1c43      	adds	r3, r0, #1
 801c22a:	d102      	bne.n	801c232 <_lseek_r+0x1e>
 801c22c:	682b      	ldr	r3, [r5, #0]
 801c22e:	b103      	cbz	r3, 801c232 <_lseek_r+0x1e>
 801c230:	6023      	str	r3, [r4, #0]
 801c232:	bd38      	pop	{r3, r4, r5, pc}
 801c234:	24005e50 	.word	0x24005e50

0801c238 <_read_r>:
 801c238:	b538      	push	{r3, r4, r5, lr}
 801c23a:	4d07      	ldr	r5, [pc, #28]	; (801c258 <_read_r+0x20>)
 801c23c:	4604      	mov	r4, r0
 801c23e:	4608      	mov	r0, r1
 801c240:	4611      	mov	r1, r2
 801c242:	2200      	movs	r2, #0
 801c244:	602a      	str	r2, [r5, #0]
 801c246:	461a      	mov	r2, r3
 801c248:	f7e7 fe0a 	bl	8003e60 <_read>
 801c24c:	1c43      	adds	r3, r0, #1
 801c24e:	d102      	bne.n	801c256 <_read_r+0x1e>
 801c250:	682b      	ldr	r3, [r5, #0]
 801c252:	b103      	cbz	r3, 801c256 <_read_r+0x1e>
 801c254:	6023      	str	r3, [r4, #0]
 801c256:	bd38      	pop	{r3, r4, r5, pc}
 801c258:	24005e50 	.word	0x24005e50

0801c25c <_write_r>:
 801c25c:	b538      	push	{r3, r4, r5, lr}
 801c25e:	4d07      	ldr	r5, [pc, #28]	; (801c27c <_write_r+0x20>)
 801c260:	4604      	mov	r4, r0
 801c262:	4608      	mov	r0, r1
 801c264:	4611      	mov	r1, r2
 801c266:	2200      	movs	r2, #0
 801c268:	602a      	str	r2, [r5, #0]
 801c26a:	461a      	mov	r2, r3
 801c26c:	f7e7 fe15 	bl	8003e9a <_write>
 801c270:	1c43      	adds	r3, r0, #1
 801c272:	d102      	bne.n	801c27a <_write_r+0x1e>
 801c274:	682b      	ldr	r3, [r5, #0]
 801c276:	b103      	cbz	r3, 801c27a <_write_r+0x1e>
 801c278:	6023      	str	r3, [r4, #0]
 801c27a:	bd38      	pop	{r3, r4, r5, pc}
 801c27c:	24005e50 	.word	0x24005e50

0801c280 <__errno>:
 801c280:	4b01      	ldr	r3, [pc, #4]	; (801c288 <__errno+0x8>)
 801c282:	6818      	ldr	r0, [r3, #0]
 801c284:	4770      	bx	lr
 801c286:	bf00      	nop
 801c288:	24000258 	.word	0x24000258

0801c28c <__libc_init_array>:
 801c28c:	b570      	push	{r4, r5, r6, lr}
 801c28e:	4d0d      	ldr	r5, [pc, #52]	; (801c2c4 <__libc_init_array+0x38>)
 801c290:	4c0d      	ldr	r4, [pc, #52]	; (801c2c8 <__libc_init_array+0x3c>)
 801c292:	1b64      	subs	r4, r4, r5
 801c294:	10a4      	asrs	r4, r4, #2
 801c296:	2600      	movs	r6, #0
 801c298:	42a6      	cmp	r6, r4
 801c29a:	d109      	bne.n	801c2b0 <__libc_init_array+0x24>
 801c29c:	4d0b      	ldr	r5, [pc, #44]	; (801c2cc <__libc_init_array+0x40>)
 801c29e:	4c0c      	ldr	r4, [pc, #48]	; (801c2d0 <__libc_init_array+0x44>)
 801c2a0:	f003 ff1e 	bl	80200e0 <_init>
 801c2a4:	1b64      	subs	r4, r4, r5
 801c2a6:	10a4      	asrs	r4, r4, #2
 801c2a8:	2600      	movs	r6, #0
 801c2aa:	42a6      	cmp	r6, r4
 801c2ac:	d105      	bne.n	801c2ba <__libc_init_array+0x2e>
 801c2ae:	bd70      	pop	{r4, r5, r6, pc}
 801c2b0:	f855 3b04 	ldr.w	r3, [r5], #4
 801c2b4:	4798      	blx	r3
 801c2b6:	3601      	adds	r6, #1
 801c2b8:	e7ee      	b.n	801c298 <__libc_init_array+0xc>
 801c2ba:	f855 3b04 	ldr.w	r3, [r5], #4
 801c2be:	4798      	blx	r3
 801c2c0:	3601      	adds	r6, #1
 801c2c2:	e7f2      	b.n	801c2aa <__libc_init_array+0x1e>
 801c2c4:	08020cf4 	.word	0x08020cf4
 801c2c8:	08020cf4 	.word	0x08020cf4
 801c2cc:	08020cf4 	.word	0x08020cf4
 801c2d0:	08020cf8 	.word	0x08020cf8

0801c2d4 <__retarget_lock_init_recursive>:
 801c2d4:	4770      	bx	lr

0801c2d6 <__retarget_lock_acquire_recursive>:
 801c2d6:	4770      	bx	lr

0801c2d8 <__retarget_lock_release_recursive>:
 801c2d8:	4770      	bx	lr

0801c2da <strcpy>:
 801c2da:	4603      	mov	r3, r0
 801c2dc:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c2e0:	f803 2b01 	strb.w	r2, [r3], #1
 801c2e4:	2a00      	cmp	r2, #0
 801c2e6:	d1f9      	bne.n	801c2dc <strcpy+0x2>
 801c2e8:	4770      	bx	lr

0801c2ea <memcpy>:
 801c2ea:	440a      	add	r2, r1
 801c2ec:	4291      	cmp	r1, r2
 801c2ee:	f100 33ff 	add.w	r3, r0, #4294967295
 801c2f2:	d100      	bne.n	801c2f6 <memcpy+0xc>
 801c2f4:	4770      	bx	lr
 801c2f6:	b510      	push	{r4, lr}
 801c2f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c2fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 801c300:	4291      	cmp	r1, r2
 801c302:	d1f9      	bne.n	801c2f8 <memcpy+0xe>
 801c304:	bd10      	pop	{r4, pc}
	...

0801c308 <nanf>:
 801c308:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801c310 <nanf+0x8>
 801c30c:	4770      	bx	lr
 801c30e:	bf00      	nop
 801c310:	7fc00000 	.word	0x7fc00000

0801c314 <quorem>:
 801c314:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c318:	6903      	ldr	r3, [r0, #16]
 801c31a:	690c      	ldr	r4, [r1, #16]
 801c31c:	42a3      	cmp	r3, r4
 801c31e:	4607      	mov	r7, r0
 801c320:	db7e      	blt.n	801c420 <quorem+0x10c>
 801c322:	3c01      	subs	r4, #1
 801c324:	f101 0814 	add.w	r8, r1, #20
 801c328:	f100 0514 	add.w	r5, r0, #20
 801c32c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801c330:	9301      	str	r3, [sp, #4]
 801c332:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801c336:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801c33a:	3301      	adds	r3, #1
 801c33c:	429a      	cmp	r2, r3
 801c33e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801c342:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801c346:	fbb2 f6f3 	udiv	r6, r2, r3
 801c34a:	d331      	bcc.n	801c3b0 <quorem+0x9c>
 801c34c:	f04f 0e00 	mov.w	lr, #0
 801c350:	4640      	mov	r0, r8
 801c352:	46ac      	mov	ip, r5
 801c354:	46f2      	mov	sl, lr
 801c356:	f850 2b04 	ldr.w	r2, [r0], #4
 801c35a:	b293      	uxth	r3, r2
 801c35c:	fb06 e303 	mla	r3, r6, r3, lr
 801c360:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801c364:	0c1a      	lsrs	r2, r3, #16
 801c366:	b29b      	uxth	r3, r3
 801c368:	ebaa 0303 	sub.w	r3, sl, r3
 801c36c:	f8dc a000 	ldr.w	sl, [ip]
 801c370:	fa13 f38a 	uxtah	r3, r3, sl
 801c374:	fb06 220e 	mla	r2, r6, lr, r2
 801c378:	9300      	str	r3, [sp, #0]
 801c37a:	9b00      	ldr	r3, [sp, #0]
 801c37c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801c380:	b292      	uxth	r2, r2
 801c382:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801c386:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801c38a:	f8bd 3000 	ldrh.w	r3, [sp]
 801c38e:	4581      	cmp	r9, r0
 801c390:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c394:	f84c 3b04 	str.w	r3, [ip], #4
 801c398:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801c39c:	d2db      	bcs.n	801c356 <quorem+0x42>
 801c39e:	f855 300b 	ldr.w	r3, [r5, fp]
 801c3a2:	b92b      	cbnz	r3, 801c3b0 <quorem+0x9c>
 801c3a4:	9b01      	ldr	r3, [sp, #4]
 801c3a6:	3b04      	subs	r3, #4
 801c3a8:	429d      	cmp	r5, r3
 801c3aa:	461a      	mov	r2, r3
 801c3ac:	d32c      	bcc.n	801c408 <quorem+0xf4>
 801c3ae:	613c      	str	r4, [r7, #16]
 801c3b0:	4638      	mov	r0, r7
 801c3b2:	f001 f96b 	bl	801d68c <__mcmp>
 801c3b6:	2800      	cmp	r0, #0
 801c3b8:	db22      	blt.n	801c400 <quorem+0xec>
 801c3ba:	3601      	adds	r6, #1
 801c3bc:	4629      	mov	r1, r5
 801c3be:	2000      	movs	r0, #0
 801c3c0:	f858 2b04 	ldr.w	r2, [r8], #4
 801c3c4:	f8d1 c000 	ldr.w	ip, [r1]
 801c3c8:	b293      	uxth	r3, r2
 801c3ca:	1ac3      	subs	r3, r0, r3
 801c3cc:	0c12      	lsrs	r2, r2, #16
 801c3ce:	fa13 f38c 	uxtah	r3, r3, ip
 801c3d2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801c3d6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801c3da:	b29b      	uxth	r3, r3
 801c3dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c3e0:	45c1      	cmp	r9, r8
 801c3e2:	f841 3b04 	str.w	r3, [r1], #4
 801c3e6:	ea4f 4022 	mov.w	r0, r2, asr #16
 801c3ea:	d2e9      	bcs.n	801c3c0 <quorem+0xac>
 801c3ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801c3f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801c3f4:	b922      	cbnz	r2, 801c400 <quorem+0xec>
 801c3f6:	3b04      	subs	r3, #4
 801c3f8:	429d      	cmp	r5, r3
 801c3fa:	461a      	mov	r2, r3
 801c3fc:	d30a      	bcc.n	801c414 <quorem+0x100>
 801c3fe:	613c      	str	r4, [r7, #16]
 801c400:	4630      	mov	r0, r6
 801c402:	b003      	add	sp, #12
 801c404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c408:	6812      	ldr	r2, [r2, #0]
 801c40a:	3b04      	subs	r3, #4
 801c40c:	2a00      	cmp	r2, #0
 801c40e:	d1ce      	bne.n	801c3ae <quorem+0x9a>
 801c410:	3c01      	subs	r4, #1
 801c412:	e7c9      	b.n	801c3a8 <quorem+0x94>
 801c414:	6812      	ldr	r2, [r2, #0]
 801c416:	3b04      	subs	r3, #4
 801c418:	2a00      	cmp	r2, #0
 801c41a:	d1f0      	bne.n	801c3fe <quorem+0xea>
 801c41c:	3c01      	subs	r4, #1
 801c41e:	e7eb      	b.n	801c3f8 <quorem+0xe4>
 801c420:	2000      	movs	r0, #0
 801c422:	e7ee      	b.n	801c402 <quorem+0xee>
 801c424:	0000      	movs	r0, r0
	...

0801c428 <_dtoa_r>:
 801c428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c42c:	ed2d 8b02 	vpush	{d8}
 801c430:	69c5      	ldr	r5, [r0, #28]
 801c432:	b091      	sub	sp, #68	; 0x44
 801c434:	ed8d 0b02 	vstr	d0, [sp, #8]
 801c438:	ec59 8b10 	vmov	r8, r9, d0
 801c43c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 801c43e:	9106      	str	r1, [sp, #24]
 801c440:	4606      	mov	r6, r0
 801c442:	9208      	str	r2, [sp, #32]
 801c444:	930c      	str	r3, [sp, #48]	; 0x30
 801c446:	b975      	cbnz	r5, 801c466 <_dtoa_r+0x3e>
 801c448:	2010      	movs	r0, #16
 801c44a:	f000 fda5 	bl	801cf98 <malloc>
 801c44e:	4602      	mov	r2, r0
 801c450:	61f0      	str	r0, [r6, #28]
 801c452:	b920      	cbnz	r0, 801c45e <_dtoa_r+0x36>
 801c454:	4ba6      	ldr	r3, [pc, #664]	; (801c6f0 <_dtoa_r+0x2c8>)
 801c456:	21ef      	movs	r1, #239	; 0xef
 801c458:	48a6      	ldr	r0, [pc, #664]	; (801c6f4 <_dtoa_r+0x2cc>)
 801c45a:	f002 ff31 	bl	801f2c0 <__assert_func>
 801c45e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801c462:	6005      	str	r5, [r0, #0]
 801c464:	60c5      	str	r5, [r0, #12]
 801c466:	69f3      	ldr	r3, [r6, #28]
 801c468:	6819      	ldr	r1, [r3, #0]
 801c46a:	b151      	cbz	r1, 801c482 <_dtoa_r+0x5a>
 801c46c:	685a      	ldr	r2, [r3, #4]
 801c46e:	604a      	str	r2, [r1, #4]
 801c470:	2301      	movs	r3, #1
 801c472:	4093      	lsls	r3, r2
 801c474:	608b      	str	r3, [r1, #8]
 801c476:	4630      	mov	r0, r6
 801c478:	f000 fe82 	bl	801d180 <_Bfree>
 801c47c:	69f3      	ldr	r3, [r6, #28]
 801c47e:	2200      	movs	r2, #0
 801c480:	601a      	str	r2, [r3, #0]
 801c482:	f1b9 0300 	subs.w	r3, r9, #0
 801c486:	bfbb      	ittet	lt
 801c488:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801c48c:	9303      	strlt	r3, [sp, #12]
 801c48e:	2300      	movge	r3, #0
 801c490:	2201      	movlt	r2, #1
 801c492:	bfac      	ite	ge
 801c494:	6023      	strge	r3, [r4, #0]
 801c496:	6022      	strlt	r2, [r4, #0]
 801c498:	4b97      	ldr	r3, [pc, #604]	; (801c6f8 <_dtoa_r+0x2d0>)
 801c49a:	9c03      	ldr	r4, [sp, #12]
 801c49c:	43a3      	bics	r3, r4
 801c49e:	d11c      	bne.n	801c4da <_dtoa_r+0xb2>
 801c4a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801c4a2:	f242 730f 	movw	r3, #9999	; 0x270f
 801c4a6:	6013      	str	r3, [r2, #0]
 801c4a8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 801c4ac:	ea53 0308 	orrs.w	r3, r3, r8
 801c4b0:	f000 84fb 	beq.w	801ceaa <_dtoa_r+0xa82>
 801c4b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801c4b6:	b963      	cbnz	r3, 801c4d2 <_dtoa_r+0xaa>
 801c4b8:	4b90      	ldr	r3, [pc, #576]	; (801c6fc <_dtoa_r+0x2d4>)
 801c4ba:	e020      	b.n	801c4fe <_dtoa_r+0xd6>
 801c4bc:	4b90      	ldr	r3, [pc, #576]	; (801c700 <_dtoa_r+0x2d8>)
 801c4be:	9301      	str	r3, [sp, #4]
 801c4c0:	3308      	adds	r3, #8
 801c4c2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801c4c4:	6013      	str	r3, [r2, #0]
 801c4c6:	9801      	ldr	r0, [sp, #4]
 801c4c8:	b011      	add	sp, #68	; 0x44
 801c4ca:	ecbd 8b02 	vpop	{d8}
 801c4ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c4d2:	4b8a      	ldr	r3, [pc, #552]	; (801c6fc <_dtoa_r+0x2d4>)
 801c4d4:	9301      	str	r3, [sp, #4]
 801c4d6:	3303      	adds	r3, #3
 801c4d8:	e7f3      	b.n	801c4c2 <_dtoa_r+0x9a>
 801c4da:	ed9d 8b02 	vldr	d8, [sp, #8]
 801c4de:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801c4e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c4e6:	d10c      	bne.n	801c502 <_dtoa_r+0xda>
 801c4e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801c4ea:	2301      	movs	r3, #1
 801c4ec:	6013      	str	r3, [r2, #0]
 801c4ee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801c4f0:	2b00      	cmp	r3, #0
 801c4f2:	f000 84d7 	beq.w	801cea4 <_dtoa_r+0xa7c>
 801c4f6:	4b83      	ldr	r3, [pc, #524]	; (801c704 <_dtoa_r+0x2dc>)
 801c4f8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801c4fa:	6013      	str	r3, [r2, #0]
 801c4fc:	3b01      	subs	r3, #1
 801c4fe:	9301      	str	r3, [sp, #4]
 801c500:	e7e1      	b.n	801c4c6 <_dtoa_r+0x9e>
 801c502:	aa0e      	add	r2, sp, #56	; 0x38
 801c504:	a90f      	add	r1, sp, #60	; 0x3c
 801c506:	4630      	mov	r0, r6
 801c508:	eeb0 0b48 	vmov.f64	d0, d8
 801c50c:	f001 f9d4 	bl	801d8b8 <__d2b>
 801c510:	f3c4 530a 	ubfx	r3, r4, #20, #11
 801c514:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801c516:	4605      	mov	r5, r0
 801c518:	2b00      	cmp	r3, #0
 801c51a:	d046      	beq.n	801c5aa <_dtoa_r+0x182>
 801c51c:	eeb0 7b48 	vmov.f64	d7, d8
 801c520:	ee18 1a90 	vmov	r1, s17
 801c524:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801c528:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 801c52c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 801c530:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801c534:	2000      	movs	r0, #0
 801c536:	ee07 1a90 	vmov	s15, r1
 801c53a:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 801c53e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 801c6d8 <_dtoa_r+0x2b0>
 801c542:	ee37 7b46 	vsub.f64	d7, d7, d6
 801c546:	ed9f 6b66 	vldr	d6, [pc, #408]	; 801c6e0 <_dtoa_r+0x2b8>
 801c54a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801c54e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 801c6e8 <_dtoa_r+0x2c0>
 801c552:	ee07 3a90 	vmov	s15, r3
 801c556:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801c55a:	eeb0 7b46 	vmov.f64	d7, d6
 801c55e:	eea4 7b05 	vfma.f64	d7, d4, d5
 801c562:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801c566:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801c56a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c56e:	ee16 ba90 	vmov	fp, s13
 801c572:	9009      	str	r0, [sp, #36]	; 0x24
 801c574:	d508      	bpl.n	801c588 <_dtoa_r+0x160>
 801c576:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801c57a:	eeb4 6b47 	vcmp.f64	d6, d7
 801c57e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c582:	bf18      	it	ne
 801c584:	f10b 3bff 	addne.w	fp, fp, #4294967295
 801c588:	f1bb 0f16 	cmp.w	fp, #22
 801c58c:	d82b      	bhi.n	801c5e6 <_dtoa_r+0x1be>
 801c58e:	495e      	ldr	r1, [pc, #376]	; (801c708 <_dtoa_r+0x2e0>)
 801c590:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 801c594:	ed91 7b00 	vldr	d7, [r1]
 801c598:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801c59c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c5a0:	d501      	bpl.n	801c5a6 <_dtoa_r+0x17e>
 801c5a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 801c5a6:	2100      	movs	r1, #0
 801c5a8:	e01e      	b.n	801c5e8 <_dtoa_r+0x1c0>
 801c5aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c5ac:	4413      	add	r3, r2
 801c5ae:	f203 4132 	addw	r1, r3, #1074	; 0x432
 801c5b2:	2920      	cmp	r1, #32
 801c5b4:	bfc1      	itttt	gt
 801c5b6:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 801c5ba:	408c      	lslgt	r4, r1
 801c5bc:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 801c5c0:	fa28 f101 	lsrgt.w	r1, r8, r1
 801c5c4:	bfd6      	itet	le
 801c5c6:	f1c1 0120 	rsble	r1, r1, #32
 801c5ca:	4321      	orrgt	r1, r4
 801c5cc:	fa08 f101 	lslle.w	r1, r8, r1
 801c5d0:	ee07 1a90 	vmov	s15, r1
 801c5d4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801c5d8:	3b01      	subs	r3, #1
 801c5da:	ee17 1a90 	vmov	r1, s15
 801c5de:	2001      	movs	r0, #1
 801c5e0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801c5e4:	e7a7      	b.n	801c536 <_dtoa_r+0x10e>
 801c5e6:	2101      	movs	r1, #1
 801c5e8:	1ad2      	subs	r2, r2, r3
 801c5ea:	1e53      	subs	r3, r2, #1
 801c5ec:	9305      	str	r3, [sp, #20]
 801c5ee:	bf45      	ittet	mi
 801c5f0:	f1c2 0301 	rsbmi	r3, r2, #1
 801c5f4:	9304      	strmi	r3, [sp, #16]
 801c5f6:	2300      	movpl	r3, #0
 801c5f8:	2300      	movmi	r3, #0
 801c5fa:	bf4c      	ite	mi
 801c5fc:	9305      	strmi	r3, [sp, #20]
 801c5fe:	9304      	strpl	r3, [sp, #16]
 801c600:	f1bb 0f00 	cmp.w	fp, #0
 801c604:	910b      	str	r1, [sp, #44]	; 0x2c
 801c606:	db18      	blt.n	801c63a <_dtoa_r+0x212>
 801c608:	9b05      	ldr	r3, [sp, #20]
 801c60a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 801c60e:	445b      	add	r3, fp
 801c610:	9305      	str	r3, [sp, #20]
 801c612:	2300      	movs	r3, #0
 801c614:	9a06      	ldr	r2, [sp, #24]
 801c616:	2a09      	cmp	r2, #9
 801c618:	d848      	bhi.n	801c6ac <_dtoa_r+0x284>
 801c61a:	2a05      	cmp	r2, #5
 801c61c:	bfc4      	itt	gt
 801c61e:	3a04      	subgt	r2, #4
 801c620:	9206      	strgt	r2, [sp, #24]
 801c622:	9a06      	ldr	r2, [sp, #24]
 801c624:	f1a2 0202 	sub.w	r2, r2, #2
 801c628:	bfcc      	ite	gt
 801c62a:	2400      	movgt	r4, #0
 801c62c:	2401      	movle	r4, #1
 801c62e:	2a03      	cmp	r2, #3
 801c630:	d847      	bhi.n	801c6c2 <_dtoa_r+0x29a>
 801c632:	e8df f002 	tbb	[pc, r2]
 801c636:	2d0b      	.short	0x2d0b
 801c638:	392b      	.short	0x392b
 801c63a:	9b04      	ldr	r3, [sp, #16]
 801c63c:	2200      	movs	r2, #0
 801c63e:	eba3 030b 	sub.w	r3, r3, fp
 801c642:	9304      	str	r3, [sp, #16]
 801c644:	920a      	str	r2, [sp, #40]	; 0x28
 801c646:	f1cb 0300 	rsb	r3, fp, #0
 801c64a:	e7e3      	b.n	801c614 <_dtoa_r+0x1ec>
 801c64c:	2200      	movs	r2, #0
 801c64e:	9207      	str	r2, [sp, #28]
 801c650:	9a08      	ldr	r2, [sp, #32]
 801c652:	2a00      	cmp	r2, #0
 801c654:	dc38      	bgt.n	801c6c8 <_dtoa_r+0x2a0>
 801c656:	f04f 0a01 	mov.w	sl, #1
 801c65a:	46d1      	mov	r9, sl
 801c65c:	4652      	mov	r2, sl
 801c65e:	f8cd a020 	str.w	sl, [sp, #32]
 801c662:	69f7      	ldr	r7, [r6, #28]
 801c664:	2100      	movs	r1, #0
 801c666:	2004      	movs	r0, #4
 801c668:	f100 0c14 	add.w	ip, r0, #20
 801c66c:	4594      	cmp	ip, r2
 801c66e:	d930      	bls.n	801c6d2 <_dtoa_r+0x2aa>
 801c670:	6079      	str	r1, [r7, #4]
 801c672:	4630      	mov	r0, r6
 801c674:	930d      	str	r3, [sp, #52]	; 0x34
 801c676:	f000 fd43 	bl	801d100 <_Balloc>
 801c67a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801c67c:	9001      	str	r0, [sp, #4]
 801c67e:	4602      	mov	r2, r0
 801c680:	2800      	cmp	r0, #0
 801c682:	d145      	bne.n	801c710 <_dtoa_r+0x2e8>
 801c684:	4b21      	ldr	r3, [pc, #132]	; (801c70c <_dtoa_r+0x2e4>)
 801c686:	f240 11af 	movw	r1, #431	; 0x1af
 801c68a:	e6e5      	b.n	801c458 <_dtoa_r+0x30>
 801c68c:	2201      	movs	r2, #1
 801c68e:	e7de      	b.n	801c64e <_dtoa_r+0x226>
 801c690:	2200      	movs	r2, #0
 801c692:	9207      	str	r2, [sp, #28]
 801c694:	9a08      	ldr	r2, [sp, #32]
 801c696:	eb0b 0a02 	add.w	sl, fp, r2
 801c69a:	f10a 0901 	add.w	r9, sl, #1
 801c69e:	464a      	mov	r2, r9
 801c6a0:	2a01      	cmp	r2, #1
 801c6a2:	bfb8      	it	lt
 801c6a4:	2201      	movlt	r2, #1
 801c6a6:	e7dc      	b.n	801c662 <_dtoa_r+0x23a>
 801c6a8:	2201      	movs	r2, #1
 801c6aa:	e7f2      	b.n	801c692 <_dtoa_r+0x26a>
 801c6ac:	2401      	movs	r4, #1
 801c6ae:	2200      	movs	r2, #0
 801c6b0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 801c6b4:	f04f 3aff 	mov.w	sl, #4294967295
 801c6b8:	2100      	movs	r1, #0
 801c6ba:	46d1      	mov	r9, sl
 801c6bc:	2212      	movs	r2, #18
 801c6be:	9108      	str	r1, [sp, #32]
 801c6c0:	e7cf      	b.n	801c662 <_dtoa_r+0x23a>
 801c6c2:	2201      	movs	r2, #1
 801c6c4:	9207      	str	r2, [sp, #28]
 801c6c6:	e7f5      	b.n	801c6b4 <_dtoa_r+0x28c>
 801c6c8:	f8dd a020 	ldr.w	sl, [sp, #32]
 801c6cc:	46d1      	mov	r9, sl
 801c6ce:	4652      	mov	r2, sl
 801c6d0:	e7c7      	b.n	801c662 <_dtoa_r+0x23a>
 801c6d2:	3101      	adds	r1, #1
 801c6d4:	0040      	lsls	r0, r0, #1
 801c6d6:	e7c7      	b.n	801c668 <_dtoa_r+0x240>
 801c6d8:	636f4361 	.word	0x636f4361
 801c6dc:	3fd287a7 	.word	0x3fd287a7
 801c6e0:	8b60c8b3 	.word	0x8b60c8b3
 801c6e4:	3fc68a28 	.word	0x3fc68a28
 801c6e8:	509f79fb 	.word	0x509f79fb
 801c6ec:	3fd34413 	.word	0x3fd34413
 801c6f0:	080208ec 	.word	0x080208ec
 801c6f4:	08020903 	.word	0x08020903
 801c6f8:	7ff00000 	.word	0x7ff00000
 801c6fc:	080208e8 	.word	0x080208e8
 801c700:	080208df 	.word	0x080208df
 801c704:	08020c41 	.word	0x08020c41
 801c708:	080209f0 	.word	0x080209f0
 801c70c:	0802095b 	.word	0x0802095b
 801c710:	69f2      	ldr	r2, [r6, #28]
 801c712:	9901      	ldr	r1, [sp, #4]
 801c714:	6011      	str	r1, [r2, #0]
 801c716:	f1b9 0f0e 	cmp.w	r9, #14
 801c71a:	d86c      	bhi.n	801c7f6 <_dtoa_r+0x3ce>
 801c71c:	2c00      	cmp	r4, #0
 801c71e:	d06a      	beq.n	801c7f6 <_dtoa_r+0x3ce>
 801c720:	f1bb 0f00 	cmp.w	fp, #0
 801c724:	f340 80a0 	ble.w	801c868 <_dtoa_r+0x440>
 801c728:	4ac1      	ldr	r2, [pc, #772]	; (801ca30 <_dtoa_r+0x608>)
 801c72a:	f00b 010f 	and.w	r1, fp, #15
 801c72e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801c732:	f41b 7f80 	tst.w	fp, #256	; 0x100
 801c736:	ed92 7b00 	vldr	d7, [r2]
 801c73a:	ea4f 122b 	mov.w	r2, fp, asr #4
 801c73e:	f000 8087 	beq.w	801c850 <_dtoa_r+0x428>
 801c742:	49bc      	ldr	r1, [pc, #752]	; (801ca34 <_dtoa_r+0x60c>)
 801c744:	ed91 6b08 	vldr	d6, [r1, #32]
 801c748:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801c74c:	ed8d 6b02 	vstr	d6, [sp, #8]
 801c750:	f002 020f 	and.w	r2, r2, #15
 801c754:	2103      	movs	r1, #3
 801c756:	48b7      	ldr	r0, [pc, #732]	; (801ca34 <_dtoa_r+0x60c>)
 801c758:	2a00      	cmp	r2, #0
 801c75a:	d17b      	bne.n	801c854 <_dtoa_r+0x42c>
 801c75c:	ed9d 6b02 	vldr	d6, [sp, #8]
 801c760:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801c764:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c768:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801c76a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c76e:	2a00      	cmp	r2, #0
 801c770:	f000 80a0 	beq.w	801c8b4 <_dtoa_r+0x48c>
 801c774:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801c778:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801c77c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c780:	f140 8098 	bpl.w	801c8b4 <_dtoa_r+0x48c>
 801c784:	f1b9 0f00 	cmp.w	r9, #0
 801c788:	f000 8094 	beq.w	801c8b4 <_dtoa_r+0x48c>
 801c78c:	f1ba 0f00 	cmp.w	sl, #0
 801c790:	dd2f      	ble.n	801c7f2 <_dtoa_r+0x3ca>
 801c792:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 801c796:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c79a:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c79e:	f10b 32ff 	add.w	r2, fp, #4294967295
 801c7a2:	3101      	adds	r1, #1
 801c7a4:	4654      	mov	r4, sl
 801c7a6:	ed9d 6b02 	vldr	d6, [sp, #8]
 801c7aa:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 801c7ae:	ee07 1a90 	vmov	s15, r1
 801c7b2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801c7b6:	eea7 5b06 	vfma.f64	d5, d7, d6
 801c7ba:	ee15 7a90 	vmov	r7, s11
 801c7be:	ec51 0b15 	vmov	r0, r1, d5
 801c7c2:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 801c7c6:	2c00      	cmp	r4, #0
 801c7c8:	d177      	bne.n	801c8ba <_dtoa_r+0x492>
 801c7ca:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801c7ce:	ee36 6b47 	vsub.f64	d6, d6, d7
 801c7d2:	ec41 0b17 	vmov	d7, r0, r1
 801c7d6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c7da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c7de:	f300 826a 	bgt.w	801ccb6 <_dtoa_r+0x88e>
 801c7e2:	eeb1 7b47 	vneg.f64	d7, d7
 801c7e6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c7ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c7ee:	f100 8260 	bmi.w	801ccb2 <_dtoa_r+0x88a>
 801c7f2:	ed8d 8b02 	vstr	d8, [sp, #8]
 801c7f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801c7f8:	2a00      	cmp	r2, #0
 801c7fa:	f2c0 811d 	blt.w	801ca38 <_dtoa_r+0x610>
 801c7fe:	f1bb 0f0e 	cmp.w	fp, #14
 801c802:	f300 8119 	bgt.w	801ca38 <_dtoa_r+0x610>
 801c806:	4b8a      	ldr	r3, [pc, #552]	; (801ca30 <_dtoa_r+0x608>)
 801c808:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801c80c:	ed93 6b00 	vldr	d6, [r3]
 801c810:	9b08      	ldr	r3, [sp, #32]
 801c812:	2b00      	cmp	r3, #0
 801c814:	f280 80b7 	bge.w	801c986 <_dtoa_r+0x55e>
 801c818:	f1b9 0f00 	cmp.w	r9, #0
 801c81c:	f300 80b3 	bgt.w	801c986 <_dtoa_r+0x55e>
 801c820:	f040 8246 	bne.w	801ccb0 <_dtoa_r+0x888>
 801c824:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801c828:	ee26 6b07 	vmul.f64	d6, d6, d7
 801c82c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c830:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c838:	464c      	mov	r4, r9
 801c83a:	464f      	mov	r7, r9
 801c83c:	f280 821c 	bge.w	801cc78 <_dtoa_r+0x850>
 801c840:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801c844:	2331      	movs	r3, #49	; 0x31
 801c846:	f808 3b01 	strb.w	r3, [r8], #1
 801c84a:	f10b 0b01 	add.w	fp, fp, #1
 801c84e:	e218      	b.n	801cc82 <_dtoa_r+0x85a>
 801c850:	2102      	movs	r1, #2
 801c852:	e780      	b.n	801c756 <_dtoa_r+0x32e>
 801c854:	07d4      	lsls	r4, r2, #31
 801c856:	d504      	bpl.n	801c862 <_dtoa_r+0x43a>
 801c858:	ed90 6b00 	vldr	d6, [r0]
 801c85c:	3101      	adds	r1, #1
 801c85e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c862:	1052      	asrs	r2, r2, #1
 801c864:	3008      	adds	r0, #8
 801c866:	e777      	b.n	801c758 <_dtoa_r+0x330>
 801c868:	d022      	beq.n	801c8b0 <_dtoa_r+0x488>
 801c86a:	f1cb 0200 	rsb	r2, fp, #0
 801c86e:	4970      	ldr	r1, [pc, #448]	; (801ca30 <_dtoa_r+0x608>)
 801c870:	f002 000f 	and.w	r0, r2, #15
 801c874:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801c878:	ed91 7b00 	vldr	d7, [r1]
 801c87c:	ee28 7b07 	vmul.f64	d7, d8, d7
 801c880:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c884:	486b      	ldr	r0, [pc, #428]	; (801ca34 <_dtoa_r+0x60c>)
 801c886:	1112      	asrs	r2, r2, #4
 801c888:	2400      	movs	r4, #0
 801c88a:	2102      	movs	r1, #2
 801c88c:	b92a      	cbnz	r2, 801c89a <_dtoa_r+0x472>
 801c88e:	2c00      	cmp	r4, #0
 801c890:	f43f af6a 	beq.w	801c768 <_dtoa_r+0x340>
 801c894:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c898:	e766      	b.n	801c768 <_dtoa_r+0x340>
 801c89a:	07d7      	lsls	r7, r2, #31
 801c89c:	d505      	bpl.n	801c8aa <_dtoa_r+0x482>
 801c89e:	ed90 6b00 	vldr	d6, [r0]
 801c8a2:	3101      	adds	r1, #1
 801c8a4:	2401      	movs	r4, #1
 801c8a6:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c8aa:	1052      	asrs	r2, r2, #1
 801c8ac:	3008      	adds	r0, #8
 801c8ae:	e7ed      	b.n	801c88c <_dtoa_r+0x464>
 801c8b0:	2102      	movs	r1, #2
 801c8b2:	e759      	b.n	801c768 <_dtoa_r+0x340>
 801c8b4:	465a      	mov	r2, fp
 801c8b6:	464c      	mov	r4, r9
 801c8b8:	e775      	b.n	801c7a6 <_dtoa_r+0x37e>
 801c8ba:	ec41 0b17 	vmov	d7, r0, r1
 801c8be:	495c      	ldr	r1, [pc, #368]	; (801ca30 <_dtoa_r+0x608>)
 801c8c0:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 801c8c4:	ed11 4b02 	vldr	d4, [r1, #-8]
 801c8c8:	9901      	ldr	r1, [sp, #4]
 801c8ca:	440c      	add	r4, r1
 801c8cc:	9907      	ldr	r1, [sp, #28]
 801c8ce:	b351      	cbz	r1, 801c926 <_dtoa_r+0x4fe>
 801c8d0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801c8d4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 801c8d8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801c8dc:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801c8e0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801c8e4:	ee35 7b47 	vsub.f64	d7, d5, d7
 801c8e8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801c8ec:	ee14 1a90 	vmov	r1, s9
 801c8f0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801c8f4:	3130      	adds	r1, #48	; 0x30
 801c8f6:	ee36 6b45 	vsub.f64	d6, d6, d5
 801c8fa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c8fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c902:	f808 1b01 	strb.w	r1, [r8], #1
 801c906:	d439      	bmi.n	801c97c <_dtoa_r+0x554>
 801c908:	ee32 5b46 	vsub.f64	d5, d2, d6
 801c90c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801c910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c914:	d472      	bmi.n	801c9fc <_dtoa_r+0x5d4>
 801c916:	45a0      	cmp	r8, r4
 801c918:	f43f af6b 	beq.w	801c7f2 <_dtoa_r+0x3ca>
 801c91c:	ee27 7b03 	vmul.f64	d7, d7, d3
 801c920:	ee26 6b03 	vmul.f64	d6, d6, d3
 801c924:	e7e0      	b.n	801c8e8 <_dtoa_r+0x4c0>
 801c926:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801c92a:	ee27 7b04 	vmul.f64	d7, d7, d4
 801c92e:	4620      	mov	r0, r4
 801c930:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801c934:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801c938:	ee14 1a90 	vmov	r1, s9
 801c93c:	3130      	adds	r1, #48	; 0x30
 801c93e:	f808 1b01 	strb.w	r1, [r8], #1
 801c942:	45a0      	cmp	r8, r4
 801c944:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801c948:	ee36 6b45 	vsub.f64	d6, d6, d5
 801c94c:	d118      	bne.n	801c980 <_dtoa_r+0x558>
 801c94e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801c952:	ee37 4b05 	vadd.f64	d4, d7, d5
 801c956:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801c95a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c95e:	dc4d      	bgt.n	801c9fc <_dtoa_r+0x5d4>
 801c960:	ee35 5b47 	vsub.f64	d5, d5, d7
 801c964:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801c968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c96c:	f57f af41 	bpl.w	801c7f2 <_dtoa_r+0x3ca>
 801c970:	4680      	mov	r8, r0
 801c972:	3801      	subs	r0, #1
 801c974:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 801c978:	2b30      	cmp	r3, #48	; 0x30
 801c97a:	d0f9      	beq.n	801c970 <_dtoa_r+0x548>
 801c97c:	4693      	mov	fp, r2
 801c97e:	e02a      	b.n	801c9d6 <_dtoa_r+0x5ae>
 801c980:	ee26 6b03 	vmul.f64	d6, d6, d3
 801c984:	e7d6      	b.n	801c934 <_dtoa_r+0x50c>
 801c986:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c98a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 801c98e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801c992:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801c996:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801c99a:	ee15 3a10 	vmov	r3, s10
 801c99e:	3330      	adds	r3, #48	; 0x30
 801c9a0:	f808 3b01 	strb.w	r3, [r8], #1
 801c9a4:	9b01      	ldr	r3, [sp, #4]
 801c9a6:	eba8 0303 	sub.w	r3, r8, r3
 801c9aa:	4599      	cmp	r9, r3
 801c9ac:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801c9b0:	eea3 7b46 	vfms.f64	d7, d3, d6
 801c9b4:	d133      	bne.n	801ca1e <_dtoa_r+0x5f6>
 801c9b6:	ee37 7b07 	vadd.f64	d7, d7, d7
 801c9ba:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801c9be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c9c2:	dc1a      	bgt.n	801c9fa <_dtoa_r+0x5d2>
 801c9c4:	eeb4 7b46 	vcmp.f64	d7, d6
 801c9c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c9cc:	d103      	bne.n	801c9d6 <_dtoa_r+0x5ae>
 801c9ce:	ee15 3a10 	vmov	r3, s10
 801c9d2:	07d9      	lsls	r1, r3, #31
 801c9d4:	d411      	bmi.n	801c9fa <_dtoa_r+0x5d2>
 801c9d6:	4629      	mov	r1, r5
 801c9d8:	4630      	mov	r0, r6
 801c9da:	f000 fbd1 	bl	801d180 <_Bfree>
 801c9de:	2300      	movs	r3, #0
 801c9e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801c9e2:	f888 3000 	strb.w	r3, [r8]
 801c9e6:	f10b 0301 	add.w	r3, fp, #1
 801c9ea:	6013      	str	r3, [r2, #0]
 801c9ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801c9ee:	2b00      	cmp	r3, #0
 801c9f0:	f43f ad69 	beq.w	801c4c6 <_dtoa_r+0x9e>
 801c9f4:	f8c3 8000 	str.w	r8, [r3]
 801c9f8:	e565      	b.n	801c4c6 <_dtoa_r+0x9e>
 801c9fa:	465a      	mov	r2, fp
 801c9fc:	4643      	mov	r3, r8
 801c9fe:	4698      	mov	r8, r3
 801ca00:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 801ca04:	2939      	cmp	r1, #57	; 0x39
 801ca06:	d106      	bne.n	801ca16 <_dtoa_r+0x5ee>
 801ca08:	9901      	ldr	r1, [sp, #4]
 801ca0a:	4299      	cmp	r1, r3
 801ca0c:	d1f7      	bne.n	801c9fe <_dtoa_r+0x5d6>
 801ca0e:	9801      	ldr	r0, [sp, #4]
 801ca10:	2130      	movs	r1, #48	; 0x30
 801ca12:	3201      	adds	r2, #1
 801ca14:	7001      	strb	r1, [r0, #0]
 801ca16:	7819      	ldrb	r1, [r3, #0]
 801ca18:	3101      	adds	r1, #1
 801ca1a:	7019      	strb	r1, [r3, #0]
 801ca1c:	e7ae      	b.n	801c97c <_dtoa_r+0x554>
 801ca1e:	ee27 7b04 	vmul.f64	d7, d7, d4
 801ca22:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801ca26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ca2a:	d1b2      	bne.n	801c992 <_dtoa_r+0x56a>
 801ca2c:	e7d3      	b.n	801c9d6 <_dtoa_r+0x5ae>
 801ca2e:	bf00      	nop
 801ca30:	080209f0 	.word	0x080209f0
 801ca34:	080209c8 	.word	0x080209c8
 801ca38:	9907      	ldr	r1, [sp, #28]
 801ca3a:	2900      	cmp	r1, #0
 801ca3c:	f000 80d0 	beq.w	801cbe0 <_dtoa_r+0x7b8>
 801ca40:	9906      	ldr	r1, [sp, #24]
 801ca42:	2901      	cmp	r1, #1
 801ca44:	f300 80b4 	bgt.w	801cbb0 <_dtoa_r+0x788>
 801ca48:	9909      	ldr	r1, [sp, #36]	; 0x24
 801ca4a:	2900      	cmp	r1, #0
 801ca4c:	f000 80ac 	beq.w	801cba8 <_dtoa_r+0x780>
 801ca50:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801ca54:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801ca58:	461c      	mov	r4, r3
 801ca5a:	9309      	str	r3, [sp, #36]	; 0x24
 801ca5c:	9b04      	ldr	r3, [sp, #16]
 801ca5e:	4413      	add	r3, r2
 801ca60:	9304      	str	r3, [sp, #16]
 801ca62:	9b05      	ldr	r3, [sp, #20]
 801ca64:	2101      	movs	r1, #1
 801ca66:	4413      	add	r3, r2
 801ca68:	4630      	mov	r0, r6
 801ca6a:	9305      	str	r3, [sp, #20]
 801ca6c:	f000 fc88 	bl	801d380 <__i2b>
 801ca70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ca72:	4607      	mov	r7, r0
 801ca74:	f1b8 0f00 	cmp.w	r8, #0
 801ca78:	d00d      	beq.n	801ca96 <_dtoa_r+0x66e>
 801ca7a:	9a05      	ldr	r2, [sp, #20]
 801ca7c:	2a00      	cmp	r2, #0
 801ca7e:	dd0a      	ble.n	801ca96 <_dtoa_r+0x66e>
 801ca80:	4542      	cmp	r2, r8
 801ca82:	9904      	ldr	r1, [sp, #16]
 801ca84:	bfa8      	it	ge
 801ca86:	4642      	movge	r2, r8
 801ca88:	1a89      	subs	r1, r1, r2
 801ca8a:	9104      	str	r1, [sp, #16]
 801ca8c:	9905      	ldr	r1, [sp, #20]
 801ca8e:	eba8 0802 	sub.w	r8, r8, r2
 801ca92:	1a8a      	subs	r2, r1, r2
 801ca94:	9205      	str	r2, [sp, #20]
 801ca96:	b303      	cbz	r3, 801cada <_dtoa_r+0x6b2>
 801ca98:	9a07      	ldr	r2, [sp, #28]
 801ca9a:	2a00      	cmp	r2, #0
 801ca9c:	f000 80a5 	beq.w	801cbea <_dtoa_r+0x7c2>
 801caa0:	2c00      	cmp	r4, #0
 801caa2:	dd13      	ble.n	801cacc <_dtoa_r+0x6a4>
 801caa4:	4639      	mov	r1, r7
 801caa6:	4622      	mov	r2, r4
 801caa8:	4630      	mov	r0, r6
 801caaa:	930d      	str	r3, [sp, #52]	; 0x34
 801caac:	f000 fd28 	bl	801d500 <__pow5mult>
 801cab0:	462a      	mov	r2, r5
 801cab2:	4601      	mov	r1, r0
 801cab4:	4607      	mov	r7, r0
 801cab6:	4630      	mov	r0, r6
 801cab8:	f000 fc78 	bl	801d3ac <__multiply>
 801cabc:	4629      	mov	r1, r5
 801cabe:	9009      	str	r0, [sp, #36]	; 0x24
 801cac0:	4630      	mov	r0, r6
 801cac2:	f000 fb5d 	bl	801d180 <_Bfree>
 801cac6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801cac8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801caca:	4615      	mov	r5, r2
 801cacc:	1b1a      	subs	r2, r3, r4
 801cace:	d004      	beq.n	801cada <_dtoa_r+0x6b2>
 801cad0:	4629      	mov	r1, r5
 801cad2:	4630      	mov	r0, r6
 801cad4:	f000 fd14 	bl	801d500 <__pow5mult>
 801cad8:	4605      	mov	r5, r0
 801cada:	2101      	movs	r1, #1
 801cadc:	4630      	mov	r0, r6
 801cade:	f000 fc4f 	bl	801d380 <__i2b>
 801cae2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801cae4:	2b00      	cmp	r3, #0
 801cae6:	4604      	mov	r4, r0
 801cae8:	f340 8081 	ble.w	801cbee <_dtoa_r+0x7c6>
 801caec:	461a      	mov	r2, r3
 801caee:	4601      	mov	r1, r0
 801caf0:	4630      	mov	r0, r6
 801caf2:	f000 fd05 	bl	801d500 <__pow5mult>
 801caf6:	9b06      	ldr	r3, [sp, #24]
 801caf8:	2b01      	cmp	r3, #1
 801cafa:	4604      	mov	r4, r0
 801cafc:	dd7a      	ble.n	801cbf4 <_dtoa_r+0x7cc>
 801cafe:	2300      	movs	r3, #0
 801cb00:	9309      	str	r3, [sp, #36]	; 0x24
 801cb02:	6922      	ldr	r2, [r4, #16]
 801cb04:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801cb08:	6910      	ldr	r0, [r2, #16]
 801cb0a:	f000 fbeb 	bl	801d2e4 <__hi0bits>
 801cb0e:	f1c0 0020 	rsb	r0, r0, #32
 801cb12:	9b05      	ldr	r3, [sp, #20]
 801cb14:	4418      	add	r0, r3
 801cb16:	f010 001f 	ands.w	r0, r0, #31
 801cb1a:	f000 8093 	beq.w	801cc44 <_dtoa_r+0x81c>
 801cb1e:	f1c0 0220 	rsb	r2, r0, #32
 801cb22:	2a04      	cmp	r2, #4
 801cb24:	f340 8085 	ble.w	801cc32 <_dtoa_r+0x80a>
 801cb28:	9b04      	ldr	r3, [sp, #16]
 801cb2a:	f1c0 001c 	rsb	r0, r0, #28
 801cb2e:	4403      	add	r3, r0
 801cb30:	9304      	str	r3, [sp, #16]
 801cb32:	9b05      	ldr	r3, [sp, #20]
 801cb34:	4480      	add	r8, r0
 801cb36:	4403      	add	r3, r0
 801cb38:	9305      	str	r3, [sp, #20]
 801cb3a:	9b04      	ldr	r3, [sp, #16]
 801cb3c:	2b00      	cmp	r3, #0
 801cb3e:	dd05      	ble.n	801cb4c <_dtoa_r+0x724>
 801cb40:	4629      	mov	r1, r5
 801cb42:	461a      	mov	r2, r3
 801cb44:	4630      	mov	r0, r6
 801cb46:	f000 fd35 	bl	801d5b4 <__lshift>
 801cb4a:	4605      	mov	r5, r0
 801cb4c:	9b05      	ldr	r3, [sp, #20]
 801cb4e:	2b00      	cmp	r3, #0
 801cb50:	dd05      	ble.n	801cb5e <_dtoa_r+0x736>
 801cb52:	4621      	mov	r1, r4
 801cb54:	461a      	mov	r2, r3
 801cb56:	4630      	mov	r0, r6
 801cb58:	f000 fd2c 	bl	801d5b4 <__lshift>
 801cb5c:	4604      	mov	r4, r0
 801cb5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801cb60:	2b00      	cmp	r3, #0
 801cb62:	d071      	beq.n	801cc48 <_dtoa_r+0x820>
 801cb64:	4621      	mov	r1, r4
 801cb66:	4628      	mov	r0, r5
 801cb68:	f000 fd90 	bl	801d68c <__mcmp>
 801cb6c:	2800      	cmp	r0, #0
 801cb6e:	da6b      	bge.n	801cc48 <_dtoa_r+0x820>
 801cb70:	2300      	movs	r3, #0
 801cb72:	4629      	mov	r1, r5
 801cb74:	220a      	movs	r2, #10
 801cb76:	4630      	mov	r0, r6
 801cb78:	f000 fb24 	bl	801d1c4 <__multadd>
 801cb7c:	9b07      	ldr	r3, [sp, #28]
 801cb7e:	f10b 3bff 	add.w	fp, fp, #4294967295
 801cb82:	4605      	mov	r5, r0
 801cb84:	2b00      	cmp	r3, #0
 801cb86:	f000 8197 	beq.w	801ceb8 <_dtoa_r+0xa90>
 801cb8a:	4639      	mov	r1, r7
 801cb8c:	2300      	movs	r3, #0
 801cb8e:	220a      	movs	r2, #10
 801cb90:	4630      	mov	r0, r6
 801cb92:	f000 fb17 	bl	801d1c4 <__multadd>
 801cb96:	f1ba 0f00 	cmp.w	sl, #0
 801cb9a:	4607      	mov	r7, r0
 801cb9c:	f300 8093 	bgt.w	801ccc6 <_dtoa_r+0x89e>
 801cba0:	9b06      	ldr	r3, [sp, #24]
 801cba2:	2b02      	cmp	r3, #2
 801cba4:	dc57      	bgt.n	801cc56 <_dtoa_r+0x82e>
 801cba6:	e08e      	b.n	801ccc6 <_dtoa_r+0x89e>
 801cba8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801cbaa:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801cbae:	e751      	b.n	801ca54 <_dtoa_r+0x62c>
 801cbb0:	f109 34ff 	add.w	r4, r9, #4294967295
 801cbb4:	42a3      	cmp	r3, r4
 801cbb6:	bfbf      	itttt	lt
 801cbb8:	1ae2      	sublt	r2, r4, r3
 801cbba:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801cbbc:	189b      	addlt	r3, r3, r2
 801cbbe:	930a      	strlt	r3, [sp, #40]	; 0x28
 801cbc0:	bfae      	itee	ge
 801cbc2:	1b1c      	subge	r4, r3, r4
 801cbc4:	4623      	movlt	r3, r4
 801cbc6:	2400      	movlt	r4, #0
 801cbc8:	f1b9 0f00 	cmp.w	r9, #0
 801cbcc:	bfb5      	itete	lt
 801cbce:	9a04      	ldrlt	r2, [sp, #16]
 801cbd0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 801cbd4:	eba2 0809 	sublt.w	r8, r2, r9
 801cbd8:	464a      	movge	r2, r9
 801cbda:	bfb8      	it	lt
 801cbdc:	2200      	movlt	r2, #0
 801cbde:	e73c      	b.n	801ca5a <_dtoa_r+0x632>
 801cbe0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801cbe4:	9f07      	ldr	r7, [sp, #28]
 801cbe6:	461c      	mov	r4, r3
 801cbe8:	e744      	b.n	801ca74 <_dtoa_r+0x64c>
 801cbea:	461a      	mov	r2, r3
 801cbec:	e770      	b.n	801cad0 <_dtoa_r+0x6a8>
 801cbee:	9b06      	ldr	r3, [sp, #24]
 801cbf0:	2b01      	cmp	r3, #1
 801cbf2:	dc18      	bgt.n	801cc26 <_dtoa_r+0x7fe>
 801cbf4:	9b02      	ldr	r3, [sp, #8]
 801cbf6:	b9b3      	cbnz	r3, 801cc26 <_dtoa_r+0x7fe>
 801cbf8:	9b03      	ldr	r3, [sp, #12]
 801cbfa:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801cbfe:	b9a2      	cbnz	r2, 801cc2a <_dtoa_r+0x802>
 801cc00:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801cc04:	0d12      	lsrs	r2, r2, #20
 801cc06:	0512      	lsls	r2, r2, #20
 801cc08:	b18a      	cbz	r2, 801cc2e <_dtoa_r+0x806>
 801cc0a:	9b04      	ldr	r3, [sp, #16]
 801cc0c:	3301      	adds	r3, #1
 801cc0e:	9304      	str	r3, [sp, #16]
 801cc10:	9b05      	ldr	r3, [sp, #20]
 801cc12:	3301      	adds	r3, #1
 801cc14:	9305      	str	r3, [sp, #20]
 801cc16:	2301      	movs	r3, #1
 801cc18:	9309      	str	r3, [sp, #36]	; 0x24
 801cc1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801cc1c:	2b00      	cmp	r3, #0
 801cc1e:	f47f af70 	bne.w	801cb02 <_dtoa_r+0x6da>
 801cc22:	2001      	movs	r0, #1
 801cc24:	e775      	b.n	801cb12 <_dtoa_r+0x6ea>
 801cc26:	2300      	movs	r3, #0
 801cc28:	e7f6      	b.n	801cc18 <_dtoa_r+0x7f0>
 801cc2a:	9b02      	ldr	r3, [sp, #8]
 801cc2c:	e7f4      	b.n	801cc18 <_dtoa_r+0x7f0>
 801cc2e:	9209      	str	r2, [sp, #36]	; 0x24
 801cc30:	e7f3      	b.n	801cc1a <_dtoa_r+0x7f2>
 801cc32:	d082      	beq.n	801cb3a <_dtoa_r+0x712>
 801cc34:	9b04      	ldr	r3, [sp, #16]
 801cc36:	321c      	adds	r2, #28
 801cc38:	4413      	add	r3, r2
 801cc3a:	9304      	str	r3, [sp, #16]
 801cc3c:	9b05      	ldr	r3, [sp, #20]
 801cc3e:	4490      	add	r8, r2
 801cc40:	4413      	add	r3, r2
 801cc42:	e779      	b.n	801cb38 <_dtoa_r+0x710>
 801cc44:	4602      	mov	r2, r0
 801cc46:	e7f5      	b.n	801cc34 <_dtoa_r+0x80c>
 801cc48:	f1b9 0f00 	cmp.w	r9, #0
 801cc4c:	dc36      	bgt.n	801ccbc <_dtoa_r+0x894>
 801cc4e:	9b06      	ldr	r3, [sp, #24]
 801cc50:	2b02      	cmp	r3, #2
 801cc52:	dd33      	ble.n	801ccbc <_dtoa_r+0x894>
 801cc54:	46ca      	mov	sl, r9
 801cc56:	f1ba 0f00 	cmp.w	sl, #0
 801cc5a:	d10d      	bne.n	801cc78 <_dtoa_r+0x850>
 801cc5c:	4621      	mov	r1, r4
 801cc5e:	4653      	mov	r3, sl
 801cc60:	2205      	movs	r2, #5
 801cc62:	4630      	mov	r0, r6
 801cc64:	f000 faae 	bl	801d1c4 <__multadd>
 801cc68:	4601      	mov	r1, r0
 801cc6a:	4604      	mov	r4, r0
 801cc6c:	4628      	mov	r0, r5
 801cc6e:	f000 fd0d 	bl	801d68c <__mcmp>
 801cc72:	2800      	cmp	r0, #0
 801cc74:	f73f ade4 	bgt.w	801c840 <_dtoa_r+0x418>
 801cc78:	9b08      	ldr	r3, [sp, #32]
 801cc7a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801cc7e:	ea6f 0b03 	mvn.w	fp, r3
 801cc82:	f04f 0900 	mov.w	r9, #0
 801cc86:	4621      	mov	r1, r4
 801cc88:	4630      	mov	r0, r6
 801cc8a:	f000 fa79 	bl	801d180 <_Bfree>
 801cc8e:	2f00      	cmp	r7, #0
 801cc90:	f43f aea1 	beq.w	801c9d6 <_dtoa_r+0x5ae>
 801cc94:	f1b9 0f00 	cmp.w	r9, #0
 801cc98:	d005      	beq.n	801cca6 <_dtoa_r+0x87e>
 801cc9a:	45b9      	cmp	r9, r7
 801cc9c:	d003      	beq.n	801cca6 <_dtoa_r+0x87e>
 801cc9e:	4649      	mov	r1, r9
 801cca0:	4630      	mov	r0, r6
 801cca2:	f000 fa6d 	bl	801d180 <_Bfree>
 801cca6:	4639      	mov	r1, r7
 801cca8:	4630      	mov	r0, r6
 801ccaa:	f000 fa69 	bl	801d180 <_Bfree>
 801ccae:	e692      	b.n	801c9d6 <_dtoa_r+0x5ae>
 801ccb0:	2400      	movs	r4, #0
 801ccb2:	4627      	mov	r7, r4
 801ccb4:	e7e0      	b.n	801cc78 <_dtoa_r+0x850>
 801ccb6:	4693      	mov	fp, r2
 801ccb8:	4627      	mov	r7, r4
 801ccba:	e5c1      	b.n	801c840 <_dtoa_r+0x418>
 801ccbc:	9b07      	ldr	r3, [sp, #28]
 801ccbe:	46ca      	mov	sl, r9
 801ccc0:	2b00      	cmp	r3, #0
 801ccc2:	f000 8100 	beq.w	801cec6 <_dtoa_r+0xa9e>
 801ccc6:	f1b8 0f00 	cmp.w	r8, #0
 801ccca:	dd05      	ble.n	801ccd8 <_dtoa_r+0x8b0>
 801cccc:	4639      	mov	r1, r7
 801ccce:	4642      	mov	r2, r8
 801ccd0:	4630      	mov	r0, r6
 801ccd2:	f000 fc6f 	bl	801d5b4 <__lshift>
 801ccd6:	4607      	mov	r7, r0
 801ccd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ccda:	2b00      	cmp	r3, #0
 801ccdc:	d05d      	beq.n	801cd9a <_dtoa_r+0x972>
 801ccde:	6879      	ldr	r1, [r7, #4]
 801cce0:	4630      	mov	r0, r6
 801cce2:	f000 fa0d 	bl	801d100 <_Balloc>
 801cce6:	4680      	mov	r8, r0
 801cce8:	b928      	cbnz	r0, 801ccf6 <_dtoa_r+0x8ce>
 801ccea:	4b82      	ldr	r3, [pc, #520]	; (801cef4 <_dtoa_r+0xacc>)
 801ccec:	4602      	mov	r2, r0
 801ccee:	f240 21ef 	movw	r1, #751	; 0x2ef
 801ccf2:	f7ff bbb1 	b.w	801c458 <_dtoa_r+0x30>
 801ccf6:	693a      	ldr	r2, [r7, #16]
 801ccf8:	3202      	adds	r2, #2
 801ccfa:	0092      	lsls	r2, r2, #2
 801ccfc:	f107 010c 	add.w	r1, r7, #12
 801cd00:	300c      	adds	r0, #12
 801cd02:	f7ff faf2 	bl	801c2ea <memcpy>
 801cd06:	2201      	movs	r2, #1
 801cd08:	4641      	mov	r1, r8
 801cd0a:	4630      	mov	r0, r6
 801cd0c:	f000 fc52 	bl	801d5b4 <__lshift>
 801cd10:	9b01      	ldr	r3, [sp, #4]
 801cd12:	3301      	adds	r3, #1
 801cd14:	9304      	str	r3, [sp, #16]
 801cd16:	9b01      	ldr	r3, [sp, #4]
 801cd18:	4453      	add	r3, sl
 801cd1a:	9308      	str	r3, [sp, #32]
 801cd1c:	9b02      	ldr	r3, [sp, #8]
 801cd1e:	f003 0301 	and.w	r3, r3, #1
 801cd22:	46b9      	mov	r9, r7
 801cd24:	9307      	str	r3, [sp, #28]
 801cd26:	4607      	mov	r7, r0
 801cd28:	9b04      	ldr	r3, [sp, #16]
 801cd2a:	4621      	mov	r1, r4
 801cd2c:	3b01      	subs	r3, #1
 801cd2e:	4628      	mov	r0, r5
 801cd30:	9302      	str	r3, [sp, #8]
 801cd32:	f7ff faef 	bl	801c314 <quorem>
 801cd36:	4603      	mov	r3, r0
 801cd38:	3330      	adds	r3, #48	; 0x30
 801cd3a:	9005      	str	r0, [sp, #20]
 801cd3c:	4649      	mov	r1, r9
 801cd3e:	4628      	mov	r0, r5
 801cd40:	9309      	str	r3, [sp, #36]	; 0x24
 801cd42:	f000 fca3 	bl	801d68c <__mcmp>
 801cd46:	463a      	mov	r2, r7
 801cd48:	4682      	mov	sl, r0
 801cd4a:	4621      	mov	r1, r4
 801cd4c:	4630      	mov	r0, r6
 801cd4e:	f000 fcb9 	bl	801d6c4 <__mdiff>
 801cd52:	68c2      	ldr	r2, [r0, #12]
 801cd54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cd56:	4680      	mov	r8, r0
 801cd58:	bb0a      	cbnz	r2, 801cd9e <_dtoa_r+0x976>
 801cd5a:	4601      	mov	r1, r0
 801cd5c:	4628      	mov	r0, r5
 801cd5e:	f000 fc95 	bl	801d68c <__mcmp>
 801cd62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cd64:	4602      	mov	r2, r0
 801cd66:	4641      	mov	r1, r8
 801cd68:	4630      	mov	r0, r6
 801cd6a:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 801cd6e:	f000 fa07 	bl	801d180 <_Bfree>
 801cd72:	9b06      	ldr	r3, [sp, #24]
 801cd74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801cd76:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801cd7a:	ea43 0102 	orr.w	r1, r3, r2
 801cd7e:	9b07      	ldr	r3, [sp, #28]
 801cd80:	4319      	orrs	r1, r3
 801cd82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cd84:	d10d      	bne.n	801cda2 <_dtoa_r+0x97a>
 801cd86:	2b39      	cmp	r3, #57	; 0x39
 801cd88:	d029      	beq.n	801cdde <_dtoa_r+0x9b6>
 801cd8a:	f1ba 0f00 	cmp.w	sl, #0
 801cd8e:	dd01      	ble.n	801cd94 <_dtoa_r+0x96c>
 801cd90:	9b05      	ldr	r3, [sp, #20]
 801cd92:	3331      	adds	r3, #49	; 0x31
 801cd94:	9a02      	ldr	r2, [sp, #8]
 801cd96:	7013      	strb	r3, [r2, #0]
 801cd98:	e775      	b.n	801cc86 <_dtoa_r+0x85e>
 801cd9a:	4638      	mov	r0, r7
 801cd9c:	e7b8      	b.n	801cd10 <_dtoa_r+0x8e8>
 801cd9e:	2201      	movs	r2, #1
 801cda0:	e7e1      	b.n	801cd66 <_dtoa_r+0x93e>
 801cda2:	f1ba 0f00 	cmp.w	sl, #0
 801cda6:	db06      	blt.n	801cdb6 <_dtoa_r+0x98e>
 801cda8:	9906      	ldr	r1, [sp, #24]
 801cdaa:	ea41 0a0a 	orr.w	sl, r1, sl
 801cdae:	9907      	ldr	r1, [sp, #28]
 801cdb0:	ea5a 0a01 	orrs.w	sl, sl, r1
 801cdb4:	d120      	bne.n	801cdf8 <_dtoa_r+0x9d0>
 801cdb6:	2a00      	cmp	r2, #0
 801cdb8:	ddec      	ble.n	801cd94 <_dtoa_r+0x96c>
 801cdba:	4629      	mov	r1, r5
 801cdbc:	2201      	movs	r2, #1
 801cdbe:	4630      	mov	r0, r6
 801cdc0:	9304      	str	r3, [sp, #16]
 801cdc2:	f000 fbf7 	bl	801d5b4 <__lshift>
 801cdc6:	4621      	mov	r1, r4
 801cdc8:	4605      	mov	r5, r0
 801cdca:	f000 fc5f 	bl	801d68c <__mcmp>
 801cdce:	2800      	cmp	r0, #0
 801cdd0:	9b04      	ldr	r3, [sp, #16]
 801cdd2:	dc02      	bgt.n	801cdda <_dtoa_r+0x9b2>
 801cdd4:	d1de      	bne.n	801cd94 <_dtoa_r+0x96c>
 801cdd6:	07da      	lsls	r2, r3, #31
 801cdd8:	d5dc      	bpl.n	801cd94 <_dtoa_r+0x96c>
 801cdda:	2b39      	cmp	r3, #57	; 0x39
 801cddc:	d1d8      	bne.n	801cd90 <_dtoa_r+0x968>
 801cdde:	9a02      	ldr	r2, [sp, #8]
 801cde0:	2339      	movs	r3, #57	; 0x39
 801cde2:	7013      	strb	r3, [r2, #0]
 801cde4:	4643      	mov	r3, r8
 801cde6:	4698      	mov	r8, r3
 801cde8:	3b01      	subs	r3, #1
 801cdea:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 801cdee:	2a39      	cmp	r2, #57	; 0x39
 801cdf0:	d051      	beq.n	801ce96 <_dtoa_r+0xa6e>
 801cdf2:	3201      	adds	r2, #1
 801cdf4:	701a      	strb	r2, [r3, #0]
 801cdf6:	e746      	b.n	801cc86 <_dtoa_r+0x85e>
 801cdf8:	2a00      	cmp	r2, #0
 801cdfa:	dd03      	ble.n	801ce04 <_dtoa_r+0x9dc>
 801cdfc:	2b39      	cmp	r3, #57	; 0x39
 801cdfe:	d0ee      	beq.n	801cdde <_dtoa_r+0x9b6>
 801ce00:	3301      	adds	r3, #1
 801ce02:	e7c7      	b.n	801cd94 <_dtoa_r+0x96c>
 801ce04:	9a04      	ldr	r2, [sp, #16]
 801ce06:	9908      	ldr	r1, [sp, #32]
 801ce08:	f802 3c01 	strb.w	r3, [r2, #-1]
 801ce0c:	428a      	cmp	r2, r1
 801ce0e:	d02b      	beq.n	801ce68 <_dtoa_r+0xa40>
 801ce10:	4629      	mov	r1, r5
 801ce12:	2300      	movs	r3, #0
 801ce14:	220a      	movs	r2, #10
 801ce16:	4630      	mov	r0, r6
 801ce18:	f000 f9d4 	bl	801d1c4 <__multadd>
 801ce1c:	45b9      	cmp	r9, r7
 801ce1e:	4605      	mov	r5, r0
 801ce20:	f04f 0300 	mov.w	r3, #0
 801ce24:	f04f 020a 	mov.w	r2, #10
 801ce28:	4649      	mov	r1, r9
 801ce2a:	4630      	mov	r0, r6
 801ce2c:	d107      	bne.n	801ce3e <_dtoa_r+0xa16>
 801ce2e:	f000 f9c9 	bl	801d1c4 <__multadd>
 801ce32:	4681      	mov	r9, r0
 801ce34:	4607      	mov	r7, r0
 801ce36:	9b04      	ldr	r3, [sp, #16]
 801ce38:	3301      	adds	r3, #1
 801ce3a:	9304      	str	r3, [sp, #16]
 801ce3c:	e774      	b.n	801cd28 <_dtoa_r+0x900>
 801ce3e:	f000 f9c1 	bl	801d1c4 <__multadd>
 801ce42:	4639      	mov	r1, r7
 801ce44:	4681      	mov	r9, r0
 801ce46:	2300      	movs	r3, #0
 801ce48:	220a      	movs	r2, #10
 801ce4a:	4630      	mov	r0, r6
 801ce4c:	f000 f9ba 	bl	801d1c4 <__multadd>
 801ce50:	4607      	mov	r7, r0
 801ce52:	e7f0      	b.n	801ce36 <_dtoa_r+0xa0e>
 801ce54:	f1ba 0f00 	cmp.w	sl, #0
 801ce58:	9a01      	ldr	r2, [sp, #4]
 801ce5a:	bfcc      	ite	gt
 801ce5c:	46d0      	movgt	r8, sl
 801ce5e:	f04f 0801 	movle.w	r8, #1
 801ce62:	4490      	add	r8, r2
 801ce64:	f04f 0900 	mov.w	r9, #0
 801ce68:	4629      	mov	r1, r5
 801ce6a:	2201      	movs	r2, #1
 801ce6c:	4630      	mov	r0, r6
 801ce6e:	9302      	str	r3, [sp, #8]
 801ce70:	f000 fba0 	bl	801d5b4 <__lshift>
 801ce74:	4621      	mov	r1, r4
 801ce76:	4605      	mov	r5, r0
 801ce78:	f000 fc08 	bl	801d68c <__mcmp>
 801ce7c:	2800      	cmp	r0, #0
 801ce7e:	dcb1      	bgt.n	801cde4 <_dtoa_r+0x9bc>
 801ce80:	d102      	bne.n	801ce88 <_dtoa_r+0xa60>
 801ce82:	9b02      	ldr	r3, [sp, #8]
 801ce84:	07db      	lsls	r3, r3, #31
 801ce86:	d4ad      	bmi.n	801cde4 <_dtoa_r+0x9bc>
 801ce88:	4643      	mov	r3, r8
 801ce8a:	4698      	mov	r8, r3
 801ce8c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801ce90:	2a30      	cmp	r2, #48	; 0x30
 801ce92:	d0fa      	beq.n	801ce8a <_dtoa_r+0xa62>
 801ce94:	e6f7      	b.n	801cc86 <_dtoa_r+0x85e>
 801ce96:	9a01      	ldr	r2, [sp, #4]
 801ce98:	429a      	cmp	r2, r3
 801ce9a:	d1a4      	bne.n	801cde6 <_dtoa_r+0x9be>
 801ce9c:	f10b 0b01 	add.w	fp, fp, #1
 801cea0:	2331      	movs	r3, #49	; 0x31
 801cea2:	e778      	b.n	801cd96 <_dtoa_r+0x96e>
 801cea4:	4b14      	ldr	r3, [pc, #80]	; (801cef8 <_dtoa_r+0xad0>)
 801cea6:	f7ff bb2a 	b.w	801c4fe <_dtoa_r+0xd6>
 801ceaa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801ceac:	2b00      	cmp	r3, #0
 801ceae:	f47f ab05 	bne.w	801c4bc <_dtoa_r+0x94>
 801ceb2:	4b12      	ldr	r3, [pc, #72]	; (801cefc <_dtoa_r+0xad4>)
 801ceb4:	f7ff bb23 	b.w	801c4fe <_dtoa_r+0xd6>
 801ceb8:	f1ba 0f00 	cmp.w	sl, #0
 801cebc:	dc03      	bgt.n	801cec6 <_dtoa_r+0xa9e>
 801cebe:	9b06      	ldr	r3, [sp, #24]
 801cec0:	2b02      	cmp	r3, #2
 801cec2:	f73f aec8 	bgt.w	801cc56 <_dtoa_r+0x82e>
 801cec6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801ceca:	4621      	mov	r1, r4
 801cecc:	4628      	mov	r0, r5
 801cece:	f7ff fa21 	bl	801c314 <quorem>
 801ced2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801ced6:	f808 3b01 	strb.w	r3, [r8], #1
 801ceda:	9a01      	ldr	r2, [sp, #4]
 801cedc:	eba8 0202 	sub.w	r2, r8, r2
 801cee0:	4592      	cmp	sl, r2
 801cee2:	ddb7      	ble.n	801ce54 <_dtoa_r+0xa2c>
 801cee4:	4629      	mov	r1, r5
 801cee6:	2300      	movs	r3, #0
 801cee8:	220a      	movs	r2, #10
 801ceea:	4630      	mov	r0, r6
 801ceec:	f000 f96a 	bl	801d1c4 <__multadd>
 801cef0:	4605      	mov	r5, r0
 801cef2:	e7ea      	b.n	801ceca <_dtoa_r+0xaa2>
 801cef4:	0802095b 	.word	0x0802095b
 801cef8:	08020c40 	.word	0x08020c40
 801cefc:	080208df 	.word	0x080208df

0801cf00 <_free_r>:
 801cf00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801cf02:	2900      	cmp	r1, #0
 801cf04:	d044      	beq.n	801cf90 <_free_r+0x90>
 801cf06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801cf0a:	9001      	str	r0, [sp, #4]
 801cf0c:	2b00      	cmp	r3, #0
 801cf0e:	f1a1 0404 	sub.w	r4, r1, #4
 801cf12:	bfb8      	it	lt
 801cf14:	18e4      	addlt	r4, r4, r3
 801cf16:	f000 f8e7 	bl	801d0e8 <__malloc_lock>
 801cf1a:	4a1e      	ldr	r2, [pc, #120]	; (801cf94 <_free_r+0x94>)
 801cf1c:	9801      	ldr	r0, [sp, #4]
 801cf1e:	6813      	ldr	r3, [r2, #0]
 801cf20:	b933      	cbnz	r3, 801cf30 <_free_r+0x30>
 801cf22:	6063      	str	r3, [r4, #4]
 801cf24:	6014      	str	r4, [r2, #0]
 801cf26:	b003      	add	sp, #12
 801cf28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801cf2c:	f000 b8e2 	b.w	801d0f4 <__malloc_unlock>
 801cf30:	42a3      	cmp	r3, r4
 801cf32:	d908      	bls.n	801cf46 <_free_r+0x46>
 801cf34:	6825      	ldr	r5, [r4, #0]
 801cf36:	1961      	adds	r1, r4, r5
 801cf38:	428b      	cmp	r3, r1
 801cf3a:	bf01      	itttt	eq
 801cf3c:	6819      	ldreq	r1, [r3, #0]
 801cf3e:	685b      	ldreq	r3, [r3, #4]
 801cf40:	1949      	addeq	r1, r1, r5
 801cf42:	6021      	streq	r1, [r4, #0]
 801cf44:	e7ed      	b.n	801cf22 <_free_r+0x22>
 801cf46:	461a      	mov	r2, r3
 801cf48:	685b      	ldr	r3, [r3, #4]
 801cf4a:	b10b      	cbz	r3, 801cf50 <_free_r+0x50>
 801cf4c:	42a3      	cmp	r3, r4
 801cf4e:	d9fa      	bls.n	801cf46 <_free_r+0x46>
 801cf50:	6811      	ldr	r1, [r2, #0]
 801cf52:	1855      	adds	r5, r2, r1
 801cf54:	42a5      	cmp	r5, r4
 801cf56:	d10b      	bne.n	801cf70 <_free_r+0x70>
 801cf58:	6824      	ldr	r4, [r4, #0]
 801cf5a:	4421      	add	r1, r4
 801cf5c:	1854      	adds	r4, r2, r1
 801cf5e:	42a3      	cmp	r3, r4
 801cf60:	6011      	str	r1, [r2, #0]
 801cf62:	d1e0      	bne.n	801cf26 <_free_r+0x26>
 801cf64:	681c      	ldr	r4, [r3, #0]
 801cf66:	685b      	ldr	r3, [r3, #4]
 801cf68:	6053      	str	r3, [r2, #4]
 801cf6a:	440c      	add	r4, r1
 801cf6c:	6014      	str	r4, [r2, #0]
 801cf6e:	e7da      	b.n	801cf26 <_free_r+0x26>
 801cf70:	d902      	bls.n	801cf78 <_free_r+0x78>
 801cf72:	230c      	movs	r3, #12
 801cf74:	6003      	str	r3, [r0, #0]
 801cf76:	e7d6      	b.n	801cf26 <_free_r+0x26>
 801cf78:	6825      	ldr	r5, [r4, #0]
 801cf7a:	1961      	adds	r1, r4, r5
 801cf7c:	428b      	cmp	r3, r1
 801cf7e:	bf04      	itt	eq
 801cf80:	6819      	ldreq	r1, [r3, #0]
 801cf82:	685b      	ldreq	r3, [r3, #4]
 801cf84:	6063      	str	r3, [r4, #4]
 801cf86:	bf04      	itt	eq
 801cf88:	1949      	addeq	r1, r1, r5
 801cf8a:	6021      	streq	r1, [r4, #0]
 801cf8c:	6054      	str	r4, [r2, #4]
 801cf8e:	e7ca      	b.n	801cf26 <_free_r+0x26>
 801cf90:	b003      	add	sp, #12
 801cf92:	bd30      	pop	{r4, r5, pc}
 801cf94:	24005e58 	.word	0x24005e58

0801cf98 <malloc>:
 801cf98:	4b02      	ldr	r3, [pc, #8]	; (801cfa4 <malloc+0xc>)
 801cf9a:	4601      	mov	r1, r0
 801cf9c:	6818      	ldr	r0, [r3, #0]
 801cf9e:	f000 b823 	b.w	801cfe8 <_malloc_r>
 801cfa2:	bf00      	nop
 801cfa4:	24000258 	.word	0x24000258

0801cfa8 <sbrk_aligned>:
 801cfa8:	b570      	push	{r4, r5, r6, lr}
 801cfaa:	4e0e      	ldr	r6, [pc, #56]	; (801cfe4 <sbrk_aligned+0x3c>)
 801cfac:	460c      	mov	r4, r1
 801cfae:	6831      	ldr	r1, [r6, #0]
 801cfb0:	4605      	mov	r5, r0
 801cfb2:	b911      	cbnz	r1, 801cfba <sbrk_aligned+0x12>
 801cfb4:	f002 f96a 	bl	801f28c <_sbrk_r>
 801cfb8:	6030      	str	r0, [r6, #0]
 801cfba:	4621      	mov	r1, r4
 801cfbc:	4628      	mov	r0, r5
 801cfbe:	f002 f965 	bl	801f28c <_sbrk_r>
 801cfc2:	1c43      	adds	r3, r0, #1
 801cfc4:	d00a      	beq.n	801cfdc <sbrk_aligned+0x34>
 801cfc6:	1cc4      	adds	r4, r0, #3
 801cfc8:	f024 0403 	bic.w	r4, r4, #3
 801cfcc:	42a0      	cmp	r0, r4
 801cfce:	d007      	beq.n	801cfe0 <sbrk_aligned+0x38>
 801cfd0:	1a21      	subs	r1, r4, r0
 801cfd2:	4628      	mov	r0, r5
 801cfd4:	f002 f95a 	bl	801f28c <_sbrk_r>
 801cfd8:	3001      	adds	r0, #1
 801cfda:	d101      	bne.n	801cfe0 <sbrk_aligned+0x38>
 801cfdc:	f04f 34ff 	mov.w	r4, #4294967295
 801cfe0:	4620      	mov	r0, r4
 801cfe2:	bd70      	pop	{r4, r5, r6, pc}
 801cfe4:	24005e5c 	.word	0x24005e5c

0801cfe8 <_malloc_r>:
 801cfe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801cfec:	1ccd      	adds	r5, r1, #3
 801cfee:	f025 0503 	bic.w	r5, r5, #3
 801cff2:	3508      	adds	r5, #8
 801cff4:	2d0c      	cmp	r5, #12
 801cff6:	bf38      	it	cc
 801cff8:	250c      	movcc	r5, #12
 801cffa:	2d00      	cmp	r5, #0
 801cffc:	4607      	mov	r7, r0
 801cffe:	db01      	blt.n	801d004 <_malloc_r+0x1c>
 801d000:	42a9      	cmp	r1, r5
 801d002:	d905      	bls.n	801d010 <_malloc_r+0x28>
 801d004:	230c      	movs	r3, #12
 801d006:	603b      	str	r3, [r7, #0]
 801d008:	2600      	movs	r6, #0
 801d00a:	4630      	mov	r0, r6
 801d00c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d010:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 801d0e4 <_malloc_r+0xfc>
 801d014:	f000 f868 	bl	801d0e8 <__malloc_lock>
 801d018:	f8d8 3000 	ldr.w	r3, [r8]
 801d01c:	461c      	mov	r4, r3
 801d01e:	bb5c      	cbnz	r4, 801d078 <_malloc_r+0x90>
 801d020:	4629      	mov	r1, r5
 801d022:	4638      	mov	r0, r7
 801d024:	f7ff ffc0 	bl	801cfa8 <sbrk_aligned>
 801d028:	1c43      	adds	r3, r0, #1
 801d02a:	4604      	mov	r4, r0
 801d02c:	d155      	bne.n	801d0da <_malloc_r+0xf2>
 801d02e:	f8d8 4000 	ldr.w	r4, [r8]
 801d032:	4626      	mov	r6, r4
 801d034:	2e00      	cmp	r6, #0
 801d036:	d145      	bne.n	801d0c4 <_malloc_r+0xdc>
 801d038:	2c00      	cmp	r4, #0
 801d03a:	d048      	beq.n	801d0ce <_malloc_r+0xe6>
 801d03c:	6823      	ldr	r3, [r4, #0]
 801d03e:	4631      	mov	r1, r6
 801d040:	4638      	mov	r0, r7
 801d042:	eb04 0903 	add.w	r9, r4, r3
 801d046:	f002 f921 	bl	801f28c <_sbrk_r>
 801d04a:	4581      	cmp	r9, r0
 801d04c:	d13f      	bne.n	801d0ce <_malloc_r+0xe6>
 801d04e:	6821      	ldr	r1, [r4, #0]
 801d050:	1a6d      	subs	r5, r5, r1
 801d052:	4629      	mov	r1, r5
 801d054:	4638      	mov	r0, r7
 801d056:	f7ff ffa7 	bl	801cfa8 <sbrk_aligned>
 801d05a:	3001      	adds	r0, #1
 801d05c:	d037      	beq.n	801d0ce <_malloc_r+0xe6>
 801d05e:	6823      	ldr	r3, [r4, #0]
 801d060:	442b      	add	r3, r5
 801d062:	6023      	str	r3, [r4, #0]
 801d064:	f8d8 3000 	ldr.w	r3, [r8]
 801d068:	2b00      	cmp	r3, #0
 801d06a:	d038      	beq.n	801d0de <_malloc_r+0xf6>
 801d06c:	685a      	ldr	r2, [r3, #4]
 801d06e:	42a2      	cmp	r2, r4
 801d070:	d12b      	bne.n	801d0ca <_malloc_r+0xe2>
 801d072:	2200      	movs	r2, #0
 801d074:	605a      	str	r2, [r3, #4]
 801d076:	e00f      	b.n	801d098 <_malloc_r+0xb0>
 801d078:	6822      	ldr	r2, [r4, #0]
 801d07a:	1b52      	subs	r2, r2, r5
 801d07c:	d41f      	bmi.n	801d0be <_malloc_r+0xd6>
 801d07e:	2a0b      	cmp	r2, #11
 801d080:	d917      	bls.n	801d0b2 <_malloc_r+0xca>
 801d082:	1961      	adds	r1, r4, r5
 801d084:	42a3      	cmp	r3, r4
 801d086:	6025      	str	r5, [r4, #0]
 801d088:	bf18      	it	ne
 801d08a:	6059      	strne	r1, [r3, #4]
 801d08c:	6863      	ldr	r3, [r4, #4]
 801d08e:	bf08      	it	eq
 801d090:	f8c8 1000 	streq.w	r1, [r8]
 801d094:	5162      	str	r2, [r4, r5]
 801d096:	604b      	str	r3, [r1, #4]
 801d098:	4638      	mov	r0, r7
 801d09a:	f104 060b 	add.w	r6, r4, #11
 801d09e:	f000 f829 	bl	801d0f4 <__malloc_unlock>
 801d0a2:	f026 0607 	bic.w	r6, r6, #7
 801d0a6:	1d23      	adds	r3, r4, #4
 801d0a8:	1af2      	subs	r2, r6, r3
 801d0aa:	d0ae      	beq.n	801d00a <_malloc_r+0x22>
 801d0ac:	1b9b      	subs	r3, r3, r6
 801d0ae:	50a3      	str	r3, [r4, r2]
 801d0b0:	e7ab      	b.n	801d00a <_malloc_r+0x22>
 801d0b2:	42a3      	cmp	r3, r4
 801d0b4:	6862      	ldr	r2, [r4, #4]
 801d0b6:	d1dd      	bne.n	801d074 <_malloc_r+0x8c>
 801d0b8:	f8c8 2000 	str.w	r2, [r8]
 801d0bc:	e7ec      	b.n	801d098 <_malloc_r+0xb0>
 801d0be:	4623      	mov	r3, r4
 801d0c0:	6864      	ldr	r4, [r4, #4]
 801d0c2:	e7ac      	b.n	801d01e <_malloc_r+0x36>
 801d0c4:	4634      	mov	r4, r6
 801d0c6:	6876      	ldr	r6, [r6, #4]
 801d0c8:	e7b4      	b.n	801d034 <_malloc_r+0x4c>
 801d0ca:	4613      	mov	r3, r2
 801d0cc:	e7cc      	b.n	801d068 <_malloc_r+0x80>
 801d0ce:	230c      	movs	r3, #12
 801d0d0:	603b      	str	r3, [r7, #0]
 801d0d2:	4638      	mov	r0, r7
 801d0d4:	f000 f80e 	bl	801d0f4 <__malloc_unlock>
 801d0d8:	e797      	b.n	801d00a <_malloc_r+0x22>
 801d0da:	6025      	str	r5, [r4, #0]
 801d0dc:	e7dc      	b.n	801d098 <_malloc_r+0xb0>
 801d0de:	605b      	str	r3, [r3, #4]
 801d0e0:	deff      	udf	#255	; 0xff
 801d0e2:	bf00      	nop
 801d0e4:	24005e58 	.word	0x24005e58

0801d0e8 <__malloc_lock>:
 801d0e8:	4801      	ldr	r0, [pc, #4]	; (801d0f0 <__malloc_lock+0x8>)
 801d0ea:	f7ff b8f4 	b.w	801c2d6 <__retarget_lock_acquire_recursive>
 801d0ee:	bf00      	nop
 801d0f0:	24005e54 	.word	0x24005e54

0801d0f4 <__malloc_unlock>:
 801d0f4:	4801      	ldr	r0, [pc, #4]	; (801d0fc <__malloc_unlock+0x8>)
 801d0f6:	f7ff b8ef 	b.w	801c2d8 <__retarget_lock_release_recursive>
 801d0fa:	bf00      	nop
 801d0fc:	24005e54 	.word	0x24005e54

0801d100 <_Balloc>:
 801d100:	b570      	push	{r4, r5, r6, lr}
 801d102:	69c6      	ldr	r6, [r0, #28]
 801d104:	4604      	mov	r4, r0
 801d106:	460d      	mov	r5, r1
 801d108:	b976      	cbnz	r6, 801d128 <_Balloc+0x28>
 801d10a:	2010      	movs	r0, #16
 801d10c:	f7ff ff44 	bl	801cf98 <malloc>
 801d110:	4602      	mov	r2, r0
 801d112:	61e0      	str	r0, [r4, #28]
 801d114:	b920      	cbnz	r0, 801d120 <_Balloc+0x20>
 801d116:	4b18      	ldr	r3, [pc, #96]	; (801d178 <_Balloc+0x78>)
 801d118:	4818      	ldr	r0, [pc, #96]	; (801d17c <_Balloc+0x7c>)
 801d11a:	216b      	movs	r1, #107	; 0x6b
 801d11c:	f002 f8d0 	bl	801f2c0 <__assert_func>
 801d120:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801d124:	6006      	str	r6, [r0, #0]
 801d126:	60c6      	str	r6, [r0, #12]
 801d128:	69e6      	ldr	r6, [r4, #28]
 801d12a:	68f3      	ldr	r3, [r6, #12]
 801d12c:	b183      	cbz	r3, 801d150 <_Balloc+0x50>
 801d12e:	69e3      	ldr	r3, [r4, #28]
 801d130:	68db      	ldr	r3, [r3, #12]
 801d132:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801d136:	b9b8      	cbnz	r0, 801d168 <_Balloc+0x68>
 801d138:	2101      	movs	r1, #1
 801d13a:	fa01 f605 	lsl.w	r6, r1, r5
 801d13e:	1d72      	adds	r2, r6, #5
 801d140:	0092      	lsls	r2, r2, #2
 801d142:	4620      	mov	r0, r4
 801d144:	f002 f8da 	bl	801f2fc <_calloc_r>
 801d148:	b160      	cbz	r0, 801d164 <_Balloc+0x64>
 801d14a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801d14e:	e00e      	b.n	801d16e <_Balloc+0x6e>
 801d150:	2221      	movs	r2, #33	; 0x21
 801d152:	2104      	movs	r1, #4
 801d154:	4620      	mov	r0, r4
 801d156:	f002 f8d1 	bl	801f2fc <_calloc_r>
 801d15a:	69e3      	ldr	r3, [r4, #28]
 801d15c:	60f0      	str	r0, [r6, #12]
 801d15e:	68db      	ldr	r3, [r3, #12]
 801d160:	2b00      	cmp	r3, #0
 801d162:	d1e4      	bne.n	801d12e <_Balloc+0x2e>
 801d164:	2000      	movs	r0, #0
 801d166:	bd70      	pop	{r4, r5, r6, pc}
 801d168:	6802      	ldr	r2, [r0, #0]
 801d16a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801d16e:	2300      	movs	r3, #0
 801d170:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801d174:	e7f7      	b.n	801d166 <_Balloc+0x66>
 801d176:	bf00      	nop
 801d178:	080208ec 	.word	0x080208ec
 801d17c:	0802096c 	.word	0x0802096c

0801d180 <_Bfree>:
 801d180:	b570      	push	{r4, r5, r6, lr}
 801d182:	69c6      	ldr	r6, [r0, #28]
 801d184:	4605      	mov	r5, r0
 801d186:	460c      	mov	r4, r1
 801d188:	b976      	cbnz	r6, 801d1a8 <_Bfree+0x28>
 801d18a:	2010      	movs	r0, #16
 801d18c:	f7ff ff04 	bl	801cf98 <malloc>
 801d190:	4602      	mov	r2, r0
 801d192:	61e8      	str	r0, [r5, #28]
 801d194:	b920      	cbnz	r0, 801d1a0 <_Bfree+0x20>
 801d196:	4b09      	ldr	r3, [pc, #36]	; (801d1bc <_Bfree+0x3c>)
 801d198:	4809      	ldr	r0, [pc, #36]	; (801d1c0 <_Bfree+0x40>)
 801d19a:	218f      	movs	r1, #143	; 0x8f
 801d19c:	f002 f890 	bl	801f2c0 <__assert_func>
 801d1a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801d1a4:	6006      	str	r6, [r0, #0]
 801d1a6:	60c6      	str	r6, [r0, #12]
 801d1a8:	b13c      	cbz	r4, 801d1ba <_Bfree+0x3a>
 801d1aa:	69eb      	ldr	r3, [r5, #28]
 801d1ac:	6862      	ldr	r2, [r4, #4]
 801d1ae:	68db      	ldr	r3, [r3, #12]
 801d1b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801d1b4:	6021      	str	r1, [r4, #0]
 801d1b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801d1ba:	bd70      	pop	{r4, r5, r6, pc}
 801d1bc:	080208ec 	.word	0x080208ec
 801d1c0:	0802096c 	.word	0x0802096c

0801d1c4 <__multadd>:
 801d1c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d1c8:	690d      	ldr	r5, [r1, #16]
 801d1ca:	4607      	mov	r7, r0
 801d1cc:	460c      	mov	r4, r1
 801d1ce:	461e      	mov	r6, r3
 801d1d0:	f101 0c14 	add.w	ip, r1, #20
 801d1d4:	2000      	movs	r0, #0
 801d1d6:	f8dc 3000 	ldr.w	r3, [ip]
 801d1da:	b299      	uxth	r1, r3
 801d1dc:	fb02 6101 	mla	r1, r2, r1, r6
 801d1e0:	0c1e      	lsrs	r6, r3, #16
 801d1e2:	0c0b      	lsrs	r3, r1, #16
 801d1e4:	fb02 3306 	mla	r3, r2, r6, r3
 801d1e8:	b289      	uxth	r1, r1
 801d1ea:	3001      	adds	r0, #1
 801d1ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801d1f0:	4285      	cmp	r5, r0
 801d1f2:	f84c 1b04 	str.w	r1, [ip], #4
 801d1f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801d1fa:	dcec      	bgt.n	801d1d6 <__multadd+0x12>
 801d1fc:	b30e      	cbz	r6, 801d242 <__multadd+0x7e>
 801d1fe:	68a3      	ldr	r3, [r4, #8]
 801d200:	42ab      	cmp	r3, r5
 801d202:	dc19      	bgt.n	801d238 <__multadd+0x74>
 801d204:	6861      	ldr	r1, [r4, #4]
 801d206:	4638      	mov	r0, r7
 801d208:	3101      	adds	r1, #1
 801d20a:	f7ff ff79 	bl	801d100 <_Balloc>
 801d20e:	4680      	mov	r8, r0
 801d210:	b928      	cbnz	r0, 801d21e <__multadd+0x5a>
 801d212:	4602      	mov	r2, r0
 801d214:	4b0c      	ldr	r3, [pc, #48]	; (801d248 <__multadd+0x84>)
 801d216:	480d      	ldr	r0, [pc, #52]	; (801d24c <__multadd+0x88>)
 801d218:	21ba      	movs	r1, #186	; 0xba
 801d21a:	f002 f851 	bl	801f2c0 <__assert_func>
 801d21e:	6922      	ldr	r2, [r4, #16]
 801d220:	3202      	adds	r2, #2
 801d222:	f104 010c 	add.w	r1, r4, #12
 801d226:	0092      	lsls	r2, r2, #2
 801d228:	300c      	adds	r0, #12
 801d22a:	f7ff f85e 	bl	801c2ea <memcpy>
 801d22e:	4621      	mov	r1, r4
 801d230:	4638      	mov	r0, r7
 801d232:	f7ff ffa5 	bl	801d180 <_Bfree>
 801d236:	4644      	mov	r4, r8
 801d238:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801d23c:	3501      	adds	r5, #1
 801d23e:	615e      	str	r6, [r3, #20]
 801d240:	6125      	str	r5, [r4, #16]
 801d242:	4620      	mov	r0, r4
 801d244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d248:	0802095b 	.word	0x0802095b
 801d24c:	0802096c 	.word	0x0802096c

0801d250 <__s2b>:
 801d250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d254:	460c      	mov	r4, r1
 801d256:	4615      	mov	r5, r2
 801d258:	461f      	mov	r7, r3
 801d25a:	2209      	movs	r2, #9
 801d25c:	3308      	adds	r3, #8
 801d25e:	4606      	mov	r6, r0
 801d260:	fb93 f3f2 	sdiv	r3, r3, r2
 801d264:	2100      	movs	r1, #0
 801d266:	2201      	movs	r2, #1
 801d268:	429a      	cmp	r2, r3
 801d26a:	db09      	blt.n	801d280 <__s2b+0x30>
 801d26c:	4630      	mov	r0, r6
 801d26e:	f7ff ff47 	bl	801d100 <_Balloc>
 801d272:	b940      	cbnz	r0, 801d286 <__s2b+0x36>
 801d274:	4602      	mov	r2, r0
 801d276:	4b19      	ldr	r3, [pc, #100]	; (801d2dc <__s2b+0x8c>)
 801d278:	4819      	ldr	r0, [pc, #100]	; (801d2e0 <__s2b+0x90>)
 801d27a:	21d3      	movs	r1, #211	; 0xd3
 801d27c:	f002 f820 	bl	801f2c0 <__assert_func>
 801d280:	0052      	lsls	r2, r2, #1
 801d282:	3101      	adds	r1, #1
 801d284:	e7f0      	b.n	801d268 <__s2b+0x18>
 801d286:	9b08      	ldr	r3, [sp, #32]
 801d288:	6143      	str	r3, [r0, #20]
 801d28a:	2d09      	cmp	r5, #9
 801d28c:	f04f 0301 	mov.w	r3, #1
 801d290:	6103      	str	r3, [r0, #16]
 801d292:	dd16      	ble.n	801d2c2 <__s2b+0x72>
 801d294:	f104 0909 	add.w	r9, r4, #9
 801d298:	46c8      	mov	r8, r9
 801d29a:	442c      	add	r4, r5
 801d29c:	f818 3b01 	ldrb.w	r3, [r8], #1
 801d2a0:	4601      	mov	r1, r0
 801d2a2:	3b30      	subs	r3, #48	; 0x30
 801d2a4:	220a      	movs	r2, #10
 801d2a6:	4630      	mov	r0, r6
 801d2a8:	f7ff ff8c 	bl	801d1c4 <__multadd>
 801d2ac:	45a0      	cmp	r8, r4
 801d2ae:	d1f5      	bne.n	801d29c <__s2b+0x4c>
 801d2b0:	f1a5 0408 	sub.w	r4, r5, #8
 801d2b4:	444c      	add	r4, r9
 801d2b6:	1b2d      	subs	r5, r5, r4
 801d2b8:	1963      	adds	r3, r4, r5
 801d2ba:	42bb      	cmp	r3, r7
 801d2bc:	db04      	blt.n	801d2c8 <__s2b+0x78>
 801d2be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d2c2:	340a      	adds	r4, #10
 801d2c4:	2509      	movs	r5, #9
 801d2c6:	e7f6      	b.n	801d2b6 <__s2b+0x66>
 801d2c8:	f814 3b01 	ldrb.w	r3, [r4], #1
 801d2cc:	4601      	mov	r1, r0
 801d2ce:	3b30      	subs	r3, #48	; 0x30
 801d2d0:	220a      	movs	r2, #10
 801d2d2:	4630      	mov	r0, r6
 801d2d4:	f7ff ff76 	bl	801d1c4 <__multadd>
 801d2d8:	e7ee      	b.n	801d2b8 <__s2b+0x68>
 801d2da:	bf00      	nop
 801d2dc:	0802095b 	.word	0x0802095b
 801d2e0:	0802096c 	.word	0x0802096c

0801d2e4 <__hi0bits>:
 801d2e4:	0c03      	lsrs	r3, r0, #16
 801d2e6:	041b      	lsls	r3, r3, #16
 801d2e8:	b9d3      	cbnz	r3, 801d320 <__hi0bits+0x3c>
 801d2ea:	0400      	lsls	r0, r0, #16
 801d2ec:	2310      	movs	r3, #16
 801d2ee:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801d2f2:	bf04      	itt	eq
 801d2f4:	0200      	lsleq	r0, r0, #8
 801d2f6:	3308      	addeq	r3, #8
 801d2f8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801d2fc:	bf04      	itt	eq
 801d2fe:	0100      	lsleq	r0, r0, #4
 801d300:	3304      	addeq	r3, #4
 801d302:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801d306:	bf04      	itt	eq
 801d308:	0080      	lsleq	r0, r0, #2
 801d30a:	3302      	addeq	r3, #2
 801d30c:	2800      	cmp	r0, #0
 801d30e:	db05      	blt.n	801d31c <__hi0bits+0x38>
 801d310:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801d314:	f103 0301 	add.w	r3, r3, #1
 801d318:	bf08      	it	eq
 801d31a:	2320      	moveq	r3, #32
 801d31c:	4618      	mov	r0, r3
 801d31e:	4770      	bx	lr
 801d320:	2300      	movs	r3, #0
 801d322:	e7e4      	b.n	801d2ee <__hi0bits+0xa>

0801d324 <__lo0bits>:
 801d324:	6803      	ldr	r3, [r0, #0]
 801d326:	f013 0207 	ands.w	r2, r3, #7
 801d32a:	d00c      	beq.n	801d346 <__lo0bits+0x22>
 801d32c:	07d9      	lsls	r1, r3, #31
 801d32e:	d422      	bmi.n	801d376 <__lo0bits+0x52>
 801d330:	079a      	lsls	r2, r3, #30
 801d332:	bf49      	itett	mi
 801d334:	085b      	lsrmi	r3, r3, #1
 801d336:	089b      	lsrpl	r3, r3, #2
 801d338:	6003      	strmi	r3, [r0, #0]
 801d33a:	2201      	movmi	r2, #1
 801d33c:	bf5c      	itt	pl
 801d33e:	6003      	strpl	r3, [r0, #0]
 801d340:	2202      	movpl	r2, #2
 801d342:	4610      	mov	r0, r2
 801d344:	4770      	bx	lr
 801d346:	b299      	uxth	r1, r3
 801d348:	b909      	cbnz	r1, 801d34e <__lo0bits+0x2a>
 801d34a:	0c1b      	lsrs	r3, r3, #16
 801d34c:	2210      	movs	r2, #16
 801d34e:	b2d9      	uxtb	r1, r3
 801d350:	b909      	cbnz	r1, 801d356 <__lo0bits+0x32>
 801d352:	3208      	adds	r2, #8
 801d354:	0a1b      	lsrs	r3, r3, #8
 801d356:	0719      	lsls	r1, r3, #28
 801d358:	bf04      	itt	eq
 801d35a:	091b      	lsreq	r3, r3, #4
 801d35c:	3204      	addeq	r2, #4
 801d35e:	0799      	lsls	r1, r3, #30
 801d360:	bf04      	itt	eq
 801d362:	089b      	lsreq	r3, r3, #2
 801d364:	3202      	addeq	r2, #2
 801d366:	07d9      	lsls	r1, r3, #31
 801d368:	d403      	bmi.n	801d372 <__lo0bits+0x4e>
 801d36a:	085b      	lsrs	r3, r3, #1
 801d36c:	f102 0201 	add.w	r2, r2, #1
 801d370:	d003      	beq.n	801d37a <__lo0bits+0x56>
 801d372:	6003      	str	r3, [r0, #0]
 801d374:	e7e5      	b.n	801d342 <__lo0bits+0x1e>
 801d376:	2200      	movs	r2, #0
 801d378:	e7e3      	b.n	801d342 <__lo0bits+0x1e>
 801d37a:	2220      	movs	r2, #32
 801d37c:	e7e1      	b.n	801d342 <__lo0bits+0x1e>
	...

0801d380 <__i2b>:
 801d380:	b510      	push	{r4, lr}
 801d382:	460c      	mov	r4, r1
 801d384:	2101      	movs	r1, #1
 801d386:	f7ff febb 	bl	801d100 <_Balloc>
 801d38a:	4602      	mov	r2, r0
 801d38c:	b928      	cbnz	r0, 801d39a <__i2b+0x1a>
 801d38e:	4b05      	ldr	r3, [pc, #20]	; (801d3a4 <__i2b+0x24>)
 801d390:	4805      	ldr	r0, [pc, #20]	; (801d3a8 <__i2b+0x28>)
 801d392:	f240 1145 	movw	r1, #325	; 0x145
 801d396:	f001 ff93 	bl	801f2c0 <__assert_func>
 801d39a:	2301      	movs	r3, #1
 801d39c:	6144      	str	r4, [r0, #20]
 801d39e:	6103      	str	r3, [r0, #16]
 801d3a0:	bd10      	pop	{r4, pc}
 801d3a2:	bf00      	nop
 801d3a4:	0802095b 	.word	0x0802095b
 801d3a8:	0802096c 	.word	0x0802096c

0801d3ac <__multiply>:
 801d3ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d3b0:	4691      	mov	r9, r2
 801d3b2:	690a      	ldr	r2, [r1, #16]
 801d3b4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801d3b8:	429a      	cmp	r2, r3
 801d3ba:	bfb8      	it	lt
 801d3bc:	460b      	movlt	r3, r1
 801d3be:	460c      	mov	r4, r1
 801d3c0:	bfbc      	itt	lt
 801d3c2:	464c      	movlt	r4, r9
 801d3c4:	4699      	movlt	r9, r3
 801d3c6:	6927      	ldr	r7, [r4, #16]
 801d3c8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801d3cc:	68a3      	ldr	r3, [r4, #8]
 801d3ce:	6861      	ldr	r1, [r4, #4]
 801d3d0:	eb07 060a 	add.w	r6, r7, sl
 801d3d4:	42b3      	cmp	r3, r6
 801d3d6:	b085      	sub	sp, #20
 801d3d8:	bfb8      	it	lt
 801d3da:	3101      	addlt	r1, #1
 801d3dc:	f7ff fe90 	bl	801d100 <_Balloc>
 801d3e0:	b930      	cbnz	r0, 801d3f0 <__multiply+0x44>
 801d3e2:	4602      	mov	r2, r0
 801d3e4:	4b44      	ldr	r3, [pc, #272]	; (801d4f8 <__multiply+0x14c>)
 801d3e6:	4845      	ldr	r0, [pc, #276]	; (801d4fc <__multiply+0x150>)
 801d3e8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 801d3ec:	f001 ff68 	bl	801f2c0 <__assert_func>
 801d3f0:	f100 0514 	add.w	r5, r0, #20
 801d3f4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801d3f8:	462b      	mov	r3, r5
 801d3fa:	2200      	movs	r2, #0
 801d3fc:	4543      	cmp	r3, r8
 801d3fe:	d321      	bcc.n	801d444 <__multiply+0x98>
 801d400:	f104 0314 	add.w	r3, r4, #20
 801d404:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801d408:	f109 0314 	add.w	r3, r9, #20
 801d40c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801d410:	9202      	str	r2, [sp, #8]
 801d412:	1b3a      	subs	r2, r7, r4
 801d414:	3a15      	subs	r2, #21
 801d416:	f022 0203 	bic.w	r2, r2, #3
 801d41a:	3204      	adds	r2, #4
 801d41c:	f104 0115 	add.w	r1, r4, #21
 801d420:	428f      	cmp	r7, r1
 801d422:	bf38      	it	cc
 801d424:	2204      	movcc	r2, #4
 801d426:	9201      	str	r2, [sp, #4]
 801d428:	9a02      	ldr	r2, [sp, #8]
 801d42a:	9303      	str	r3, [sp, #12]
 801d42c:	429a      	cmp	r2, r3
 801d42e:	d80c      	bhi.n	801d44a <__multiply+0x9e>
 801d430:	2e00      	cmp	r6, #0
 801d432:	dd03      	ble.n	801d43c <__multiply+0x90>
 801d434:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801d438:	2b00      	cmp	r3, #0
 801d43a:	d05b      	beq.n	801d4f4 <__multiply+0x148>
 801d43c:	6106      	str	r6, [r0, #16]
 801d43e:	b005      	add	sp, #20
 801d440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d444:	f843 2b04 	str.w	r2, [r3], #4
 801d448:	e7d8      	b.n	801d3fc <__multiply+0x50>
 801d44a:	f8b3 a000 	ldrh.w	sl, [r3]
 801d44e:	f1ba 0f00 	cmp.w	sl, #0
 801d452:	d024      	beq.n	801d49e <__multiply+0xf2>
 801d454:	f104 0e14 	add.w	lr, r4, #20
 801d458:	46a9      	mov	r9, r5
 801d45a:	f04f 0c00 	mov.w	ip, #0
 801d45e:	f85e 2b04 	ldr.w	r2, [lr], #4
 801d462:	f8d9 1000 	ldr.w	r1, [r9]
 801d466:	fa1f fb82 	uxth.w	fp, r2
 801d46a:	b289      	uxth	r1, r1
 801d46c:	fb0a 110b 	mla	r1, sl, fp, r1
 801d470:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801d474:	f8d9 2000 	ldr.w	r2, [r9]
 801d478:	4461      	add	r1, ip
 801d47a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801d47e:	fb0a c20b 	mla	r2, sl, fp, ip
 801d482:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801d486:	b289      	uxth	r1, r1
 801d488:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801d48c:	4577      	cmp	r7, lr
 801d48e:	f849 1b04 	str.w	r1, [r9], #4
 801d492:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801d496:	d8e2      	bhi.n	801d45e <__multiply+0xb2>
 801d498:	9a01      	ldr	r2, [sp, #4]
 801d49a:	f845 c002 	str.w	ip, [r5, r2]
 801d49e:	9a03      	ldr	r2, [sp, #12]
 801d4a0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801d4a4:	3304      	adds	r3, #4
 801d4a6:	f1b9 0f00 	cmp.w	r9, #0
 801d4aa:	d021      	beq.n	801d4f0 <__multiply+0x144>
 801d4ac:	6829      	ldr	r1, [r5, #0]
 801d4ae:	f104 0c14 	add.w	ip, r4, #20
 801d4b2:	46ae      	mov	lr, r5
 801d4b4:	f04f 0a00 	mov.w	sl, #0
 801d4b8:	f8bc b000 	ldrh.w	fp, [ip]
 801d4bc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801d4c0:	fb09 220b 	mla	r2, r9, fp, r2
 801d4c4:	4452      	add	r2, sl
 801d4c6:	b289      	uxth	r1, r1
 801d4c8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801d4cc:	f84e 1b04 	str.w	r1, [lr], #4
 801d4d0:	f85c 1b04 	ldr.w	r1, [ip], #4
 801d4d4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801d4d8:	f8be 1000 	ldrh.w	r1, [lr]
 801d4dc:	fb09 110a 	mla	r1, r9, sl, r1
 801d4e0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 801d4e4:	4567      	cmp	r7, ip
 801d4e6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801d4ea:	d8e5      	bhi.n	801d4b8 <__multiply+0x10c>
 801d4ec:	9a01      	ldr	r2, [sp, #4]
 801d4ee:	50a9      	str	r1, [r5, r2]
 801d4f0:	3504      	adds	r5, #4
 801d4f2:	e799      	b.n	801d428 <__multiply+0x7c>
 801d4f4:	3e01      	subs	r6, #1
 801d4f6:	e79b      	b.n	801d430 <__multiply+0x84>
 801d4f8:	0802095b 	.word	0x0802095b
 801d4fc:	0802096c 	.word	0x0802096c

0801d500 <__pow5mult>:
 801d500:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d504:	4615      	mov	r5, r2
 801d506:	f012 0203 	ands.w	r2, r2, #3
 801d50a:	4606      	mov	r6, r0
 801d50c:	460f      	mov	r7, r1
 801d50e:	d007      	beq.n	801d520 <__pow5mult+0x20>
 801d510:	4c25      	ldr	r4, [pc, #148]	; (801d5a8 <__pow5mult+0xa8>)
 801d512:	3a01      	subs	r2, #1
 801d514:	2300      	movs	r3, #0
 801d516:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801d51a:	f7ff fe53 	bl	801d1c4 <__multadd>
 801d51e:	4607      	mov	r7, r0
 801d520:	10ad      	asrs	r5, r5, #2
 801d522:	d03d      	beq.n	801d5a0 <__pow5mult+0xa0>
 801d524:	69f4      	ldr	r4, [r6, #28]
 801d526:	b97c      	cbnz	r4, 801d548 <__pow5mult+0x48>
 801d528:	2010      	movs	r0, #16
 801d52a:	f7ff fd35 	bl	801cf98 <malloc>
 801d52e:	4602      	mov	r2, r0
 801d530:	61f0      	str	r0, [r6, #28]
 801d532:	b928      	cbnz	r0, 801d540 <__pow5mult+0x40>
 801d534:	4b1d      	ldr	r3, [pc, #116]	; (801d5ac <__pow5mult+0xac>)
 801d536:	481e      	ldr	r0, [pc, #120]	; (801d5b0 <__pow5mult+0xb0>)
 801d538:	f240 11b3 	movw	r1, #435	; 0x1b3
 801d53c:	f001 fec0 	bl	801f2c0 <__assert_func>
 801d540:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801d544:	6004      	str	r4, [r0, #0]
 801d546:	60c4      	str	r4, [r0, #12]
 801d548:	f8d6 801c 	ldr.w	r8, [r6, #28]
 801d54c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801d550:	b94c      	cbnz	r4, 801d566 <__pow5mult+0x66>
 801d552:	f240 2171 	movw	r1, #625	; 0x271
 801d556:	4630      	mov	r0, r6
 801d558:	f7ff ff12 	bl	801d380 <__i2b>
 801d55c:	2300      	movs	r3, #0
 801d55e:	f8c8 0008 	str.w	r0, [r8, #8]
 801d562:	4604      	mov	r4, r0
 801d564:	6003      	str	r3, [r0, #0]
 801d566:	f04f 0900 	mov.w	r9, #0
 801d56a:	07eb      	lsls	r3, r5, #31
 801d56c:	d50a      	bpl.n	801d584 <__pow5mult+0x84>
 801d56e:	4639      	mov	r1, r7
 801d570:	4622      	mov	r2, r4
 801d572:	4630      	mov	r0, r6
 801d574:	f7ff ff1a 	bl	801d3ac <__multiply>
 801d578:	4639      	mov	r1, r7
 801d57a:	4680      	mov	r8, r0
 801d57c:	4630      	mov	r0, r6
 801d57e:	f7ff fdff 	bl	801d180 <_Bfree>
 801d582:	4647      	mov	r7, r8
 801d584:	106d      	asrs	r5, r5, #1
 801d586:	d00b      	beq.n	801d5a0 <__pow5mult+0xa0>
 801d588:	6820      	ldr	r0, [r4, #0]
 801d58a:	b938      	cbnz	r0, 801d59c <__pow5mult+0x9c>
 801d58c:	4622      	mov	r2, r4
 801d58e:	4621      	mov	r1, r4
 801d590:	4630      	mov	r0, r6
 801d592:	f7ff ff0b 	bl	801d3ac <__multiply>
 801d596:	6020      	str	r0, [r4, #0]
 801d598:	f8c0 9000 	str.w	r9, [r0]
 801d59c:	4604      	mov	r4, r0
 801d59e:	e7e4      	b.n	801d56a <__pow5mult+0x6a>
 801d5a0:	4638      	mov	r0, r7
 801d5a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d5a6:	bf00      	nop
 801d5a8:	08020ab8 	.word	0x08020ab8
 801d5ac:	080208ec 	.word	0x080208ec
 801d5b0:	0802096c 	.word	0x0802096c

0801d5b4 <__lshift>:
 801d5b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d5b8:	460c      	mov	r4, r1
 801d5ba:	6849      	ldr	r1, [r1, #4]
 801d5bc:	6923      	ldr	r3, [r4, #16]
 801d5be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801d5c2:	68a3      	ldr	r3, [r4, #8]
 801d5c4:	4607      	mov	r7, r0
 801d5c6:	4691      	mov	r9, r2
 801d5c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801d5cc:	f108 0601 	add.w	r6, r8, #1
 801d5d0:	42b3      	cmp	r3, r6
 801d5d2:	db0b      	blt.n	801d5ec <__lshift+0x38>
 801d5d4:	4638      	mov	r0, r7
 801d5d6:	f7ff fd93 	bl	801d100 <_Balloc>
 801d5da:	4605      	mov	r5, r0
 801d5dc:	b948      	cbnz	r0, 801d5f2 <__lshift+0x3e>
 801d5de:	4602      	mov	r2, r0
 801d5e0:	4b28      	ldr	r3, [pc, #160]	; (801d684 <__lshift+0xd0>)
 801d5e2:	4829      	ldr	r0, [pc, #164]	; (801d688 <__lshift+0xd4>)
 801d5e4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 801d5e8:	f001 fe6a 	bl	801f2c0 <__assert_func>
 801d5ec:	3101      	adds	r1, #1
 801d5ee:	005b      	lsls	r3, r3, #1
 801d5f0:	e7ee      	b.n	801d5d0 <__lshift+0x1c>
 801d5f2:	2300      	movs	r3, #0
 801d5f4:	f100 0114 	add.w	r1, r0, #20
 801d5f8:	f100 0210 	add.w	r2, r0, #16
 801d5fc:	4618      	mov	r0, r3
 801d5fe:	4553      	cmp	r3, sl
 801d600:	db33      	blt.n	801d66a <__lshift+0xb6>
 801d602:	6920      	ldr	r0, [r4, #16]
 801d604:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801d608:	f104 0314 	add.w	r3, r4, #20
 801d60c:	f019 091f 	ands.w	r9, r9, #31
 801d610:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801d614:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801d618:	d02b      	beq.n	801d672 <__lshift+0xbe>
 801d61a:	f1c9 0e20 	rsb	lr, r9, #32
 801d61e:	468a      	mov	sl, r1
 801d620:	2200      	movs	r2, #0
 801d622:	6818      	ldr	r0, [r3, #0]
 801d624:	fa00 f009 	lsl.w	r0, r0, r9
 801d628:	4310      	orrs	r0, r2
 801d62a:	f84a 0b04 	str.w	r0, [sl], #4
 801d62e:	f853 2b04 	ldr.w	r2, [r3], #4
 801d632:	459c      	cmp	ip, r3
 801d634:	fa22 f20e 	lsr.w	r2, r2, lr
 801d638:	d8f3      	bhi.n	801d622 <__lshift+0x6e>
 801d63a:	ebac 0304 	sub.w	r3, ip, r4
 801d63e:	3b15      	subs	r3, #21
 801d640:	f023 0303 	bic.w	r3, r3, #3
 801d644:	3304      	adds	r3, #4
 801d646:	f104 0015 	add.w	r0, r4, #21
 801d64a:	4584      	cmp	ip, r0
 801d64c:	bf38      	it	cc
 801d64e:	2304      	movcc	r3, #4
 801d650:	50ca      	str	r2, [r1, r3]
 801d652:	b10a      	cbz	r2, 801d658 <__lshift+0xa4>
 801d654:	f108 0602 	add.w	r6, r8, #2
 801d658:	3e01      	subs	r6, #1
 801d65a:	4638      	mov	r0, r7
 801d65c:	612e      	str	r6, [r5, #16]
 801d65e:	4621      	mov	r1, r4
 801d660:	f7ff fd8e 	bl	801d180 <_Bfree>
 801d664:	4628      	mov	r0, r5
 801d666:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d66a:	f842 0f04 	str.w	r0, [r2, #4]!
 801d66e:	3301      	adds	r3, #1
 801d670:	e7c5      	b.n	801d5fe <__lshift+0x4a>
 801d672:	3904      	subs	r1, #4
 801d674:	f853 2b04 	ldr.w	r2, [r3], #4
 801d678:	f841 2f04 	str.w	r2, [r1, #4]!
 801d67c:	459c      	cmp	ip, r3
 801d67e:	d8f9      	bhi.n	801d674 <__lshift+0xc0>
 801d680:	e7ea      	b.n	801d658 <__lshift+0xa4>
 801d682:	bf00      	nop
 801d684:	0802095b 	.word	0x0802095b
 801d688:	0802096c 	.word	0x0802096c

0801d68c <__mcmp>:
 801d68c:	b530      	push	{r4, r5, lr}
 801d68e:	6902      	ldr	r2, [r0, #16]
 801d690:	690c      	ldr	r4, [r1, #16]
 801d692:	1b12      	subs	r2, r2, r4
 801d694:	d10e      	bne.n	801d6b4 <__mcmp+0x28>
 801d696:	f100 0314 	add.w	r3, r0, #20
 801d69a:	3114      	adds	r1, #20
 801d69c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801d6a0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801d6a4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801d6a8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801d6ac:	42a5      	cmp	r5, r4
 801d6ae:	d003      	beq.n	801d6b8 <__mcmp+0x2c>
 801d6b0:	d305      	bcc.n	801d6be <__mcmp+0x32>
 801d6b2:	2201      	movs	r2, #1
 801d6b4:	4610      	mov	r0, r2
 801d6b6:	bd30      	pop	{r4, r5, pc}
 801d6b8:	4283      	cmp	r3, r0
 801d6ba:	d3f3      	bcc.n	801d6a4 <__mcmp+0x18>
 801d6bc:	e7fa      	b.n	801d6b4 <__mcmp+0x28>
 801d6be:	f04f 32ff 	mov.w	r2, #4294967295
 801d6c2:	e7f7      	b.n	801d6b4 <__mcmp+0x28>

0801d6c4 <__mdiff>:
 801d6c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d6c8:	460c      	mov	r4, r1
 801d6ca:	4606      	mov	r6, r0
 801d6cc:	4611      	mov	r1, r2
 801d6ce:	4620      	mov	r0, r4
 801d6d0:	4690      	mov	r8, r2
 801d6d2:	f7ff ffdb 	bl	801d68c <__mcmp>
 801d6d6:	1e05      	subs	r5, r0, #0
 801d6d8:	d110      	bne.n	801d6fc <__mdiff+0x38>
 801d6da:	4629      	mov	r1, r5
 801d6dc:	4630      	mov	r0, r6
 801d6de:	f7ff fd0f 	bl	801d100 <_Balloc>
 801d6e2:	b930      	cbnz	r0, 801d6f2 <__mdiff+0x2e>
 801d6e4:	4b3a      	ldr	r3, [pc, #232]	; (801d7d0 <__mdiff+0x10c>)
 801d6e6:	4602      	mov	r2, r0
 801d6e8:	f240 2137 	movw	r1, #567	; 0x237
 801d6ec:	4839      	ldr	r0, [pc, #228]	; (801d7d4 <__mdiff+0x110>)
 801d6ee:	f001 fde7 	bl	801f2c0 <__assert_func>
 801d6f2:	2301      	movs	r3, #1
 801d6f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801d6f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d6fc:	bfa4      	itt	ge
 801d6fe:	4643      	movge	r3, r8
 801d700:	46a0      	movge	r8, r4
 801d702:	4630      	mov	r0, r6
 801d704:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801d708:	bfa6      	itte	ge
 801d70a:	461c      	movge	r4, r3
 801d70c:	2500      	movge	r5, #0
 801d70e:	2501      	movlt	r5, #1
 801d710:	f7ff fcf6 	bl	801d100 <_Balloc>
 801d714:	b920      	cbnz	r0, 801d720 <__mdiff+0x5c>
 801d716:	4b2e      	ldr	r3, [pc, #184]	; (801d7d0 <__mdiff+0x10c>)
 801d718:	4602      	mov	r2, r0
 801d71a:	f240 2145 	movw	r1, #581	; 0x245
 801d71e:	e7e5      	b.n	801d6ec <__mdiff+0x28>
 801d720:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801d724:	6926      	ldr	r6, [r4, #16]
 801d726:	60c5      	str	r5, [r0, #12]
 801d728:	f104 0914 	add.w	r9, r4, #20
 801d72c:	f108 0514 	add.w	r5, r8, #20
 801d730:	f100 0e14 	add.w	lr, r0, #20
 801d734:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801d738:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801d73c:	f108 0210 	add.w	r2, r8, #16
 801d740:	46f2      	mov	sl, lr
 801d742:	2100      	movs	r1, #0
 801d744:	f859 3b04 	ldr.w	r3, [r9], #4
 801d748:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801d74c:	fa11 f88b 	uxtah	r8, r1, fp
 801d750:	b299      	uxth	r1, r3
 801d752:	0c1b      	lsrs	r3, r3, #16
 801d754:	eba8 0801 	sub.w	r8, r8, r1
 801d758:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801d75c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801d760:	fa1f f888 	uxth.w	r8, r8
 801d764:	1419      	asrs	r1, r3, #16
 801d766:	454e      	cmp	r6, r9
 801d768:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801d76c:	f84a 3b04 	str.w	r3, [sl], #4
 801d770:	d8e8      	bhi.n	801d744 <__mdiff+0x80>
 801d772:	1b33      	subs	r3, r6, r4
 801d774:	3b15      	subs	r3, #21
 801d776:	f023 0303 	bic.w	r3, r3, #3
 801d77a:	3304      	adds	r3, #4
 801d77c:	3415      	adds	r4, #21
 801d77e:	42a6      	cmp	r6, r4
 801d780:	bf38      	it	cc
 801d782:	2304      	movcc	r3, #4
 801d784:	441d      	add	r5, r3
 801d786:	4473      	add	r3, lr
 801d788:	469e      	mov	lr, r3
 801d78a:	462e      	mov	r6, r5
 801d78c:	4566      	cmp	r6, ip
 801d78e:	d30e      	bcc.n	801d7ae <__mdiff+0xea>
 801d790:	f10c 0203 	add.w	r2, ip, #3
 801d794:	1b52      	subs	r2, r2, r5
 801d796:	f022 0203 	bic.w	r2, r2, #3
 801d79a:	3d03      	subs	r5, #3
 801d79c:	45ac      	cmp	ip, r5
 801d79e:	bf38      	it	cc
 801d7a0:	2200      	movcc	r2, #0
 801d7a2:	4413      	add	r3, r2
 801d7a4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801d7a8:	b17a      	cbz	r2, 801d7ca <__mdiff+0x106>
 801d7aa:	6107      	str	r7, [r0, #16]
 801d7ac:	e7a4      	b.n	801d6f8 <__mdiff+0x34>
 801d7ae:	f856 8b04 	ldr.w	r8, [r6], #4
 801d7b2:	fa11 f288 	uxtah	r2, r1, r8
 801d7b6:	1414      	asrs	r4, r2, #16
 801d7b8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801d7bc:	b292      	uxth	r2, r2
 801d7be:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801d7c2:	f84e 2b04 	str.w	r2, [lr], #4
 801d7c6:	1421      	asrs	r1, r4, #16
 801d7c8:	e7e0      	b.n	801d78c <__mdiff+0xc8>
 801d7ca:	3f01      	subs	r7, #1
 801d7cc:	e7ea      	b.n	801d7a4 <__mdiff+0xe0>
 801d7ce:	bf00      	nop
 801d7d0:	0802095b 	.word	0x0802095b
 801d7d4:	0802096c 	.word	0x0802096c

0801d7d8 <__ulp>:
 801d7d8:	b082      	sub	sp, #8
 801d7da:	ed8d 0b00 	vstr	d0, [sp]
 801d7de:	9a01      	ldr	r2, [sp, #4]
 801d7e0:	4b0f      	ldr	r3, [pc, #60]	; (801d820 <__ulp+0x48>)
 801d7e2:	4013      	ands	r3, r2
 801d7e4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 801d7e8:	2b00      	cmp	r3, #0
 801d7ea:	dc08      	bgt.n	801d7fe <__ulp+0x26>
 801d7ec:	425b      	negs	r3, r3
 801d7ee:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 801d7f2:	ea4f 5223 	mov.w	r2, r3, asr #20
 801d7f6:	da04      	bge.n	801d802 <__ulp+0x2a>
 801d7f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801d7fc:	4113      	asrs	r3, r2
 801d7fe:	2200      	movs	r2, #0
 801d800:	e008      	b.n	801d814 <__ulp+0x3c>
 801d802:	f1a2 0314 	sub.w	r3, r2, #20
 801d806:	2b1e      	cmp	r3, #30
 801d808:	bfda      	itte	le
 801d80a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 801d80e:	40da      	lsrle	r2, r3
 801d810:	2201      	movgt	r2, #1
 801d812:	2300      	movs	r3, #0
 801d814:	4619      	mov	r1, r3
 801d816:	4610      	mov	r0, r2
 801d818:	ec41 0b10 	vmov	d0, r0, r1
 801d81c:	b002      	add	sp, #8
 801d81e:	4770      	bx	lr
 801d820:	7ff00000 	.word	0x7ff00000

0801d824 <__b2d>:
 801d824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d828:	6906      	ldr	r6, [r0, #16]
 801d82a:	f100 0814 	add.w	r8, r0, #20
 801d82e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801d832:	1f37      	subs	r7, r6, #4
 801d834:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801d838:	4610      	mov	r0, r2
 801d83a:	f7ff fd53 	bl	801d2e4 <__hi0bits>
 801d83e:	f1c0 0320 	rsb	r3, r0, #32
 801d842:	280a      	cmp	r0, #10
 801d844:	600b      	str	r3, [r1, #0]
 801d846:	491b      	ldr	r1, [pc, #108]	; (801d8b4 <__b2d+0x90>)
 801d848:	dc15      	bgt.n	801d876 <__b2d+0x52>
 801d84a:	f1c0 0c0b 	rsb	ip, r0, #11
 801d84e:	fa22 f30c 	lsr.w	r3, r2, ip
 801d852:	45b8      	cmp	r8, r7
 801d854:	ea43 0501 	orr.w	r5, r3, r1
 801d858:	bf34      	ite	cc
 801d85a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801d85e:	2300      	movcs	r3, #0
 801d860:	3015      	adds	r0, #21
 801d862:	fa02 f000 	lsl.w	r0, r2, r0
 801d866:	fa23 f30c 	lsr.w	r3, r3, ip
 801d86a:	4303      	orrs	r3, r0
 801d86c:	461c      	mov	r4, r3
 801d86e:	ec45 4b10 	vmov	d0, r4, r5
 801d872:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d876:	45b8      	cmp	r8, r7
 801d878:	bf3a      	itte	cc
 801d87a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801d87e:	f1a6 0708 	subcc.w	r7, r6, #8
 801d882:	2300      	movcs	r3, #0
 801d884:	380b      	subs	r0, #11
 801d886:	d012      	beq.n	801d8ae <__b2d+0x8a>
 801d888:	f1c0 0120 	rsb	r1, r0, #32
 801d88c:	fa23 f401 	lsr.w	r4, r3, r1
 801d890:	4082      	lsls	r2, r0
 801d892:	4322      	orrs	r2, r4
 801d894:	4547      	cmp	r7, r8
 801d896:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 801d89a:	bf8c      	ite	hi
 801d89c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801d8a0:	2200      	movls	r2, #0
 801d8a2:	4083      	lsls	r3, r0
 801d8a4:	40ca      	lsrs	r2, r1
 801d8a6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801d8aa:	4313      	orrs	r3, r2
 801d8ac:	e7de      	b.n	801d86c <__b2d+0x48>
 801d8ae:	ea42 0501 	orr.w	r5, r2, r1
 801d8b2:	e7db      	b.n	801d86c <__b2d+0x48>
 801d8b4:	3ff00000 	.word	0x3ff00000

0801d8b8 <__d2b>:
 801d8b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801d8bc:	460f      	mov	r7, r1
 801d8be:	2101      	movs	r1, #1
 801d8c0:	ec59 8b10 	vmov	r8, r9, d0
 801d8c4:	4616      	mov	r6, r2
 801d8c6:	f7ff fc1b 	bl	801d100 <_Balloc>
 801d8ca:	4604      	mov	r4, r0
 801d8cc:	b930      	cbnz	r0, 801d8dc <__d2b+0x24>
 801d8ce:	4602      	mov	r2, r0
 801d8d0:	4b24      	ldr	r3, [pc, #144]	; (801d964 <__d2b+0xac>)
 801d8d2:	4825      	ldr	r0, [pc, #148]	; (801d968 <__d2b+0xb0>)
 801d8d4:	f240 310f 	movw	r1, #783	; 0x30f
 801d8d8:	f001 fcf2 	bl	801f2c0 <__assert_func>
 801d8dc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801d8e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801d8e4:	bb2d      	cbnz	r5, 801d932 <__d2b+0x7a>
 801d8e6:	9301      	str	r3, [sp, #4]
 801d8e8:	f1b8 0300 	subs.w	r3, r8, #0
 801d8ec:	d026      	beq.n	801d93c <__d2b+0x84>
 801d8ee:	4668      	mov	r0, sp
 801d8f0:	9300      	str	r3, [sp, #0]
 801d8f2:	f7ff fd17 	bl	801d324 <__lo0bits>
 801d8f6:	e9dd 1200 	ldrd	r1, r2, [sp]
 801d8fa:	b1e8      	cbz	r0, 801d938 <__d2b+0x80>
 801d8fc:	f1c0 0320 	rsb	r3, r0, #32
 801d900:	fa02 f303 	lsl.w	r3, r2, r3
 801d904:	430b      	orrs	r3, r1
 801d906:	40c2      	lsrs	r2, r0
 801d908:	6163      	str	r3, [r4, #20]
 801d90a:	9201      	str	r2, [sp, #4]
 801d90c:	9b01      	ldr	r3, [sp, #4]
 801d90e:	61a3      	str	r3, [r4, #24]
 801d910:	2b00      	cmp	r3, #0
 801d912:	bf14      	ite	ne
 801d914:	2202      	movne	r2, #2
 801d916:	2201      	moveq	r2, #1
 801d918:	6122      	str	r2, [r4, #16]
 801d91a:	b1bd      	cbz	r5, 801d94c <__d2b+0x94>
 801d91c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801d920:	4405      	add	r5, r0
 801d922:	603d      	str	r5, [r7, #0]
 801d924:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801d928:	6030      	str	r0, [r6, #0]
 801d92a:	4620      	mov	r0, r4
 801d92c:	b003      	add	sp, #12
 801d92e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d932:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801d936:	e7d6      	b.n	801d8e6 <__d2b+0x2e>
 801d938:	6161      	str	r1, [r4, #20]
 801d93a:	e7e7      	b.n	801d90c <__d2b+0x54>
 801d93c:	a801      	add	r0, sp, #4
 801d93e:	f7ff fcf1 	bl	801d324 <__lo0bits>
 801d942:	9b01      	ldr	r3, [sp, #4]
 801d944:	6163      	str	r3, [r4, #20]
 801d946:	3020      	adds	r0, #32
 801d948:	2201      	movs	r2, #1
 801d94a:	e7e5      	b.n	801d918 <__d2b+0x60>
 801d94c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801d950:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801d954:	6038      	str	r0, [r7, #0]
 801d956:	6918      	ldr	r0, [r3, #16]
 801d958:	f7ff fcc4 	bl	801d2e4 <__hi0bits>
 801d95c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801d960:	e7e2      	b.n	801d928 <__d2b+0x70>
 801d962:	bf00      	nop
 801d964:	0802095b 	.word	0x0802095b
 801d968:	0802096c 	.word	0x0802096c

0801d96c <__ratio>:
 801d96c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d970:	4688      	mov	r8, r1
 801d972:	4669      	mov	r1, sp
 801d974:	4681      	mov	r9, r0
 801d976:	f7ff ff55 	bl	801d824 <__b2d>
 801d97a:	a901      	add	r1, sp, #4
 801d97c:	4640      	mov	r0, r8
 801d97e:	ec55 4b10 	vmov	r4, r5, d0
 801d982:	ee10 aa10 	vmov	sl, s0
 801d986:	f7ff ff4d 	bl	801d824 <__b2d>
 801d98a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801d98e:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801d992:	1ad2      	subs	r2, r2, r3
 801d994:	e9dd 3100 	ldrd	r3, r1, [sp]
 801d998:	1a5b      	subs	r3, r3, r1
 801d99a:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801d99e:	ec57 6b10 	vmov	r6, r7, d0
 801d9a2:	2b00      	cmp	r3, #0
 801d9a4:	bfd6      	itet	le
 801d9a6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801d9aa:	462a      	movgt	r2, r5
 801d9ac:	463a      	movle	r2, r7
 801d9ae:	46ab      	mov	fp, r5
 801d9b0:	bfd6      	itet	le
 801d9b2:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801d9b6:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801d9ba:	ee00 3a90 	vmovle	s1, r3
 801d9be:	ec4b ab17 	vmov	d7, sl, fp
 801d9c2:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801d9c6:	b003      	add	sp, #12
 801d9c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801d9cc <__copybits>:
 801d9cc:	3901      	subs	r1, #1
 801d9ce:	b570      	push	{r4, r5, r6, lr}
 801d9d0:	1149      	asrs	r1, r1, #5
 801d9d2:	6914      	ldr	r4, [r2, #16]
 801d9d4:	3101      	adds	r1, #1
 801d9d6:	f102 0314 	add.w	r3, r2, #20
 801d9da:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801d9de:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801d9e2:	1f05      	subs	r5, r0, #4
 801d9e4:	42a3      	cmp	r3, r4
 801d9e6:	d30c      	bcc.n	801da02 <__copybits+0x36>
 801d9e8:	1aa3      	subs	r3, r4, r2
 801d9ea:	3b11      	subs	r3, #17
 801d9ec:	f023 0303 	bic.w	r3, r3, #3
 801d9f0:	3211      	adds	r2, #17
 801d9f2:	42a2      	cmp	r2, r4
 801d9f4:	bf88      	it	hi
 801d9f6:	2300      	movhi	r3, #0
 801d9f8:	4418      	add	r0, r3
 801d9fa:	2300      	movs	r3, #0
 801d9fc:	4288      	cmp	r0, r1
 801d9fe:	d305      	bcc.n	801da0c <__copybits+0x40>
 801da00:	bd70      	pop	{r4, r5, r6, pc}
 801da02:	f853 6b04 	ldr.w	r6, [r3], #4
 801da06:	f845 6f04 	str.w	r6, [r5, #4]!
 801da0a:	e7eb      	b.n	801d9e4 <__copybits+0x18>
 801da0c:	f840 3b04 	str.w	r3, [r0], #4
 801da10:	e7f4      	b.n	801d9fc <__copybits+0x30>

0801da12 <__any_on>:
 801da12:	f100 0214 	add.w	r2, r0, #20
 801da16:	6900      	ldr	r0, [r0, #16]
 801da18:	114b      	asrs	r3, r1, #5
 801da1a:	4298      	cmp	r0, r3
 801da1c:	b510      	push	{r4, lr}
 801da1e:	db11      	blt.n	801da44 <__any_on+0x32>
 801da20:	dd0a      	ble.n	801da38 <__any_on+0x26>
 801da22:	f011 011f 	ands.w	r1, r1, #31
 801da26:	d007      	beq.n	801da38 <__any_on+0x26>
 801da28:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801da2c:	fa24 f001 	lsr.w	r0, r4, r1
 801da30:	fa00 f101 	lsl.w	r1, r0, r1
 801da34:	428c      	cmp	r4, r1
 801da36:	d10b      	bne.n	801da50 <__any_on+0x3e>
 801da38:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801da3c:	4293      	cmp	r3, r2
 801da3e:	d803      	bhi.n	801da48 <__any_on+0x36>
 801da40:	2000      	movs	r0, #0
 801da42:	bd10      	pop	{r4, pc}
 801da44:	4603      	mov	r3, r0
 801da46:	e7f7      	b.n	801da38 <__any_on+0x26>
 801da48:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801da4c:	2900      	cmp	r1, #0
 801da4e:	d0f5      	beq.n	801da3c <__any_on+0x2a>
 801da50:	2001      	movs	r0, #1
 801da52:	e7f6      	b.n	801da42 <__any_on+0x30>

0801da54 <sulp>:
 801da54:	b570      	push	{r4, r5, r6, lr}
 801da56:	4604      	mov	r4, r0
 801da58:	460d      	mov	r5, r1
 801da5a:	4616      	mov	r6, r2
 801da5c:	ec45 4b10 	vmov	d0, r4, r5
 801da60:	f7ff feba 	bl	801d7d8 <__ulp>
 801da64:	b17e      	cbz	r6, 801da86 <sulp+0x32>
 801da66:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801da6a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801da6e:	2b00      	cmp	r3, #0
 801da70:	dd09      	ble.n	801da86 <sulp+0x32>
 801da72:	051b      	lsls	r3, r3, #20
 801da74:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 801da78:	2000      	movs	r0, #0
 801da7a:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 801da7e:	ec41 0b17 	vmov	d7, r0, r1
 801da82:	ee20 0b07 	vmul.f64	d0, d0, d7
 801da86:	bd70      	pop	{r4, r5, r6, pc}

0801da88 <_strtod_l>:
 801da88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801da8c:	ed2d 8b0e 	vpush	{d8-d14}
 801da90:	b097      	sub	sp, #92	; 0x5c
 801da92:	4604      	mov	r4, r0
 801da94:	920d      	str	r2, [sp, #52]	; 0x34
 801da96:	2200      	movs	r2, #0
 801da98:	9212      	str	r2, [sp, #72]	; 0x48
 801da9a:	468a      	mov	sl, r1
 801da9c:	f04f 0800 	mov.w	r8, #0
 801daa0:	f04f 0900 	mov.w	r9, #0
 801daa4:	460a      	mov	r2, r1
 801daa6:	9211      	str	r2, [sp, #68]	; 0x44
 801daa8:	7811      	ldrb	r1, [r2, #0]
 801daaa:	292b      	cmp	r1, #43	; 0x2b
 801daac:	d04c      	beq.n	801db48 <_strtod_l+0xc0>
 801daae:	d839      	bhi.n	801db24 <_strtod_l+0x9c>
 801dab0:	290d      	cmp	r1, #13
 801dab2:	d833      	bhi.n	801db1c <_strtod_l+0x94>
 801dab4:	2908      	cmp	r1, #8
 801dab6:	d833      	bhi.n	801db20 <_strtod_l+0x98>
 801dab8:	2900      	cmp	r1, #0
 801daba:	d03c      	beq.n	801db36 <_strtod_l+0xae>
 801dabc:	2200      	movs	r2, #0
 801dabe:	9208      	str	r2, [sp, #32]
 801dac0:	9e11      	ldr	r6, [sp, #68]	; 0x44
 801dac2:	7832      	ldrb	r2, [r6, #0]
 801dac4:	2a30      	cmp	r2, #48	; 0x30
 801dac6:	f040 80b8 	bne.w	801dc3a <_strtod_l+0x1b2>
 801daca:	7872      	ldrb	r2, [r6, #1]
 801dacc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 801dad0:	2a58      	cmp	r2, #88	; 0x58
 801dad2:	d170      	bne.n	801dbb6 <_strtod_l+0x12e>
 801dad4:	9302      	str	r3, [sp, #8]
 801dad6:	9b08      	ldr	r3, [sp, #32]
 801dad8:	9301      	str	r3, [sp, #4]
 801dada:	ab12      	add	r3, sp, #72	; 0x48
 801dadc:	9300      	str	r3, [sp, #0]
 801dade:	4a91      	ldr	r2, [pc, #580]	; (801dd24 <_strtod_l+0x29c>)
 801dae0:	ab13      	add	r3, sp, #76	; 0x4c
 801dae2:	a911      	add	r1, sp, #68	; 0x44
 801dae4:	4620      	mov	r0, r4
 801dae6:	f001 fc87 	bl	801f3f8 <__gethex>
 801daea:	f010 070f 	ands.w	r7, r0, #15
 801daee:	4605      	mov	r5, r0
 801daf0:	d005      	beq.n	801dafe <_strtod_l+0x76>
 801daf2:	2f06      	cmp	r7, #6
 801daf4:	d12a      	bne.n	801db4c <_strtod_l+0xc4>
 801daf6:	3601      	adds	r6, #1
 801daf8:	2300      	movs	r3, #0
 801dafa:	9611      	str	r6, [sp, #68]	; 0x44
 801dafc:	9308      	str	r3, [sp, #32]
 801dafe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801db00:	2b00      	cmp	r3, #0
 801db02:	f040 8555 	bne.w	801e5b0 <_strtod_l+0xb28>
 801db06:	9b08      	ldr	r3, [sp, #32]
 801db08:	ec49 8b10 	vmov	d0, r8, r9
 801db0c:	b1cb      	cbz	r3, 801db42 <_strtod_l+0xba>
 801db0e:	eeb1 0b40 	vneg.f64	d0, d0
 801db12:	b017      	add	sp, #92	; 0x5c
 801db14:	ecbd 8b0e 	vpop	{d8-d14}
 801db18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801db1c:	2920      	cmp	r1, #32
 801db1e:	d1cd      	bne.n	801dabc <_strtod_l+0x34>
 801db20:	3201      	adds	r2, #1
 801db22:	e7c0      	b.n	801daa6 <_strtod_l+0x1e>
 801db24:	292d      	cmp	r1, #45	; 0x2d
 801db26:	d1c9      	bne.n	801dabc <_strtod_l+0x34>
 801db28:	2101      	movs	r1, #1
 801db2a:	9108      	str	r1, [sp, #32]
 801db2c:	1c51      	adds	r1, r2, #1
 801db2e:	9111      	str	r1, [sp, #68]	; 0x44
 801db30:	7852      	ldrb	r2, [r2, #1]
 801db32:	2a00      	cmp	r2, #0
 801db34:	d1c4      	bne.n	801dac0 <_strtod_l+0x38>
 801db36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801db38:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 801db3c:	2b00      	cmp	r3, #0
 801db3e:	f040 8535 	bne.w	801e5ac <_strtod_l+0xb24>
 801db42:	ec49 8b10 	vmov	d0, r8, r9
 801db46:	e7e4      	b.n	801db12 <_strtod_l+0x8a>
 801db48:	2100      	movs	r1, #0
 801db4a:	e7ee      	b.n	801db2a <_strtod_l+0xa2>
 801db4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801db4e:	b13a      	cbz	r2, 801db60 <_strtod_l+0xd8>
 801db50:	2135      	movs	r1, #53	; 0x35
 801db52:	a814      	add	r0, sp, #80	; 0x50
 801db54:	f7ff ff3a 	bl	801d9cc <__copybits>
 801db58:	9912      	ldr	r1, [sp, #72]	; 0x48
 801db5a:	4620      	mov	r0, r4
 801db5c:	f7ff fb10 	bl	801d180 <_Bfree>
 801db60:	1e7b      	subs	r3, r7, #1
 801db62:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801db64:	2b04      	cmp	r3, #4
 801db66:	d806      	bhi.n	801db76 <_strtod_l+0xee>
 801db68:	e8df f003 	tbb	[pc, r3]
 801db6c:	201d0314 	.word	0x201d0314
 801db70:	14          	.byte	0x14
 801db71:	00          	.byte	0x00
 801db72:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 801db76:	05eb      	lsls	r3, r5, #23
 801db78:	bf48      	it	mi
 801db7a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 801db7e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801db82:	0d1b      	lsrs	r3, r3, #20
 801db84:	051b      	lsls	r3, r3, #20
 801db86:	2b00      	cmp	r3, #0
 801db88:	d1b9      	bne.n	801dafe <_strtod_l+0x76>
 801db8a:	f7fe fb79 	bl	801c280 <__errno>
 801db8e:	2322      	movs	r3, #34	; 0x22
 801db90:	6003      	str	r3, [r0, #0]
 801db92:	e7b4      	b.n	801dafe <_strtod_l+0x76>
 801db94:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 801db98:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801db9c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801dba0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 801dba4:	e7e7      	b.n	801db76 <_strtod_l+0xee>
 801dba6:	f8df 9184 	ldr.w	r9, [pc, #388]	; 801dd2c <_strtod_l+0x2a4>
 801dbaa:	e7e4      	b.n	801db76 <_strtod_l+0xee>
 801dbac:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 801dbb0:	f04f 38ff 	mov.w	r8, #4294967295
 801dbb4:	e7df      	b.n	801db76 <_strtod_l+0xee>
 801dbb6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801dbb8:	1c5a      	adds	r2, r3, #1
 801dbba:	9211      	str	r2, [sp, #68]	; 0x44
 801dbbc:	785b      	ldrb	r3, [r3, #1]
 801dbbe:	2b30      	cmp	r3, #48	; 0x30
 801dbc0:	d0f9      	beq.n	801dbb6 <_strtod_l+0x12e>
 801dbc2:	2b00      	cmp	r3, #0
 801dbc4:	d09b      	beq.n	801dafe <_strtod_l+0x76>
 801dbc6:	2301      	movs	r3, #1
 801dbc8:	9306      	str	r3, [sp, #24]
 801dbca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801dbcc:	9309      	str	r3, [sp, #36]	; 0x24
 801dbce:	2300      	movs	r3, #0
 801dbd0:	9305      	str	r3, [sp, #20]
 801dbd2:	9307      	str	r3, [sp, #28]
 801dbd4:	461e      	mov	r6, r3
 801dbd6:	220a      	movs	r2, #10
 801dbd8:	9811      	ldr	r0, [sp, #68]	; 0x44
 801dbda:	7805      	ldrb	r5, [r0, #0]
 801dbdc:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 801dbe0:	b2d9      	uxtb	r1, r3
 801dbe2:	2909      	cmp	r1, #9
 801dbe4:	d92b      	bls.n	801dc3e <_strtod_l+0x1b6>
 801dbe6:	4950      	ldr	r1, [pc, #320]	; (801dd28 <_strtod_l+0x2a0>)
 801dbe8:	2201      	movs	r2, #1
 801dbea:	f001 fb3c 	bl	801f266 <strncmp>
 801dbee:	2800      	cmp	r0, #0
 801dbf0:	d035      	beq.n	801dc5e <_strtod_l+0x1d6>
 801dbf2:	2000      	movs	r0, #0
 801dbf4:	462a      	mov	r2, r5
 801dbf6:	4633      	mov	r3, r6
 801dbf8:	4683      	mov	fp, r0
 801dbfa:	4601      	mov	r1, r0
 801dbfc:	2a65      	cmp	r2, #101	; 0x65
 801dbfe:	d001      	beq.n	801dc04 <_strtod_l+0x17c>
 801dc00:	2a45      	cmp	r2, #69	; 0x45
 801dc02:	d118      	bne.n	801dc36 <_strtod_l+0x1ae>
 801dc04:	b91b      	cbnz	r3, 801dc0e <_strtod_l+0x186>
 801dc06:	9b06      	ldr	r3, [sp, #24]
 801dc08:	4303      	orrs	r3, r0
 801dc0a:	d094      	beq.n	801db36 <_strtod_l+0xae>
 801dc0c:	2300      	movs	r3, #0
 801dc0e:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 801dc12:	f10a 0201 	add.w	r2, sl, #1
 801dc16:	9211      	str	r2, [sp, #68]	; 0x44
 801dc18:	f89a 2001 	ldrb.w	r2, [sl, #1]
 801dc1c:	2a2b      	cmp	r2, #43	; 0x2b
 801dc1e:	d075      	beq.n	801dd0c <_strtod_l+0x284>
 801dc20:	2a2d      	cmp	r2, #45	; 0x2d
 801dc22:	d07b      	beq.n	801dd1c <_strtod_l+0x294>
 801dc24:	f04f 0e00 	mov.w	lr, #0
 801dc28:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 801dc2c:	2d09      	cmp	r5, #9
 801dc2e:	f240 8083 	bls.w	801dd38 <_strtod_l+0x2b0>
 801dc32:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 801dc36:	2500      	movs	r5, #0
 801dc38:	e09e      	b.n	801dd78 <_strtod_l+0x2f0>
 801dc3a:	2300      	movs	r3, #0
 801dc3c:	e7c4      	b.n	801dbc8 <_strtod_l+0x140>
 801dc3e:	2e08      	cmp	r6, #8
 801dc40:	bfd5      	itete	le
 801dc42:	9907      	ldrle	r1, [sp, #28]
 801dc44:	9905      	ldrgt	r1, [sp, #20]
 801dc46:	fb02 3301 	mlale	r3, r2, r1, r3
 801dc4a:	fb02 3301 	mlagt	r3, r2, r1, r3
 801dc4e:	f100 0001 	add.w	r0, r0, #1
 801dc52:	bfd4      	ite	le
 801dc54:	9307      	strle	r3, [sp, #28]
 801dc56:	9305      	strgt	r3, [sp, #20]
 801dc58:	3601      	adds	r6, #1
 801dc5a:	9011      	str	r0, [sp, #68]	; 0x44
 801dc5c:	e7bc      	b.n	801dbd8 <_strtod_l+0x150>
 801dc5e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801dc60:	1c5a      	adds	r2, r3, #1
 801dc62:	9211      	str	r2, [sp, #68]	; 0x44
 801dc64:	785a      	ldrb	r2, [r3, #1]
 801dc66:	b3ae      	cbz	r6, 801dcd4 <_strtod_l+0x24c>
 801dc68:	4683      	mov	fp, r0
 801dc6a:	4633      	mov	r3, r6
 801dc6c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 801dc70:	2909      	cmp	r1, #9
 801dc72:	d912      	bls.n	801dc9a <_strtod_l+0x212>
 801dc74:	2101      	movs	r1, #1
 801dc76:	e7c1      	b.n	801dbfc <_strtod_l+0x174>
 801dc78:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801dc7a:	1c5a      	adds	r2, r3, #1
 801dc7c:	9211      	str	r2, [sp, #68]	; 0x44
 801dc7e:	785a      	ldrb	r2, [r3, #1]
 801dc80:	3001      	adds	r0, #1
 801dc82:	2a30      	cmp	r2, #48	; 0x30
 801dc84:	d0f8      	beq.n	801dc78 <_strtod_l+0x1f0>
 801dc86:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 801dc8a:	2b08      	cmp	r3, #8
 801dc8c:	f200 8495 	bhi.w	801e5ba <_strtod_l+0xb32>
 801dc90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801dc92:	9309      	str	r3, [sp, #36]	; 0x24
 801dc94:	4683      	mov	fp, r0
 801dc96:	2000      	movs	r0, #0
 801dc98:	4603      	mov	r3, r0
 801dc9a:	3a30      	subs	r2, #48	; 0x30
 801dc9c:	f100 0101 	add.w	r1, r0, #1
 801dca0:	d012      	beq.n	801dcc8 <_strtod_l+0x240>
 801dca2:	448b      	add	fp, r1
 801dca4:	eb00 0c03 	add.w	ip, r0, r3
 801dca8:	4619      	mov	r1, r3
 801dcaa:	250a      	movs	r5, #10
 801dcac:	4561      	cmp	r1, ip
 801dcae:	d113      	bne.n	801dcd8 <_strtod_l+0x250>
 801dcb0:	1819      	adds	r1, r3, r0
 801dcb2:	2908      	cmp	r1, #8
 801dcb4:	f103 0301 	add.w	r3, r3, #1
 801dcb8:	4403      	add	r3, r0
 801dcba:	dc1b      	bgt.n	801dcf4 <_strtod_l+0x26c>
 801dcbc:	9807      	ldr	r0, [sp, #28]
 801dcbe:	210a      	movs	r1, #10
 801dcc0:	fb01 2200 	mla	r2, r1, r0, r2
 801dcc4:	9207      	str	r2, [sp, #28]
 801dcc6:	2100      	movs	r1, #0
 801dcc8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801dcca:	1c50      	adds	r0, r2, #1
 801dccc:	9011      	str	r0, [sp, #68]	; 0x44
 801dcce:	7852      	ldrb	r2, [r2, #1]
 801dcd0:	4608      	mov	r0, r1
 801dcd2:	e7cb      	b.n	801dc6c <_strtod_l+0x1e4>
 801dcd4:	4630      	mov	r0, r6
 801dcd6:	e7d4      	b.n	801dc82 <_strtod_l+0x1fa>
 801dcd8:	2908      	cmp	r1, #8
 801dcda:	f101 0101 	add.w	r1, r1, #1
 801dcde:	dc03      	bgt.n	801dce8 <_strtod_l+0x260>
 801dce0:	9f07      	ldr	r7, [sp, #28]
 801dce2:	436f      	muls	r7, r5
 801dce4:	9707      	str	r7, [sp, #28]
 801dce6:	e7e1      	b.n	801dcac <_strtod_l+0x224>
 801dce8:	2910      	cmp	r1, #16
 801dcea:	bfde      	ittt	le
 801dcec:	9f05      	ldrle	r7, [sp, #20]
 801dcee:	436f      	mulle	r7, r5
 801dcf0:	9705      	strle	r7, [sp, #20]
 801dcf2:	e7db      	b.n	801dcac <_strtod_l+0x224>
 801dcf4:	2b10      	cmp	r3, #16
 801dcf6:	bfdf      	itttt	le
 801dcf8:	9805      	ldrle	r0, [sp, #20]
 801dcfa:	210a      	movle	r1, #10
 801dcfc:	fb01 2200 	mlale	r2, r1, r0, r2
 801dd00:	9205      	strle	r2, [sp, #20]
 801dd02:	e7e0      	b.n	801dcc6 <_strtod_l+0x23e>
 801dd04:	f04f 0b00 	mov.w	fp, #0
 801dd08:	2101      	movs	r1, #1
 801dd0a:	e77c      	b.n	801dc06 <_strtod_l+0x17e>
 801dd0c:	f04f 0e00 	mov.w	lr, #0
 801dd10:	f10a 0202 	add.w	r2, sl, #2
 801dd14:	9211      	str	r2, [sp, #68]	; 0x44
 801dd16:	f89a 2002 	ldrb.w	r2, [sl, #2]
 801dd1a:	e785      	b.n	801dc28 <_strtod_l+0x1a0>
 801dd1c:	f04f 0e01 	mov.w	lr, #1
 801dd20:	e7f6      	b.n	801dd10 <_strtod_l+0x288>
 801dd22:	bf00      	nop
 801dd24:	08020ac8 	.word	0x08020ac8
 801dd28:	08020ac4 	.word	0x08020ac4
 801dd2c:	7ff00000 	.word	0x7ff00000
 801dd30:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801dd32:	1c55      	adds	r5, r2, #1
 801dd34:	9511      	str	r5, [sp, #68]	; 0x44
 801dd36:	7852      	ldrb	r2, [r2, #1]
 801dd38:	2a30      	cmp	r2, #48	; 0x30
 801dd3a:	d0f9      	beq.n	801dd30 <_strtod_l+0x2a8>
 801dd3c:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 801dd40:	2d08      	cmp	r5, #8
 801dd42:	f63f af78 	bhi.w	801dc36 <_strtod_l+0x1ae>
 801dd46:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 801dd4a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801dd4c:	920a      	str	r2, [sp, #40]	; 0x28
 801dd4e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801dd50:	1c55      	adds	r5, r2, #1
 801dd52:	9511      	str	r5, [sp, #68]	; 0x44
 801dd54:	7852      	ldrb	r2, [r2, #1]
 801dd56:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 801dd5a:	2f09      	cmp	r7, #9
 801dd5c:	d937      	bls.n	801ddce <_strtod_l+0x346>
 801dd5e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 801dd60:	1bed      	subs	r5, r5, r7
 801dd62:	2d08      	cmp	r5, #8
 801dd64:	f644 651f 	movw	r5, #19999	; 0x4e1f
 801dd68:	dc02      	bgt.n	801dd70 <_strtod_l+0x2e8>
 801dd6a:	4565      	cmp	r5, ip
 801dd6c:	bfa8      	it	ge
 801dd6e:	4665      	movge	r5, ip
 801dd70:	f1be 0f00 	cmp.w	lr, #0
 801dd74:	d000      	beq.n	801dd78 <_strtod_l+0x2f0>
 801dd76:	426d      	negs	r5, r5
 801dd78:	2b00      	cmp	r3, #0
 801dd7a:	d14d      	bne.n	801de18 <_strtod_l+0x390>
 801dd7c:	9b06      	ldr	r3, [sp, #24]
 801dd7e:	4303      	orrs	r3, r0
 801dd80:	f47f aebd 	bne.w	801dafe <_strtod_l+0x76>
 801dd84:	2900      	cmp	r1, #0
 801dd86:	f47f aed6 	bne.w	801db36 <_strtod_l+0xae>
 801dd8a:	2a69      	cmp	r2, #105	; 0x69
 801dd8c:	d027      	beq.n	801ddde <_strtod_l+0x356>
 801dd8e:	dc24      	bgt.n	801ddda <_strtod_l+0x352>
 801dd90:	2a49      	cmp	r2, #73	; 0x49
 801dd92:	d024      	beq.n	801ddde <_strtod_l+0x356>
 801dd94:	2a4e      	cmp	r2, #78	; 0x4e
 801dd96:	f47f aece 	bne.w	801db36 <_strtod_l+0xae>
 801dd9a:	4995      	ldr	r1, [pc, #596]	; (801dff0 <_strtod_l+0x568>)
 801dd9c:	a811      	add	r0, sp, #68	; 0x44
 801dd9e:	f001 fd6b 	bl	801f878 <__match>
 801dda2:	2800      	cmp	r0, #0
 801dda4:	f43f aec7 	beq.w	801db36 <_strtod_l+0xae>
 801dda8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801ddaa:	781b      	ldrb	r3, [r3, #0]
 801ddac:	2b28      	cmp	r3, #40	; 0x28
 801ddae:	d12d      	bne.n	801de0c <_strtod_l+0x384>
 801ddb0:	4990      	ldr	r1, [pc, #576]	; (801dff4 <_strtod_l+0x56c>)
 801ddb2:	aa14      	add	r2, sp, #80	; 0x50
 801ddb4:	a811      	add	r0, sp, #68	; 0x44
 801ddb6:	f001 fd73 	bl	801f8a0 <__hexnan>
 801ddba:	2805      	cmp	r0, #5
 801ddbc:	d126      	bne.n	801de0c <_strtod_l+0x384>
 801ddbe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801ddc0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801ddc4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 801ddc8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 801ddcc:	e697      	b.n	801dafe <_strtod_l+0x76>
 801ddce:	250a      	movs	r5, #10
 801ddd0:	fb05 2c0c 	mla	ip, r5, ip, r2
 801ddd4:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 801ddd8:	e7b9      	b.n	801dd4e <_strtod_l+0x2c6>
 801ddda:	2a6e      	cmp	r2, #110	; 0x6e
 801dddc:	e7db      	b.n	801dd96 <_strtod_l+0x30e>
 801ddde:	4986      	ldr	r1, [pc, #536]	; (801dff8 <_strtod_l+0x570>)
 801dde0:	a811      	add	r0, sp, #68	; 0x44
 801dde2:	f001 fd49 	bl	801f878 <__match>
 801dde6:	2800      	cmp	r0, #0
 801dde8:	f43f aea5 	beq.w	801db36 <_strtod_l+0xae>
 801ddec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801ddee:	4983      	ldr	r1, [pc, #524]	; (801dffc <_strtod_l+0x574>)
 801ddf0:	3b01      	subs	r3, #1
 801ddf2:	a811      	add	r0, sp, #68	; 0x44
 801ddf4:	9311      	str	r3, [sp, #68]	; 0x44
 801ddf6:	f001 fd3f 	bl	801f878 <__match>
 801ddfa:	b910      	cbnz	r0, 801de02 <_strtod_l+0x37a>
 801ddfc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801ddfe:	3301      	adds	r3, #1
 801de00:	9311      	str	r3, [sp, #68]	; 0x44
 801de02:	f8df 920c 	ldr.w	r9, [pc, #524]	; 801e010 <_strtod_l+0x588>
 801de06:	f04f 0800 	mov.w	r8, #0
 801de0a:	e678      	b.n	801dafe <_strtod_l+0x76>
 801de0c:	487c      	ldr	r0, [pc, #496]	; (801e000 <_strtod_l+0x578>)
 801de0e:	f001 fa4f 	bl	801f2b0 <nan>
 801de12:	ec59 8b10 	vmov	r8, r9, d0
 801de16:	e672      	b.n	801dafe <_strtod_l+0x76>
 801de18:	eddd 7a07 	vldr	s15, [sp, #28]
 801de1c:	eba5 020b 	sub.w	r2, r5, fp
 801de20:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801de24:	2e00      	cmp	r6, #0
 801de26:	bf08      	it	eq
 801de28:	461e      	moveq	r6, r3
 801de2a:	2b10      	cmp	r3, #16
 801de2c:	9206      	str	r2, [sp, #24]
 801de2e:	461a      	mov	r2, r3
 801de30:	bfa8      	it	ge
 801de32:	2210      	movge	r2, #16
 801de34:	2b09      	cmp	r3, #9
 801de36:	ec59 8b17 	vmov	r8, r9, d7
 801de3a:	dd0c      	ble.n	801de56 <_strtod_l+0x3ce>
 801de3c:	4971      	ldr	r1, [pc, #452]	; (801e004 <_strtod_l+0x57c>)
 801de3e:	eddd 6a05 	vldr	s13, [sp, #20]
 801de42:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801de46:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 801de4a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 801de4e:	eea7 6b05 	vfma.f64	d6, d7, d5
 801de52:	ec59 8b16 	vmov	r8, r9, d6
 801de56:	2b0f      	cmp	r3, #15
 801de58:	dc37      	bgt.n	801deca <_strtod_l+0x442>
 801de5a:	9906      	ldr	r1, [sp, #24]
 801de5c:	2900      	cmp	r1, #0
 801de5e:	f43f ae4e 	beq.w	801dafe <_strtod_l+0x76>
 801de62:	dd23      	ble.n	801deac <_strtod_l+0x424>
 801de64:	2916      	cmp	r1, #22
 801de66:	dc0b      	bgt.n	801de80 <_strtod_l+0x3f8>
 801de68:	4b66      	ldr	r3, [pc, #408]	; (801e004 <_strtod_l+0x57c>)
 801de6a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 801de6e:	ed93 7b00 	vldr	d7, [r3]
 801de72:	ec49 8b16 	vmov	d6, r8, r9
 801de76:	ee27 7b06 	vmul.f64	d7, d7, d6
 801de7a:	ec59 8b17 	vmov	r8, r9, d7
 801de7e:	e63e      	b.n	801dafe <_strtod_l+0x76>
 801de80:	9806      	ldr	r0, [sp, #24]
 801de82:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 801de86:	4281      	cmp	r1, r0
 801de88:	db1f      	blt.n	801deca <_strtod_l+0x442>
 801de8a:	4a5e      	ldr	r2, [pc, #376]	; (801e004 <_strtod_l+0x57c>)
 801de8c:	f1c3 030f 	rsb	r3, r3, #15
 801de90:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 801de94:	ed91 7b00 	vldr	d7, [r1]
 801de98:	ec49 8b16 	vmov	d6, r8, r9
 801de9c:	1ac3      	subs	r3, r0, r3
 801de9e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801dea2:	ee27 7b06 	vmul.f64	d7, d7, d6
 801dea6:	ed92 6b00 	vldr	d6, [r2]
 801deaa:	e7e4      	b.n	801de76 <_strtod_l+0x3ee>
 801deac:	9906      	ldr	r1, [sp, #24]
 801deae:	3116      	adds	r1, #22
 801deb0:	db0b      	blt.n	801deca <_strtod_l+0x442>
 801deb2:	4b54      	ldr	r3, [pc, #336]	; (801e004 <_strtod_l+0x57c>)
 801deb4:	ebab 0505 	sub.w	r5, fp, r5
 801deb8:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801debc:	ed95 7b00 	vldr	d7, [r5]
 801dec0:	ec49 8b16 	vmov	d6, r8, r9
 801dec4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801dec8:	e7d7      	b.n	801de7a <_strtod_l+0x3f2>
 801deca:	9906      	ldr	r1, [sp, #24]
 801decc:	1a9a      	subs	r2, r3, r2
 801dece:	440a      	add	r2, r1
 801ded0:	2a00      	cmp	r2, #0
 801ded2:	dd6e      	ble.n	801dfb2 <_strtod_l+0x52a>
 801ded4:	f012 000f 	ands.w	r0, r2, #15
 801ded8:	d00a      	beq.n	801def0 <_strtod_l+0x468>
 801deda:	494a      	ldr	r1, [pc, #296]	; (801e004 <_strtod_l+0x57c>)
 801dedc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801dee0:	ed91 7b00 	vldr	d7, [r1]
 801dee4:	ec49 8b16 	vmov	d6, r8, r9
 801dee8:	ee27 7b06 	vmul.f64	d7, d7, d6
 801deec:	ec59 8b17 	vmov	r8, r9, d7
 801def0:	f032 020f 	bics.w	r2, r2, #15
 801def4:	d04e      	beq.n	801df94 <_strtod_l+0x50c>
 801def6:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 801defa:	dd22      	ble.n	801df42 <_strtod_l+0x4ba>
 801defc:	2500      	movs	r5, #0
 801defe:	462e      	mov	r6, r5
 801df00:	9507      	str	r5, [sp, #28]
 801df02:	462f      	mov	r7, r5
 801df04:	2322      	movs	r3, #34	; 0x22
 801df06:	f8df 9108 	ldr.w	r9, [pc, #264]	; 801e010 <_strtod_l+0x588>
 801df0a:	6023      	str	r3, [r4, #0]
 801df0c:	f04f 0800 	mov.w	r8, #0
 801df10:	9b07      	ldr	r3, [sp, #28]
 801df12:	2b00      	cmp	r3, #0
 801df14:	f43f adf3 	beq.w	801dafe <_strtod_l+0x76>
 801df18:	9912      	ldr	r1, [sp, #72]	; 0x48
 801df1a:	4620      	mov	r0, r4
 801df1c:	f7ff f930 	bl	801d180 <_Bfree>
 801df20:	4639      	mov	r1, r7
 801df22:	4620      	mov	r0, r4
 801df24:	f7ff f92c 	bl	801d180 <_Bfree>
 801df28:	4631      	mov	r1, r6
 801df2a:	4620      	mov	r0, r4
 801df2c:	f7ff f928 	bl	801d180 <_Bfree>
 801df30:	9907      	ldr	r1, [sp, #28]
 801df32:	4620      	mov	r0, r4
 801df34:	f7ff f924 	bl	801d180 <_Bfree>
 801df38:	4629      	mov	r1, r5
 801df3a:	4620      	mov	r0, r4
 801df3c:	f7ff f920 	bl	801d180 <_Bfree>
 801df40:	e5dd      	b.n	801dafe <_strtod_l+0x76>
 801df42:	2000      	movs	r0, #0
 801df44:	ec49 8b17 	vmov	d7, r8, r9
 801df48:	4f2f      	ldr	r7, [pc, #188]	; (801e008 <_strtod_l+0x580>)
 801df4a:	1112      	asrs	r2, r2, #4
 801df4c:	4601      	mov	r1, r0
 801df4e:	2a01      	cmp	r2, #1
 801df50:	dc23      	bgt.n	801df9a <_strtod_l+0x512>
 801df52:	b108      	cbz	r0, 801df58 <_strtod_l+0x4d0>
 801df54:	ec59 8b17 	vmov	r8, r9, d7
 801df58:	4a2b      	ldr	r2, [pc, #172]	; (801e008 <_strtod_l+0x580>)
 801df5a:	482c      	ldr	r0, [pc, #176]	; (801e00c <_strtod_l+0x584>)
 801df5c:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801df60:	ed92 7b00 	vldr	d7, [r2]
 801df64:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 801df68:	ec49 8b16 	vmov	d6, r8, r9
 801df6c:	4a28      	ldr	r2, [pc, #160]	; (801e010 <_strtod_l+0x588>)
 801df6e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801df72:	ee17 1a90 	vmov	r1, s15
 801df76:	400a      	ands	r2, r1
 801df78:	4282      	cmp	r2, r0
 801df7a:	ec59 8b17 	vmov	r8, r9, d7
 801df7e:	d8bd      	bhi.n	801defc <_strtod_l+0x474>
 801df80:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 801df84:	4282      	cmp	r2, r0
 801df86:	bf86      	itte	hi
 801df88:	f8df 9088 	ldrhi.w	r9, [pc, #136]	; 801e014 <_strtod_l+0x58c>
 801df8c:	f04f 38ff 	movhi.w	r8, #4294967295
 801df90:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 801df94:	2200      	movs	r2, #0
 801df96:	9205      	str	r2, [sp, #20]
 801df98:	e076      	b.n	801e088 <_strtod_l+0x600>
 801df9a:	f012 0f01 	tst.w	r2, #1
 801df9e:	d004      	beq.n	801dfaa <_strtod_l+0x522>
 801dfa0:	ed97 6b00 	vldr	d6, [r7]
 801dfa4:	2001      	movs	r0, #1
 801dfa6:	ee27 7b06 	vmul.f64	d7, d7, d6
 801dfaa:	3101      	adds	r1, #1
 801dfac:	1052      	asrs	r2, r2, #1
 801dfae:	3708      	adds	r7, #8
 801dfb0:	e7cd      	b.n	801df4e <_strtod_l+0x4c6>
 801dfb2:	d0ef      	beq.n	801df94 <_strtod_l+0x50c>
 801dfb4:	4252      	negs	r2, r2
 801dfb6:	f012 000f 	ands.w	r0, r2, #15
 801dfba:	d00a      	beq.n	801dfd2 <_strtod_l+0x54a>
 801dfbc:	4911      	ldr	r1, [pc, #68]	; (801e004 <_strtod_l+0x57c>)
 801dfbe:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801dfc2:	ed91 7b00 	vldr	d7, [r1]
 801dfc6:	ec49 8b16 	vmov	d6, r8, r9
 801dfca:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801dfce:	ec59 8b17 	vmov	r8, r9, d7
 801dfd2:	1112      	asrs	r2, r2, #4
 801dfd4:	d0de      	beq.n	801df94 <_strtod_l+0x50c>
 801dfd6:	2a1f      	cmp	r2, #31
 801dfd8:	dd1e      	ble.n	801e018 <_strtod_l+0x590>
 801dfda:	2500      	movs	r5, #0
 801dfdc:	462e      	mov	r6, r5
 801dfde:	9507      	str	r5, [sp, #28]
 801dfe0:	462f      	mov	r7, r5
 801dfe2:	2322      	movs	r3, #34	; 0x22
 801dfe4:	f04f 0800 	mov.w	r8, #0
 801dfe8:	f04f 0900 	mov.w	r9, #0
 801dfec:	6023      	str	r3, [r4, #0]
 801dfee:	e78f      	b.n	801df10 <_strtod_l+0x488>
 801dff0:	080208b5 	.word	0x080208b5
 801dff4:	08020adc 	.word	0x08020adc
 801dff8:	080208ad 	.word	0x080208ad
 801dffc:	080208e2 	.word	0x080208e2
 801e000:	08020c88 	.word	0x08020c88
 801e004:	080209f0 	.word	0x080209f0
 801e008:	080209c8 	.word	0x080209c8
 801e00c:	7ca00000 	.word	0x7ca00000
 801e010:	7ff00000 	.word	0x7ff00000
 801e014:	7fefffff 	.word	0x7fefffff
 801e018:	f012 0110 	ands.w	r1, r2, #16
 801e01c:	bf18      	it	ne
 801e01e:	216a      	movne	r1, #106	; 0x6a
 801e020:	9105      	str	r1, [sp, #20]
 801e022:	ec49 8b17 	vmov	d7, r8, r9
 801e026:	49be      	ldr	r1, [pc, #760]	; (801e320 <_strtod_l+0x898>)
 801e028:	2000      	movs	r0, #0
 801e02a:	07d7      	lsls	r7, r2, #31
 801e02c:	d504      	bpl.n	801e038 <_strtod_l+0x5b0>
 801e02e:	ed91 6b00 	vldr	d6, [r1]
 801e032:	2001      	movs	r0, #1
 801e034:	ee27 7b06 	vmul.f64	d7, d7, d6
 801e038:	1052      	asrs	r2, r2, #1
 801e03a:	f101 0108 	add.w	r1, r1, #8
 801e03e:	d1f4      	bne.n	801e02a <_strtod_l+0x5a2>
 801e040:	b108      	cbz	r0, 801e046 <_strtod_l+0x5be>
 801e042:	ec59 8b17 	vmov	r8, r9, d7
 801e046:	9a05      	ldr	r2, [sp, #20]
 801e048:	b1ba      	cbz	r2, 801e07a <_strtod_l+0x5f2>
 801e04a:	f3c9 510a 	ubfx	r1, r9, #20, #11
 801e04e:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 801e052:	2a00      	cmp	r2, #0
 801e054:	4648      	mov	r0, r9
 801e056:	dd10      	ble.n	801e07a <_strtod_l+0x5f2>
 801e058:	2a1f      	cmp	r2, #31
 801e05a:	f340 812c 	ble.w	801e2b6 <_strtod_l+0x82e>
 801e05e:	2a34      	cmp	r2, #52	; 0x34
 801e060:	bfde      	ittt	le
 801e062:	f04f 32ff 	movle.w	r2, #4294967295
 801e066:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 801e06a:	408a      	lslle	r2, r1
 801e06c:	f04f 0800 	mov.w	r8, #0
 801e070:	bfcc      	ite	gt
 801e072:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 801e076:	ea02 0900 	andle.w	r9, r2, r0
 801e07a:	ec49 8b17 	vmov	d7, r8, r9
 801e07e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801e082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e086:	d0a8      	beq.n	801dfda <_strtod_l+0x552>
 801e088:	9a07      	ldr	r2, [sp, #28]
 801e08a:	9200      	str	r2, [sp, #0]
 801e08c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801e08e:	4632      	mov	r2, r6
 801e090:	4620      	mov	r0, r4
 801e092:	f7ff f8dd 	bl	801d250 <__s2b>
 801e096:	9007      	str	r0, [sp, #28]
 801e098:	2800      	cmp	r0, #0
 801e09a:	f43f af2f 	beq.w	801defc <_strtod_l+0x474>
 801e09e:	9a06      	ldr	r2, [sp, #24]
 801e0a0:	2a00      	cmp	r2, #0
 801e0a2:	ebab 0305 	sub.w	r3, fp, r5
 801e0a6:	ed9f 9b96 	vldr	d9, [pc, #600]	; 801e300 <_strtod_l+0x878>
 801e0aa:	bfa8      	it	ge
 801e0ac:	2300      	movge	r3, #0
 801e0ae:	ed9f ab96 	vldr	d10, [pc, #600]	; 801e308 <_strtod_l+0x880>
 801e0b2:	ed9f bb97 	vldr	d11, [pc, #604]	; 801e310 <_strtod_l+0x888>
 801e0b6:	9309      	str	r3, [sp, #36]	; 0x24
 801e0b8:	2500      	movs	r5, #0
 801e0ba:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801e0be:	930c      	str	r3, [sp, #48]	; 0x30
 801e0c0:	462e      	mov	r6, r5
 801e0c2:	9b07      	ldr	r3, [sp, #28]
 801e0c4:	4620      	mov	r0, r4
 801e0c6:	6859      	ldr	r1, [r3, #4]
 801e0c8:	f7ff f81a 	bl	801d100 <_Balloc>
 801e0cc:	4607      	mov	r7, r0
 801e0ce:	2800      	cmp	r0, #0
 801e0d0:	f43f af18 	beq.w	801df04 <_strtod_l+0x47c>
 801e0d4:	9b07      	ldr	r3, [sp, #28]
 801e0d6:	691a      	ldr	r2, [r3, #16]
 801e0d8:	3202      	adds	r2, #2
 801e0da:	f103 010c 	add.w	r1, r3, #12
 801e0de:	0092      	lsls	r2, r2, #2
 801e0e0:	300c      	adds	r0, #12
 801e0e2:	f7fe f902 	bl	801c2ea <memcpy>
 801e0e6:	ec49 8b10 	vmov	d0, r8, r9
 801e0ea:	aa14      	add	r2, sp, #80	; 0x50
 801e0ec:	a913      	add	r1, sp, #76	; 0x4c
 801e0ee:	4620      	mov	r0, r4
 801e0f0:	f7ff fbe2 	bl	801d8b8 <__d2b>
 801e0f4:	ec49 8b18 	vmov	d8, r8, r9
 801e0f8:	9012      	str	r0, [sp, #72]	; 0x48
 801e0fa:	2800      	cmp	r0, #0
 801e0fc:	f43f af02 	beq.w	801df04 <_strtod_l+0x47c>
 801e100:	2101      	movs	r1, #1
 801e102:	4620      	mov	r0, r4
 801e104:	f7ff f93c 	bl	801d380 <__i2b>
 801e108:	4606      	mov	r6, r0
 801e10a:	2800      	cmp	r0, #0
 801e10c:	f43f aefa 	beq.w	801df04 <_strtod_l+0x47c>
 801e110:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801e112:	9914      	ldr	r1, [sp, #80]	; 0x50
 801e114:	2b00      	cmp	r3, #0
 801e116:	bfab      	itete	ge
 801e118:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 801e11a:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 801e11c:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 801e120:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 801e124:	bfac      	ite	ge
 801e126:	eb03 0b02 	addge.w	fp, r3, r2
 801e12a:	eba2 0a03 	sublt.w	sl, r2, r3
 801e12e:	9a05      	ldr	r2, [sp, #20]
 801e130:	1a9b      	subs	r3, r3, r2
 801e132:	440b      	add	r3, r1
 801e134:	4a7b      	ldr	r2, [pc, #492]	; (801e324 <_strtod_l+0x89c>)
 801e136:	3b01      	subs	r3, #1
 801e138:	4293      	cmp	r3, r2
 801e13a:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 801e13e:	f280 80cd 	bge.w	801e2dc <_strtod_l+0x854>
 801e142:	1ad2      	subs	r2, r2, r3
 801e144:	2a1f      	cmp	r2, #31
 801e146:	eba1 0102 	sub.w	r1, r1, r2
 801e14a:	f04f 0001 	mov.w	r0, #1
 801e14e:	f300 80b9 	bgt.w	801e2c4 <_strtod_l+0x83c>
 801e152:	fa00 f302 	lsl.w	r3, r0, r2
 801e156:	930b      	str	r3, [sp, #44]	; 0x2c
 801e158:	2300      	movs	r3, #0
 801e15a:	930a      	str	r3, [sp, #40]	; 0x28
 801e15c:	eb0b 0301 	add.w	r3, fp, r1
 801e160:	9a05      	ldr	r2, [sp, #20]
 801e162:	459b      	cmp	fp, r3
 801e164:	448a      	add	sl, r1
 801e166:	4492      	add	sl, r2
 801e168:	465a      	mov	r2, fp
 801e16a:	bfa8      	it	ge
 801e16c:	461a      	movge	r2, r3
 801e16e:	4552      	cmp	r2, sl
 801e170:	bfa8      	it	ge
 801e172:	4652      	movge	r2, sl
 801e174:	2a00      	cmp	r2, #0
 801e176:	bfc2      	ittt	gt
 801e178:	1a9b      	subgt	r3, r3, r2
 801e17a:	ebaa 0a02 	subgt.w	sl, sl, r2
 801e17e:	ebab 0b02 	subgt.w	fp, fp, r2
 801e182:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801e184:	2a00      	cmp	r2, #0
 801e186:	dd18      	ble.n	801e1ba <_strtod_l+0x732>
 801e188:	4631      	mov	r1, r6
 801e18a:	4620      	mov	r0, r4
 801e18c:	930f      	str	r3, [sp, #60]	; 0x3c
 801e18e:	f7ff f9b7 	bl	801d500 <__pow5mult>
 801e192:	4606      	mov	r6, r0
 801e194:	2800      	cmp	r0, #0
 801e196:	f43f aeb5 	beq.w	801df04 <_strtod_l+0x47c>
 801e19a:	4601      	mov	r1, r0
 801e19c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801e19e:	4620      	mov	r0, r4
 801e1a0:	f7ff f904 	bl	801d3ac <__multiply>
 801e1a4:	900e      	str	r0, [sp, #56]	; 0x38
 801e1a6:	2800      	cmp	r0, #0
 801e1a8:	f43f aeac 	beq.w	801df04 <_strtod_l+0x47c>
 801e1ac:	9912      	ldr	r1, [sp, #72]	; 0x48
 801e1ae:	4620      	mov	r0, r4
 801e1b0:	f7fe ffe6 	bl	801d180 <_Bfree>
 801e1b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801e1b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801e1b8:	9212      	str	r2, [sp, #72]	; 0x48
 801e1ba:	2b00      	cmp	r3, #0
 801e1bc:	f300 8093 	bgt.w	801e2e6 <_strtod_l+0x85e>
 801e1c0:	9b06      	ldr	r3, [sp, #24]
 801e1c2:	2b00      	cmp	r3, #0
 801e1c4:	dd08      	ble.n	801e1d8 <_strtod_l+0x750>
 801e1c6:	4639      	mov	r1, r7
 801e1c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801e1ca:	4620      	mov	r0, r4
 801e1cc:	f7ff f998 	bl	801d500 <__pow5mult>
 801e1d0:	4607      	mov	r7, r0
 801e1d2:	2800      	cmp	r0, #0
 801e1d4:	f43f ae96 	beq.w	801df04 <_strtod_l+0x47c>
 801e1d8:	f1ba 0f00 	cmp.w	sl, #0
 801e1dc:	dd08      	ble.n	801e1f0 <_strtod_l+0x768>
 801e1de:	4639      	mov	r1, r7
 801e1e0:	4652      	mov	r2, sl
 801e1e2:	4620      	mov	r0, r4
 801e1e4:	f7ff f9e6 	bl	801d5b4 <__lshift>
 801e1e8:	4607      	mov	r7, r0
 801e1ea:	2800      	cmp	r0, #0
 801e1ec:	f43f ae8a 	beq.w	801df04 <_strtod_l+0x47c>
 801e1f0:	f1bb 0f00 	cmp.w	fp, #0
 801e1f4:	dd08      	ble.n	801e208 <_strtod_l+0x780>
 801e1f6:	4631      	mov	r1, r6
 801e1f8:	465a      	mov	r2, fp
 801e1fa:	4620      	mov	r0, r4
 801e1fc:	f7ff f9da 	bl	801d5b4 <__lshift>
 801e200:	4606      	mov	r6, r0
 801e202:	2800      	cmp	r0, #0
 801e204:	f43f ae7e 	beq.w	801df04 <_strtod_l+0x47c>
 801e208:	9912      	ldr	r1, [sp, #72]	; 0x48
 801e20a:	463a      	mov	r2, r7
 801e20c:	4620      	mov	r0, r4
 801e20e:	f7ff fa59 	bl	801d6c4 <__mdiff>
 801e212:	4605      	mov	r5, r0
 801e214:	2800      	cmp	r0, #0
 801e216:	f43f ae75 	beq.w	801df04 <_strtod_l+0x47c>
 801e21a:	2300      	movs	r3, #0
 801e21c:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 801e220:	60c3      	str	r3, [r0, #12]
 801e222:	4631      	mov	r1, r6
 801e224:	f7ff fa32 	bl	801d68c <__mcmp>
 801e228:	2800      	cmp	r0, #0
 801e22a:	da7f      	bge.n	801e32c <_strtod_l+0x8a4>
 801e22c:	ea5a 0a08 	orrs.w	sl, sl, r8
 801e230:	f040 80a5 	bne.w	801e37e <_strtod_l+0x8f6>
 801e234:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801e238:	2b00      	cmp	r3, #0
 801e23a:	f040 80a0 	bne.w	801e37e <_strtod_l+0x8f6>
 801e23e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801e242:	0d1b      	lsrs	r3, r3, #20
 801e244:	051b      	lsls	r3, r3, #20
 801e246:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801e24a:	f240 8098 	bls.w	801e37e <_strtod_l+0x8f6>
 801e24e:	696b      	ldr	r3, [r5, #20]
 801e250:	b91b      	cbnz	r3, 801e25a <_strtod_l+0x7d2>
 801e252:	692b      	ldr	r3, [r5, #16]
 801e254:	2b01      	cmp	r3, #1
 801e256:	f340 8092 	ble.w	801e37e <_strtod_l+0x8f6>
 801e25a:	4629      	mov	r1, r5
 801e25c:	2201      	movs	r2, #1
 801e25e:	4620      	mov	r0, r4
 801e260:	f7ff f9a8 	bl	801d5b4 <__lshift>
 801e264:	4631      	mov	r1, r6
 801e266:	4605      	mov	r5, r0
 801e268:	f7ff fa10 	bl	801d68c <__mcmp>
 801e26c:	2800      	cmp	r0, #0
 801e26e:	f340 8086 	ble.w	801e37e <_strtod_l+0x8f6>
 801e272:	9905      	ldr	r1, [sp, #20]
 801e274:	4a2c      	ldr	r2, [pc, #176]	; (801e328 <_strtod_l+0x8a0>)
 801e276:	464b      	mov	r3, r9
 801e278:	2900      	cmp	r1, #0
 801e27a:	f000 809f 	beq.w	801e3bc <_strtod_l+0x934>
 801e27e:	ea02 0109 	and.w	r1, r2, r9
 801e282:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801e286:	f300 8099 	bgt.w	801e3bc <_strtod_l+0x934>
 801e28a:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801e28e:	f77f aea8 	ble.w	801dfe2 <_strtod_l+0x55a>
 801e292:	ed9f 7b21 	vldr	d7, [pc, #132]	; 801e318 <_strtod_l+0x890>
 801e296:	ec49 8b16 	vmov	d6, r8, r9
 801e29a:	4b23      	ldr	r3, [pc, #140]	; (801e328 <_strtod_l+0x8a0>)
 801e29c:	ee26 7b07 	vmul.f64	d7, d6, d7
 801e2a0:	ee17 2a90 	vmov	r2, s15
 801e2a4:	4013      	ands	r3, r2
 801e2a6:	ec59 8b17 	vmov	r8, r9, d7
 801e2aa:	2b00      	cmp	r3, #0
 801e2ac:	f47f ae34 	bne.w	801df18 <_strtod_l+0x490>
 801e2b0:	2322      	movs	r3, #34	; 0x22
 801e2b2:	6023      	str	r3, [r4, #0]
 801e2b4:	e630      	b.n	801df18 <_strtod_l+0x490>
 801e2b6:	f04f 31ff 	mov.w	r1, #4294967295
 801e2ba:	fa01 f202 	lsl.w	r2, r1, r2
 801e2be:	ea02 0808 	and.w	r8, r2, r8
 801e2c2:	e6da      	b.n	801e07a <_strtod_l+0x5f2>
 801e2c4:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 801e2c8:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 801e2cc:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 801e2d0:	33e2      	adds	r3, #226	; 0xe2
 801e2d2:	fa00 f303 	lsl.w	r3, r0, r3
 801e2d6:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 801e2da:	e73f      	b.n	801e15c <_strtod_l+0x6d4>
 801e2dc:	2200      	movs	r2, #0
 801e2de:	2301      	movs	r3, #1
 801e2e0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801e2e4:	e73a      	b.n	801e15c <_strtod_l+0x6d4>
 801e2e6:	9912      	ldr	r1, [sp, #72]	; 0x48
 801e2e8:	461a      	mov	r2, r3
 801e2ea:	4620      	mov	r0, r4
 801e2ec:	f7ff f962 	bl	801d5b4 <__lshift>
 801e2f0:	9012      	str	r0, [sp, #72]	; 0x48
 801e2f2:	2800      	cmp	r0, #0
 801e2f4:	f47f af64 	bne.w	801e1c0 <_strtod_l+0x738>
 801e2f8:	e604      	b.n	801df04 <_strtod_l+0x47c>
 801e2fa:	bf00      	nop
 801e2fc:	f3af 8000 	nop.w
 801e300:	94a03595 	.word	0x94a03595
 801e304:	3fcfffff 	.word	0x3fcfffff
 801e308:	94a03595 	.word	0x94a03595
 801e30c:	3fdfffff 	.word	0x3fdfffff
 801e310:	35afe535 	.word	0x35afe535
 801e314:	3fe00000 	.word	0x3fe00000
 801e318:	00000000 	.word	0x00000000
 801e31c:	39500000 	.word	0x39500000
 801e320:	08020af0 	.word	0x08020af0
 801e324:	fffffc02 	.word	0xfffffc02
 801e328:	7ff00000 	.word	0x7ff00000
 801e32c:	46cb      	mov	fp, r9
 801e32e:	d15f      	bne.n	801e3f0 <_strtod_l+0x968>
 801e330:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801e334:	f1ba 0f00 	cmp.w	sl, #0
 801e338:	d02a      	beq.n	801e390 <_strtod_l+0x908>
 801e33a:	4aa7      	ldr	r2, [pc, #668]	; (801e5d8 <_strtod_l+0xb50>)
 801e33c:	4293      	cmp	r3, r2
 801e33e:	d12b      	bne.n	801e398 <_strtod_l+0x910>
 801e340:	9b05      	ldr	r3, [sp, #20]
 801e342:	4642      	mov	r2, r8
 801e344:	b1fb      	cbz	r3, 801e386 <_strtod_l+0x8fe>
 801e346:	4ba5      	ldr	r3, [pc, #660]	; (801e5dc <_strtod_l+0xb54>)
 801e348:	ea09 0303 	and.w	r3, r9, r3
 801e34c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801e350:	f04f 31ff 	mov.w	r1, #4294967295
 801e354:	d81a      	bhi.n	801e38c <_strtod_l+0x904>
 801e356:	0d1b      	lsrs	r3, r3, #20
 801e358:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801e35c:	fa01 f303 	lsl.w	r3, r1, r3
 801e360:	429a      	cmp	r2, r3
 801e362:	d119      	bne.n	801e398 <_strtod_l+0x910>
 801e364:	4b9e      	ldr	r3, [pc, #632]	; (801e5e0 <_strtod_l+0xb58>)
 801e366:	459b      	cmp	fp, r3
 801e368:	d102      	bne.n	801e370 <_strtod_l+0x8e8>
 801e36a:	3201      	adds	r2, #1
 801e36c:	f43f adca 	beq.w	801df04 <_strtod_l+0x47c>
 801e370:	4b9a      	ldr	r3, [pc, #616]	; (801e5dc <_strtod_l+0xb54>)
 801e372:	ea0b 0303 	and.w	r3, fp, r3
 801e376:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 801e37a:	f04f 0800 	mov.w	r8, #0
 801e37e:	9b05      	ldr	r3, [sp, #20]
 801e380:	2b00      	cmp	r3, #0
 801e382:	d186      	bne.n	801e292 <_strtod_l+0x80a>
 801e384:	e5c8      	b.n	801df18 <_strtod_l+0x490>
 801e386:	f04f 33ff 	mov.w	r3, #4294967295
 801e38a:	e7e9      	b.n	801e360 <_strtod_l+0x8d8>
 801e38c:	460b      	mov	r3, r1
 801e38e:	e7e7      	b.n	801e360 <_strtod_l+0x8d8>
 801e390:	ea53 0308 	orrs.w	r3, r3, r8
 801e394:	f43f af6d 	beq.w	801e272 <_strtod_l+0x7ea>
 801e398:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801e39a:	b1cb      	cbz	r3, 801e3d0 <_strtod_l+0x948>
 801e39c:	ea13 0f0b 	tst.w	r3, fp
 801e3a0:	d0ed      	beq.n	801e37e <_strtod_l+0x8f6>
 801e3a2:	9a05      	ldr	r2, [sp, #20]
 801e3a4:	4640      	mov	r0, r8
 801e3a6:	4649      	mov	r1, r9
 801e3a8:	f1ba 0f00 	cmp.w	sl, #0
 801e3ac:	d014      	beq.n	801e3d8 <_strtod_l+0x950>
 801e3ae:	f7ff fb51 	bl	801da54 <sulp>
 801e3b2:	ee38 7b00 	vadd.f64	d7, d8, d0
 801e3b6:	ec59 8b17 	vmov	r8, r9, d7
 801e3ba:	e7e0      	b.n	801e37e <_strtod_l+0x8f6>
 801e3bc:	4013      	ands	r3, r2
 801e3be:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801e3c2:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 801e3c6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 801e3ca:	f04f 38ff 	mov.w	r8, #4294967295
 801e3ce:	e7d6      	b.n	801e37e <_strtod_l+0x8f6>
 801e3d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801e3d2:	ea13 0f08 	tst.w	r3, r8
 801e3d6:	e7e3      	b.n	801e3a0 <_strtod_l+0x918>
 801e3d8:	f7ff fb3c 	bl	801da54 <sulp>
 801e3dc:	ee38 0b40 	vsub.f64	d0, d8, d0
 801e3e0:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801e3e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e3e8:	ec59 8b10 	vmov	r8, r9, d0
 801e3ec:	d1c7      	bne.n	801e37e <_strtod_l+0x8f6>
 801e3ee:	e5f8      	b.n	801dfe2 <_strtod_l+0x55a>
 801e3f0:	4631      	mov	r1, r6
 801e3f2:	4628      	mov	r0, r5
 801e3f4:	f7ff faba 	bl	801d96c <__ratio>
 801e3f8:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 801e3fc:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801e400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e404:	d85f      	bhi.n	801e4c6 <_strtod_l+0xa3e>
 801e406:	f1ba 0f00 	cmp.w	sl, #0
 801e40a:	d166      	bne.n	801e4da <_strtod_l+0xa52>
 801e40c:	f1b8 0f00 	cmp.w	r8, #0
 801e410:	d14d      	bne.n	801e4ae <_strtod_l+0xa26>
 801e412:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801e416:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 801e41a:	2b00      	cmp	r3, #0
 801e41c:	d162      	bne.n	801e4e4 <_strtod_l+0xa5c>
 801e41e:	eeb4 0bcd 	vcmpe.f64	d0, d13
 801e422:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 801e426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e42a:	d401      	bmi.n	801e430 <_strtod_l+0x9a8>
 801e42c:	ee20 db0d 	vmul.f64	d13, d0, d13
 801e430:	eeb1 cb4d 	vneg.f64	d12, d13
 801e434:	4869      	ldr	r0, [pc, #420]	; (801e5dc <_strtod_l+0xb54>)
 801e436:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 801e5e8 <_strtod_l+0xb60>
 801e43a:	ea0b 0100 	and.w	r1, fp, r0
 801e43e:	4561      	cmp	r1, ip
 801e440:	ec53 2b1c 	vmov	r2, r3, d12
 801e444:	d17a      	bne.n	801e53c <_strtod_l+0xab4>
 801e446:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 801e44a:	ec49 8b10 	vmov	d0, r8, r9
 801e44e:	910a      	str	r1, [sp, #40]	; 0x28
 801e450:	f7ff f9c2 	bl	801d7d8 <__ulp>
 801e454:	ec49 8b1e 	vmov	d14, r8, r9
 801e458:	4860      	ldr	r0, [pc, #384]	; (801e5dc <_strtod_l+0xb54>)
 801e45a:	eea0 eb0c 	vfma.f64	d14, d0, d12
 801e45e:	ee1e 3a90 	vmov	r3, s29
 801e462:	4a60      	ldr	r2, [pc, #384]	; (801e5e4 <_strtod_l+0xb5c>)
 801e464:	990a      	ldr	r1, [sp, #40]	; 0x28
 801e466:	4018      	ands	r0, r3
 801e468:	4290      	cmp	r0, r2
 801e46a:	ec59 8b1e 	vmov	r8, r9, d14
 801e46e:	d93c      	bls.n	801e4ea <_strtod_l+0xa62>
 801e470:	ee18 2a90 	vmov	r2, s17
 801e474:	4b5a      	ldr	r3, [pc, #360]	; (801e5e0 <_strtod_l+0xb58>)
 801e476:	429a      	cmp	r2, r3
 801e478:	d104      	bne.n	801e484 <_strtod_l+0x9fc>
 801e47a:	ee18 3a10 	vmov	r3, s16
 801e47e:	3301      	adds	r3, #1
 801e480:	f43f ad40 	beq.w	801df04 <_strtod_l+0x47c>
 801e484:	f8df 9158 	ldr.w	r9, [pc, #344]	; 801e5e0 <_strtod_l+0xb58>
 801e488:	f04f 38ff 	mov.w	r8, #4294967295
 801e48c:	9912      	ldr	r1, [sp, #72]	; 0x48
 801e48e:	4620      	mov	r0, r4
 801e490:	f7fe fe76 	bl	801d180 <_Bfree>
 801e494:	4639      	mov	r1, r7
 801e496:	4620      	mov	r0, r4
 801e498:	f7fe fe72 	bl	801d180 <_Bfree>
 801e49c:	4631      	mov	r1, r6
 801e49e:	4620      	mov	r0, r4
 801e4a0:	f7fe fe6e 	bl	801d180 <_Bfree>
 801e4a4:	4629      	mov	r1, r5
 801e4a6:	4620      	mov	r0, r4
 801e4a8:	f7fe fe6a 	bl	801d180 <_Bfree>
 801e4ac:	e609      	b.n	801e0c2 <_strtod_l+0x63a>
 801e4ae:	f1b8 0f01 	cmp.w	r8, #1
 801e4b2:	d103      	bne.n	801e4bc <_strtod_l+0xa34>
 801e4b4:	f1b9 0f00 	cmp.w	r9, #0
 801e4b8:	f43f ad93 	beq.w	801dfe2 <_strtod_l+0x55a>
 801e4bc:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 801e4c0:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 801e4c4:	e7b6      	b.n	801e434 <_strtod_l+0x9ac>
 801e4c6:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 801e4ca:	ee20 db0d 	vmul.f64	d13, d0, d13
 801e4ce:	f1ba 0f00 	cmp.w	sl, #0
 801e4d2:	d0ad      	beq.n	801e430 <_strtod_l+0x9a8>
 801e4d4:	eeb0 cb4d 	vmov.f64	d12, d13
 801e4d8:	e7ac      	b.n	801e434 <_strtod_l+0x9ac>
 801e4da:	eeb7 cb00 	vmov.f64	d12, #112	; 0x3f800000  1.0
 801e4de:	eeb0 db4c 	vmov.f64	d13, d12
 801e4e2:	e7a7      	b.n	801e434 <_strtod_l+0x9ac>
 801e4e4:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 801e4e8:	e7a4      	b.n	801e434 <_strtod_l+0x9ac>
 801e4ea:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 801e4ee:	9b05      	ldr	r3, [sp, #20]
 801e4f0:	46cb      	mov	fp, r9
 801e4f2:	2b00      	cmp	r3, #0
 801e4f4:	d1ca      	bne.n	801e48c <_strtod_l+0xa04>
 801e4f6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801e4fa:	0d1b      	lsrs	r3, r3, #20
 801e4fc:	051b      	lsls	r3, r3, #20
 801e4fe:	4299      	cmp	r1, r3
 801e500:	d1c4      	bne.n	801e48c <_strtod_l+0xa04>
 801e502:	ec51 0b1d 	vmov	r0, r1, d13
 801e506:	f7e2 f93f 	bl	8000788 <__aeabi_d2lz>
 801e50a:	f7e2 f8f7 	bl	80006fc <__aeabi_l2d>
 801e50e:	f3c9 0b13 	ubfx	fp, r9, #0, #20
 801e512:	ec41 0b17 	vmov	d7, r0, r1
 801e516:	ea4b 0b08 	orr.w	fp, fp, r8
 801e51a:	ea5b 0b0a 	orrs.w	fp, fp, sl
 801e51e:	ee3d db47 	vsub.f64	d13, d13, d7
 801e522:	d03c      	beq.n	801e59e <_strtod_l+0xb16>
 801e524:	eeb4 dbca 	vcmpe.f64	d13, d10
 801e528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e52c:	f53f acf4 	bmi.w	801df18 <_strtod_l+0x490>
 801e530:	eeb4 dbcb 	vcmpe.f64	d13, d11
 801e534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e538:	dda8      	ble.n	801e48c <_strtod_l+0xa04>
 801e53a:	e4ed      	b.n	801df18 <_strtod_l+0x490>
 801e53c:	9805      	ldr	r0, [sp, #20]
 801e53e:	b1f0      	cbz	r0, 801e57e <_strtod_l+0xaf6>
 801e540:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 801e544:	d81b      	bhi.n	801e57e <_strtod_l+0xaf6>
 801e546:	ed9f 7b22 	vldr	d7, [pc, #136]	; 801e5d0 <_strtod_l+0xb48>
 801e54a:	eeb4 dbc7 	vcmpe.f64	d13, d7
 801e54e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e552:	d811      	bhi.n	801e578 <_strtod_l+0xaf0>
 801e554:	eebc dbcd 	vcvt.u32.f64	s26, d13
 801e558:	ee1d 3a10 	vmov	r3, s26
 801e55c:	2b01      	cmp	r3, #1
 801e55e:	bf38      	it	cc
 801e560:	2301      	movcc	r3, #1
 801e562:	ee0d 3a10 	vmov	s26, r3
 801e566:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 801e56a:	f1ba 0f00 	cmp.w	sl, #0
 801e56e:	d113      	bne.n	801e598 <_strtod_l+0xb10>
 801e570:	eeb1 7b4d 	vneg.f64	d7, d13
 801e574:	ec53 2b17 	vmov	r2, r3, d7
 801e578:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 801e57c:	1a43      	subs	r3, r0, r1
 801e57e:	eeb0 0b48 	vmov.f64	d0, d8
 801e582:	ec43 2b1c 	vmov	d12, r2, r3
 801e586:	910a      	str	r1, [sp, #40]	; 0x28
 801e588:	f7ff f926 	bl	801d7d8 <__ulp>
 801e58c:	990a      	ldr	r1, [sp, #40]	; 0x28
 801e58e:	eeac 8b00 	vfma.f64	d8, d12, d0
 801e592:	ec59 8b18 	vmov	r8, r9, d8
 801e596:	e7aa      	b.n	801e4ee <_strtod_l+0xa66>
 801e598:	eeb0 7b4d 	vmov.f64	d7, d13
 801e59c:	e7ea      	b.n	801e574 <_strtod_l+0xaec>
 801e59e:	eeb4 dbc9 	vcmpe.f64	d13, d9
 801e5a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e5a6:	f57f af71 	bpl.w	801e48c <_strtod_l+0xa04>
 801e5aa:	e4b5      	b.n	801df18 <_strtod_l+0x490>
 801e5ac:	2300      	movs	r3, #0
 801e5ae:	9308      	str	r3, [sp, #32]
 801e5b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801e5b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801e5b4:	6013      	str	r3, [r2, #0]
 801e5b6:	f7ff baa6 	b.w	801db06 <_strtod_l+0x7e>
 801e5ba:	2a65      	cmp	r2, #101	; 0x65
 801e5bc:	f43f aba2 	beq.w	801dd04 <_strtod_l+0x27c>
 801e5c0:	2a45      	cmp	r2, #69	; 0x45
 801e5c2:	f43f ab9f 	beq.w	801dd04 <_strtod_l+0x27c>
 801e5c6:	2101      	movs	r1, #1
 801e5c8:	f7ff bbd8 	b.w	801dd7c <_strtod_l+0x2f4>
 801e5cc:	f3af 8000 	nop.w
 801e5d0:	ffc00000 	.word	0xffc00000
 801e5d4:	41dfffff 	.word	0x41dfffff
 801e5d8:	000fffff 	.word	0x000fffff
 801e5dc:	7ff00000 	.word	0x7ff00000
 801e5e0:	7fefffff 	.word	0x7fefffff
 801e5e4:	7c9fffff 	.word	0x7c9fffff
 801e5e8:	7fe00000 	.word	0x7fe00000

0801e5ec <_strtod_r>:
 801e5ec:	4b01      	ldr	r3, [pc, #4]	; (801e5f4 <_strtod_r+0x8>)
 801e5ee:	f7ff ba4b 	b.w	801da88 <_strtod_l>
 801e5f2:	bf00      	nop
 801e5f4:	2400025c 	.word	0x2400025c

0801e5f8 <_strtol_l.constprop.0>:
 801e5f8:	2b01      	cmp	r3, #1
 801e5fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e5fe:	d001      	beq.n	801e604 <_strtol_l.constprop.0+0xc>
 801e600:	2b24      	cmp	r3, #36	; 0x24
 801e602:	d906      	bls.n	801e612 <_strtol_l.constprop.0+0x1a>
 801e604:	f7fd fe3c 	bl	801c280 <__errno>
 801e608:	2316      	movs	r3, #22
 801e60a:	6003      	str	r3, [r0, #0]
 801e60c:	2000      	movs	r0, #0
 801e60e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e612:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 801e6f8 <_strtol_l.constprop.0+0x100>
 801e616:	460d      	mov	r5, r1
 801e618:	462e      	mov	r6, r5
 801e61a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e61e:	f81c 7004 	ldrb.w	r7, [ip, r4]
 801e622:	f017 0708 	ands.w	r7, r7, #8
 801e626:	d1f7      	bne.n	801e618 <_strtol_l.constprop.0+0x20>
 801e628:	2c2d      	cmp	r4, #45	; 0x2d
 801e62a:	d132      	bne.n	801e692 <_strtol_l.constprop.0+0x9a>
 801e62c:	782c      	ldrb	r4, [r5, #0]
 801e62e:	2701      	movs	r7, #1
 801e630:	1cb5      	adds	r5, r6, #2
 801e632:	2b00      	cmp	r3, #0
 801e634:	d05b      	beq.n	801e6ee <_strtol_l.constprop.0+0xf6>
 801e636:	2b10      	cmp	r3, #16
 801e638:	d109      	bne.n	801e64e <_strtol_l.constprop.0+0x56>
 801e63a:	2c30      	cmp	r4, #48	; 0x30
 801e63c:	d107      	bne.n	801e64e <_strtol_l.constprop.0+0x56>
 801e63e:	782c      	ldrb	r4, [r5, #0]
 801e640:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801e644:	2c58      	cmp	r4, #88	; 0x58
 801e646:	d14d      	bne.n	801e6e4 <_strtol_l.constprop.0+0xec>
 801e648:	786c      	ldrb	r4, [r5, #1]
 801e64a:	2310      	movs	r3, #16
 801e64c:	3502      	adds	r5, #2
 801e64e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801e652:	f108 38ff 	add.w	r8, r8, #4294967295
 801e656:	f04f 0e00 	mov.w	lr, #0
 801e65a:	fbb8 f9f3 	udiv	r9, r8, r3
 801e65e:	4676      	mov	r6, lr
 801e660:	fb03 8a19 	mls	sl, r3, r9, r8
 801e664:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801e668:	f1bc 0f09 	cmp.w	ip, #9
 801e66c:	d816      	bhi.n	801e69c <_strtol_l.constprop.0+0xa4>
 801e66e:	4664      	mov	r4, ip
 801e670:	42a3      	cmp	r3, r4
 801e672:	dd24      	ble.n	801e6be <_strtol_l.constprop.0+0xc6>
 801e674:	f1be 3fff 	cmp.w	lr, #4294967295
 801e678:	d008      	beq.n	801e68c <_strtol_l.constprop.0+0x94>
 801e67a:	45b1      	cmp	r9, r6
 801e67c:	d31c      	bcc.n	801e6b8 <_strtol_l.constprop.0+0xc0>
 801e67e:	d101      	bne.n	801e684 <_strtol_l.constprop.0+0x8c>
 801e680:	45a2      	cmp	sl, r4
 801e682:	db19      	blt.n	801e6b8 <_strtol_l.constprop.0+0xc0>
 801e684:	fb06 4603 	mla	r6, r6, r3, r4
 801e688:	f04f 0e01 	mov.w	lr, #1
 801e68c:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e690:	e7e8      	b.n	801e664 <_strtol_l.constprop.0+0x6c>
 801e692:	2c2b      	cmp	r4, #43	; 0x2b
 801e694:	bf04      	itt	eq
 801e696:	782c      	ldrbeq	r4, [r5, #0]
 801e698:	1cb5      	addeq	r5, r6, #2
 801e69a:	e7ca      	b.n	801e632 <_strtol_l.constprop.0+0x3a>
 801e69c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801e6a0:	f1bc 0f19 	cmp.w	ip, #25
 801e6a4:	d801      	bhi.n	801e6aa <_strtol_l.constprop.0+0xb2>
 801e6a6:	3c37      	subs	r4, #55	; 0x37
 801e6a8:	e7e2      	b.n	801e670 <_strtol_l.constprop.0+0x78>
 801e6aa:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801e6ae:	f1bc 0f19 	cmp.w	ip, #25
 801e6b2:	d804      	bhi.n	801e6be <_strtol_l.constprop.0+0xc6>
 801e6b4:	3c57      	subs	r4, #87	; 0x57
 801e6b6:	e7db      	b.n	801e670 <_strtol_l.constprop.0+0x78>
 801e6b8:	f04f 3eff 	mov.w	lr, #4294967295
 801e6bc:	e7e6      	b.n	801e68c <_strtol_l.constprop.0+0x94>
 801e6be:	f1be 3fff 	cmp.w	lr, #4294967295
 801e6c2:	d105      	bne.n	801e6d0 <_strtol_l.constprop.0+0xd8>
 801e6c4:	2322      	movs	r3, #34	; 0x22
 801e6c6:	6003      	str	r3, [r0, #0]
 801e6c8:	4646      	mov	r6, r8
 801e6ca:	b942      	cbnz	r2, 801e6de <_strtol_l.constprop.0+0xe6>
 801e6cc:	4630      	mov	r0, r6
 801e6ce:	e79e      	b.n	801e60e <_strtol_l.constprop.0+0x16>
 801e6d0:	b107      	cbz	r7, 801e6d4 <_strtol_l.constprop.0+0xdc>
 801e6d2:	4276      	negs	r6, r6
 801e6d4:	2a00      	cmp	r2, #0
 801e6d6:	d0f9      	beq.n	801e6cc <_strtol_l.constprop.0+0xd4>
 801e6d8:	f1be 0f00 	cmp.w	lr, #0
 801e6dc:	d000      	beq.n	801e6e0 <_strtol_l.constprop.0+0xe8>
 801e6de:	1e69      	subs	r1, r5, #1
 801e6e0:	6011      	str	r1, [r2, #0]
 801e6e2:	e7f3      	b.n	801e6cc <_strtol_l.constprop.0+0xd4>
 801e6e4:	2430      	movs	r4, #48	; 0x30
 801e6e6:	2b00      	cmp	r3, #0
 801e6e8:	d1b1      	bne.n	801e64e <_strtol_l.constprop.0+0x56>
 801e6ea:	2308      	movs	r3, #8
 801e6ec:	e7af      	b.n	801e64e <_strtol_l.constprop.0+0x56>
 801e6ee:	2c30      	cmp	r4, #48	; 0x30
 801e6f0:	d0a5      	beq.n	801e63e <_strtol_l.constprop.0+0x46>
 801e6f2:	230a      	movs	r3, #10
 801e6f4:	e7ab      	b.n	801e64e <_strtol_l.constprop.0+0x56>
 801e6f6:	bf00      	nop
 801e6f8:	08020b19 	.word	0x08020b19

0801e6fc <_strtol_r>:
 801e6fc:	f7ff bf7c 	b.w	801e5f8 <_strtol_l.constprop.0>

0801e700 <__ssputs_r>:
 801e700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e704:	688e      	ldr	r6, [r1, #8]
 801e706:	461f      	mov	r7, r3
 801e708:	42be      	cmp	r6, r7
 801e70a:	680b      	ldr	r3, [r1, #0]
 801e70c:	4682      	mov	sl, r0
 801e70e:	460c      	mov	r4, r1
 801e710:	4690      	mov	r8, r2
 801e712:	d82c      	bhi.n	801e76e <__ssputs_r+0x6e>
 801e714:	898a      	ldrh	r2, [r1, #12]
 801e716:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801e71a:	d026      	beq.n	801e76a <__ssputs_r+0x6a>
 801e71c:	6965      	ldr	r5, [r4, #20]
 801e71e:	6909      	ldr	r1, [r1, #16]
 801e720:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801e724:	eba3 0901 	sub.w	r9, r3, r1
 801e728:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801e72c:	1c7b      	adds	r3, r7, #1
 801e72e:	444b      	add	r3, r9
 801e730:	106d      	asrs	r5, r5, #1
 801e732:	429d      	cmp	r5, r3
 801e734:	bf38      	it	cc
 801e736:	461d      	movcc	r5, r3
 801e738:	0553      	lsls	r3, r2, #21
 801e73a:	d527      	bpl.n	801e78c <__ssputs_r+0x8c>
 801e73c:	4629      	mov	r1, r5
 801e73e:	f7fe fc53 	bl	801cfe8 <_malloc_r>
 801e742:	4606      	mov	r6, r0
 801e744:	b360      	cbz	r0, 801e7a0 <__ssputs_r+0xa0>
 801e746:	6921      	ldr	r1, [r4, #16]
 801e748:	464a      	mov	r2, r9
 801e74a:	f7fd fdce 	bl	801c2ea <memcpy>
 801e74e:	89a3      	ldrh	r3, [r4, #12]
 801e750:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801e754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801e758:	81a3      	strh	r3, [r4, #12]
 801e75a:	6126      	str	r6, [r4, #16]
 801e75c:	6165      	str	r5, [r4, #20]
 801e75e:	444e      	add	r6, r9
 801e760:	eba5 0509 	sub.w	r5, r5, r9
 801e764:	6026      	str	r6, [r4, #0]
 801e766:	60a5      	str	r5, [r4, #8]
 801e768:	463e      	mov	r6, r7
 801e76a:	42be      	cmp	r6, r7
 801e76c:	d900      	bls.n	801e770 <__ssputs_r+0x70>
 801e76e:	463e      	mov	r6, r7
 801e770:	6820      	ldr	r0, [r4, #0]
 801e772:	4632      	mov	r2, r6
 801e774:	4641      	mov	r1, r8
 801e776:	f000 fd5c 	bl	801f232 <memmove>
 801e77a:	68a3      	ldr	r3, [r4, #8]
 801e77c:	1b9b      	subs	r3, r3, r6
 801e77e:	60a3      	str	r3, [r4, #8]
 801e780:	6823      	ldr	r3, [r4, #0]
 801e782:	4433      	add	r3, r6
 801e784:	6023      	str	r3, [r4, #0]
 801e786:	2000      	movs	r0, #0
 801e788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e78c:	462a      	mov	r2, r5
 801e78e:	f001 f934 	bl	801f9fa <_realloc_r>
 801e792:	4606      	mov	r6, r0
 801e794:	2800      	cmp	r0, #0
 801e796:	d1e0      	bne.n	801e75a <__ssputs_r+0x5a>
 801e798:	6921      	ldr	r1, [r4, #16]
 801e79a:	4650      	mov	r0, sl
 801e79c:	f7fe fbb0 	bl	801cf00 <_free_r>
 801e7a0:	230c      	movs	r3, #12
 801e7a2:	f8ca 3000 	str.w	r3, [sl]
 801e7a6:	89a3      	ldrh	r3, [r4, #12]
 801e7a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801e7ac:	81a3      	strh	r3, [r4, #12]
 801e7ae:	f04f 30ff 	mov.w	r0, #4294967295
 801e7b2:	e7e9      	b.n	801e788 <__ssputs_r+0x88>

0801e7b4 <_svfiprintf_r>:
 801e7b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e7b8:	4698      	mov	r8, r3
 801e7ba:	898b      	ldrh	r3, [r1, #12]
 801e7bc:	061b      	lsls	r3, r3, #24
 801e7be:	b09d      	sub	sp, #116	; 0x74
 801e7c0:	4607      	mov	r7, r0
 801e7c2:	460d      	mov	r5, r1
 801e7c4:	4614      	mov	r4, r2
 801e7c6:	d50e      	bpl.n	801e7e6 <_svfiprintf_r+0x32>
 801e7c8:	690b      	ldr	r3, [r1, #16]
 801e7ca:	b963      	cbnz	r3, 801e7e6 <_svfiprintf_r+0x32>
 801e7cc:	2140      	movs	r1, #64	; 0x40
 801e7ce:	f7fe fc0b 	bl	801cfe8 <_malloc_r>
 801e7d2:	6028      	str	r0, [r5, #0]
 801e7d4:	6128      	str	r0, [r5, #16]
 801e7d6:	b920      	cbnz	r0, 801e7e2 <_svfiprintf_r+0x2e>
 801e7d8:	230c      	movs	r3, #12
 801e7da:	603b      	str	r3, [r7, #0]
 801e7dc:	f04f 30ff 	mov.w	r0, #4294967295
 801e7e0:	e0d0      	b.n	801e984 <_svfiprintf_r+0x1d0>
 801e7e2:	2340      	movs	r3, #64	; 0x40
 801e7e4:	616b      	str	r3, [r5, #20]
 801e7e6:	2300      	movs	r3, #0
 801e7e8:	9309      	str	r3, [sp, #36]	; 0x24
 801e7ea:	2320      	movs	r3, #32
 801e7ec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801e7f0:	f8cd 800c 	str.w	r8, [sp, #12]
 801e7f4:	2330      	movs	r3, #48	; 0x30
 801e7f6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 801e99c <_svfiprintf_r+0x1e8>
 801e7fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801e7fe:	f04f 0901 	mov.w	r9, #1
 801e802:	4623      	mov	r3, r4
 801e804:	469a      	mov	sl, r3
 801e806:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e80a:	b10a      	cbz	r2, 801e810 <_svfiprintf_r+0x5c>
 801e80c:	2a25      	cmp	r2, #37	; 0x25
 801e80e:	d1f9      	bne.n	801e804 <_svfiprintf_r+0x50>
 801e810:	ebba 0b04 	subs.w	fp, sl, r4
 801e814:	d00b      	beq.n	801e82e <_svfiprintf_r+0x7a>
 801e816:	465b      	mov	r3, fp
 801e818:	4622      	mov	r2, r4
 801e81a:	4629      	mov	r1, r5
 801e81c:	4638      	mov	r0, r7
 801e81e:	f7ff ff6f 	bl	801e700 <__ssputs_r>
 801e822:	3001      	adds	r0, #1
 801e824:	f000 80a9 	beq.w	801e97a <_svfiprintf_r+0x1c6>
 801e828:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801e82a:	445a      	add	r2, fp
 801e82c:	9209      	str	r2, [sp, #36]	; 0x24
 801e82e:	f89a 3000 	ldrb.w	r3, [sl]
 801e832:	2b00      	cmp	r3, #0
 801e834:	f000 80a1 	beq.w	801e97a <_svfiprintf_r+0x1c6>
 801e838:	2300      	movs	r3, #0
 801e83a:	f04f 32ff 	mov.w	r2, #4294967295
 801e83e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801e842:	f10a 0a01 	add.w	sl, sl, #1
 801e846:	9304      	str	r3, [sp, #16]
 801e848:	9307      	str	r3, [sp, #28]
 801e84a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801e84e:	931a      	str	r3, [sp, #104]	; 0x68
 801e850:	4654      	mov	r4, sl
 801e852:	2205      	movs	r2, #5
 801e854:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e858:	4850      	ldr	r0, [pc, #320]	; (801e99c <_svfiprintf_r+0x1e8>)
 801e85a:	f7e1 fd69 	bl	8000330 <memchr>
 801e85e:	9a04      	ldr	r2, [sp, #16]
 801e860:	b9d8      	cbnz	r0, 801e89a <_svfiprintf_r+0xe6>
 801e862:	06d0      	lsls	r0, r2, #27
 801e864:	bf44      	itt	mi
 801e866:	2320      	movmi	r3, #32
 801e868:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801e86c:	0711      	lsls	r1, r2, #28
 801e86e:	bf44      	itt	mi
 801e870:	232b      	movmi	r3, #43	; 0x2b
 801e872:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801e876:	f89a 3000 	ldrb.w	r3, [sl]
 801e87a:	2b2a      	cmp	r3, #42	; 0x2a
 801e87c:	d015      	beq.n	801e8aa <_svfiprintf_r+0xf6>
 801e87e:	9a07      	ldr	r2, [sp, #28]
 801e880:	4654      	mov	r4, sl
 801e882:	2000      	movs	r0, #0
 801e884:	f04f 0c0a 	mov.w	ip, #10
 801e888:	4621      	mov	r1, r4
 801e88a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801e88e:	3b30      	subs	r3, #48	; 0x30
 801e890:	2b09      	cmp	r3, #9
 801e892:	d94d      	bls.n	801e930 <_svfiprintf_r+0x17c>
 801e894:	b1b0      	cbz	r0, 801e8c4 <_svfiprintf_r+0x110>
 801e896:	9207      	str	r2, [sp, #28]
 801e898:	e014      	b.n	801e8c4 <_svfiprintf_r+0x110>
 801e89a:	eba0 0308 	sub.w	r3, r0, r8
 801e89e:	fa09 f303 	lsl.w	r3, r9, r3
 801e8a2:	4313      	orrs	r3, r2
 801e8a4:	9304      	str	r3, [sp, #16]
 801e8a6:	46a2      	mov	sl, r4
 801e8a8:	e7d2      	b.n	801e850 <_svfiprintf_r+0x9c>
 801e8aa:	9b03      	ldr	r3, [sp, #12]
 801e8ac:	1d19      	adds	r1, r3, #4
 801e8ae:	681b      	ldr	r3, [r3, #0]
 801e8b0:	9103      	str	r1, [sp, #12]
 801e8b2:	2b00      	cmp	r3, #0
 801e8b4:	bfbb      	ittet	lt
 801e8b6:	425b      	neglt	r3, r3
 801e8b8:	f042 0202 	orrlt.w	r2, r2, #2
 801e8bc:	9307      	strge	r3, [sp, #28]
 801e8be:	9307      	strlt	r3, [sp, #28]
 801e8c0:	bfb8      	it	lt
 801e8c2:	9204      	strlt	r2, [sp, #16]
 801e8c4:	7823      	ldrb	r3, [r4, #0]
 801e8c6:	2b2e      	cmp	r3, #46	; 0x2e
 801e8c8:	d10c      	bne.n	801e8e4 <_svfiprintf_r+0x130>
 801e8ca:	7863      	ldrb	r3, [r4, #1]
 801e8cc:	2b2a      	cmp	r3, #42	; 0x2a
 801e8ce:	d134      	bne.n	801e93a <_svfiprintf_r+0x186>
 801e8d0:	9b03      	ldr	r3, [sp, #12]
 801e8d2:	1d1a      	adds	r2, r3, #4
 801e8d4:	681b      	ldr	r3, [r3, #0]
 801e8d6:	9203      	str	r2, [sp, #12]
 801e8d8:	2b00      	cmp	r3, #0
 801e8da:	bfb8      	it	lt
 801e8dc:	f04f 33ff 	movlt.w	r3, #4294967295
 801e8e0:	3402      	adds	r4, #2
 801e8e2:	9305      	str	r3, [sp, #20]
 801e8e4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801e9ac <_svfiprintf_r+0x1f8>
 801e8e8:	7821      	ldrb	r1, [r4, #0]
 801e8ea:	2203      	movs	r2, #3
 801e8ec:	4650      	mov	r0, sl
 801e8ee:	f7e1 fd1f 	bl	8000330 <memchr>
 801e8f2:	b138      	cbz	r0, 801e904 <_svfiprintf_r+0x150>
 801e8f4:	9b04      	ldr	r3, [sp, #16]
 801e8f6:	eba0 000a 	sub.w	r0, r0, sl
 801e8fa:	2240      	movs	r2, #64	; 0x40
 801e8fc:	4082      	lsls	r2, r0
 801e8fe:	4313      	orrs	r3, r2
 801e900:	3401      	adds	r4, #1
 801e902:	9304      	str	r3, [sp, #16]
 801e904:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e908:	4825      	ldr	r0, [pc, #148]	; (801e9a0 <_svfiprintf_r+0x1ec>)
 801e90a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801e90e:	2206      	movs	r2, #6
 801e910:	f7e1 fd0e 	bl	8000330 <memchr>
 801e914:	2800      	cmp	r0, #0
 801e916:	d038      	beq.n	801e98a <_svfiprintf_r+0x1d6>
 801e918:	4b22      	ldr	r3, [pc, #136]	; (801e9a4 <_svfiprintf_r+0x1f0>)
 801e91a:	bb1b      	cbnz	r3, 801e964 <_svfiprintf_r+0x1b0>
 801e91c:	9b03      	ldr	r3, [sp, #12]
 801e91e:	3307      	adds	r3, #7
 801e920:	f023 0307 	bic.w	r3, r3, #7
 801e924:	3308      	adds	r3, #8
 801e926:	9303      	str	r3, [sp, #12]
 801e928:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e92a:	4433      	add	r3, r6
 801e92c:	9309      	str	r3, [sp, #36]	; 0x24
 801e92e:	e768      	b.n	801e802 <_svfiprintf_r+0x4e>
 801e930:	fb0c 3202 	mla	r2, ip, r2, r3
 801e934:	460c      	mov	r4, r1
 801e936:	2001      	movs	r0, #1
 801e938:	e7a6      	b.n	801e888 <_svfiprintf_r+0xd4>
 801e93a:	2300      	movs	r3, #0
 801e93c:	3401      	adds	r4, #1
 801e93e:	9305      	str	r3, [sp, #20]
 801e940:	4619      	mov	r1, r3
 801e942:	f04f 0c0a 	mov.w	ip, #10
 801e946:	4620      	mov	r0, r4
 801e948:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e94c:	3a30      	subs	r2, #48	; 0x30
 801e94e:	2a09      	cmp	r2, #9
 801e950:	d903      	bls.n	801e95a <_svfiprintf_r+0x1a6>
 801e952:	2b00      	cmp	r3, #0
 801e954:	d0c6      	beq.n	801e8e4 <_svfiprintf_r+0x130>
 801e956:	9105      	str	r1, [sp, #20]
 801e958:	e7c4      	b.n	801e8e4 <_svfiprintf_r+0x130>
 801e95a:	fb0c 2101 	mla	r1, ip, r1, r2
 801e95e:	4604      	mov	r4, r0
 801e960:	2301      	movs	r3, #1
 801e962:	e7f0      	b.n	801e946 <_svfiprintf_r+0x192>
 801e964:	ab03      	add	r3, sp, #12
 801e966:	9300      	str	r3, [sp, #0]
 801e968:	462a      	mov	r2, r5
 801e96a:	4b0f      	ldr	r3, [pc, #60]	; (801e9a8 <_svfiprintf_r+0x1f4>)
 801e96c:	a904      	add	r1, sp, #16
 801e96e:	4638      	mov	r0, r7
 801e970:	f7fc fd32 	bl	801b3d8 <_printf_float>
 801e974:	1c42      	adds	r2, r0, #1
 801e976:	4606      	mov	r6, r0
 801e978:	d1d6      	bne.n	801e928 <_svfiprintf_r+0x174>
 801e97a:	89ab      	ldrh	r3, [r5, #12]
 801e97c:	065b      	lsls	r3, r3, #25
 801e97e:	f53f af2d 	bmi.w	801e7dc <_svfiprintf_r+0x28>
 801e982:	9809      	ldr	r0, [sp, #36]	; 0x24
 801e984:	b01d      	add	sp, #116	; 0x74
 801e986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e98a:	ab03      	add	r3, sp, #12
 801e98c:	9300      	str	r3, [sp, #0]
 801e98e:	462a      	mov	r2, r5
 801e990:	4b05      	ldr	r3, [pc, #20]	; (801e9a8 <_svfiprintf_r+0x1f4>)
 801e992:	a904      	add	r1, sp, #16
 801e994:	4638      	mov	r0, r7
 801e996:	f7fc ffa7 	bl	801b8e8 <_printf_i>
 801e99a:	e7eb      	b.n	801e974 <_svfiprintf_r+0x1c0>
 801e99c:	08020c19 	.word	0x08020c19
 801e9a0:	08020c23 	.word	0x08020c23
 801e9a4:	0801b3d9 	.word	0x0801b3d9
 801e9a8:	0801e701 	.word	0x0801e701
 801e9ac:	08020c1f 	.word	0x08020c1f

0801e9b0 <_sungetc_r>:
 801e9b0:	b538      	push	{r3, r4, r5, lr}
 801e9b2:	1c4b      	adds	r3, r1, #1
 801e9b4:	4614      	mov	r4, r2
 801e9b6:	d103      	bne.n	801e9c0 <_sungetc_r+0x10>
 801e9b8:	f04f 35ff 	mov.w	r5, #4294967295
 801e9bc:	4628      	mov	r0, r5
 801e9be:	bd38      	pop	{r3, r4, r5, pc}
 801e9c0:	8993      	ldrh	r3, [r2, #12]
 801e9c2:	f023 0320 	bic.w	r3, r3, #32
 801e9c6:	8193      	strh	r3, [r2, #12]
 801e9c8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801e9ca:	6852      	ldr	r2, [r2, #4]
 801e9cc:	b2cd      	uxtb	r5, r1
 801e9ce:	b18b      	cbz	r3, 801e9f4 <_sungetc_r+0x44>
 801e9d0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801e9d2:	4293      	cmp	r3, r2
 801e9d4:	dd08      	ble.n	801e9e8 <_sungetc_r+0x38>
 801e9d6:	6823      	ldr	r3, [r4, #0]
 801e9d8:	1e5a      	subs	r2, r3, #1
 801e9da:	6022      	str	r2, [r4, #0]
 801e9dc:	f803 5c01 	strb.w	r5, [r3, #-1]
 801e9e0:	6863      	ldr	r3, [r4, #4]
 801e9e2:	3301      	adds	r3, #1
 801e9e4:	6063      	str	r3, [r4, #4]
 801e9e6:	e7e9      	b.n	801e9bc <_sungetc_r+0xc>
 801e9e8:	4621      	mov	r1, r4
 801e9ea:	f000 fbe8 	bl	801f1be <__submore>
 801e9ee:	2800      	cmp	r0, #0
 801e9f0:	d0f1      	beq.n	801e9d6 <_sungetc_r+0x26>
 801e9f2:	e7e1      	b.n	801e9b8 <_sungetc_r+0x8>
 801e9f4:	6921      	ldr	r1, [r4, #16]
 801e9f6:	6823      	ldr	r3, [r4, #0]
 801e9f8:	b151      	cbz	r1, 801ea10 <_sungetc_r+0x60>
 801e9fa:	4299      	cmp	r1, r3
 801e9fc:	d208      	bcs.n	801ea10 <_sungetc_r+0x60>
 801e9fe:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801ea02:	42a9      	cmp	r1, r5
 801ea04:	d104      	bne.n	801ea10 <_sungetc_r+0x60>
 801ea06:	3b01      	subs	r3, #1
 801ea08:	3201      	adds	r2, #1
 801ea0a:	6023      	str	r3, [r4, #0]
 801ea0c:	6062      	str	r2, [r4, #4]
 801ea0e:	e7d5      	b.n	801e9bc <_sungetc_r+0xc>
 801ea10:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 801ea14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801ea18:	6363      	str	r3, [r4, #52]	; 0x34
 801ea1a:	2303      	movs	r3, #3
 801ea1c:	63a3      	str	r3, [r4, #56]	; 0x38
 801ea1e:	4623      	mov	r3, r4
 801ea20:	f803 5f46 	strb.w	r5, [r3, #70]!
 801ea24:	6023      	str	r3, [r4, #0]
 801ea26:	2301      	movs	r3, #1
 801ea28:	e7dc      	b.n	801e9e4 <_sungetc_r+0x34>

0801ea2a <__ssrefill_r>:
 801ea2a:	b510      	push	{r4, lr}
 801ea2c:	460c      	mov	r4, r1
 801ea2e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801ea30:	b169      	cbz	r1, 801ea4e <__ssrefill_r+0x24>
 801ea32:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801ea36:	4299      	cmp	r1, r3
 801ea38:	d001      	beq.n	801ea3e <__ssrefill_r+0x14>
 801ea3a:	f7fe fa61 	bl	801cf00 <_free_r>
 801ea3e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801ea40:	6063      	str	r3, [r4, #4]
 801ea42:	2000      	movs	r0, #0
 801ea44:	6360      	str	r0, [r4, #52]	; 0x34
 801ea46:	b113      	cbz	r3, 801ea4e <__ssrefill_r+0x24>
 801ea48:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801ea4a:	6023      	str	r3, [r4, #0]
 801ea4c:	bd10      	pop	{r4, pc}
 801ea4e:	6923      	ldr	r3, [r4, #16]
 801ea50:	6023      	str	r3, [r4, #0]
 801ea52:	2300      	movs	r3, #0
 801ea54:	6063      	str	r3, [r4, #4]
 801ea56:	89a3      	ldrh	r3, [r4, #12]
 801ea58:	f043 0320 	orr.w	r3, r3, #32
 801ea5c:	81a3      	strh	r3, [r4, #12]
 801ea5e:	f04f 30ff 	mov.w	r0, #4294967295
 801ea62:	e7f3      	b.n	801ea4c <__ssrefill_r+0x22>

0801ea64 <__ssvfiscanf_r>:
 801ea64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ea68:	460c      	mov	r4, r1
 801ea6a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 801ea6e:	2100      	movs	r1, #0
 801ea70:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 801ea74:	49a6      	ldr	r1, [pc, #664]	; (801ed10 <__ssvfiscanf_r+0x2ac>)
 801ea76:	91a0      	str	r1, [sp, #640]	; 0x280
 801ea78:	f10d 0804 	add.w	r8, sp, #4
 801ea7c:	49a5      	ldr	r1, [pc, #660]	; (801ed14 <__ssvfiscanf_r+0x2b0>)
 801ea7e:	4fa6      	ldr	r7, [pc, #664]	; (801ed18 <__ssvfiscanf_r+0x2b4>)
 801ea80:	f8df 9298 	ldr.w	r9, [pc, #664]	; 801ed1c <__ssvfiscanf_r+0x2b8>
 801ea84:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 801ea88:	4606      	mov	r6, r0
 801ea8a:	91a1      	str	r1, [sp, #644]	; 0x284
 801ea8c:	9300      	str	r3, [sp, #0]
 801ea8e:	7813      	ldrb	r3, [r2, #0]
 801ea90:	2b00      	cmp	r3, #0
 801ea92:	f000 815a 	beq.w	801ed4a <__ssvfiscanf_r+0x2e6>
 801ea96:	5cf9      	ldrb	r1, [r7, r3]
 801ea98:	f011 0108 	ands.w	r1, r1, #8
 801ea9c:	f102 0501 	add.w	r5, r2, #1
 801eaa0:	d019      	beq.n	801ead6 <__ssvfiscanf_r+0x72>
 801eaa2:	6863      	ldr	r3, [r4, #4]
 801eaa4:	2b00      	cmp	r3, #0
 801eaa6:	dd0f      	ble.n	801eac8 <__ssvfiscanf_r+0x64>
 801eaa8:	6823      	ldr	r3, [r4, #0]
 801eaaa:	781a      	ldrb	r2, [r3, #0]
 801eaac:	5cba      	ldrb	r2, [r7, r2]
 801eaae:	0712      	lsls	r2, r2, #28
 801eab0:	d401      	bmi.n	801eab6 <__ssvfiscanf_r+0x52>
 801eab2:	462a      	mov	r2, r5
 801eab4:	e7eb      	b.n	801ea8e <__ssvfiscanf_r+0x2a>
 801eab6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801eab8:	3201      	adds	r2, #1
 801eaba:	9245      	str	r2, [sp, #276]	; 0x114
 801eabc:	6862      	ldr	r2, [r4, #4]
 801eabe:	3301      	adds	r3, #1
 801eac0:	3a01      	subs	r2, #1
 801eac2:	6062      	str	r2, [r4, #4]
 801eac4:	6023      	str	r3, [r4, #0]
 801eac6:	e7ec      	b.n	801eaa2 <__ssvfiscanf_r+0x3e>
 801eac8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801eaca:	4621      	mov	r1, r4
 801eacc:	4630      	mov	r0, r6
 801eace:	4798      	blx	r3
 801ead0:	2800      	cmp	r0, #0
 801ead2:	d0e9      	beq.n	801eaa8 <__ssvfiscanf_r+0x44>
 801ead4:	e7ed      	b.n	801eab2 <__ssvfiscanf_r+0x4e>
 801ead6:	2b25      	cmp	r3, #37	; 0x25
 801ead8:	d012      	beq.n	801eb00 <__ssvfiscanf_r+0x9c>
 801eada:	469a      	mov	sl, r3
 801eadc:	6863      	ldr	r3, [r4, #4]
 801eade:	2b00      	cmp	r3, #0
 801eae0:	f340 8091 	ble.w	801ec06 <__ssvfiscanf_r+0x1a2>
 801eae4:	6822      	ldr	r2, [r4, #0]
 801eae6:	7813      	ldrb	r3, [r2, #0]
 801eae8:	4553      	cmp	r3, sl
 801eaea:	f040 812e 	bne.w	801ed4a <__ssvfiscanf_r+0x2e6>
 801eaee:	6863      	ldr	r3, [r4, #4]
 801eaf0:	3b01      	subs	r3, #1
 801eaf2:	6063      	str	r3, [r4, #4]
 801eaf4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801eaf6:	3201      	adds	r2, #1
 801eaf8:	3301      	adds	r3, #1
 801eafa:	6022      	str	r2, [r4, #0]
 801eafc:	9345      	str	r3, [sp, #276]	; 0x114
 801eafe:	e7d8      	b.n	801eab2 <__ssvfiscanf_r+0x4e>
 801eb00:	9141      	str	r1, [sp, #260]	; 0x104
 801eb02:	9143      	str	r1, [sp, #268]	; 0x10c
 801eb04:	7853      	ldrb	r3, [r2, #1]
 801eb06:	2b2a      	cmp	r3, #42	; 0x2a
 801eb08:	bf02      	ittt	eq
 801eb0a:	2310      	moveq	r3, #16
 801eb0c:	1c95      	addeq	r5, r2, #2
 801eb0e:	9341      	streq	r3, [sp, #260]	; 0x104
 801eb10:	220a      	movs	r2, #10
 801eb12:	46aa      	mov	sl, r5
 801eb14:	f81a 1b01 	ldrb.w	r1, [sl], #1
 801eb18:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 801eb1c:	2b09      	cmp	r3, #9
 801eb1e:	d91c      	bls.n	801eb5a <__ssvfiscanf_r+0xf6>
 801eb20:	487e      	ldr	r0, [pc, #504]	; (801ed1c <__ssvfiscanf_r+0x2b8>)
 801eb22:	2203      	movs	r2, #3
 801eb24:	f7e1 fc04 	bl	8000330 <memchr>
 801eb28:	b138      	cbz	r0, 801eb3a <__ssvfiscanf_r+0xd6>
 801eb2a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801eb2c:	eba0 0009 	sub.w	r0, r0, r9
 801eb30:	2301      	movs	r3, #1
 801eb32:	4083      	lsls	r3, r0
 801eb34:	4313      	orrs	r3, r2
 801eb36:	9341      	str	r3, [sp, #260]	; 0x104
 801eb38:	4655      	mov	r5, sl
 801eb3a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801eb3e:	2b78      	cmp	r3, #120	; 0x78
 801eb40:	d806      	bhi.n	801eb50 <__ssvfiscanf_r+0xec>
 801eb42:	2b57      	cmp	r3, #87	; 0x57
 801eb44:	d810      	bhi.n	801eb68 <__ssvfiscanf_r+0x104>
 801eb46:	2b25      	cmp	r3, #37	; 0x25
 801eb48:	d0c7      	beq.n	801eada <__ssvfiscanf_r+0x76>
 801eb4a:	d857      	bhi.n	801ebfc <__ssvfiscanf_r+0x198>
 801eb4c:	2b00      	cmp	r3, #0
 801eb4e:	d065      	beq.n	801ec1c <__ssvfiscanf_r+0x1b8>
 801eb50:	2303      	movs	r3, #3
 801eb52:	9347      	str	r3, [sp, #284]	; 0x11c
 801eb54:	230a      	movs	r3, #10
 801eb56:	9342      	str	r3, [sp, #264]	; 0x108
 801eb58:	e076      	b.n	801ec48 <__ssvfiscanf_r+0x1e4>
 801eb5a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801eb5c:	fb02 1103 	mla	r1, r2, r3, r1
 801eb60:	3930      	subs	r1, #48	; 0x30
 801eb62:	9143      	str	r1, [sp, #268]	; 0x10c
 801eb64:	4655      	mov	r5, sl
 801eb66:	e7d4      	b.n	801eb12 <__ssvfiscanf_r+0xae>
 801eb68:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 801eb6c:	2a20      	cmp	r2, #32
 801eb6e:	d8ef      	bhi.n	801eb50 <__ssvfiscanf_r+0xec>
 801eb70:	a101      	add	r1, pc, #4	; (adr r1, 801eb78 <__ssvfiscanf_r+0x114>)
 801eb72:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801eb76:	bf00      	nop
 801eb78:	0801ec2b 	.word	0x0801ec2b
 801eb7c:	0801eb51 	.word	0x0801eb51
 801eb80:	0801eb51 	.word	0x0801eb51
 801eb84:	0801ec89 	.word	0x0801ec89
 801eb88:	0801eb51 	.word	0x0801eb51
 801eb8c:	0801eb51 	.word	0x0801eb51
 801eb90:	0801eb51 	.word	0x0801eb51
 801eb94:	0801eb51 	.word	0x0801eb51
 801eb98:	0801eb51 	.word	0x0801eb51
 801eb9c:	0801eb51 	.word	0x0801eb51
 801eba0:	0801eb51 	.word	0x0801eb51
 801eba4:	0801ec9f 	.word	0x0801ec9f
 801eba8:	0801ec85 	.word	0x0801ec85
 801ebac:	0801ec03 	.word	0x0801ec03
 801ebb0:	0801ec03 	.word	0x0801ec03
 801ebb4:	0801ec03 	.word	0x0801ec03
 801ebb8:	0801eb51 	.word	0x0801eb51
 801ebbc:	0801ec41 	.word	0x0801ec41
 801ebc0:	0801eb51 	.word	0x0801eb51
 801ebc4:	0801eb51 	.word	0x0801eb51
 801ebc8:	0801eb51 	.word	0x0801eb51
 801ebcc:	0801eb51 	.word	0x0801eb51
 801ebd0:	0801ecaf 	.word	0x0801ecaf
 801ebd4:	0801ec7d 	.word	0x0801ec7d
 801ebd8:	0801ec23 	.word	0x0801ec23
 801ebdc:	0801eb51 	.word	0x0801eb51
 801ebe0:	0801eb51 	.word	0x0801eb51
 801ebe4:	0801ecab 	.word	0x0801ecab
 801ebe8:	0801eb51 	.word	0x0801eb51
 801ebec:	0801ec85 	.word	0x0801ec85
 801ebf0:	0801eb51 	.word	0x0801eb51
 801ebf4:	0801eb51 	.word	0x0801eb51
 801ebf8:	0801ec2b 	.word	0x0801ec2b
 801ebfc:	3b45      	subs	r3, #69	; 0x45
 801ebfe:	2b02      	cmp	r3, #2
 801ec00:	d8a6      	bhi.n	801eb50 <__ssvfiscanf_r+0xec>
 801ec02:	2305      	movs	r3, #5
 801ec04:	e01f      	b.n	801ec46 <__ssvfiscanf_r+0x1e2>
 801ec06:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801ec08:	4621      	mov	r1, r4
 801ec0a:	4630      	mov	r0, r6
 801ec0c:	4798      	blx	r3
 801ec0e:	2800      	cmp	r0, #0
 801ec10:	f43f af68 	beq.w	801eae4 <__ssvfiscanf_r+0x80>
 801ec14:	9844      	ldr	r0, [sp, #272]	; 0x110
 801ec16:	2800      	cmp	r0, #0
 801ec18:	f040 808d 	bne.w	801ed36 <__ssvfiscanf_r+0x2d2>
 801ec1c:	f04f 30ff 	mov.w	r0, #4294967295
 801ec20:	e08f      	b.n	801ed42 <__ssvfiscanf_r+0x2de>
 801ec22:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801ec24:	f042 0220 	orr.w	r2, r2, #32
 801ec28:	9241      	str	r2, [sp, #260]	; 0x104
 801ec2a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801ec2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801ec30:	9241      	str	r2, [sp, #260]	; 0x104
 801ec32:	2210      	movs	r2, #16
 801ec34:	2b6f      	cmp	r3, #111	; 0x6f
 801ec36:	9242      	str	r2, [sp, #264]	; 0x108
 801ec38:	bf34      	ite	cc
 801ec3a:	2303      	movcc	r3, #3
 801ec3c:	2304      	movcs	r3, #4
 801ec3e:	e002      	b.n	801ec46 <__ssvfiscanf_r+0x1e2>
 801ec40:	2300      	movs	r3, #0
 801ec42:	9342      	str	r3, [sp, #264]	; 0x108
 801ec44:	2303      	movs	r3, #3
 801ec46:	9347      	str	r3, [sp, #284]	; 0x11c
 801ec48:	6863      	ldr	r3, [r4, #4]
 801ec4a:	2b00      	cmp	r3, #0
 801ec4c:	dd3d      	ble.n	801ecca <__ssvfiscanf_r+0x266>
 801ec4e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801ec50:	0659      	lsls	r1, r3, #25
 801ec52:	d404      	bmi.n	801ec5e <__ssvfiscanf_r+0x1fa>
 801ec54:	6823      	ldr	r3, [r4, #0]
 801ec56:	781a      	ldrb	r2, [r3, #0]
 801ec58:	5cba      	ldrb	r2, [r7, r2]
 801ec5a:	0712      	lsls	r2, r2, #28
 801ec5c:	d43c      	bmi.n	801ecd8 <__ssvfiscanf_r+0x274>
 801ec5e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801ec60:	2b02      	cmp	r3, #2
 801ec62:	dc4b      	bgt.n	801ecfc <__ssvfiscanf_r+0x298>
 801ec64:	466b      	mov	r3, sp
 801ec66:	4622      	mov	r2, r4
 801ec68:	a941      	add	r1, sp, #260	; 0x104
 801ec6a:	4630      	mov	r0, r6
 801ec6c:	f000 f872 	bl	801ed54 <_scanf_chars>
 801ec70:	2801      	cmp	r0, #1
 801ec72:	d06a      	beq.n	801ed4a <__ssvfiscanf_r+0x2e6>
 801ec74:	2802      	cmp	r0, #2
 801ec76:	f47f af1c 	bne.w	801eab2 <__ssvfiscanf_r+0x4e>
 801ec7a:	e7cb      	b.n	801ec14 <__ssvfiscanf_r+0x1b0>
 801ec7c:	2308      	movs	r3, #8
 801ec7e:	9342      	str	r3, [sp, #264]	; 0x108
 801ec80:	2304      	movs	r3, #4
 801ec82:	e7e0      	b.n	801ec46 <__ssvfiscanf_r+0x1e2>
 801ec84:	220a      	movs	r2, #10
 801ec86:	e7d5      	b.n	801ec34 <__ssvfiscanf_r+0x1d0>
 801ec88:	4629      	mov	r1, r5
 801ec8a:	4640      	mov	r0, r8
 801ec8c:	f000 fa5e 	bl	801f14c <__sccl>
 801ec90:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801ec92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ec96:	9341      	str	r3, [sp, #260]	; 0x104
 801ec98:	4605      	mov	r5, r0
 801ec9a:	2301      	movs	r3, #1
 801ec9c:	e7d3      	b.n	801ec46 <__ssvfiscanf_r+0x1e2>
 801ec9e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801eca0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801eca4:	9341      	str	r3, [sp, #260]	; 0x104
 801eca6:	2300      	movs	r3, #0
 801eca8:	e7cd      	b.n	801ec46 <__ssvfiscanf_r+0x1e2>
 801ecaa:	2302      	movs	r3, #2
 801ecac:	e7cb      	b.n	801ec46 <__ssvfiscanf_r+0x1e2>
 801ecae:	9841      	ldr	r0, [sp, #260]	; 0x104
 801ecb0:	06c3      	lsls	r3, r0, #27
 801ecb2:	f53f aefe 	bmi.w	801eab2 <__ssvfiscanf_r+0x4e>
 801ecb6:	9b00      	ldr	r3, [sp, #0]
 801ecb8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801ecba:	1d19      	adds	r1, r3, #4
 801ecbc:	9100      	str	r1, [sp, #0]
 801ecbe:	681b      	ldr	r3, [r3, #0]
 801ecc0:	07c0      	lsls	r0, r0, #31
 801ecc2:	bf4c      	ite	mi
 801ecc4:	801a      	strhmi	r2, [r3, #0]
 801ecc6:	601a      	strpl	r2, [r3, #0]
 801ecc8:	e6f3      	b.n	801eab2 <__ssvfiscanf_r+0x4e>
 801ecca:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801eccc:	4621      	mov	r1, r4
 801ecce:	4630      	mov	r0, r6
 801ecd0:	4798      	blx	r3
 801ecd2:	2800      	cmp	r0, #0
 801ecd4:	d0bb      	beq.n	801ec4e <__ssvfiscanf_r+0x1ea>
 801ecd6:	e79d      	b.n	801ec14 <__ssvfiscanf_r+0x1b0>
 801ecd8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801ecda:	3201      	adds	r2, #1
 801ecdc:	9245      	str	r2, [sp, #276]	; 0x114
 801ecde:	6862      	ldr	r2, [r4, #4]
 801ece0:	3a01      	subs	r2, #1
 801ece2:	2a00      	cmp	r2, #0
 801ece4:	6062      	str	r2, [r4, #4]
 801ece6:	dd02      	ble.n	801ecee <__ssvfiscanf_r+0x28a>
 801ece8:	3301      	adds	r3, #1
 801ecea:	6023      	str	r3, [r4, #0]
 801ecec:	e7b2      	b.n	801ec54 <__ssvfiscanf_r+0x1f0>
 801ecee:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801ecf0:	4621      	mov	r1, r4
 801ecf2:	4630      	mov	r0, r6
 801ecf4:	4798      	blx	r3
 801ecf6:	2800      	cmp	r0, #0
 801ecf8:	d0ac      	beq.n	801ec54 <__ssvfiscanf_r+0x1f0>
 801ecfa:	e78b      	b.n	801ec14 <__ssvfiscanf_r+0x1b0>
 801ecfc:	2b04      	cmp	r3, #4
 801ecfe:	dc0f      	bgt.n	801ed20 <__ssvfiscanf_r+0x2bc>
 801ed00:	466b      	mov	r3, sp
 801ed02:	4622      	mov	r2, r4
 801ed04:	a941      	add	r1, sp, #260	; 0x104
 801ed06:	4630      	mov	r0, r6
 801ed08:	f000 f87e 	bl	801ee08 <_scanf_i>
 801ed0c:	e7b0      	b.n	801ec70 <__ssvfiscanf_r+0x20c>
 801ed0e:	bf00      	nop
 801ed10:	0801e9b1 	.word	0x0801e9b1
 801ed14:	0801ea2b 	.word	0x0801ea2b
 801ed18:	08020b19 	.word	0x08020b19
 801ed1c:	08020c1f 	.word	0x08020c1f
 801ed20:	4b0b      	ldr	r3, [pc, #44]	; (801ed50 <__ssvfiscanf_r+0x2ec>)
 801ed22:	2b00      	cmp	r3, #0
 801ed24:	f43f aec5 	beq.w	801eab2 <__ssvfiscanf_r+0x4e>
 801ed28:	466b      	mov	r3, sp
 801ed2a:	4622      	mov	r2, r4
 801ed2c:	a941      	add	r1, sp, #260	; 0x104
 801ed2e:	4630      	mov	r0, r6
 801ed30:	f7fc fefc 	bl	801bb2c <_scanf_float>
 801ed34:	e79c      	b.n	801ec70 <__ssvfiscanf_r+0x20c>
 801ed36:	89a3      	ldrh	r3, [r4, #12]
 801ed38:	f013 0f40 	tst.w	r3, #64	; 0x40
 801ed3c:	bf18      	it	ne
 801ed3e:	f04f 30ff 	movne.w	r0, #4294967295
 801ed42:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 801ed46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ed4a:	9844      	ldr	r0, [sp, #272]	; 0x110
 801ed4c:	e7f9      	b.n	801ed42 <__ssvfiscanf_r+0x2de>
 801ed4e:	bf00      	nop
 801ed50:	0801bb2d 	.word	0x0801bb2d

0801ed54 <_scanf_chars>:
 801ed54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ed58:	4615      	mov	r5, r2
 801ed5a:	688a      	ldr	r2, [r1, #8]
 801ed5c:	4680      	mov	r8, r0
 801ed5e:	460c      	mov	r4, r1
 801ed60:	b932      	cbnz	r2, 801ed70 <_scanf_chars+0x1c>
 801ed62:	698a      	ldr	r2, [r1, #24]
 801ed64:	2a00      	cmp	r2, #0
 801ed66:	bf0c      	ite	eq
 801ed68:	2201      	moveq	r2, #1
 801ed6a:	f04f 32ff 	movne.w	r2, #4294967295
 801ed6e:	608a      	str	r2, [r1, #8]
 801ed70:	6822      	ldr	r2, [r4, #0]
 801ed72:	f8df 9090 	ldr.w	r9, [pc, #144]	; 801ee04 <_scanf_chars+0xb0>
 801ed76:	06d1      	lsls	r1, r2, #27
 801ed78:	bf5f      	itttt	pl
 801ed7a:	681a      	ldrpl	r2, [r3, #0]
 801ed7c:	1d11      	addpl	r1, r2, #4
 801ed7e:	6019      	strpl	r1, [r3, #0]
 801ed80:	6816      	ldrpl	r6, [r2, #0]
 801ed82:	2700      	movs	r7, #0
 801ed84:	69a0      	ldr	r0, [r4, #24]
 801ed86:	b188      	cbz	r0, 801edac <_scanf_chars+0x58>
 801ed88:	2801      	cmp	r0, #1
 801ed8a:	d107      	bne.n	801ed9c <_scanf_chars+0x48>
 801ed8c:	682a      	ldr	r2, [r5, #0]
 801ed8e:	7811      	ldrb	r1, [r2, #0]
 801ed90:	6962      	ldr	r2, [r4, #20]
 801ed92:	5c52      	ldrb	r2, [r2, r1]
 801ed94:	b952      	cbnz	r2, 801edac <_scanf_chars+0x58>
 801ed96:	2f00      	cmp	r7, #0
 801ed98:	d031      	beq.n	801edfe <_scanf_chars+0xaa>
 801ed9a:	e022      	b.n	801ede2 <_scanf_chars+0x8e>
 801ed9c:	2802      	cmp	r0, #2
 801ed9e:	d120      	bne.n	801ede2 <_scanf_chars+0x8e>
 801eda0:	682b      	ldr	r3, [r5, #0]
 801eda2:	781b      	ldrb	r3, [r3, #0]
 801eda4:	f819 3003 	ldrb.w	r3, [r9, r3]
 801eda8:	071b      	lsls	r3, r3, #28
 801edaa:	d41a      	bmi.n	801ede2 <_scanf_chars+0x8e>
 801edac:	6823      	ldr	r3, [r4, #0]
 801edae:	06da      	lsls	r2, r3, #27
 801edb0:	bf5e      	ittt	pl
 801edb2:	682b      	ldrpl	r3, [r5, #0]
 801edb4:	781b      	ldrbpl	r3, [r3, #0]
 801edb6:	f806 3b01 	strbpl.w	r3, [r6], #1
 801edba:	682a      	ldr	r2, [r5, #0]
 801edbc:	686b      	ldr	r3, [r5, #4]
 801edbe:	3201      	adds	r2, #1
 801edc0:	602a      	str	r2, [r5, #0]
 801edc2:	68a2      	ldr	r2, [r4, #8]
 801edc4:	3b01      	subs	r3, #1
 801edc6:	3a01      	subs	r2, #1
 801edc8:	606b      	str	r3, [r5, #4]
 801edca:	3701      	adds	r7, #1
 801edcc:	60a2      	str	r2, [r4, #8]
 801edce:	b142      	cbz	r2, 801ede2 <_scanf_chars+0x8e>
 801edd0:	2b00      	cmp	r3, #0
 801edd2:	dcd7      	bgt.n	801ed84 <_scanf_chars+0x30>
 801edd4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801edd8:	4629      	mov	r1, r5
 801edda:	4640      	mov	r0, r8
 801eddc:	4798      	blx	r3
 801edde:	2800      	cmp	r0, #0
 801ede0:	d0d0      	beq.n	801ed84 <_scanf_chars+0x30>
 801ede2:	6823      	ldr	r3, [r4, #0]
 801ede4:	f013 0310 	ands.w	r3, r3, #16
 801ede8:	d105      	bne.n	801edf6 <_scanf_chars+0xa2>
 801edea:	68e2      	ldr	r2, [r4, #12]
 801edec:	3201      	adds	r2, #1
 801edee:	60e2      	str	r2, [r4, #12]
 801edf0:	69a2      	ldr	r2, [r4, #24]
 801edf2:	b102      	cbz	r2, 801edf6 <_scanf_chars+0xa2>
 801edf4:	7033      	strb	r3, [r6, #0]
 801edf6:	6923      	ldr	r3, [r4, #16]
 801edf8:	443b      	add	r3, r7
 801edfa:	6123      	str	r3, [r4, #16]
 801edfc:	2000      	movs	r0, #0
 801edfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ee02:	bf00      	nop
 801ee04:	08020b19 	.word	0x08020b19

0801ee08 <_scanf_i>:
 801ee08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ee0c:	4698      	mov	r8, r3
 801ee0e:	4b74      	ldr	r3, [pc, #464]	; (801efe0 <_scanf_i+0x1d8>)
 801ee10:	460c      	mov	r4, r1
 801ee12:	4682      	mov	sl, r0
 801ee14:	4616      	mov	r6, r2
 801ee16:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801ee1a:	b087      	sub	sp, #28
 801ee1c:	ab03      	add	r3, sp, #12
 801ee1e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801ee22:	4b70      	ldr	r3, [pc, #448]	; (801efe4 <_scanf_i+0x1dc>)
 801ee24:	69a1      	ldr	r1, [r4, #24]
 801ee26:	4a70      	ldr	r2, [pc, #448]	; (801efe8 <_scanf_i+0x1e0>)
 801ee28:	2903      	cmp	r1, #3
 801ee2a:	bf18      	it	ne
 801ee2c:	461a      	movne	r2, r3
 801ee2e:	68a3      	ldr	r3, [r4, #8]
 801ee30:	9201      	str	r2, [sp, #4]
 801ee32:	1e5a      	subs	r2, r3, #1
 801ee34:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801ee38:	bf88      	it	hi
 801ee3a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801ee3e:	4627      	mov	r7, r4
 801ee40:	bf82      	ittt	hi
 801ee42:	eb03 0905 	addhi.w	r9, r3, r5
 801ee46:	f240 135d 	movwhi	r3, #349	; 0x15d
 801ee4a:	60a3      	strhi	r3, [r4, #8]
 801ee4c:	f857 3b1c 	ldr.w	r3, [r7], #28
 801ee50:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801ee54:	bf98      	it	ls
 801ee56:	f04f 0900 	movls.w	r9, #0
 801ee5a:	6023      	str	r3, [r4, #0]
 801ee5c:	463d      	mov	r5, r7
 801ee5e:	f04f 0b00 	mov.w	fp, #0
 801ee62:	6831      	ldr	r1, [r6, #0]
 801ee64:	ab03      	add	r3, sp, #12
 801ee66:	7809      	ldrb	r1, [r1, #0]
 801ee68:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801ee6c:	2202      	movs	r2, #2
 801ee6e:	f7e1 fa5f 	bl	8000330 <memchr>
 801ee72:	b328      	cbz	r0, 801eec0 <_scanf_i+0xb8>
 801ee74:	f1bb 0f01 	cmp.w	fp, #1
 801ee78:	d159      	bne.n	801ef2e <_scanf_i+0x126>
 801ee7a:	6862      	ldr	r2, [r4, #4]
 801ee7c:	b92a      	cbnz	r2, 801ee8a <_scanf_i+0x82>
 801ee7e:	6822      	ldr	r2, [r4, #0]
 801ee80:	2308      	movs	r3, #8
 801ee82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801ee86:	6063      	str	r3, [r4, #4]
 801ee88:	6022      	str	r2, [r4, #0]
 801ee8a:	6822      	ldr	r2, [r4, #0]
 801ee8c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 801ee90:	6022      	str	r2, [r4, #0]
 801ee92:	68a2      	ldr	r2, [r4, #8]
 801ee94:	1e51      	subs	r1, r2, #1
 801ee96:	60a1      	str	r1, [r4, #8]
 801ee98:	b192      	cbz	r2, 801eec0 <_scanf_i+0xb8>
 801ee9a:	6832      	ldr	r2, [r6, #0]
 801ee9c:	1c51      	adds	r1, r2, #1
 801ee9e:	6031      	str	r1, [r6, #0]
 801eea0:	7812      	ldrb	r2, [r2, #0]
 801eea2:	f805 2b01 	strb.w	r2, [r5], #1
 801eea6:	6872      	ldr	r2, [r6, #4]
 801eea8:	3a01      	subs	r2, #1
 801eeaa:	2a00      	cmp	r2, #0
 801eeac:	6072      	str	r2, [r6, #4]
 801eeae:	dc07      	bgt.n	801eec0 <_scanf_i+0xb8>
 801eeb0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 801eeb4:	4631      	mov	r1, r6
 801eeb6:	4650      	mov	r0, sl
 801eeb8:	4790      	blx	r2
 801eeba:	2800      	cmp	r0, #0
 801eebc:	f040 8085 	bne.w	801efca <_scanf_i+0x1c2>
 801eec0:	f10b 0b01 	add.w	fp, fp, #1
 801eec4:	f1bb 0f03 	cmp.w	fp, #3
 801eec8:	d1cb      	bne.n	801ee62 <_scanf_i+0x5a>
 801eeca:	6863      	ldr	r3, [r4, #4]
 801eecc:	b90b      	cbnz	r3, 801eed2 <_scanf_i+0xca>
 801eece:	230a      	movs	r3, #10
 801eed0:	6063      	str	r3, [r4, #4]
 801eed2:	6863      	ldr	r3, [r4, #4]
 801eed4:	4945      	ldr	r1, [pc, #276]	; (801efec <_scanf_i+0x1e4>)
 801eed6:	6960      	ldr	r0, [r4, #20]
 801eed8:	1ac9      	subs	r1, r1, r3
 801eeda:	f000 f937 	bl	801f14c <__sccl>
 801eede:	f04f 0b00 	mov.w	fp, #0
 801eee2:	68a3      	ldr	r3, [r4, #8]
 801eee4:	6822      	ldr	r2, [r4, #0]
 801eee6:	2b00      	cmp	r3, #0
 801eee8:	d03d      	beq.n	801ef66 <_scanf_i+0x15e>
 801eeea:	6831      	ldr	r1, [r6, #0]
 801eeec:	6960      	ldr	r0, [r4, #20]
 801eeee:	f891 c000 	ldrb.w	ip, [r1]
 801eef2:	f810 000c 	ldrb.w	r0, [r0, ip]
 801eef6:	2800      	cmp	r0, #0
 801eef8:	d035      	beq.n	801ef66 <_scanf_i+0x15e>
 801eefa:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801eefe:	d124      	bne.n	801ef4a <_scanf_i+0x142>
 801ef00:	0510      	lsls	r0, r2, #20
 801ef02:	d522      	bpl.n	801ef4a <_scanf_i+0x142>
 801ef04:	f10b 0b01 	add.w	fp, fp, #1
 801ef08:	f1b9 0f00 	cmp.w	r9, #0
 801ef0c:	d003      	beq.n	801ef16 <_scanf_i+0x10e>
 801ef0e:	3301      	adds	r3, #1
 801ef10:	f109 39ff 	add.w	r9, r9, #4294967295
 801ef14:	60a3      	str	r3, [r4, #8]
 801ef16:	6873      	ldr	r3, [r6, #4]
 801ef18:	3b01      	subs	r3, #1
 801ef1a:	2b00      	cmp	r3, #0
 801ef1c:	6073      	str	r3, [r6, #4]
 801ef1e:	dd1b      	ble.n	801ef58 <_scanf_i+0x150>
 801ef20:	6833      	ldr	r3, [r6, #0]
 801ef22:	3301      	adds	r3, #1
 801ef24:	6033      	str	r3, [r6, #0]
 801ef26:	68a3      	ldr	r3, [r4, #8]
 801ef28:	3b01      	subs	r3, #1
 801ef2a:	60a3      	str	r3, [r4, #8]
 801ef2c:	e7d9      	b.n	801eee2 <_scanf_i+0xda>
 801ef2e:	f1bb 0f02 	cmp.w	fp, #2
 801ef32:	d1ae      	bne.n	801ee92 <_scanf_i+0x8a>
 801ef34:	6822      	ldr	r2, [r4, #0]
 801ef36:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801ef3a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801ef3e:	d1bf      	bne.n	801eec0 <_scanf_i+0xb8>
 801ef40:	2310      	movs	r3, #16
 801ef42:	6063      	str	r3, [r4, #4]
 801ef44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801ef48:	e7a2      	b.n	801ee90 <_scanf_i+0x88>
 801ef4a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801ef4e:	6022      	str	r2, [r4, #0]
 801ef50:	780b      	ldrb	r3, [r1, #0]
 801ef52:	f805 3b01 	strb.w	r3, [r5], #1
 801ef56:	e7de      	b.n	801ef16 <_scanf_i+0x10e>
 801ef58:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801ef5c:	4631      	mov	r1, r6
 801ef5e:	4650      	mov	r0, sl
 801ef60:	4798      	blx	r3
 801ef62:	2800      	cmp	r0, #0
 801ef64:	d0df      	beq.n	801ef26 <_scanf_i+0x11e>
 801ef66:	6823      	ldr	r3, [r4, #0]
 801ef68:	05d9      	lsls	r1, r3, #23
 801ef6a:	d50d      	bpl.n	801ef88 <_scanf_i+0x180>
 801ef6c:	42bd      	cmp	r5, r7
 801ef6e:	d909      	bls.n	801ef84 <_scanf_i+0x17c>
 801ef70:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801ef74:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801ef78:	4632      	mov	r2, r6
 801ef7a:	4650      	mov	r0, sl
 801ef7c:	4798      	blx	r3
 801ef7e:	f105 39ff 	add.w	r9, r5, #4294967295
 801ef82:	464d      	mov	r5, r9
 801ef84:	42bd      	cmp	r5, r7
 801ef86:	d028      	beq.n	801efda <_scanf_i+0x1d2>
 801ef88:	6822      	ldr	r2, [r4, #0]
 801ef8a:	f012 0210 	ands.w	r2, r2, #16
 801ef8e:	d113      	bne.n	801efb8 <_scanf_i+0x1b0>
 801ef90:	702a      	strb	r2, [r5, #0]
 801ef92:	6863      	ldr	r3, [r4, #4]
 801ef94:	9e01      	ldr	r6, [sp, #4]
 801ef96:	4639      	mov	r1, r7
 801ef98:	4650      	mov	r0, sl
 801ef9a:	47b0      	blx	r6
 801ef9c:	f8d8 3000 	ldr.w	r3, [r8]
 801efa0:	6821      	ldr	r1, [r4, #0]
 801efa2:	1d1a      	adds	r2, r3, #4
 801efa4:	f8c8 2000 	str.w	r2, [r8]
 801efa8:	f011 0f20 	tst.w	r1, #32
 801efac:	681b      	ldr	r3, [r3, #0]
 801efae:	d00f      	beq.n	801efd0 <_scanf_i+0x1c8>
 801efb0:	6018      	str	r0, [r3, #0]
 801efb2:	68e3      	ldr	r3, [r4, #12]
 801efb4:	3301      	adds	r3, #1
 801efb6:	60e3      	str	r3, [r4, #12]
 801efb8:	6923      	ldr	r3, [r4, #16]
 801efba:	1bed      	subs	r5, r5, r7
 801efbc:	445d      	add	r5, fp
 801efbe:	442b      	add	r3, r5
 801efc0:	6123      	str	r3, [r4, #16]
 801efc2:	2000      	movs	r0, #0
 801efc4:	b007      	add	sp, #28
 801efc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801efca:	f04f 0b00 	mov.w	fp, #0
 801efce:	e7ca      	b.n	801ef66 <_scanf_i+0x15e>
 801efd0:	07ca      	lsls	r2, r1, #31
 801efd2:	bf4c      	ite	mi
 801efd4:	8018      	strhmi	r0, [r3, #0]
 801efd6:	6018      	strpl	r0, [r3, #0]
 801efd8:	e7eb      	b.n	801efb2 <_scanf_i+0x1aa>
 801efda:	2001      	movs	r0, #1
 801efdc:	e7f2      	b.n	801efc4 <_scanf_i+0x1bc>
 801efde:	bf00      	nop
 801efe0:	08020398 	.word	0x08020398
 801efe4:	0801fb3d 	.word	0x0801fb3d
 801efe8:	0801e6fd 	.word	0x0801e6fd
 801efec:	08020c3a 	.word	0x08020c3a

0801eff0 <__sflush_r>:
 801eff0:	898a      	ldrh	r2, [r1, #12]
 801eff2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801eff6:	4605      	mov	r5, r0
 801eff8:	0710      	lsls	r0, r2, #28
 801effa:	460c      	mov	r4, r1
 801effc:	d458      	bmi.n	801f0b0 <__sflush_r+0xc0>
 801effe:	684b      	ldr	r3, [r1, #4]
 801f000:	2b00      	cmp	r3, #0
 801f002:	dc05      	bgt.n	801f010 <__sflush_r+0x20>
 801f004:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801f006:	2b00      	cmp	r3, #0
 801f008:	dc02      	bgt.n	801f010 <__sflush_r+0x20>
 801f00a:	2000      	movs	r0, #0
 801f00c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f010:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801f012:	2e00      	cmp	r6, #0
 801f014:	d0f9      	beq.n	801f00a <__sflush_r+0x1a>
 801f016:	2300      	movs	r3, #0
 801f018:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801f01c:	682f      	ldr	r7, [r5, #0]
 801f01e:	6a21      	ldr	r1, [r4, #32]
 801f020:	602b      	str	r3, [r5, #0]
 801f022:	d032      	beq.n	801f08a <__sflush_r+0x9a>
 801f024:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801f026:	89a3      	ldrh	r3, [r4, #12]
 801f028:	075a      	lsls	r2, r3, #29
 801f02a:	d505      	bpl.n	801f038 <__sflush_r+0x48>
 801f02c:	6863      	ldr	r3, [r4, #4]
 801f02e:	1ac0      	subs	r0, r0, r3
 801f030:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801f032:	b10b      	cbz	r3, 801f038 <__sflush_r+0x48>
 801f034:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801f036:	1ac0      	subs	r0, r0, r3
 801f038:	2300      	movs	r3, #0
 801f03a:	4602      	mov	r2, r0
 801f03c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801f03e:	6a21      	ldr	r1, [r4, #32]
 801f040:	4628      	mov	r0, r5
 801f042:	47b0      	blx	r6
 801f044:	1c43      	adds	r3, r0, #1
 801f046:	89a3      	ldrh	r3, [r4, #12]
 801f048:	d106      	bne.n	801f058 <__sflush_r+0x68>
 801f04a:	6829      	ldr	r1, [r5, #0]
 801f04c:	291d      	cmp	r1, #29
 801f04e:	d82b      	bhi.n	801f0a8 <__sflush_r+0xb8>
 801f050:	4a29      	ldr	r2, [pc, #164]	; (801f0f8 <__sflush_r+0x108>)
 801f052:	410a      	asrs	r2, r1
 801f054:	07d6      	lsls	r6, r2, #31
 801f056:	d427      	bmi.n	801f0a8 <__sflush_r+0xb8>
 801f058:	2200      	movs	r2, #0
 801f05a:	6062      	str	r2, [r4, #4]
 801f05c:	04d9      	lsls	r1, r3, #19
 801f05e:	6922      	ldr	r2, [r4, #16]
 801f060:	6022      	str	r2, [r4, #0]
 801f062:	d504      	bpl.n	801f06e <__sflush_r+0x7e>
 801f064:	1c42      	adds	r2, r0, #1
 801f066:	d101      	bne.n	801f06c <__sflush_r+0x7c>
 801f068:	682b      	ldr	r3, [r5, #0]
 801f06a:	b903      	cbnz	r3, 801f06e <__sflush_r+0x7e>
 801f06c:	6560      	str	r0, [r4, #84]	; 0x54
 801f06e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801f070:	602f      	str	r7, [r5, #0]
 801f072:	2900      	cmp	r1, #0
 801f074:	d0c9      	beq.n	801f00a <__sflush_r+0x1a>
 801f076:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801f07a:	4299      	cmp	r1, r3
 801f07c:	d002      	beq.n	801f084 <__sflush_r+0x94>
 801f07e:	4628      	mov	r0, r5
 801f080:	f7fd ff3e 	bl	801cf00 <_free_r>
 801f084:	2000      	movs	r0, #0
 801f086:	6360      	str	r0, [r4, #52]	; 0x34
 801f088:	e7c0      	b.n	801f00c <__sflush_r+0x1c>
 801f08a:	2301      	movs	r3, #1
 801f08c:	4628      	mov	r0, r5
 801f08e:	47b0      	blx	r6
 801f090:	1c41      	adds	r1, r0, #1
 801f092:	d1c8      	bne.n	801f026 <__sflush_r+0x36>
 801f094:	682b      	ldr	r3, [r5, #0]
 801f096:	2b00      	cmp	r3, #0
 801f098:	d0c5      	beq.n	801f026 <__sflush_r+0x36>
 801f09a:	2b1d      	cmp	r3, #29
 801f09c:	d001      	beq.n	801f0a2 <__sflush_r+0xb2>
 801f09e:	2b16      	cmp	r3, #22
 801f0a0:	d101      	bne.n	801f0a6 <__sflush_r+0xb6>
 801f0a2:	602f      	str	r7, [r5, #0]
 801f0a4:	e7b1      	b.n	801f00a <__sflush_r+0x1a>
 801f0a6:	89a3      	ldrh	r3, [r4, #12]
 801f0a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801f0ac:	81a3      	strh	r3, [r4, #12]
 801f0ae:	e7ad      	b.n	801f00c <__sflush_r+0x1c>
 801f0b0:	690f      	ldr	r7, [r1, #16]
 801f0b2:	2f00      	cmp	r7, #0
 801f0b4:	d0a9      	beq.n	801f00a <__sflush_r+0x1a>
 801f0b6:	0793      	lsls	r3, r2, #30
 801f0b8:	680e      	ldr	r6, [r1, #0]
 801f0ba:	bf08      	it	eq
 801f0bc:	694b      	ldreq	r3, [r1, #20]
 801f0be:	600f      	str	r7, [r1, #0]
 801f0c0:	bf18      	it	ne
 801f0c2:	2300      	movne	r3, #0
 801f0c4:	eba6 0807 	sub.w	r8, r6, r7
 801f0c8:	608b      	str	r3, [r1, #8]
 801f0ca:	f1b8 0f00 	cmp.w	r8, #0
 801f0ce:	dd9c      	ble.n	801f00a <__sflush_r+0x1a>
 801f0d0:	6a21      	ldr	r1, [r4, #32]
 801f0d2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801f0d4:	4643      	mov	r3, r8
 801f0d6:	463a      	mov	r2, r7
 801f0d8:	4628      	mov	r0, r5
 801f0da:	47b0      	blx	r6
 801f0dc:	2800      	cmp	r0, #0
 801f0de:	dc06      	bgt.n	801f0ee <__sflush_r+0xfe>
 801f0e0:	89a3      	ldrh	r3, [r4, #12]
 801f0e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801f0e6:	81a3      	strh	r3, [r4, #12]
 801f0e8:	f04f 30ff 	mov.w	r0, #4294967295
 801f0ec:	e78e      	b.n	801f00c <__sflush_r+0x1c>
 801f0ee:	4407      	add	r7, r0
 801f0f0:	eba8 0800 	sub.w	r8, r8, r0
 801f0f4:	e7e9      	b.n	801f0ca <__sflush_r+0xda>
 801f0f6:	bf00      	nop
 801f0f8:	dfbffffe 	.word	0xdfbffffe

0801f0fc <_fflush_r>:
 801f0fc:	b538      	push	{r3, r4, r5, lr}
 801f0fe:	690b      	ldr	r3, [r1, #16]
 801f100:	4605      	mov	r5, r0
 801f102:	460c      	mov	r4, r1
 801f104:	b913      	cbnz	r3, 801f10c <_fflush_r+0x10>
 801f106:	2500      	movs	r5, #0
 801f108:	4628      	mov	r0, r5
 801f10a:	bd38      	pop	{r3, r4, r5, pc}
 801f10c:	b118      	cbz	r0, 801f116 <_fflush_r+0x1a>
 801f10e:	6a03      	ldr	r3, [r0, #32]
 801f110:	b90b      	cbnz	r3, 801f116 <_fflush_r+0x1a>
 801f112:	f7fc ff9b 	bl	801c04c <__sinit>
 801f116:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f11a:	2b00      	cmp	r3, #0
 801f11c:	d0f3      	beq.n	801f106 <_fflush_r+0xa>
 801f11e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801f120:	07d0      	lsls	r0, r2, #31
 801f122:	d404      	bmi.n	801f12e <_fflush_r+0x32>
 801f124:	0599      	lsls	r1, r3, #22
 801f126:	d402      	bmi.n	801f12e <_fflush_r+0x32>
 801f128:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801f12a:	f7fd f8d4 	bl	801c2d6 <__retarget_lock_acquire_recursive>
 801f12e:	4628      	mov	r0, r5
 801f130:	4621      	mov	r1, r4
 801f132:	f7ff ff5d 	bl	801eff0 <__sflush_r>
 801f136:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801f138:	07da      	lsls	r2, r3, #31
 801f13a:	4605      	mov	r5, r0
 801f13c:	d4e4      	bmi.n	801f108 <_fflush_r+0xc>
 801f13e:	89a3      	ldrh	r3, [r4, #12]
 801f140:	059b      	lsls	r3, r3, #22
 801f142:	d4e1      	bmi.n	801f108 <_fflush_r+0xc>
 801f144:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801f146:	f7fd f8c7 	bl	801c2d8 <__retarget_lock_release_recursive>
 801f14a:	e7dd      	b.n	801f108 <_fflush_r+0xc>

0801f14c <__sccl>:
 801f14c:	b570      	push	{r4, r5, r6, lr}
 801f14e:	780b      	ldrb	r3, [r1, #0]
 801f150:	4604      	mov	r4, r0
 801f152:	2b5e      	cmp	r3, #94	; 0x5e
 801f154:	bf0b      	itete	eq
 801f156:	784b      	ldrbeq	r3, [r1, #1]
 801f158:	1c4a      	addne	r2, r1, #1
 801f15a:	1c8a      	addeq	r2, r1, #2
 801f15c:	2100      	movne	r1, #0
 801f15e:	bf08      	it	eq
 801f160:	2101      	moveq	r1, #1
 801f162:	3801      	subs	r0, #1
 801f164:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 801f168:	f800 1f01 	strb.w	r1, [r0, #1]!
 801f16c:	42a8      	cmp	r0, r5
 801f16e:	d1fb      	bne.n	801f168 <__sccl+0x1c>
 801f170:	b90b      	cbnz	r3, 801f176 <__sccl+0x2a>
 801f172:	1e50      	subs	r0, r2, #1
 801f174:	bd70      	pop	{r4, r5, r6, pc}
 801f176:	f081 0101 	eor.w	r1, r1, #1
 801f17a:	54e1      	strb	r1, [r4, r3]
 801f17c:	4610      	mov	r0, r2
 801f17e:	4602      	mov	r2, r0
 801f180:	f812 5b01 	ldrb.w	r5, [r2], #1
 801f184:	2d2d      	cmp	r5, #45	; 0x2d
 801f186:	d005      	beq.n	801f194 <__sccl+0x48>
 801f188:	2d5d      	cmp	r5, #93	; 0x5d
 801f18a:	d016      	beq.n	801f1ba <__sccl+0x6e>
 801f18c:	2d00      	cmp	r5, #0
 801f18e:	d0f1      	beq.n	801f174 <__sccl+0x28>
 801f190:	462b      	mov	r3, r5
 801f192:	e7f2      	b.n	801f17a <__sccl+0x2e>
 801f194:	7846      	ldrb	r6, [r0, #1]
 801f196:	2e5d      	cmp	r6, #93	; 0x5d
 801f198:	d0fa      	beq.n	801f190 <__sccl+0x44>
 801f19a:	42b3      	cmp	r3, r6
 801f19c:	dcf8      	bgt.n	801f190 <__sccl+0x44>
 801f19e:	3002      	adds	r0, #2
 801f1a0:	461a      	mov	r2, r3
 801f1a2:	3201      	adds	r2, #1
 801f1a4:	4296      	cmp	r6, r2
 801f1a6:	54a1      	strb	r1, [r4, r2]
 801f1a8:	dcfb      	bgt.n	801f1a2 <__sccl+0x56>
 801f1aa:	1af2      	subs	r2, r6, r3
 801f1ac:	3a01      	subs	r2, #1
 801f1ae:	1c5d      	adds	r5, r3, #1
 801f1b0:	42b3      	cmp	r3, r6
 801f1b2:	bfa8      	it	ge
 801f1b4:	2200      	movge	r2, #0
 801f1b6:	18ab      	adds	r3, r5, r2
 801f1b8:	e7e1      	b.n	801f17e <__sccl+0x32>
 801f1ba:	4610      	mov	r0, r2
 801f1bc:	e7da      	b.n	801f174 <__sccl+0x28>

0801f1be <__submore>:
 801f1be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f1c2:	460c      	mov	r4, r1
 801f1c4:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801f1c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801f1ca:	4299      	cmp	r1, r3
 801f1cc:	d11d      	bne.n	801f20a <__submore+0x4c>
 801f1ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801f1d2:	f7fd ff09 	bl	801cfe8 <_malloc_r>
 801f1d6:	b918      	cbnz	r0, 801f1e0 <__submore+0x22>
 801f1d8:	f04f 30ff 	mov.w	r0, #4294967295
 801f1dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f1e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801f1e4:	63a3      	str	r3, [r4, #56]	; 0x38
 801f1e6:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 801f1ea:	6360      	str	r0, [r4, #52]	; 0x34
 801f1ec:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801f1f0:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801f1f4:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801f1f8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801f1fc:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801f200:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801f204:	6020      	str	r0, [r4, #0]
 801f206:	2000      	movs	r0, #0
 801f208:	e7e8      	b.n	801f1dc <__submore+0x1e>
 801f20a:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801f20c:	0077      	lsls	r7, r6, #1
 801f20e:	463a      	mov	r2, r7
 801f210:	f000 fbf3 	bl	801f9fa <_realloc_r>
 801f214:	4605      	mov	r5, r0
 801f216:	2800      	cmp	r0, #0
 801f218:	d0de      	beq.n	801f1d8 <__submore+0x1a>
 801f21a:	eb00 0806 	add.w	r8, r0, r6
 801f21e:	4601      	mov	r1, r0
 801f220:	4632      	mov	r2, r6
 801f222:	4640      	mov	r0, r8
 801f224:	f7fd f861 	bl	801c2ea <memcpy>
 801f228:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801f22c:	f8c4 8000 	str.w	r8, [r4]
 801f230:	e7e9      	b.n	801f206 <__submore+0x48>

0801f232 <memmove>:
 801f232:	4288      	cmp	r0, r1
 801f234:	b510      	push	{r4, lr}
 801f236:	eb01 0402 	add.w	r4, r1, r2
 801f23a:	d902      	bls.n	801f242 <memmove+0x10>
 801f23c:	4284      	cmp	r4, r0
 801f23e:	4623      	mov	r3, r4
 801f240:	d807      	bhi.n	801f252 <memmove+0x20>
 801f242:	1e43      	subs	r3, r0, #1
 801f244:	42a1      	cmp	r1, r4
 801f246:	d008      	beq.n	801f25a <memmove+0x28>
 801f248:	f811 2b01 	ldrb.w	r2, [r1], #1
 801f24c:	f803 2f01 	strb.w	r2, [r3, #1]!
 801f250:	e7f8      	b.n	801f244 <memmove+0x12>
 801f252:	4402      	add	r2, r0
 801f254:	4601      	mov	r1, r0
 801f256:	428a      	cmp	r2, r1
 801f258:	d100      	bne.n	801f25c <memmove+0x2a>
 801f25a:	bd10      	pop	{r4, pc}
 801f25c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801f260:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801f264:	e7f7      	b.n	801f256 <memmove+0x24>

0801f266 <strncmp>:
 801f266:	b510      	push	{r4, lr}
 801f268:	b16a      	cbz	r2, 801f286 <strncmp+0x20>
 801f26a:	3901      	subs	r1, #1
 801f26c:	1884      	adds	r4, r0, r2
 801f26e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801f272:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801f276:	429a      	cmp	r2, r3
 801f278:	d103      	bne.n	801f282 <strncmp+0x1c>
 801f27a:	42a0      	cmp	r0, r4
 801f27c:	d001      	beq.n	801f282 <strncmp+0x1c>
 801f27e:	2a00      	cmp	r2, #0
 801f280:	d1f5      	bne.n	801f26e <strncmp+0x8>
 801f282:	1ad0      	subs	r0, r2, r3
 801f284:	bd10      	pop	{r4, pc}
 801f286:	4610      	mov	r0, r2
 801f288:	e7fc      	b.n	801f284 <strncmp+0x1e>
	...

0801f28c <_sbrk_r>:
 801f28c:	b538      	push	{r3, r4, r5, lr}
 801f28e:	4d06      	ldr	r5, [pc, #24]	; (801f2a8 <_sbrk_r+0x1c>)
 801f290:	2300      	movs	r3, #0
 801f292:	4604      	mov	r4, r0
 801f294:	4608      	mov	r0, r1
 801f296:	602b      	str	r3, [r5, #0]
 801f298:	f7e4 fe50 	bl	8003f3c <_sbrk>
 801f29c:	1c43      	adds	r3, r0, #1
 801f29e:	d102      	bne.n	801f2a6 <_sbrk_r+0x1a>
 801f2a0:	682b      	ldr	r3, [r5, #0]
 801f2a2:	b103      	cbz	r3, 801f2a6 <_sbrk_r+0x1a>
 801f2a4:	6023      	str	r3, [r4, #0]
 801f2a6:	bd38      	pop	{r3, r4, r5, pc}
 801f2a8:	24005e50 	.word	0x24005e50
 801f2ac:	00000000 	.word	0x00000000

0801f2b0 <nan>:
 801f2b0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801f2b8 <nan+0x8>
 801f2b4:	4770      	bx	lr
 801f2b6:	bf00      	nop
 801f2b8:	00000000 	.word	0x00000000
 801f2bc:	7ff80000 	.word	0x7ff80000

0801f2c0 <__assert_func>:
 801f2c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801f2c2:	4614      	mov	r4, r2
 801f2c4:	461a      	mov	r2, r3
 801f2c6:	4b09      	ldr	r3, [pc, #36]	; (801f2ec <__assert_func+0x2c>)
 801f2c8:	681b      	ldr	r3, [r3, #0]
 801f2ca:	4605      	mov	r5, r0
 801f2cc:	68d8      	ldr	r0, [r3, #12]
 801f2ce:	b14c      	cbz	r4, 801f2e4 <__assert_func+0x24>
 801f2d0:	4b07      	ldr	r3, [pc, #28]	; (801f2f0 <__assert_func+0x30>)
 801f2d2:	9100      	str	r1, [sp, #0]
 801f2d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801f2d8:	4906      	ldr	r1, [pc, #24]	; (801f2f4 <__assert_func+0x34>)
 801f2da:	462b      	mov	r3, r5
 801f2dc:	f000 fc3e 	bl	801fb5c <fiprintf>
 801f2e0:	f000 fc4e 	bl	801fb80 <abort>
 801f2e4:	4b04      	ldr	r3, [pc, #16]	; (801f2f8 <__assert_func+0x38>)
 801f2e6:	461c      	mov	r4, r3
 801f2e8:	e7f3      	b.n	801f2d2 <__assert_func+0x12>
 801f2ea:	bf00      	nop
 801f2ec:	24000258 	.word	0x24000258
 801f2f0:	08020c4d 	.word	0x08020c4d
 801f2f4:	08020c5a 	.word	0x08020c5a
 801f2f8:	08020c88 	.word	0x08020c88

0801f2fc <_calloc_r>:
 801f2fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801f2fe:	fba1 2402 	umull	r2, r4, r1, r2
 801f302:	b94c      	cbnz	r4, 801f318 <_calloc_r+0x1c>
 801f304:	4611      	mov	r1, r2
 801f306:	9201      	str	r2, [sp, #4]
 801f308:	f7fd fe6e 	bl	801cfe8 <_malloc_r>
 801f30c:	9a01      	ldr	r2, [sp, #4]
 801f30e:	4605      	mov	r5, r0
 801f310:	b930      	cbnz	r0, 801f320 <_calloc_r+0x24>
 801f312:	4628      	mov	r0, r5
 801f314:	b003      	add	sp, #12
 801f316:	bd30      	pop	{r4, r5, pc}
 801f318:	220c      	movs	r2, #12
 801f31a:	6002      	str	r2, [r0, #0]
 801f31c:	2500      	movs	r5, #0
 801f31e:	e7f8      	b.n	801f312 <_calloc_r+0x16>
 801f320:	4621      	mov	r1, r4
 801f322:	f7fc ff5a 	bl	801c1da <memset>
 801f326:	e7f4      	b.n	801f312 <_calloc_r+0x16>

0801f328 <rshift>:
 801f328:	6903      	ldr	r3, [r0, #16]
 801f32a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801f32e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801f332:	ea4f 1261 	mov.w	r2, r1, asr #5
 801f336:	f100 0414 	add.w	r4, r0, #20
 801f33a:	dd45      	ble.n	801f3c8 <rshift+0xa0>
 801f33c:	f011 011f 	ands.w	r1, r1, #31
 801f340:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801f344:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801f348:	d10c      	bne.n	801f364 <rshift+0x3c>
 801f34a:	f100 0710 	add.w	r7, r0, #16
 801f34e:	4629      	mov	r1, r5
 801f350:	42b1      	cmp	r1, r6
 801f352:	d334      	bcc.n	801f3be <rshift+0x96>
 801f354:	1a9b      	subs	r3, r3, r2
 801f356:	009b      	lsls	r3, r3, #2
 801f358:	1eea      	subs	r2, r5, #3
 801f35a:	4296      	cmp	r6, r2
 801f35c:	bf38      	it	cc
 801f35e:	2300      	movcc	r3, #0
 801f360:	4423      	add	r3, r4
 801f362:	e015      	b.n	801f390 <rshift+0x68>
 801f364:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801f368:	f1c1 0820 	rsb	r8, r1, #32
 801f36c:	40cf      	lsrs	r7, r1
 801f36e:	f105 0e04 	add.w	lr, r5, #4
 801f372:	46a1      	mov	r9, r4
 801f374:	4576      	cmp	r6, lr
 801f376:	46f4      	mov	ip, lr
 801f378:	d815      	bhi.n	801f3a6 <rshift+0x7e>
 801f37a:	1a9a      	subs	r2, r3, r2
 801f37c:	0092      	lsls	r2, r2, #2
 801f37e:	3a04      	subs	r2, #4
 801f380:	3501      	adds	r5, #1
 801f382:	42ae      	cmp	r6, r5
 801f384:	bf38      	it	cc
 801f386:	2200      	movcc	r2, #0
 801f388:	18a3      	adds	r3, r4, r2
 801f38a:	50a7      	str	r7, [r4, r2]
 801f38c:	b107      	cbz	r7, 801f390 <rshift+0x68>
 801f38e:	3304      	adds	r3, #4
 801f390:	1b1a      	subs	r2, r3, r4
 801f392:	42a3      	cmp	r3, r4
 801f394:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801f398:	bf08      	it	eq
 801f39a:	2300      	moveq	r3, #0
 801f39c:	6102      	str	r2, [r0, #16]
 801f39e:	bf08      	it	eq
 801f3a0:	6143      	streq	r3, [r0, #20]
 801f3a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801f3a6:	f8dc c000 	ldr.w	ip, [ip]
 801f3aa:	fa0c fc08 	lsl.w	ip, ip, r8
 801f3ae:	ea4c 0707 	orr.w	r7, ip, r7
 801f3b2:	f849 7b04 	str.w	r7, [r9], #4
 801f3b6:	f85e 7b04 	ldr.w	r7, [lr], #4
 801f3ba:	40cf      	lsrs	r7, r1
 801f3bc:	e7da      	b.n	801f374 <rshift+0x4c>
 801f3be:	f851 cb04 	ldr.w	ip, [r1], #4
 801f3c2:	f847 cf04 	str.w	ip, [r7, #4]!
 801f3c6:	e7c3      	b.n	801f350 <rshift+0x28>
 801f3c8:	4623      	mov	r3, r4
 801f3ca:	e7e1      	b.n	801f390 <rshift+0x68>

0801f3cc <__hexdig_fun>:
 801f3cc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801f3d0:	2b09      	cmp	r3, #9
 801f3d2:	d802      	bhi.n	801f3da <__hexdig_fun+0xe>
 801f3d4:	3820      	subs	r0, #32
 801f3d6:	b2c0      	uxtb	r0, r0
 801f3d8:	4770      	bx	lr
 801f3da:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801f3de:	2b05      	cmp	r3, #5
 801f3e0:	d801      	bhi.n	801f3e6 <__hexdig_fun+0x1a>
 801f3e2:	3847      	subs	r0, #71	; 0x47
 801f3e4:	e7f7      	b.n	801f3d6 <__hexdig_fun+0xa>
 801f3e6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801f3ea:	2b05      	cmp	r3, #5
 801f3ec:	d801      	bhi.n	801f3f2 <__hexdig_fun+0x26>
 801f3ee:	3827      	subs	r0, #39	; 0x27
 801f3f0:	e7f1      	b.n	801f3d6 <__hexdig_fun+0xa>
 801f3f2:	2000      	movs	r0, #0
 801f3f4:	4770      	bx	lr
	...

0801f3f8 <__gethex>:
 801f3f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f3fc:	4617      	mov	r7, r2
 801f3fe:	680a      	ldr	r2, [r1, #0]
 801f400:	b085      	sub	sp, #20
 801f402:	f102 0b02 	add.w	fp, r2, #2
 801f406:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801f40a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801f40e:	4681      	mov	r9, r0
 801f410:	468a      	mov	sl, r1
 801f412:	9302      	str	r3, [sp, #8]
 801f414:	32fe      	adds	r2, #254	; 0xfe
 801f416:	eb02 030b 	add.w	r3, r2, fp
 801f41a:	46d8      	mov	r8, fp
 801f41c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 801f420:	9301      	str	r3, [sp, #4]
 801f422:	2830      	cmp	r0, #48	; 0x30
 801f424:	d0f7      	beq.n	801f416 <__gethex+0x1e>
 801f426:	f7ff ffd1 	bl	801f3cc <__hexdig_fun>
 801f42a:	4604      	mov	r4, r0
 801f42c:	2800      	cmp	r0, #0
 801f42e:	d138      	bne.n	801f4a2 <__gethex+0xaa>
 801f430:	49a7      	ldr	r1, [pc, #668]	; (801f6d0 <__gethex+0x2d8>)
 801f432:	2201      	movs	r2, #1
 801f434:	4640      	mov	r0, r8
 801f436:	f7ff ff16 	bl	801f266 <strncmp>
 801f43a:	4606      	mov	r6, r0
 801f43c:	2800      	cmp	r0, #0
 801f43e:	d169      	bne.n	801f514 <__gethex+0x11c>
 801f440:	f898 0001 	ldrb.w	r0, [r8, #1]
 801f444:	465d      	mov	r5, fp
 801f446:	f7ff ffc1 	bl	801f3cc <__hexdig_fun>
 801f44a:	2800      	cmp	r0, #0
 801f44c:	d064      	beq.n	801f518 <__gethex+0x120>
 801f44e:	465a      	mov	r2, fp
 801f450:	7810      	ldrb	r0, [r2, #0]
 801f452:	2830      	cmp	r0, #48	; 0x30
 801f454:	4690      	mov	r8, r2
 801f456:	f102 0201 	add.w	r2, r2, #1
 801f45a:	d0f9      	beq.n	801f450 <__gethex+0x58>
 801f45c:	f7ff ffb6 	bl	801f3cc <__hexdig_fun>
 801f460:	2301      	movs	r3, #1
 801f462:	fab0 f480 	clz	r4, r0
 801f466:	0964      	lsrs	r4, r4, #5
 801f468:	465e      	mov	r6, fp
 801f46a:	9301      	str	r3, [sp, #4]
 801f46c:	4642      	mov	r2, r8
 801f46e:	4615      	mov	r5, r2
 801f470:	3201      	adds	r2, #1
 801f472:	7828      	ldrb	r0, [r5, #0]
 801f474:	f7ff ffaa 	bl	801f3cc <__hexdig_fun>
 801f478:	2800      	cmp	r0, #0
 801f47a:	d1f8      	bne.n	801f46e <__gethex+0x76>
 801f47c:	4994      	ldr	r1, [pc, #592]	; (801f6d0 <__gethex+0x2d8>)
 801f47e:	2201      	movs	r2, #1
 801f480:	4628      	mov	r0, r5
 801f482:	f7ff fef0 	bl	801f266 <strncmp>
 801f486:	b978      	cbnz	r0, 801f4a8 <__gethex+0xb0>
 801f488:	b946      	cbnz	r6, 801f49c <__gethex+0xa4>
 801f48a:	1c6e      	adds	r6, r5, #1
 801f48c:	4632      	mov	r2, r6
 801f48e:	4615      	mov	r5, r2
 801f490:	3201      	adds	r2, #1
 801f492:	7828      	ldrb	r0, [r5, #0]
 801f494:	f7ff ff9a 	bl	801f3cc <__hexdig_fun>
 801f498:	2800      	cmp	r0, #0
 801f49a:	d1f8      	bne.n	801f48e <__gethex+0x96>
 801f49c:	1b73      	subs	r3, r6, r5
 801f49e:	009e      	lsls	r6, r3, #2
 801f4a0:	e004      	b.n	801f4ac <__gethex+0xb4>
 801f4a2:	2400      	movs	r4, #0
 801f4a4:	4626      	mov	r6, r4
 801f4a6:	e7e1      	b.n	801f46c <__gethex+0x74>
 801f4a8:	2e00      	cmp	r6, #0
 801f4aa:	d1f7      	bne.n	801f49c <__gethex+0xa4>
 801f4ac:	782b      	ldrb	r3, [r5, #0]
 801f4ae:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801f4b2:	2b50      	cmp	r3, #80	; 0x50
 801f4b4:	d13d      	bne.n	801f532 <__gethex+0x13a>
 801f4b6:	786b      	ldrb	r3, [r5, #1]
 801f4b8:	2b2b      	cmp	r3, #43	; 0x2b
 801f4ba:	d02f      	beq.n	801f51c <__gethex+0x124>
 801f4bc:	2b2d      	cmp	r3, #45	; 0x2d
 801f4be:	d031      	beq.n	801f524 <__gethex+0x12c>
 801f4c0:	1c69      	adds	r1, r5, #1
 801f4c2:	f04f 0b00 	mov.w	fp, #0
 801f4c6:	7808      	ldrb	r0, [r1, #0]
 801f4c8:	f7ff ff80 	bl	801f3cc <__hexdig_fun>
 801f4cc:	1e42      	subs	r2, r0, #1
 801f4ce:	b2d2      	uxtb	r2, r2
 801f4d0:	2a18      	cmp	r2, #24
 801f4d2:	d82e      	bhi.n	801f532 <__gethex+0x13a>
 801f4d4:	f1a0 0210 	sub.w	r2, r0, #16
 801f4d8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801f4dc:	f7ff ff76 	bl	801f3cc <__hexdig_fun>
 801f4e0:	f100 3cff 	add.w	ip, r0, #4294967295
 801f4e4:	fa5f fc8c 	uxtb.w	ip, ip
 801f4e8:	f1bc 0f18 	cmp.w	ip, #24
 801f4ec:	d91d      	bls.n	801f52a <__gethex+0x132>
 801f4ee:	f1bb 0f00 	cmp.w	fp, #0
 801f4f2:	d000      	beq.n	801f4f6 <__gethex+0xfe>
 801f4f4:	4252      	negs	r2, r2
 801f4f6:	4416      	add	r6, r2
 801f4f8:	f8ca 1000 	str.w	r1, [sl]
 801f4fc:	b1dc      	cbz	r4, 801f536 <__gethex+0x13e>
 801f4fe:	9b01      	ldr	r3, [sp, #4]
 801f500:	2b00      	cmp	r3, #0
 801f502:	bf14      	ite	ne
 801f504:	f04f 0800 	movne.w	r8, #0
 801f508:	f04f 0806 	moveq.w	r8, #6
 801f50c:	4640      	mov	r0, r8
 801f50e:	b005      	add	sp, #20
 801f510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f514:	4645      	mov	r5, r8
 801f516:	4626      	mov	r6, r4
 801f518:	2401      	movs	r4, #1
 801f51a:	e7c7      	b.n	801f4ac <__gethex+0xb4>
 801f51c:	f04f 0b00 	mov.w	fp, #0
 801f520:	1ca9      	adds	r1, r5, #2
 801f522:	e7d0      	b.n	801f4c6 <__gethex+0xce>
 801f524:	f04f 0b01 	mov.w	fp, #1
 801f528:	e7fa      	b.n	801f520 <__gethex+0x128>
 801f52a:	230a      	movs	r3, #10
 801f52c:	fb03 0002 	mla	r0, r3, r2, r0
 801f530:	e7d0      	b.n	801f4d4 <__gethex+0xdc>
 801f532:	4629      	mov	r1, r5
 801f534:	e7e0      	b.n	801f4f8 <__gethex+0x100>
 801f536:	eba5 0308 	sub.w	r3, r5, r8
 801f53a:	3b01      	subs	r3, #1
 801f53c:	4621      	mov	r1, r4
 801f53e:	2b07      	cmp	r3, #7
 801f540:	dc0a      	bgt.n	801f558 <__gethex+0x160>
 801f542:	4648      	mov	r0, r9
 801f544:	f7fd fddc 	bl	801d100 <_Balloc>
 801f548:	4604      	mov	r4, r0
 801f54a:	b940      	cbnz	r0, 801f55e <__gethex+0x166>
 801f54c:	4b61      	ldr	r3, [pc, #388]	; (801f6d4 <__gethex+0x2dc>)
 801f54e:	4602      	mov	r2, r0
 801f550:	21e4      	movs	r1, #228	; 0xe4
 801f552:	4861      	ldr	r0, [pc, #388]	; (801f6d8 <__gethex+0x2e0>)
 801f554:	f7ff feb4 	bl	801f2c0 <__assert_func>
 801f558:	3101      	adds	r1, #1
 801f55a:	105b      	asrs	r3, r3, #1
 801f55c:	e7ef      	b.n	801f53e <__gethex+0x146>
 801f55e:	f100 0a14 	add.w	sl, r0, #20
 801f562:	2300      	movs	r3, #0
 801f564:	495a      	ldr	r1, [pc, #360]	; (801f6d0 <__gethex+0x2d8>)
 801f566:	f8cd a004 	str.w	sl, [sp, #4]
 801f56a:	469b      	mov	fp, r3
 801f56c:	45a8      	cmp	r8, r5
 801f56e:	d342      	bcc.n	801f5f6 <__gethex+0x1fe>
 801f570:	9801      	ldr	r0, [sp, #4]
 801f572:	f840 bb04 	str.w	fp, [r0], #4
 801f576:	eba0 000a 	sub.w	r0, r0, sl
 801f57a:	1080      	asrs	r0, r0, #2
 801f57c:	6120      	str	r0, [r4, #16]
 801f57e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 801f582:	4658      	mov	r0, fp
 801f584:	f7fd feae 	bl	801d2e4 <__hi0bits>
 801f588:	683d      	ldr	r5, [r7, #0]
 801f58a:	eba8 0000 	sub.w	r0, r8, r0
 801f58e:	42a8      	cmp	r0, r5
 801f590:	dd59      	ble.n	801f646 <__gethex+0x24e>
 801f592:	eba0 0805 	sub.w	r8, r0, r5
 801f596:	4641      	mov	r1, r8
 801f598:	4620      	mov	r0, r4
 801f59a:	f7fe fa3a 	bl	801da12 <__any_on>
 801f59e:	4683      	mov	fp, r0
 801f5a0:	b1b8      	cbz	r0, 801f5d2 <__gethex+0x1da>
 801f5a2:	f108 33ff 	add.w	r3, r8, #4294967295
 801f5a6:	1159      	asrs	r1, r3, #5
 801f5a8:	f003 021f 	and.w	r2, r3, #31
 801f5ac:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801f5b0:	f04f 0b01 	mov.w	fp, #1
 801f5b4:	fa0b f202 	lsl.w	r2, fp, r2
 801f5b8:	420a      	tst	r2, r1
 801f5ba:	d00a      	beq.n	801f5d2 <__gethex+0x1da>
 801f5bc:	455b      	cmp	r3, fp
 801f5be:	dd06      	ble.n	801f5ce <__gethex+0x1d6>
 801f5c0:	f1a8 0102 	sub.w	r1, r8, #2
 801f5c4:	4620      	mov	r0, r4
 801f5c6:	f7fe fa24 	bl	801da12 <__any_on>
 801f5ca:	2800      	cmp	r0, #0
 801f5cc:	d138      	bne.n	801f640 <__gethex+0x248>
 801f5ce:	f04f 0b02 	mov.w	fp, #2
 801f5d2:	4641      	mov	r1, r8
 801f5d4:	4620      	mov	r0, r4
 801f5d6:	f7ff fea7 	bl	801f328 <rshift>
 801f5da:	4446      	add	r6, r8
 801f5dc:	68bb      	ldr	r3, [r7, #8]
 801f5de:	42b3      	cmp	r3, r6
 801f5e0:	da41      	bge.n	801f666 <__gethex+0x26e>
 801f5e2:	4621      	mov	r1, r4
 801f5e4:	4648      	mov	r0, r9
 801f5e6:	f7fd fdcb 	bl	801d180 <_Bfree>
 801f5ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801f5ec:	2300      	movs	r3, #0
 801f5ee:	6013      	str	r3, [r2, #0]
 801f5f0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 801f5f4:	e78a      	b.n	801f50c <__gethex+0x114>
 801f5f6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 801f5fa:	2a2e      	cmp	r2, #46	; 0x2e
 801f5fc:	d014      	beq.n	801f628 <__gethex+0x230>
 801f5fe:	2b20      	cmp	r3, #32
 801f600:	d106      	bne.n	801f610 <__gethex+0x218>
 801f602:	9b01      	ldr	r3, [sp, #4]
 801f604:	f843 bb04 	str.w	fp, [r3], #4
 801f608:	f04f 0b00 	mov.w	fp, #0
 801f60c:	9301      	str	r3, [sp, #4]
 801f60e:	465b      	mov	r3, fp
 801f610:	7828      	ldrb	r0, [r5, #0]
 801f612:	9303      	str	r3, [sp, #12]
 801f614:	f7ff feda 	bl	801f3cc <__hexdig_fun>
 801f618:	9b03      	ldr	r3, [sp, #12]
 801f61a:	f000 000f 	and.w	r0, r0, #15
 801f61e:	4098      	lsls	r0, r3
 801f620:	ea4b 0b00 	orr.w	fp, fp, r0
 801f624:	3304      	adds	r3, #4
 801f626:	e7a1      	b.n	801f56c <__gethex+0x174>
 801f628:	45a8      	cmp	r8, r5
 801f62a:	d8e8      	bhi.n	801f5fe <__gethex+0x206>
 801f62c:	2201      	movs	r2, #1
 801f62e:	4628      	mov	r0, r5
 801f630:	9303      	str	r3, [sp, #12]
 801f632:	f7ff fe18 	bl	801f266 <strncmp>
 801f636:	4926      	ldr	r1, [pc, #152]	; (801f6d0 <__gethex+0x2d8>)
 801f638:	9b03      	ldr	r3, [sp, #12]
 801f63a:	2800      	cmp	r0, #0
 801f63c:	d1df      	bne.n	801f5fe <__gethex+0x206>
 801f63e:	e795      	b.n	801f56c <__gethex+0x174>
 801f640:	f04f 0b03 	mov.w	fp, #3
 801f644:	e7c5      	b.n	801f5d2 <__gethex+0x1da>
 801f646:	da0b      	bge.n	801f660 <__gethex+0x268>
 801f648:	eba5 0800 	sub.w	r8, r5, r0
 801f64c:	4621      	mov	r1, r4
 801f64e:	4642      	mov	r2, r8
 801f650:	4648      	mov	r0, r9
 801f652:	f7fd ffaf 	bl	801d5b4 <__lshift>
 801f656:	eba6 0608 	sub.w	r6, r6, r8
 801f65a:	4604      	mov	r4, r0
 801f65c:	f100 0a14 	add.w	sl, r0, #20
 801f660:	f04f 0b00 	mov.w	fp, #0
 801f664:	e7ba      	b.n	801f5dc <__gethex+0x1e4>
 801f666:	687b      	ldr	r3, [r7, #4]
 801f668:	42b3      	cmp	r3, r6
 801f66a:	dd73      	ble.n	801f754 <__gethex+0x35c>
 801f66c:	1b9e      	subs	r6, r3, r6
 801f66e:	42b5      	cmp	r5, r6
 801f670:	dc34      	bgt.n	801f6dc <__gethex+0x2e4>
 801f672:	68fb      	ldr	r3, [r7, #12]
 801f674:	2b02      	cmp	r3, #2
 801f676:	d023      	beq.n	801f6c0 <__gethex+0x2c8>
 801f678:	2b03      	cmp	r3, #3
 801f67a:	d025      	beq.n	801f6c8 <__gethex+0x2d0>
 801f67c:	2b01      	cmp	r3, #1
 801f67e:	d115      	bne.n	801f6ac <__gethex+0x2b4>
 801f680:	42b5      	cmp	r5, r6
 801f682:	d113      	bne.n	801f6ac <__gethex+0x2b4>
 801f684:	2d01      	cmp	r5, #1
 801f686:	d10b      	bne.n	801f6a0 <__gethex+0x2a8>
 801f688:	9a02      	ldr	r2, [sp, #8]
 801f68a:	687b      	ldr	r3, [r7, #4]
 801f68c:	6013      	str	r3, [r2, #0]
 801f68e:	2301      	movs	r3, #1
 801f690:	6123      	str	r3, [r4, #16]
 801f692:	f8ca 3000 	str.w	r3, [sl]
 801f696:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801f698:	f04f 0862 	mov.w	r8, #98	; 0x62
 801f69c:	601c      	str	r4, [r3, #0]
 801f69e:	e735      	b.n	801f50c <__gethex+0x114>
 801f6a0:	1e69      	subs	r1, r5, #1
 801f6a2:	4620      	mov	r0, r4
 801f6a4:	f7fe f9b5 	bl	801da12 <__any_on>
 801f6a8:	2800      	cmp	r0, #0
 801f6aa:	d1ed      	bne.n	801f688 <__gethex+0x290>
 801f6ac:	4621      	mov	r1, r4
 801f6ae:	4648      	mov	r0, r9
 801f6b0:	f7fd fd66 	bl	801d180 <_Bfree>
 801f6b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801f6b6:	2300      	movs	r3, #0
 801f6b8:	6013      	str	r3, [r2, #0]
 801f6ba:	f04f 0850 	mov.w	r8, #80	; 0x50
 801f6be:	e725      	b.n	801f50c <__gethex+0x114>
 801f6c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801f6c2:	2b00      	cmp	r3, #0
 801f6c4:	d1f2      	bne.n	801f6ac <__gethex+0x2b4>
 801f6c6:	e7df      	b.n	801f688 <__gethex+0x290>
 801f6c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801f6ca:	2b00      	cmp	r3, #0
 801f6cc:	d1dc      	bne.n	801f688 <__gethex+0x290>
 801f6ce:	e7ed      	b.n	801f6ac <__gethex+0x2b4>
 801f6d0:	08020ac4 	.word	0x08020ac4
 801f6d4:	0802095b 	.word	0x0802095b
 801f6d8:	08020c89 	.word	0x08020c89
 801f6dc:	f106 38ff 	add.w	r8, r6, #4294967295
 801f6e0:	f1bb 0f00 	cmp.w	fp, #0
 801f6e4:	d133      	bne.n	801f74e <__gethex+0x356>
 801f6e6:	f1b8 0f00 	cmp.w	r8, #0
 801f6ea:	d004      	beq.n	801f6f6 <__gethex+0x2fe>
 801f6ec:	4641      	mov	r1, r8
 801f6ee:	4620      	mov	r0, r4
 801f6f0:	f7fe f98f 	bl	801da12 <__any_on>
 801f6f4:	4683      	mov	fp, r0
 801f6f6:	ea4f 1268 	mov.w	r2, r8, asr #5
 801f6fa:	2301      	movs	r3, #1
 801f6fc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801f700:	f008 081f 	and.w	r8, r8, #31
 801f704:	fa03 f308 	lsl.w	r3, r3, r8
 801f708:	4213      	tst	r3, r2
 801f70a:	4631      	mov	r1, r6
 801f70c:	4620      	mov	r0, r4
 801f70e:	bf18      	it	ne
 801f710:	f04b 0b02 	orrne.w	fp, fp, #2
 801f714:	1bad      	subs	r5, r5, r6
 801f716:	f7ff fe07 	bl	801f328 <rshift>
 801f71a:	687e      	ldr	r6, [r7, #4]
 801f71c:	f04f 0802 	mov.w	r8, #2
 801f720:	f1bb 0f00 	cmp.w	fp, #0
 801f724:	d04a      	beq.n	801f7bc <__gethex+0x3c4>
 801f726:	68fb      	ldr	r3, [r7, #12]
 801f728:	2b02      	cmp	r3, #2
 801f72a:	d016      	beq.n	801f75a <__gethex+0x362>
 801f72c:	2b03      	cmp	r3, #3
 801f72e:	d018      	beq.n	801f762 <__gethex+0x36a>
 801f730:	2b01      	cmp	r3, #1
 801f732:	d109      	bne.n	801f748 <__gethex+0x350>
 801f734:	f01b 0f02 	tst.w	fp, #2
 801f738:	d006      	beq.n	801f748 <__gethex+0x350>
 801f73a:	f8da 3000 	ldr.w	r3, [sl]
 801f73e:	ea4b 0b03 	orr.w	fp, fp, r3
 801f742:	f01b 0f01 	tst.w	fp, #1
 801f746:	d10f      	bne.n	801f768 <__gethex+0x370>
 801f748:	f048 0810 	orr.w	r8, r8, #16
 801f74c:	e036      	b.n	801f7bc <__gethex+0x3c4>
 801f74e:	f04f 0b01 	mov.w	fp, #1
 801f752:	e7d0      	b.n	801f6f6 <__gethex+0x2fe>
 801f754:	f04f 0801 	mov.w	r8, #1
 801f758:	e7e2      	b.n	801f720 <__gethex+0x328>
 801f75a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801f75c:	f1c3 0301 	rsb	r3, r3, #1
 801f760:	930f      	str	r3, [sp, #60]	; 0x3c
 801f762:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801f764:	2b00      	cmp	r3, #0
 801f766:	d0ef      	beq.n	801f748 <__gethex+0x350>
 801f768:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801f76c:	f104 0214 	add.w	r2, r4, #20
 801f770:	ea4f 038b 	mov.w	r3, fp, lsl #2
 801f774:	9301      	str	r3, [sp, #4]
 801f776:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 801f77a:	2300      	movs	r3, #0
 801f77c:	4694      	mov	ip, r2
 801f77e:	f852 1b04 	ldr.w	r1, [r2], #4
 801f782:	f1b1 3fff 	cmp.w	r1, #4294967295
 801f786:	d01e      	beq.n	801f7c6 <__gethex+0x3ce>
 801f788:	3101      	adds	r1, #1
 801f78a:	f8cc 1000 	str.w	r1, [ip]
 801f78e:	f1b8 0f02 	cmp.w	r8, #2
 801f792:	f104 0214 	add.w	r2, r4, #20
 801f796:	d13d      	bne.n	801f814 <__gethex+0x41c>
 801f798:	683b      	ldr	r3, [r7, #0]
 801f79a:	3b01      	subs	r3, #1
 801f79c:	42ab      	cmp	r3, r5
 801f79e:	d10b      	bne.n	801f7b8 <__gethex+0x3c0>
 801f7a0:	1169      	asrs	r1, r5, #5
 801f7a2:	2301      	movs	r3, #1
 801f7a4:	f005 051f 	and.w	r5, r5, #31
 801f7a8:	fa03 f505 	lsl.w	r5, r3, r5
 801f7ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801f7b0:	421d      	tst	r5, r3
 801f7b2:	bf18      	it	ne
 801f7b4:	f04f 0801 	movne.w	r8, #1
 801f7b8:	f048 0820 	orr.w	r8, r8, #32
 801f7bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801f7be:	601c      	str	r4, [r3, #0]
 801f7c0:	9b02      	ldr	r3, [sp, #8]
 801f7c2:	601e      	str	r6, [r3, #0]
 801f7c4:	e6a2      	b.n	801f50c <__gethex+0x114>
 801f7c6:	4290      	cmp	r0, r2
 801f7c8:	f842 3c04 	str.w	r3, [r2, #-4]
 801f7cc:	d8d6      	bhi.n	801f77c <__gethex+0x384>
 801f7ce:	68a2      	ldr	r2, [r4, #8]
 801f7d0:	4593      	cmp	fp, r2
 801f7d2:	db17      	blt.n	801f804 <__gethex+0x40c>
 801f7d4:	6861      	ldr	r1, [r4, #4]
 801f7d6:	4648      	mov	r0, r9
 801f7d8:	3101      	adds	r1, #1
 801f7da:	f7fd fc91 	bl	801d100 <_Balloc>
 801f7de:	4682      	mov	sl, r0
 801f7e0:	b918      	cbnz	r0, 801f7ea <__gethex+0x3f2>
 801f7e2:	4b1b      	ldr	r3, [pc, #108]	; (801f850 <__gethex+0x458>)
 801f7e4:	4602      	mov	r2, r0
 801f7e6:	2184      	movs	r1, #132	; 0x84
 801f7e8:	e6b3      	b.n	801f552 <__gethex+0x15a>
 801f7ea:	6922      	ldr	r2, [r4, #16]
 801f7ec:	3202      	adds	r2, #2
 801f7ee:	f104 010c 	add.w	r1, r4, #12
 801f7f2:	0092      	lsls	r2, r2, #2
 801f7f4:	300c      	adds	r0, #12
 801f7f6:	f7fc fd78 	bl	801c2ea <memcpy>
 801f7fa:	4621      	mov	r1, r4
 801f7fc:	4648      	mov	r0, r9
 801f7fe:	f7fd fcbf 	bl	801d180 <_Bfree>
 801f802:	4654      	mov	r4, sl
 801f804:	6922      	ldr	r2, [r4, #16]
 801f806:	1c51      	adds	r1, r2, #1
 801f808:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801f80c:	6121      	str	r1, [r4, #16]
 801f80e:	2101      	movs	r1, #1
 801f810:	6151      	str	r1, [r2, #20]
 801f812:	e7bc      	b.n	801f78e <__gethex+0x396>
 801f814:	6921      	ldr	r1, [r4, #16]
 801f816:	4559      	cmp	r1, fp
 801f818:	dd0b      	ble.n	801f832 <__gethex+0x43a>
 801f81a:	2101      	movs	r1, #1
 801f81c:	4620      	mov	r0, r4
 801f81e:	f7ff fd83 	bl	801f328 <rshift>
 801f822:	68bb      	ldr	r3, [r7, #8]
 801f824:	3601      	adds	r6, #1
 801f826:	42b3      	cmp	r3, r6
 801f828:	f6ff aedb 	blt.w	801f5e2 <__gethex+0x1ea>
 801f82c:	f04f 0801 	mov.w	r8, #1
 801f830:	e7c2      	b.n	801f7b8 <__gethex+0x3c0>
 801f832:	f015 051f 	ands.w	r5, r5, #31
 801f836:	d0f9      	beq.n	801f82c <__gethex+0x434>
 801f838:	9b01      	ldr	r3, [sp, #4]
 801f83a:	441a      	add	r2, r3
 801f83c:	f1c5 0520 	rsb	r5, r5, #32
 801f840:	f852 0c04 	ldr.w	r0, [r2, #-4]
 801f844:	f7fd fd4e 	bl	801d2e4 <__hi0bits>
 801f848:	42a8      	cmp	r0, r5
 801f84a:	dbe6      	blt.n	801f81a <__gethex+0x422>
 801f84c:	e7ee      	b.n	801f82c <__gethex+0x434>
 801f84e:	bf00      	nop
 801f850:	0802095b 	.word	0x0802095b

0801f854 <L_shift>:
 801f854:	f1c2 0208 	rsb	r2, r2, #8
 801f858:	0092      	lsls	r2, r2, #2
 801f85a:	b570      	push	{r4, r5, r6, lr}
 801f85c:	f1c2 0620 	rsb	r6, r2, #32
 801f860:	6843      	ldr	r3, [r0, #4]
 801f862:	6804      	ldr	r4, [r0, #0]
 801f864:	fa03 f506 	lsl.w	r5, r3, r6
 801f868:	432c      	orrs	r4, r5
 801f86a:	40d3      	lsrs	r3, r2
 801f86c:	6004      	str	r4, [r0, #0]
 801f86e:	f840 3f04 	str.w	r3, [r0, #4]!
 801f872:	4288      	cmp	r0, r1
 801f874:	d3f4      	bcc.n	801f860 <L_shift+0xc>
 801f876:	bd70      	pop	{r4, r5, r6, pc}

0801f878 <__match>:
 801f878:	b530      	push	{r4, r5, lr}
 801f87a:	6803      	ldr	r3, [r0, #0]
 801f87c:	3301      	adds	r3, #1
 801f87e:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f882:	b914      	cbnz	r4, 801f88a <__match+0x12>
 801f884:	6003      	str	r3, [r0, #0]
 801f886:	2001      	movs	r0, #1
 801f888:	bd30      	pop	{r4, r5, pc}
 801f88a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f88e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801f892:	2d19      	cmp	r5, #25
 801f894:	bf98      	it	ls
 801f896:	3220      	addls	r2, #32
 801f898:	42a2      	cmp	r2, r4
 801f89a:	d0f0      	beq.n	801f87e <__match+0x6>
 801f89c:	2000      	movs	r0, #0
 801f89e:	e7f3      	b.n	801f888 <__match+0x10>

0801f8a0 <__hexnan>:
 801f8a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f8a4:	680b      	ldr	r3, [r1, #0]
 801f8a6:	6801      	ldr	r1, [r0, #0]
 801f8a8:	115e      	asrs	r6, r3, #5
 801f8aa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801f8ae:	f013 031f 	ands.w	r3, r3, #31
 801f8b2:	b087      	sub	sp, #28
 801f8b4:	bf18      	it	ne
 801f8b6:	3604      	addne	r6, #4
 801f8b8:	2500      	movs	r5, #0
 801f8ba:	1f37      	subs	r7, r6, #4
 801f8bc:	4682      	mov	sl, r0
 801f8be:	4690      	mov	r8, r2
 801f8c0:	9301      	str	r3, [sp, #4]
 801f8c2:	f846 5c04 	str.w	r5, [r6, #-4]
 801f8c6:	46b9      	mov	r9, r7
 801f8c8:	463c      	mov	r4, r7
 801f8ca:	9502      	str	r5, [sp, #8]
 801f8cc:	46ab      	mov	fp, r5
 801f8ce:	784a      	ldrb	r2, [r1, #1]
 801f8d0:	1c4b      	adds	r3, r1, #1
 801f8d2:	9303      	str	r3, [sp, #12]
 801f8d4:	b342      	cbz	r2, 801f928 <__hexnan+0x88>
 801f8d6:	4610      	mov	r0, r2
 801f8d8:	9105      	str	r1, [sp, #20]
 801f8da:	9204      	str	r2, [sp, #16]
 801f8dc:	f7ff fd76 	bl	801f3cc <__hexdig_fun>
 801f8e0:	2800      	cmp	r0, #0
 801f8e2:	d14f      	bne.n	801f984 <__hexnan+0xe4>
 801f8e4:	9a04      	ldr	r2, [sp, #16]
 801f8e6:	9905      	ldr	r1, [sp, #20]
 801f8e8:	2a20      	cmp	r2, #32
 801f8ea:	d818      	bhi.n	801f91e <__hexnan+0x7e>
 801f8ec:	9b02      	ldr	r3, [sp, #8]
 801f8ee:	459b      	cmp	fp, r3
 801f8f0:	dd13      	ble.n	801f91a <__hexnan+0x7a>
 801f8f2:	454c      	cmp	r4, r9
 801f8f4:	d206      	bcs.n	801f904 <__hexnan+0x64>
 801f8f6:	2d07      	cmp	r5, #7
 801f8f8:	dc04      	bgt.n	801f904 <__hexnan+0x64>
 801f8fa:	462a      	mov	r2, r5
 801f8fc:	4649      	mov	r1, r9
 801f8fe:	4620      	mov	r0, r4
 801f900:	f7ff ffa8 	bl	801f854 <L_shift>
 801f904:	4544      	cmp	r4, r8
 801f906:	d950      	bls.n	801f9aa <__hexnan+0x10a>
 801f908:	2300      	movs	r3, #0
 801f90a:	f1a4 0904 	sub.w	r9, r4, #4
 801f90e:	f844 3c04 	str.w	r3, [r4, #-4]
 801f912:	f8cd b008 	str.w	fp, [sp, #8]
 801f916:	464c      	mov	r4, r9
 801f918:	461d      	mov	r5, r3
 801f91a:	9903      	ldr	r1, [sp, #12]
 801f91c:	e7d7      	b.n	801f8ce <__hexnan+0x2e>
 801f91e:	2a29      	cmp	r2, #41	; 0x29
 801f920:	d155      	bne.n	801f9ce <__hexnan+0x12e>
 801f922:	3102      	adds	r1, #2
 801f924:	f8ca 1000 	str.w	r1, [sl]
 801f928:	f1bb 0f00 	cmp.w	fp, #0
 801f92c:	d04f      	beq.n	801f9ce <__hexnan+0x12e>
 801f92e:	454c      	cmp	r4, r9
 801f930:	d206      	bcs.n	801f940 <__hexnan+0xa0>
 801f932:	2d07      	cmp	r5, #7
 801f934:	dc04      	bgt.n	801f940 <__hexnan+0xa0>
 801f936:	462a      	mov	r2, r5
 801f938:	4649      	mov	r1, r9
 801f93a:	4620      	mov	r0, r4
 801f93c:	f7ff ff8a 	bl	801f854 <L_shift>
 801f940:	4544      	cmp	r4, r8
 801f942:	d934      	bls.n	801f9ae <__hexnan+0x10e>
 801f944:	f1a8 0204 	sub.w	r2, r8, #4
 801f948:	4623      	mov	r3, r4
 801f94a:	f853 1b04 	ldr.w	r1, [r3], #4
 801f94e:	f842 1f04 	str.w	r1, [r2, #4]!
 801f952:	429f      	cmp	r7, r3
 801f954:	d2f9      	bcs.n	801f94a <__hexnan+0xaa>
 801f956:	1b3b      	subs	r3, r7, r4
 801f958:	f023 0303 	bic.w	r3, r3, #3
 801f95c:	3304      	adds	r3, #4
 801f95e:	3e03      	subs	r6, #3
 801f960:	3401      	adds	r4, #1
 801f962:	42a6      	cmp	r6, r4
 801f964:	bf38      	it	cc
 801f966:	2304      	movcc	r3, #4
 801f968:	4443      	add	r3, r8
 801f96a:	2200      	movs	r2, #0
 801f96c:	f843 2b04 	str.w	r2, [r3], #4
 801f970:	429f      	cmp	r7, r3
 801f972:	d2fb      	bcs.n	801f96c <__hexnan+0xcc>
 801f974:	683b      	ldr	r3, [r7, #0]
 801f976:	b91b      	cbnz	r3, 801f980 <__hexnan+0xe0>
 801f978:	4547      	cmp	r7, r8
 801f97a:	d126      	bne.n	801f9ca <__hexnan+0x12a>
 801f97c:	2301      	movs	r3, #1
 801f97e:	603b      	str	r3, [r7, #0]
 801f980:	2005      	movs	r0, #5
 801f982:	e025      	b.n	801f9d0 <__hexnan+0x130>
 801f984:	3501      	adds	r5, #1
 801f986:	2d08      	cmp	r5, #8
 801f988:	f10b 0b01 	add.w	fp, fp, #1
 801f98c:	dd06      	ble.n	801f99c <__hexnan+0xfc>
 801f98e:	4544      	cmp	r4, r8
 801f990:	d9c3      	bls.n	801f91a <__hexnan+0x7a>
 801f992:	2300      	movs	r3, #0
 801f994:	f844 3c04 	str.w	r3, [r4, #-4]
 801f998:	2501      	movs	r5, #1
 801f99a:	3c04      	subs	r4, #4
 801f99c:	6822      	ldr	r2, [r4, #0]
 801f99e:	f000 000f 	and.w	r0, r0, #15
 801f9a2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801f9a6:	6020      	str	r0, [r4, #0]
 801f9a8:	e7b7      	b.n	801f91a <__hexnan+0x7a>
 801f9aa:	2508      	movs	r5, #8
 801f9ac:	e7b5      	b.n	801f91a <__hexnan+0x7a>
 801f9ae:	9b01      	ldr	r3, [sp, #4]
 801f9b0:	2b00      	cmp	r3, #0
 801f9b2:	d0df      	beq.n	801f974 <__hexnan+0xd4>
 801f9b4:	f1c3 0320 	rsb	r3, r3, #32
 801f9b8:	f04f 32ff 	mov.w	r2, #4294967295
 801f9bc:	40da      	lsrs	r2, r3
 801f9be:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801f9c2:	4013      	ands	r3, r2
 801f9c4:	f846 3c04 	str.w	r3, [r6, #-4]
 801f9c8:	e7d4      	b.n	801f974 <__hexnan+0xd4>
 801f9ca:	3f04      	subs	r7, #4
 801f9cc:	e7d2      	b.n	801f974 <__hexnan+0xd4>
 801f9ce:	2004      	movs	r0, #4
 801f9d0:	b007      	add	sp, #28
 801f9d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801f9d6 <__ascii_mbtowc>:
 801f9d6:	b082      	sub	sp, #8
 801f9d8:	b901      	cbnz	r1, 801f9dc <__ascii_mbtowc+0x6>
 801f9da:	a901      	add	r1, sp, #4
 801f9dc:	b142      	cbz	r2, 801f9f0 <__ascii_mbtowc+0x1a>
 801f9de:	b14b      	cbz	r3, 801f9f4 <__ascii_mbtowc+0x1e>
 801f9e0:	7813      	ldrb	r3, [r2, #0]
 801f9e2:	600b      	str	r3, [r1, #0]
 801f9e4:	7812      	ldrb	r2, [r2, #0]
 801f9e6:	1e10      	subs	r0, r2, #0
 801f9e8:	bf18      	it	ne
 801f9ea:	2001      	movne	r0, #1
 801f9ec:	b002      	add	sp, #8
 801f9ee:	4770      	bx	lr
 801f9f0:	4610      	mov	r0, r2
 801f9f2:	e7fb      	b.n	801f9ec <__ascii_mbtowc+0x16>
 801f9f4:	f06f 0001 	mvn.w	r0, #1
 801f9f8:	e7f8      	b.n	801f9ec <__ascii_mbtowc+0x16>

0801f9fa <_realloc_r>:
 801f9fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f9fe:	4680      	mov	r8, r0
 801fa00:	4614      	mov	r4, r2
 801fa02:	460e      	mov	r6, r1
 801fa04:	b921      	cbnz	r1, 801fa10 <_realloc_r+0x16>
 801fa06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801fa0a:	4611      	mov	r1, r2
 801fa0c:	f7fd baec 	b.w	801cfe8 <_malloc_r>
 801fa10:	b92a      	cbnz	r2, 801fa1e <_realloc_r+0x24>
 801fa12:	f7fd fa75 	bl	801cf00 <_free_r>
 801fa16:	4625      	mov	r5, r4
 801fa18:	4628      	mov	r0, r5
 801fa1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801fa1e:	f000 f8b6 	bl	801fb8e <_malloc_usable_size_r>
 801fa22:	4284      	cmp	r4, r0
 801fa24:	4607      	mov	r7, r0
 801fa26:	d802      	bhi.n	801fa2e <_realloc_r+0x34>
 801fa28:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801fa2c:	d812      	bhi.n	801fa54 <_realloc_r+0x5a>
 801fa2e:	4621      	mov	r1, r4
 801fa30:	4640      	mov	r0, r8
 801fa32:	f7fd fad9 	bl	801cfe8 <_malloc_r>
 801fa36:	4605      	mov	r5, r0
 801fa38:	2800      	cmp	r0, #0
 801fa3a:	d0ed      	beq.n	801fa18 <_realloc_r+0x1e>
 801fa3c:	42bc      	cmp	r4, r7
 801fa3e:	4622      	mov	r2, r4
 801fa40:	4631      	mov	r1, r6
 801fa42:	bf28      	it	cs
 801fa44:	463a      	movcs	r2, r7
 801fa46:	f7fc fc50 	bl	801c2ea <memcpy>
 801fa4a:	4631      	mov	r1, r6
 801fa4c:	4640      	mov	r0, r8
 801fa4e:	f7fd fa57 	bl	801cf00 <_free_r>
 801fa52:	e7e1      	b.n	801fa18 <_realloc_r+0x1e>
 801fa54:	4635      	mov	r5, r6
 801fa56:	e7df      	b.n	801fa18 <_realloc_r+0x1e>

0801fa58 <_strtoul_l.constprop.0>:
 801fa58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801fa5c:	4f36      	ldr	r7, [pc, #216]	; (801fb38 <_strtoul_l.constprop.0+0xe0>)
 801fa5e:	4686      	mov	lr, r0
 801fa60:	460d      	mov	r5, r1
 801fa62:	4628      	mov	r0, r5
 801fa64:	f815 4b01 	ldrb.w	r4, [r5], #1
 801fa68:	5d3e      	ldrb	r6, [r7, r4]
 801fa6a:	f016 0608 	ands.w	r6, r6, #8
 801fa6e:	d1f8      	bne.n	801fa62 <_strtoul_l.constprop.0+0xa>
 801fa70:	2c2d      	cmp	r4, #45	; 0x2d
 801fa72:	d130      	bne.n	801fad6 <_strtoul_l.constprop.0+0x7e>
 801fa74:	782c      	ldrb	r4, [r5, #0]
 801fa76:	2601      	movs	r6, #1
 801fa78:	1c85      	adds	r5, r0, #2
 801fa7a:	2b00      	cmp	r3, #0
 801fa7c:	d057      	beq.n	801fb2e <_strtoul_l.constprop.0+0xd6>
 801fa7e:	2b10      	cmp	r3, #16
 801fa80:	d109      	bne.n	801fa96 <_strtoul_l.constprop.0+0x3e>
 801fa82:	2c30      	cmp	r4, #48	; 0x30
 801fa84:	d107      	bne.n	801fa96 <_strtoul_l.constprop.0+0x3e>
 801fa86:	7828      	ldrb	r0, [r5, #0]
 801fa88:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801fa8c:	2858      	cmp	r0, #88	; 0x58
 801fa8e:	d149      	bne.n	801fb24 <_strtoul_l.constprop.0+0xcc>
 801fa90:	786c      	ldrb	r4, [r5, #1]
 801fa92:	2310      	movs	r3, #16
 801fa94:	3502      	adds	r5, #2
 801fa96:	f04f 38ff 	mov.w	r8, #4294967295
 801fa9a:	2700      	movs	r7, #0
 801fa9c:	fbb8 f8f3 	udiv	r8, r8, r3
 801faa0:	fb03 f908 	mul.w	r9, r3, r8
 801faa4:	ea6f 0909 	mvn.w	r9, r9
 801faa8:	4638      	mov	r0, r7
 801faaa:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801faae:	f1bc 0f09 	cmp.w	ip, #9
 801fab2:	d815      	bhi.n	801fae0 <_strtoul_l.constprop.0+0x88>
 801fab4:	4664      	mov	r4, ip
 801fab6:	42a3      	cmp	r3, r4
 801fab8:	dd23      	ble.n	801fb02 <_strtoul_l.constprop.0+0xaa>
 801faba:	f1b7 3fff 	cmp.w	r7, #4294967295
 801fabe:	d007      	beq.n	801fad0 <_strtoul_l.constprop.0+0x78>
 801fac0:	4580      	cmp	r8, r0
 801fac2:	d31b      	bcc.n	801fafc <_strtoul_l.constprop.0+0xa4>
 801fac4:	d101      	bne.n	801faca <_strtoul_l.constprop.0+0x72>
 801fac6:	45a1      	cmp	r9, r4
 801fac8:	db18      	blt.n	801fafc <_strtoul_l.constprop.0+0xa4>
 801faca:	fb00 4003 	mla	r0, r0, r3, r4
 801face:	2701      	movs	r7, #1
 801fad0:	f815 4b01 	ldrb.w	r4, [r5], #1
 801fad4:	e7e9      	b.n	801faaa <_strtoul_l.constprop.0+0x52>
 801fad6:	2c2b      	cmp	r4, #43	; 0x2b
 801fad8:	bf04      	itt	eq
 801fada:	782c      	ldrbeq	r4, [r5, #0]
 801fadc:	1c85      	addeq	r5, r0, #2
 801fade:	e7cc      	b.n	801fa7a <_strtoul_l.constprop.0+0x22>
 801fae0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801fae4:	f1bc 0f19 	cmp.w	ip, #25
 801fae8:	d801      	bhi.n	801faee <_strtoul_l.constprop.0+0x96>
 801faea:	3c37      	subs	r4, #55	; 0x37
 801faec:	e7e3      	b.n	801fab6 <_strtoul_l.constprop.0+0x5e>
 801faee:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801faf2:	f1bc 0f19 	cmp.w	ip, #25
 801faf6:	d804      	bhi.n	801fb02 <_strtoul_l.constprop.0+0xaa>
 801faf8:	3c57      	subs	r4, #87	; 0x57
 801fafa:	e7dc      	b.n	801fab6 <_strtoul_l.constprop.0+0x5e>
 801fafc:	f04f 37ff 	mov.w	r7, #4294967295
 801fb00:	e7e6      	b.n	801fad0 <_strtoul_l.constprop.0+0x78>
 801fb02:	1c7b      	adds	r3, r7, #1
 801fb04:	d106      	bne.n	801fb14 <_strtoul_l.constprop.0+0xbc>
 801fb06:	2322      	movs	r3, #34	; 0x22
 801fb08:	f8ce 3000 	str.w	r3, [lr]
 801fb0c:	4638      	mov	r0, r7
 801fb0e:	b932      	cbnz	r2, 801fb1e <_strtoul_l.constprop.0+0xc6>
 801fb10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801fb14:	b106      	cbz	r6, 801fb18 <_strtoul_l.constprop.0+0xc0>
 801fb16:	4240      	negs	r0, r0
 801fb18:	2a00      	cmp	r2, #0
 801fb1a:	d0f9      	beq.n	801fb10 <_strtoul_l.constprop.0+0xb8>
 801fb1c:	b107      	cbz	r7, 801fb20 <_strtoul_l.constprop.0+0xc8>
 801fb1e:	1e69      	subs	r1, r5, #1
 801fb20:	6011      	str	r1, [r2, #0]
 801fb22:	e7f5      	b.n	801fb10 <_strtoul_l.constprop.0+0xb8>
 801fb24:	2430      	movs	r4, #48	; 0x30
 801fb26:	2b00      	cmp	r3, #0
 801fb28:	d1b5      	bne.n	801fa96 <_strtoul_l.constprop.0+0x3e>
 801fb2a:	2308      	movs	r3, #8
 801fb2c:	e7b3      	b.n	801fa96 <_strtoul_l.constprop.0+0x3e>
 801fb2e:	2c30      	cmp	r4, #48	; 0x30
 801fb30:	d0a9      	beq.n	801fa86 <_strtoul_l.constprop.0+0x2e>
 801fb32:	230a      	movs	r3, #10
 801fb34:	e7af      	b.n	801fa96 <_strtoul_l.constprop.0+0x3e>
 801fb36:	bf00      	nop
 801fb38:	08020b19 	.word	0x08020b19

0801fb3c <_strtoul_r>:
 801fb3c:	f7ff bf8c 	b.w	801fa58 <_strtoul_l.constprop.0>

0801fb40 <__ascii_wctomb>:
 801fb40:	b149      	cbz	r1, 801fb56 <__ascii_wctomb+0x16>
 801fb42:	2aff      	cmp	r2, #255	; 0xff
 801fb44:	bf85      	ittet	hi
 801fb46:	238a      	movhi	r3, #138	; 0x8a
 801fb48:	6003      	strhi	r3, [r0, #0]
 801fb4a:	700a      	strbls	r2, [r1, #0]
 801fb4c:	f04f 30ff 	movhi.w	r0, #4294967295
 801fb50:	bf98      	it	ls
 801fb52:	2001      	movls	r0, #1
 801fb54:	4770      	bx	lr
 801fb56:	4608      	mov	r0, r1
 801fb58:	4770      	bx	lr
	...

0801fb5c <fiprintf>:
 801fb5c:	b40e      	push	{r1, r2, r3}
 801fb5e:	b503      	push	{r0, r1, lr}
 801fb60:	4601      	mov	r1, r0
 801fb62:	ab03      	add	r3, sp, #12
 801fb64:	4805      	ldr	r0, [pc, #20]	; (801fb7c <fiprintf+0x20>)
 801fb66:	f853 2b04 	ldr.w	r2, [r3], #4
 801fb6a:	6800      	ldr	r0, [r0, #0]
 801fb6c:	9301      	str	r3, [sp, #4]
 801fb6e:	f000 f83f 	bl	801fbf0 <_vfiprintf_r>
 801fb72:	b002      	add	sp, #8
 801fb74:	f85d eb04 	ldr.w	lr, [sp], #4
 801fb78:	b003      	add	sp, #12
 801fb7a:	4770      	bx	lr
 801fb7c:	24000258 	.word	0x24000258

0801fb80 <abort>:
 801fb80:	b508      	push	{r3, lr}
 801fb82:	2006      	movs	r0, #6
 801fb84:	f000 fa0c 	bl	801ffa0 <raise>
 801fb88:	2001      	movs	r0, #1
 801fb8a:	f7e4 f95f 	bl	8003e4c <_exit>

0801fb8e <_malloc_usable_size_r>:
 801fb8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801fb92:	1f18      	subs	r0, r3, #4
 801fb94:	2b00      	cmp	r3, #0
 801fb96:	bfbc      	itt	lt
 801fb98:	580b      	ldrlt	r3, [r1, r0]
 801fb9a:	18c0      	addlt	r0, r0, r3
 801fb9c:	4770      	bx	lr

0801fb9e <__sfputc_r>:
 801fb9e:	6893      	ldr	r3, [r2, #8]
 801fba0:	3b01      	subs	r3, #1
 801fba2:	2b00      	cmp	r3, #0
 801fba4:	b410      	push	{r4}
 801fba6:	6093      	str	r3, [r2, #8]
 801fba8:	da08      	bge.n	801fbbc <__sfputc_r+0x1e>
 801fbaa:	6994      	ldr	r4, [r2, #24]
 801fbac:	42a3      	cmp	r3, r4
 801fbae:	db01      	blt.n	801fbb4 <__sfputc_r+0x16>
 801fbb0:	290a      	cmp	r1, #10
 801fbb2:	d103      	bne.n	801fbbc <__sfputc_r+0x1e>
 801fbb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 801fbb8:	f000 b934 	b.w	801fe24 <__swbuf_r>
 801fbbc:	6813      	ldr	r3, [r2, #0]
 801fbbe:	1c58      	adds	r0, r3, #1
 801fbc0:	6010      	str	r0, [r2, #0]
 801fbc2:	7019      	strb	r1, [r3, #0]
 801fbc4:	4608      	mov	r0, r1
 801fbc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801fbca:	4770      	bx	lr

0801fbcc <__sfputs_r>:
 801fbcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fbce:	4606      	mov	r6, r0
 801fbd0:	460f      	mov	r7, r1
 801fbd2:	4614      	mov	r4, r2
 801fbd4:	18d5      	adds	r5, r2, r3
 801fbd6:	42ac      	cmp	r4, r5
 801fbd8:	d101      	bne.n	801fbde <__sfputs_r+0x12>
 801fbda:	2000      	movs	r0, #0
 801fbdc:	e007      	b.n	801fbee <__sfputs_r+0x22>
 801fbde:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fbe2:	463a      	mov	r2, r7
 801fbe4:	4630      	mov	r0, r6
 801fbe6:	f7ff ffda 	bl	801fb9e <__sfputc_r>
 801fbea:	1c43      	adds	r3, r0, #1
 801fbec:	d1f3      	bne.n	801fbd6 <__sfputs_r+0xa>
 801fbee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801fbf0 <_vfiprintf_r>:
 801fbf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fbf4:	460d      	mov	r5, r1
 801fbf6:	b09d      	sub	sp, #116	; 0x74
 801fbf8:	4614      	mov	r4, r2
 801fbfa:	4698      	mov	r8, r3
 801fbfc:	4606      	mov	r6, r0
 801fbfe:	b118      	cbz	r0, 801fc08 <_vfiprintf_r+0x18>
 801fc00:	6a03      	ldr	r3, [r0, #32]
 801fc02:	b90b      	cbnz	r3, 801fc08 <_vfiprintf_r+0x18>
 801fc04:	f7fc fa22 	bl	801c04c <__sinit>
 801fc08:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801fc0a:	07d9      	lsls	r1, r3, #31
 801fc0c:	d405      	bmi.n	801fc1a <_vfiprintf_r+0x2a>
 801fc0e:	89ab      	ldrh	r3, [r5, #12]
 801fc10:	059a      	lsls	r2, r3, #22
 801fc12:	d402      	bmi.n	801fc1a <_vfiprintf_r+0x2a>
 801fc14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801fc16:	f7fc fb5e 	bl	801c2d6 <__retarget_lock_acquire_recursive>
 801fc1a:	89ab      	ldrh	r3, [r5, #12]
 801fc1c:	071b      	lsls	r3, r3, #28
 801fc1e:	d501      	bpl.n	801fc24 <_vfiprintf_r+0x34>
 801fc20:	692b      	ldr	r3, [r5, #16]
 801fc22:	b99b      	cbnz	r3, 801fc4c <_vfiprintf_r+0x5c>
 801fc24:	4629      	mov	r1, r5
 801fc26:	4630      	mov	r0, r6
 801fc28:	f000 f93a 	bl	801fea0 <__swsetup_r>
 801fc2c:	b170      	cbz	r0, 801fc4c <_vfiprintf_r+0x5c>
 801fc2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801fc30:	07dc      	lsls	r4, r3, #31
 801fc32:	d504      	bpl.n	801fc3e <_vfiprintf_r+0x4e>
 801fc34:	f04f 30ff 	mov.w	r0, #4294967295
 801fc38:	b01d      	add	sp, #116	; 0x74
 801fc3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fc3e:	89ab      	ldrh	r3, [r5, #12]
 801fc40:	0598      	lsls	r0, r3, #22
 801fc42:	d4f7      	bmi.n	801fc34 <_vfiprintf_r+0x44>
 801fc44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801fc46:	f7fc fb47 	bl	801c2d8 <__retarget_lock_release_recursive>
 801fc4a:	e7f3      	b.n	801fc34 <_vfiprintf_r+0x44>
 801fc4c:	2300      	movs	r3, #0
 801fc4e:	9309      	str	r3, [sp, #36]	; 0x24
 801fc50:	2320      	movs	r3, #32
 801fc52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801fc56:	f8cd 800c 	str.w	r8, [sp, #12]
 801fc5a:	2330      	movs	r3, #48	; 0x30
 801fc5c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801fe10 <_vfiprintf_r+0x220>
 801fc60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801fc64:	f04f 0901 	mov.w	r9, #1
 801fc68:	4623      	mov	r3, r4
 801fc6a:	469a      	mov	sl, r3
 801fc6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 801fc70:	b10a      	cbz	r2, 801fc76 <_vfiprintf_r+0x86>
 801fc72:	2a25      	cmp	r2, #37	; 0x25
 801fc74:	d1f9      	bne.n	801fc6a <_vfiprintf_r+0x7a>
 801fc76:	ebba 0b04 	subs.w	fp, sl, r4
 801fc7a:	d00b      	beq.n	801fc94 <_vfiprintf_r+0xa4>
 801fc7c:	465b      	mov	r3, fp
 801fc7e:	4622      	mov	r2, r4
 801fc80:	4629      	mov	r1, r5
 801fc82:	4630      	mov	r0, r6
 801fc84:	f7ff ffa2 	bl	801fbcc <__sfputs_r>
 801fc88:	3001      	adds	r0, #1
 801fc8a:	f000 80a9 	beq.w	801fde0 <_vfiprintf_r+0x1f0>
 801fc8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801fc90:	445a      	add	r2, fp
 801fc92:	9209      	str	r2, [sp, #36]	; 0x24
 801fc94:	f89a 3000 	ldrb.w	r3, [sl]
 801fc98:	2b00      	cmp	r3, #0
 801fc9a:	f000 80a1 	beq.w	801fde0 <_vfiprintf_r+0x1f0>
 801fc9e:	2300      	movs	r3, #0
 801fca0:	f04f 32ff 	mov.w	r2, #4294967295
 801fca4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801fca8:	f10a 0a01 	add.w	sl, sl, #1
 801fcac:	9304      	str	r3, [sp, #16]
 801fcae:	9307      	str	r3, [sp, #28]
 801fcb0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801fcb4:	931a      	str	r3, [sp, #104]	; 0x68
 801fcb6:	4654      	mov	r4, sl
 801fcb8:	2205      	movs	r2, #5
 801fcba:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fcbe:	4854      	ldr	r0, [pc, #336]	; (801fe10 <_vfiprintf_r+0x220>)
 801fcc0:	f7e0 fb36 	bl	8000330 <memchr>
 801fcc4:	9a04      	ldr	r2, [sp, #16]
 801fcc6:	b9d8      	cbnz	r0, 801fd00 <_vfiprintf_r+0x110>
 801fcc8:	06d1      	lsls	r1, r2, #27
 801fcca:	bf44      	itt	mi
 801fccc:	2320      	movmi	r3, #32
 801fcce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801fcd2:	0713      	lsls	r3, r2, #28
 801fcd4:	bf44      	itt	mi
 801fcd6:	232b      	movmi	r3, #43	; 0x2b
 801fcd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801fcdc:	f89a 3000 	ldrb.w	r3, [sl]
 801fce0:	2b2a      	cmp	r3, #42	; 0x2a
 801fce2:	d015      	beq.n	801fd10 <_vfiprintf_r+0x120>
 801fce4:	9a07      	ldr	r2, [sp, #28]
 801fce6:	4654      	mov	r4, sl
 801fce8:	2000      	movs	r0, #0
 801fcea:	f04f 0c0a 	mov.w	ip, #10
 801fcee:	4621      	mov	r1, r4
 801fcf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 801fcf4:	3b30      	subs	r3, #48	; 0x30
 801fcf6:	2b09      	cmp	r3, #9
 801fcf8:	d94d      	bls.n	801fd96 <_vfiprintf_r+0x1a6>
 801fcfa:	b1b0      	cbz	r0, 801fd2a <_vfiprintf_r+0x13a>
 801fcfc:	9207      	str	r2, [sp, #28]
 801fcfe:	e014      	b.n	801fd2a <_vfiprintf_r+0x13a>
 801fd00:	eba0 0308 	sub.w	r3, r0, r8
 801fd04:	fa09 f303 	lsl.w	r3, r9, r3
 801fd08:	4313      	orrs	r3, r2
 801fd0a:	9304      	str	r3, [sp, #16]
 801fd0c:	46a2      	mov	sl, r4
 801fd0e:	e7d2      	b.n	801fcb6 <_vfiprintf_r+0xc6>
 801fd10:	9b03      	ldr	r3, [sp, #12]
 801fd12:	1d19      	adds	r1, r3, #4
 801fd14:	681b      	ldr	r3, [r3, #0]
 801fd16:	9103      	str	r1, [sp, #12]
 801fd18:	2b00      	cmp	r3, #0
 801fd1a:	bfbb      	ittet	lt
 801fd1c:	425b      	neglt	r3, r3
 801fd1e:	f042 0202 	orrlt.w	r2, r2, #2
 801fd22:	9307      	strge	r3, [sp, #28]
 801fd24:	9307      	strlt	r3, [sp, #28]
 801fd26:	bfb8      	it	lt
 801fd28:	9204      	strlt	r2, [sp, #16]
 801fd2a:	7823      	ldrb	r3, [r4, #0]
 801fd2c:	2b2e      	cmp	r3, #46	; 0x2e
 801fd2e:	d10c      	bne.n	801fd4a <_vfiprintf_r+0x15a>
 801fd30:	7863      	ldrb	r3, [r4, #1]
 801fd32:	2b2a      	cmp	r3, #42	; 0x2a
 801fd34:	d134      	bne.n	801fda0 <_vfiprintf_r+0x1b0>
 801fd36:	9b03      	ldr	r3, [sp, #12]
 801fd38:	1d1a      	adds	r2, r3, #4
 801fd3a:	681b      	ldr	r3, [r3, #0]
 801fd3c:	9203      	str	r2, [sp, #12]
 801fd3e:	2b00      	cmp	r3, #0
 801fd40:	bfb8      	it	lt
 801fd42:	f04f 33ff 	movlt.w	r3, #4294967295
 801fd46:	3402      	adds	r4, #2
 801fd48:	9305      	str	r3, [sp, #20]
 801fd4a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801fe20 <_vfiprintf_r+0x230>
 801fd4e:	7821      	ldrb	r1, [r4, #0]
 801fd50:	2203      	movs	r2, #3
 801fd52:	4650      	mov	r0, sl
 801fd54:	f7e0 faec 	bl	8000330 <memchr>
 801fd58:	b138      	cbz	r0, 801fd6a <_vfiprintf_r+0x17a>
 801fd5a:	9b04      	ldr	r3, [sp, #16]
 801fd5c:	eba0 000a 	sub.w	r0, r0, sl
 801fd60:	2240      	movs	r2, #64	; 0x40
 801fd62:	4082      	lsls	r2, r0
 801fd64:	4313      	orrs	r3, r2
 801fd66:	3401      	adds	r4, #1
 801fd68:	9304      	str	r3, [sp, #16]
 801fd6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fd6e:	4829      	ldr	r0, [pc, #164]	; (801fe14 <_vfiprintf_r+0x224>)
 801fd70:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801fd74:	2206      	movs	r2, #6
 801fd76:	f7e0 fadb 	bl	8000330 <memchr>
 801fd7a:	2800      	cmp	r0, #0
 801fd7c:	d03f      	beq.n	801fdfe <_vfiprintf_r+0x20e>
 801fd7e:	4b26      	ldr	r3, [pc, #152]	; (801fe18 <_vfiprintf_r+0x228>)
 801fd80:	bb1b      	cbnz	r3, 801fdca <_vfiprintf_r+0x1da>
 801fd82:	9b03      	ldr	r3, [sp, #12]
 801fd84:	3307      	adds	r3, #7
 801fd86:	f023 0307 	bic.w	r3, r3, #7
 801fd8a:	3308      	adds	r3, #8
 801fd8c:	9303      	str	r3, [sp, #12]
 801fd8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801fd90:	443b      	add	r3, r7
 801fd92:	9309      	str	r3, [sp, #36]	; 0x24
 801fd94:	e768      	b.n	801fc68 <_vfiprintf_r+0x78>
 801fd96:	fb0c 3202 	mla	r2, ip, r2, r3
 801fd9a:	460c      	mov	r4, r1
 801fd9c:	2001      	movs	r0, #1
 801fd9e:	e7a6      	b.n	801fcee <_vfiprintf_r+0xfe>
 801fda0:	2300      	movs	r3, #0
 801fda2:	3401      	adds	r4, #1
 801fda4:	9305      	str	r3, [sp, #20]
 801fda6:	4619      	mov	r1, r3
 801fda8:	f04f 0c0a 	mov.w	ip, #10
 801fdac:	4620      	mov	r0, r4
 801fdae:	f810 2b01 	ldrb.w	r2, [r0], #1
 801fdb2:	3a30      	subs	r2, #48	; 0x30
 801fdb4:	2a09      	cmp	r2, #9
 801fdb6:	d903      	bls.n	801fdc0 <_vfiprintf_r+0x1d0>
 801fdb8:	2b00      	cmp	r3, #0
 801fdba:	d0c6      	beq.n	801fd4a <_vfiprintf_r+0x15a>
 801fdbc:	9105      	str	r1, [sp, #20]
 801fdbe:	e7c4      	b.n	801fd4a <_vfiprintf_r+0x15a>
 801fdc0:	fb0c 2101 	mla	r1, ip, r1, r2
 801fdc4:	4604      	mov	r4, r0
 801fdc6:	2301      	movs	r3, #1
 801fdc8:	e7f0      	b.n	801fdac <_vfiprintf_r+0x1bc>
 801fdca:	ab03      	add	r3, sp, #12
 801fdcc:	9300      	str	r3, [sp, #0]
 801fdce:	462a      	mov	r2, r5
 801fdd0:	4b12      	ldr	r3, [pc, #72]	; (801fe1c <_vfiprintf_r+0x22c>)
 801fdd2:	a904      	add	r1, sp, #16
 801fdd4:	4630      	mov	r0, r6
 801fdd6:	f7fb faff 	bl	801b3d8 <_printf_float>
 801fdda:	4607      	mov	r7, r0
 801fddc:	1c78      	adds	r0, r7, #1
 801fdde:	d1d6      	bne.n	801fd8e <_vfiprintf_r+0x19e>
 801fde0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801fde2:	07d9      	lsls	r1, r3, #31
 801fde4:	d405      	bmi.n	801fdf2 <_vfiprintf_r+0x202>
 801fde6:	89ab      	ldrh	r3, [r5, #12]
 801fde8:	059a      	lsls	r2, r3, #22
 801fdea:	d402      	bmi.n	801fdf2 <_vfiprintf_r+0x202>
 801fdec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801fdee:	f7fc fa73 	bl	801c2d8 <__retarget_lock_release_recursive>
 801fdf2:	89ab      	ldrh	r3, [r5, #12]
 801fdf4:	065b      	lsls	r3, r3, #25
 801fdf6:	f53f af1d 	bmi.w	801fc34 <_vfiprintf_r+0x44>
 801fdfa:	9809      	ldr	r0, [sp, #36]	; 0x24
 801fdfc:	e71c      	b.n	801fc38 <_vfiprintf_r+0x48>
 801fdfe:	ab03      	add	r3, sp, #12
 801fe00:	9300      	str	r3, [sp, #0]
 801fe02:	462a      	mov	r2, r5
 801fe04:	4b05      	ldr	r3, [pc, #20]	; (801fe1c <_vfiprintf_r+0x22c>)
 801fe06:	a904      	add	r1, sp, #16
 801fe08:	4630      	mov	r0, r6
 801fe0a:	f7fb fd6d 	bl	801b8e8 <_printf_i>
 801fe0e:	e7e4      	b.n	801fdda <_vfiprintf_r+0x1ea>
 801fe10:	08020c19 	.word	0x08020c19
 801fe14:	08020c23 	.word	0x08020c23
 801fe18:	0801b3d9 	.word	0x0801b3d9
 801fe1c:	0801fbcd 	.word	0x0801fbcd
 801fe20:	08020c1f 	.word	0x08020c1f

0801fe24 <__swbuf_r>:
 801fe24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fe26:	460e      	mov	r6, r1
 801fe28:	4614      	mov	r4, r2
 801fe2a:	4605      	mov	r5, r0
 801fe2c:	b118      	cbz	r0, 801fe36 <__swbuf_r+0x12>
 801fe2e:	6a03      	ldr	r3, [r0, #32]
 801fe30:	b90b      	cbnz	r3, 801fe36 <__swbuf_r+0x12>
 801fe32:	f7fc f90b 	bl	801c04c <__sinit>
 801fe36:	69a3      	ldr	r3, [r4, #24]
 801fe38:	60a3      	str	r3, [r4, #8]
 801fe3a:	89a3      	ldrh	r3, [r4, #12]
 801fe3c:	071a      	lsls	r2, r3, #28
 801fe3e:	d525      	bpl.n	801fe8c <__swbuf_r+0x68>
 801fe40:	6923      	ldr	r3, [r4, #16]
 801fe42:	b31b      	cbz	r3, 801fe8c <__swbuf_r+0x68>
 801fe44:	6823      	ldr	r3, [r4, #0]
 801fe46:	6922      	ldr	r2, [r4, #16]
 801fe48:	1a98      	subs	r0, r3, r2
 801fe4a:	6963      	ldr	r3, [r4, #20]
 801fe4c:	b2f6      	uxtb	r6, r6
 801fe4e:	4283      	cmp	r3, r0
 801fe50:	4637      	mov	r7, r6
 801fe52:	dc04      	bgt.n	801fe5e <__swbuf_r+0x3a>
 801fe54:	4621      	mov	r1, r4
 801fe56:	4628      	mov	r0, r5
 801fe58:	f7ff f950 	bl	801f0fc <_fflush_r>
 801fe5c:	b9e0      	cbnz	r0, 801fe98 <__swbuf_r+0x74>
 801fe5e:	68a3      	ldr	r3, [r4, #8]
 801fe60:	3b01      	subs	r3, #1
 801fe62:	60a3      	str	r3, [r4, #8]
 801fe64:	6823      	ldr	r3, [r4, #0]
 801fe66:	1c5a      	adds	r2, r3, #1
 801fe68:	6022      	str	r2, [r4, #0]
 801fe6a:	701e      	strb	r6, [r3, #0]
 801fe6c:	6962      	ldr	r2, [r4, #20]
 801fe6e:	1c43      	adds	r3, r0, #1
 801fe70:	429a      	cmp	r2, r3
 801fe72:	d004      	beq.n	801fe7e <__swbuf_r+0x5a>
 801fe74:	89a3      	ldrh	r3, [r4, #12]
 801fe76:	07db      	lsls	r3, r3, #31
 801fe78:	d506      	bpl.n	801fe88 <__swbuf_r+0x64>
 801fe7a:	2e0a      	cmp	r6, #10
 801fe7c:	d104      	bne.n	801fe88 <__swbuf_r+0x64>
 801fe7e:	4621      	mov	r1, r4
 801fe80:	4628      	mov	r0, r5
 801fe82:	f7ff f93b 	bl	801f0fc <_fflush_r>
 801fe86:	b938      	cbnz	r0, 801fe98 <__swbuf_r+0x74>
 801fe88:	4638      	mov	r0, r7
 801fe8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801fe8c:	4621      	mov	r1, r4
 801fe8e:	4628      	mov	r0, r5
 801fe90:	f000 f806 	bl	801fea0 <__swsetup_r>
 801fe94:	2800      	cmp	r0, #0
 801fe96:	d0d5      	beq.n	801fe44 <__swbuf_r+0x20>
 801fe98:	f04f 37ff 	mov.w	r7, #4294967295
 801fe9c:	e7f4      	b.n	801fe88 <__swbuf_r+0x64>
	...

0801fea0 <__swsetup_r>:
 801fea0:	b538      	push	{r3, r4, r5, lr}
 801fea2:	4b2a      	ldr	r3, [pc, #168]	; (801ff4c <__swsetup_r+0xac>)
 801fea4:	4605      	mov	r5, r0
 801fea6:	6818      	ldr	r0, [r3, #0]
 801fea8:	460c      	mov	r4, r1
 801feaa:	b118      	cbz	r0, 801feb4 <__swsetup_r+0x14>
 801feac:	6a03      	ldr	r3, [r0, #32]
 801feae:	b90b      	cbnz	r3, 801feb4 <__swsetup_r+0x14>
 801feb0:	f7fc f8cc 	bl	801c04c <__sinit>
 801feb4:	89a3      	ldrh	r3, [r4, #12]
 801feb6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801feba:	0718      	lsls	r0, r3, #28
 801febc:	d422      	bmi.n	801ff04 <__swsetup_r+0x64>
 801febe:	06d9      	lsls	r1, r3, #27
 801fec0:	d407      	bmi.n	801fed2 <__swsetup_r+0x32>
 801fec2:	2309      	movs	r3, #9
 801fec4:	602b      	str	r3, [r5, #0]
 801fec6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801feca:	81a3      	strh	r3, [r4, #12]
 801fecc:	f04f 30ff 	mov.w	r0, #4294967295
 801fed0:	e034      	b.n	801ff3c <__swsetup_r+0x9c>
 801fed2:	0758      	lsls	r0, r3, #29
 801fed4:	d512      	bpl.n	801fefc <__swsetup_r+0x5c>
 801fed6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801fed8:	b141      	cbz	r1, 801feec <__swsetup_r+0x4c>
 801feda:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801fede:	4299      	cmp	r1, r3
 801fee0:	d002      	beq.n	801fee8 <__swsetup_r+0x48>
 801fee2:	4628      	mov	r0, r5
 801fee4:	f7fd f80c 	bl	801cf00 <_free_r>
 801fee8:	2300      	movs	r3, #0
 801feea:	6363      	str	r3, [r4, #52]	; 0x34
 801feec:	89a3      	ldrh	r3, [r4, #12]
 801feee:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801fef2:	81a3      	strh	r3, [r4, #12]
 801fef4:	2300      	movs	r3, #0
 801fef6:	6063      	str	r3, [r4, #4]
 801fef8:	6923      	ldr	r3, [r4, #16]
 801fefa:	6023      	str	r3, [r4, #0]
 801fefc:	89a3      	ldrh	r3, [r4, #12]
 801fefe:	f043 0308 	orr.w	r3, r3, #8
 801ff02:	81a3      	strh	r3, [r4, #12]
 801ff04:	6923      	ldr	r3, [r4, #16]
 801ff06:	b94b      	cbnz	r3, 801ff1c <__swsetup_r+0x7c>
 801ff08:	89a3      	ldrh	r3, [r4, #12]
 801ff0a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801ff0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801ff12:	d003      	beq.n	801ff1c <__swsetup_r+0x7c>
 801ff14:	4621      	mov	r1, r4
 801ff16:	4628      	mov	r0, r5
 801ff18:	f000 f884 	bl	8020024 <__smakebuf_r>
 801ff1c:	89a0      	ldrh	r0, [r4, #12]
 801ff1e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801ff22:	f010 0301 	ands.w	r3, r0, #1
 801ff26:	d00a      	beq.n	801ff3e <__swsetup_r+0x9e>
 801ff28:	2300      	movs	r3, #0
 801ff2a:	60a3      	str	r3, [r4, #8]
 801ff2c:	6963      	ldr	r3, [r4, #20]
 801ff2e:	425b      	negs	r3, r3
 801ff30:	61a3      	str	r3, [r4, #24]
 801ff32:	6923      	ldr	r3, [r4, #16]
 801ff34:	b943      	cbnz	r3, 801ff48 <__swsetup_r+0xa8>
 801ff36:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801ff3a:	d1c4      	bne.n	801fec6 <__swsetup_r+0x26>
 801ff3c:	bd38      	pop	{r3, r4, r5, pc}
 801ff3e:	0781      	lsls	r1, r0, #30
 801ff40:	bf58      	it	pl
 801ff42:	6963      	ldrpl	r3, [r4, #20]
 801ff44:	60a3      	str	r3, [r4, #8]
 801ff46:	e7f4      	b.n	801ff32 <__swsetup_r+0x92>
 801ff48:	2000      	movs	r0, #0
 801ff4a:	e7f7      	b.n	801ff3c <__swsetup_r+0x9c>
 801ff4c:	24000258 	.word	0x24000258

0801ff50 <_raise_r>:
 801ff50:	291f      	cmp	r1, #31
 801ff52:	b538      	push	{r3, r4, r5, lr}
 801ff54:	4604      	mov	r4, r0
 801ff56:	460d      	mov	r5, r1
 801ff58:	d904      	bls.n	801ff64 <_raise_r+0x14>
 801ff5a:	2316      	movs	r3, #22
 801ff5c:	6003      	str	r3, [r0, #0]
 801ff5e:	f04f 30ff 	mov.w	r0, #4294967295
 801ff62:	bd38      	pop	{r3, r4, r5, pc}
 801ff64:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801ff66:	b112      	cbz	r2, 801ff6e <_raise_r+0x1e>
 801ff68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801ff6c:	b94b      	cbnz	r3, 801ff82 <_raise_r+0x32>
 801ff6e:	4620      	mov	r0, r4
 801ff70:	f000 f830 	bl	801ffd4 <_getpid_r>
 801ff74:	462a      	mov	r2, r5
 801ff76:	4601      	mov	r1, r0
 801ff78:	4620      	mov	r0, r4
 801ff7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ff7e:	f000 b817 	b.w	801ffb0 <_kill_r>
 801ff82:	2b01      	cmp	r3, #1
 801ff84:	d00a      	beq.n	801ff9c <_raise_r+0x4c>
 801ff86:	1c59      	adds	r1, r3, #1
 801ff88:	d103      	bne.n	801ff92 <_raise_r+0x42>
 801ff8a:	2316      	movs	r3, #22
 801ff8c:	6003      	str	r3, [r0, #0]
 801ff8e:	2001      	movs	r0, #1
 801ff90:	e7e7      	b.n	801ff62 <_raise_r+0x12>
 801ff92:	2400      	movs	r4, #0
 801ff94:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801ff98:	4628      	mov	r0, r5
 801ff9a:	4798      	blx	r3
 801ff9c:	2000      	movs	r0, #0
 801ff9e:	e7e0      	b.n	801ff62 <_raise_r+0x12>

0801ffa0 <raise>:
 801ffa0:	4b02      	ldr	r3, [pc, #8]	; (801ffac <raise+0xc>)
 801ffa2:	4601      	mov	r1, r0
 801ffa4:	6818      	ldr	r0, [r3, #0]
 801ffa6:	f7ff bfd3 	b.w	801ff50 <_raise_r>
 801ffaa:	bf00      	nop
 801ffac:	24000258 	.word	0x24000258

0801ffb0 <_kill_r>:
 801ffb0:	b538      	push	{r3, r4, r5, lr}
 801ffb2:	4d07      	ldr	r5, [pc, #28]	; (801ffd0 <_kill_r+0x20>)
 801ffb4:	2300      	movs	r3, #0
 801ffb6:	4604      	mov	r4, r0
 801ffb8:	4608      	mov	r0, r1
 801ffba:	4611      	mov	r1, r2
 801ffbc:	602b      	str	r3, [r5, #0]
 801ffbe:	f7e3 ff35 	bl	8003e2c <_kill>
 801ffc2:	1c43      	adds	r3, r0, #1
 801ffc4:	d102      	bne.n	801ffcc <_kill_r+0x1c>
 801ffc6:	682b      	ldr	r3, [r5, #0]
 801ffc8:	b103      	cbz	r3, 801ffcc <_kill_r+0x1c>
 801ffca:	6023      	str	r3, [r4, #0]
 801ffcc:	bd38      	pop	{r3, r4, r5, pc}
 801ffce:	bf00      	nop
 801ffd0:	24005e50 	.word	0x24005e50

0801ffd4 <_getpid_r>:
 801ffd4:	f7e3 bf22 	b.w	8003e1c <_getpid>

0801ffd8 <__swhatbuf_r>:
 801ffd8:	b570      	push	{r4, r5, r6, lr}
 801ffda:	460c      	mov	r4, r1
 801ffdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ffe0:	2900      	cmp	r1, #0
 801ffe2:	b096      	sub	sp, #88	; 0x58
 801ffe4:	4615      	mov	r5, r2
 801ffe6:	461e      	mov	r6, r3
 801ffe8:	da0d      	bge.n	8020006 <__swhatbuf_r+0x2e>
 801ffea:	89a3      	ldrh	r3, [r4, #12]
 801ffec:	f013 0f80 	tst.w	r3, #128	; 0x80
 801fff0:	f04f 0100 	mov.w	r1, #0
 801fff4:	bf0c      	ite	eq
 801fff6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801fffa:	2340      	movne	r3, #64	; 0x40
 801fffc:	2000      	movs	r0, #0
 801fffe:	6031      	str	r1, [r6, #0]
 8020000:	602b      	str	r3, [r5, #0]
 8020002:	b016      	add	sp, #88	; 0x58
 8020004:	bd70      	pop	{r4, r5, r6, pc}
 8020006:	466a      	mov	r2, sp
 8020008:	f000 f848 	bl	802009c <_fstat_r>
 802000c:	2800      	cmp	r0, #0
 802000e:	dbec      	blt.n	801ffea <__swhatbuf_r+0x12>
 8020010:	9901      	ldr	r1, [sp, #4]
 8020012:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8020016:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 802001a:	4259      	negs	r1, r3
 802001c:	4159      	adcs	r1, r3
 802001e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8020022:	e7eb      	b.n	801fffc <__swhatbuf_r+0x24>

08020024 <__smakebuf_r>:
 8020024:	898b      	ldrh	r3, [r1, #12]
 8020026:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8020028:	079d      	lsls	r5, r3, #30
 802002a:	4606      	mov	r6, r0
 802002c:	460c      	mov	r4, r1
 802002e:	d507      	bpl.n	8020040 <__smakebuf_r+0x1c>
 8020030:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8020034:	6023      	str	r3, [r4, #0]
 8020036:	6123      	str	r3, [r4, #16]
 8020038:	2301      	movs	r3, #1
 802003a:	6163      	str	r3, [r4, #20]
 802003c:	b002      	add	sp, #8
 802003e:	bd70      	pop	{r4, r5, r6, pc}
 8020040:	ab01      	add	r3, sp, #4
 8020042:	466a      	mov	r2, sp
 8020044:	f7ff ffc8 	bl	801ffd8 <__swhatbuf_r>
 8020048:	9900      	ldr	r1, [sp, #0]
 802004a:	4605      	mov	r5, r0
 802004c:	4630      	mov	r0, r6
 802004e:	f7fc ffcb 	bl	801cfe8 <_malloc_r>
 8020052:	b948      	cbnz	r0, 8020068 <__smakebuf_r+0x44>
 8020054:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020058:	059a      	lsls	r2, r3, #22
 802005a:	d4ef      	bmi.n	802003c <__smakebuf_r+0x18>
 802005c:	f023 0303 	bic.w	r3, r3, #3
 8020060:	f043 0302 	orr.w	r3, r3, #2
 8020064:	81a3      	strh	r3, [r4, #12]
 8020066:	e7e3      	b.n	8020030 <__smakebuf_r+0xc>
 8020068:	89a3      	ldrh	r3, [r4, #12]
 802006a:	6020      	str	r0, [r4, #0]
 802006c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8020070:	81a3      	strh	r3, [r4, #12]
 8020072:	9b00      	ldr	r3, [sp, #0]
 8020074:	6163      	str	r3, [r4, #20]
 8020076:	9b01      	ldr	r3, [sp, #4]
 8020078:	6120      	str	r0, [r4, #16]
 802007a:	b15b      	cbz	r3, 8020094 <__smakebuf_r+0x70>
 802007c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020080:	4630      	mov	r0, r6
 8020082:	f000 f81d 	bl	80200c0 <_isatty_r>
 8020086:	b128      	cbz	r0, 8020094 <__smakebuf_r+0x70>
 8020088:	89a3      	ldrh	r3, [r4, #12]
 802008a:	f023 0303 	bic.w	r3, r3, #3
 802008e:	f043 0301 	orr.w	r3, r3, #1
 8020092:	81a3      	strh	r3, [r4, #12]
 8020094:	89a3      	ldrh	r3, [r4, #12]
 8020096:	431d      	orrs	r5, r3
 8020098:	81a5      	strh	r5, [r4, #12]
 802009a:	e7cf      	b.n	802003c <__smakebuf_r+0x18>

0802009c <_fstat_r>:
 802009c:	b538      	push	{r3, r4, r5, lr}
 802009e:	4d07      	ldr	r5, [pc, #28]	; (80200bc <_fstat_r+0x20>)
 80200a0:	2300      	movs	r3, #0
 80200a2:	4604      	mov	r4, r0
 80200a4:	4608      	mov	r0, r1
 80200a6:	4611      	mov	r1, r2
 80200a8:	602b      	str	r3, [r5, #0]
 80200aa:	f7e3 ff1e 	bl	8003eea <_fstat>
 80200ae:	1c43      	adds	r3, r0, #1
 80200b0:	d102      	bne.n	80200b8 <_fstat_r+0x1c>
 80200b2:	682b      	ldr	r3, [r5, #0]
 80200b4:	b103      	cbz	r3, 80200b8 <_fstat_r+0x1c>
 80200b6:	6023      	str	r3, [r4, #0]
 80200b8:	bd38      	pop	{r3, r4, r5, pc}
 80200ba:	bf00      	nop
 80200bc:	24005e50 	.word	0x24005e50

080200c0 <_isatty_r>:
 80200c0:	b538      	push	{r3, r4, r5, lr}
 80200c2:	4d06      	ldr	r5, [pc, #24]	; (80200dc <_isatty_r+0x1c>)
 80200c4:	2300      	movs	r3, #0
 80200c6:	4604      	mov	r4, r0
 80200c8:	4608      	mov	r0, r1
 80200ca:	602b      	str	r3, [r5, #0]
 80200cc:	f7e3 ff1d 	bl	8003f0a <_isatty>
 80200d0:	1c43      	adds	r3, r0, #1
 80200d2:	d102      	bne.n	80200da <_isatty_r+0x1a>
 80200d4:	682b      	ldr	r3, [r5, #0]
 80200d6:	b103      	cbz	r3, 80200da <_isatty_r+0x1a>
 80200d8:	6023      	str	r3, [r4, #0]
 80200da:	bd38      	pop	{r3, r4, r5, pc}
 80200dc:	24005e50 	.word	0x24005e50

080200e0 <_init>:
 80200e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80200e2:	bf00      	nop
 80200e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80200e6:	bc08      	pop	{r3}
 80200e8:	469e      	mov	lr, r3
 80200ea:	4770      	bx	lr

080200ec <_fini>:
 80200ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80200ee:	bf00      	nop
 80200f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80200f2:	bc08      	pop	{r3}
 80200f4:	469e      	mov	lr, r3
 80200f6:	4770      	bx	lr
