\hypertarget{struct_f_b___mem_map}{}\section{F\+B\+\_\+\+Mem\+Map Struct Reference}
\label{struct_f_b___mem_map}\index{F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_f_b___mem_map_af560ac477c6c1f90a2d8bb9fe30bf57d}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \hyperlink{struct_f_b___mem_map_aa59ea1aff2f195dc7d41ef8611884381}{CSAR}\\
\>uint32\_t \hyperlink{struct_f_b___mem_map_a02c1e1542339e83d168a52e763f60228}{CSMR}\\
\>uint32\_t \hyperlink{struct_f_b___mem_map_a7a1e48a5fde6382a076243009f5c0846}{CSCR}\\
\} {\bfseries CS} \mbox{[}6\mbox{]}\label{struct_f_b___mem_map_af560ac477c6c1f90a2d8bb9fe30bf57d}
\\

\end{tabbing}\item 
\hypertarget{struct_f_b___mem_map_ab4544394653b4ae4c41edbad89696b61}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}24\mbox{]}\label{struct_f_b___mem_map_ab4544394653b4ae4c41edbad89696b61}

\item 
uint32\+\_\+t \hyperlink{struct_f_b___mem_map_a7876f1f5e2d0718968b09242af73b600}{C\+S\+P\+M\+C\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+B -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_f_b___mem_map_aa59ea1aff2f195dc7d41ef8611884381}{}\index{F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}!C\+S\+A\+R@{C\+S\+A\+R}}
\index{C\+S\+A\+R@{C\+S\+A\+R}!F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+S\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+B\+\_\+\+Mem\+Map\+::\+C\+S\+A\+R}\label{struct_f_b___mem_map_aa59ea1aff2f195dc7d41ef8611884381}
Chip select address register, array offset\+: 0x0, array step\+: 0x\+C \hypertarget{struct_f_b___mem_map_a7a1e48a5fde6382a076243009f5c0846}{}\index{F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}!C\+S\+C\+R@{C\+S\+C\+R}}
\index{C\+S\+C\+R@{C\+S\+C\+R}!F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+S\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+B\+\_\+\+Mem\+Map\+::\+C\+S\+C\+R}\label{struct_f_b___mem_map_a7a1e48a5fde6382a076243009f5c0846}
Chip select control register, array offset\+: 0x8, array step\+: 0x\+C \hypertarget{struct_f_b___mem_map_a02c1e1542339e83d168a52e763f60228}{}\index{F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}!C\+S\+M\+R@{C\+S\+M\+R}}
\index{C\+S\+M\+R@{C\+S\+M\+R}!F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+S\+M\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+B\+\_\+\+Mem\+Map\+::\+C\+S\+M\+R}\label{struct_f_b___mem_map_a02c1e1542339e83d168a52e763f60228}
Chip select mask register, array offset\+: 0x4, array step\+: 0x\+C \hypertarget{struct_f_b___mem_map_a7876f1f5e2d0718968b09242af73b600}{}\index{F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}!C\+S\+P\+M\+C\+R@{C\+S\+P\+M\+C\+R}}
\index{C\+S\+P\+M\+C\+R@{C\+S\+P\+M\+C\+R}!F\+B\+\_\+\+Mem\+Map@{F\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+S\+P\+M\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+B\+\_\+\+Mem\+Map\+::\+C\+S\+P\+M\+C\+R}\label{struct_f_b___mem_map_a7876f1f5e2d0718968b09242af73b600}
Chip select port multiplexing control register, offset\+: 0x60 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/12551519/\+Desktop/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
