// Generated by CIRCT e2b32a42e
module bsg_chip_swizzle_adapter(	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:3
  input        guts_ci_tkn_i,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:42
               guts_ci2_tkn_i,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:66
               guts_co_clk_i,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:91
               guts_co_v_i,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:115
  input  [8:0] guts_co_data_i,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:137
  input        guts_co2_clk_i,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:162
               guts_co2_v_i,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:187
  input  [8:0] guts_co2_data_i,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:210
  input        port_ci_clk_i,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:236
               port_ci_v_i,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:260
  input  [8:0] port_ci_data_i,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:282
  input        port_co_clk_i,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:307
               port_co_v_i,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:331
  input  [8:0] port_co_data_i,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:353
  input        port_ci2_tkn_i,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:378
               port_co2_tkn_i,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:403
  output       guts_ci_clk_o,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:429
               guts_ci_v_o,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:453
  output [8:0] guts_ci_data_o,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:475
  output       guts_ci2_clk_o,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:500
               guts_ci2_v_o,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:525
  output [8:0] guts_ci2_data_o,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:548
  output       guts_co_tkn_o,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:574
               guts_co2_tkn_o,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:598
               port_ci_tkn_o,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:623
               port_co_tkn_o,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:647
               port_ci2_clk_o,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:671
               port_ci2_v_o,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:696
  output [8:0] port_ci2_data_o,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:719
  output       port_co2_clk_o,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:745
               port_co2_v_o,	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:770
  output [8:0] port_co2_data_o	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:2:793
);

  assign guts_ci_clk_o = port_ci_clk_i;	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:23:5
  assign guts_ci_v_o = port_ci_v_i;	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:23:5
  assign guts_ci_data_o = port_ci_data_i;	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:23:5
  assign guts_ci2_clk_o = port_co_clk_i;	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:23:5
  assign guts_ci2_v_o = port_co_v_i;	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:23:5
  assign guts_ci2_data_o = port_co_data_i;	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:23:5
  assign guts_co_tkn_o = port_ci2_tkn_i;	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:23:5
  assign guts_co2_tkn_o = port_co2_tkn_i;	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:23:5
  assign port_ci_tkn_o = guts_ci_tkn_i;	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:23:5
  assign port_co_tkn_o = guts_ci2_tkn_i;	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:23:5
  assign port_ci2_clk_o = guts_co_clk_i;	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:23:5
  assign port_ci2_v_o = guts_co_data_i[4];	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:4:10, :23:5
  assign port_ci2_data_o =
    {guts_co_data_i[0],
     guts_co_data_i[1],
     guts_co_data_i[2],
     1'h0,
     guts_co_data_i[3],
     guts_co_data_i[8:7],
     guts_co_data_i[5],
     guts_co_data_i[6]};	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:3:14, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :23:5
  assign port_co2_clk_o = guts_co2_clk_i;	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:23:5
  assign port_co2_v_o = guts_co2_data_i[4];	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:13:10, :23:5
  assign port_co2_data_o =
    {guts_co2_data_i[0],
     guts_co2_data_i[1],
     guts_co2_data_i[2],
     guts_co2_data_i[3],
     guts_co2_data_i[5],
     guts_co2_data_i[6],
     1'h0,
     guts_co2_data_i[7],
     guts_co2_data_i[8]};	// 11099_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_chip_swizzle_adapter.v.cleaned.mlir:3:14, :14:11, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :23:5
endmodule

