cellMap,*inv,*inv,*INV_LP,*schematic
netMap,*inv,*gnd3i!,*gnd3i!
netMap,*inv,*vdd3i!,*vdd3i!
netMap,*inv,*gnd!,*0
instMap,*inv,*M0,*M0
instMaster,*inv,*M0,*PRIMLIB_ne3_spectre,*ne3
instMap,*inv,*M1,*M1
instMaster,*inv,*M1,*PRIMLIB_pe3_spectre,*pe3
portMap,*inv,*IN,*IN
portMap,*inv,*OUT,*OUT
portMap,*inv,*VD,*VD
portMap,*inv,*VS,*VS
