
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse el2_def.sv el2_lib.sv beh_lib.sv el2_dec.sv el2_dec_decode_ctl.sv el2_dec_gpr_ctl.sv el2_dec_ib_ctl.sv el2_dec_tlu_ctl.sv el2_dec_trigger.sv
# if {[glob -nocomplain -directory "/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec" "*.svh"]] 
# }
# synth_design -top el2_dec \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top el2_dec -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 63031
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.598 ; gain = 0.000 ; free physical = 5793 ; free virtual = 412690
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'el2_dec' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec.sv:30]
INFO: [Synth 8-6157] synthesizing module 'el2_dec_ib_ctl' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec_ib_ctl.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'el2_dec_ib_ctl' (1#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec_ib_ctl.sv:16]
INFO: [Synth 8-6157] synthesizing module 'el2_dec_decode_ctl' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec_decode_ctl.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rvdffie' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:337]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvclkhdr' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:772]
INFO: [Synth 8-6157] synthesizing module 'clockhdr' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:746]
INFO: [Synth 8-6155] done synthesizing module 'clockhdr' (2#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:746]
INFO: [Synth 8-6155] done synthesizing module 'rvclkhdr' (3#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:772]
INFO: [Synth 8-6157] synthesizing module 'rvdff' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff' (4#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffie' (5#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:337]
INFO: [Synth 8-6157] synthesizing module 'rvdffie__parameterized0' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:337]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized0' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized0' (5#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffie__parameterized0' (5#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:337]
INFO: [Synth 8-6157] synthesizing module 'rvdffs' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:49]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized1' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized1' (5#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs' (6#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:49]
INFO: [Synth 8-6157] synthesizing module 'el2_dec_dec_ctl' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec_decode_ctl.sv:1524]
INFO: [Synth 8-6155] done synthesizing module 'el2_dec_dec_ctl' (7#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec_decode_ctl.sv:1524]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized2' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized2' (7#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdffe' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
	Parameter WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized3' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized3' (7#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe' (8#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized0' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized4' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized4' (8#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized0' (8#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
INFO: [Synth 8-6157] synthesizing module 'rvdfflie' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:239]
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter LEFT bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffiee' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:374]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized1' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized5' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized5' (8#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized1' (8#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
INFO: [Synth 8-6155] done synthesizing module 'rvdffiee' (9#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:374]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized2' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized2' (9#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
INFO: [Synth 8-6155] done synthesizing module 'rvdfflie' (10#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:239]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized0' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:49]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized6' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized6' (10#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized0' (10#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:49]
INFO: [Synth 8-6157] synthesizing module 'rvdfflie__parameterized0' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:239]
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter LEFT bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffiee__parameterized0' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:374]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized3' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized7' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized7' (10#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized3' (10#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
INFO: [Synth 8-6155] done synthesizing module 'rvdffiee__parameterized0' (10#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:374]
INFO: [Synth 8-6155] done synthesizing module 'rvdfflie__parameterized0' (10#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:239]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized4' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized8' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized8' (10#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized4' (10#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized5' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter OVERRIDE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized5' (10#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized6' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
	Parameter WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized9' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized9' (10#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized6' (10#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
INFO: [Synth 8-6157] synthesizing module 'rvdffpcie' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:206]
	Parameter WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdfflie__parameterized1' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:239]
	Parameter WIDTH bound to: 31 - type: integer 
	Parameter LEFT bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffiee__parameterized1' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:374]
	Parameter WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized7' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
	Parameter WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized10' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized10' (10#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized7' (10#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
INFO: [Synth 8-6155] done synthesizing module 'rvdffiee__parameterized1' (10#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:374]
INFO: [Synth 8-6155] done synthesizing module 'rvdfflie__parameterized1' (10#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:239]
INFO: [Synth 8-6155] done synthesizing module 'rvdffpcie' (11#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:206]
INFO: [Synth 8-6157] synthesizing module 'rvbradder' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:472]
INFO: [Synth 8-6155] done synthesizing module 'rvbradder' (12#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:472]
WARNING: [Synth 8-5858] RAM cam_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM cam_in_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net dec_fa_error_index in module/entity el2_dec_decode_ctl does not have driver. [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec_decode_ctl.sv:181]
INFO: [Synth 8-6155] done synthesizing module 'el2_dec_decode_ctl' (13#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec_decode_ctl.sv:17]
WARNING: [Synth 8-689] width (5) of port connection 'dec_i0_bp_fghr' does not match port width (4) of module 'el2_dec_decode_ctl' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec.sv:403]
WARNING: [Synth 8-689] width (9) of port connection 'dec_i0_bp_btag' does not match port width (5) of module 'el2_dec_decode_ctl' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec.sv:403]
WARNING: [Synth 8-689] width (5) of port connection 'i0_predict_fghr_d' does not match port width (4) of module 'el2_dec_decode_ctl' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec.sv:403]
WARNING: [Synth 8-689] width (9) of port connection 'i0_predict_btag_d' does not match port width (5) of module 'el2_dec_decode_ctl' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec.sv:403]
INFO: [Synth 8-6157] synthesizing module 'el2_dec_tlu_ctl' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec_tlu_ctl.sv:26]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized8' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter OVERRIDE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized11' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized11' (13#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized8' (13#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
INFO: [Synth 8-6157] synthesizing module 'rvdffie__parameterized1' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:337]
	Parameter WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffie__parameterized1' (13#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:337]
INFO: [Synth 8-6157] synthesizing module 'el2_dec_timer_ctl' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec_tlu_ctl.sv:2796]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized9' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized12' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized12' (13#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized9' (13#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized1' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:49]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized13' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized13' (13#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized1' (13#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'el2_dec_timer_ctl' (14#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec_tlu_ctl.sv:2796]
INFO: [Synth 8-6157] synthesizing module 'rvsyncss' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:410]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvsyncss' (15#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:410]
INFO: [Synth 8-6157] synthesizing module 'rvoclkhdr' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:788]
INFO: [Synth 8-6155] done synthesizing module 'rvoclkhdr' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:788]
INFO: [Synth 8-6157] synthesizing module 'rvdffie__parameterized2' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:337]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized14' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized14' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffie__parameterized2' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:337]
INFO: [Synth 8-6157] synthesizing module 'rvdffie__parameterized3' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:337]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized15' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized15' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffie__parameterized3' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:337]
INFO: [Synth 8-6157] synthesizing module 'rvdffie__parameterized4' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:337]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized16' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized16' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffie__parameterized4' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:337]
INFO: [Synth 8-6157] synthesizing module 'rvdffie__parameterized5' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:337]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffie__parameterized5' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:337]
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized17' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized17' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized10' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized10' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized11' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized11' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized2' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:49]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized2' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:49]
INFO: [Synth 8-6157] synthesizing module 'rvdffs__parameterized3' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:49]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized18' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized18' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffs__parameterized3' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:49]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized12' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
	Parameter WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized19' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized19' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized12' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized13' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized20' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized20' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized13' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
INFO: [Synth 8-6157] synthesizing module 'rvdffe__parameterized14' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rvdff__parameterized21' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdff__parameterized21' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'rvdffe__parameterized14' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:166]
INFO: [Synth 8-6157] synthesizing module 'rvdffie__parameterized6' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:337]
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter OVERRIDE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rvdffie__parameterized6' (16#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:337]
INFO: [Synth 8-6155] done synthesizing module 'el2_dec_tlu_ctl' (17#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec_tlu_ctl.sv:26]
INFO: [Synth 8-6157] synthesizing module 'el2_dec_gpr_ctl' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec_gpr_ctl.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'el2_dec_gpr_ctl' (18#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec_gpr_ctl.sv:16]
INFO: [Synth 8-6157] synthesizing module 'el2_dec_trigger' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec_trigger.sv:25]
INFO: [Synth 8-6157] synthesizing module 'rvmaskandmatch' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:563]
INFO: [Synth 8-6155] done synthesizing module 'rvmaskandmatch' (19#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:563]
INFO: [Synth 8-6155] done synthesizing module 'el2_dec_trigger' (20#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec_trigger.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'el2_dec' (21#1) [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/el2_dec.sv:30]
WARNING: [Synth 8-3917] design el2_dec has port i0_predict_fghr_d[4] driven by constant 0
WARNING: [Synth 8-3917] design el2_dec has port i0_predict_btag_d[8] driven by constant 0
WARNING: [Synth 8-3917] design el2_dec has port i0_predict_btag_d[7] driven by constant 0
WARNING: [Synth 8-3917] design el2_dec has port i0_predict_btag_d[6] driven by constant 0
WARNING: [Synth 8-3917] design el2_dec has port i0_predict_btag_d[5] driven by constant 0
WARNING: [Synth 8-3917] design el2_dec has port trace_rv_trace_pkt[trace_rv_i_address_ip][0] driven by constant 0
WARNING: [Synth 8-7129] Port trigger_pkt_any[3][store] in module el2_dec_trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port trigger_pkt_any[3][load] in module el2_dec_trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port trigger_pkt_any[2][store] in module el2_dec_trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port trigger_pkt_any[2][load] in module el2_dec_trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port trigger_pkt_any[1][store] in module el2_dec_trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port trigger_pkt_any[1][load] in module el2_dec_trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port trigger_pkt_any[0][store] in module el2_dec_trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port trigger_pkt_any[0][load] in module el2_dec_trigger is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvclkhdr is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module rvoclkhdr is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_fa_error_index[4] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_fa_error_index[3] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_fa_error_index[2] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_fa_error_index[1] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_fa_error_index[0] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[valid] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[toffset][11] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[toffset][10] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[toffset][9] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[toffset][8] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[toffset][7] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[toffset][6] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[toffset][5] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[toffset][4] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[toffset][3] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[toffset][2] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[toffset][1] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[toffset][0] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[hist][1] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[hist][0] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[br_error] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[br_start_error] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[bank] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][31] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][30] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][29] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][28] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][27] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][26] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][25] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][24] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][23] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][22] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][21] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][20] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][19] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][18] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][17] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][16] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][15] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][14] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][13] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][12] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][11] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][10] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][9] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][8] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][7] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][6] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][5] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][4] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][3] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][2] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[prett][1] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[way] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_brp[ret] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_bp_index[5] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_bp_index[4] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_bp_fghr[3] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_bp_fghr[2] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_bp_fghr[1] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_bp_fghr[0] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_bp_btag[4] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_bp_btag[3] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_bp_btag[2] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_bp_btag[1] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_bp_btag[0] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_bp_fa_index[4] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_bp_fa_index[3] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_bp_fa_index[2] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_bp_fa_index[1] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_i0_bp_fa_index[0] in module el2_dec_decode_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[31] in module el2_dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[30] in module el2_dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[29] in module el2_dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[28] in module el2_dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[27] in module el2_dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[26] in module el2_dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[25] in module el2_dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[24] in module el2_dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[23] in module el2_dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[22] in module el2_dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[21] in module el2_dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[20] in module el2_dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[19] in module el2_dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[18] in module el2_dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[17] in module el2_dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[16] in module el2_dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[15] in module el2_dec_ib_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_cmd_addr[14] in module el2_dec_ib_ctl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2856.598 ; gain = 0.000 ; free physical = 9964 ; free virtual = 416889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2856.598 ; gain = 0.000 ; free physical = 9786 ; free virtual = 416706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 9755 ; free virtual = 416675
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'en_ff_reg' [/home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/beh_lib.sv:764]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 7733 ; free virtual = 414823
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 4     
	   2 Input   31 Bit       Adders := 2     
	   2 Input   27 Bit       Adders := 3     
	   2 Input   25 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 4     
+---XORs : 
	   2 Input     31 Bit         XORs := 1     
	   2 Input     19 Bit         XORs := 4     
	   2 Input     18 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input     15 Bit         XORs := 3     
	   2 Input     12 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 9     
	   2 Input      9 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 64    
	               31 Bit    Registers := 5     
	               24 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 18    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 31    
	   2 Input   31 Bit        Muxes := 4     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 22    
	   2 Input    4 Bit        Muxes := 10    
	   2 Input    3 Bit        Muxes := 20    
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 160   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design el2_dec has port i0_predict_fghr_d[4] driven by constant 0
WARNING: [Synth 8-3917] design el2_dec has port i0_predict_btag_d[8] driven by constant 0
WARNING: [Synth 8-3917] design el2_dec has port i0_predict_btag_d[7] driven by constant 0
WARNING: [Synth 8-3917] design el2_dec has port i0_predict_btag_d[6] driven by constant 0
WARNING: [Synth 8-3917] design el2_dec has port i0_predict_btag_d[5] driven by constant 0
WARNING: [Synth 8-3917] design el2_dec has port trace_rv_trace_pkt[trace_rv_i_address_ip][0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (wbff/genblock.dff_extra/genblock.genblock.clkhdr/clkhdr/en_ff_reg) is unused and will be removed from module el2_dec_decode_ctl.
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:24:58 ; elapsed = 00:25:04 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 7277 ; free virtual = 416062
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:25:04 ; elapsed = 00:25:11 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 7586 ; free virtual = 416380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:25:11 ; elapsed = 00:25:18 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 7661 ; free virtual = 416452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:25:19 ; elapsed = 00:25:26 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 7225 ; free virtual = 416014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:25:19 ; elapsed = 00:25:26 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 7224 ; free virtual = 416013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:25:20 ; elapsed = 00:25:27 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 7172 ; free virtual = 415961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:25:21 ; elapsed = 00:25:27 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 7494 ; free virtual = 416288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:25:21 ; elapsed = 00:25:28 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 7477 ; free virtual = 416271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:25:21 ; elapsed = 00:25:28 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 7547 ; free virtual = 416343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |    12|
|2     |CARRY4 |   181|
|3     |LUT1   |   119|
|4     |LUT2   |   537|
|5     |LUT3   |   830|
|6     |LUT4   |   998|
|7     |LUT5   |   921|
|8     |LUT6   |  2958|
|9     |MUXF7  |   192|
|10    |FDCE   |  2998|
|11    |LD     |   128|
|12    |IBUF   |   715|
|13    |OBUF   |   954|
|14    |OBUFT  |     5|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------+-----------------------------+------+
|      |Instance                               |Module                       |Cells |
+------+---------------------------------------+-----------------------------+------+
|1     |top                                    |                             | 11548|
|2     |  arf                                  |el2_dec_gpr_ctl              |  1950|
|3     |    \gpr[10].gprff                     |rvdffe__parameterized0_376   |    34|
|4     |      \genblock.genblock.clkhdr        |rvclkhdr_497                 |     2|
|5     |        clkhdr                         |clockhdr_499                 |     2|
|6     |      \genblock.genblock.dff           |rvdff__parameterized4_498    |    32|
|7     |    \gpr[11].gprff                     |rvdffe__parameterized0_377   |   162|
|8     |      \genblock.genblock.clkhdr        |rvclkhdr_494                 |     2|
|9     |        clkhdr                         |clockhdr_496                 |     2|
|10    |      \genblock.genblock.dff           |rvdff__parameterized4_495    |   160|
|11    |    \gpr[12].gprff                     |rvdffe__parameterized0_378   |    34|
|12    |      \genblock.genblock.clkhdr        |rvclkhdr_491                 |     2|
|13    |        clkhdr                         |clockhdr_493                 |     2|
|14    |      \genblock.genblock.dff           |rvdff__parameterized4_492    |    32|
|15    |    \gpr[13].gprff                     |rvdffe__parameterized0_379   |    34|
|16    |      \genblock.genblock.clkhdr        |rvclkhdr_488                 |     2|
|17    |        clkhdr                         |clockhdr_490                 |     2|
|18    |      \genblock.genblock.dff           |rvdff__parameterized4_489    |    32|
|19    |    \gpr[14].gprff                     |rvdffe__parameterized0_380   |    34|
|20    |      \genblock.genblock.clkhdr        |rvclkhdr_485                 |     2|
|21    |        clkhdr                         |clockhdr_487                 |     2|
|22    |      \genblock.genblock.dff           |rvdff__parameterized4_486    |    32|
|23    |    \gpr[15].gprff                     |rvdffe__parameterized0_381   |    98|
|24    |      \genblock.genblock.clkhdr        |rvclkhdr_482                 |     2|
|25    |        clkhdr                         |clockhdr_484                 |     2|
|26    |      \genblock.genblock.dff           |rvdff__parameterized4_483    |    96|
|27    |    \gpr[16].gprff                     |rvdffe__parameterized0_382   |    34|
|28    |      \genblock.genblock.clkhdr        |rvclkhdr_479                 |     2|
|29    |        clkhdr                         |clockhdr_481                 |     2|
|30    |      \genblock.genblock.dff           |rvdff__parameterized4_480    |    32|
|31    |    \gpr[17].gprff                     |rvdffe__parameterized0_383   |    34|
|32    |      \genblock.genblock.clkhdr        |rvclkhdr_476                 |     2|
|33    |        clkhdr                         |clockhdr_478                 |     2|
|34    |      \genblock.genblock.dff           |rvdff__parameterized4_477    |    32|
|35    |    \gpr[18].gprff                     |rvdffe__parameterized0_384   |    34|
|36    |      \genblock.genblock.clkhdr        |rvclkhdr_473                 |     2|
|37    |        clkhdr                         |clockhdr_475                 |     2|
|38    |      \genblock.genblock.dff           |rvdff__parameterized4_474    |    32|
|39    |    \gpr[19].gprff                     |rvdffe__parameterized0_385   |   162|
|40    |      \genblock.genblock.clkhdr        |rvclkhdr_470                 |     2|
|41    |        clkhdr                         |clockhdr_472                 |     2|
|42    |      \genblock.genblock.dff           |rvdff__parameterized4_471    |   160|
|43    |    \gpr[1].gprff                      |rvdffe__parameterized0_386   |    34|
|44    |      \genblock.genblock.clkhdr        |rvclkhdr_467                 |     2|
|45    |        clkhdr                         |clockhdr_469                 |     2|
|46    |      \genblock.genblock.dff           |rvdff__parameterized4_468    |    32|
|47    |    \gpr[20].gprff                     |rvdffe__parameterized0_387   |    34|
|48    |      \genblock.genblock.clkhdr        |rvclkhdr_464                 |     2|
|49    |        clkhdr                         |clockhdr_466                 |     2|
|50    |      \genblock.genblock.dff           |rvdff__parameterized4_465    |    32|
|51    |    \gpr[21].gprff                     |rvdffe__parameterized0_388   |    34|
|52    |      \genblock.genblock.clkhdr        |rvclkhdr_461                 |     2|
|53    |        clkhdr                         |clockhdr_463                 |     2|
|54    |      \genblock.genblock.dff           |rvdff__parameterized4_462    |    32|
|55    |    \gpr[22].gprff                     |rvdffe__parameterized0_389   |    34|
|56    |      \genblock.genblock.clkhdr        |rvclkhdr_458                 |     2|
|57    |        clkhdr                         |clockhdr_460                 |     2|
|58    |      \genblock.genblock.dff           |rvdff__parameterized4_459    |    32|
|59    |    \gpr[23].gprff                     |rvdffe__parameterized0_390   |    98|
|60    |      \genblock.genblock.clkhdr        |rvclkhdr_455                 |     2|
|61    |        clkhdr                         |clockhdr_457                 |     2|
|62    |      \genblock.genblock.dff           |rvdff__parameterized4_456    |    96|
|63    |    \gpr[24].gprff                     |rvdffe__parameterized0_391   |    34|
|64    |      \genblock.genblock.clkhdr        |rvclkhdr_452                 |     2|
|65    |        clkhdr                         |clockhdr_454                 |     2|
|66    |      \genblock.genblock.dff           |rvdff__parameterized4_453    |    32|
|67    |    \gpr[25].gprff                     |rvdffe__parameterized0_392   |    34|
|68    |      \genblock.genblock.clkhdr        |rvclkhdr_449                 |     2|
|69    |        clkhdr                         |clockhdr_451                 |     2|
|70    |      \genblock.genblock.dff           |rvdff__parameterized4_450    |    32|
|71    |    \gpr[26].gprff                     |rvdffe__parameterized0_393   |    34|
|72    |      \genblock.genblock.clkhdr        |rvclkhdr_446                 |     2|
|73    |        clkhdr                         |clockhdr_448                 |     2|
|74    |      \genblock.genblock.dff           |rvdff__parameterized4_447    |    32|
|75    |    \gpr[27].gprff                     |rvdffe__parameterized0_394   |   226|
|76    |      \genblock.genblock.clkhdr        |rvclkhdr_443                 |     2|
|77    |        clkhdr                         |clockhdr_445                 |     2|
|78    |      \genblock.genblock.dff           |rvdff__parameterized4_444    |   224|
|79    |    \gpr[28].gprff                     |rvdffe__parameterized0_395   |    34|
|80    |      \genblock.genblock.clkhdr        |rvclkhdr_440                 |     2|
|81    |        clkhdr                         |clockhdr_442                 |     2|
|82    |      \genblock.genblock.dff           |rvdff__parameterized4_441    |    32|
|83    |    \gpr[29].gprff                     |rvdffe__parameterized0_396   |    34|
|84    |      \genblock.genblock.clkhdr        |rvclkhdr_437                 |     2|
|85    |        clkhdr                         |clockhdr_439                 |     2|
|86    |      \genblock.genblock.dff           |rvdff__parameterized4_438    |    32|
|87    |    \gpr[2].gprff                      |rvdffe__parameterized0_397   |    34|
|88    |      \genblock.genblock.clkhdr        |rvclkhdr_434                 |     2|
|89    |        clkhdr                         |clockhdr_436                 |     2|
|90    |      \genblock.genblock.dff           |rvdff__parameterized4_435    |    32|
|91    |    \gpr[30].gprff                     |rvdffe__parameterized0_398   |    34|
|92    |      \genblock.genblock.clkhdr        |rvclkhdr_431                 |     2|
|93    |        clkhdr                         |clockhdr_433                 |     2|
|94    |      \genblock.genblock.dff           |rvdff__parameterized4_432    |    32|
|95    |    \gpr[31].gprff                     |rvdffe__parameterized0_399   |    98|
|96    |      \genblock.genblock.clkhdr        |rvclkhdr_428                 |     2|
|97    |        clkhdr                         |clockhdr_430                 |     2|
|98    |      \genblock.genblock.dff           |rvdff__parameterized4_429    |    96|
|99    |    \gpr[3].gprff                      |rvdffe__parameterized0_400   |    34|
|100   |      \genblock.genblock.clkhdr        |rvclkhdr_425                 |     2|
|101   |        clkhdr                         |clockhdr_427                 |     2|
|102   |      \genblock.genblock.dff           |rvdff__parameterized4_426    |    32|
|103   |    \gpr[4].gprff                      |rvdffe__parameterized0_401   |    34|
|104   |      \genblock.genblock.clkhdr        |rvclkhdr_422                 |     2|
|105   |        clkhdr                         |clockhdr_424                 |     2|
|106   |      \genblock.genblock.dff           |rvdff__parameterized4_423    |    32|
|107   |    \gpr[5].gprff                      |rvdffe__parameterized0_402   |    34|
|108   |      \genblock.genblock.clkhdr        |rvclkhdr_419                 |     2|
|109   |        clkhdr                         |clockhdr_421                 |     2|
|110   |      \genblock.genblock.dff           |rvdff__parameterized4_420    |    32|
|111   |    \gpr[6].gprff                      |rvdffe__parameterized0_403   |    34|
|112   |      \genblock.genblock.clkhdr        |rvclkhdr_416                 |     2|
|113   |        clkhdr                         |clockhdr_418                 |     2|
|114   |      \genblock.genblock.dff           |rvdff__parameterized4_417    |    32|
|115   |    \gpr[7].gprff                      |rvdffe__parameterized0_404   |   290|
|116   |      \genblock.genblock.clkhdr        |rvclkhdr_413                 |     2|
|117   |        clkhdr                         |clockhdr_415                 |     2|
|118   |      \genblock.genblock.dff           |rvdff__parameterized4_414    |   288|
|119   |    \gpr[8].gprff                      |rvdffe__parameterized0_405   |    34|
|120   |      \genblock.genblock.clkhdr        |rvclkhdr_410                 |     2|
|121   |        clkhdr                         |clockhdr_412                 |     2|
|122   |      \genblock.genblock.dff           |rvdff__parameterized4_411    |    32|
|123   |    \gpr[9].gprff                      |rvdffe__parameterized0_406   |    34|
|124   |      \genblock.genblock.clkhdr        |rvclkhdr_407                 |     2|
|125   |        clkhdr                         |clockhdr_409                 |     2|
|126   |      \genblock.genblock.dff           |rvdff__parameterized4_408    |    32|
|127   |  decode                               |el2_dec_decode_ctl           |  3715|
|128   |    \cam_array[0].cam_ff               |rvdffie_250                  |    41|
|129   |      \genblock.clkhdr                 |rvclkhdr_373                 |     2|
|130   |        clkhdr                         |clockhdr_375                 |     2|
|131   |      \genblock.dff                    |rvdff_374                    |    39|
|132   |    \cam_array[1].cam_ff               |rvdffie_251                  |    43|
|133   |      \genblock.clkhdr                 |rvclkhdr_370                 |     2|
|134   |        clkhdr                         |clockhdr_372                 |     2|
|135   |      \genblock.dff                    |rvdff_371                    |    41|
|136   |    \cam_array[2].cam_ff               |rvdffie_252                  |    51|
|137   |      \genblock.clkhdr                 |rvclkhdr_367                 |     2|
|138   |        clkhdr                         |clockhdr_369                 |     2|
|139   |      \genblock.dff                    |rvdff_368                    |    49|
|140   |    \cam_array[3].cam_ff               |rvdffie_253                  |    53|
|141   |      \genblock.clkhdr                 |rvclkhdr_364                 |     2|
|142   |        clkhdr                         |clockhdr_366                 |     2|
|143   |      \genblock.dff                    |rvdff_365                    |    51|
|144   |    \cam_array[4].cam_ff               |rvdffie_254                  |    41|
|145   |      \genblock.clkhdr                 |rvclkhdr_361                 |     2|
|146   |        clkhdr                         |clockhdr_363                 |     2|
|147   |      \genblock.dff                    |rvdff_362                    |    39|
|148   |    \cam_array[5].cam_ff               |rvdffie_255                  |   124|
|149   |      \genblock.clkhdr                 |rvclkhdr_358                 |     2|
|150   |        clkhdr                         |clockhdr_360                 |     2|
|151   |      \genblock.dff                    |rvdff_359                    |   122|
|152   |    \cam_array[6].cam_ff               |rvdffie_256                  |    45|
|153   |      \genblock.clkhdr                 |rvclkhdr_355                 |     2|
|154   |        clkhdr                         |clockhdr_357                 |     2|
|155   |      \genblock.dff                    |rvdff_356                    |    43|
|156   |    \cam_array[7].cam_ff               |rvdffie_257                  |    39|
|157   |      \genblock.clkhdr                 |rvclkhdr_352                 |     2|
|158   |        clkhdr                         |clockhdr_354                 |     2|
|159   |      \genblock.dff                    |rvdff_353                    |    37|
|160   |    csr_rddata_x_ff                    |rvdffe                       |   128|
|161   |      \genblock.genblock.clkhdr        |rvclkhdr_350                 |     3|
|162   |        clkhdr                         |clockhdr_351                 |     3|
|163   |      \genblock.genblock.dff           |rvdff__parameterized3        |   125|
|164   |    csrmiscff                          |rvdff__parameterized2        |    40|
|165   |    e1brpcff                           |rvdffe__parameterized4_258   |    47|
|166   |      \genblock.genblock.clkhdr        |rvclkhdr_347                 |     2|
|167   |        clkhdr                         |clockhdr_349                 |     2|
|168   |      \genblock.genblock.dff           |rvdff__parameterized8_348    |    45|
|169   |    e1ff                               |rvdfflie__parameterized0     |    63|
|170   |      \genblock.dff_extra              |rvdffe__parameterized1_338   |    33|
|171   |        \genblock.genblock.clkhdr      |rvclkhdr_344                 |     2|
|172   |          clkhdr                       |clockhdr_346                 |     2|
|173   |        \genblock.genblock.dff         |rvdff__parameterized5_345    |    31|
|174   |      \genblock.dff_left               |rvdffiee__parameterized0_339 |    30|
|175   |        \genblock.dff                  |rvdffe__parameterized3_340   |    30|
|176   |          \genblock.genblock.clkhdr    |rvclkhdr_341                 |     5|
|177   |            clkhdr                     |clockhdr_343                 |     5|
|178   |          \genblock.genblock.dff       |rvdff__parameterized7_342    |    25|
|179   |    i0_pc_r_ff                         |rvdffpcie_259                |    45|
|180   |      \genblock.dff                    |rvdfflie__parameterized1_328 |    45|
|181   |        \genblock.dff_extra            |rvdffe__parameterized4_329   |    14|
|182   |          \genblock.genblock.clkhdr    |rvclkhdr_335                 |     2|
|183   |            clkhdr                     |clockhdr_337                 |     2|
|184   |          \genblock.genblock.dff       |rvdff__parameterized8_336    |    12|
|185   |        \genblock.dff_left             |rvdffiee__parameterized1_330 |    31|
|186   |          \genblock.dff                |rvdffe__parameterized7_331   |    31|
|187   |            \genblock.genblock.clkhdr  |rvclkhdr_332                 |     2|
|188   |              clkhdr                   |clockhdr_334                 |     2|
|189   |            \genblock.genblock.dff     |rvdff__parameterized10_333   |    29|
|190   |    i0_r_c_ff                          |rvdffs__parameterized0_260   |     6|
|191   |      \genblock.dffs                   |rvdff__parameterized6_327    |     6|
|192   |    i0_result_r_ff                     |rvdffe__parameterized0_261   |    34|
|193   |      \genblock.genblock.clkhdr        |rvclkhdr_324                 |     2|
|194   |        clkhdr                         |clockhdr_326                 |     2|
|195   |      \genblock.genblock.dff           |rvdff__parameterized4_325    |    32|
|196   |    i0_x_c_ff                          |rvdffs__parameterized0_262   |    34|
|197   |      \genblock.dffs                   |rvdff__parameterized6_323    |    34|
|198   |    i0cgff                             |rvdff__parameterized6_263    |     5|
|199   |    i0cinstff                          |rvdffe__parameterized0_264   |    34|
|200   |      \genblock.genblock.clkhdr        |rvclkhdr_320                 |     2|
|201   |        clkhdr                         |clockhdr_322                 |     2|
|202   |      \genblock.genblock.dff           |rvdff__parameterized4_321    |    32|
|203   |    i0rdff                             |rvdffe__parameterized5       |    43|
|204   |      \genblock.genblock.clkhdr        |rvclkhdr_317                 |     2|
|205   |        clkhdr                         |clockhdr_319                 |     2|
|206   |      \genblock.genblock.dff           |rvdff__parameterized2_318    |    41|
|207   |    i0wbinstff                         |rvdffe__parameterized0_265   |    34|
|208   |      \genblock.genblock.clkhdr        |rvclkhdr_314                 |     2|
|209   |        clkhdr                         |clockhdr_316                 |     2|
|210   |      \genblock.genblock.dff           |rvdff__parameterized4_315    |    32|
|211   |    i0wbpcff                           |rvdffe__parameterized6_266   |    31|
|212   |      \genblock.genblock.dff           |rvdff__parameterized9_313    |    31|
|213   |    i0xinstff                          |rvdffe__parameterized0_267   |    68|
|214   |      \genblock.genblock.clkhdr        |rvclkhdr_310                 |     2|
|215   |        clkhdr                         |clockhdr_312                 |     2|
|216   |      \genblock.genblock.dff           |rvdff__parameterized4_311    |    66|
|217   |    ibradder_correct                   |rvbradder                    |    58|
|218   |    illegal_any_ff                     |rvdffe__parameterized0_268   |    34|
|219   |      \genblock.genblock.clkhdr        |rvclkhdr_307                 |     2|
|220   |        clkhdr                         |clockhdr_309                 |     2|
|221   |      \genblock.genblock.dff           |rvdff__parameterized4_308    |    32|
|222   |    lsu_idle_ff                        |rvdff__parameterized1_269    |     1|
|223   |    misc1ff                            |rvdffie__parameterized0      |   159|
|224   |      \genblock.clkhdr                 |rvclkhdr_304                 |    12|
|225   |        clkhdr                         |clockhdr_306                 |    12|
|226   |      \genblock.dff                    |rvdff__parameterized0_305    |   147|
|227   |    misc2ff                            |rvdffie__parameterized0_270  |    16|
|228   |      \genblock.clkhdr                 |rvclkhdr_301                 |     3|
|229   |        clkhdr                         |clockhdr_303                 |     3|
|230   |      \genblock.dff                    |rvdff__parameterized0_302    |    13|
|231   |    r_d_ff                             |rvdfflie__parameterized0_271 |  2124|
|232   |      \genblock.dff_extra              |rvdffe__parameterized1_292   |  1761|
|233   |        \genblock.genblock.clkhdr      |rvclkhdr_298                 |     2|
|234   |          clkhdr                       |clockhdr_300                 |     2|
|235   |        \genblock.genblock.dff         |rvdff__parameterized5_299    |  1759|
|236   |      \genblock.dff_left               |rvdffiee__parameterized0_293 |   363|
|237   |        \genblock.dff                  |rvdffe__parameterized3_294   |   363|
|238   |          \genblock.genblock.clkhdr    |rvclkhdr_295                 |     2|
|239   |            clkhdr                     |clockhdr_297                 |     2|
|240   |          \genblock.genblock.dff       |rvdff__parameterized7_296    |   361|
|241   |    trap_r_ff                          |rvdfflie                     |    47|
|242   |      \genblock.dff_extra              |rvdffe__parameterized2_285   |    29|
|243   |        \genblock.genblock.dff         |rvdff__parameterized0_291    |    29|
|244   |      \genblock.dff_left               |rvdffiee_286                 |    18|
|245   |        \genblock.dff                  |rvdffe__parameterized1_287   |    18|
|246   |          \genblock.genblock.clkhdr    |rvclkhdr_288                 |     2|
|247   |            clkhdr                     |clockhdr_290                 |     2|
|248   |          \genblock.genblock.dff       |rvdff__parameterized5_289    |    16|
|249   |    trap_xff                           |rvdfflie_272                 |   120|
|250   |      \genblock.dff_extra              |rvdffe__parameterized2_281   |    98|
|251   |        \genblock.genblock.dff         |rvdff__parameterized0_284    |    98|
|252   |      \genblock.dff_left               |rvdffiee                     |    22|
|253   |        \genblock.dff                  |rvdffe__parameterized1       |    22|
|254   |          \genblock.genblock.clkhdr    |rvclkhdr_282                 |     3|
|255   |            clkhdr                     |clockhdr_283                 |     3|
|256   |          \genblock.genblock.dff       |rvdff__parameterized5        |    19|
|257   |    wbff                               |rvdfflie__parameterized0_273 |    25|
|258   |      \genblock.dff_left               |rvdffiee__parameterized0     |    25|
|259   |        \genblock.dff                  |rvdffe__parameterized3       |    25|
|260   |          \genblock.genblock.clkhdr    |rvclkhdr_279                 |     2|
|261   |            clkhdr                     |clockhdr_280                 |     2|
|262   |          \genblock.genblock.dff       |rvdff__parameterized7        |    23|
|263   |    wbnbloaddelayff                    |rvdffs                       |     1|
|264   |      \genblock.dffs                   |rvdff__parameterized1_278    |     1|
|265   |    write_csr_ff                       |rvdffe__parameterized0_274   |    81|
|266   |      \genblock.genblock.clkhdr        |rvclkhdr_275                 |     2|
|267   |        clkhdr                         |clockhdr_277                 |     2|
|268   |      \genblock.genblock.dff           |rvdff__parameterized4_276    |    79|
|269   |  tlu                                  |el2_dec_tlu_ctl              |  4067|
|270   |    flush_lower_ff                     |rvdffpcie                    |    35|
|271   |      \genblock.dff                    |rvdfflie__parameterized1_215 |    35|
|272   |        \genblock.dff_extra            |rvdffe__parameterized4_216   |    14|
|273   |          \genblock.genblock.clkhdr    |rvclkhdr_222                 |     2|
|274   |            clkhdr                     |clockhdr_224                 |     2|
|275   |          \genblock.genblock.dff       |rvdff__parameterized8_223    |    12|
|276   |        \genblock.dff_left             |rvdffiee__parameterized1_217 |    21|
|277   |          \genblock.dff                |rvdffe__parameterized7_218   |    21|
|278   |            \genblock.genblock.clkhdr  |rvclkhdr_219                 |     2|
|279   |              clkhdr                   |clockhdr_221                 |     2|
|280   |            \genblock.genblock.dff     |rvdff__parameterized10_220   |    19|
|281   |    csrwr_r_cgc                        |rvoclkhdr                    |     2|
|282   |      clkhdr                           |clockhdr_249                 |     2|
|283   |    dcsr_ff                            |rvdffe__parameterized13      |    19|
|284   |      \genblock.genblock.clkhdr        |rvclkhdr_247                 |     2|
|285   |        clkhdr                         |clockhdr_248                 |     2|
|286   |      \genblock.genblock.dff           |rvdff__parameterized20       |    17|
|287   |    dicad0_ff                          |rvdffe__parameterized0       |    45|
|288   |      \genblock.genblock.clkhdr        |rvclkhdr_244                 |     2|
|289   |        clkhdr                         |clockhdr_246                 |     2|
|290   |      \genblock.genblock.dff           |rvdff__parameterized4_245    |    43|
|291   |    dicad0h_ff                         |rvdffe__parameterized0_0     |    59|
|292   |      \genblock.genblock.clkhdr        |rvclkhdr_241                 |     2|
|293   |        clkhdr                         |clockhdr_243                 |     2|
|294   |      \genblock.genblock.dff           |rvdff__parameterized4_242    |    57|
|295   |    dicad1_ff                          |rvdffe__parameterized8       |    10|
|296   |      \genblock.genblock.clkhdr        |rvclkhdr_238                 |     2|
|297   |        clkhdr                         |clockhdr_240                 |     2|
|298   |      \genblock.genblock.dff           |rvdff__parameterized11_239   |     8|
|299   |    dicawics_ff                        |rvdffe__parameterized14      |    24|
|300   |      \genblock.genblock.clkhdr        |rvclkhdr_236                 |     2|
|301   |        clkhdr                         |clockhdr_237                 |     2|
|302   |      \genblock.genblock.dff           |rvdff__parameterized21       |    22|
|303   |    dpc_ff                             |rvdffe__parameterized6       |    56|
|304   |      \genblock.genblock.clkhdr        |rvclkhdr_233                 |     2|
|305   |        clkhdr                         |clockhdr_235                 |     2|
|306   |      \genblock.genblock.dff           |rvdff__parameterized9_234    |    54|
|307   |    e4e5_cgc                           |rvoclkhdr_1                  |     2|
|308   |      clkhdr                           |clockhdr_232                 |     2|
|309   |    e4e5_int_cgc                       |rvoclkhdr_2                  |     2|
|310   |      clkhdr                           |clockhdr_231                 |     2|
|311   |    excinfo_wb_ff                      |rvdffie__parameterized5      |    32|
|312   |      \genblock.clkhdr                 |rvclkhdr_228                 |     2|
|313   |        clkhdr                         |clockhdr_230                 |     2|
|314   |      \genblock.dff                    |rvdff__parameterized8_229    |    30|
|315   |    exctype_wb_ff                      |rvdff__parameterized1        |     1|
|316   |    exthaltff                          |rvdffie                      |    71|
|317   |      \genblock.clkhdr                 |rvclkhdr_225                 |     2|
|318   |        clkhdr                         |clockhdr_227                 |     2|
|319   |      \genblock.dff                    |rvdff_226                    |    69|
|320   |    forcehaltctr_ff                    |rvdffe__parameterized0_3     |    78|
|321   |      \genblock.genblock.clkhdr        |rvclkhdr_212                 |     2|
|322   |        clkhdr                         |clockhdr_214                 |     2|
|323   |      \genblock.genblock.dff           |rvdff__parameterized4_213    |    76|
|324   |    freeff                             |rvdffie__parameterized2      |   264|
|325   |      \genblock.clkhdr                 |rvclkhdr_210                 |     2|
|326   |        clkhdr                         |clockhdr_211                 |     2|
|327   |      \genblock.dff                    |rvdff__parameterized14       |   262|
|328   |    halt_ff                            |rvdffie__parameterized4      |   227|
|329   |      \genblock.clkhdr                 |rvclkhdr_208                 |     2|
|330   |        clkhdr                         |clockhdr_209                 |     2|
|331   |      \genblock.dff                    |rvdff__parameterized16       |   225|
|332   |    int_timers                         |el2_dec_timer_ctl            |   330|
|333   |      mitb0_ff                         |rvdffe__parameterized0_183   |    56|
|334   |        \genblock.genblock.clkhdr      |rvclkhdr_205                 |     2|
|335   |          clkhdr                       |clockhdr_207                 |     2|
|336   |        \genblock.genblock.dff         |rvdff__parameterized4_206    |    54|
|337   |      mitb1_ff                         |rvdffe__parameterized0_184   |   115|
|338   |        \genblock.genblock.clkhdr      |rvclkhdr_202                 |     2|
|339   |          clkhdr                       |clockhdr_204                 |     2|
|340   |        \genblock.genblock.dff         |rvdff__parameterized4_203    |   113|
|341   |      mitcnt0_ffa                      |rvdffe__parameterized2_185   |    23|
|342   |        \genblock.genblock.clkhdr      |rvclkhdr_199                 |     2|
|343   |          clkhdr                       |clockhdr_201                 |     2|
|344   |        \genblock.genblock.dff         |rvdff__parameterized0_200    |    21|
|345   |      mitcnt0_ffb                      |rvdffe__parameterized9_186   |    44|
|346   |        \genblock.genblock.clkhdr      |rvclkhdr_196                 |     2|
|347   |          clkhdr                       |clockhdr_198                 |     2|
|348   |        \genblock.genblock.dff         |rvdff__parameterized12_197   |    42|
|349   |      mitcnt1_ffa                      |rvdffe__parameterized2_187   |    28|
|350   |        \genblock.genblock.clkhdr      |rvclkhdr_193                 |     3|
|351   |          clkhdr                       |clockhdr_195                 |     3|
|352   |        \genblock.genblock.dff         |rvdff__parameterized0_194    |    25|
|353   |      mitcnt1_ffb                      |rvdffe__parameterized9_188   |    44|
|354   |        \genblock.genblock.clkhdr      |rvclkhdr_190                 |     2|
|355   |          clkhdr                       |clockhdr_192                 |     2|
|356   |        \genblock.genblock.dff         |rvdff__parameterized12_191   |    42|
|357   |      mitctl0_ff                       |rvdffs__parameterized0       |    11|
|358   |        \genblock.dffs                 |rvdff__parameterized6        |    11|
|359   |      mitctl1_ff                       |rvdffs__parameterized1       |     9|
|360   |        \genblock.dffs                 |rvdff__parameterized13_189   |     9|
|361   |    mcause_ff                          |rvdffe__parameterized0_4     |    55|
|362   |      \genblock.genblock.clkhdr        |rvclkhdr_180                 |     2|
|363   |        clkhdr                         |clockhdr_182                 |     2|
|364   |      \genblock.genblock.dff           |rvdff__parameterized4_181    |    53|
|365   |    mcgc_ff                            |rvdffe__parameterized10      |    24|
|366   |      \genblock.genblock.clkhdr        |rvclkhdr_177                 |     2|
|367   |        clkhdr                         |clockhdr_179                 |     2|
|368   |      \genblock.genblock.dff           |rvdff_178                    |    22|
|369   |    mcountinhibit_ff                   |rvdffs__parameterized2       |     6|
|370   |      \genblock.dffs                   |rvdff__parameterized17_176   |     6|
|371   |    mcycleh_ff                         |rvdffe__parameterized0_5     |    63|
|372   |      \genblock.genblock.clkhdr        |rvclkhdr_173                 |     2|
|373   |        clkhdr                         |clockhdr_175                 |     2|
|374   |      \genblock.genblock.dff           |rvdff__parameterized4_174    |    61|
|375   |    mcyclel_aff                        |rvdffe__parameterized2       |    22|
|376   |      \genblock.genblock.clkhdr        |rvclkhdr_170                 |     2|
|377   |        clkhdr                         |clockhdr_172                 |     2|
|378   |      \genblock.genblock.dff           |rvdff__parameterized0_171    |    20|
|379   |    mcyclel_bff                        |rvdffe__parameterized9       |    43|
|380   |      \genblock.genblock.clkhdr        |rvclkhdr_167                 |     2|
|381   |        clkhdr                         |clockhdr_169                 |     2|
|382   |      \genblock.genblock.dff           |rvdff__parameterized12_168   |    41|
|383   |    mdccmect_ff                        |rvdffe__parameterized0_6     |    95|
|384   |      \genblock.genblock.clkhdr        |rvclkhdr_164                 |     2|
|385   |        clkhdr                         |clockhdr_166                 |     2|
|386   |      \genblock.genblock.dff           |rvdff__parameterized4_165    |    93|
|387   |    mdseac_ff                          |rvdffe__parameterized0_7     |    51|
|388   |      \genblock.genblock.clkhdr        |rvclkhdr_161                 |     2|
|389   |        clkhdr                         |clockhdr_163                 |     2|
|390   |      \genblock.genblock.dff           |rvdff__parameterized4_162    |    49|
|391   |    meicurpl_ff                        |rvdff__parameterized13       |     7|
|392   |    meihap_ff                          |rvdffe__parameterized2_8     |    13|
|393   |      \genblock.genblock.clkhdr        |rvclkhdr_158                 |     2|
|394   |        clkhdr                         |clockhdr_160                 |     2|
|395   |      \genblock.genblock.dff           |rvdff__parameterized0_159    |    11|
|396   |    meipt_ff                           |rvdff__parameterized13_9     |     5|
|397   |    meivt_ff                           |rvdffe__parameterized12      |    40|
|398   |      \genblock.genblock.clkhdr        |rvclkhdr_156                 |     2|
|399   |        clkhdr                         |clockhdr_157                 |     2|
|400   |      \genblock.genblock.dff           |rvdff__parameterized19       |    38|
|401   |    mepc_ff                            |rvdffe__parameterized6_10    |    57|
|402   |      \genblock.genblock.clkhdr        |rvclkhdr_153                 |     2|
|403   |        clkhdr                         |clockhdr_155                 |     2|
|404   |      \genblock.genblock.dff           |rvdff__parameterized9_154    |    55|
|405   |    mfdc_ff                            |rvdffe__parameterized11      |    32|
|406   |      \genblock.genblock.clkhdr        |rvclkhdr_150                 |     2|
|407   |        clkhdr                         |clockhdr_152                 |     2|
|408   |      \genblock.genblock.dff           |rvdff__parameterized15_151   |    30|
|409   |    mfdhs_ff                           |rvdffs__parameterized3       |     4|
|410   |      \genblock.dffs                   |rvdff__parameterized18_149   |     4|
|411   |    mfdht_ff                           |rvdffs__parameterized2_11    |    29|
|412   |      \genblock.dffs                   |rvdff__parameterized17_148   |    29|
|413   |    mhpmc3_ff                          |rvdffe__parameterized0_12    |    62|
|414   |      \genblock.genblock.clkhdr        |rvclkhdr_145                 |     2|
|415   |        clkhdr                         |clockhdr_147                 |     2|
|416   |      \genblock.genblock.dff           |rvdff__parameterized4_146    |    60|
|417   |    mhpmc3h_ff                         |rvdffe__parameterized0_13    |    63|
|418   |      \genblock.genblock.clkhdr        |rvclkhdr_142                 |     2|
|419   |        clkhdr                         |clockhdr_144                 |     2|
|420   |      \genblock.genblock.dff           |rvdff__parameterized4_143    |    61|
|421   |    mhpmc4_ff                          |rvdffe__parameterized0_14    |    49|
|422   |      \genblock.genblock.clkhdr        |rvclkhdr_139                 |     2|
|423   |        clkhdr                         |clockhdr_141                 |     2|
|424   |      \genblock.genblock.dff           |rvdff__parameterized4_140    |    47|
|425   |    mhpmc4h_ff                         |rvdffe__parameterized0_15    |    61|
|426   |      \genblock.genblock.clkhdr        |rvclkhdr_136                 |     2|
|427   |        clkhdr                         |clockhdr_138                 |     2|
|428   |      \genblock.genblock.dff           |rvdff__parameterized4_137    |    59|
|429   |    mhpmc5_ff                          |rvdffe__parameterized0_16    |    58|
|430   |      \genblock.genblock.clkhdr        |rvclkhdr_133                 |     2|
|431   |        clkhdr                         |clockhdr_135                 |     2|
|432   |      \genblock.genblock.dff           |rvdff__parameterized4_134    |    56|
|433   |    mhpmc5h_ff                         |rvdffe__parameterized0_17    |    54|
|434   |      \genblock.genblock.clkhdr        |rvclkhdr_130                 |     2|
|435   |        clkhdr                         |clockhdr_132                 |     2|
|436   |      \genblock.genblock.dff           |rvdff__parameterized4_131    |    52|
|437   |    mhpmc6_ff                          |rvdffe__parameterized0_18    |    54|
|438   |      \genblock.genblock.clkhdr        |rvclkhdr_127                 |     2|
|439   |        clkhdr                         |clockhdr_129                 |     2|
|440   |      \genblock.genblock.dff           |rvdff__parameterized4_128    |    52|
|441   |    mhpmc6h_ff                         |rvdffe__parameterized0_19    |    59|
|442   |      \genblock.genblock.clkhdr        |rvclkhdr_124                 |     2|
|443   |        clkhdr                         |clockhdr_126                 |     2|
|444   |      \genblock.genblock.dff           |rvdff__parameterized4_125    |    57|
|445   |    mhpme3_ff                          |rvdffe__parameterized10_20   |    92|
|446   |      \genblock.genblock.clkhdr        |rvclkhdr_121                 |     2|
|447   |        clkhdr                         |clockhdr_123                 |     2|
|448   |      \genblock.genblock.dff           |rvdff_122                    |    90|
|449   |    mhpme4_ff                          |rvdffe__parameterized10_21   |    82|
|450   |      \genblock.genblock.clkhdr        |rvclkhdr_118                 |     2|
|451   |        clkhdr                         |clockhdr_120                 |     2|
|452   |      \genblock.genblock.dff           |rvdff_119                    |    80|
|453   |    mhpme5_ff                          |rvdffe__parameterized10_22   |    86|
|454   |      \genblock.genblock.clkhdr        |rvclkhdr_115                 |     2|
|455   |        clkhdr                         |clockhdr_117                 |     2|
|456   |      \genblock.genblock.dff           |rvdff_116                    |    84|
|457   |    mhpme6_ff                          |rvdffe__parameterized10_23   |    86|
|458   |      \genblock.genblock.clkhdr        |rvclkhdr_112                 |     2|
|459   |        clkhdr                         |clockhdr_114                 |     2|
|460   |      \genblock.genblock.dff           |rvdff_113                    |    84|
|461   |    miccmect_ff                        |rvdffe__parameterized0_24    |    73|
|462   |      \genblock.genblock.clkhdr        |rvclkhdr_109                 |     2|
|463   |        clkhdr                         |clockhdr_111                 |     2|
|464   |      \genblock.genblock.dff           |rvdff__parameterized4_110    |    71|
|465   |    micect_ff                          |rvdffe__parameterized0_25    |    72|
|466   |      \genblock.genblock.clkhdr        |rvclkhdr_106                 |     2|
|467   |        clkhdr                         |clockhdr_108                 |     2|
|468   |      \genblock.genblock.dff           |rvdff__parameterized4_107    |    70|
|469   |    mie_ff                             |rvdff__parameterized17       |    12|
|470   |    minstreth_ff                       |rvdffe__parameterized0_26    |    56|
|471   |      \genblock.genblock.clkhdr        |rvclkhdr_103                 |     2|
|472   |        clkhdr                         |clockhdr_105                 |     2|
|473   |      \genblock.genblock.dff           |rvdff__parameterized4_104    |    54|
|474   |    minstretl_aff                      |rvdffe__parameterized2_27    |    24|
|475   |      \genblock.genblock.clkhdr        |rvclkhdr_101                 |     2|
|476   |        clkhdr                         |clockhdr_102                 |     2|
|477   |      \genblock.genblock.dff           |rvdff__parameterized0        |    22|
|478   |    minstretl_bff                      |rvdffe__parameterized9_28    |    52|
|479   |      \genblock.genblock.clkhdr        |rvclkhdr_99                  |     2|
|480   |        clkhdr                         |clockhdr_100                 |     2|
|481   |      \genblock.genblock.dff           |rvdff__parameterized12       |    50|
|482   |    mpmc_ff                            |rvdff__parameterized1_29     |     2|
|483   |    mpvhalt_ff                         |rvdffie__parameterized3      |    45|
|484   |      \genblock.clkhdr                 |rvclkhdr_97                  |     2|
|485   |        clkhdr                         |clockhdr_98                  |     2|
|486   |      \genblock.dff                    |rvdff__parameterized15       |    43|
|487   |    mrac_ff                            |rvdffe__parameterized0_30    |    52|
|488   |      \genblock.genblock.clkhdr        |rvclkhdr_94                  |     2|
|489   |        clkhdr                         |clockhdr_96                  |     2|
|490   |      \genblock.genblock.dff           |rvdff__parameterized4_95     |    50|
|491   |    mscause_ff                         |rvdff__parameterized13_31    |     6|
|492   |    mscratch_ff                        |rvdffe__parameterized0_32    |    48|
|493   |      \genblock.genblock.clkhdr        |rvclkhdr_91                  |     2|
|494   |        clkhdr                         |clockhdr_93                  |     2|
|495   |      \genblock.genblock.dff           |rvdff__parameterized4_92     |    46|
|496   |    mstatus_ff                         |rvdffie__parameterized1      |   118|
|497   |      \genblock.clkhdr                 |rvclkhdr_88                  |     6|
|498   |        clkhdr                         |clockhdr_90                  |     6|
|499   |      \genblock.dff                    |rvdff__parameterized9_89     |   112|
|500   |    mtdata1_t0_ff                      |rvdffe__parameterized10_33   |    19|
|501   |      \genblock.genblock.clkhdr        |rvclkhdr_85                  |     2|
|502   |        clkhdr                         |clockhdr_87                  |     2|
|503   |      \genblock.genblock.dff           |rvdff_86                     |    17|
|504   |    mtdata1_t1_ff                      |rvdffe__parameterized10_34   |    18|
|505   |      \genblock.genblock.clkhdr        |rvclkhdr_82                  |     2|
|506   |        clkhdr                         |clockhdr_84                  |     2|
|507   |      \genblock.genblock.dff           |rvdff_83                     |    16|
|508   |    mtdata1_t2_ff                      |rvdffe__parameterized10_35   |    24|
|509   |      \genblock.genblock.clkhdr        |rvclkhdr_79                  |     2|
|510   |        clkhdr                         |clockhdr_81                  |     2|
|511   |      \genblock.genblock.dff           |rvdff_80                     |    22|
|512   |    mtdata1_t3_ff                      |rvdffe__parameterized10_36   |    18|
|513   |      \genblock.genblock.clkhdr        |rvclkhdr_77                  |     2|
|514   |        clkhdr                         |clockhdr_78                  |     2|
|515   |      \genblock.genblock.dff           |rvdff                        |    16|
|516   |    mtdata2_t0_ff                      |rvdffe__parameterized0_37    |   110|
|517   |      \genblock.genblock.clkhdr        |rvclkhdr_74                  |     2|
|518   |        clkhdr                         |clockhdr_76                  |     2|
|519   |      \genblock.genblock.dff           |rvdff__parameterized4_75     |   108|
|520   |    mtdata2_t1_ff                      |rvdffe__parameterized0_38    |   107|
|521   |      \genblock.genblock.clkhdr        |rvclkhdr_71                  |     2|
|522   |        clkhdr                         |clockhdr_73                  |     2|
|523   |      \genblock.genblock.dff           |rvdff__parameterized4_72     |   105|
|524   |    mtdata2_t2_ff                      |rvdffe__parameterized0_39    |   107|
|525   |      \genblock.genblock.clkhdr        |rvclkhdr_68                  |     2|
|526   |        clkhdr                         |clockhdr_70                  |     2|
|527   |      \genblock.genblock.dff           |rvdff__parameterized4_69     |   105|
|528   |    mtdata2_t3_ff                      |rvdffe__parameterized0_40    |   107|
|529   |      \genblock.genblock.clkhdr        |rvclkhdr_65                  |     2|
|530   |        clkhdr                         |clockhdr_67                  |     2|
|531   |      \genblock.genblock.dff           |rvdff__parameterized4_66     |   105|
|532   |    mtsel_ff                           |rvdff__parameterized18       |    76|
|533   |    mtval_ff                           |rvdffe__parameterized0_41    |    51|
|534   |      \genblock.genblock.clkhdr        |rvclkhdr_63                  |     2|
|535   |        clkhdr                         |clockhdr_64                  |     2|
|536   |      \genblock.genblock.dff           |rvdff__parameterized4        |    49|
|537   |    mtvec_ff                           |rvdffe__parameterized6_42    |    63|
|538   |      \genblock.genblock.clkhdr        |rvclkhdr_61                  |     2|
|539   |        clkhdr                         |clockhdr_62                  |     2|
|540   |      \genblock.genblock.dff           |rvdff__parameterized9        |    61|
|541   |    npwbc_ff                           |rvdffpcie_43                 |    54|
|542   |      \genblock.dff                    |rvdfflie__parameterized1_51  |    54|
|543   |        \genblock.dff_extra            |rvdffe__parameterized4_52    |    19|
|544   |          \genblock.genblock.clkhdr    |rvclkhdr_58                  |     2|
|545   |            clkhdr                     |clockhdr_60                  |     2|
|546   |          \genblock.genblock.dff       |rvdff__parameterized8_59     |    17|
|547   |        \genblock.dff_left             |rvdffiee__parameterized1_53  |    35|
|548   |          \genblock.dff                |rvdffe__parameterized7_54    |    35|
|549   |            \genblock.genblock.clkhdr  |rvclkhdr_55                  |     2|
|550   |              clkhdr                   |clockhdr_57                  |     2|
|551   |            \genblock.genblock.dff     |rvdff__parameterized10_56    |    33|
|552   |    pwbc_ff                            |rvdffpcie_44                 |   115|
|553   |      \genblock.dff                    |rvdfflie__parameterized1     |   115|
|554   |        \genblock.dff_extra            |rvdffe__parameterized4       |    40|
|555   |          \genblock.genblock.clkhdr    |rvclkhdr_49                  |     2|
|556   |            clkhdr                     |clockhdr_50                  |     2|
|557   |          \genblock.genblock.dff       |rvdff__parameterized8        |    38|
|558   |        \genblock.dff_left             |rvdffiee__parameterized1     |    75|
|559   |          \genblock.dff                |rvdffe__parameterized7       |    75|
|560   |            \genblock.genblock.clkhdr  |rvclkhdr_47                  |     3|
|561   |              clkhdr                   |clockhdr_48                  |     3|
|562   |            \genblock.genblock.dff     |rvdff__parameterized10       |    72|
|563   |    syncro_ff                          |rvsyncss                     |    16|
|564   |      sync_ff1                         |rvdff__parameterized11       |     7|
|565   |      sync_ff2                         |rvdff__parameterized11_46    |     9|
|566   |    traceskidff                        |rvdffie__parameterized6      |    13|
|567   |      \genblock.clkhdr                 |rvclkhdr                     |     2|
|568   |        clkhdr                         |clockhdr                     |     2|
|569   |      \genblock.dff                    |rvdff__parameterized17_45    |    11|
+------+---------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:25:21 ; elapsed = 00:25:28 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 7563 ; free virtual = 416360
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 239 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:25:21 ; elapsed = 00:25:28 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 7563 ; free virtual = 416360
Synthesis Optimization Complete : Time (s): cpu = 00:25:21 ; elapsed = 00:25:28 . Memory (MB): peak = 2864.457 ; gain = 7.859 ; free physical = 7562 ; free virtual = 416360
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2864.461 ; gain = 0.000 ; free physical = 7770 ; free virtual = 416572
INFO: [Netlist 29-17] Analyzing 501 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 128 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.461 ; gain = 0.000 ; free physical = 7404 ; free virtual = 416218
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LD => LDCE (inverted pins: G): 128 instances

Synth Design complete, checksum: c5029e11
INFO: [Common 17-83] Releasing license: Synthesis
164 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:25:39 ; elapsed = 00:25:38 . Memory (MB): peak = 2864.461 ; gain = 8.012 ; free physical = 7591 ; free virtual = 416406
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/util_temp_el2_dec_vivado_synth.log
# report_timing_summary -file /home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/timing_temp_el2_dec_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3029.266 ; gain = 164.805 ; free physical = 7826 ; free virtual = 416676
# report_power -file /home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/power_temp_el2_dec_vivado_synth.log
Command: report_power -file /home/users/bella/yosys_verific_rs/result_08-07-2022T18-41-04/Golden_vivado_no_bram_no_dsp.json/dec/power_temp_el2_dec_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3151.406 ; gain = 122.141 ; free physical = 8016 ; free virtual = 416876
INFO: [Common 17-206] Exiting Vivado at Fri Jul  8 19:07:30 2022...
real 1587.16
user 1588.77
sys 16.64
