
---------- Begin Simulation Statistics ----------
final_tick                               114660281000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 205845                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661392                       # Number of bytes of host memory used
host_op_rate                                   225259                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   485.80                       # Real time elapsed on the host
host_tick_rate                              236022412                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.114660                       # Number of seconds simulated
sim_ticks                                114660281000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.146603                       # CPI: cycles per instruction
system.cpu.discardedOps                        376440                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         4681043                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.872142                       # IPC: instructions per cycle
system.cpu.numCycles                        114660281                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       109979238                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        67642                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        152538                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        91309                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1002                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       185450                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1006                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20357876                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16295249                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53382                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737327                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8736103                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.985991                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050555                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                321                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433987                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300036                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133951                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1044                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35712595                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35712595                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35715918                       # number of overall hits
system.cpu.dcache.overall_hits::total        35715918                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       113938                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         113938                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       113976                       # number of overall misses
system.cpu.dcache.overall_misses::total        113976                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11708105000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11708105000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11708105000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11708105000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35826533                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35826533                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35829894                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35829894                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003180                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003180                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003181                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003181                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 102758.561674                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 102758.561674                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 102724.301607                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 102724.301607                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        87237                       # number of writebacks
system.cpu.dcache.writebacks::total             87237                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20650                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20650                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        93288                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        93288                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        93326                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        93326                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10199216000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10199216000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10202481000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10202481000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002604                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002604                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002605                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002605                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 109330.417631                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 109330.417631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 109320.885927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 109320.885927                       # average overall mshr miss latency
system.cpu.dcache.replacements                  91279                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21501965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21501965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        25752                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25752                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1822086000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1822086000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21527717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21527717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001196                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001196                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70755.125815                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70755.125815                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4081                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4081                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21671                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21671                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1637741000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1637741000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75572.931568                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75572.931568                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14210630                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14210630                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        88186                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        88186                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9886019000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9886019000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14298816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14298816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 112104.177534                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 112104.177534                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16569                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16569                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        71617                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        71617                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8561475000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8561475000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 119545.289526                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 119545.289526                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3323                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3323                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           38                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           38                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011306                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011306                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           38                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           38                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3265000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3265000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011306                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011306                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85921.052632                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85921.052632                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       124000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       124000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       124000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       124000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       122000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       122000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       122000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       122000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 114660281000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2040.636276                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35987404                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             93327                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            385.605495                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2040.636276                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996404                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996404                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1418                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          162                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72109435                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72109435                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114660281000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114660281000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114660281000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49234798                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17106131                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9763848                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     30545559                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         30545559                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     30545559                       # number of overall hits
system.cpu.icache.overall_hits::total        30545559                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          818                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            818                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          818                       # number of overall misses
system.cpu.icache.overall_misses::total           818                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     81705000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     81705000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     81705000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     81705000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     30546377                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30546377                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     30546377                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30546377                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99883.863081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99883.863081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99883.863081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99883.863081                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           26                       # number of writebacks
system.cpu.icache.writebacks::total                26                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          818                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          818                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          818                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          818                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     80069000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     80069000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     80069000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     80069000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97883.863081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97883.863081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97883.863081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97883.863081                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     30545559                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        30545559                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          818                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           818                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     81705000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     81705000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     30546377                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30546377                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99883.863081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99883.863081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          818                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          818                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     80069000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     80069000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97883.863081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97883.863081                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 114660281000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           789.595945                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30546377                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               818                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          37342.759169                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   789.595945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.385545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.385545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          792                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          792                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.386719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          61093572                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         61093572                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114660281000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114660281000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114660281000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 114660281000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431277                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    9                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 9234                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9243                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   9                       # number of overall hits
system.l2.overall_hits::.cpu.data                9234                       # number of overall hits
system.l2.overall_hits::total                    9243                       # number of overall hits
system.l2.demand_misses::.cpu.inst                809                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              84093                       # number of demand (read+write) misses
system.l2.demand_misses::total                  84902                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               809                       # number of overall misses
system.l2.overall_misses::.cpu.data             84093                       # number of overall misses
system.l2.overall_misses::total                 84902                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     77413000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9728673000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9806086000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     77413000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9728673000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9806086000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              818                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            93327                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                94145                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             818                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           93327                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               94145                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.988998                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.901058                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.901822                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.988998                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.901058                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.901822                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95689.740420                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 115689.450965                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115498.881063                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95689.740420                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 115689.450965                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115498.881063                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               67394                       # number of writebacks
system.l2.writebacks::total                     67394                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         84089                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             84897                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        84089                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            84897                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     61225000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8046555000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8107780000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     61225000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8046555000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8107780000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.987775                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.901015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.901769                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.987775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.901015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.901769                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75773.514851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95690.934605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95501.372251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75773.514851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95690.934605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95501.372251                       # average overall mshr miss latency
system.l2.replacements                          68521                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        87237                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            87237                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        87237                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        87237                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           26                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               26                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           26                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           26                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          126                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           126                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           71613                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               71613                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8346539000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8346539000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         71617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999944                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999944                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 116550.612319                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116550.612319                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        71613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          71613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6914279000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6914279000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999944                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999944                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 96550.612319                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96550.612319                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          809                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              809                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     77413000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     77413000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.988998                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988998                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95689.740420                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95689.740420                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          808                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          808                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     61225000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61225000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.987775                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.987775                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75773.514851                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75773.514851                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        12480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1382134000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1382134000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.574850                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.574850                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110747.916667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110747.916667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        12476                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12476                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1132276000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1132276000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.574666                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.574666                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90756.332158                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90756.332158                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 114660281000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15989.579192                       # Cycle average of tags in use
system.l2.tags.total_refs                      185300                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     84905                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.182439                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.684053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        41.991188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15945.903951                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975926                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          416                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11606                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1568353                       # Number of tag accesses
system.l2.tags.data_accesses                  1568353                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114660281000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     50243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     84077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000742738500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2807                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2807                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              265540                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              47436                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       84897                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      67394                       # Number of write requests accepted
system.mem_ctrls.readBursts                     84897                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    67394                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 17151                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.34                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 84897                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                67394                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   73613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.237976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.581085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    312.122574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2806     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2807                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.891699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.877472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.697485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              283     10.08%     10.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.04%     10.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2261     80.55%     90.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              261      9.30%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2807                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2716704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2156608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     23.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  114658172000                       # Total gap between requests
system.mem_ctrls.avgGap                     752888.69                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        25856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2690464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1607104                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 225500.930003825808                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 23464655.559321366251                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 14016222.409222945571                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          808                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        84089                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        67394                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19775500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   3730874750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2567861106250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24474.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     44368.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  38102221.36                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        25856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2690848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2716704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2156608                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2156608                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          808                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        84089                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          84897                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        67394                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         67394                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       225501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     23468005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         23693506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       225501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       225501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     18808675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        18808675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     18808675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       225501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     23468005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        42502181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                84885                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               50222                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         5264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5278                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         5331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5303                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5333                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3059                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3153                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3067                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3246                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3215                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3205                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3014                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3100                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2159056500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             424425000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3750650250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                25435.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           44185.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               58695                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              36948                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.15                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.57                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        39463                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   219.107924                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   152.771575                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   218.348670                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        14431     36.57%     36.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        16013     40.58%     77.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2736      6.93%     84.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1727      4.38%     88.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1357      3.44%     91.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1113      2.82%     94.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          588      1.49%     96.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          874      2.21%     98.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          624      1.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        39463                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               5432640                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3214208                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               47.380313                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               28.032445                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.59                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 114660281000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       143085600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        76048005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      302835960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     130922820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9050574000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  30204028680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  18594576480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   58502071545                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   510.220898                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  48063892500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3828500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  62767888500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       138687360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        73714080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      303242940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     131236020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9050574000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  30419473290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  18413149440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   58530077130                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   510.465146                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  47592172750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3828500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  63239608250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 114660281000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13284                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        67394                       # Transaction distribution
system.membus.trans_dist::CleanEvict              247                       # Transaction distribution
system.membus.trans_dist::ReadExReq             71613                       # Transaction distribution
system.membus.trans_dist::ReadExResp            71613                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13284                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       237435                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 237435                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4873312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4873312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             84897                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   84897    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               84897                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 114660281000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           287326000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          282191750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             22528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       154631                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           26                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5169                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            71617                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           71617                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           818                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21710                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1662                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       277933                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                279595                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        27008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5778048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5805056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           68521                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2156608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           162666                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006350                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.079745                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 161637     99.37%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1025      0.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             162666                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 114660281000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          272713000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1636999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         186657996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
