{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1509002547702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1509002547704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 09:22:27 2017 " "Processing started: Thu Oct 26 09:22:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1509002547704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1509002547704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CAMERA_IP_512x512 -c CAMERA_IP_512x512 " "Command: quartus_sta CAMERA_IP_512x512 -c CAMERA_IP_512x512" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1509002547705 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1509002548532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1509002550283 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1509002550386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1509002550386 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CAMERA_IP_512x512.sdc " "Synopsys Design Constraints File file not found: 'CAMERA_IP_512x512.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1509002553222 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1509002553223 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1509002553269 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1509002553269 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1509002553269 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1509002553269 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1509002553269 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CCD_PIXCLK CCD_PIXCLK " "create_clock -period 1.000 -name CCD_PIXCLK CCD_PIXCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1509002553274 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Ext_Clock Ext_Clock " "create_clock -period 1.000 -name Ext_Clock Ext_Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1509002553274 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name D5M_IP:b2v_inst\|rClk\[0\] D5M_IP:b2v_inst\|rClk\[0\] " "create_clock -period 1.000 -name D5M_IP:b2v_inst\|rClk\[0\] D5M_IP:b2v_inst\|rClk\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1509002553274 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1509002553274 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1509002553274 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509002553316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509002553316 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509002553316 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1509002553316 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1509002553336 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554109 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1509002554115 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1509002554137 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1509002554595 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1509002554595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.689 " "Worst-case setup slack is -5.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.689            -336.437 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -5.689            -336.437 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.532             -37.531 Ext_Clock  " "   -5.532             -37.531 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.785          -28253.553 D5M_IP:b2v_inst\|rClk\[0\]  " "   -4.785          -28253.553 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.930            -370.441 CCD_PIXCLK  " "   -2.930            -370.441 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.140              -3.367 CLOCK_50  " "   -2.140              -3.367 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.720               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   28.720               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509002554605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.319 " "Worst-case hold slack is -1.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.319              -3.948 Ext_Clock  " "   -1.319              -3.948 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.913              -0.966 CLOCK_50  " "   -0.913              -0.966 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    0.321               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 CCD_PIXCLK  " "    0.325               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.495               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.887               0.000 D5M_IP:b2v_inst\|rClk\[0\]  " "    1.887               0.000 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509002554659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.496 " "Worst-case recovery slack is -5.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.496            -170.804 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -5.496            -170.804 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.047             -90.235 CCD_PIXCLK  " "   -1.047             -90.235 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.903               0.000 CLOCK_50  " "   15.903               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509002554666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.283 " "Worst-case removal slack is 0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 CCD_PIXCLK  " "    0.283               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 CLOCK_50  " "    0.446               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.116               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    3.116               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509002554674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -954.869 CCD_PIXCLK  " "   -2.636            -954.869 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -24963.418 D5M_IP:b2v_inst\|rClk\[0\]  " "   -2.174          -24963.418 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -50.694 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -0.394             -50.694 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -10.308 Ext_Clock  " "   -0.394             -10.308 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.821               0.000 CLOCK_50  " "    8.821               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.760               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.760               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002554694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509002554694 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1509002555025 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1509002555116 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1509002566013 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509002566779 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509002566779 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509002566779 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1509002566779 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567569 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1509002567689 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1509002567689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.705 " "Worst-case setup slack is -5.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.705            -336.653 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -5.705            -336.653 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.311             -36.609 Ext_Clock  " "   -5.311             -36.609 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.789          -28167.759 D5M_IP:b2v_inst\|rClk\[0\]  " "   -4.789          -28167.759 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.023            -348.571 CCD_PIXCLK  " "   -3.023            -348.571 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.100              -3.289 CLOCK_50  " "   -2.100              -3.289 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.107               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   29.107               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509002567695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.360 " "Worst-case hold slack is -1.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.360              -4.073 Ext_Clock  " "   -1.360              -4.073 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.874              -0.911 CLOCK_50  " "   -0.874              -0.911 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 CCD_PIXCLK  " "    0.301               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    0.312               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.481               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.944               0.000 D5M_IP:b2v_inst\|rClk\[0\]  " "    1.944               0.000 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509002567756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.533 " "Worst-case recovery slack is -5.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.533            -173.193 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -5.533            -173.193 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.004             -87.529 CCD_PIXCLK  " "   -1.004             -87.529 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.994               0.000 CLOCK_50  " "   15.994               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509002567764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.275 " "Worst-case removal slack is 0.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 CCD_PIXCLK  " "    0.275               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 CLOCK_50  " "    0.647               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.182               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    3.182               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509002567773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -956.113 CCD_PIXCLK  " "   -2.636            -956.113 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -24933.365 D5M_IP:b2v_inst\|rClk\[0\]  " "   -2.174          -24933.365 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -50.220 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -0.394             -50.220 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.419 Ext_Clock  " "   -0.394              -9.419 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.816               0.000 CLOCK_50  " "    8.816               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.737               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.737               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002567794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509002567794 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1509002568125 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1509002568577 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1509002579654 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509002580426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509002580426 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509002580426 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1509002580426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581215 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1509002581260 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1509002581260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.062 " "Worst-case setup slack is -4.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.062             -17.786 Ext_Clock  " "   -4.062             -17.786 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.866            -165.051 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -2.866            -165.051 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.568          -13734.923 D5M_IP:b2v_inst\|rClk\[0\]  " "   -2.568          -13734.923 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.071              -3.174 CLOCK_50  " "   -2.071              -3.174 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.413            -124.582 CCD_PIXCLK  " "   -1.413            -124.582 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.232               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   32.232               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509002581305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.245 " "Worst-case hold slack is -0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.245              -0.245 CLOCK_50  " "   -0.245              -0.245 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.185              -0.552 Ext_Clock  " "   -0.185              -0.552 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    0.114               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CCD_PIXCLK  " "    0.182               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.269               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.873               0.000 D5M_IP:b2v_inst\|rClk\[0\]  " "    0.873               0.000 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509002581397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.819 " "Worst-case recovery slack is -2.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.819             -85.762 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -2.819             -85.762 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.249             -16.378 CCD_PIXCLK  " "   -0.249             -16.378 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.473               0.000 CLOCK_50  " "   17.473               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509002581407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.035 " "Worst-case removal slack is 0.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 CCD_PIXCLK  " "    0.035               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLOCK_50  " "    0.180               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.509               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    1.509               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509002581417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -898.188 CCD_PIXCLK  " "   -2.636            -898.188 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -24881.301 D5M_IP:b2v_inst\|rClk\[0\]  " "   -2.174          -24881.301 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265              -4.794 Ext_Clock  " "   -0.265              -4.794 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -1.202 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -0.038              -1.202 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.863               0.000 CLOCK_50  " "    8.863               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.880               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.880               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002581435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509002581435 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1509002581768 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509002583103 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509002583103 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1509002583103 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1509002583103 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1509002583898 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1509002583942 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1509002583942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.308 " "Worst-case setup slack is -3.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002583990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002583990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.308             -14.090 Ext_Clock  " "   -3.308             -14.090 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002583990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.703            -153.431 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -2.703            -153.431 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002583990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.351          -12742.516 D5M_IP:b2v_inst\|rClk\[0\]  " "   -2.351          -12742.516 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002583990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.686              -2.573 CLOCK_50  " "   -1.686              -2.573 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002583990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.271             -91.680 CCD_PIXCLK  " "   -1.271             -91.680 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002583990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.190               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   33.190               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002583990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509002583990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.506 " "Worst-case hold slack is -0.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.506              -1.516 Ext_Clock  " "   -0.506              -1.516 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.319              -0.319 CLOCK_50  " "   -0.319              -0.319 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    0.094               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 CCD_PIXCLK  " "    0.146               0.000 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.256               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.873               0.000 D5M_IP:b2v_inst\|rClk\[0\]  " "    0.873               0.000 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509002584090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.658 " "Worst-case recovery slack is -2.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.658             -81.593 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -2.658             -81.593 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174             -10.281 CCD_PIXCLK  " "   -0.174             -10.281 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.699               0.000 CLOCK_50  " "   17.699               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509002584102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.001 " "Worst-case removal slack is -0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.008 CCD_PIXCLK  " "   -0.001              -0.008 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 CLOCK_50  " "    0.273               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.473               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    1.473               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509002584116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -898.751 CCD_PIXCLK  " "   -2.636            -898.751 CCD_PIXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -24813.462 D5M_IP:b2v_inst\|rClk\[0\]  " "   -2.174          -24813.462 D5M_IP:b2v_inst\|rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254              -4.578 Ext_Clock  " "   -0.254              -4.578 Ext_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    0.002               0.000 D5M_IP:b2v_inst\|I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.893               0.000 CLOCK_50  " "    8.893               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.881               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.881               0.000 b2v_inst9\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1509002584142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1509002584142 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1509002587488 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1509002587489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1166 " "Peak virtual memory: 1166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1509002587771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 09:23:07 2017 " "Processing ended: Thu Oct 26 09:23:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1509002587771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1509002587771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1509002587771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1509002587771 ""}
