Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 14 20:48:43 2020
| Host         : FUMIMAKER6BEE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 168 register/latch pins with no clock driven by root clock pin: CAM_PCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2416 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 175 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.840        0.000                      0                 1722        0.016        0.000                      0                 1722        2.000        0.000                       0                   184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
CLK                             {0.000 4.000}        8.000           125.000         
  CLKOUT_24MHZ_clk_wiz_0        {0.000 10.411}       20.822          48.026          
  CLKOUT_25_175MHZ_clk_wiz_0    {0.000 19.863}       39.726          25.172          
  clkfbout_clk_wiz_0            {0.000 20.000}       40.000          25.000          
clk_fpga_0                      {0.000 10.000}       20.000          50.000          
sys_clk_pin                     {0.000 4.000}        8.000           125.000         
  CLKOUT_24MHZ_clk_wiz_0_1      {0.000 10.411}       20.822          48.026          
  CLKOUT_25_175MHZ_clk_wiz_0_1  {0.000 19.863}       39.726          25.172          
  clkfbout_clk_wiz_0_1          {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                               2.000        0.000                       0                     1  
  CLKOUT_24MHZ_clk_wiz_0                                                                                                                                                         18.667        0.000                       0                     2  
  CLKOUT_25_175MHZ_clk_wiz_0         26.840        0.000                      0                 1722        0.176        0.000                      0                 1722       19.363        0.000                       0                   177  
  clkfbout_clk_wiz_0                                                                                                                                                             37.845        0.000                       0                     3  
clk_fpga_0                                                                                                                                                                       17.845        0.000                       0                     1  
sys_clk_pin                                                                                                                                                                       2.000        0.000                       0                     1  
  CLKOUT_24MHZ_clk_wiz_0_1                                                                                                                                                       18.667        0.000                       0                     2  
  CLKOUT_25_175MHZ_clk_wiz_0_1       26.853        0.000                      0                 1722        0.176        0.000                      0                 1722       19.363        0.000                       0                   177  
  clkfbout_clk_wiz_0_1                                                                                                                                                           37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT_25_175MHZ_clk_wiz_0_1  CLKOUT_25_175MHZ_clk_wiz_0         26.840        0.000                      0                 1722        0.016        0.000                      0                 1722  
CLKOUT_25_175MHZ_clk_wiz_0    CLKOUT_25_175MHZ_clk_wiz_0_1       26.840        0.000                      0                 1722        0.016        0.000                      0                 1722  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT_24MHZ_clk_wiz_0
  To Clock:  CLKOUT_24MHZ_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT_24MHZ_clk_wiz_0
Waveform(ns):       { 0.000 10.411 }
Period(ns):         20.822
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.822      18.667     BUFGCTRL_X0Y16   clk_wiz_0_inst/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.822      19.573     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.822      192.538    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT_25_175MHZ_clk_wiz_0
  To Clock:  CLKOUT_25_175MHZ_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.840ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.960ns  (logic 0.604ns (5.050%)  route 11.356ns (94.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.181 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)        10.702    10.197    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.148    10.345 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66/O
                         net (fo=1, routed)           0.655    11.000    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/enb_array[63]
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.600    38.181    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.648    
                         clock uncertainty           -0.160    38.487    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    37.840    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.840    
                         arrival time                         -11.000    
  -------------------------------------------------------------------
                         slack                                 26.840    

Slack (MET) :             27.012ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.999ns  (logic 0.580ns (4.834%)  route 11.419ns (95.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.187 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)        10.702    10.197    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.124    10.321 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63/O
                         net (fo=1, routed)           0.717    11.038    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/enb_array[60]
    RAMB36_X0Y6          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.606    38.187    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.654    
                         clock uncertainty           -0.160    38.493    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.050    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.050    
                         arrival time                         -11.038    
  -------------------------------------------------------------------
                         slack                                 27.012    

Slack (MET) :             27.584ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.227ns  (logic 0.606ns (5.398%)  route 10.621ns (94.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 38.192 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)         9.966     9.462    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y17         LUT5 (Prop_lut5_I3_O)        0.150     9.612 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.655    10.267    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/enb_array[25]
    RAMB36_X0Y3          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.611    38.192    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.659    
                         clock uncertainty           -0.160    38.498    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    37.851    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.851    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                 27.584    

Slack (MET) :             27.676ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.334ns  (logic 0.580ns (5.117%)  route 10.754ns (94.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.187 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)        10.224     9.719    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y22         LUT5 (Prop_lut5_I3_O)        0.124     9.843 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.531    10.374    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/enb_array[24]
    RAMB36_X0Y4          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.606    38.187    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.654    
                         clock uncertainty           -0.160    38.493    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.050    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.050    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                 27.676    

Slack (MET) :             27.757ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.263ns  (logic 0.580ns (5.150%)  route 10.683ns (94.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.196 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)         9.966     9.462    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y17         LUT5 (Prop_lut5_I3_O)        0.124     9.586 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__58/O
                         net (fo=1, routed)           0.716    10.303    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/enb_array[23]
    RAMB36_X0Y2          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.615    38.196    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.663    
                         clock uncertainty           -0.160    38.502    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.059    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.059    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                 27.757    

Slack (MET) :             28.097ns  (required time - arrival time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.003ns  (logic 0.839ns (7.625%)  route 10.164ns (92.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.209 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.734    -0.958    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  vga_out_inst/syncgen_inst/HCNT_reg[4]/Q
                         net (fo=7, routed)           0.924     0.385    vga_out_inst/syncgen_inst/HCNT[4]
    SLICE_X68Y47         LUT5 (Prop_lut5_I0_O)        0.296     0.681 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_3/O
                         net (fo=5, routed)           0.836     1.517    vga_out_inst/syncgen_inst/disp_enable_inferred_i_3_n_0
    SLICE_X71Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.641 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_1/O
                         net (fo=169, routed)         8.404    10.045    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/enb
    RAMB36_X5Y15         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.628    38.209    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y15         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.662    
                         clock uncertainty           -0.160    38.502    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.142    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.142    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                 28.097    

Slack (MET) :             28.108ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.711ns  (logic 0.572ns (5.340%)  route 10.139ns (94.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.199 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)         9.419     8.915    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y7          LUT5 (Prop_lut5_I3_O)        0.116     9.031 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54/O
                         net (fo=1, routed)           0.720     9.751    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/enb_array[19]
    RAMB36_X0Y0          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.618    38.199    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.666    
                         clock uncertainty           -0.160    38.505    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    37.858    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.858    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                 28.108    

Slack (MET) :             28.380ns  (required time - arrival time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.910ns  (logic 0.839ns (7.690%)  route 10.071ns (92.310%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.399 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.734    -0.958    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  vga_out_inst/syncgen_inst/HCNT_reg[4]/Q
                         net (fo=7, routed)           0.924     0.385    vga_out_inst/syncgen_inst/HCNT[4]
    SLICE_X68Y47         LUT5 (Prop_lut5_I0_O)        0.296     0.681 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_3/O
                         net (fo=5, routed)           0.836     1.517    vga_out_inst/syncgen_inst/disp_enable_inferred_i_3_n_0
    SLICE_X71Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.641 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_1/O
                         net (fo=169, routed)         8.310     9.952    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb
    RAMB36_X5Y22         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.817    38.399    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.453    38.851    
                         clock uncertainty           -0.160    38.691    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.331    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.331    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                 28.380    

Slack (MET) :             28.492ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.530ns  (logic 0.580ns (5.508%)  route 9.950ns (94.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.198 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)         9.419     8.915    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y7          LUT5 (Prop_lut5_I3_O)        0.124     9.039 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51/O
                         net (fo=1, routed)           0.531     9.570    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/enb_array[16]
    RAMB36_X0Y1          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.617    38.198    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.665    
                         clock uncertainty           -0.160    38.504    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.061    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.061    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                 28.492    

Slack (MET) :             28.523ns  (required time - arrival time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 0.839ns (7.923%)  route 9.750ns (92.077%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.221 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.734    -0.958    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  vga_out_inst/syncgen_inst/HCNT_reg[4]/Q
                         net (fo=7, routed)           0.924     0.385    vga_out_inst/syncgen_inst/HCNT[4]
    SLICE_X68Y47         LUT5 (Prop_lut5_I0_O)        0.296     0.681 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_3/O
                         net (fo=5, routed)           0.836     1.517    vga_out_inst/syncgen_inst/disp_enable_inferred_i_3_n_0
    SLICE_X71Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.641 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_1/O
                         net (fo=169, routed)         7.990     9.631    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/enb
    RAMB36_X5Y17         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.640    38.221    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y17         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.674    
                         clock uncertainty           -0.160    38.514    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.154    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.154    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                 28.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.585    -0.623    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X80Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.118    -0.364    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X81Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.852    -0.863    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X81Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X81Y35         FDRE (Hold_fdre_C_D)         0.070    -0.540    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.585    -0.623    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X80Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.119    -0.363    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X81Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.852    -0.863    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X81Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X81Y35         FDRE (Hold_fdre_C_D)         0.066    -0.544    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.559    -0.649    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y48         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.125    -0.383    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X52Y48         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.826    -0.889    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y48         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.241    -0.649    
    SLICE_X52Y48         FDRE (Hold_fdre_C_D)         0.070    -0.579    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/VGA_VS_reg/D
                            (rising edge-triggered cell FDSE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.525%)  route 0.143ns (43.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.588    -0.620    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X70Y48         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga_out_inst/syncgen_inst/VCNT_reg[2]/Q
                         net (fo=11, routed)          0.143    -0.336    vga_out_inst/syncgen_inst/VCNT[2]
    SLICE_X71Y48         LUT6 (Prop_lut6_I3_O)        0.045    -0.291 r  vga_out_inst/syncgen_inst/VGA_VS_i_2/O
                         net (fo=1, routed)           0.000    -0.291    vga_out_inst/syncgen_inst/VGA_VS_i_2_n_0
    SLICE_X71Y48         FDSE                                         r  vga_out_inst/syncgen_inst/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.855    -0.860    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X71Y48         FDSE                                         r  vga_out_inst/syncgen_inst/VGA_VS_reg/C
                         clock pessimism              0.254    -0.607    
    SLICE_X71Y48         FDSE (Hold_fdse_C_D)         0.091    -0.516    vga_out_inst/syncgen_inst/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/VCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.127%)  route 0.151ns (44.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.589    -0.619    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X72Y47         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga_out_inst/syncgen_inst/VCNT_reg[6]/Q
                         net (fo=9, routed)           0.151    -0.326    vga_out_inst/syncgen_inst/VCNT[6]
    SLICE_X72Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.281 r  vga_out_inst/syncgen_inst/VCNT[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    vga_out_inst/syncgen_inst/VCNT_1[9]
    SLICE_X72Y46         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.855    -0.860    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X72Y46         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[9]/C
                         clock pessimism              0.257    -0.604    
    SLICE_X72Y46         FDRE (Hold_fdre_C_D)         0.092    -0.512    vga_out_inst/syncgen_inst/VCNT_reg[9]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.861%)  route 0.108ns (32.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.588    -0.620    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y48         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  vga_out_inst/syncgen_inst/HCNT_reg[3]/Q
                         net (fo=8, routed)           0.108    -0.384    vga_out_inst/syncgen_inst/HCNT[3]
    SLICE_X68Y48         LUT6 (Prop_lut6_I1_O)        0.099    -0.285 r  vga_out_inst/syncgen_inst/HCNT[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    vga_out_inst/syncgen_inst/p_0_in[5]
    SLICE_X68Y48         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.855    -0.860    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y48         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[5]/C
                         clock pessimism              0.241    -0.620    
    SLICE_X68Y48         FDRE (Hold_fdre_C_D)         0.091    -0.529    vga_out_inst/syncgen_inst/HCNT_reg[5]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.184%)  route 0.170ns (47.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.588    -0.620    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X69Y48         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga_out_inst/syncgen_inst/HCNT_reg[6]/Q
                         net (fo=11, routed)          0.170    -0.308    vga_out_inst/syncgen_inst/HCNT[6]
    SLICE_X69Y47         LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  vga_out_inst/syncgen_inst/HCNT[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    vga_out_inst/syncgen_inst/p_0_in[7]
    SLICE_X69Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.855    -0.860    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X69Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[7]/C
                         clock pessimism              0.257    -0.604    
    SLICE_X69Y47         FDRE (Hold_fdre_C_D)         0.091    -0.513    vga_out_inst/syncgen_inst/HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_out_inst/ADDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.137%)  route 0.360ns (71.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.586    -0.622    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y38         FDRE                                         r  vga_out_inst/ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga_out_inst/ADDR_reg[6]/Q
                         net (fo=105, routed)         0.360    -0.120    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y7          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.887    -0.828    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y7          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.553    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.370    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.559    -0.649    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y47         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.184    -0.323    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X52Y47         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.826    -0.889    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y47         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.241    -0.649    
    SLICE_X52Y47         FDRE (Hold_fdre_C_D)         0.070    -0.579    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.588    -0.620    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga_out_inst/syncgen_inst/HCNT_reg[1]/Q
                         net (fo=7, routed)           0.185    -0.294    vga_out_inst/syncgen_inst/HCNT[1]
    SLICE_X68Y47         LUT3 (Prop_lut3_I1_O)        0.042    -0.252 r  vga_out_inst/syncgen_inst/HCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    vga_out_inst/syncgen_inst/p_0_in[2]
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.855    -0.860    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[2]/C
                         clock pessimism              0.241    -0.620    
    SLICE_X68Y47         FDRE (Hold_fdre_C_D)         0.107    -0.513    vga_out_inst/syncgen_inst/HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT_25_175MHZ_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.726
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X5Y2      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X3Y5      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X4Y3      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X3Y0      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X3Y6      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X4Y0      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X3Y1      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X5Y3      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X4Y1      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X5Y5      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.726      173.634    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X52Y47     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X52Y48     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X52Y48     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X52Y47     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X52Y48     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X52Y48     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X90Y16     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_166_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y39     vga_out_inst/ADDR_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y39     vga_out_inst/ADDR_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y38     vga_out_inst/ADDR_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y37     vga_out_inst/ADDR_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y37     vga_out_inst/ADDR_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y37     vga_out_inst/ADDR_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y37     vga_out_inst/ADDR_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X54Y27     vga_out_inst/VGA_B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X57Y48     vga_out_inst/VGA_G_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X56Y47     vga_out_inst/VGA_G_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X56Y48     vga_out_inst/VGA_G_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y47     vga_out_inst/VGA_G_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X54Y49     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT_24MHZ_clk_wiz_0_1
  To Clock:  CLKOUT_24MHZ_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT_24MHZ_clk_wiz_0_1
Waveform(ns):       { 0.000 10.411 }
Period(ns):         20.822
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.822      18.667     BUFGCTRL_X0Y16   clk_wiz_0_inst/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.822      19.573     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.822      192.538    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT_25_175MHZ_clk_wiz_0_1
  To Clock:  CLKOUT_25_175MHZ_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       26.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.853ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.960ns  (logic 0.604ns (5.050%)  route 11.356ns (94.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.181 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)        10.702    10.197    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.148    10.345 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66/O
                         net (fo=1, routed)           0.655    11.000    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/enb_array[63]
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.600    38.181    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.648    
                         clock uncertainty           -0.147    38.500    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    37.853    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.853    
                         arrival time                         -11.000    
  -------------------------------------------------------------------
                         slack                                 26.853    

Slack (MET) :             27.025ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.999ns  (logic 0.580ns (4.834%)  route 11.419ns (95.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.187 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)        10.702    10.197    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.124    10.321 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63/O
                         net (fo=1, routed)           0.717    11.038    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/enb_array[60]
    RAMB36_X0Y6          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.606    38.187    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.654    
                         clock uncertainty           -0.147    38.506    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.063    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.063    
                         arrival time                         -11.038    
  -------------------------------------------------------------------
                         slack                                 27.025    

Slack (MET) :             27.597ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.227ns  (logic 0.606ns (5.398%)  route 10.621ns (94.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 38.192 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)         9.966     9.462    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y17         LUT5 (Prop_lut5_I3_O)        0.150     9.612 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.655    10.267    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/enb_array[25]
    RAMB36_X0Y3          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.611    38.192    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.659    
                         clock uncertainty           -0.147    38.511    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    37.864    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.864    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                 27.597    

Slack (MET) :             27.689ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.334ns  (logic 0.580ns (5.117%)  route 10.754ns (94.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.187 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)        10.224     9.719    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y22         LUT5 (Prop_lut5_I3_O)        0.124     9.843 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.531    10.374    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/enb_array[24]
    RAMB36_X0Y4          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.606    38.187    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.654    
                         clock uncertainty           -0.147    38.506    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.063    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.063    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                 27.689    

Slack (MET) :             27.770ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.263ns  (logic 0.580ns (5.150%)  route 10.683ns (94.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.196 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)         9.966     9.462    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y17         LUT5 (Prop_lut5_I3_O)        0.124     9.586 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__58/O
                         net (fo=1, routed)           0.716    10.303    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/enb_array[23]
    RAMB36_X0Y2          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.615    38.196    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.663    
                         clock uncertainty           -0.147    38.515    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.072    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.072    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                 27.770    

Slack (MET) :             28.110ns  (required time - arrival time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.003ns  (logic 0.839ns (7.625%)  route 10.164ns (92.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.209 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.734    -0.958    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  vga_out_inst/syncgen_inst/HCNT_reg[4]/Q
                         net (fo=7, routed)           0.924     0.385    vga_out_inst/syncgen_inst/HCNT[4]
    SLICE_X68Y47         LUT5 (Prop_lut5_I0_O)        0.296     0.681 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_3/O
                         net (fo=5, routed)           0.836     1.517    vga_out_inst/syncgen_inst/disp_enable_inferred_i_3_n_0
    SLICE_X71Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.641 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_1/O
                         net (fo=169, routed)         8.404    10.045    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/enb
    RAMB36_X5Y15         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.628    38.209    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y15         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.662    
                         clock uncertainty           -0.147    38.515    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.155    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.155    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                 28.110    

Slack (MET) :             28.120ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.711ns  (logic 0.572ns (5.340%)  route 10.139ns (94.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.199 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)         9.419     8.915    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y7          LUT5 (Prop_lut5_I3_O)        0.116     9.031 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54/O
                         net (fo=1, routed)           0.720     9.751    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/enb_array[19]
    RAMB36_X0Y0          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.618    38.199    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.666    
                         clock uncertainty           -0.147    38.518    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    37.871    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.871    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                 28.120    

Slack (MET) :             28.392ns  (required time - arrival time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.910ns  (logic 0.839ns (7.690%)  route 10.071ns (92.310%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.399 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.734    -0.958    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  vga_out_inst/syncgen_inst/HCNT_reg[4]/Q
                         net (fo=7, routed)           0.924     0.385    vga_out_inst/syncgen_inst/HCNT[4]
    SLICE_X68Y47         LUT5 (Prop_lut5_I0_O)        0.296     0.681 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_3/O
                         net (fo=5, routed)           0.836     1.517    vga_out_inst/syncgen_inst/disp_enable_inferred_i_3_n_0
    SLICE_X71Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.641 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_1/O
                         net (fo=169, routed)         8.310     9.952    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb
    RAMB36_X5Y22         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.817    38.399    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.453    38.851    
                         clock uncertainty           -0.147    38.704    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.344    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.344    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                 28.392    

Slack (MET) :             28.504ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.530ns  (logic 0.580ns (5.508%)  route 9.950ns (94.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.198 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)         9.419     8.915    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y7          LUT5 (Prop_lut5_I3_O)        0.124     9.039 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51/O
                         net (fo=1, routed)           0.531     9.570    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/enb_array[16]
    RAMB36_X0Y1          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.617    38.198    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.665    
                         clock uncertainty           -0.147    38.517    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.074    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.074    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                 28.504    

Slack (MET) :             28.536ns  (required time - arrival time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 0.839ns (7.923%)  route 9.750ns (92.077%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.221 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.734    -0.958    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  vga_out_inst/syncgen_inst/HCNT_reg[4]/Q
                         net (fo=7, routed)           0.924     0.385    vga_out_inst/syncgen_inst/HCNT[4]
    SLICE_X68Y47         LUT5 (Prop_lut5_I0_O)        0.296     0.681 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_3/O
                         net (fo=5, routed)           0.836     1.517    vga_out_inst/syncgen_inst/disp_enable_inferred_i_3_n_0
    SLICE_X71Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.641 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_1/O
                         net (fo=169, routed)         7.990     9.631    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/enb
    RAMB36_X5Y17         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.640    38.221    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y17         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.674    
                         clock uncertainty           -0.147    38.527    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.167    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.167    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                 28.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.585    -0.623    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X80Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.118    -0.364    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X81Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.852    -0.863    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X81Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X81Y35         FDRE (Hold_fdre_C_D)         0.070    -0.540    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.585    -0.623    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X80Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.119    -0.363    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X81Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.852    -0.863    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X81Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X81Y35         FDRE (Hold_fdre_C_D)         0.066    -0.544    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.559    -0.649    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y48         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.125    -0.383    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X52Y48         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.826    -0.889    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y48         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.241    -0.649    
    SLICE_X52Y48         FDRE (Hold_fdre_C_D)         0.070    -0.579    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/VGA_VS_reg/D
                            (rising edge-triggered cell FDSE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.525%)  route 0.143ns (43.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.588    -0.620    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X70Y48         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga_out_inst/syncgen_inst/VCNT_reg[2]/Q
                         net (fo=11, routed)          0.143    -0.336    vga_out_inst/syncgen_inst/VCNT[2]
    SLICE_X71Y48         LUT6 (Prop_lut6_I3_O)        0.045    -0.291 r  vga_out_inst/syncgen_inst/VGA_VS_i_2/O
                         net (fo=1, routed)           0.000    -0.291    vga_out_inst/syncgen_inst/VGA_VS_i_2_n_0
    SLICE_X71Y48         FDSE                                         r  vga_out_inst/syncgen_inst/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.855    -0.860    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X71Y48         FDSE                                         r  vga_out_inst/syncgen_inst/VGA_VS_reg/C
                         clock pessimism              0.254    -0.607    
    SLICE_X71Y48         FDSE (Hold_fdse_C_D)         0.091    -0.516    vga_out_inst/syncgen_inst/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/VCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.127%)  route 0.151ns (44.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.589    -0.619    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X72Y47         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga_out_inst/syncgen_inst/VCNT_reg[6]/Q
                         net (fo=9, routed)           0.151    -0.326    vga_out_inst/syncgen_inst/VCNT[6]
    SLICE_X72Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.281 r  vga_out_inst/syncgen_inst/VCNT[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    vga_out_inst/syncgen_inst/VCNT_1[9]
    SLICE_X72Y46         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.855    -0.860    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X72Y46         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[9]/C
                         clock pessimism              0.257    -0.604    
    SLICE_X72Y46         FDRE (Hold_fdre_C_D)         0.092    -0.512    vga_out_inst/syncgen_inst/VCNT_reg[9]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.861%)  route 0.108ns (32.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.588    -0.620    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y48         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  vga_out_inst/syncgen_inst/HCNT_reg[3]/Q
                         net (fo=8, routed)           0.108    -0.384    vga_out_inst/syncgen_inst/HCNT[3]
    SLICE_X68Y48         LUT6 (Prop_lut6_I1_O)        0.099    -0.285 r  vga_out_inst/syncgen_inst/HCNT[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    vga_out_inst/syncgen_inst/p_0_in[5]
    SLICE_X68Y48         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.855    -0.860    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y48         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[5]/C
                         clock pessimism              0.241    -0.620    
    SLICE_X68Y48         FDRE (Hold_fdre_C_D)         0.091    -0.529    vga_out_inst/syncgen_inst/HCNT_reg[5]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.184%)  route 0.170ns (47.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.588    -0.620    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X69Y48         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga_out_inst/syncgen_inst/HCNT_reg[6]/Q
                         net (fo=11, routed)          0.170    -0.308    vga_out_inst/syncgen_inst/HCNT[6]
    SLICE_X69Y47         LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  vga_out_inst/syncgen_inst/HCNT[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    vga_out_inst/syncgen_inst/p_0_in[7]
    SLICE_X69Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.855    -0.860    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X69Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[7]/C
                         clock pessimism              0.257    -0.604    
    SLICE_X69Y47         FDRE (Hold_fdre_C_D)         0.091    -0.513    vga_out_inst/syncgen_inst/HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_out_inst/ADDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.137%)  route 0.360ns (71.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.586    -0.622    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y38         FDRE                                         r  vga_out_inst/ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga_out_inst/ADDR_reg[6]/Q
                         net (fo=105, routed)         0.360    -0.120    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y7          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.887    -0.828    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y7          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.553    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.370    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.559    -0.649    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y47         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.184    -0.323    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X52Y47         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.826    -0.889    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y47         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.241    -0.649    
    SLICE_X52Y47         FDRE (Hold_fdre_C_D)         0.070    -0.579    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.588    -0.620    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga_out_inst/syncgen_inst/HCNT_reg[1]/Q
                         net (fo=7, routed)           0.185    -0.294    vga_out_inst/syncgen_inst/HCNT[1]
    SLICE_X68Y47         LUT3 (Prop_lut3_I1_O)        0.042    -0.252 r  vga_out_inst/syncgen_inst/HCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    vga_out_inst/syncgen_inst/p_0_in[2]
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.855    -0.860    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[2]/C
                         clock pessimism              0.241    -0.620    
    SLICE_X68Y47         FDRE (Hold_fdre_C_D)         0.107    -0.513    vga_out_inst/syncgen_inst/HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT_25_175MHZ_clk_wiz_0_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.726
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X5Y2      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X3Y5      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X4Y3      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X3Y0      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X3Y6      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X4Y0      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X3Y1      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X5Y3      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X4Y1      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X5Y5      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.726      173.634    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X52Y47     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X52Y48     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X52Y48     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X52Y47     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X52Y48     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X52Y48     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X90Y16     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_166_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y39     vga_out_inst/ADDR_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y39     vga_out_inst/ADDR_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y38     vga_out_inst/ADDR_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y37     vga_out_inst/ADDR_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y37     vga_out_inst/ADDR_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y37     vga_out_inst/ADDR_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y37     vga_out_inst/ADDR_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X54Y27     vga_out_inst/VGA_B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X57Y48     vga_out_inst/VGA_G_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X56Y47     vga_out_inst/VGA_G_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X56Y48     vga_out_inst/VGA_G_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X55Y47     vga_out_inst/VGA_G_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X54Y49     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT_25_175MHZ_clk_wiz_0_1
  To Clock:  CLKOUT_25_175MHZ_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.840ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.960ns  (logic 0.604ns (5.050%)  route 11.356ns (94.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.181 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)        10.702    10.197    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.148    10.345 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66/O
                         net (fo=1, routed)           0.655    11.000    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/enb_array[63]
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.600    38.181    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.648    
                         clock uncertainty           -0.160    38.487    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    37.840    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.840    
                         arrival time                         -11.000    
  -------------------------------------------------------------------
                         slack                                 26.840    

Slack (MET) :             27.012ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.999ns  (logic 0.580ns (4.834%)  route 11.419ns (95.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.187 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)        10.702    10.197    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.124    10.321 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63/O
                         net (fo=1, routed)           0.717    11.038    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/enb_array[60]
    RAMB36_X0Y6          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.606    38.187    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.654    
                         clock uncertainty           -0.160    38.493    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.050    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.050    
                         arrival time                         -11.038    
  -------------------------------------------------------------------
                         slack                                 27.012    

Slack (MET) :             27.584ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.227ns  (logic 0.606ns (5.398%)  route 10.621ns (94.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 38.192 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)         9.966     9.462    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y17         LUT5 (Prop_lut5_I3_O)        0.150     9.612 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.655    10.267    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/enb_array[25]
    RAMB36_X0Y3          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.611    38.192    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.659    
                         clock uncertainty           -0.160    38.498    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    37.851    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.851    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                 27.584    

Slack (MET) :             27.676ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.334ns  (logic 0.580ns (5.117%)  route 10.754ns (94.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.187 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)        10.224     9.719    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y22         LUT5 (Prop_lut5_I3_O)        0.124     9.843 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.531    10.374    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/enb_array[24]
    RAMB36_X0Y4          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.606    38.187    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.654    
                         clock uncertainty           -0.160    38.493    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.050    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.050    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                 27.676    

Slack (MET) :             27.757ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.263ns  (logic 0.580ns (5.150%)  route 10.683ns (94.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.196 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)         9.966     9.462    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y17         LUT5 (Prop_lut5_I3_O)        0.124     9.586 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__58/O
                         net (fo=1, routed)           0.716    10.303    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/enb_array[23]
    RAMB36_X0Y2          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.615    38.196    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.663    
                         clock uncertainty           -0.160    38.502    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.059    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.059    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                 27.757    

Slack (MET) :             28.097ns  (required time - arrival time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.003ns  (logic 0.839ns (7.625%)  route 10.164ns (92.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.209 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.734    -0.958    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  vga_out_inst/syncgen_inst/HCNT_reg[4]/Q
                         net (fo=7, routed)           0.924     0.385    vga_out_inst/syncgen_inst/HCNT[4]
    SLICE_X68Y47         LUT5 (Prop_lut5_I0_O)        0.296     0.681 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_3/O
                         net (fo=5, routed)           0.836     1.517    vga_out_inst/syncgen_inst/disp_enable_inferred_i_3_n_0
    SLICE_X71Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.641 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_1/O
                         net (fo=169, routed)         8.404    10.045    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/enb
    RAMB36_X5Y15         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.628    38.209    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y15         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.662    
                         clock uncertainty           -0.160    38.502    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.142    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.142    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                 28.097    

Slack (MET) :             28.108ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.711ns  (logic 0.572ns (5.340%)  route 10.139ns (94.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.199 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)         9.419     8.915    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y7          LUT5 (Prop_lut5_I3_O)        0.116     9.031 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54/O
                         net (fo=1, routed)           0.720     9.751    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/enb_array[19]
    RAMB36_X0Y0          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.618    38.199    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.666    
                         clock uncertainty           -0.160    38.505    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    37.858    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.858    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                 28.108    

Slack (MET) :             28.380ns  (required time - arrival time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.910ns  (logic 0.839ns (7.690%)  route 10.071ns (92.310%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.399 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.734    -0.958    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  vga_out_inst/syncgen_inst/HCNT_reg[4]/Q
                         net (fo=7, routed)           0.924     0.385    vga_out_inst/syncgen_inst/HCNT[4]
    SLICE_X68Y47         LUT5 (Prop_lut5_I0_O)        0.296     0.681 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_3/O
                         net (fo=5, routed)           0.836     1.517    vga_out_inst/syncgen_inst/disp_enable_inferred_i_3_n_0
    SLICE_X71Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.641 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_1/O
                         net (fo=169, routed)         8.310     9.952    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb
    RAMB36_X5Y22         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.817    38.399    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.453    38.851    
                         clock uncertainty           -0.160    38.691    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.331    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.331    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                 28.380    

Slack (MET) :             28.492ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.530ns  (logic 0.580ns (5.508%)  route 9.950ns (94.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.198 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)         9.419     8.915    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y7          LUT5 (Prop_lut5_I3_O)        0.124     9.039 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51/O
                         net (fo=1, routed)           0.531     9.570    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/enb_array[16]
    RAMB36_X0Y1          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.617    38.198    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.665    
                         clock uncertainty           -0.160    38.504    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.061    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.061    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                 28.492    

Slack (MET) :             28.523ns  (required time - arrival time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 0.839ns (7.923%)  route 9.750ns (92.077%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.221 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.734    -0.958    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  vga_out_inst/syncgen_inst/HCNT_reg[4]/Q
                         net (fo=7, routed)           0.924     0.385    vga_out_inst/syncgen_inst/HCNT[4]
    SLICE_X68Y47         LUT5 (Prop_lut5_I0_O)        0.296     0.681 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_3/O
                         net (fo=5, routed)           0.836     1.517    vga_out_inst/syncgen_inst/disp_enable_inferred_i_3_n_0
    SLICE_X71Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.641 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_1/O
                         net (fo=169, routed)         7.990     9.631    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/enb
    RAMB36_X5Y17         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.640    38.221    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y17         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.674    
                         clock uncertainty           -0.160    38.514    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.154    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.154    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                 28.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.585    -0.623    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X80Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.118    -0.364    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X81Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.852    -0.863    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X81Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.160    -0.450    
    SLICE_X81Y35         FDRE (Hold_fdre_C_D)         0.070    -0.380    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.585    -0.623    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X80Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.119    -0.363    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X81Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.852    -0.863    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X81Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.160    -0.450    
    SLICE_X81Y35         FDRE (Hold_fdre_C_D)         0.066    -0.384    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.559    -0.649    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y48         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.125    -0.383    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X52Y48         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.826    -0.889    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y48         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.241    -0.649    
                         clock uncertainty            0.160    -0.489    
    SLICE_X52Y48         FDRE (Hold_fdre_C_D)         0.070    -0.419    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/VGA_VS_reg/D
                            (rising edge-triggered cell FDSE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.525%)  route 0.143ns (43.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.588    -0.620    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X70Y48         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga_out_inst/syncgen_inst/VCNT_reg[2]/Q
                         net (fo=11, routed)          0.143    -0.336    vga_out_inst/syncgen_inst/VCNT[2]
    SLICE_X71Y48         LUT6 (Prop_lut6_I3_O)        0.045    -0.291 r  vga_out_inst/syncgen_inst/VGA_VS_i_2/O
                         net (fo=1, routed)           0.000    -0.291    vga_out_inst/syncgen_inst/VGA_VS_i_2_n_0
    SLICE_X71Y48         FDSE                                         r  vga_out_inst/syncgen_inst/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.855    -0.860    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X71Y48         FDSE                                         r  vga_out_inst/syncgen_inst/VGA_VS_reg/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.160    -0.447    
    SLICE_X71Y48         FDSE (Hold_fdse_C_D)         0.091    -0.356    vga_out_inst/syncgen_inst/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/VCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.127%)  route 0.151ns (44.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.589    -0.619    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X72Y47         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga_out_inst/syncgen_inst/VCNT_reg[6]/Q
                         net (fo=9, routed)           0.151    -0.326    vga_out_inst/syncgen_inst/VCNT[6]
    SLICE_X72Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.281 r  vga_out_inst/syncgen_inst/VCNT[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    vga_out_inst/syncgen_inst/VCNT_1[9]
    SLICE_X72Y46         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.855    -0.860    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X72Y46         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[9]/C
                         clock pessimism              0.257    -0.604    
                         clock uncertainty            0.160    -0.444    
    SLICE_X72Y46         FDRE (Hold_fdre_C_D)         0.092    -0.352    vga_out_inst/syncgen_inst/VCNT_reg[9]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.861%)  route 0.108ns (32.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.588    -0.620    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y48         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  vga_out_inst/syncgen_inst/HCNT_reg[3]/Q
                         net (fo=8, routed)           0.108    -0.384    vga_out_inst/syncgen_inst/HCNT[3]
    SLICE_X68Y48         LUT6 (Prop_lut6_I1_O)        0.099    -0.285 r  vga_out_inst/syncgen_inst/HCNT[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    vga_out_inst/syncgen_inst/p_0_in[5]
    SLICE_X68Y48         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.855    -0.860    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y48         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[5]/C
                         clock pessimism              0.241    -0.620    
                         clock uncertainty            0.160    -0.460    
    SLICE_X68Y48         FDRE (Hold_fdre_C_D)         0.091    -0.369    vga_out_inst/syncgen_inst/HCNT_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.184%)  route 0.170ns (47.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.588    -0.620    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X69Y48         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga_out_inst/syncgen_inst/HCNT_reg[6]/Q
                         net (fo=11, routed)          0.170    -0.308    vga_out_inst/syncgen_inst/HCNT[6]
    SLICE_X69Y47         LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  vga_out_inst/syncgen_inst/HCNT[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    vga_out_inst/syncgen_inst/p_0_in[7]
    SLICE_X69Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.855    -0.860    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X69Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[7]/C
                         clock pessimism              0.257    -0.604    
                         clock uncertainty            0.160    -0.444    
    SLICE_X69Y47         FDRE (Hold_fdre_C_D)         0.091    -0.353    vga_out_inst/syncgen_inst/HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga_out_inst/ADDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.137%)  route 0.360ns (71.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.586    -0.622    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y38         FDRE                                         r  vga_out_inst/ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga_out_inst/ADDR_reg[6]/Q
                         net (fo=105, routed)         0.360    -0.120    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y7          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.887    -0.828    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y7          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.160    -0.393    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.210    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.559    -0.649    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y47         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.184    -0.323    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X52Y47         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.826    -0.889    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y47         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.241    -0.649    
                         clock uncertainty            0.160    -0.489    
    SLICE_X52Y47         FDRE (Hold_fdre_C_D)         0.070    -0.419    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.588    -0.620    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga_out_inst/syncgen_inst/HCNT_reg[1]/Q
                         net (fo=7, routed)           0.185    -0.294    vga_out_inst/syncgen_inst/HCNT[1]
    SLICE_X68Y47         LUT3 (Prop_lut3_I1_O)        0.042    -0.252 r  vga_out_inst/syncgen_inst/HCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    vga_out_inst/syncgen_inst/p_0_in[2]
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.855    -0.860    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[2]/C
                         clock pessimism              0.241    -0.620    
                         clock uncertainty            0.160    -0.460    
    SLICE_X68Y47         FDRE (Hold_fdre_C_D)         0.107    -0.353    vga_out_inst/syncgen_inst/HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT_25_175MHZ_clk_wiz_0
  To Clock:  CLKOUT_25_175MHZ_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       26.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.840ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.960ns  (logic 0.604ns (5.050%)  route 11.356ns (94.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.181 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)        10.702    10.197    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.148    10.345 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__66/O
                         net (fo=1, routed)           0.655    11.000    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/enb_array[63]
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.600    38.181    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.648    
                         clock uncertainty           -0.160    38.487    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    37.840    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.840    
                         arrival time                         -11.000    
  -------------------------------------------------------------------
                         slack                                 26.840    

Slack (MET) :             27.012ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.999ns  (logic 0.580ns (4.834%)  route 11.419ns (95.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.187 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)        10.702    10.197    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.124    10.321 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63/O
                         net (fo=1, routed)           0.717    11.038    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/enb_array[60]
    RAMB36_X0Y6          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.606    38.187    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.654    
                         clock uncertainty           -0.160    38.493    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.050    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.050    
                         arrival time                         -11.038    
  -------------------------------------------------------------------
                         slack                                 27.012    

Slack (MET) :             27.584ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.227ns  (logic 0.606ns (5.398%)  route 10.621ns (94.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 38.192 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)         9.966     9.462    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y17         LUT5 (Prop_lut5_I3_O)        0.150     9.612 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.655    10.267    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/enb_array[25]
    RAMB36_X0Y3          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.611    38.192    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.659    
                         clock uncertainty           -0.160    38.498    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    37.851    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.851    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                 27.584    

Slack (MET) :             27.676ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.334ns  (logic 0.580ns (5.117%)  route 10.754ns (94.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 38.187 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)        10.224     9.719    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y22         LUT5 (Prop_lut5_I3_O)        0.124     9.843 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.531    10.374    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/enb_array[24]
    RAMB36_X0Y4          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.606    38.187    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.654    
                         clock uncertainty           -0.160    38.493    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.050    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.050    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                 27.676    

Slack (MET) :             27.757ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.263ns  (logic 0.580ns (5.150%)  route 10.683ns (94.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.196 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)         9.966     9.462    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y17         LUT5 (Prop_lut5_I3_O)        0.124     9.586 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__58/O
                         net (fo=1, routed)           0.716    10.303    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/enb_array[23]
    RAMB36_X0Y2          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.615    38.196    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.663    
                         clock uncertainty           -0.160    38.502    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.059    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.059    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                 27.757    

Slack (MET) :             28.097ns  (required time - arrival time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.003ns  (logic 0.839ns (7.625%)  route 10.164ns (92.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.209 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.734    -0.958    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  vga_out_inst/syncgen_inst/HCNT_reg[4]/Q
                         net (fo=7, routed)           0.924     0.385    vga_out_inst/syncgen_inst/HCNT[4]
    SLICE_X68Y47         LUT5 (Prop_lut5_I0_O)        0.296     0.681 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_3/O
                         net (fo=5, routed)           0.836     1.517    vga_out_inst/syncgen_inst/disp_enable_inferred_i_3_n_0
    SLICE_X71Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.641 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_1/O
                         net (fo=169, routed)         8.404    10.045    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/enb
    RAMB36_X5Y15         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.628    38.209    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y15         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.662    
                         clock uncertainty           -0.160    38.502    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.142    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.142    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                 28.097    

Slack (MET) :             28.108ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.711ns  (logic 0.572ns (5.340%)  route 10.139ns (94.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.199 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)         9.419     8.915    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y7          LUT5 (Prop_lut5_I3_O)        0.116     9.031 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__54/O
                         net (fo=1, routed)           0.720     9.751    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/enb_array[19]
    RAMB36_X0Y0          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.618    38.199    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.666    
                         clock uncertainty           -0.160    38.505    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    37.858    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.858    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                 28.108    

Slack (MET) :             28.380ns  (required time - arrival time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.910ns  (logic 0.839ns (7.690%)  route 10.071ns (92.310%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.399 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.734    -0.958    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  vga_out_inst/syncgen_inst/HCNT_reg[4]/Q
                         net (fo=7, routed)           0.924     0.385    vga_out_inst/syncgen_inst/HCNT[4]
    SLICE_X68Y47         LUT5 (Prop_lut5_I0_O)        0.296     0.681 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_3/O
                         net (fo=5, routed)           0.836     1.517    vga_out_inst/syncgen_inst/disp_enable_inferred_i_3_n_0
    SLICE_X71Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.641 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_1/O
                         net (fo=169, routed)         8.310     9.952    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb
    RAMB36_X5Y22         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.817    38.399    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.453    38.851    
                         clock uncertainty           -0.160    38.691    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.331    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.331    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                 28.380    

Slack (MET) :             28.492ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.530ns  (logic 0.580ns (5.508%)  route 9.950ns (94.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.198 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.732    -0.960    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y40         FDRE                                         r  vga_out_inst/ADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  vga_out_inst/ADDR_reg[14]/Q
                         net (fo=102, routed)         9.419     8.915    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X12Y7          LUT5 (Prop_lut5_I3_O)        0.124     9.039 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__51/O
                         net (fo=1, routed)           0.531     9.570    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/enb_array[16]
    RAMB36_X0Y1          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.617    38.198    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.665    
                         clock uncertainty           -0.160    38.504    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.061    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.061    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                 28.492    

Slack (MET) :             28.523ns  (required time - arrival time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 0.839ns (7.923%)  route 9.750ns (92.077%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.221 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.734    -0.958    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  vga_out_inst/syncgen_inst/HCNT_reg[4]/Q
                         net (fo=7, routed)           0.924     0.385    vga_out_inst/syncgen_inst/HCNT[4]
    SLICE_X68Y47         LUT5 (Prop_lut5_I0_O)        0.296     0.681 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_3/O
                         net (fo=5, routed)           0.836     1.517    vga_out_inst/syncgen_inst/disp_enable_inferred_i_3_n_0
    SLICE_X71Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.641 r  vga_out_inst/syncgen_inst/disp_enable_inferred_i_1/O
                         net (fo=169, routed)         7.990     9.631    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/enb
    RAMB36_X5Y17         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         1.640    38.221    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y17         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.674    
                         clock uncertainty           -0.160    38.514    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.154    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.154    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                 28.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.585    -0.623    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X80Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.118    -0.364    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X81Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.852    -0.863    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X81Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.160    -0.450    
    SLICE_X81Y35         FDRE (Hold_fdre_C_D)         0.070    -0.380    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.585    -0.623    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X80Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.119    -0.363    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X81Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.852    -0.863    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X81Y35         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.160    -0.450    
    SLICE_X81Y35         FDRE (Hold_fdre_C_D)         0.066    -0.384    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.559    -0.649    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y48         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.125    -0.383    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X52Y48         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.826    -0.889    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y48         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.241    -0.649    
                         clock uncertainty            0.160    -0.489    
    SLICE_X52Y48         FDRE (Hold_fdre_C_D)         0.070    -0.419    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/VGA_VS_reg/D
                            (rising edge-triggered cell FDSE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.525%)  route 0.143ns (43.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.588    -0.620    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X70Y48         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga_out_inst/syncgen_inst/VCNT_reg[2]/Q
                         net (fo=11, routed)          0.143    -0.336    vga_out_inst/syncgen_inst/VCNT[2]
    SLICE_X71Y48         LUT6 (Prop_lut6_I3_O)        0.045    -0.291 r  vga_out_inst/syncgen_inst/VGA_VS_i_2/O
                         net (fo=1, routed)           0.000    -0.291    vga_out_inst/syncgen_inst/VGA_VS_i_2_n_0
    SLICE_X71Y48         FDSE                                         r  vga_out_inst/syncgen_inst/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.855    -0.860    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X71Y48         FDSE                                         r  vga_out_inst/syncgen_inst/VGA_VS_reg/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.160    -0.447    
    SLICE_X71Y48         FDSE (Hold_fdse_C_D)         0.091    -0.356    vga_out_inst/syncgen_inst/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/VCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.127%)  route 0.151ns (44.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.589    -0.619    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X72Y47         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga_out_inst/syncgen_inst/VCNT_reg[6]/Q
                         net (fo=9, routed)           0.151    -0.326    vga_out_inst/syncgen_inst/VCNT[6]
    SLICE_X72Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.281 r  vga_out_inst/syncgen_inst/VCNT[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    vga_out_inst/syncgen_inst/VCNT_1[9]
    SLICE_X72Y46         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.855    -0.860    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X72Y46         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[9]/C
                         clock pessimism              0.257    -0.604    
                         clock uncertainty            0.160    -0.444    
    SLICE_X72Y46         FDRE (Hold_fdre_C_D)         0.092    -0.352    vga_out_inst/syncgen_inst/VCNT_reg[9]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.861%)  route 0.108ns (32.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.588    -0.620    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y48         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  vga_out_inst/syncgen_inst/HCNT_reg[3]/Q
                         net (fo=8, routed)           0.108    -0.384    vga_out_inst/syncgen_inst/HCNT[3]
    SLICE_X68Y48         LUT6 (Prop_lut6_I1_O)        0.099    -0.285 r  vga_out_inst/syncgen_inst/HCNT[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    vga_out_inst/syncgen_inst/p_0_in[5]
    SLICE_X68Y48         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.855    -0.860    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y48         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[5]/C
                         clock pessimism              0.241    -0.620    
                         clock uncertainty            0.160    -0.460    
    SLICE_X68Y48         FDRE (Hold_fdre_C_D)         0.091    -0.369    vga_out_inst/syncgen_inst/HCNT_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.184%)  route 0.170ns (47.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.588    -0.620    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X69Y48         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga_out_inst/syncgen_inst/HCNT_reg[6]/Q
                         net (fo=11, routed)          0.170    -0.308    vga_out_inst/syncgen_inst/HCNT[6]
    SLICE_X69Y47         LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  vga_out_inst/syncgen_inst/HCNT[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    vga_out_inst/syncgen_inst/p_0_in[7]
    SLICE_X69Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.855    -0.860    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X69Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[7]/C
                         clock pessimism              0.257    -0.604    
                         clock uncertainty            0.160    -0.444    
    SLICE_X69Y47         FDRE (Hold_fdre_C_D)         0.091    -0.353    vga_out_inst/syncgen_inst/HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga_out_inst/ADDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.137%)  route 0.360ns (71.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.586    -0.622    vga_out_inst/CLK25_175MHZ
    SLICE_X72Y38         FDRE                                         r  vga_out_inst/ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga_out_inst/ADDR_reg[6]/Q
                         net (fo=105, routed)         0.360    -0.120    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y7          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.887    -0.828    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y7          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.160    -0.393    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.210    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.559    -0.649    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y47         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.184    -0.323    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X52Y47         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.826    -0.889    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y47         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.241    -0.649    
                         clock uncertainty            0.160    -0.489    
    SLICE_X52Y47         FDRE (Hold_fdre_C_D)         0.070    -0.419    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.588    -0.620    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  vga_out_inst/syncgen_inst/HCNT_reg[1]/Q
                         net (fo=7, routed)           0.185    -0.294    vga_out_inst/syncgen_inst/HCNT[1]
    SLICE_X68Y47         LUT3 (Prop_lut3_I1_O)        0.042    -0.252 r  vga_out_inst/syncgen_inst/HCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    vga_out_inst/syncgen_inst/p_0_in[2]
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=175, routed)         0.855    -0.860    vga_out_inst/syncgen_inst/CLK25_175MHZ
    SLICE_X68Y47         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[2]/C
                         clock pessimism              0.241    -0.620    
                         clock uncertainty            0.160    -0.460    
    SLICE_X68Y47         FDRE (Hold_fdre_C_D)         0.107    -0.353    vga_out_inst/syncgen_inst/HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.101    





